

================================================================
== Vivado HLS Report for 'equation_matrix'
================================================================
* Date:           Thu Jan 31 16:40:23 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        equation_matrix
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.516|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  258|  258|  258|  258|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  170|  170|        12|          1|          1|   160|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 100
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 88 89 90 91 92 93 94 95 96 97 98 99 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	100  / (exitcond_flatten)
	89  / (!exitcond_flatten)
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	88  / true
100 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%dataOut_V = alloca [160 x i32], align 4" [main.cpp:18]   --->   Operation 101 'alloca' 'dataOut_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%dataOut_last = alloca [160 x i1], align 1" [main.cpp:19]   --->   Operation 102 'alloca' 'dataOut_last' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 103 [2/2] (0.00ns)   --->   "%empty = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 103 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 8.33>
ST_2 : Operation 104 [1/2] (0.00ns)   --->   "%empty = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 104 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%input_data_val = extractvalue { float, i1 } %empty, 0"   --->   Operation 105 'extractvalue' 'input_data_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (5.54ns)   --->   "%d_assign = fpext float %input_data_val to double" [main.cpp:24]   --->   Operation 106 'fpext' 'd_assign' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [main.cpp:24]   --->   Operation 107 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %ireg_V to i63" [main.cpp:24]   --->   Operation 108 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [main.cpp:24]   --->   Operation 109 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [main.cpp:24]   --->   Operation 110 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i64 %ireg_V to i52" [main.cpp:24]   --->   Operation 111 'trunc' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (2.78ns)   --->   "%tmp_9 = icmp eq i63 %tmp_10, 0" [main.cpp:24]   --->   Operation 112 'icmp' 'tmp_9' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_4 = zext i11 %p_Result_1 to i12" [main.cpp:24]   --->   Operation 113 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_31)" [main.cpp:24]   --->   Operation 114 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_4 = zext i53 %tmp to i54" [main.cpp:24]   --->   Operation 115 'zext' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_4" [main.cpp:24]   --->   Operation 116 'sub' 'man_V_1' <Predicate = (tmp_13)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %tmp_13, i54 %man_V_1, i54 %p_Result_4" [main.cpp:24]   --->   Operation 117 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_4" [main.cpp:24]   --->   Operation 118 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (1.99ns)   --->   "%tmp_1 = icmp sgt i12 %F2, 16" [main.cpp:24]   --->   Operation 119 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.54ns)   --->   "%tmp_3 = add i12 -16, %F2" [main.cpp:24]   --->   Operation 120 'add' 'tmp_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.54ns)   --->   "%tmp_5 = sub i12 16, %F2" [main.cpp:24]   --->   Operation 121 'sub' 'tmp_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_1, i12 %tmp_3, i12 %tmp_5" [main.cpp:24]   --->   Operation 122 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (1.99ns)   --->   "%tmp_6 = icmp eq i12 %F2, 16" [main.cpp:24]   --->   Operation 123 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i54 %man_V_2 to i32" [main.cpp:24]   --->   Operation 124 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_60 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [main.cpp:24]   --->   Operation 125 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.48ns)   --->   "%icmp = icmp eq i7 %tmp_60, 0" [main.cpp:24]   --->   Operation 126 'icmp' 'icmp' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [2/2] (0.00ns)   --->   "%empty_15 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 127 'read' 'empty_15' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 8.33>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [main.cpp:24]   --->   Operation 128 'sext' 'sh_amt_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.99ns)   --->   "%tmp_8 = icmp ult i12 %sh_amt, 54" [main.cpp:24]   --->   Operation 129 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_s = zext i32 %sh_amt_cast to i54" [main.cpp:24]   --->   Operation 130 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_11 = ashr i54 %man_V_2, %tmp_s" [main.cpp:24]   --->   Operation 131 'ashr' 'tmp_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_61 = trunc i54 %tmp_11 to i32" [main.cpp:24]   --->   Operation 132 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%storemerge = select i1 %tmp_13, i32 -1, i32 0" [main.cpp:24]   --->   Operation 133 'select' 'storemerge' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp1 = xor i1 %tmp_9, true" [main.cpp:24]   --->   Operation 134 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp2 = and i1 %tmp_6, %sel_tmp1" [main.cpp:24]   --->   Operation 135 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp3 = select i1 %sel_tmp2, i32 %tmp_53, i32 0" [main.cpp:24]   --->   Operation 136 'select' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_9, %tmp_6" [main.cpp:24]   --->   Operation 137 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [main.cpp:24]   --->   Operation 138 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_1, %sel_tmp6" [main.cpp:24]   --->   Operation 139 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp8 = xor i1 %tmp_8, true" [main.cpp:24]   --->   Operation 140 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [main.cpp:24]   --->   Operation 141 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp = select i1 %sel_tmp9, i32 %storemerge, i32 %sel_tmp3" [main.cpp:24]   --->   Operation 142 'select' 'sel_tmp' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = and i1 %sel_tmp7, %tmp_8" [main.cpp:24]   --->   Operation 143 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp5 = select i1 %sel_tmp4, i32 %tmp_61, i32 %sel_tmp" [main.cpp:24]   --->   Operation 144 'select' 'sel_tmp5' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_1" [main.cpp:24]   --->   Operation 145 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = xor i1 %sel_tmp21_demorgan, true" [main.cpp:24]   --->   Operation 146 'xor' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %icmp, %sel_tmp10" [main.cpp:24]   --->   Operation 147 'and' 'sel_tmp11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/2] (0.00ns)   --->   "%empty_15 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 148 'read' 'empty_15' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%input_data_val4 = extractvalue { float, i1 } %empty_15, 0"   --->   Operation 149 'extractvalue' 'input_data_val4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (5.54ns)   --->   "%d_assign_1 = fpext float %input_data_val4 to double" [main.cpp:24]   --->   Operation 150 'fpext' 'd_assign_1' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign_1 to i64" [main.cpp:24]   --->   Operation 151 'bitcast' 'ireg_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i64 %ireg_V_1 to i63" [main.cpp:24]   --->   Operation 152 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [main.cpp:24]   --->   Operation 153 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_1_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [main.cpp:24]   --->   Operation 154 'partselect' 'p_Result_1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i64 %ireg_V_1 to i52" [main.cpp:24]   --->   Operation 155 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (2.78ns)   --->   "%tmp_9_1 = icmp eq i63 %tmp_62, 0" [main.cpp:24]   --->   Operation 156 'icmp' 'tmp_9_1' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.72>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4)   --->   "%tmp_12 = shl i32 %tmp_53, %sh_amt_cast" [main.cpp:24]   --->   Operation 157 'shl' 'tmp_12' <Predicate = (sel_tmp11)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4 = select i1 %sel_tmp11, i32 %tmp_12, i32 %sel_tmp5" [main.cpp:24]   --->   Operation 158 'select' 'dataIn_V_load_4' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_4_1 = zext i11 %p_Result_1_1 to i12" [main.cpp:24]   --->   Operation 159 'zext' 'tmp_4_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_2 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_64)" [main.cpp:24]   --->   Operation 160 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%p_Result_10_1 = zext i53 %tmp_2 to i54" [main.cpp:24]   --->   Operation 161 'zext' 'p_Result_10_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (3.23ns)   --->   "%man_V_1_1 = sub i54 0, %p_Result_10_1" [main.cpp:24]   --->   Operation 162 'sub' 'man_V_1_1' <Predicate = (tmp_63)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.94ns)   --->   "%man_V_2_1 = select i1 %tmp_63, i54 %man_V_1_1, i54 %p_Result_10_1" [main.cpp:24]   --->   Operation 163 'select' 'man_V_2_1' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, %tmp_4_1" [main.cpp:24]   --->   Operation 164 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (1.99ns)   --->   "%tmp_1_1 = icmp sgt i12 %F2_1, 16" [main.cpp:24]   --->   Operation 165 'icmp' 'tmp_1_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (1.54ns)   --->   "%tmp_3_1 = add i12 -16, %F2_1" [main.cpp:24]   --->   Operation 166 'add' 'tmp_3_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (1.54ns)   --->   "%tmp_5_1 = sub i12 16, %F2_1" [main.cpp:24]   --->   Operation 167 'sub' 'tmp_5_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %tmp_1_1, i12 %tmp_3_1, i12 %tmp_5_1" [main.cpp:24]   --->   Operation 168 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (1.99ns)   --->   "%tmp_6_1 = icmp eq i12 %F2_1, 16" [main.cpp:24]   --->   Operation 169 'icmp' 'tmp_6_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i54 %man_V_2_1 to i32" [main.cpp:24]   --->   Operation 170 'trunc' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_66 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)" [main.cpp:24]   --->   Operation 171 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (1.48ns)   --->   "%icmp1 = icmp eq i7 %tmp_66, 0" [main.cpp:24]   --->   Operation 172 'icmp' 'icmp1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%dataOut_V_addr = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 0" [main.cpp:29]   --->   Operation 173 'getelementptr' 'dataOut_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%sh_amt_1_cast = sext i12 %sh_amt_1 to i32" [main.cpp:24]   --->   Operation 174 'sext' 'sh_amt_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (1.99ns)   --->   "%tmp_11_1 = icmp ult i12 %sh_amt_1, 54" [main.cpp:24]   --->   Operation 175 'icmp' 'tmp_11_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%tmp_17_1 = zext i32 %sh_amt_1_cast to i54" [main.cpp:24]   --->   Operation 176 'zext' 'tmp_17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%tmp_18_1 = ashr i54 %man_V_2_1, %tmp_17_1" [main.cpp:24]   --->   Operation 177 'ashr' 'tmp_18_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%tmp_67 = trunc i54 %tmp_18_1 to i32" [main.cpp:24]   --->   Operation 178 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%storemerge_1 = select i1 %tmp_63, i32 -1, i32 0" [main.cpp:24]   --->   Operation 179 'select' 'storemerge_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp12 = xor i1 %tmp_9_1, true" [main.cpp:24]   --->   Operation 180 'xor' 'sel_tmp12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp13 = and i1 %tmp_6_1, %sel_tmp12" [main.cpp:24]   --->   Operation 181 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp14 = select i1 %sel_tmp13, i32 %tmp_65, i32 0" [main.cpp:24]   --->   Operation 182 'select' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.97ns)   --->   "%sel_tmp30_demorgan = or i1 %tmp_9_1, %tmp_6_1" [main.cpp:24]   --->   Operation 183 'or' 'sel_tmp30_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%sel_tmp15 = xor i1 %sel_tmp30_demorgan, true" [main.cpp:24]   --->   Operation 184 'xor' 'sel_tmp15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp16 = and i1 %tmp_1_1, %sel_tmp15" [main.cpp:24]   --->   Operation 185 'and' 'sel_tmp16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp17 = xor i1 %tmp_11_1, true" [main.cpp:24]   --->   Operation 186 'xor' 'sel_tmp17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp18 = and i1 %sel_tmp16, %sel_tmp17" [main.cpp:24]   --->   Operation 187 'and' 'sel_tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp19 = select i1 %sel_tmp18, i32 %storemerge_1, i32 %sel_tmp14" [main.cpp:24]   --->   Operation 188 'select' 'sel_tmp19' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%sel_tmp20 = and i1 %sel_tmp16, %tmp_11_1" [main.cpp:24]   --->   Operation 189 'and' 'sel_tmp20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp21 = select i1 %sel_tmp20, i32 %tmp_67, i32 %sel_tmp19" [main.cpp:24]   --->   Operation 190 'select' 'sel_tmp21' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%sel_tmp45_demorgan = or i1 %sel_tmp30_demorgan, %tmp_1_1" [main.cpp:24]   --->   Operation 191 'or' 'sel_tmp45_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%sel_tmp22 = xor i1 %sel_tmp45_demorgan, true" [main.cpp:24]   --->   Operation 192 'xor' 'sel_tmp22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp23 = and i1 %icmp1, %sel_tmp22" [main.cpp:24]   --->   Operation 193 'and' 'sel_tmp23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [2/2] (0.00ns)   --->   "%empty_16 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 194 'read' 'empty_16' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 195 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4, i32* %dataOut_V_addr, align 4" [main.cpp:29]   --->   Operation 195 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%OP1_V_31_cast = sext i32 %dataIn_V_load_4 to i48" [main.cpp:34]   --->   Operation 196 'sext' 'OP1_V_31_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (8.51ns)   --->   "%p_Val2_2 = mul i48 %OP1_V_31_cast, %OP1_V_31_cast" [main.cpp:34]   --->   Operation 197 'mul' 'p_Val2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2, i32 16, i32 47)" [main.cpp:34]   --->   Operation 198 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%dataOut_V_addr_33 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 1" [main.cpp:34]   --->   Operation 199 'getelementptr' 'dataOut_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_1)   --->   "%tmp_20_1 = shl i32 %tmp_65, %sh_amt_1_cast" [main.cpp:24]   --->   Operation 200 'shl' 'tmp_20_1' <Predicate = (sel_tmp23)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_1 = select i1 %sel_tmp23, i32 %tmp_20_1, i32 %sel_tmp21" [main.cpp:24]   --->   Operation 201 'select' 'dataIn_V_load_4_1' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 202 [1/2] (0.00ns)   --->   "%empty_16 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 202 'read' 'empty_16' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%input_data_val6 = extractvalue { float, i1 } %empty_16, 0"   --->   Operation 203 'extractvalue' 'input_data_val6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (5.54ns)   --->   "%d_assign_2 = fpext float %input_data_val6 to double" [main.cpp:24]   --->   Operation 204 'fpext' 'd_assign_2' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%ireg_V_2 = bitcast double %d_assign_2 to i64" [main.cpp:24]   --->   Operation 205 'bitcast' 'ireg_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i64 %ireg_V_2 to i63" [main.cpp:24]   --->   Operation 206 'trunc' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)" [main.cpp:24]   --->   Operation 207 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_1_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)" [main.cpp:24]   --->   Operation 208 'partselect' 'p_Result_1_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i64 %ireg_V_2 to i52" [main.cpp:24]   --->   Operation 209 'trunc' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (2.78ns)   --->   "%tmp_9_2 = icmp eq i63 %tmp_68, 0" [main.cpp:24]   --->   Operation 210 'icmp' 'tmp_9_2' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (3.25ns)   --->   "store i32 %tmp_47, i32* %dataOut_V_addr_33, align 4" [main.cpp:34]   --->   Operation 211 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %tmp_47 to i48" [main.cpp:39]   --->   Operation 212 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (8.51ns)   --->   "%p_Val2_3 = mul i48 %OP1_V_cast, %OP1_V_31_cast" [main.cpp:39]   --->   Operation 213 'mul' 'p_Val2_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3, i32 16, i32 47)" [main.cpp:39]   --->   Operation 214 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%dataOut_V_addr_65 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 2" [main.cpp:39]   --->   Operation 215 'getelementptr' 'dataOut_V_addr_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_4_2 = zext i11 %p_Result_1_2 to i12" [main.cpp:24]   --->   Operation 216 'zext' 'tmp_4_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_70)" [main.cpp:24]   --->   Operation 217 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_10_2 = zext i53 %tmp_7 to i54" [main.cpp:24]   --->   Operation 218 'zext' 'p_Result_10_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (3.23ns)   --->   "%man_V_1_2 = sub i54 0, %p_Result_10_2" [main.cpp:24]   --->   Operation 219 'sub' 'man_V_1_2' <Predicate = (tmp_69)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [1/1] (0.94ns)   --->   "%man_V_2_2 = select i1 %tmp_69, i54 %man_V_1_2, i54 %p_Result_10_2" [main.cpp:24]   --->   Operation 220 'select' 'man_V_2_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (1.54ns)   --->   "%F2_2 = sub i12 1075, %tmp_4_2" [main.cpp:24]   --->   Operation 221 'sub' 'F2_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (1.99ns)   --->   "%tmp_1_2 = icmp sgt i12 %F2_2, 16" [main.cpp:24]   --->   Operation 222 'icmp' 'tmp_1_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (1.54ns)   --->   "%tmp_3_2 = add i12 -16, %F2_2" [main.cpp:24]   --->   Operation 223 'add' 'tmp_3_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (1.54ns)   --->   "%tmp_5_2 = sub i12 16, %F2_2" [main.cpp:24]   --->   Operation 224 'sub' 'tmp_5_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.69ns)   --->   "%sh_amt_2 = select i1 %tmp_1_2, i12 %tmp_3_2, i12 %tmp_5_2" [main.cpp:24]   --->   Operation 225 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (1.99ns)   --->   "%tmp_6_2 = icmp eq i12 %F2_2, 16" [main.cpp:24]   --->   Operation 226 'icmp' 'tmp_6_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i54 %man_V_2_2 to i32" [main.cpp:24]   --->   Operation 227 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_72 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2, i32 5, i32 11)" [main.cpp:24]   --->   Operation 228 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (1.48ns)   --->   "%icmp2 = icmp eq i7 %tmp_72, 0" [main.cpp:24]   --->   Operation 229 'icmp' 'icmp2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [2/2] (0.00ns)   --->   "%empty_17 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 230 'read' 'empty_17' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%OP1_V_4_1_cast = sext i32 %dataIn_V_load_4_1 to i48" [main.cpp:34]   --->   Operation 231 'sext' 'OP1_V_4_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (8.51ns)   --->   "%p_Val2_2_1 = mul i48 %OP1_V_4_1_cast, %OP1_V_4_1_cast" [main.cpp:34]   --->   Operation 232 'mul' 'p_Val2_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_16_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_1, i32 16, i32 47)" [main.cpp:34]   --->   Operation 233 'partselect' 'tmp_16_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (3.25ns)   --->   "store i32 %tmp_48, i32* %dataOut_V_addr_65, align 4" [main.cpp:39]   --->   Operation 234 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%OP1_V_32_cast = sext i32 %tmp_48 to i48" [main.cpp:44]   --->   Operation 235 'sext' 'OP1_V_32_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (8.51ns)   --->   "%p_Val2_4 = mul i48 %OP1_V_32_cast, %OP1_V_31_cast" [main.cpp:44]   --->   Operation 236 'mul' 'p_Val2_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4, i32 16, i32 47)" [main.cpp:44]   --->   Operation 237 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%dataOut_V_addr_97 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 3" [main.cpp:44]   --->   Operation 238 'getelementptr' 'dataOut_V_addr_97' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%sh_amt_2_cast = sext i12 %sh_amt_2 to i32" [main.cpp:24]   --->   Operation 239 'sext' 'sh_amt_2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (1.99ns)   --->   "%tmp_11_2 = icmp ult i12 %sh_amt_2, 54" [main.cpp:24]   --->   Operation 240 'icmp' 'tmp_11_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp33)   --->   "%tmp_17_2 = zext i32 %sh_amt_2_cast to i54" [main.cpp:24]   --->   Operation 241 'zext' 'tmp_17_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp33)   --->   "%tmp_18_2 = ashr i54 %man_V_2_2, %tmp_17_2" [main.cpp:24]   --->   Operation 242 'ashr' 'tmp_18_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp33)   --->   "%tmp_73 = trunc i54 %tmp_18_2 to i32" [main.cpp:24]   --->   Operation 243 'trunc' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp31)   --->   "%storemerge_2 = select i1 %tmp_69, i32 -1, i32 0" [main.cpp:24]   --->   Operation 244 'select' 'storemerge_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp31)   --->   "%sel_tmp24 = xor i1 %tmp_9_2, true" [main.cpp:24]   --->   Operation 245 'xor' 'sel_tmp24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp31)   --->   "%sel_tmp25 = and i1 %tmp_6_2, %sel_tmp24" [main.cpp:24]   --->   Operation 246 'and' 'sel_tmp25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp31)   --->   "%sel_tmp26 = select i1 %sel_tmp25, i32 %tmp_71, i32 0" [main.cpp:24]   --->   Operation 247 'select' 'sel_tmp26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 248 [1/1] (0.97ns)   --->   "%sel_tmp54_demorgan = or i1 %tmp_9_2, %tmp_6_2" [main.cpp:24]   --->   Operation 248 'or' 'sel_tmp54_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp28)   --->   "%sel_tmp27 = xor i1 %sel_tmp54_demorgan, true" [main.cpp:24]   --->   Operation 249 'xor' 'sel_tmp27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp28 = and i1 %tmp_1_2, %sel_tmp27" [main.cpp:24]   --->   Operation 250 'and' 'sel_tmp28' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp31)   --->   "%sel_tmp29 = xor i1 %tmp_11_2, true" [main.cpp:24]   --->   Operation 251 'xor' 'sel_tmp29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp31)   --->   "%sel_tmp30 = and i1 %sel_tmp28, %sel_tmp29" [main.cpp:24]   --->   Operation 252 'and' 'sel_tmp30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp31 = select i1 %sel_tmp30, i32 %storemerge_2, i32 %sel_tmp26" [main.cpp:24]   --->   Operation 253 'select' 'sel_tmp31' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp33)   --->   "%sel_tmp32 = and i1 %sel_tmp28, %tmp_11_2" [main.cpp:24]   --->   Operation 254 'and' 'sel_tmp32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp33 = select i1 %sel_tmp32, i32 %tmp_73, i32 %sel_tmp31" [main.cpp:24]   --->   Operation 255 'select' 'sel_tmp33' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp35)   --->   "%sel_tmp69_demorgan = or i1 %sel_tmp54_demorgan, %tmp_1_2" [main.cpp:24]   --->   Operation 256 'or' 'sel_tmp69_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp35)   --->   "%sel_tmp34 = xor i1 %sel_tmp69_demorgan, true" [main.cpp:24]   --->   Operation 257 'xor' 'sel_tmp34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp35 = and i1 %icmp2, %sel_tmp34" [main.cpp:24]   --->   Operation 258 'and' 'sel_tmp35' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [1/2] (0.00ns)   --->   "%empty_17 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 259 'read' 'empty_17' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%input_data_val8 = extractvalue { float, i1 } %empty_17, 0"   --->   Operation 260 'extractvalue' 'input_data_val8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (5.54ns)   --->   "%d_assign_3 = fpext float %input_data_val8 to double" [main.cpp:24]   --->   Operation 261 'fpext' 'd_assign_3' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%ireg_V_3 = bitcast double %d_assign_3 to i64" [main.cpp:24]   --->   Operation 262 'bitcast' 'ireg_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i64 %ireg_V_3 to i63" [main.cpp:24]   --->   Operation 263 'trunc' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)" [main.cpp:24]   --->   Operation 264 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%p_Result_1_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)" [main.cpp:24]   --->   Operation 265 'partselect' 'p_Result_1_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i64 %ireg_V_3 to i52" [main.cpp:24]   --->   Operation 266 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (2.78ns)   --->   "%tmp_9_3 = icmp eq i63 %tmp_74, 0" [main.cpp:24]   --->   Operation 267 'icmp' 'tmp_9_3' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%OP1_V_cast_47 = sext i32 %tmp_16_1 to i48" [main.cpp:39]   --->   Operation 268 'sext' 'OP1_V_cast_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (8.51ns)   --->   "%p_Val2_3_1 = mul i48 %OP1_V_cast_47, %OP1_V_4_1_cast" [main.cpp:39]   --->   Operation 269 'mul' 'p_Val2_3_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_23_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_1, i32 16, i32 47)" [main.cpp:39]   --->   Operation 270 'partselect' 'tmp_23_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (3.25ns)   --->   "store i32 %tmp_49, i32* %dataOut_V_addr_97, align 4" [main.cpp:44]   --->   Operation 271 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%OP1_V_33_cast = sext i32 %tmp_49 to i48" [main.cpp:49]   --->   Operation 272 'sext' 'OP1_V_33_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (8.51ns)   --->   "%p_Val2_5 = mul i48 %OP1_V_33_cast, %OP1_V_31_cast" [main.cpp:49]   --->   Operation 273 'mul' 'p_Val2_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5, i32 16, i32 47)" [main.cpp:49]   --->   Operation 274 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.51>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%dataOut_V_addr_1 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 5" [main.cpp:29]   --->   Operation 275 'getelementptr' 'dataOut_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%dataOut_V_addr_129 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 4" [main.cpp:49]   --->   Operation 276 'getelementptr' 'dataOut_V_addr_129' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_2)   --->   "%tmp_20_2 = shl i32 %tmp_71, %sh_amt_2_cast" [main.cpp:24]   --->   Operation 277 'shl' 'tmp_20_2' <Predicate = (sel_tmp35)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_2 = select i1 %sel_tmp35, i32 %tmp_20_2, i32 %sel_tmp33" [main.cpp:24]   --->   Operation 278 'select' 'dataIn_V_load_4_2' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_4_3 = zext i11 %p_Result_1_3 to i12" [main.cpp:24]   --->   Operation 279 'zext' 'tmp_4_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_14 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_76)" [main.cpp:24]   --->   Operation 280 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%p_Result_10_3 = zext i53 %tmp_14 to i54" [main.cpp:24]   --->   Operation 281 'zext' 'p_Result_10_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (3.23ns)   --->   "%man_V_1_3 = sub i54 0, %p_Result_10_3" [main.cpp:24]   --->   Operation 282 'sub' 'man_V_1_3' <Predicate = (tmp_75)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [1/1] (0.94ns)   --->   "%man_V_2_3 = select i1 %tmp_75, i54 %man_V_1_3, i54 %p_Result_10_3" [main.cpp:24]   --->   Operation 283 'select' 'man_V_2_3' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 284 [1/1] (1.54ns)   --->   "%F2_3 = sub i12 1075, %tmp_4_3" [main.cpp:24]   --->   Operation 284 'sub' 'F2_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [1/1] (1.99ns)   --->   "%tmp_1_3 = icmp sgt i12 %F2_3, 16" [main.cpp:24]   --->   Operation 285 'icmp' 'tmp_1_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [1/1] (1.54ns)   --->   "%tmp_3_3 = add i12 -16, %F2_3" [main.cpp:24]   --->   Operation 286 'add' 'tmp_3_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [1/1] (1.54ns)   --->   "%tmp_5_3 = sub i12 16, %F2_3" [main.cpp:24]   --->   Operation 287 'sub' 'tmp_5_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [1/1] (0.69ns)   --->   "%sh_amt_3 = select i1 %tmp_1_3, i12 %tmp_3_3, i12 %tmp_5_3" [main.cpp:24]   --->   Operation 288 'select' 'sh_amt_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 289 [1/1] (1.99ns)   --->   "%tmp_6_3 = icmp eq i12 %F2_3, 16" [main.cpp:24]   --->   Operation 289 'icmp' 'tmp_6_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i54 %man_V_2_3 to i32" [main.cpp:24]   --->   Operation 290 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_78 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)" [main.cpp:24]   --->   Operation 291 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (1.48ns)   --->   "%icmp3 = icmp eq i7 %tmp_78, 0" [main.cpp:24]   --->   Operation 292 'icmp' 'icmp3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_1, i32* %dataOut_V_addr_1, align 4" [main.cpp:29]   --->   Operation 293 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%OP1_V_1_1_cast = sext i32 %tmp_23_1 to i48" [main.cpp:44]   --->   Operation 294 'sext' 'OP1_V_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (8.51ns)   --->   "%p_Val2_4_1 = mul i48 %OP1_V_1_1_cast, %OP1_V_4_1_cast" [main.cpp:44]   --->   Operation 295 'mul' 'p_Val2_4_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_26_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_1, i32 16, i32 47)" [main.cpp:44]   --->   Operation 296 'partselect' 'tmp_26_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (3.25ns)   --->   "store i32 %tmp_50, i32* %dataOut_V_addr_129, align 4" [main.cpp:49]   --->   Operation 297 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 11 <SV = 10> <Delay = 8.51>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%dataOut_V_addr_34 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 6" [main.cpp:34]   --->   Operation 298 'getelementptr' 'dataOut_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%dataOut_V_addr_66 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 7" [main.cpp:39]   --->   Operation 299 'getelementptr' 'dataOut_V_addr_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%sh_amt_3_cast = sext i12 %sh_amt_3 to i32" [main.cpp:24]   --->   Operation 300 'sext' 'sh_amt_3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (1.99ns)   --->   "%tmp_11_3 = icmp ult i12 %sh_amt_3, 54" [main.cpp:24]   --->   Operation 301 'icmp' 'tmp_11_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp45)   --->   "%tmp_17_3 = zext i32 %sh_amt_3_cast to i54" [main.cpp:24]   --->   Operation 302 'zext' 'tmp_17_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp45)   --->   "%tmp_18_3 = ashr i54 %man_V_2_3, %tmp_17_3" [main.cpp:24]   --->   Operation 303 'ashr' 'tmp_18_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp45)   --->   "%tmp_79 = trunc i54 %tmp_18_3 to i32" [main.cpp:24]   --->   Operation 304 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp43)   --->   "%storemerge_3 = select i1 %tmp_75, i32 -1, i32 0" [main.cpp:24]   --->   Operation 305 'select' 'storemerge_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp43)   --->   "%sel_tmp36 = xor i1 %tmp_9_3, true" [main.cpp:24]   --->   Operation 306 'xor' 'sel_tmp36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp43)   --->   "%sel_tmp37 = and i1 %tmp_6_3, %sel_tmp36" [main.cpp:24]   --->   Operation 307 'and' 'sel_tmp37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp43)   --->   "%sel_tmp38 = select i1 %sel_tmp37, i32 %tmp_77, i32 0" [main.cpp:24]   --->   Operation 308 'select' 'sel_tmp38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 309 [1/1] (0.97ns)   --->   "%sel_tmp78_demorgan = or i1 %tmp_9_3, %tmp_6_3" [main.cpp:24]   --->   Operation 309 'or' 'sel_tmp78_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp40)   --->   "%sel_tmp39 = xor i1 %sel_tmp78_demorgan, true" [main.cpp:24]   --->   Operation 310 'xor' 'sel_tmp39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp40 = and i1 %tmp_1_3, %sel_tmp39" [main.cpp:24]   --->   Operation 311 'and' 'sel_tmp40' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp43)   --->   "%sel_tmp41 = xor i1 %tmp_11_3, true" [main.cpp:24]   --->   Operation 312 'xor' 'sel_tmp41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp43)   --->   "%sel_tmp42 = and i1 %sel_tmp40, %sel_tmp41" [main.cpp:24]   --->   Operation 313 'and' 'sel_tmp42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp43 = select i1 %sel_tmp42, i32 %storemerge_3, i32 %sel_tmp38" [main.cpp:24]   --->   Operation 314 'select' 'sel_tmp43' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp45)   --->   "%sel_tmp44 = and i1 %sel_tmp40, %tmp_11_3" [main.cpp:24]   --->   Operation 315 'and' 'sel_tmp44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp45 = select i1 %sel_tmp44, i32 %tmp_79, i32 %sel_tmp43" [main.cpp:24]   --->   Operation 316 'select' 'sel_tmp45' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp47)   --->   "%sel_tmp93_demorgan = or i1 %sel_tmp78_demorgan, %tmp_1_3" [main.cpp:24]   --->   Operation 317 'or' 'sel_tmp93_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp47)   --->   "%sel_tmp46 = xor i1 %sel_tmp93_demorgan, true" [main.cpp:24]   --->   Operation 318 'xor' 'sel_tmp46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 319 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp47 = and i1 %icmp3, %sel_tmp46" [main.cpp:24]   --->   Operation 319 'and' 'sel_tmp47' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 320 [2/2] (0.00ns)   --->   "%empty_18 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 320 'read' 'empty_18' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 321 [1/1] (3.25ns)   --->   "store i32 %tmp_16_1, i32* %dataOut_V_addr_34, align 4" [main.cpp:34]   --->   Operation 321 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%OP1_V_4_2_cast = sext i32 %dataIn_V_load_4_2 to i48" [main.cpp:34]   --->   Operation 322 'sext' 'OP1_V_4_2_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (8.51ns)   --->   "%p_Val2_2_2 = mul i48 %OP1_V_4_2_cast, %OP1_V_4_2_cast" [main.cpp:34]   --->   Operation 323 'mul' 'p_Val2_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_16_2 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_2, i32 16, i32 47)" [main.cpp:34]   --->   Operation 324 'partselect' 'tmp_16_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (3.25ns)   --->   "store i32 %tmp_23_1, i32* %dataOut_V_addr_66, align 4" [main.cpp:39]   --->   Operation 325 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%OP1_V_2_1_cast = sext i32 %tmp_26_1 to i48" [main.cpp:49]   --->   Operation 326 'sext' 'OP1_V_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (8.51ns)   --->   "%p_Val2_5_1 = mul i48 %OP1_V_2_1_cast, %OP1_V_4_1_cast" [main.cpp:49]   --->   Operation 327 'mul' 'p_Val2_5_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_29_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_1, i32 16, i32 47)" [main.cpp:49]   --->   Operation 328 'partselect' 'tmp_29_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.51>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%dataOut_V_addr_98 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 8" [main.cpp:44]   --->   Operation 329 'getelementptr' 'dataOut_V_addr_98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%dataOut_V_addr_130 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 9" [main.cpp:49]   --->   Operation 330 'getelementptr' 'dataOut_V_addr_130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_3)   --->   "%tmp_20_3 = shl i32 %tmp_77, %sh_amt_3_cast" [main.cpp:24]   --->   Operation 331 'shl' 'tmp_20_3' <Predicate = (sel_tmp47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_3 = select i1 %sel_tmp47, i32 %tmp_20_3, i32 %sel_tmp45" [main.cpp:24]   --->   Operation 332 'select' 'dataIn_V_load_4_3' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 333 [1/2] (0.00ns)   --->   "%empty_18 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 333 'read' 'empty_18' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%input_data_val1 = extractvalue { float, i1 } %empty_18, 0"   --->   Operation 334 'extractvalue' 'input_data_val1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (5.54ns)   --->   "%d_assign_4 = fpext float %input_data_val1 to double" [main.cpp:24]   --->   Operation 335 'fpext' 'd_assign_4' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%ireg_V_4 = bitcast double %d_assign_4 to i64" [main.cpp:24]   --->   Operation 336 'bitcast' 'ireg_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i64 %ireg_V_4 to i63" [main.cpp:24]   --->   Operation 337 'trunc' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)" [main.cpp:24]   --->   Operation 338 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%p_Result_1_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)" [main.cpp:24]   --->   Operation 339 'partselect' 'p_Result_1_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i64 %ireg_V_4 to i52" [main.cpp:24]   --->   Operation 340 'trunc' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (2.78ns)   --->   "%tmp_9_4 = icmp eq i63 %tmp_80, 0" [main.cpp:24]   --->   Operation 341 'icmp' 'tmp_9_4' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = sext i32 %tmp_16_2 to i48" [main.cpp:39]   --->   Operation 342 'sext' 'OP1_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (8.51ns)   --->   "%p_Val2_3_2 = mul i48 %OP1_V_1_cast, %OP1_V_4_2_cast" [main.cpp:39]   --->   Operation 343 'mul' 'p_Val2_3_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_23_2 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_2, i32 16, i32 47)" [main.cpp:39]   --->   Operation 344 'partselect' 'tmp_23_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (3.25ns)   --->   "store i32 %tmp_26_1, i32* %dataOut_V_addr_98, align 4" [main.cpp:44]   --->   Operation 345 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_12 : Operation 346 [1/1] (3.25ns)   --->   "store i32 %tmp_29_1, i32* %dataOut_V_addr_130, align 4" [main.cpp:49]   --->   Operation 346 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 13 <SV = 12> <Delay = 8.51>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%dataOut_V_addr_2 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 10" [main.cpp:29]   --->   Operation 347 'getelementptr' 'dataOut_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%dataOut_V_addr_35 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 11" [main.cpp:34]   --->   Operation 348 'getelementptr' 'dataOut_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_4_4 = zext i11 %p_Result_1_4 to i12" [main.cpp:24]   --->   Operation 349 'zext' 'tmp_4_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_15 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_82)" [main.cpp:24]   --->   Operation 350 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%p_Result_10_4 = zext i53 %tmp_15 to i54" [main.cpp:24]   --->   Operation 351 'zext' 'p_Result_10_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (3.23ns)   --->   "%man_V_1_4 = sub i54 0, %p_Result_10_4" [main.cpp:24]   --->   Operation 352 'sub' 'man_V_1_4' <Predicate = (tmp_81)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 353 [1/1] (0.94ns)   --->   "%man_V_2_4 = select i1 %tmp_81, i54 %man_V_1_4, i54 %p_Result_10_4" [main.cpp:24]   --->   Operation 353 'select' 'man_V_2_4' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 354 [1/1] (1.54ns)   --->   "%F2_4 = sub i12 1075, %tmp_4_4" [main.cpp:24]   --->   Operation 354 'sub' 'F2_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 355 [1/1] (1.99ns)   --->   "%tmp_1_4 = icmp sgt i12 %F2_4, 16" [main.cpp:24]   --->   Operation 355 'icmp' 'tmp_1_4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 356 [1/1] (1.54ns)   --->   "%tmp_3_4 = add i12 -16, %F2_4" [main.cpp:24]   --->   Operation 356 'add' 'tmp_3_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [1/1] (1.54ns)   --->   "%tmp_5_4 = sub i12 16, %F2_4" [main.cpp:24]   --->   Operation 357 'sub' 'tmp_5_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 358 [1/1] (0.69ns)   --->   "%sh_amt_4 = select i1 %tmp_1_4, i12 %tmp_3_4, i12 %tmp_5_4" [main.cpp:24]   --->   Operation 358 'select' 'sh_amt_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 359 [1/1] (1.99ns)   --->   "%tmp_6_4 = icmp eq i12 %F2_4, 16" [main.cpp:24]   --->   Operation 359 'icmp' 'tmp_6_4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i54 %man_V_2_4 to i32" [main.cpp:24]   --->   Operation 360 'trunc' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_84 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4, i32 5, i32 11)" [main.cpp:24]   --->   Operation 361 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 362 [1/1] (1.48ns)   --->   "%icmp4 = icmp eq i7 %tmp_84, 0" [main.cpp:24]   --->   Operation 362 'icmp' 'icmp4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 363 [2/2] (0.00ns)   --->   "%empty_19 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 363 'read' 'empty_19' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 364 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_2, i32* %dataOut_V_addr_2, align 4" [main.cpp:29]   --->   Operation 364 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_13 : Operation 365 [1/1] (3.25ns)   --->   "store i32 %tmp_16_2, i32* %dataOut_V_addr_35, align 4" [main.cpp:34]   --->   Operation 365 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_13 : Operation 366 [1/1] (0.00ns)   --->   "%OP1_V_4_3_cast = sext i32 %dataIn_V_load_4_3 to i48" [main.cpp:34]   --->   Operation 366 'sext' 'OP1_V_4_3_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 367 [1/1] (8.51ns)   --->   "%p_Val2_2_3 = mul i48 %OP1_V_4_3_cast, %OP1_V_4_3_cast" [main.cpp:34]   --->   Operation 367 'mul' 'p_Val2_2_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_16_3 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_3, i32 16, i32 47)" [main.cpp:34]   --->   Operation 368 'partselect' 'tmp_16_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "%OP1_V_1_2_cast = sext i32 %tmp_23_2 to i48" [main.cpp:44]   --->   Operation 369 'sext' 'OP1_V_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 370 [1/1] (8.51ns)   --->   "%p_Val2_4_2 = mul i48 %OP1_V_1_2_cast, %OP1_V_4_2_cast" [main.cpp:44]   --->   Operation 370 'mul' 'p_Val2_4_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_26_2 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_2, i32 16, i32 47)" [main.cpp:44]   --->   Operation 371 'partselect' 'tmp_26_2' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 8.51>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%dataOut_V_addr_67 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 12" [main.cpp:39]   --->   Operation 372 'getelementptr' 'dataOut_V_addr_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%dataOut_V_addr_99 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 13" [main.cpp:44]   --->   Operation 373 'getelementptr' 'dataOut_V_addr_99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%sh_amt_4_cast = sext i12 %sh_amt_4 to i32" [main.cpp:24]   --->   Operation 374 'sext' 'sh_amt_4_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 375 [1/1] (1.99ns)   --->   "%tmp_11_4 = icmp ult i12 %sh_amt_4, 54" [main.cpp:24]   --->   Operation 375 'icmp' 'tmp_11_4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp57)   --->   "%tmp_17_4 = zext i32 %sh_amt_4_cast to i54" [main.cpp:24]   --->   Operation 376 'zext' 'tmp_17_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp57)   --->   "%tmp_18_4 = ashr i54 %man_V_2_4, %tmp_17_4" [main.cpp:24]   --->   Operation 377 'ashr' 'tmp_18_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp57)   --->   "%tmp_85 = trunc i54 %tmp_18_4 to i32" [main.cpp:24]   --->   Operation 378 'trunc' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp55)   --->   "%storemerge_4 = select i1 %tmp_81, i32 -1, i32 0" [main.cpp:24]   --->   Operation 379 'select' 'storemerge_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp55)   --->   "%sel_tmp48 = xor i1 %tmp_9_4, true" [main.cpp:24]   --->   Operation 380 'xor' 'sel_tmp48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp55)   --->   "%sel_tmp49 = and i1 %tmp_6_4, %sel_tmp48" [main.cpp:24]   --->   Operation 381 'and' 'sel_tmp49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp55)   --->   "%sel_tmp50 = select i1 %sel_tmp49, i32 %tmp_83, i32 0" [main.cpp:24]   --->   Operation 382 'select' 'sel_tmp50' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 383 [1/1] (0.97ns)   --->   "%sel_tmp102_demorgan = or i1 %tmp_9_4, %tmp_6_4" [main.cpp:24]   --->   Operation 383 'or' 'sel_tmp102_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52)   --->   "%sel_tmp51 = xor i1 %sel_tmp102_demorgan, true" [main.cpp:24]   --->   Operation 384 'xor' 'sel_tmp51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 385 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp52 = and i1 %tmp_1_4, %sel_tmp51" [main.cpp:24]   --->   Operation 385 'and' 'sel_tmp52' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp55)   --->   "%sel_tmp53 = xor i1 %tmp_11_4, true" [main.cpp:24]   --->   Operation 386 'xor' 'sel_tmp53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp55)   --->   "%sel_tmp54 = and i1 %sel_tmp52, %sel_tmp53" [main.cpp:24]   --->   Operation 387 'and' 'sel_tmp54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 388 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp55 = select i1 %sel_tmp54, i32 %storemerge_4, i32 %sel_tmp50" [main.cpp:24]   --->   Operation 388 'select' 'sel_tmp55' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp57)   --->   "%sel_tmp56 = and i1 %sel_tmp52, %tmp_11_4" [main.cpp:24]   --->   Operation 389 'and' 'sel_tmp56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 390 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp57 = select i1 %sel_tmp56, i32 %tmp_85, i32 %sel_tmp55" [main.cpp:24]   --->   Operation 390 'select' 'sel_tmp57' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp59)   --->   "%sel_tmp117_demorgan = or i1 %sel_tmp102_demorgan, %tmp_1_4" [main.cpp:24]   --->   Operation 391 'or' 'sel_tmp117_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp59)   --->   "%sel_tmp58 = xor i1 %sel_tmp117_demorgan, true" [main.cpp:24]   --->   Operation 392 'xor' 'sel_tmp58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 393 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp59 = and i1 %icmp4, %sel_tmp58" [main.cpp:24]   --->   Operation 393 'and' 'sel_tmp59' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 394 [1/2] (0.00ns)   --->   "%empty_19 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 394 'read' 'empty_19' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "%input_data_val2 = extractvalue { float, i1 } %empty_19, 0"   --->   Operation 395 'extractvalue' 'input_data_val2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 396 [1/1] (5.54ns)   --->   "%d_assign_5 = fpext float %input_data_val2 to double" [main.cpp:24]   --->   Operation 396 'fpext' 'd_assign_5' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 397 [1/1] (0.00ns)   --->   "%ireg_V_5 = bitcast double %d_assign_5 to i64" [main.cpp:24]   --->   Operation 397 'bitcast' 'ireg_V_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i64 %ireg_V_5 to i63" [main.cpp:24]   --->   Operation 398 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)" [main.cpp:24]   --->   Operation 399 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 400 [1/1] (0.00ns)   --->   "%p_Result_1_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)" [main.cpp:24]   --->   Operation 400 'partselect' 'p_Result_1_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i64 %ireg_V_5 to i52" [main.cpp:24]   --->   Operation 401 'trunc' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 402 [1/1] (2.78ns)   --->   "%tmp_9_5 = icmp eq i63 %tmp_86, 0" [main.cpp:24]   --->   Operation 402 'icmp' 'tmp_9_5' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 403 [1/1] (3.25ns)   --->   "store i32 %tmp_23_2, i32* %dataOut_V_addr_67, align 4" [main.cpp:39]   --->   Operation 403 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_14 : Operation 404 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i32 %tmp_16_3 to i48" [main.cpp:39]   --->   Operation 404 'sext' 'OP1_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 405 [1/1] (8.51ns)   --->   "%p_Val2_3_3 = mul i48 %OP1_V_3_cast, %OP1_V_4_3_cast" [main.cpp:39]   --->   Operation 405 'mul' 'p_Val2_3_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_23_3 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_3, i32 16, i32 47)" [main.cpp:39]   --->   Operation 406 'partselect' 'tmp_23_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 407 [1/1] (3.25ns)   --->   "store i32 %tmp_26_2, i32* %dataOut_V_addr_99, align 4" [main.cpp:44]   --->   Operation 407 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_14 : Operation 408 [1/1] (0.00ns)   --->   "%OP1_V_2_2_cast = sext i32 %tmp_26_2 to i48" [main.cpp:49]   --->   Operation 408 'sext' 'OP1_V_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 409 [1/1] (8.51ns)   --->   "%p_Val2_5_2 = mul i48 %OP1_V_2_2_cast, %OP1_V_4_2_cast" [main.cpp:49]   --->   Operation 409 'mul' 'p_Val2_5_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_29_2 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_2, i32 16, i32 47)" [main.cpp:49]   --->   Operation 410 'partselect' 'tmp_29_2' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.51>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%dataOut_V_addr_3 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 15" [main.cpp:29]   --->   Operation 411 'getelementptr' 'dataOut_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%dataOut_V_addr_131 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 14" [main.cpp:49]   --->   Operation 412 'getelementptr' 'dataOut_V_addr_131' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_4)   --->   "%tmp_20_4 = shl i32 %tmp_83, %sh_amt_4_cast" [main.cpp:24]   --->   Operation 413 'shl' 'tmp_20_4' <Predicate = (sel_tmp59)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 414 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_4 = select i1 %sel_tmp59, i32 %tmp_20_4, i32 %sel_tmp57" [main.cpp:24]   --->   Operation 414 'select' 'dataIn_V_load_4_4' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_4_5 = zext i11 %p_Result_1_5 to i12" [main.cpp:24]   --->   Operation 415 'zext' 'tmp_4_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_16 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_88)" [main.cpp:24]   --->   Operation 416 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 417 [1/1] (0.00ns)   --->   "%p_Result_10_5 = zext i53 %tmp_16 to i54" [main.cpp:24]   --->   Operation 417 'zext' 'p_Result_10_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 418 [1/1] (3.23ns)   --->   "%man_V_1_5 = sub i54 0, %p_Result_10_5" [main.cpp:24]   --->   Operation 418 'sub' 'man_V_1_5' <Predicate = (tmp_87)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 419 [1/1] (0.94ns)   --->   "%man_V_2_5 = select i1 %tmp_87, i54 %man_V_1_5, i54 %p_Result_10_5" [main.cpp:24]   --->   Operation 419 'select' 'man_V_2_5' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 420 [1/1] (1.54ns)   --->   "%F2_5 = sub i12 1075, %tmp_4_5" [main.cpp:24]   --->   Operation 420 'sub' 'F2_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 421 [1/1] (1.99ns)   --->   "%tmp_1_5 = icmp sgt i12 %F2_5, 16" [main.cpp:24]   --->   Operation 421 'icmp' 'tmp_1_5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 422 [1/1] (1.54ns)   --->   "%tmp_3_5 = add i12 -16, %F2_5" [main.cpp:24]   --->   Operation 422 'add' 'tmp_3_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 423 [1/1] (1.54ns)   --->   "%tmp_5_5 = sub i12 16, %F2_5" [main.cpp:24]   --->   Operation 423 'sub' 'tmp_5_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 424 [1/1] (0.69ns)   --->   "%sh_amt_5 = select i1 %tmp_1_5, i12 %tmp_3_5, i12 %tmp_5_5" [main.cpp:24]   --->   Operation 424 'select' 'sh_amt_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 425 [1/1] (1.99ns)   --->   "%tmp_6_5 = icmp eq i12 %F2_5, 16" [main.cpp:24]   --->   Operation 425 'icmp' 'tmp_6_5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i54 %man_V_2_5 to i32" [main.cpp:24]   --->   Operation 426 'trunc' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_90 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5, i32 5, i32 11)" [main.cpp:24]   --->   Operation 427 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 428 [1/1] (1.48ns)   --->   "%icmp5 = icmp eq i7 %tmp_90, 0" [main.cpp:24]   --->   Operation 428 'icmp' 'icmp5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 429 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_3, i32* %dataOut_V_addr_3, align 4" [main.cpp:29]   --->   Operation 429 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_15 : Operation 430 [1/1] (0.00ns)   --->   "%OP1_V_1_3_cast = sext i32 %tmp_23_3 to i48" [main.cpp:44]   --->   Operation 430 'sext' 'OP1_V_1_3_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 431 [1/1] (8.51ns)   --->   "%p_Val2_4_3 = mul i48 %OP1_V_1_3_cast, %OP1_V_4_3_cast" [main.cpp:44]   --->   Operation 431 'mul' 'p_Val2_4_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_26_3 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_3, i32 16, i32 47)" [main.cpp:44]   --->   Operation 432 'partselect' 'tmp_26_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 433 [1/1] (3.25ns)   --->   "store i32 %tmp_29_2, i32* %dataOut_V_addr_131, align 4" [main.cpp:49]   --->   Operation 433 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 16 <SV = 15> <Delay = 8.51>
ST_16 : Operation 434 [1/1] (0.00ns)   --->   "%dataOut_V_addr_36 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 16" [main.cpp:34]   --->   Operation 434 'getelementptr' 'dataOut_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 435 [1/1] (0.00ns)   --->   "%dataOut_V_addr_68 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 17" [main.cpp:39]   --->   Operation 435 'getelementptr' 'dataOut_V_addr_68' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 436 [1/1] (0.00ns)   --->   "%sh_amt_5_cast = sext i12 %sh_amt_5 to i32" [main.cpp:24]   --->   Operation 436 'sext' 'sh_amt_5_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 437 [1/1] (1.99ns)   --->   "%tmp_11_5 = icmp ult i12 %sh_amt_5, 54" [main.cpp:24]   --->   Operation 437 'icmp' 'tmp_11_5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp69)   --->   "%tmp_17_5 = zext i32 %sh_amt_5_cast to i54" [main.cpp:24]   --->   Operation 438 'zext' 'tmp_17_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp69)   --->   "%tmp_18_5 = ashr i54 %man_V_2_5, %tmp_17_5" [main.cpp:24]   --->   Operation 439 'ashr' 'tmp_18_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp69)   --->   "%tmp_91 = trunc i54 %tmp_18_5 to i32" [main.cpp:24]   --->   Operation 440 'trunc' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp67)   --->   "%storemerge_5 = select i1 %tmp_87, i32 -1, i32 0" [main.cpp:24]   --->   Operation 441 'select' 'storemerge_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp67)   --->   "%sel_tmp60 = xor i1 %tmp_9_5, true" [main.cpp:24]   --->   Operation 442 'xor' 'sel_tmp60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp67)   --->   "%sel_tmp61 = and i1 %tmp_6_5, %sel_tmp60" [main.cpp:24]   --->   Operation 443 'and' 'sel_tmp61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp67)   --->   "%sel_tmp62 = select i1 %sel_tmp61, i32 %tmp_89, i32 0" [main.cpp:24]   --->   Operation 444 'select' 'sel_tmp62' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 445 [1/1] (0.97ns)   --->   "%sel_tmp126_demorgan = or i1 %tmp_9_5, %tmp_6_5" [main.cpp:24]   --->   Operation 445 'or' 'sel_tmp126_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp64)   --->   "%sel_tmp63 = xor i1 %sel_tmp126_demorgan, true" [main.cpp:24]   --->   Operation 446 'xor' 'sel_tmp63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 447 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp64 = and i1 %tmp_1_5, %sel_tmp63" [main.cpp:24]   --->   Operation 447 'and' 'sel_tmp64' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp67)   --->   "%sel_tmp65 = xor i1 %tmp_11_5, true" [main.cpp:24]   --->   Operation 448 'xor' 'sel_tmp65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp67)   --->   "%sel_tmp66 = and i1 %sel_tmp64, %sel_tmp65" [main.cpp:24]   --->   Operation 449 'and' 'sel_tmp66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 450 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp67 = select i1 %sel_tmp66, i32 %storemerge_5, i32 %sel_tmp62" [main.cpp:24]   --->   Operation 450 'select' 'sel_tmp67' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp69)   --->   "%sel_tmp68 = and i1 %sel_tmp64, %tmp_11_5" [main.cpp:24]   --->   Operation 451 'and' 'sel_tmp68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 452 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp69 = select i1 %sel_tmp68, i32 %tmp_91, i32 %sel_tmp67" [main.cpp:24]   --->   Operation 452 'select' 'sel_tmp69' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp71)   --->   "%sel_tmp141_demorgan = or i1 %sel_tmp126_demorgan, %tmp_1_5" [main.cpp:24]   --->   Operation 453 'or' 'sel_tmp141_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp71)   --->   "%sel_tmp70 = xor i1 %sel_tmp141_demorgan, true" [main.cpp:24]   --->   Operation 454 'xor' 'sel_tmp70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 455 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp71 = and i1 %icmp5, %sel_tmp70" [main.cpp:24]   --->   Operation 455 'and' 'sel_tmp71' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 456 [2/2] (0.00ns)   --->   "%empty_20 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 456 'read' 'empty_20' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 457 [1/1] (3.25ns)   --->   "store i32 %tmp_16_3, i32* %dataOut_V_addr_36, align 4" [main.cpp:34]   --->   Operation 457 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_16 : Operation 458 [1/1] (0.00ns)   --->   "%OP1_V_4_4_cast = sext i32 %dataIn_V_load_4_4 to i48" [main.cpp:34]   --->   Operation 458 'sext' 'OP1_V_4_4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 459 [1/1] (8.51ns)   --->   "%p_Val2_2_4 = mul i48 %OP1_V_4_4_cast, %OP1_V_4_4_cast" [main.cpp:34]   --->   Operation 459 'mul' 'p_Val2_2_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_16_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_4, i32 16, i32 47)" [main.cpp:34]   --->   Operation 460 'partselect' 'tmp_16_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 461 [1/1] (3.25ns)   --->   "store i32 %tmp_23_3, i32* %dataOut_V_addr_68, align 4" [main.cpp:39]   --->   Operation 461 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_16 : Operation 462 [1/1] (0.00ns)   --->   "%OP1_V_2_3_cast = sext i32 %tmp_26_3 to i48" [main.cpp:49]   --->   Operation 462 'sext' 'OP1_V_2_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 463 [1/1] (8.51ns)   --->   "%p_Val2_5_3 = mul i48 %OP1_V_2_3_cast, %OP1_V_4_3_cast" [main.cpp:49]   --->   Operation 463 'mul' 'p_Val2_5_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_29_3 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_3, i32 16, i32 47)" [main.cpp:49]   --->   Operation 464 'partselect' 'tmp_29_3' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 8.51>
ST_17 : Operation 465 [1/1] (0.00ns)   --->   "%dataOut_V_addr_100 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 18" [main.cpp:44]   --->   Operation 465 'getelementptr' 'dataOut_V_addr_100' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 466 [1/1] (0.00ns)   --->   "%dataOut_V_addr_132 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 19" [main.cpp:49]   --->   Operation 466 'getelementptr' 'dataOut_V_addr_132' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_5)   --->   "%tmp_20_5 = shl i32 %tmp_89, %sh_amt_5_cast" [main.cpp:24]   --->   Operation 467 'shl' 'tmp_20_5' <Predicate = (sel_tmp71)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 468 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_5 = select i1 %sel_tmp71, i32 %tmp_20_5, i32 %sel_tmp69" [main.cpp:24]   --->   Operation 468 'select' 'dataIn_V_load_4_5' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 469 [1/2] (0.00ns)   --->   "%empty_20 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 469 'read' 'empty_20' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 470 [1/1] (0.00ns)   --->   "%input_data_val3 = extractvalue { float, i1 } %empty_20, 0"   --->   Operation 470 'extractvalue' 'input_data_val3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 471 [1/1] (5.54ns)   --->   "%d_assign_6 = fpext float %input_data_val3 to double" [main.cpp:24]   --->   Operation 471 'fpext' 'd_assign_6' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 472 [1/1] (0.00ns)   --->   "%ireg_V_6 = bitcast double %d_assign_6 to i64" [main.cpp:24]   --->   Operation 472 'bitcast' 'ireg_V_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i64 %ireg_V_6 to i63" [main.cpp:24]   --->   Operation 473 'trunc' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6, i32 63)" [main.cpp:24]   --->   Operation 474 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 475 [1/1] (0.00ns)   --->   "%p_Result_1_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6, i32 52, i32 62)" [main.cpp:24]   --->   Operation 475 'partselect' 'p_Result_1_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i64 %ireg_V_6 to i52" [main.cpp:24]   --->   Operation 476 'trunc' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 477 [1/1] (2.78ns)   --->   "%tmp_9_6 = icmp eq i63 %tmp_92, 0" [main.cpp:24]   --->   Operation 477 'icmp' 'tmp_9_6' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 478 [1/1] (0.00ns)   --->   "%OP1_V_4_cast_48 = sext i32 %tmp_16_4 to i48" [main.cpp:39]   --->   Operation 478 'sext' 'OP1_V_4_cast_48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 479 [1/1] (8.51ns)   --->   "%p_Val2_3_4 = mul i48 %OP1_V_4_cast_48, %OP1_V_4_4_cast" [main.cpp:39]   --->   Operation 479 'mul' 'p_Val2_3_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_23_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_4, i32 16, i32 47)" [main.cpp:39]   --->   Operation 480 'partselect' 'tmp_23_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 481 [1/1] (3.25ns)   --->   "store i32 %tmp_26_3, i32* %dataOut_V_addr_100, align 4" [main.cpp:44]   --->   Operation 481 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_17 : Operation 482 [1/1] (3.25ns)   --->   "store i32 %tmp_29_3, i32* %dataOut_V_addr_132, align 4" [main.cpp:49]   --->   Operation 482 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 18 <SV = 17> <Delay = 8.51>
ST_18 : Operation 483 [1/1] (0.00ns)   --->   "%dataOut_V_addr_4 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 20" [main.cpp:29]   --->   Operation 483 'getelementptr' 'dataOut_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 484 [1/1] (0.00ns)   --->   "%dataOut_V_addr_37 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 21" [main.cpp:34]   --->   Operation 484 'getelementptr' 'dataOut_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_4_6 = zext i11 %p_Result_1_6 to i12" [main.cpp:24]   --->   Operation 485 'zext' 'tmp_4_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_17 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_94)" [main.cpp:24]   --->   Operation 486 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 487 [1/1] (0.00ns)   --->   "%p_Result_10_6 = zext i53 %tmp_17 to i54" [main.cpp:24]   --->   Operation 487 'zext' 'p_Result_10_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 488 [1/1] (3.23ns)   --->   "%man_V_1_6 = sub i54 0, %p_Result_10_6" [main.cpp:24]   --->   Operation 488 'sub' 'man_V_1_6' <Predicate = (tmp_93)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 489 [1/1] (0.94ns)   --->   "%man_V_2_6 = select i1 %tmp_93, i54 %man_V_1_6, i54 %p_Result_10_6" [main.cpp:24]   --->   Operation 489 'select' 'man_V_2_6' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 490 [1/1] (1.54ns)   --->   "%F2_6 = sub i12 1075, %tmp_4_6" [main.cpp:24]   --->   Operation 490 'sub' 'F2_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 491 [1/1] (1.99ns)   --->   "%tmp_1_6 = icmp sgt i12 %F2_6, 16" [main.cpp:24]   --->   Operation 491 'icmp' 'tmp_1_6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 492 [1/1] (1.54ns)   --->   "%tmp_3_6 = add i12 -16, %F2_6" [main.cpp:24]   --->   Operation 492 'add' 'tmp_3_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 493 [1/1] (1.54ns)   --->   "%tmp_5_6 = sub i12 16, %F2_6" [main.cpp:24]   --->   Operation 493 'sub' 'tmp_5_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 494 [1/1] (0.69ns)   --->   "%sh_amt_6 = select i1 %tmp_1_6, i12 %tmp_3_6, i12 %tmp_5_6" [main.cpp:24]   --->   Operation 494 'select' 'sh_amt_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 495 [1/1] (1.99ns)   --->   "%tmp_6_6 = icmp eq i12 %F2_6, 16" [main.cpp:24]   --->   Operation 495 'icmp' 'tmp_6_6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_95 = trunc i54 %man_V_2_6 to i32" [main.cpp:24]   --->   Operation 496 'trunc' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_96 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_6, i32 5, i32 11)" [main.cpp:24]   --->   Operation 497 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 498 [1/1] (1.48ns)   --->   "%icmp6 = icmp eq i7 %tmp_96, 0" [main.cpp:24]   --->   Operation 498 'icmp' 'icmp6' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 499 [2/2] (0.00ns)   --->   "%empty_21 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 499 'read' 'empty_21' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 500 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_4, i32* %dataOut_V_addr_4, align 4" [main.cpp:29]   --->   Operation 500 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_18 : Operation 501 [1/1] (3.25ns)   --->   "store i32 %tmp_16_4, i32* %dataOut_V_addr_37, align 4" [main.cpp:34]   --->   Operation 501 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_18 : Operation 502 [1/1] (0.00ns)   --->   "%OP1_V_4_5_cast = sext i32 %dataIn_V_load_4_5 to i48" [main.cpp:34]   --->   Operation 502 'sext' 'OP1_V_4_5_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 503 [1/1] (8.51ns)   --->   "%p_Val2_2_5 = mul i48 %OP1_V_4_5_cast, %OP1_V_4_5_cast" [main.cpp:34]   --->   Operation 503 'mul' 'p_Val2_2_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_16_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_5, i32 16, i32 47)" [main.cpp:34]   --->   Operation 504 'partselect' 'tmp_16_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 505 [1/1] (0.00ns)   --->   "%OP1_V_1_4_cast = sext i32 %tmp_23_4 to i48" [main.cpp:44]   --->   Operation 505 'sext' 'OP1_V_1_4_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 506 [1/1] (8.51ns)   --->   "%p_Val2_4_4 = mul i48 %OP1_V_1_4_cast, %OP1_V_4_4_cast" [main.cpp:44]   --->   Operation 506 'mul' 'p_Val2_4_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_26_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_4, i32 16, i32 47)" [main.cpp:44]   --->   Operation 507 'partselect' 'tmp_26_4' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 8.51>
ST_19 : Operation 508 [1/1] (0.00ns)   --->   "%dataOut_V_addr_69 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 22" [main.cpp:39]   --->   Operation 508 'getelementptr' 'dataOut_V_addr_69' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 509 [1/1] (0.00ns)   --->   "%dataOut_V_addr_101 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 23" [main.cpp:44]   --->   Operation 509 'getelementptr' 'dataOut_V_addr_101' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 510 [1/1] (0.00ns)   --->   "%sh_amt_6_cast = sext i12 %sh_amt_6 to i32" [main.cpp:24]   --->   Operation 510 'sext' 'sh_amt_6_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 511 [1/1] (1.99ns)   --->   "%tmp_11_6 = icmp ult i12 %sh_amt_6, 54" [main.cpp:24]   --->   Operation 511 'icmp' 'tmp_11_6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp81)   --->   "%tmp_17_6 = zext i32 %sh_amt_6_cast to i54" [main.cpp:24]   --->   Operation 512 'zext' 'tmp_17_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp81)   --->   "%tmp_18_6 = ashr i54 %man_V_2_6, %tmp_17_6" [main.cpp:24]   --->   Operation 513 'ashr' 'tmp_18_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp81)   --->   "%tmp_97 = trunc i54 %tmp_18_6 to i32" [main.cpp:24]   --->   Operation 514 'trunc' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp79)   --->   "%storemerge_6 = select i1 %tmp_93, i32 -1, i32 0" [main.cpp:24]   --->   Operation 515 'select' 'storemerge_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp79)   --->   "%sel_tmp72 = xor i1 %tmp_9_6, true" [main.cpp:24]   --->   Operation 516 'xor' 'sel_tmp72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp79)   --->   "%sel_tmp73 = and i1 %tmp_6_6, %sel_tmp72" [main.cpp:24]   --->   Operation 517 'and' 'sel_tmp73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp79)   --->   "%sel_tmp74 = select i1 %sel_tmp73, i32 %tmp_95, i32 0" [main.cpp:24]   --->   Operation 518 'select' 'sel_tmp74' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 519 [1/1] (0.97ns)   --->   "%sel_tmp150_demorgan = or i1 %tmp_9_6, %tmp_6_6" [main.cpp:24]   --->   Operation 519 'or' 'sel_tmp150_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp76)   --->   "%sel_tmp75 = xor i1 %sel_tmp150_demorgan, true" [main.cpp:24]   --->   Operation 520 'xor' 'sel_tmp75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 521 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp76 = and i1 %tmp_1_6, %sel_tmp75" [main.cpp:24]   --->   Operation 521 'and' 'sel_tmp76' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp79)   --->   "%sel_tmp77 = xor i1 %tmp_11_6, true" [main.cpp:24]   --->   Operation 522 'xor' 'sel_tmp77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp79)   --->   "%sel_tmp78 = and i1 %sel_tmp76, %sel_tmp77" [main.cpp:24]   --->   Operation 523 'and' 'sel_tmp78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 524 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp79 = select i1 %sel_tmp78, i32 %storemerge_6, i32 %sel_tmp74" [main.cpp:24]   --->   Operation 524 'select' 'sel_tmp79' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp81)   --->   "%sel_tmp80 = and i1 %sel_tmp76, %tmp_11_6" [main.cpp:24]   --->   Operation 525 'and' 'sel_tmp80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 526 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp81 = select i1 %sel_tmp80, i32 %tmp_97, i32 %sel_tmp79" [main.cpp:24]   --->   Operation 526 'select' 'sel_tmp81' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp83)   --->   "%sel_tmp165_demorgan = or i1 %sel_tmp150_demorgan, %tmp_1_6" [main.cpp:24]   --->   Operation 527 'or' 'sel_tmp165_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp83)   --->   "%sel_tmp82 = xor i1 %sel_tmp165_demorgan, true" [main.cpp:24]   --->   Operation 528 'xor' 'sel_tmp82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 529 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp83 = and i1 %icmp6, %sel_tmp82" [main.cpp:24]   --->   Operation 529 'and' 'sel_tmp83' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 530 [1/2] (0.00ns)   --->   "%empty_21 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 530 'read' 'empty_21' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 531 [1/1] (0.00ns)   --->   "%input_data_val5 = extractvalue { float, i1 } %empty_21, 0"   --->   Operation 531 'extractvalue' 'input_data_val5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 532 [1/1] (5.54ns)   --->   "%d_assign_7 = fpext float %input_data_val5 to double" [main.cpp:24]   --->   Operation 532 'fpext' 'd_assign_7' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 533 [1/1] (0.00ns)   --->   "%ireg_V_7 = bitcast double %d_assign_7 to i64" [main.cpp:24]   --->   Operation 533 'bitcast' 'ireg_V_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_98 = trunc i64 %ireg_V_7 to i63" [main.cpp:24]   --->   Operation 534 'trunc' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7, i32 63)" [main.cpp:24]   --->   Operation 535 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 536 [1/1] (0.00ns)   --->   "%p_Result_1_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7, i32 52, i32 62)" [main.cpp:24]   --->   Operation 536 'partselect' 'p_Result_1_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i64 %ireg_V_7 to i52" [main.cpp:24]   --->   Operation 537 'trunc' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 538 [1/1] (2.78ns)   --->   "%tmp_9_7 = icmp eq i63 %tmp_98, 0" [main.cpp:24]   --->   Operation 538 'icmp' 'tmp_9_7' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 539 [1/1] (3.25ns)   --->   "store i32 %tmp_23_4, i32* %dataOut_V_addr_69, align 4" [main.cpp:39]   --->   Operation 539 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_19 : Operation 540 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i32 %tmp_16_5 to i48" [main.cpp:39]   --->   Operation 540 'sext' 'OP1_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 541 [1/1] (8.51ns)   --->   "%p_Val2_3_5 = mul i48 %OP1_V_5_cast, %OP1_V_4_5_cast" [main.cpp:39]   --->   Operation 541 'mul' 'p_Val2_3_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_23_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_5, i32 16, i32 47)" [main.cpp:39]   --->   Operation 542 'partselect' 'tmp_23_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 543 [1/1] (3.25ns)   --->   "store i32 %tmp_26_4, i32* %dataOut_V_addr_101, align 4" [main.cpp:44]   --->   Operation 543 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_19 : Operation 544 [1/1] (0.00ns)   --->   "%OP1_V_2_4_cast = sext i32 %tmp_26_4 to i48" [main.cpp:49]   --->   Operation 544 'sext' 'OP1_V_2_4_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 545 [1/1] (8.51ns)   --->   "%p_Val2_5_4 = mul i48 %OP1_V_2_4_cast, %OP1_V_4_4_cast" [main.cpp:49]   --->   Operation 545 'mul' 'p_Val2_5_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_29_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_4, i32 16, i32 47)" [main.cpp:49]   --->   Operation 546 'partselect' 'tmp_29_4' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.51>
ST_20 : Operation 547 [1/1] (0.00ns)   --->   "%dataOut_V_addr_5 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 25" [main.cpp:29]   --->   Operation 547 'getelementptr' 'dataOut_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 548 [1/1] (0.00ns)   --->   "%dataOut_V_addr_133 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 24" [main.cpp:49]   --->   Operation 548 'getelementptr' 'dataOut_V_addr_133' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_6)   --->   "%tmp_20_6 = shl i32 %tmp_95, %sh_amt_6_cast" [main.cpp:24]   --->   Operation 549 'shl' 'tmp_20_6' <Predicate = (sel_tmp83)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 550 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_6 = select i1 %sel_tmp83, i32 %tmp_20_6, i32 %sel_tmp81" [main.cpp:24]   --->   Operation 550 'select' 'dataIn_V_load_4_6' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_4_7 = zext i11 %p_Result_1_7 to i12" [main.cpp:24]   --->   Operation 551 'zext' 'tmp_4_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_18 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_100)" [main.cpp:24]   --->   Operation 552 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 553 [1/1] (0.00ns)   --->   "%p_Result_10_7 = zext i53 %tmp_18 to i54" [main.cpp:24]   --->   Operation 553 'zext' 'p_Result_10_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 554 [1/1] (3.23ns)   --->   "%man_V_1_7 = sub i54 0, %p_Result_10_7" [main.cpp:24]   --->   Operation 554 'sub' 'man_V_1_7' <Predicate = (tmp_99)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 555 [1/1] (0.94ns)   --->   "%man_V_2_7 = select i1 %tmp_99, i54 %man_V_1_7, i54 %p_Result_10_7" [main.cpp:24]   --->   Operation 555 'select' 'man_V_2_7' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 556 [1/1] (1.54ns)   --->   "%F2_7 = sub i12 1075, %tmp_4_7" [main.cpp:24]   --->   Operation 556 'sub' 'F2_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 557 [1/1] (1.99ns)   --->   "%tmp_1_7 = icmp sgt i12 %F2_7, 16" [main.cpp:24]   --->   Operation 557 'icmp' 'tmp_1_7' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 558 [1/1] (1.54ns)   --->   "%tmp_3_7 = add i12 -16, %F2_7" [main.cpp:24]   --->   Operation 558 'add' 'tmp_3_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 559 [1/1] (1.54ns)   --->   "%tmp_5_7 = sub i12 16, %F2_7" [main.cpp:24]   --->   Operation 559 'sub' 'tmp_5_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 560 [1/1] (0.69ns)   --->   "%sh_amt_7 = select i1 %tmp_1_7, i12 %tmp_3_7, i12 %tmp_5_7" [main.cpp:24]   --->   Operation 560 'select' 'sh_amt_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 561 [1/1] (1.99ns)   --->   "%tmp_6_7 = icmp eq i12 %F2_7, 16" [main.cpp:24]   --->   Operation 561 'icmp' 'tmp_6_7' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i54 %man_V_2_7 to i32" [main.cpp:24]   --->   Operation 562 'trunc' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_102 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_7, i32 5, i32 11)" [main.cpp:24]   --->   Operation 563 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 564 [1/1] (1.48ns)   --->   "%icmp7 = icmp eq i7 %tmp_102, 0" [main.cpp:24]   --->   Operation 564 'icmp' 'icmp7' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 565 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_5, i32* %dataOut_V_addr_5, align 4" [main.cpp:29]   --->   Operation 565 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_20 : Operation 566 [1/1] (0.00ns)   --->   "%OP1_V_1_5_cast = sext i32 %tmp_23_5 to i48" [main.cpp:44]   --->   Operation 566 'sext' 'OP1_V_1_5_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 567 [1/1] (8.51ns)   --->   "%p_Val2_4_5 = mul i48 %OP1_V_1_5_cast, %OP1_V_4_5_cast" [main.cpp:44]   --->   Operation 567 'mul' 'p_Val2_4_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_26_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_5, i32 16, i32 47)" [main.cpp:44]   --->   Operation 568 'partselect' 'tmp_26_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 569 [1/1] (3.25ns)   --->   "store i32 %tmp_29_4, i32* %dataOut_V_addr_133, align 4" [main.cpp:49]   --->   Operation 569 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 21 <SV = 20> <Delay = 8.51>
ST_21 : Operation 570 [1/1] (0.00ns)   --->   "%dataOut_V_addr_38 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 26" [main.cpp:34]   --->   Operation 570 'getelementptr' 'dataOut_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 571 [1/1] (0.00ns)   --->   "%dataOut_V_addr_70 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 27" [main.cpp:39]   --->   Operation 571 'getelementptr' 'dataOut_V_addr_70' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 572 [1/1] (0.00ns)   --->   "%sh_amt_7_cast = sext i12 %sh_amt_7 to i32" [main.cpp:24]   --->   Operation 572 'sext' 'sh_amt_7_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 573 [1/1] (1.99ns)   --->   "%tmp_11_7 = icmp ult i12 %sh_amt_7, 54" [main.cpp:24]   --->   Operation 573 'icmp' 'tmp_11_7' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp93)   --->   "%tmp_17_7 = zext i32 %sh_amt_7_cast to i54" [main.cpp:24]   --->   Operation 574 'zext' 'tmp_17_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp93)   --->   "%tmp_18_7 = ashr i54 %man_V_2_7, %tmp_17_7" [main.cpp:24]   --->   Operation 575 'ashr' 'tmp_18_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp93)   --->   "%tmp_103 = trunc i54 %tmp_18_7 to i32" [main.cpp:24]   --->   Operation 576 'trunc' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp91)   --->   "%storemerge_7 = select i1 %tmp_99, i32 -1, i32 0" [main.cpp:24]   --->   Operation 577 'select' 'storemerge_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp91)   --->   "%sel_tmp84 = xor i1 %tmp_9_7, true" [main.cpp:24]   --->   Operation 578 'xor' 'sel_tmp84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp91)   --->   "%sel_tmp85 = and i1 %tmp_6_7, %sel_tmp84" [main.cpp:24]   --->   Operation 579 'and' 'sel_tmp85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp91)   --->   "%sel_tmp86 = select i1 %sel_tmp85, i32 %tmp_101, i32 0" [main.cpp:24]   --->   Operation 580 'select' 'sel_tmp86' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 581 [1/1] (0.97ns)   --->   "%sel_tmp174_demorgan = or i1 %tmp_9_7, %tmp_6_7" [main.cpp:24]   --->   Operation 581 'or' 'sel_tmp174_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp88)   --->   "%sel_tmp87 = xor i1 %sel_tmp174_demorgan, true" [main.cpp:24]   --->   Operation 582 'xor' 'sel_tmp87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 583 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp88 = and i1 %tmp_1_7, %sel_tmp87" [main.cpp:24]   --->   Operation 583 'and' 'sel_tmp88' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp91)   --->   "%sel_tmp89 = xor i1 %tmp_11_7, true" [main.cpp:24]   --->   Operation 584 'xor' 'sel_tmp89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp91)   --->   "%sel_tmp90 = and i1 %sel_tmp88, %sel_tmp89" [main.cpp:24]   --->   Operation 585 'and' 'sel_tmp90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 586 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp91 = select i1 %sel_tmp90, i32 %storemerge_7, i32 %sel_tmp86" [main.cpp:24]   --->   Operation 586 'select' 'sel_tmp91' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp93)   --->   "%sel_tmp92 = and i1 %sel_tmp88, %tmp_11_7" [main.cpp:24]   --->   Operation 587 'and' 'sel_tmp92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 588 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp93 = select i1 %sel_tmp92, i32 %tmp_103, i32 %sel_tmp91" [main.cpp:24]   --->   Operation 588 'select' 'sel_tmp93' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp95)   --->   "%sel_tmp189_demorgan = or i1 %sel_tmp174_demorgan, %tmp_1_7" [main.cpp:24]   --->   Operation 589 'or' 'sel_tmp189_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp95)   --->   "%sel_tmp94 = xor i1 %sel_tmp189_demorgan, true" [main.cpp:24]   --->   Operation 590 'xor' 'sel_tmp94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 591 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp95 = and i1 %icmp7, %sel_tmp94" [main.cpp:24]   --->   Operation 591 'and' 'sel_tmp95' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 592 [2/2] (0.00ns)   --->   "%empty_22 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 592 'read' 'empty_22' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 593 [1/1] (3.25ns)   --->   "store i32 %tmp_16_5, i32* %dataOut_V_addr_38, align 4" [main.cpp:34]   --->   Operation 593 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_21 : Operation 594 [1/1] (0.00ns)   --->   "%OP1_V_4_6_cast = sext i32 %dataIn_V_load_4_6 to i48" [main.cpp:34]   --->   Operation 594 'sext' 'OP1_V_4_6_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 595 [1/1] (8.51ns)   --->   "%p_Val2_2_6 = mul i48 %OP1_V_4_6_cast, %OP1_V_4_6_cast" [main.cpp:34]   --->   Operation 595 'mul' 'p_Val2_2_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_16_6 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_6, i32 16, i32 47)" [main.cpp:34]   --->   Operation 596 'partselect' 'tmp_16_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 597 [1/1] (3.25ns)   --->   "store i32 %tmp_23_5, i32* %dataOut_V_addr_70, align 4" [main.cpp:39]   --->   Operation 597 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_21 : Operation 598 [1/1] (0.00ns)   --->   "%OP1_V_2_5_cast = sext i32 %tmp_26_5 to i48" [main.cpp:49]   --->   Operation 598 'sext' 'OP1_V_2_5_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 599 [1/1] (8.51ns)   --->   "%p_Val2_5_5 = mul i48 %OP1_V_2_5_cast, %OP1_V_4_5_cast" [main.cpp:49]   --->   Operation 599 'mul' 'p_Val2_5_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_29_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_5, i32 16, i32 47)" [main.cpp:49]   --->   Operation 600 'partselect' 'tmp_29_5' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 8.51>
ST_22 : Operation 601 [1/1] (0.00ns)   --->   "%dataOut_V_addr_102 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 28" [main.cpp:44]   --->   Operation 601 'getelementptr' 'dataOut_V_addr_102' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 602 [1/1] (0.00ns)   --->   "%dataOut_V_addr_134 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 29" [main.cpp:49]   --->   Operation 602 'getelementptr' 'dataOut_V_addr_134' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_7)   --->   "%tmp_20_7 = shl i32 %tmp_101, %sh_amt_7_cast" [main.cpp:24]   --->   Operation 603 'shl' 'tmp_20_7' <Predicate = (sel_tmp95)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 604 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_7 = select i1 %sel_tmp95, i32 %tmp_20_7, i32 %sel_tmp93" [main.cpp:24]   --->   Operation 604 'select' 'dataIn_V_load_4_7' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 605 [1/2] (0.00ns)   --->   "%empty_22 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 605 'read' 'empty_22' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 606 [1/1] (0.00ns)   --->   "%input_data_val7 = extractvalue { float, i1 } %empty_22, 0"   --->   Operation 606 'extractvalue' 'input_data_val7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 607 [1/1] (5.54ns)   --->   "%d_assign_8 = fpext float %input_data_val7 to double" [main.cpp:24]   --->   Operation 607 'fpext' 'd_assign_8' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 608 [1/1] (0.00ns)   --->   "%ireg_V_8 = bitcast double %d_assign_8 to i64" [main.cpp:24]   --->   Operation 608 'bitcast' 'ireg_V_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_104 = trunc i64 %ireg_V_8 to i63" [main.cpp:24]   --->   Operation 609 'trunc' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_8, i32 63)" [main.cpp:24]   --->   Operation 610 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 611 [1/1] (0.00ns)   --->   "%p_Result_1_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_8, i32 52, i32 62)" [main.cpp:24]   --->   Operation 611 'partselect' 'p_Result_1_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i64 %ireg_V_8 to i52" [main.cpp:24]   --->   Operation 612 'trunc' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 613 [1/1] (2.78ns)   --->   "%tmp_9_8 = icmp eq i63 %tmp_104, 0" [main.cpp:24]   --->   Operation 613 'icmp' 'tmp_9_8' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 614 [1/1] (0.00ns)   --->   "%OP1_V_6_cast = sext i32 %tmp_16_6 to i48" [main.cpp:39]   --->   Operation 614 'sext' 'OP1_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 615 [1/1] (8.51ns)   --->   "%p_Val2_3_6 = mul i48 %OP1_V_6_cast, %OP1_V_4_6_cast" [main.cpp:39]   --->   Operation 615 'mul' 'p_Val2_3_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_23_6 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_6, i32 16, i32 47)" [main.cpp:39]   --->   Operation 616 'partselect' 'tmp_23_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 617 [1/1] (3.25ns)   --->   "store i32 %tmp_26_5, i32* %dataOut_V_addr_102, align 4" [main.cpp:44]   --->   Operation 617 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_22 : Operation 618 [1/1] (3.25ns)   --->   "store i32 %tmp_29_5, i32* %dataOut_V_addr_134, align 4" [main.cpp:49]   --->   Operation 618 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 23 <SV = 22> <Delay = 8.51>
ST_23 : Operation 619 [1/1] (0.00ns)   --->   "%dataOut_V_addr_6 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 30" [main.cpp:29]   --->   Operation 619 'getelementptr' 'dataOut_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 620 [1/1] (0.00ns)   --->   "%dataOut_V_addr_39 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 31" [main.cpp:34]   --->   Operation 620 'getelementptr' 'dataOut_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_4_8 = zext i11 %p_Result_1_8 to i12" [main.cpp:24]   --->   Operation 621 'zext' 'tmp_4_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_19 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_106)" [main.cpp:24]   --->   Operation 622 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 623 [1/1] (0.00ns)   --->   "%p_Result_10_8 = zext i53 %tmp_19 to i54" [main.cpp:24]   --->   Operation 623 'zext' 'p_Result_10_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 624 [1/1] (3.23ns)   --->   "%man_V_1_8 = sub i54 0, %p_Result_10_8" [main.cpp:24]   --->   Operation 624 'sub' 'man_V_1_8' <Predicate = (tmp_105)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 625 [1/1] (0.94ns)   --->   "%man_V_2_8 = select i1 %tmp_105, i54 %man_V_1_8, i54 %p_Result_10_8" [main.cpp:24]   --->   Operation 625 'select' 'man_V_2_8' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 626 [1/1] (1.54ns)   --->   "%F2_8 = sub i12 1075, %tmp_4_8" [main.cpp:24]   --->   Operation 626 'sub' 'F2_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 627 [1/1] (1.99ns)   --->   "%tmp_1_8 = icmp sgt i12 %F2_8, 16" [main.cpp:24]   --->   Operation 627 'icmp' 'tmp_1_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 628 [1/1] (1.54ns)   --->   "%tmp_3_8 = add i12 -16, %F2_8" [main.cpp:24]   --->   Operation 628 'add' 'tmp_3_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 629 [1/1] (1.54ns)   --->   "%tmp_5_8 = sub i12 16, %F2_8" [main.cpp:24]   --->   Operation 629 'sub' 'tmp_5_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 630 [1/1] (0.69ns)   --->   "%sh_amt_8 = select i1 %tmp_1_8, i12 %tmp_3_8, i12 %tmp_5_8" [main.cpp:24]   --->   Operation 630 'select' 'sh_amt_8' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 631 [1/1] (1.99ns)   --->   "%tmp_6_8 = icmp eq i12 %F2_8, 16" [main.cpp:24]   --->   Operation 631 'icmp' 'tmp_6_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_107 = trunc i54 %man_V_2_8 to i32" [main.cpp:24]   --->   Operation 632 'trunc' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_108 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_8, i32 5, i32 11)" [main.cpp:24]   --->   Operation 633 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 634 [1/1] (1.48ns)   --->   "%icmp8 = icmp eq i7 %tmp_108, 0" [main.cpp:24]   --->   Operation 634 'icmp' 'icmp8' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 635 [2/2] (0.00ns)   --->   "%empty_23 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 635 'read' 'empty_23' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 636 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_6, i32* %dataOut_V_addr_6, align 4" [main.cpp:29]   --->   Operation 636 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_23 : Operation 637 [1/1] (3.25ns)   --->   "store i32 %tmp_16_6, i32* %dataOut_V_addr_39, align 4" [main.cpp:34]   --->   Operation 637 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_23 : Operation 638 [1/1] (0.00ns)   --->   "%OP1_V_4_7_cast = sext i32 %dataIn_V_load_4_7 to i48" [main.cpp:34]   --->   Operation 638 'sext' 'OP1_V_4_7_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 639 [1/1] (8.51ns)   --->   "%p_Val2_2_7 = mul i48 %OP1_V_4_7_cast, %OP1_V_4_7_cast" [main.cpp:34]   --->   Operation 639 'mul' 'p_Val2_2_7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_16_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_7, i32 16, i32 47)" [main.cpp:34]   --->   Operation 640 'partselect' 'tmp_16_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 641 [1/1] (0.00ns)   --->   "%OP1_V_1_6_cast = sext i32 %tmp_23_6 to i48" [main.cpp:44]   --->   Operation 641 'sext' 'OP1_V_1_6_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 642 [1/1] (8.51ns)   --->   "%p_Val2_4_6 = mul i48 %OP1_V_1_6_cast, %OP1_V_4_6_cast" [main.cpp:44]   --->   Operation 642 'mul' 'p_Val2_4_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_26_6 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_6, i32 16, i32 47)" [main.cpp:44]   --->   Operation 643 'partselect' 'tmp_26_6' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 8.51>
ST_24 : Operation 644 [1/1] (0.00ns)   --->   "%dataOut_V_addr_71 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 32" [main.cpp:39]   --->   Operation 644 'getelementptr' 'dataOut_V_addr_71' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 645 [1/1] (0.00ns)   --->   "%dataOut_V_addr_103 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 33" [main.cpp:44]   --->   Operation 645 'getelementptr' 'dataOut_V_addr_103' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 646 [1/1] (0.00ns)   --->   "%sh_amt_8_cast = sext i12 %sh_amt_8 to i32" [main.cpp:24]   --->   Operation 646 'sext' 'sh_amt_8_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 647 [1/1] (1.99ns)   --->   "%tmp_11_8 = icmp ult i12 %sh_amt_8, 54" [main.cpp:24]   --->   Operation 647 'icmp' 'tmp_11_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp105)   --->   "%tmp_17_8 = zext i32 %sh_amt_8_cast to i54" [main.cpp:24]   --->   Operation 648 'zext' 'tmp_17_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp105)   --->   "%tmp_18_8 = ashr i54 %man_V_2_8, %tmp_17_8" [main.cpp:24]   --->   Operation 649 'ashr' 'tmp_18_8' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp105)   --->   "%tmp_109 = trunc i54 %tmp_18_8 to i32" [main.cpp:24]   --->   Operation 650 'trunc' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp103)   --->   "%storemerge_8 = select i1 %tmp_105, i32 -1, i32 0" [main.cpp:24]   --->   Operation 651 'select' 'storemerge_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp103)   --->   "%sel_tmp96 = xor i1 %tmp_9_8, true" [main.cpp:24]   --->   Operation 652 'xor' 'sel_tmp96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp103)   --->   "%sel_tmp97 = and i1 %tmp_6_8, %sel_tmp96" [main.cpp:24]   --->   Operation 653 'and' 'sel_tmp97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp103)   --->   "%sel_tmp98 = select i1 %sel_tmp97, i32 %tmp_107, i32 0" [main.cpp:24]   --->   Operation 654 'select' 'sel_tmp98' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 655 [1/1] (0.97ns)   --->   "%sel_tmp198_demorgan = or i1 %tmp_9_8, %tmp_6_8" [main.cpp:24]   --->   Operation 655 'or' 'sel_tmp198_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp100)   --->   "%sel_tmp99 = xor i1 %sel_tmp198_demorgan, true" [main.cpp:24]   --->   Operation 656 'xor' 'sel_tmp99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 657 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp100 = and i1 %tmp_1_8, %sel_tmp99" [main.cpp:24]   --->   Operation 657 'and' 'sel_tmp100' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp103)   --->   "%sel_tmp101 = xor i1 %tmp_11_8, true" [main.cpp:24]   --->   Operation 658 'xor' 'sel_tmp101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp103)   --->   "%sel_tmp102 = and i1 %sel_tmp100, %sel_tmp101" [main.cpp:24]   --->   Operation 659 'and' 'sel_tmp102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 660 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp103 = select i1 %sel_tmp102, i32 %storemerge_8, i32 %sel_tmp98" [main.cpp:24]   --->   Operation 660 'select' 'sel_tmp103' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp105)   --->   "%sel_tmp104 = and i1 %sel_tmp100, %tmp_11_8" [main.cpp:24]   --->   Operation 661 'and' 'sel_tmp104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 662 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp105 = select i1 %sel_tmp104, i32 %tmp_109, i32 %sel_tmp103" [main.cpp:24]   --->   Operation 662 'select' 'sel_tmp105' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp107)   --->   "%sel_tmp213_demorgan = or i1 %sel_tmp198_demorgan, %tmp_1_8" [main.cpp:24]   --->   Operation 663 'or' 'sel_tmp213_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp107)   --->   "%sel_tmp106 = xor i1 %sel_tmp213_demorgan, true" [main.cpp:24]   --->   Operation 664 'xor' 'sel_tmp106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 665 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp107 = and i1 %icmp8, %sel_tmp106" [main.cpp:24]   --->   Operation 665 'and' 'sel_tmp107' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 666 [1/2] (0.00ns)   --->   "%empty_23 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 666 'read' 'empty_23' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 667 [1/1] (0.00ns)   --->   "%input_data_val9 = extractvalue { float, i1 } %empty_23, 0"   --->   Operation 667 'extractvalue' 'input_data_val9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 668 [1/1] (5.54ns)   --->   "%d_assign_9 = fpext float %input_data_val9 to double" [main.cpp:24]   --->   Operation 668 'fpext' 'd_assign_9' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 669 [1/1] (0.00ns)   --->   "%ireg_V_9 = bitcast double %d_assign_9 to i64" [main.cpp:24]   --->   Operation 669 'bitcast' 'ireg_V_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_110 = trunc i64 %ireg_V_9 to i63" [main.cpp:24]   --->   Operation 670 'trunc' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_9, i32 63)" [main.cpp:24]   --->   Operation 671 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 672 [1/1] (0.00ns)   --->   "%p_Result_1_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_9, i32 52, i32 62)" [main.cpp:24]   --->   Operation 672 'partselect' 'p_Result_1_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_112 = trunc i64 %ireg_V_9 to i52" [main.cpp:24]   --->   Operation 673 'trunc' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 674 [1/1] (2.78ns)   --->   "%tmp_9_9 = icmp eq i63 %tmp_110, 0" [main.cpp:24]   --->   Operation 674 'icmp' 'tmp_9_9' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 675 [1/1] (3.25ns)   --->   "store i32 %tmp_23_6, i32* %dataOut_V_addr_71, align 4" [main.cpp:39]   --->   Operation 675 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_24 : Operation 676 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i32 %tmp_16_7 to i48" [main.cpp:39]   --->   Operation 676 'sext' 'OP1_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 677 [1/1] (8.51ns)   --->   "%p_Val2_3_7 = mul i48 %OP1_V_7_cast, %OP1_V_4_7_cast" [main.cpp:39]   --->   Operation 677 'mul' 'p_Val2_3_7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_23_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_7, i32 16, i32 47)" [main.cpp:39]   --->   Operation 678 'partselect' 'tmp_23_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 679 [1/1] (3.25ns)   --->   "store i32 %tmp_26_6, i32* %dataOut_V_addr_103, align 4" [main.cpp:44]   --->   Operation 679 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_24 : Operation 680 [1/1] (0.00ns)   --->   "%OP1_V_2_6_cast = sext i32 %tmp_26_6 to i48" [main.cpp:49]   --->   Operation 680 'sext' 'OP1_V_2_6_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 681 [1/1] (8.51ns)   --->   "%p_Val2_5_6 = mul i48 %OP1_V_2_6_cast, %OP1_V_4_6_cast" [main.cpp:49]   --->   Operation 681 'mul' 'p_Val2_5_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_29_6 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_6, i32 16, i32 47)" [main.cpp:49]   --->   Operation 682 'partselect' 'tmp_29_6' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 8.51>
ST_25 : Operation 683 [1/1] (0.00ns)   --->   "%dataOut_V_addr_7 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 35" [main.cpp:29]   --->   Operation 683 'getelementptr' 'dataOut_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 684 [1/1] (0.00ns)   --->   "%dataOut_V_addr_135 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 34" [main.cpp:49]   --->   Operation 684 'getelementptr' 'dataOut_V_addr_135' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_8)   --->   "%tmp_20_8 = shl i32 %tmp_107, %sh_amt_8_cast" [main.cpp:24]   --->   Operation 685 'shl' 'tmp_20_8' <Predicate = (sel_tmp107)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 686 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_8 = select i1 %sel_tmp107, i32 %tmp_20_8, i32 %sel_tmp105" [main.cpp:24]   --->   Operation 686 'select' 'dataIn_V_load_4_8' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_4_9 = zext i11 %p_Result_1_9 to i12" [main.cpp:24]   --->   Operation 687 'zext' 'tmp_4_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_20 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_112)" [main.cpp:24]   --->   Operation 688 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 689 [1/1] (0.00ns)   --->   "%p_Result_10_9 = zext i53 %tmp_20 to i54" [main.cpp:24]   --->   Operation 689 'zext' 'p_Result_10_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 690 [1/1] (3.23ns)   --->   "%man_V_1_9 = sub i54 0, %p_Result_10_9" [main.cpp:24]   --->   Operation 690 'sub' 'man_V_1_9' <Predicate = (tmp_111)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 691 [1/1] (0.94ns)   --->   "%man_V_2_9 = select i1 %tmp_111, i54 %man_V_1_9, i54 %p_Result_10_9" [main.cpp:24]   --->   Operation 691 'select' 'man_V_2_9' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 692 [1/1] (1.54ns)   --->   "%F2_9 = sub i12 1075, %tmp_4_9" [main.cpp:24]   --->   Operation 692 'sub' 'F2_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 693 [1/1] (1.99ns)   --->   "%tmp_1_9 = icmp sgt i12 %F2_9, 16" [main.cpp:24]   --->   Operation 693 'icmp' 'tmp_1_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 694 [1/1] (1.54ns)   --->   "%tmp_3_9 = add i12 -16, %F2_9" [main.cpp:24]   --->   Operation 694 'add' 'tmp_3_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 695 [1/1] (1.54ns)   --->   "%tmp_5_9 = sub i12 16, %F2_9" [main.cpp:24]   --->   Operation 695 'sub' 'tmp_5_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 696 [1/1] (0.69ns)   --->   "%sh_amt_9 = select i1 %tmp_1_9, i12 %tmp_3_9, i12 %tmp_5_9" [main.cpp:24]   --->   Operation 696 'select' 'sh_amt_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 697 [1/1] (1.99ns)   --->   "%tmp_6_9 = icmp eq i12 %F2_9, 16" [main.cpp:24]   --->   Operation 697 'icmp' 'tmp_6_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_113 = trunc i54 %man_V_2_9 to i32" [main.cpp:24]   --->   Operation 698 'trunc' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_114 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_9, i32 5, i32 11)" [main.cpp:24]   --->   Operation 699 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 700 [1/1] (1.48ns)   --->   "%icmp9 = icmp eq i7 %tmp_114, 0" [main.cpp:24]   --->   Operation 700 'icmp' 'icmp9' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 701 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_7, i32* %dataOut_V_addr_7, align 4" [main.cpp:29]   --->   Operation 701 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_25 : Operation 702 [1/1] (0.00ns)   --->   "%OP1_V_1_7_cast = sext i32 %tmp_23_7 to i48" [main.cpp:44]   --->   Operation 702 'sext' 'OP1_V_1_7_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 703 [1/1] (8.51ns)   --->   "%p_Val2_4_7 = mul i48 %OP1_V_1_7_cast, %OP1_V_4_7_cast" [main.cpp:44]   --->   Operation 703 'mul' 'p_Val2_4_7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_26_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_7, i32 16, i32 47)" [main.cpp:44]   --->   Operation 704 'partselect' 'tmp_26_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 705 [1/1] (3.25ns)   --->   "store i32 %tmp_29_6, i32* %dataOut_V_addr_135, align 4" [main.cpp:49]   --->   Operation 705 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 26 <SV = 25> <Delay = 8.51>
ST_26 : Operation 706 [1/1] (0.00ns)   --->   "%dataOut_V_addr_40 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 36" [main.cpp:34]   --->   Operation 706 'getelementptr' 'dataOut_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 707 [1/1] (0.00ns)   --->   "%dataOut_V_addr_72 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 37" [main.cpp:39]   --->   Operation 707 'getelementptr' 'dataOut_V_addr_72' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 708 [1/1] (0.00ns)   --->   "%sh_amt_9_cast = sext i12 %sh_amt_9 to i32" [main.cpp:24]   --->   Operation 708 'sext' 'sh_amt_9_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 709 [1/1] (1.99ns)   --->   "%tmp_11_9 = icmp ult i12 %sh_amt_9, 54" [main.cpp:24]   --->   Operation 709 'icmp' 'tmp_11_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp117)   --->   "%tmp_17_9 = zext i32 %sh_amt_9_cast to i54" [main.cpp:24]   --->   Operation 710 'zext' 'tmp_17_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp117)   --->   "%tmp_18_9 = ashr i54 %man_V_2_9, %tmp_17_9" [main.cpp:24]   --->   Operation 711 'ashr' 'tmp_18_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp117)   --->   "%tmp_115 = trunc i54 %tmp_18_9 to i32" [main.cpp:24]   --->   Operation 712 'trunc' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp115)   --->   "%storemerge_9 = select i1 %tmp_111, i32 -1, i32 0" [main.cpp:24]   --->   Operation 713 'select' 'storemerge_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp115)   --->   "%sel_tmp108 = xor i1 %tmp_9_9, true" [main.cpp:24]   --->   Operation 714 'xor' 'sel_tmp108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp115)   --->   "%sel_tmp109 = and i1 %tmp_6_9, %sel_tmp108" [main.cpp:24]   --->   Operation 715 'and' 'sel_tmp109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp115)   --->   "%sel_tmp110 = select i1 %sel_tmp109, i32 %tmp_113, i32 0" [main.cpp:24]   --->   Operation 716 'select' 'sel_tmp110' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 717 [1/1] (0.97ns)   --->   "%sel_tmp222_demorgan = or i1 %tmp_9_9, %tmp_6_9" [main.cpp:24]   --->   Operation 717 'or' 'sel_tmp222_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp112)   --->   "%sel_tmp111 = xor i1 %sel_tmp222_demorgan, true" [main.cpp:24]   --->   Operation 718 'xor' 'sel_tmp111' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 719 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp112 = and i1 %tmp_1_9, %sel_tmp111" [main.cpp:24]   --->   Operation 719 'and' 'sel_tmp112' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp115)   --->   "%sel_tmp113 = xor i1 %tmp_11_9, true" [main.cpp:24]   --->   Operation 720 'xor' 'sel_tmp113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp115)   --->   "%sel_tmp114 = and i1 %sel_tmp112, %sel_tmp113" [main.cpp:24]   --->   Operation 721 'and' 'sel_tmp114' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 722 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp115 = select i1 %sel_tmp114, i32 %storemerge_9, i32 %sel_tmp110" [main.cpp:24]   --->   Operation 722 'select' 'sel_tmp115' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp117)   --->   "%sel_tmp116 = and i1 %sel_tmp112, %tmp_11_9" [main.cpp:24]   --->   Operation 723 'and' 'sel_tmp116' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 724 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp117 = select i1 %sel_tmp116, i32 %tmp_115, i32 %sel_tmp115" [main.cpp:24]   --->   Operation 724 'select' 'sel_tmp117' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp119)   --->   "%sel_tmp237_demorgan = or i1 %sel_tmp222_demorgan, %tmp_1_9" [main.cpp:24]   --->   Operation 725 'or' 'sel_tmp237_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp119)   --->   "%sel_tmp118 = xor i1 %sel_tmp237_demorgan, true" [main.cpp:24]   --->   Operation 726 'xor' 'sel_tmp118' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 727 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp119 = and i1 %icmp9, %sel_tmp118" [main.cpp:24]   --->   Operation 727 'and' 'sel_tmp119' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 728 [2/2] (0.00ns)   --->   "%empty_24 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 728 'read' 'empty_24' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 729 [1/1] (3.25ns)   --->   "store i32 %tmp_16_7, i32* %dataOut_V_addr_40, align 4" [main.cpp:34]   --->   Operation 729 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_26 : Operation 730 [1/1] (0.00ns)   --->   "%OP1_V_4_8_cast = sext i32 %dataIn_V_load_4_8 to i48" [main.cpp:34]   --->   Operation 730 'sext' 'OP1_V_4_8_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 731 [1/1] (8.51ns)   --->   "%p_Val2_2_8 = mul i48 %OP1_V_4_8_cast, %OP1_V_4_8_cast" [main.cpp:34]   --->   Operation 731 'mul' 'p_Val2_2_8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_16_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_8, i32 16, i32 47)" [main.cpp:34]   --->   Operation 732 'partselect' 'tmp_16_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 733 [1/1] (3.25ns)   --->   "store i32 %tmp_23_7, i32* %dataOut_V_addr_72, align 4" [main.cpp:39]   --->   Operation 733 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_26 : Operation 734 [1/1] (0.00ns)   --->   "%OP1_V_2_7_cast = sext i32 %tmp_26_7 to i48" [main.cpp:49]   --->   Operation 734 'sext' 'OP1_V_2_7_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 735 [1/1] (8.51ns)   --->   "%p_Val2_5_7 = mul i48 %OP1_V_2_7_cast, %OP1_V_4_7_cast" [main.cpp:49]   --->   Operation 735 'mul' 'p_Val2_5_7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_29_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_7, i32 16, i32 47)" [main.cpp:49]   --->   Operation 736 'partselect' 'tmp_29_7' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 8.51>
ST_27 : Operation 737 [1/1] (0.00ns)   --->   "%dataOut_V_addr_104 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 38" [main.cpp:44]   --->   Operation 737 'getelementptr' 'dataOut_V_addr_104' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 738 [1/1] (0.00ns)   --->   "%dataOut_V_addr_136 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 39" [main.cpp:49]   --->   Operation 738 'getelementptr' 'dataOut_V_addr_136' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_9)   --->   "%tmp_20_9 = shl i32 %tmp_113, %sh_amt_9_cast" [main.cpp:24]   --->   Operation 739 'shl' 'tmp_20_9' <Predicate = (sel_tmp119)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 740 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_9 = select i1 %sel_tmp119, i32 %tmp_20_9, i32 %sel_tmp117" [main.cpp:24]   --->   Operation 740 'select' 'dataIn_V_load_4_9' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 741 [1/2] (0.00ns)   --->   "%empty_24 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 741 'read' 'empty_24' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 742 [1/1] (0.00ns)   --->   "%input_data_val10 = extractvalue { float, i1 } %empty_24, 0"   --->   Operation 742 'extractvalue' 'input_data_val10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 743 [1/1] (5.54ns)   --->   "%d_assign_s = fpext float %input_data_val10 to double" [main.cpp:24]   --->   Operation 743 'fpext' 'd_assign_s' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 744 [1/1] (0.00ns)   --->   "%ireg_V_s = bitcast double %d_assign_s to i64" [main.cpp:24]   --->   Operation 744 'bitcast' 'ireg_V_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_116 = trunc i64 %ireg_V_s to i63" [main.cpp:24]   --->   Operation 745 'trunc' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_s, i32 63)" [main.cpp:24]   --->   Operation 746 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 747 [1/1] (0.00ns)   --->   "%p_Result_1_s = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_s, i32 52, i32 62)" [main.cpp:24]   --->   Operation 747 'partselect' 'p_Result_1_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_118 = trunc i64 %ireg_V_s to i52" [main.cpp:24]   --->   Operation 748 'trunc' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 749 [1/1] (2.78ns)   --->   "%tmp_9_s = icmp eq i63 %tmp_116, 0" [main.cpp:24]   --->   Operation 749 'icmp' 'tmp_9_s' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 750 [1/1] (0.00ns)   --->   "%OP1_V_8_cast = sext i32 %tmp_16_8 to i48" [main.cpp:39]   --->   Operation 750 'sext' 'OP1_V_8_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 751 [1/1] (8.51ns)   --->   "%p_Val2_3_8 = mul i48 %OP1_V_8_cast, %OP1_V_4_8_cast" [main.cpp:39]   --->   Operation 751 'mul' 'p_Val2_3_8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_23_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_8, i32 16, i32 47)" [main.cpp:39]   --->   Operation 752 'partselect' 'tmp_23_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 753 [1/1] (3.25ns)   --->   "store i32 %tmp_26_7, i32* %dataOut_V_addr_104, align 4" [main.cpp:44]   --->   Operation 753 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_27 : Operation 754 [1/1] (3.25ns)   --->   "store i32 %tmp_29_7, i32* %dataOut_V_addr_136, align 4" [main.cpp:49]   --->   Operation 754 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 28 <SV = 27> <Delay = 8.51>
ST_28 : Operation 755 [1/1] (0.00ns)   --->   "%dataOut_V_addr_32 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 40" [main.cpp:29]   --->   Operation 755 'getelementptr' 'dataOut_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 756 [1/1] (0.00ns)   --->   "%dataOut_V_addr_41 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 41" [main.cpp:34]   --->   Operation 756 'getelementptr' 'dataOut_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_4_s = zext i11 %p_Result_1_s to i12" [main.cpp:24]   --->   Operation 757 'zext' 'tmp_4_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_21 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_118)" [main.cpp:24]   --->   Operation 758 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 759 [1/1] (0.00ns)   --->   "%p_Result_10_s = zext i53 %tmp_21 to i54" [main.cpp:24]   --->   Operation 759 'zext' 'p_Result_10_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 760 [1/1] (3.23ns)   --->   "%man_V_1_s = sub i54 0, %p_Result_10_s" [main.cpp:24]   --->   Operation 760 'sub' 'man_V_1_s' <Predicate = (tmp_117)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 761 [1/1] (0.94ns)   --->   "%man_V_2_s = select i1 %tmp_117, i54 %man_V_1_s, i54 %p_Result_10_s" [main.cpp:24]   --->   Operation 761 'select' 'man_V_2_s' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 762 [1/1] (1.54ns)   --->   "%F2_s = sub i12 1075, %tmp_4_s" [main.cpp:24]   --->   Operation 762 'sub' 'F2_s' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 763 [1/1] (1.99ns)   --->   "%tmp_1_s = icmp sgt i12 %F2_s, 16" [main.cpp:24]   --->   Operation 763 'icmp' 'tmp_1_s' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 764 [1/1] (1.54ns)   --->   "%tmp_3_s = add i12 -16, %F2_s" [main.cpp:24]   --->   Operation 764 'add' 'tmp_3_s' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 765 [1/1] (1.54ns)   --->   "%tmp_5_s = sub i12 16, %F2_s" [main.cpp:24]   --->   Operation 765 'sub' 'tmp_5_s' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 766 [1/1] (0.69ns)   --->   "%sh_amt_s = select i1 %tmp_1_s, i12 %tmp_3_s, i12 %tmp_5_s" [main.cpp:24]   --->   Operation 766 'select' 'sh_amt_s' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 767 [1/1] (1.99ns)   --->   "%tmp_6_s = icmp eq i12 %F2_s, 16" [main.cpp:24]   --->   Operation 767 'icmp' 'tmp_6_s' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_119 = trunc i54 %man_V_2_s to i32" [main.cpp:24]   --->   Operation 768 'trunc' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_120 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_s, i32 5, i32 11)" [main.cpp:24]   --->   Operation 769 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 770 [1/1] (1.48ns)   --->   "%icmp10 = icmp eq i7 %tmp_120, 0" [main.cpp:24]   --->   Operation 770 'icmp' 'icmp10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 771 [2/2] (0.00ns)   --->   "%empty_26 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 771 'read' 'empty_26' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_28 : Operation 772 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_8, i32* %dataOut_V_addr_32, align 4" [main.cpp:29]   --->   Operation 772 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_28 : Operation 773 [1/1] (3.25ns)   --->   "store i32 %tmp_16_8, i32* %dataOut_V_addr_41, align 4" [main.cpp:34]   --->   Operation 773 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_28 : Operation 774 [1/1] (0.00ns)   --->   "%OP1_V_4_9_cast = sext i32 %dataIn_V_load_4_9 to i48" [main.cpp:34]   --->   Operation 774 'sext' 'OP1_V_4_9_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 775 [1/1] (8.51ns)   --->   "%p_Val2_2_9 = mul i48 %OP1_V_4_9_cast, %OP1_V_4_9_cast" [main.cpp:34]   --->   Operation 775 'mul' 'p_Val2_2_9' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_16_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_9, i32 16, i32 47)" [main.cpp:34]   --->   Operation 776 'partselect' 'tmp_16_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 777 [1/1] (0.00ns)   --->   "%OP1_V_1_8_cast = sext i32 %tmp_23_8 to i48" [main.cpp:44]   --->   Operation 777 'sext' 'OP1_V_1_8_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 778 [1/1] (8.51ns)   --->   "%p_Val2_4_8 = mul i48 %OP1_V_1_8_cast, %OP1_V_4_8_cast" [main.cpp:44]   --->   Operation 778 'mul' 'p_Val2_4_8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_26_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_8, i32 16, i32 47)" [main.cpp:44]   --->   Operation 779 'partselect' 'tmp_26_8' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 8.51>
ST_29 : Operation 780 [1/1] (0.00ns)   --->   "%dataOut_V_addr_73 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 42" [main.cpp:39]   --->   Operation 780 'getelementptr' 'dataOut_V_addr_73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 781 [1/1] (0.00ns)   --->   "%dataOut_V_addr_105 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 43" [main.cpp:44]   --->   Operation 781 'getelementptr' 'dataOut_V_addr_105' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 782 [1/1] (0.00ns)   --->   "%sh_amt_cast_25 = sext i12 %sh_amt_s to i32" [main.cpp:24]   --->   Operation 782 'sext' 'sh_amt_cast_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 783 [1/1] (1.99ns)   --->   "%tmp_11_s = icmp ult i12 %sh_amt_s, 54" [main.cpp:24]   --->   Operation 783 'icmp' 'tmp_11_s' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp129)   --->   "%tmp_17_s = zext i32 %sh_amt_cast_25 to i54" [main.cpp:24]   --->   Operation 784 'zext' 'tmp_17_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp129)   --->   "%tmp_18_s = ashr i54 %man_V_2_s, %tmp_17_s" [main.cpp:24]   --->   Operation 785 'ashr' 'tmp_18_s' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp129)   --->   "%tmp_121 = trunc i54 %tmp_18_s to i32" [main.cpp:24]   --->   Operation 786 'trunc' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp127)   --->   "%storemerge_s = select i1 %tmp_117, i32 -1, i32 0" [main.cpp:24]   --->   Operation 787 'select' 'storemerge_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp127)   --->   "%sel_tmp120 = xor i1 %tmp_9_s, true" [main.cpp:24]   --->   Operation 788 'xor' 'sel_tmp120' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp127)   --->   "%sel_tmp121 = and i1 %tmp_6_s, %sel_tmp120" [main.cpp:24]   --->   Operation 789 'and' 'sel_tmp121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp127)   --->   "%sel_tmp122 = select i1 %sel_tmp121, i32 %tmp_119, i32 0" [main.cpp:24]   --->   Operation 790 'select' 'sel_tmp122' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 791 [1/1] (0.97ns)   --->   "%sel_tmp246_demorgan = or i1 %tmp_9_s, %tmp_6_s" [main.cpp:24]   --->   Operation 791 'or' 'sel_tmp246_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp124)   --->   "%sel_tmp123 = xor i1 %sel_tmp246_demorgan, true" [main.cpp:24]   --->   Operation 792 'xor' 'sel_tmp123' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 793 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp124 = and i1 %tmp_1_s, %sel_tmp123" [main.cpp:24]   --->   Operation 793 'and' 'sel_tmp124' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp127)   --->   "%sel_tmp125 = xor i1 %tmp_11_s, true" [main.cpp:24]   --->   Operation 794 'xor' 'sel_tmp125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp127)   --->   "%sel_tmp126 = and i1 %sel_tmp124, %sel_tmp125" [main.cpp:24]   --->   Operation 795 'and' 'sel_tmp126' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 796 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp127 = select i1 %sel_tmp126, i32 %storemerge_s, i32 %sel_tmp122" [main.cpp:24]   --->   Operation 796 'select' 'sel_tmp127' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp129)   --->   "%sel_tmp128 = and i1 %sel_tmp124, %tmp_11_s" [main.cpp:24]   --->   Operation 797 'and' 'sel_tmp128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 798 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp129 = select i1 %sel_tmp128, i32 %tmp_121, i32 %sel_tmp127" [main.cpp:24]   --->   Operation 798 'select' 'sel_tmp129' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp131)   --->   "%sel_tmp261_demorgan = or i1 %sel_tmp246_demorgan, %tmp_1_s" [main.cpp:24]   --->   Operation 799 'or' 'sel_tmp261_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp131)   --->   "%sel_tmp130 = xor i1 %sel_tmp261_demorgan, true" [main.cpp:24]   --->   Operation 800 'xor' 'sel_tmp130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 801 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp131 = and i1 %icmp10, %sel_tmp130" [main.cpp:24]   --->   Operation 801 'and' 'sel_tmp131' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 802 [1/2] (0.00ns)   --->   "%empty_26 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 802 'read' 'empty_26' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 803 [1/1] (0.00ns)   --->   "%input_data_val11 = extractvalue { float, i1 } %empty_26, 0"   --->   Operation 803 'extractvalue' 'input_data_val11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 804 [1/1] (5.54ns)   --->   "%d_assign_10 = fpext float %input_data_val11 to double" [main.cpp:24]   --->   Operation 804 'fpext' 'd_assign_10' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 805 [1/1] (0.00ns)   --->   "%ireg_V_10 = bitcast double %d_assign_10 to i64" [main.cpp:24]   --->   Operation 805 'bitcast' 'ireg_V_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_122 = trunc i64 %ireg_V_10 to i63" [main.cpp:24]   --->   Operation 806 'trunc' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_10, i32 63)" [main.cpp:24]   --->   Operation 807 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 808 [1/1] (0.00ns)   --->   "%p_Result_1_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_10, i32 52, i32 62)" [main.cpp:24]   --->   Operation 808 'partselect' 'p_Result_1_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_124 = trunc i64 %ireg_V_10 to i52" [main.cpp:24]   --->   Operation 809 'trunc' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 810 [1/1] (2.78ns)   --->   "%tmp_9_10 = icmp eq i63 %tmp_122, 0" [main.cpp:24]   --->   Operation 810 'icmp' 'tmp_9_10' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 811 [1/1] (3.25ns)   --->   "store i32 %tmp_23_8, i32* %dataOut_V_addr_73, align 4" [main.cpp:39]   --->   Operation 811 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_29 : Operation 812 [1/1] (0.00ns)   --->   "%OP1_V_9_cast = sext i32 %tmp_16_9 to i48" [main.cpp:39]   --->   Operation 812 'sext' 'OP1_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 813 [1/1] (8.51ns)   --->   "%p_Val2_3_9 = mul i48 %OP1_V_9_cast, %OP1_V_4_9_cast" [main.cpp:39]   --->   Operation 813 'mul' 'p_Val2_3_9' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_23_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_9, i32 16, i32 47)" [main.cpp:39]   --->   Operation 814 'partselect' 'tmp_23_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 815 [1/1] (3.25ns)   --->   "store i32 %tmp_26_8, i32* %dataOut_V_addr_105, align 4" [main.cpp:44]   --->   Operation 815 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_29 : Operation 816 [1/1] (0.00ns)   --->   "%OP1_V_2_8_cast = sext i32 %tmp_26_8 to i48" [main.cpp:49]   --->   Operation 816 'sext' 'OP1_V_2_8_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 817 [1/1] (8.51ns)   --->   "%p_Val2_5_8 = mul i48 %OP1_V_2_8_cast, %OP1_V_4_8_cast" [main.cpp:49]   --->   Operation 817 'mul' 'p_Val2_5_8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_29_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_8, i32 16, i32 47)" [main.cpp:49]   --->   Operation 818 'partselect' 'tmp_29_8' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 8.51>
ST_30 : Operation 819 [1/1] (0.00ns)   --->   "%dataOut_V_addr_9 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 45" [main.cpp:29]   --->   Operation 819 'getelementptr' 'dataOut_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 820 [1/1] (0.00ns)   --->   "%dataOut_V_addr_137 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 44" [main.cpp:49]   --->   Operation 820 'getelementptr' 'dataOut_V_addr_137' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_s)   --->   "%tmp_20_s = shl i32 %tmp_119, %sh_amt_cast_25" [main.cpp:24]   --->   Operation 821 'shl' 'tmp_20_s' <Predicate = (sel_tmp131)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 822 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_s = select i1 %sel_tmp131, i32 %tmp_20_s, i32 %sel_tmp129" [main.cpp:24]   --->   Operation 822 'select' 'dataIn_V_load_4_s' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_4_10 = zext i11 %p_Result_1_10 to i12" [main.cpp:24]   --->   Operation 823 'zext' 'tmp_4_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_22 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_124)" [main.cpp:24]   --->   Operation 824 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 825 [1/1] (0.00ns)   --->   "%p_Result_10_10 = zext i53 %tmp_22 to i54" [main.cpp:24]   --->   Operation 825 'zext' 'p_Result_10_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 826 [1/1] (3.23ns)   --->   "%man_V_1_10 = sub i54 0, %p_Result_10_10" [main.cpp:24]   --->   Operation 826 'sub' 'man_V_1_10' <Predicate = (tmp_123)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 827 [1/1] (0.94ns)   --->   "%man_V_2_10 = select i1 %tmp_123, i54 %man_V_1_10, i54 %p_Result_10_10" [main.cpp:24]   --->   Operation 827 'select' 'man_V_2_10' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 828 [1/1] (1.54ns)   --->   "%F2_10 = sub i12 1075, %tmp_4_10" [main.cpp:24]   --->   Operation 828 'sub' 'F2_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 829 [1/1] (1.99ns)   --->   "%tmp_1_10 = icmp sgt i12 %F2_10, 16" [main.cpp:24]   --->   Operation 829 'icmp' 'tmp_1_10' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 830 [1/1] (1.54ns)   --->   "%tmp_3_10 = add i12 -16, %F2_10" [main.cpp:24]   --->   Operation 830 'add' 'tmp_3_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 831 [1/1] (1.54ns)   --->   "%tmp_5_10 = sub i12 16, %F2_10" [main.cpp:24]   --->   Operation 831 'sub' 'tmp_5_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 832 [1/1] (0.69ns)   --->   "%sh_amt_10 = select i1 %tmp_1_10, i12 %tmp_3_10, i12 %tmp_5_10" [main.cpp:24]   --->   Operation 832 'select' 'sh_amt_10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 833 [1/1] (1.99ns)   --->   "%tmp_6_10 = icmp eq i12 %F2_10, 16" [main.cpp:24]   --->   Operation 833 'icmp' 'tmp_6_10' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_125 = trunc i54 %man_V_2_10 to i32" [main.cpp:24]   --->   Operation 834 'trunc' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_126 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_10, i32 5, i32 11)" [main.cpp:24]   --->   Operation 835 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 836 [1/1] (1.48ns)   --->   "%icmp11 = icmp eq i7 %tmp_126, 0" [main.cpp:24]   --->   Operation 836 'icmp' 'icmp11' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 837 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_9, i32* %dataOut_V_addr_9, align 4" [main.cpp:29]   --->   Operation 837 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_30 : Operation 838 [1/1] (0.00ns)   --->   "%OP1_V_1_9_cast = sext i32 %tmp_23_9 to i48" [main.cpp:44]   --->   Operation 838 'sext' 'OP1_V_1_9_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 839 [1/1] (8.51ns)   --->   "%p_Val2_4_9 = mul i48 %OP1_V_1_9_cast, %OP1_V_4_9_cast" [main.cpp:44]   --->   Operation 839 'mul' 'p_Val2_4_9' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_26_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_9, i32 16, i32 47)" [main.cpp:44]   --->   Operation 840 'partselect' 'tmp_26_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 841 [1/1] (3.25ns)   --->   "store i32 %tmp_29_8, i32* %dataOut_V_addr_137, align 4" [main.cpp:49]   --->   Operation 841 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 31 <SV = 30> <Delay = 8.51>
ST_31 : Operation 842 [1/1] (0.00ns)   --->   "%dataOut_V_addr_42 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 46" [main.cpp:34]   --->   Operation 842 'getelementptr' 'dataOut_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 843 [1/1] (0.00ns)   --->   "%dataOut_V_addr_74 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 47" [main.cpp:39]   --->   Operation 843 'getelementptr' 'dataOut_V_addr_74' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 844 [1/1] (0.00ns)   --->   "%sh_amt_10_cast = sext i12 %sh_amt_10 to i32" [main.cpp:24]   --->   Operation 844 'sext' 'sh_amt_10_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 845 [1/1] (1.99ns)   --->   "%tmp_11_10 = icmp ult i12 %sh_amt_10, 54" [main.cpp:24]   --->   Operation 845 'icmp' 'tmp_11_10' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp141)   --->   "%tmp_17_10 = zext i32 %sh_amt_10_cast to i54" [main.cpp:24]   --->   Operation 846 'zext' 'tmp_17_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp141)   --->   "%tmp_18_10 = ashr i54 %man_V_2_10, %tmp_17_10" [main.cpp:24]   --->   Operation 847 'ashr' 'tmp_18_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp141)   --->   "%tmp_127 = trunc i54 %tmp_18_10 to i32" [main.cpp:24]   --->   Operation 848 'trunc' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp139)   --->   "%storemerge_10 = select i1 %tmp_123, i32 -1, i32 0" [main.cpp:24]   --->   Operation 849 'select' 'storemerge_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp139)   --->   "%sel_tmp132 = xor i1 %tmp_9_10, true" [main.cpp:24]   --->   Operation 850 'xor' 'sel_tmp132' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp139)   --->   "%sel_tmp133 = and i1 %tmp_6_10, %sel_tmp132" [main.cpp:24]   --->   Operation 851 'and' 'sel_tmp133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp139)   --->   "%sel_tmp134 = select i1 %sel_tmp133, i32 %tmp_125, i32 0" [main.cpp:24]   --->   Operation 852 'select' 'sel_tmp134' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 853 [1/1] (0.97ns)   --->   "%sel_tmp270_demorgan = or i1 %tmp_9_10, %tmp_6_10" [main.cpp:24]   --->   Operation 853 'or' 'sel_tmp270_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp136)   --->   "%sel_tmp135 = xor i1 %sel_tmp270_demorgan, true" [main.cpp:24]   --->   Operation 854 'xor' 'sel_tmp135' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 855 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp136 = and i1 %tmp_1_10, %sel_tmp135" [main.cpp:24]   --->   Operation 855 'and' 'sel_tmp136' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp139)   --->   "%sel_tmp137 = xor i1 %tmp_11_10, true" [main.cpp:24]   --->   Operation 856 'xor' 'sel_tmp137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp139)   --->   "%sel_tmp138 = and i1 %sel_tmp136, %sel_tmp137" [main.cpp:24]   --->   Operation 857 'and' 'sel_tmp138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 858 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp139 = select i1 %sel_tmp138, i32 %storemerge_10, i32 %sel_tmp134" [main.cpp:24]   --->   Operation 858 'select' 'sel_tmp139' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp141)   --->   "%sel_tmp140 = and i1 %sel_tmp136, %tmp_11_10" [main.cpp:24]   --->   Operation 859 'and' 'sel_tmp140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 860 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp141 = select i1 %sel_tmp140, i32 %tmp_127, i32 %sel_tmp139" [main.cpp:24]   --->   Operation 860 'select' 'sel_tmp141' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp143)   --->   "%sel_tmp285_demorgan = or i1 %sel_tmp270_demorgan, %tmp_1_10" [main.cpp:24]   --->   Operation 861 'or' 'sel_tmp285_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp143)   --->   "%sel_tmp142 = xor i1 %sel_tmp285_demorgan, true" [main.cpp:24]   --->   Operation 862 'xor' 'sel_tmp142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 863 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp143 = and i1 %icmp11, %sel_tmp142" [main.cpp:24]   --->   Operation 863 'and' 'sel_tmp143' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 864 [2/2] (0.00ns)   --->   "%empty_27 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 864 'read' 'empty_27' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 865 [1/1] (3.25ns)   --->   "store i32 %tmp_16_9, i32* %dataOut_V_addr_42, align 4" [main.cpp:34]   --->   Operation 865 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_31 : Operation 866 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = sext i32 %dataIn_V_load_4_s to i48" [main.cpp:34]   --->   Operation 866 'sext' 'OP1_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 867 [1/1] (8.51ns)   --->   "%p_Val2_2_s = mul i48 %OP1_V_4_cast, %OP1_V_4_cast" [main.cpp:34]   --->   Operation 867 'mul' 'p_Val2_2_s' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_16_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_s, i32 16, i32 47)" [main.cpp:34]   --->   Operation 868 'partselect' 'tmp_16_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 869 [1/1] (3.25ns)   --->   "store i32 %tmp_23_9, i32* %dataOut_V_addr_74, align 4" [main.cpp:39]   --->   Operation 869 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_31 : Operation 870 [1/1] (0.00ns)   --->   "%OP1_V_2_9_cast = sext i32 %tmp_26_9 to i48" [main.cpp:49]   --->   Operation 870 'sext' 'OP1_V_2_9_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 871 [1/1] (8.51ns)   --->   "%p_Val2_5_9 = mul i48 %OP1_V_2_9_cast, %OP1_V_4_9_cast" [main.cpp:49]   --->   Operation 871 'mul' 'p_Val2_5_9' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_29_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_9, i32 16, i32 47)" [main.cpp:49]   --->   Operation 872 'partselect' 'tmp_29_9' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 8.51>
ST_32 : Operation 873 [1/1] (0.00ns)   --->   "%dataOut_V_addr_106 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 48" [main.cpp:44]   --->   Operation 873 'getelementptr' 'dataOut_V_addr_106' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 874 [1/1] (0.00ns)   --->   "%dataOut_V_addr_138 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 49" [main.cpp:49]   --->   Operation 874 'getelementptr' 'dataOut_V_addr_138' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_10)   --->   "%tmp_20_10 = shl i32 %tmp_125, %sh_amt_10_cast" [main.cpp:24]   --->   Operation 875 'shl' 'tmp_20_10' <Predicate = (sel_tmp143)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 876 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_10 = select i1 %sel_tmp143, i32 %tmp_20_10, i32 %sel_tmp141" [main.cpp:24]   --->   Operation 876 'select' 'dataIn_V_load_4_10' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 877 [1/2] (0.00ns)   --->   "%empty_27 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 877 'read' 'empty_27' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_32 : Operation 878 [1/1] (0.00ns)   --->   "%input_data_val12 = extractvalue { float, i1 } %empty_27, 0"   --->   Operation 878 'extractvalue' 'input_data_val12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 879 [1/1] (5.54ns)   --->   "%d_assign_11 = fpext float %input_data_val12 to double" [main.cpp:24]   --->   Operation 879 'fpext' 'd_assign_11' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 880 [1/1] (0.00ns)   --->   "%ireg_V_11 = bitcast double %d_assign_11 to i64" [main.cpp:24]   --->   Operation 880 'bitcast' 'ireg_V_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_128 = trunc i64 %ireg_V_11 to i63" [main.cpp:24]   --->   Operation 881 'trunc' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_11, i32 63)" [main.cpp:24]   --->   Operation 882 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 883 [1/1] (0.00ns)   --->   "%p_Result_1_11 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_11, i32 52, i32 62)" [main.cpp:24]   --->   Operation 883 'partselect' 'p_Result_1_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_130 = trunc i64 %ireg_V_11 to i52" [main.cpp:24]   --->   Operation 884 'trunc' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 885 [1/1] (2.78ns)   --->   "%tmp_9_11 = icmp eq i63 %tmp_128, 0" [main.cpp:24]   --->   Operation 885 'icmp' 'tmp_9_11' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 886 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i32 %tmp_16_s to i48" [main.cpp:39]   --->   Operation 886 'sext' 'OP1_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 887 [1/1] (8.51ns)   --->   "%p_Val2_3_s = mul i48 %OP1_V_2_cast, %OP1_V_4_cast" [main.cpp:39]   --->   Operation 887 'mul' 'p_Val2_3_s' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_23_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_s, i32 16, i32 47)" [main.cpp:39]   --->   Operation 888 'partselect' 'tmp_23_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 889 [1/1] (3.25ns)   --->   "store i32 %tmp_26_9, i32* %dataOut_V_addr_106, align 4" [main.cpp:44]   --->   Operation 889 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_32 : Operation 890 [1/1] (3.25ns)   --->   "store i32 %tmp_29_9, i32* %dataOut_V_addr_138, align 4" [main.cpp:49]   --->   Operation 890 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 33 <SV = 32> <Delay = 8.51>
ST_33 : Operation 891 [1/1] (0.00ns)   --->   "%dataOut_V_addr_10 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 50" [main.cpp:29]   --->   Operation 891 'getelementptr' 'dataOut_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 892 [1/1] (0.00ns)   --->   "%dataOut_V_addr_43 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 51" [main.cpp:34]   --->   Operation 892 'getelementptr' 'dataOut_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_4_11 = zext i11 %p_Result_1_11 to i12" [main.cpp:24]   --->   Operation 893 'zext' 'tmp_4_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_23 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_130)" [main.cpp:24]   --->   Operation 894 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 895 [1/1] (0.00ns)   --->   "%p_Result_10_11 = zext i53 %tmp_23 to i54" [main.cpp:24]   --->   Operation 895 'zext' 'p_Result_10_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 896 [1/1] (3.23ns)   --->   "%man_V_1_11 = sub i54 0, %p_Result_10_11" [main.cpp:24]   --->   Operation 896 'sub' 'man_V_1_11' <Predicate = (tmp_129)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 897 [1/1] (0.94ns)   --->   "%man_V_2_11 = select i1 %tmp_129, i54 %man_V_1_11, i54 %p_Result_10_11" [main.cpp:24]   --->   Operation 897 'select' 'man_V_2_11' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 898 [1/1] (1.54ns)   --->   "%F2_11 = sub i12 1075, %tmp_4_11" [main.cpp:24]   --->   Operation 898 'sub' 'F2_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 899 [1/1] (1.99ns)   --->   "%tmp_1_11 = icmp sgt i12 %F2_11, 16" [main.cpp:24]   --->   Operation 899 'icmp' 'tmp_1_11' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 900 [1/1] (1.54ns)   --->   "%tmp_3_11 = add i12 -16, %F2_11" [main.cpp:24]   --->   Operation 900 'add' 'tmp_3_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 901 [1/1] (1.54ns)   --->   "%tmp_5_11 = sub i12 16, %F2_11" [main.cpp:24]   --->   Operation 901 'sub' 'tmp_5_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 902 [1/1] (0.69ns)   --->   "%sh_amt_11 = select i1 %tmp_1_11, i12 %tmp_3_11, i12 %tmp_5_11" [main.cpp:24]   --->   Operation 902 'select' 'sh_amt_11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 903 [1/1] (1.99ns)   --->   "%tmp_6_11 = icmp eq i12 %F2_11, 16" [main.cpp:24]   --->   Operation 903 'icmp' 'tmp_6_11' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_131 = trunc i54 %man_V_2_11 to i32" [main.cpp:24]   --->   Operation 904 'trunc' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_132 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_11, i32 5, i32 11)" [main.cpp:24]   --->   Operation 905 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 906 [1/1] (1.48ns)   --->   "%icmp12 = icmp eq i7 %tmp_132, 0" [main.cpp:24]   --->   Operation 906 'icmp' 'icmp12' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 907 [2/2] (0.00ns)   --->   "%empty_28 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 907 'read' 'empty_28' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 908 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_s, i32* %dataOut_V_addr_10, align 4" [main.cpp:29]   --->   Operation 908 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_33 : Operation 909 [1/1] (3.25ns)   --->   "store i32 %tmp_16_s, i32* %dataOut_V_addr_43, align 4" [main.cpp:34]   --->   Operation 909 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_33 : Operation 910 [1/1] (0.00ns)   --->   "%OP1_V_4_10_cast = sext i32 %dataIn_V_load_4_10 to i48" [main.cpp:34]   --->   Operation 910 'sext' 'OP1_V_4_10_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 911 [1/1] (8.51ns)   --->   "%p_Val2_2_10 = mul i48 %OP1_V_4_10_cast, %OP1_V_4_10_cast" [main.cpp:34]   --->   Operation 911 'mul' 'p_Val2_2_10' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_16_10 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_10, i32 16, i32 47)" [main.cpp:34]   --->   Operation 912 'partselect' 'tmp_16_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 913 [1/1] (0.00ns)   --->   "%OP1_V_1_cast_49 = sext i32 %tmp_23_s to i48" [main.cpp:44]   --->   Operation 913 'sext' 'OP1_V_1_cast_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 914 [1/1] (8.51ns)   --->   "%p_Val2_4_s = mul i48 %OP1_V_1_cast_49, %OP1_V_4_cast" [main.cpp:44]   --->   Operation 914 'mul' 'p_Val2_4_s' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_26_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_s, i32 16, i32 47)" [main.cpp:44]   --->   Operation 915 'partselect' 'tmp_26_s' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 8.51>
ST_34 : Operation 916 [1/1] (0.00ns)   --->   "%dataOut_V_addr_75 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 52" [main.cpp:39]   --->   Operation 916 'getelementptr' 'dataOut_V_addr_75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 917 [1/1] (0.00ns)   --->   "%dataOut_V_addr_107 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 53" [main.cpp:44]   --->   Operation 917 'getelementptr' 'dataOut_V_addr_107' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 918 [1/1] (0.00ns)   --->   "%sh_amt_11_cast = sext i12 %sh_amt_11 to i32" [main.cpp:24]   --->   Operation 918 'sext' 'sh_amt_11_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 919 [1/1] (1.99ns)   --->   "%tmp_11_11 = icmp ult i12 %sh_amt_11, 54" [main.cpp:24]   --->   Operation 919 'icmp' 'tmp_11_11' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp153)   --->   "%tmp_17_11 = zext i32 %sh_amt_11_cast to i54" [main.cpp:24]   --->   Operation 920 'zext' 'tmp_17_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp153)   --->   "%tmp_18_11 = ashr i54 %man_V_2_11, %tmp_17_11" [main.cpp:24]   --->   Operation 921 'ashr' 'tmp_18_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp153)   --->   "%tmp_133 = trunc i54 %tmp_18_11 to i32" [main.cpp:24]   --->   Operation 922 'trunc' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp151)   --->   "%storemerge_11 = select i1 %tmp_129, i32 -1, i32 0" [main.cpp:24]   --->   Operation 923 'select' 'storemerge_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp151)   --->   "%sel_tmp144 = xor i1 %tmp_9_11, true" [main.cpp:24]   --->   Operation 924 'xor' 'sel_tmp144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp151)   --->   "%sel_tmp145 = and i1 %tmp_6_11, %sel_tmp144" [main.cpp:24]   --->   Operation 925 'and' 'sel_tmp145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp151)   --->   "%sel_tmp146 = select i1 %sel_tmp145, i32 %tmp_131, i32 0" [main.cpp:24]   --->   Operation 926 'select' 'sel_tmp146' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 927 [1/1] (0.97ns)   --->   "%sel_tmp294_demorgan = or i1 %tmp_9_11, %tmp_6_11" [main.cpp:24]   --->   Operation 927 'or' 'sel_tmp294_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp148)   --->   "%sel_tmp147 = xor i1 %sel_tmp294_demorgan, true" [main.cpp:24]   --->   Operation 928 'xor' 'sel_tmp147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 929 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp148 = and i1 %tmp_1_11, %sel_tmp147" [main.cpp:24]   --->   Operation 929 'and' 'sel_tmp148' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp151)   --->   "%sel_tmp149 = xor i1 %tmp_11_11, true" [main.cpp:24]   --->   Operation 930 'xor' 'sel_tmp149' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp151)   --->   "%sel_tmp150 = and i1 %sel_tmp148, %sel_tmp149" [main.cpp:24]   --->   Operation 931 'and' 'sel_tmp150' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 932 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp151 = select i1 %sel_tmp150, i32 %storemerge_11, i32 %sel_tmp146" [main.cpp:24]   --->   Operation 932 'select' 'sel_tmp151' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp153)   --->   "%sel_tmp152 = and i1 %sel_tmp148, %tmp_11_11" [main.cpp:24]   --->   Operation 933 'and' 'sel_tmp152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 934 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp153 = select i1 %sel_tmp152, i32 %tmp_133, i32 %sel_tmp151" [main.cpp:24]   --->   Operation 934 'select' 'sel_tmp153' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp155)   --->   "%sel_tmp309_demorgan = or i1 %sel_tmp294_demorgan, %tmp_1_11" [main.cpp:24]   --->   Operation 935 'or' 'sel_tmp309_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp155)   --->   "%sel_tmp154 = xor i1 %sel_tmp309_demorgan, true" [main.cpp:24]   --->   Operation 936 'xor' 'sel_tmp154' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 937 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp155 = and i1 %icmp12, %sel_tmp154" [main.cpp:24]   --->   Operation 937 'and' 'sel_tmp155' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 938 [1/2] (0.00ns)   --->   "%empty_28 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 938 'read' 'empty_28' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_34 : Operation 939 [1/1] (0.00ns)   --->   "%input_data_val13 = extractvalue { float, i1 } %empty_28, 0"   --->   Operation 939 'extractvalue' 'input_data_val13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 940 [1/1] (5.54ns)   --->   "%d_assign_12 = fpext float %input_data_val13 to double" [main.cpp:24]   --->   Operation 940 'fpext' 'd_assign_12' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 941 [1/1] (0.00ns)   --->   "%ireg_V_12 = bitcast double %d_assign_12 to i64" [main.cpp:24]   --->   Operation 941 'bitcast' 'ireg_V_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i64 %ireg_V_12 to i63" [main.cpp:24]   --->   Operation 942 'trunc' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_12, i32 63)" [main.cpp:24]   --->   Operation 943 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 944 [1/1] (0.00ns)   --->   "%p_Result_1_12 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_12, i32 52, i32 62)" [main.cpp:24]   --->   Operation 944 'partselect' 'p_Result_1_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_136 = trunc i64 %ireg_V_12 to i52" [main.cpp:24]   --->   Operation 945 'trunc' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 946 [1/1] (2.78ns)   --->   "%tmp_9_12 = icmp eq i63 %tmp_134, 0" [main.cpp:24]   --->   Operation 946 'icmp' 'tmp_9_12' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 947 [1/1] (3.25ns)   --->   "store i32 %tmp_23_s, i32* %dataOut_V_addr_75, align 4" [main.cpp:39]   --->   Operation 947 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_34 : Operation 948 [1/1] (0.00ns)   --->   "%OP1_V_10_cast = sext i32 %tmp_16_10 to i48" [main.cpp:39]   --->   Operation 948 'sext' 'OP1_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 949 [1/1] (8.51ns)   --->   "%p_Val2_3_10 = mul i48 %OP1_V_10_cast, %OP1_V_4_10_cast" [main.cpp:39]   --->   Operation 949 'mul' 'p_Val2_3_10' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_23_10 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_10, i32 16, i32 47)" [main.cpp:39]   --->   Operation 950 'partselect' 'tmp_23_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 951 [1/1] (3.25ns)   --->   "store i32 %tmp_26_s, i32* %dataOut_V_addr_107, align 4" [main.cpp:44]   --->   Operation 951 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_34 : Operation 952 [1/1] (0.00ns)   --->   "%OP1_V_2_cast_50 = sext i32 %tmp_26_s to i48" [main.cpp:49]   --->   Operation 952 'sext' 'OP1_V_2_cast_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 953 [1/1] (8.51ns)   --->   "%p_Val2_5_s = mul i48 %OP1_V_2_cast_50, %OP1_V_4_cast" [main.cpp:49]   --->   Operation 953 'mul' 'p_Val2_5_s' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_29_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_s, i32 16, i32 47)" [main.cpp:49]   --->   Operation 954 'partselect' 'tmp_29_s' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 8.51>
ST_35 : Operation 955 [1/1] (0.00ns)   --->   "%dataOut_V_addr_11 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 55" [main.cpp:29]   --->   Operation 955 'getelementptr' 'dataOut_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 956 [1/1] (0.00ns)   --->   "%dataOut_V_addr_139 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 54" [main.cpp:49]   --->   Operation 956 'getelementptr' 'dataOut_V_addr_139' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_11)   --->   "%tmp_20_11 = shl i32 %tmp_131, %sh_amt_11_cast" [main.cpp:24]   --->   Operation 957 'shl' 'tmp_20_11' <Predicate = (sel_tmp155)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 958 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_11 = select i1 %sel_tmp155, i32 %tmp_20_11, i32 %sel_tmp153" [main.cpp:24]   --->   Operation 958 'select' 'dataIn_V_load_4_11' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_4_12 = zext i11 %p_Result_1_12 to i12" [main.cpp:24]   --->   Operation 959 'zext' 'tmp_4_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_24 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_136)" [main.cpp:24]   --->   Operation 960 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 961 [1/1] (0.00ns)   --->   "%p_Result_10_12 = zext i53 %tmp_24 to i54" [main.cpp:24]   --->   Operation 961 'zext' 'p_Result_10_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 962 [1/1] (3.23ns)   --->   "%man_V_1_12 = sub i54 0, %p_Result_10_12" [main.cpp:24]   --->   Operation 962 'sub' 'man_V_1_12' <Predicate = (tmp_135)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 963 [1/1] (0.94ns)   --->   "%man_V_2_12 = select i1 %tmp_135, i54 %man_V_1_12, i54 %p_Result_10_12" [main.cpp:24]   --->   Operation 963 'select' 'man_V_2_12' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 964 [1/1] (1.54ns)   --->   "%F2_12 = sub i12 1075, %tmp_4_12" [main.cpp:24]   --->   Operation 964 'sub' 'F2_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 965 [1/1] (1.99ns)   --->   "%tmp_1_12 = icmp sgt i12 %F2_12, 16" [main.cpp:24]   --->   Operation 965 'icmp' 'tmp_1_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 966 [1/1] (1.54ns)   --->   "%tmp_3_12 = add i12 -16, %F2_12" [main.cpp:24]   --->   Operation 966 'add' 'tmp_3_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 967 [1/1] (1.54ns)   --->   "%tmp_5_12 = sub i12 16, %F2_12" [main.cpp:24]   --->   Operation 967 'sub' 'tmp_5_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 968 [1/1] (0.69ns)   --->   "%sh_amt_12 = select i1 %tmp_1_12, i12 %tmp_3_12, i12 %tmp_5_12" [main.cpp:24]   --->   Operation 968 'select' 'sh_amt_12' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 969 [1/1] (1.99ns)   --->   "%tmp_6_12 = icmp eq i12 %F2_12, 16" [main.cpp:24]   --->   Operation 969 'icmp' 'tmp_6_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_137 = trunc i54 %man_V_2_12 to i32" [main.cpp:24]   --->   Operation 970 'trunc' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_138 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_12, i32 5, i32 11)" [main.cpp:24]   --->   Operation 971 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 972 [1/1] (1.48ns)   --->   "%icmp13 = icmp eq i7 %tmp_138, 0" [main.cpp:24]   --->   Operation 972 'icmp' 'icmp13' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 973 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_10, i32* %dataOut_V_addr_11, align 4" [main.cpp:29]   --->   Operation 973 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_35 : Operation 974 [1/1] (0.00ns)   --->   "%OP1_V_1_10_cast = sext i32 %tmp_23_10 to i48" [main.cpp:44]   --->   Operation 974 'sext' 'OP1_V_1_10_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 975 [1/1] (8.51ns)   --->   "%p_Val2_4_10 = mul i48 %OP1_V_1_10_cast, %OP1_V_4_10_cast" [main.cpp:44]   --->   Operation 975 'mul' 'p_Val2_4_10' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_26_10 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_10, i32 16, i32 47)" [main.cpp:44]   --->   Operation 976 'partselect' 'tmp_26_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 977 [1/1] (3.25ns)   --->   "store i32 %tmp_29_s, i32* %dataOut_V_addr_139, align 4" [main.cpp:49]   --->   Operation 977 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 36 <SV = 35> <Delay = 8.51>
ST_36 : Operation 978 [1/1] (0.00ns)   --->   "%dataOut_V_addr_44 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 56" [main.cpp:34]   --->   Operation 978 'getelementptr' 'dataOut_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 979 [1/1] (0.00ns)   --->   "%dataOut_V_addr_76 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 57" [main.cpp:39]   --->   Operation 979 'getelementptr' 'dataOut_V_addr_76' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 980 [1/1] (0.00ns)   --->   "%sh_amt_12_cast = sext i12 %sh_amt_12 to i32" [main.cpp:24]   --->   Operation 980 'sext' 'sh_amt_12_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 981 [1/1] (1.99ns)   --->   "%tmp_11_12 = icmp ult i12 %sh_amt_12, 54" [main.cpp:24]   --->   Operation 981 'icmp' 'tmp_11_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp165)   --->   "%tmp_17_12 = zext i32 %sh_amt_12_cast to i54" [main.cpp:24]   --->   Operation 982 'zext' 'tmp_17_12' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp165)   --->   "%tmp_18_12 = ashr i54 %man_V_2_12, %tmp_17_12" [main.cpp:24]   --->   Operation 983 'ashr' 'tmp_18_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp165)   --->   "%tmp_139 = trunc i54 %tmp_18_12 to i32" [main.cpp:24]   --->   Operation 984 'trunc' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp163)   --->   "%storemerge_12 = select i1 %tmp_135, i32 -1, i32 0" [main.cpp:24]   --->   Operation 985 'select' 'storemerge_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp163)   --->   "%sel_tmp156 = xor i1 %tmp_9_12, true" [main.cpp:24]   --->   Operation 986 'xor' 'sel_tmp156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp163)   --->   "%sel_tmp157 = and i1 %tmp_6_12, %sel_tmp156" [main.cpp:24]   --->   Operation 987 'and' 'sel_tmp157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp163)   --->   "%sel_tmp158 = select i1 %sel_tmp157, i32 %tmp_137, i32 0" [main.cpp:24]   --->   Operation 988 'select' 'sel_tmp158' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 989 [1/1] (0.97ns)   --->   "%sel_tmp318_demorgan = or i1 %tmp_9_12, %tmp_6_12" [main.cpp:24]   --->   Operation 989 'or' 'sel_tmp318_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp160)   --->   "%sel_tmp159 = xor i1 %sel_tmp318_demorgan, true" [main.cpp:24]   --->   Operation 990 'xor' 'sel_tmp159' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 991 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp160 = and i1 %tmp_1_12, %sel_tmp159" [main.cpp:24]   --->   Operation 991 'and' 'sel_tmp160' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp163)   --->   "%sel_tmp161 = xor i1 %tmp_11_12, true" [main.cpp:24]   --->   Operation 992 'xor' 'sel_tmp161' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp163)   --->   "%sel_tmp162 = and i1 %sel_tmp160, %sel_tmp161" [main.cpp:24]   --->   Operation 993 'and' 'sel_tmp162' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 994 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp163 = select i1 %sel_tmp162, i32 %storemerge_12, i32 %sel_tmp158" [main.cpp:24]   --->   Operation 994 'select' 'sel_tmp163' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp165)   --->   "%sel_tmp164 = and i1 %sel_tmp160, %tmp_11_12" [main.cpp:24]   --->   Operation 995 'and' 'sel_tmp164' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 996 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp165 = select i1 %sel_tmp164, i32 %tmp_139, i32 %sel_tmp163" [main.cpp:24]   --->   Operation 996 'select' 'sel_tmp165' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp167)   --->   "%sel_tmp333_demorgan = or i1 %sel_tmp318_demorgan, %tmp_1_12" [main.cpp:24]   --->   Operation 997 'or' 'sel_tmp333_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp167)   --->   "%sel_tmp166 = xor i1 %sel_tmp333_demorgan, true" [main.cpp:24]   --->   Operation 998 'xor' 'sel_tmp166' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 999 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp167 = and i1 %icmp13, %sel_tmp166" [main.cpp:24]   --->   Operation 999 'and' 'sel_tmp167' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1000 [2/2] (0.00ns)   --->   "%empty_29 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1000 'read' 'empty_29' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_36 : Operation 1001 [1/1] (3.25ns)   --->   "store i32 %tmp_16_10, i32* %dataOut_V_addr_44, align 4" [main.cpp:34]   --->   Operation 1001 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_36 : Operation 1002 [1/1] (0.00ns)   --->   "%OP1_V_4_11_cast = sext i32 %dataIn_V_load_4_11 to i48" [main.cpp:34]   --->   Operation 1002 'sext' 'OP1_V_4_11_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1003 [1/1] (8.51ns)   --->   "%p_Val2_2_11 = mul i48 %OP1_V_4_11_cast, %OP1_V_4_11_cast" [main.cpp:34]   --->   Operation 1003 'mul' 'p_Val2_2_11' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_16_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_11, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1004 'partselect' 'tmp_16_11' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1005 [1/1] (3.25ns)   --->   "store i32 %tmp_23_10, i32* %dataOut_V_addr_76, align 4" [main.cpp:39]   --->   Operation 1005 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_36 : Operation 1006 [1/1] (0.00ns)   --->   "%OP1_V_2_10_cast = sext i32 %tmp_26_10 to i48" [main.cpp:49]   --->   Operation 1006 'sext' 'OP1_V_2_10_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1007 [1/1] (8.51ns)   --->   "%p_Val2_5_10 = mul i48 %OP1_V_2_10_cast, %OP1_V_4_10_cast" [main.cpp:49]   --->   Operation 1007 'mul' 'p_Val2_5_10' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_29_10 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_10, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1008 'partselect' 'tmp_29_10' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 8.51>
ST_37 : Operation 1009 [1/1] (0.00ns)   --->   "%dataOut_V_addr_108 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 58" [main.cpp:44]   --->   Operation 1009 'getelementptr' 'dataOut_V_addr_108' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1010 [1/1] (0.00ns)   --->   "%dataOut_V_addr_140 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 59" [main.cpp:49]   --->   Operation 1010 'getelementptr' 'dataOut_V_addr_140' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_12)   --->   "%tmp_20_12 = shl i32 %tmp_137, %sh_amt_12_cast" [main.cpp:24]   --->   Operation 1011 'shl' 'tmp_20_12' <Predicate = (sel_tmp167)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1012 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_12 = select i1 %sel_tmp167, i32 %tmp_20_12, i32 %sel_tmp165" [main.cpp:24]   --->   Operation 1012 'select' 'dataIn_V_load_4_12' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1013 [1/2] (0.00ns)   --->   "%empty_29 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1013 'read' 'empty_29' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_37 : Operation 1014 [1/1] (0.00ns)   --->   "%input_data_val14 = extractvalue { float, i1 } %empty_29, 0"   --->   Operation 1014 'extractvalue' 'input_data_val14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1015 [1/1] (5.54ns)   --->   "%d_assign_13 = fpext float %input_data_val14 to double" [main.cpp:24]   --->   Operation 1015 'fpext' 'd_assign_13' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1016 [1/1] (0.00ns)   --->   "%ireg_V_13 = bitcast double %d_assign_13 to i64" [main.cpp:24]   --->   Operation 1016 'bitcast' 'ireg_V_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_140 = trunc i64 %ireg_V_13 to i63" [main.cpp:24]   --->   Operation 1017 'trunc' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_13, i32 63)" [main.cpp:24]   --->   Operation 1018 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1019 [1/1] (0.00ns)   --->   "%p_Result_1_13 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_13, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1019 'partselect' 'p_Result_1_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_142 = trunc i64 %ireg_V_13 to i52" [main.cpp:24]   --->   Operation 1020 'trunc' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1021 [1/1] (2.78ns)   --->   "%tmp_9_13 = icmp eq i63 %tmp_140, 0" [main.cpp:24]   --->   Operation 1021 'icmp' 'tmp_9_13' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1022 [1/1] (0.00ns)   --->   "%OP1_V_11_cast = sext i32 %tmp_16_11 to i48" [main.cpp:39]   --->   Operation 1022 'sext' 'OP1_V_11_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1023 [1/1] (8.51ns)   --->   "%p_Val2_3_11 = mul i48 %OP1_V_11_cast, %OP1_V_4_11_cast" [main.cpp:39]   --->   Operation 1023 'mul' 'p_Val2_3_11' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_23_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_11, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1024 'partselect' 'tmp_23_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1025 [1/1] (3.25ns)   --->   "store i32 %tmp_26_10, i32* %dataOut_V_addr_108, align 4" [main.cpp:44]   --->   Operation 1025 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_37 : Operation 1026 [1/1] (3.25ns)   --->   "store i32 %tmp_29_10, i32* %dataOut_V_addr_140, align 4" [main.cpp:49]   --->   Operation 1026 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 38 <SV = 37> <Delay = 8.51>
ST_38 : Operation 1027 [1/1] (0.00ns)   --->   "%dataOut_V_addr_12 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 60" [main.cpp:29]   --->   Operation 1027 'getelementptr' 'dataOut_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1028 [1/1] (0.00ns)   --->   "%dataOut_V_addr_45 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 61" [main.cpp:34]   --->   Operation 1028 'getelementptr' 'dataOut_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_4_13 = zext i11 %p_Result_1_13 to i12" [main.cpp:24]   --->   Operation 1029 'zext' 'tmp_4_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_25 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_142)" [main.cpp:24]   --->   Operation 1030 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1031 [1/1] (0.00ns)   --->   "%p_Result_10_13 = zext i53 %tmp_25 to i54" [main.cpp:24]   --->   Operation 1031 'zext' 'p_Result_10_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1032 [1/1] (3.23ns)   --->   "%man_V_1_13 = sub i54 0, %p_Result_10_13" [main.cpp:24]   --->   Operation 1032 'sub' 'man_V_1_13' <Predicate = (tmp_141)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1033 [1/1] (0.94ns)   --->   "%man_V_2_13 = select i1 %tmp_141, i54 %man_V_1_13, i54 %p_Result_10_13" [main.cpp:24]   --->   Operation 1033 'select' 'man_V_2_13' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1034 [1/1] (1.54ns)   --->   "%F2_13 = sub i12 1075, %tmp_4_13" [main.cpp:24]   --->   Operation 1034 'sub' 'F2_13' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1035 [1/1] (1.99ns)   --->   "%tmp_1_13 = icmp sgt i12 %F2_13, 16" [main.cpp:24]   --->   Operation 1035 'icmp' 'tmp_1_13' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1036 [1/1] (1.54ns)   --->   "%tmp_3_13 = add i12 -16, %F2_13" [main.cpp:24]   --->   Operation 1036 'add' 'tmp_3_13' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1037 [1/1] (1.54ns)   --->   "%tmp_5_13 = sub i12 16, %F2_13" [main.cpp:24]   --->   Operation 1037 'sub' 'tmp_5_13' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1038 [1/1] (0.69ns)   --->   "%sh_amt_13 = select i1 %tmp_1_13, i12 %tmp_3_13, i12 %tmp_5_13" [main.cpp:24]   --->   Operation 1038 'select' 'sh_amt_13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1039 [1/1] (1.99ns)   --->   "%tmp_6_13 = icmp eq i12 %F2_13, 16" [main.cpp:24]   --->   Operation 1039 'icmp' 'tmp_6_13' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_143 = trunc i54 %man_V_2_13 to i32" [main.cpp:24]   --->   Operation 1040 'trunc' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_144 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_13, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1041 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1042 [1/1] (1.48ns)   --->   "%icmp14 = icmp eq i7 %tmp_144, 0" [main.cpp:24]   --->   Operation 1042 'icmp' 'icmp14' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1043 [2/2] (0.00ns)   --->   "%empty_30 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1043 'read' 'empty_30' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_38 : Operation 1044 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_11, i32* %dataOut_V_addr_12, align 4" [main.cpp:29]   --->   Operation 1044 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_38 : Operation 1045 [1/1] (3.25ns)   --->   "store i32 %tmp_16_11, i32* %dataOut_V_addr_45, align 4" [main.cpp:34]   --->   Operation 1045 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_38 : Operation 1046 [1/1] (0.00ns)   --->   "%OP1_V_4_12_cast = sext i32 %dataIn_V_load_4_12 to i48" [main.cpp:34]   --->   Operation 1046 'sext' 'OP1_V_4_12_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1047 [1/1] (8.51ns)   --->   "%p_Val2_2_12 = mul i48 %OP1_V_4_12_cast, %OP1_V_4_12_cast" [main.cpp:34]   --->   Operation 1047 'mul' 'p_Val2_2_12' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_16_12 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_12, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1048 'partselect' 'tmp_16_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1049 [1/1] (0.00ns)   --->   "%OP1_V_1_11_cast = sext i32 %tmp_23_11 to i48" [main.cpp:44]   --->   Operation 1049 'sext' 'OP1_V_1_11_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1050 [1/1] (8.51ns)   --->   "%p_Val2_4_11 = mul i48 %OP1_V_1_11_cast, %OP1_V_4_11_cast" [main.cpp:44]   --->   Operation 1050 'mul' 'p_Val2_4_11' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_26_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_11, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1051 'partselect' 'tmp_26_11' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 8.51>
ST_39 : Operation 1052 [1/1] (0.00ns)   --->   "%dataOut_V_addr_77 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 62" [main.cpp:39]   --->   Operation 1052 'getelementptr' 'dataOut_V_addr_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1053 [1/1] (0.00ns)   --->   "%dataOut_V_addr_109 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 63" [main.cpp:44]   --->   Operation 1053 'getelementptr' 'dataOut_V_addr_109' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1054 [1/1] (0.00ns)   --->   "%sh_amt_13_cast = sext i12 %sh_amt_13 to i32" [main.cpp:24]   --->   Operation 1054 'sext' 'sh_amt_13_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1055 [1/1] (1.99ns)   --->   "%tmp_11_13 = icmp ult i12 %sh_amt_13, 54" [main.cpp:24]   --->   Operation 1055 'icmp' 'tmp_11_13' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp177)   --->   "%tmp_17_13 = zext i32 %sh_amt_13_cast to i54" [main.cpp:24]   --->   Operation 1056 'zext' 'tmp_17_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp177)   --->   "%tmp_18_13 = ashr i54 %man_V_2_13, %tmp_17_13" [main.cpp:24]   --->   Operation 1057 'ashr' 'tmp_18_13' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp177)   --->   "%tmp_145 = trunc i54 %tmp_18_13 to i32" [main.cpp:24]   --->   Operation 1058 'trunc' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp175)   --->   "%storemerge_13 = select i1 %tmp_141, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1059 'select' 'storemerge_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp175)   --->   "%sel_tmp168 = xor i1 %tmp_9_13, true" [main.cpp:24]   --->   Operation 1060 'xor' 'sel_tmp168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp175)   --->   "%sel_tmp169 = and i1 %tmp_6_13, %sel_tmp168" [main.cpp:24]   --->   Operation 1061 'and' 'sel_tmp169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp175)   --->   "%sel_tmp170 = select i1 %sel_tmp169, i32 %tmp_143, i32 0" [main.cpp:24]   --->   Operation 1062 'select' 'sel_tmp170' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1063 [1/1] (0.97ns)   --->   "%sel_tmp342_demorgan = or i1 %tmp_9_13, %tmp_6_13" [main.cpp:24]   --->   Operation 1063 'or' 'sel_tmp342_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp172)   --->   "%sel_tmp171 = xor i1 %sel_tmp342_demorgan, true" [main.cpp:24]   --->   Operation 1064 'xor' 'sel_tmp171' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1065 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp172 = and i1 %tmp_1_13, %sel_tmp171" [main.cpp:24]   --->   Operation 1065 'and' 'sel_tmp172' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp175)   --->   "%sel_tmp173 = xor i1 %tmp_11_13, true" [main.cpp:24]   --->   Operation 1066 'xor' 'sel_tmp173' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp175)   --->   "%sel_tmp174 = and i1 %sel_tmp172, %sel_tmp173" [main.cpp:24]   --->   Operation 1067 'and' 'sel_tmp174' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1068 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp175 = select i1 %sel_tmp174, i32 %storemerge_13, i32 %sel_tmp170" [main.cpp:24]   --->   Operation 1068 'select' 'sel_tmp175' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp177)   --->   "%sel_tmp176 = and i1 %sel_tmp172, %tmp_11_13" [main.cpp:24]   --->   Operation 1069 'and' 'sel_tmp176' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1070 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp177 = select i1 %sel_tmp176, i32 %tmp_145, i32 %sel_tmp175" [main.cpp:24]   --->   Operation 1070 'select' 'sel_tmp177' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp179)   --->   "%sel_tmp357_demorgan = or i1 %sel_tmp342_demorgan, %tmp_1_13" [main.cpp:24]   --->   Operation 1071 'or' 'sel_tmp357_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp179)   --->   "%sel_tmp178 = xor i1 %sel_tmp357_demorgan, true" [main.cpp:24]   --->   Operation 1072 'xor' 'sel_tmp178' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1073 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp179 = and i1 %icmp14, %sel_tmp178" [main.cpp:24]   --->   Operation 1073 'and' 'sel_tmp179' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1074 [1/2] (0.00ns)   --->   "%empty_30 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1074 'read' 'empty_30' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_39 : Operation 1075 [1/1] (0.00ns)   --->   "%input_data_val15 = extractvalue { float, i1 } %empty_30, 0"   --->   Operation 1075 'extractvalue' 'input_data_val15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1076 [1/1] (5.54ns)   --->   "%d_assign_14 = fpext float %input_data_val15 to double" [main.cpp:24]   --->   Operation 1076 'fpext' 'd_assign_14' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1077 [1/1] (0.00ns)   --->   "%ireg_V_14 = bitcast double %d_assign_14 to i64" [main.cpp:24]   --->   Operation 1077 'bitcast' 'ireg_V_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_146 = trunc i64 %ireg_V_14 to i63" [main.cpp:24]   --->   Operation 1078 'trunc' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_14, i32 63)" [main.cpp:24]   --->   Operation 1079 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1080 [1/1] (0.00ns)   --->   "%p_Result_1_14 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_14, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1080 'partselect' 'p_Result_1_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_148 = trunc i64 %ireg_V_14 to i52" [main.cpp:24]   --->   Operation 1081 'trunc' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1082 [1/1] (2.78ns)   --->   "%tmp_9_14 = icmp eq i63 %tmp_146, 0" [main.cpp:24]   --->   Operation 1082 'icmp' 'tmp_9_14' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1083 [1/1] (3.25ns)   --->   "store i32 %tmp_23_11, i32* %dataOut_V_addr_77, align 4" [main.cpp:39]   --->   Operation 1083 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_39 : Operation 1084 [1/1] (0.00ns)   --->   "%OP1_V_12_cast = sext i32 %tmp_16_12 to i48" [main.cpp:39]   --->   Operation 1084 'sext' 'OP1_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1085 [1/1] (8.51ns)   --->   "%p_Val2_3_12 = mul i48 %OP1_V_12_cast, %OP1_V_4_12_cast" [main.cpp:39]   --->   Operation 1085 'mul' 'p_Val2_3_12' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_23_12 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_12, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1086 'partselect' 'tmp_23_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1087 [1/1] (3.25ns)   --->   "store i32 %tmp_26_11, i32* %dataOut_V_addr_109, align 4" [main.cpp:44]   --->   Operation 1087 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_39 : Operation 1088 [1/1] (0.00ns)   --->   "%OP1_V_2_11_cast = sext i32 %tmp_26_11 to i48" [main.cpp:49]   --->   Operation 1088 'sext' 'OP1_V_2_11_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1089 [1/1] (8.51ns)   --->   "%p_Val2_5_11 = mul i48 %OP1_V_2_11_cast, %OP1_V_4_11_cast" [main.cpp:49]   --->   Operation 1089 'mul' 'p_Val2_5_11' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_29_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_11, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1090 'partselect' 'tmp_29_11' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 8.51>
ST_40 : Operation 1091 [1/1] (0.00ns)   --->   "%dataOut_V_addr_13 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 65" [main.cpp:29]   --->   Operation 1091 'getelementptr' 'dataOut_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1092 [1/1] (0.00ns)   --->   "%dataOut_V_addr_141 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 64" [main.cpp:49]   --->   Operation 1092 'getelementptr' 'dataOut_V_addr_141' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_13)   --->   "%tmp_20_13 = shl i32 %tmp_143, %sh_amt_13_cast" [main.cpp:24]   --->   Operation 1093 'shl' 'tmp_20_13' <Predicate = (sel_tmp179)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1094 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_13 = select i1 %sel_tmp179, i32 %tmp_20_13, i32 %sel_tmp177" [main.cpp:24]   --->   Operation 1094 'select' 'dataIn_V_load_4_13' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_4_14 = zext i11 %p_Result_1_14 to i12" [main.cpp:24]   --->   Operation 1095 'zext' 'tmp_4_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1096 [1/1] (0.00ns)   --->   "%tmp_26 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_148)" [main.cpp:24]   --->   Operation 1096 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1097 [1/1] (0.00ns)   --->   "%p_Result_10_14 = zext i53 %tmp_26 to i54" [main.cpp:24]   --->   Operation 1097 'zext' 'p_Result_10_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1098 [1/1] (3.23ns)   --->   "%man_V_1_14 = sub i54 0, %p_Result_10_14" [main.cpp:24]   --->   Operation 1098 'sub' 'man_V_1_14' <Predicate = (tmp_147)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1099 [1/1] (0.94ns)   --->   "%man_V_2_14 = select i1 %tmp_147, i54 %man_V_1_14, i54 %p_Result_10_14" [main.cpp:24]   --->   Operation 1099 'select' 'man_V_2_14' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1100 [1/1] (1.54ns)   --->   "%F2_14 = sub i12 1075, %tmp_4_14" [main.cpp:24]   --->   Operation 1100 'sub' 'F2_14' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1101 [1/1] (1.99ns)   --->   "%tmp_1_14 = icmp sgt i12 %F2_14, 16" [main.cpp:24]   --->   Operation 1101 'icmp' 'tmp_1_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1102 [1/1] (1.54ns)   --->   "%tmp_3_14 = add i12 -16, %F2_14" [main.cpp:24]   --->   Operation 1102 'add' 'tmp_3_14' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1103 [1/1] (1.54ns)   --->   "%tmp_5_14 = sub i12 16, %F2_14" [main.cpp:24]   --->   Operation 1103 'sub' 'tmp_5_14' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1104 [1/1] (0.69ns)   --->   "%sh_amt_14 = select i1 %tmp_1_14, i12 %tmp_3_14, i12 %tmp_5_14" [main.cpp:24]   --->   Operation 1104 'select' 'sh_amt_14' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1105 [1/1] (1.99ns)   --->   "%tmp_6_14 = icmp eq i12 %F2_14, 16" [main.cpp:24]   --->   Operation 1105 'icmp' 'tmp_6_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_149 = trunc i54 %man_V_2_14 to i32" [main.cpp:24]   --->   Operation 1106 'trunc' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1107 [1/1] (0.00ns)   --->   "%tmp_150 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_14, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1107 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1108 [1/1] (1.48ns)   --->   "%icmp15 = icmp eq i7 %tmp_150, 0" [main.cpp:24]   --->   Operation 1108 'icmp' 'icmp15' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1109 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_12, i32* %dataOut_V_addr_13, align 4" [main.cpp:29]   --->   Operation 1109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_40 : Operation 1110 [1/1] (0.00ns)   --->   "%OP1_V_1_12_cast = sext i32 %tmp_23_12 to i48" [main.cpp:44]   --->   Operation 1110 'sext' 'OP1_V_1_12_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1111 [1/1] (8.51ns)   --->   "%p_Val2_4_12 = mul i48 %OP1_V_1_12_cast, %OP1_V_4_12_cast" [main.cpp:44]   --->   Operation 1111 'mul' 'p_Val2_4_12' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_26_12 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_12, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1112 'partselect' 'tmp_26_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1113 [1/1] (3.25ns)   --->   "store i32 %tmp_29_11, i32* %dataOut_V_addr_141, align 4" [main.cpp:49]   --->   Operation 1113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 41 <SV = 40> <Delay = 8.51>
ST_41 : Operation 1114 [1/1] (0.00ns)   --->   "%dataOut_V_addr_46 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 66" [main.cpp:34]   --->   Operation 1114 'getelementptr' 'dataOut_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1115 [1/1] (0.00ns)   --->   "%dataOut_V_addr_78 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 67" [main.cpp:39]   --->   Operation 1115 'getelementptr' 'dataOut_V_addr_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1116 [1/1] (0.00ns)   --->   "%sh_amt_14_cast = sext i12 %sh_amt_14 to i32" [main.cpp:24]   --->   Operation 1116 'sext' 'sh_amt_14_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1117 [1/1] (1.99ns)   --->   "%tmp_11_14 = icmp ult i12 %sh_amt_14, 54" [main.cpp:24]   --->   Operation 1117 'icmp' 'tmp_11_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp189)   --->   "%tmp_17_14 = zext i32 %sh_amt_14_cast to i54" [main.cpp:24]   --->   Operation 1118 'zext' 'tmp_17_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp189)   --->   "%tmp_18_14 = ashr i54 %man_V_2_14, %tmp_17_14" [main.cpp:24]   --->   Operation 1119 'ashr' 'tmp_18_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp189)   --->   "%tmp_151 = trunc i54 %tmp_18_14 to i32" [main.cpp:24]   --->   Operation 1120 'trunc' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp187)   --->   "%storemerge_14 = select i1 %tmp_147, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1121 'select' 'storemerge_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp187)   --->   "%sel_tmp180 = xor i1 %tmp_9_14, true" [main.cpp:24]   --->   Operation 1122 'xor' 'sel_tmp180' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp187)   --->   "%sel_tmp181 = and i1 %tmp_6_14, %sel_tmp180" [main.cpp:24]   --->   Operation 1123 'and' 'sel_tmp181' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp187)   --->   "%sel_tmp182 = select i1 %sel_tmp181, i32 %tmp_149, i32 0" [main.cpp:24]   --->   Operation 1124 'select' 'sel_tmp182' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1125 [1/1] (0.97ns)   --->   "%sel_tmp366_demorgan = or i1 %tmp_9_14, %tmp_6_14" [main.cpp:24]   --->   Operation 1125 'or' 'sel_tmp366_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp184)   --->   "%sel_tmp183 = xor i1 %sel_tmp366_demorgan, true" [main.cpp:24]   --->   Operation 1126 'xor' 'sel_tmp183' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1127 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp184 = and i1 %tmp_1_14, %sel_tmp183" [main.cpp:24]   --->   Operation 1127 'and' 'sel_tmp184' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp187)   --->   "%sel_tmp185 = xor i1 %tmp_11_14, true" [main.cpp:24]   --->   Operation 1128 'xor' 'sel_tmp185' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp187)   --->   "%sel_tmp186 = and i1 %sel_tmp184, %sel_tmp185" [main.cpp:24]   --->   Operation 1129 'and' 'sel_tmp186' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1130 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp187 = select i1 %sel_tmp186, i32 %storemerge_14, i32 %sel_tmp182" [main.cpp:24]   --->   Operation 1130 'select' 'sel_tmp187' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp189)   --->   "%sel_tmp188 = and i1 %sel_tmp184, %tmp_11_14" [main.cpp:24]   --->   Operation 1131 'and' 'sel_tmp188' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1132 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp189 = select i1 %sel_tmp188, i32 %tmp_151, i32 %sel_tmp187" [main.cpp:24]   --->   Operation 1132 'select' 'sel_tmp189' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp191)   --->   "%sel_tmp381_demorgan = or i1 %sel_tmp366_demorgan, %tmp_1_14" [main.cpp:24]   --->   Operation 1133 'or' 'sel_tmp381_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp191)   --->   "%sel_tmp190 = xor i1 %sel_tmp381_demorgan, true" [main.cpp:24]   --->   Operation 1134 'xor' 'sel_tmp190' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1135 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp191 = and i1 %icmp15, %sel_tmp190" [main.cpp:24]   --->   Operation 1135 'and' 'sel_tmp191' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1136 [2/2] (0.00ns)   --->   "%empty_31 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1136 'read' 'empty_31' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_41 : Operation 1137 [1/1] (3.25ns)   --->   "store i32 %tmp_16_12, i32* %dataOut_V_addr_46, align 4" [main.cpp:34]   --->   Operation 1137 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_41 : Operation 1138 [1/1] (0.00ns)   --->   "%OP1_V_4_13_cast = sext i32 %dataIn_V_load_4_13 to i48" [main.cpp:34]   --->   Operation 1138 'sext' 'OP1_V_4_13_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1139 [1/1] (8.51ns)   --->   "%p_Val2_2_13 = mul i48 %OP1_V_4_13_cast, %OP1_V_4_13_cast" [main.cpp:34]   --->   Operation 1139 'mul' 'p_Val2_2_13' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_16_13 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_13, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1140 'partselect' 'tmp_16_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1141 [1/1] (3.25ns)   --->   "store i32 %tmp_23_12, i32* %dataOut_V_addr_78, align 4" [main.cpp:39]   --->   Operation 1141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_41 : Operation 1142 [1/1] (0.00ns)   --->   "%OP1_V_2_12_cast = sext i32 %tmp_26_12 to i48" [main.cpp:49]   --->   Operation 1142 'sext' 'OP1_V_2_12_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1143 [1/1] (8.51ns)   --->   "%p_Val2_5_12 = mul i48 %OP1_V_2_12_cast, %OP1_V_4_12_cast" [main.cpp:49]   --->   Operation 1143 'mul' 'p_Val2_5_12' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_29_12 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_12, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1144 'partselect' 'tmp_29_12' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 8.51>
ST_42 : Operation 1145 [1/1] (0.00ns)   --->   "%dataOut_V_addr_110 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 68" [main.cpp:44]   --->   Operation 1145 'getelementptr' 'dataOut_V_addr_110' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1146 [1/1] (0.00ns)   --->   "%dataOut_V_addr_142 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 69" [main.cpp:49]   --->   Operation 1146 'getelementptr' 'dataOut_V_addr_142' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_14)   --->   "%tmp_20_14 = shl i32 %tmp_149, %sh_amt_14_cast" [main.cpp:24]   --->   Operation 1147 'shl' 'tmp_20_14' <Predicate = (sel_tmp191)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1148 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_14 = select i1 %sel_tmp191, i32 %tmp_20_14, i32 %sel_tmp189" [main.cpp:24]   --->   Operation 1148 'select' 'dataIn_V_load_4_14' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1149 [1/2] (0.00ns)   --->   "%empty_31 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1149 'read' 'empty_31' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_42 : Operation 1150 [1/1] (0.00ns)   --->   "%input_data_val16 = extractvalue { float, i1 } %empty_31, 0"   --->   Operation 1150 'extractvalue' 'input_data_val16' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1151 [1/1] (5.54ns)   --->   "%d_assign_15 = fpext float %input_data_val16 to double" [main.cpp:24]   --->   Operation 1151 'fpext' 'd_assign_15' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1152 [1/1] (0.00ns)   --->   "%ireg_V_15 = bitcast double %d_assign_15 to i64" [main.cpp:24]   --->   Operation 1152 'bitcast' 'ireg_V_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_152 = trunc i64 %ireg_V_15 to i63" [main.cpp:24]   --->   Operation 1153 'trunc' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_15, i32 63)" [main.cpp:24]   --->   Operation 1154 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1155 [1/1] (0.00ns)   --->   "%p_Result_1_15 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_15, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1155 'partselect' 'p_Result_1_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_154 = trunc i64 %ireg_V_15 to i52" [main.cpp:24]   --->   Operation 1156 'trunc' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1157 [1/1] (2.78ns)   --->   "%tmp_9_15 = icmp eq i63 %tmp_152, 0" [main.cpp:24]   --->   Operation 1157 'icmp' 'tmp_9_15' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1158 [1/1] (0.00ns)   --->   "%OP1_V_13_cast = sext i32 %tmp_16_13 to i48" [main.cpp:39]   --->   Operation 1158 'sext' 'OP1_V_13_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1159 [1/1] (8.51ns)   --->   "%p_Val2_3_13 = mul i48 %OP1_V_13_cast, %OP1_V_4_13_cast" [main.cpp:39]   --->   Operation 1159 'mul' 'p_Val2_3_13' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_23_13 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_13, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1160 'partselect' 'tmp_23_13' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1161 [1/1] (3.25ns)   --->   "store i32 %tmp_26_12, i32* %dataOut_V_addr_110, align 4" [main.cpp:44]   --->   Operation 1161 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_42 : Operation 1162 [1/1] (3.25ns)   --->   "store i32 %tmp_29_12, i32* %dataOut_V_addr_142, align 4" [main.cpp:49]   --->   Operation 1162 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 43 <SV = 42> <Delay = 8.51>
ST_43 : Operation 1163 [1/1] (0.00ns)   --->   "%dataOut_V_addr_14 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 70" [main.cpp:29]   --->   Operation 1163 'getelementptr' 'dataOut_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1164 [1/1] (0.00ns)   --->   "%dataOut_V_addr_47 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 71" [main.cpp:34]   --->   Operation 1164 'getelementptr' 'dataOut_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_4_15 = zext i11 %p_Result_1_15 to i12" [main.cpp:24]   --->   Operation 1165 'zext' 'tmp_4_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_27 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_154)" [main.cpp:24]   --->   Operation 1166 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1167 [1/1] (0.00ns)   --->   "%p_Result_10_15 = zext i53 %tmp_27 to i54" [main.cpp:24]   --->   Operation 1167 'zext' 'p_Result_10_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1168 [1/1] (3.23ns)   --->   "%man_V_1_15 = sub i54 0, %p_Result_10_15" [main.cpp:24]   --->   Operation 1168 'sub' 'man_V_1_15' <Predicate = (tmp_153)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1169 [1/1] (0.94ns)   --->   "%man_V_2_15 = select i1 %tmp_153, i54 %man_V_1_15, i54 %p_Result_10_15" [main.cpp:24]   --->   Operation 1169 'select' 'man_V_2_15' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1170 [1/1] (1.54ns)   --->   "%F2_15 = sub i12 1075, %tmp_4_15" [main.cpp:24]   --->   Operation 1170 'sub' 'F2_15' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1171 [1/1] (1.99ns)   --->   "%tmp_1_15 = icmp sgt i12 %F2_15, 16" [main.cpp:24]   --->   Operation 1171 'icmp' 'tmp_1_15' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1172 [1/1] (1.54ns)   --->   "%tmp_3_15 = add i12 -16, %F2_15" [main.cpp:24]   --->   Operation 1172 'add' 'tmp_3_15' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1173 [1/1] (1.54ns)   --->   "%tmp_5_15 = sub i12 16, %F2_15" [main.cpp:24]   --->   Operation 1173 'sub' 'tmp_5_15' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1174 [1/1] (0.69ns)   --->   "%sh_amt_15 = select i1 %tmp_1_15, i12 %tmp_3_15, i12 %tmp_5_15" [main.cpp:24]   --->   Operation 1174 'select' 'sh_amt_15' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1175 [1/1] (1.99ns)   --->   "%tmp_6_15 = icmp eq i12 %F2_15, 16" [main.cpp:24]   --->   Operation 1175 'icmp' 'tmp_6_15' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_155 = trunc i54 %man_V_2_15 to i32" [main.cpp:24]   --->   Operation 1176 'trunc' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_156 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_15, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1177 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1178 [1/1] (1.48ns)   --->   "%icmp16 = icmp eq i7 %tmp_156, 0" [main.cpp:24]   --->   Operation 1178 'icmp' 'icmp16' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1179 [2/2] (0.00ns)   --->   "%empty_32 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1179 'read' 'empty_32' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_43 : Operation 1180 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_13, i32* %dataOut_V_addr_14, align 4" [main.cpp:29]   --->   Operation 1180 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_43 : Operation 1181 [1/1] (3.25ns)   --->   "store i32 %tmp_16_13, i32* %dataOut_V_addr_47, align 4" [main.cpp:34]   --->   Operation 1181 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_43 : Operation 1182 [1/1] (0.00ns)   --->   "%OP1_V_4_14_cast = sext i32 %dataIn_V_load_4_14 to i48" [main.cpp:34]   --->   Operation 1182 'sext' 'OP1_V_4_14_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1183 [1/1] (8.51ns)   --->   "%p_Val2_2_14 = mul i48 %OP1_V_4_14_cast, %OP1_V_4_14_cast" [main.cpp:34]   --->   Operation 1183 'mul' 'p_Val2_2_14' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_16_14 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_14, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1184 'partselect' 'tmp_16_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1185 [1/1] (0.00ns)   --->   "%OP1_V_1_13_cast = sext i32 %tmp_23_13 to i48" [main.cpp:44]   --->   Operation 1185 'sext' 'OP1_V_1_13_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1186 [1/1] (8.51ns)   --->   "%p_Val2_4_13 = mul i48 %OP1_V_1_13_cast, %OP1_V_4_13_cast" [main.cpp:44]   --->   Operation 1186 'mul' 'p_Val2_4_13' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_26_13 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_13, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1187 'partselect' 'tmp_26_13' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 8.51>
ST_44 : Operation 1188 [1/1] (0.00ns)   --->   "%dataOut_V_addr_79 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 72" [main.cpp:39]   --->   Operation 1188 'getelementptr' 'dataOut_V_addr_79' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1189 [1/1] (0.00ns)   --->   "%dataOut_V_addr_111 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 73" [main.cpp:44]   --->   Operation 1189 'getelementptr' 'dataOut_V_addr_111' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1190 [1/1] (0.00ns)   --->   "%sh_amt_15_cast = sext i12 %sh_amt_15 to i32" [main.cpp:24]   --->   Operation 1190 'sext' 'sh_amt_15_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1191 [1/1] (1.99ns)   --->   "%tmp_11_15 = icmp ult i12 %sh_amt_15, 54" [main.cpp:24]   --->   Operation 1191 'icmp' 'tmp_11_15' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp201)   --->   "%tmp_17_15 = zext i32 %sh_amt_15_cast to i54" [main.cpp:24]   --->   Operation 1192 'zext' 'tmp_17_15' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp201)   --->   "%tmp_18_15 = ashr i54 %man_V_2_15, %tmp_17_15" [main.cpp:24]   --->   Operation 1193 'ashr' 'tmp_18_15' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp201)   --->   "%tmp_157 = trunc i54 %tmp_18_15 to i32" [main.cpp:24]   --->   Operation 1194 'trunc' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp199)   --->   "%storemerge_15 = select i1 %tmp_153, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1195 'select' 'storemerge_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp199)   --->   "%sel_tmp192 = xor i1 %tmp_9_15, true" [main.cpp:24]   --->   Operation 1196 'xor' 'sel_tmp192' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp199)   --->   "%sel_tmp193 = and i1 %tmp_6_15, %sel_tmp192" [main.cpp:24]   --->   Operation 1197 'and' 'sel_tmp193' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp199)   --->   "%sel_tmp194 = select i1 %sel_tmp193, i32 %tmp_155, i32 0" [main.cpp:24]   --->   Operation 1198 'select' 'sel_tmp194' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1199 [1/1] (0.97ns)   --->   "%sel_tmp390_demorgan = or i1 %tmp_9_15, %tmp_6_15" [main.cpp:24]   --->   Operation 1199 'or' 'sel_tmp390_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp196)   --->   "%sel_tmp195 = xor i1 %sel_tmp390_demorgan, true" [main.cpp:24]   --->   Operation 1200 'xor' 'sel_tmp195' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1201 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp196 = and i1 %tmp_1_15, %sel_tmp195" [main.cpp:24]   --->   Operation 1201 'and' 'sel_tmp196' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp199)   --->   "%sel_tmp197 = xor i1 %tmp_11_15, true" [main.cpp:24]   --->   Operation 1202 'xor' 'sel_tmp197' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp199)   --->   "%sel_tmp198 = and i1 %sel_tmp196, %sel_tmp197" [main.cpp:24]   --->   Operation 1203 'and' 'sel_tmp198' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1204 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp199 = select i1 %sel_tmp198, i32 %storemerge_15, i32 %sel_tmp194" [main.cpp:24]   --->   Operation 1204 'select' 'sel_tmp199' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp201)   --->   "%sel_tmp200 = and i1 %sel_tmp196, %tmp_11_15" [main.cpp:24]   --->   Operation 1205 'and' 'sel_tmp200' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1206 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp201 = select i1 %sel_tmp200, i32 %tmp_157, i32 %sel_tmp199" [main.cpp:24]   --->   Operation 1206 'select' 'sel_tmp201' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp203)   --->   "%sel_tmp405_demorgan = or i1 %sel_tmp390_demorgan, %tmp_1_15" [main.cpp:24]   --->   Operation 1207 'or' 'sel_tmp405_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp203)   --->   "%sel_tmp202 = xor i1 %sel_tmp405_demorgan, true" [main.cpp:24]   --->   Operation 1208 'xor' 'sel_tmp202' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1209 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp203 = and i1 %icmp16, %sel_tmp202" [main.cpp:24]   --->   Operation 1209 'and' 'sel_tmp203' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1210 [1/2] (0.00ns)   --->   "%empty_32 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1210 'read' 'empty_32' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_44 : Operation 1211 [1/1] (0.00ns)   --->   "%input_data_val17 = extractvalue { float, i1 } %empty_32, 0"   --->   Operation 1211 'extractvalue' 'input_data_val17' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1212 [1/1] (5.54ns)   --->   "%d_assign_16 = fpext float %input_data_val17 to double" [main.cpp:24]   --->   Operation 1212 'fpext' 'd_assign_16' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1213 [1/1] (0.00ns)   --->   "%ireg_V_16 = bitcast double %d_assign_16 to i64" [main.cpp:24]   --->   Operation 1213 'bitcast' 'ireg_V_16' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_158 = trunc i64 %ireg_V_16 to i63" [main.cpp:24]   --->   Operation 1214 'trunc' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_16, i32 63)" [main.cpp:24]   --->   Operation 1215 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1216 [1/1] (0.00ns)   --->   "%p_Result_1_16 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_16, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1216 'partselect' 'p_Result_1_16' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_160 = trunc i64 %ireg_V_16 to i52" [main.cpp:24]   --->   Operation 1217 'trunc' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1218 [1/1] (2.78ns)   --->   "%tmp_9_16 = icmp eq i63 %tmp_158, 0" [main.cpp:24]   --->   Operation 1218 'icmp' 'tmp_9_16' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1219 [1/1] (3.25ns)   --->   "store i32 %tmp_23_13, i32* %dataOut_V_addr_79, align 4" [main.cpp:39]   --->   Operation 1219 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_44 : Operation 1220 [1/1] (0.00ns)   --->   "%OP1_V_14_cast = sext i32 %tmp_16_14 to i48" [main.cpp:39]   --->   Operation 1220 'sext' 'OP1_V_14_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1221 [1/1] (8.51ns)   --->   "%p_Val2_3_14 = mul i48 %OP1_V_14_cast, %OP1_V_4_14_cast" [main.cpp:39]   --->   Operation 1221 'mul' 'p_Val2_3_14' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_23_14 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_14, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1222 'partselect' 'tmp_23_14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1223 [1/1] (3.25ns)   --->   "store i32 %tmp_26_13, i32* %dataOut_V_addr_111, align 4" [main.cpp:44]   --->   Operation 1223 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_44 : Operation 1224 [1/1] (0.00ns)   --->   "%OP1_V_2_13_cast = sext i32 %tmp_26_13 to i48" [main.cpp:49]   --->   Operation 1224 'sext' 'OP1_V_2_13_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1225 [1/1] (8.51ns)   --->   "%p_Val2_5_13 = mul i48 %OP1_V_2_13_cast, %OP1_V_4_13_cast" [main.cpp:49]   --->   Operation 1225 'mul' 'p_Val2_5_13' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_29_13 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_13, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1226 'partselect' 'tmp_29_13' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 8.51>
ST_45 : Operation 1227 [1/1] (0.00ns)   --->   "%dataOut_V_addr_15 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 75" [main.cpp:29]   --->   Operation 1227 'getelementptr' 'dataOut_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1228 [1/1] (0.00ns)   --->   "%dataOut_V_addr_143 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 74" [main.cpp:49]   --->   Operation 1228 'getelementptr' 'dataOut_V_addr_143' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_15)   --->   "%tmp_20_15 = shl i32 %tmp_155, %sh_amt_15_cast" [main.cpp:24]   --->   Operation 1229 'shl' 'tmp_20_15' <Predicate = (sel_tmp203)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1230 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_15 = select i1 %sel_tmp203, i32 %tmp_20_15, i32 %sel_tmp201" [main.cpp:24]   --->   Operation 1230 'select' 'dataIn_V_load_4_15' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_4_16 = zext i11 %p_Result_1_16 to i12" [main.cpp:24]   --->   Operation 1231 'zext' 'tmp_4_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_28 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_160)" [main.cpp:24]   --->   Operation 1232 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1233 [1/1] (0.00ns)   --->   "%p_Result_10_16 = zext i53 %tmp_28 to i54" [main.cpp:24]   --->   Operation 1233 'zext' 'p_Result_10_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1234 [1/1] (3.23ns)   --->   "%man_V_1_16 = sub i54 0, %p_Result_10_16" [main.cpp:24]   --->   Operation 1234 'sub' 'man_V_1_16' <Predicate = (tmp_159)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1235 [1/1] (0.94ns)   --->   "%man_V_2_16 = select i1 %tmp_159, i54 %man_V_1_16, i54 %p_Result_10_16" [main.cpp:24]   --->   Operation 1235 'select' 'man_V_2_16' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1236 [1/1] (1.54ns)   --->   "%F2_16 = sub i12 1075, %tmp_4_16" [main.cpp:24]   --->   Operation 1236 'sub' 'F2_16' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1237 [1/1] (1.99ns)   --->   "%tmp_1_16 = icmp sgt i12 %F2_16, 16" [main.cpp:24]   --->   Operation 1237 'icmp' 'tmp_1_16' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1238 [1/1] (1.54ns)   --->   "%tmp_3_16 = add i12 -16, %F2_16" [main.cpp:24]   --->   Operation 1238 'add' 'tmp_3_16' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1239 [1/1] (1.54ns)   --->   "%tmp_5_16 = sub i12 16, %F2_16" [main.cpp:24]   --->   Operation 1239 'sub' 'tmp_5_16' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1240 [1/1] (0.69ns)   --->   "%sh_amt_16 = select i1 %tmp_1_16, i12 %tmp_3_16, i12 %tmp_5_16" [main.cpp:24]   --->   Operation 1240 'select' 'sh_amt_16' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1241 [1/1] (1.99ns)   --->   "%tmp_6_16 = icmp eq i12 %F2_16, 16" [main.cpp:24]   --->   Operation 1241 'icmp' 'tmp_6_16' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_161 = trunc i54 %man_V_2_16 to i32" [main.cpp:24]   --->   Operation 1242 'trunc' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_162 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_16, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1243 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1244 [1/1] (1.48ns)   --->   "%icmp17 = icmp eq i7 %tmp_162, 0" [main.cpp:24]   --->   Operation 1244 'icmp' 'icmp17' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1245 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_14, i32* %dataOut_V_addr_15, align 4" [main.cpp:29]   --->   Operation 1245 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_45 : Operation 1246 [1/1] (0.00ns)   --->   "%OP1_V_1_14_cast = sext i32 %tmp_23_14 to i48" [main.cpp:44]   --->   Operation 1246 'sext' 'OP1_V_1_14_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1247 [1/1] (8.51ns)   --->   "%p_Val2_4_14 = mul i48 %OP1_V_1_14_cast, %OP1_V_4_14_cast" [main.cpp:44]   --->   Operation 1247 'mul' 'p_Val2_4_14' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_26_14 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_14, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1248 'partselect' 'tmp_26_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1249 [1/1] (3.25ns)   --->   "store i32 %tmp_29_13, i32* %dataOut_V_addr_143, align 4" [main.cpp:49]   --->   Operation 1249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 46 <SV = 45> <Delay = 8.51>
ST_46 : Operation 1250 [1/1] (0.00ns)   --->   "%dataOut_V_addr_48 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 76" [main.cpp:34]   --->   Operation 1250 'getelementptr' 'dataOut_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1251 [1/1] (0.00ns)   --->   "%dataOut_V_addr_80 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 77" [main.cpp:39]   --->   Operation 1251 'getelementptr' 'dataOut_V_addr_80' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1252 [1/1] (0.00ns)   --->   "%sh_amt_16_cast = sext i12 %sh_amt_16 to i32" [main.cpp:24]   --->   Operation 1252 'sext' 'sh_amt_16_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1253 [1/1] (1.99ns)   --->   "%tmp_11_16 = icmp ult i12 %sh_amt_16, 54" [main.cpp:24]   --->   Operation 1253 'icmp' 'tmp_11_16' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp213)   --->   "%tmp_17_16 = zext i32 %sh_amt_16_cast to i54" [main.cpp:24]   --->   Operation 1254 'zext' 'tmp_17_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp213)   --->   "%tmp_18_16 = ashr i54 %man_V_2_16, %tmp_17_16" [main.cpp:24]   --->   Operation 1255 'ashr' 'tmp_18_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp213)   --->   "%tmp_163 = trunc i54 %tmp_18_16 to i32" [main.cpp:24]   --->   Operation 1256 'trunc' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp211)   --->   "%storemerge_16 = select i1 %tmp_159, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1257 'select' 'storemerge_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp211)   --->   "%sel_tmp204 = xor i1 %tmp_9_16, true" [main.cpp:24]   --->   Operation 1258 'xor' 'sel_tmp204' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp211)   --->   "%sel_tmp205 = and i1 %tmp_6_16, %sel_tmp204" [main.cpp:24]   --->   Operation 1259 'and' 'sel_tmp205' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp211)   --->   "%sel_tmp206 = select i1 %sel_tmp205, i32 %tmp_161, i32 0" [main.cpp:24]   --->   Operation 1260 'select' 'sel_tmp206' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1261 [1/1] (0.97ns)   --->   "%sel_tmp414_demorgan = or i1 %tmp_9_16, %tmp_6_16" [main.cpp:24]   --->   Operation 1261 'or' 'sel_tmp414_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp208)   --->   "%sel_tmp207 = xor i1 %sel_tmp414_demorgan, true" [main.cpp:24]   --->   Operation 1262 'xor' 'sel_tmp207' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1263 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp208 = and i1 %tmp_1_16, %sel_tmp207" [main.cpp:24]   --->   Operation 1263 'and' 'sel_tmp208' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp211)   --->   "%sel_tmp209 = xor i1 %tmp_11_16, true" [main.cpp:24]   --->   Operation 1264 'xor' 'sel_tmp209' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp211)   --->   "%sel_tmp210 = and i1 %sel_tmp208, %sel_tmp209" [main.cpp:24]   --->   Operation 1265 'and' 'sel_tmp210' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1266 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp211 = select i1 %sel_tmp210, i32 %storemerge_16, i32 %sel_tmp206" [main.cpp:24]   --->   Operation 1266 'select' 'sel_tmp211' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp213)   --->   "%sel_tmp212 = and i1 %sel_tmp208, %tmp_11_16" [main.cpp:24]   --->   Operation 1267 'and' 'sel_tmp212' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1268 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp213 = select i1 %sel_tmp212, i32 %tmp_163, i32 %sel_tmp211" [main.cpp:24]   --->   Operation 1268 'select' 'sel_tmp213' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp215)   --->   "%sel_tmp429_demorgan = or i1 %sel_tmp414_demorgan, %tmp_1_16" [main.cpp:24]   --->   Operation 1269 'or' 'sel_tmp429_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp215)   --->   "%sel_tmp214 = xor i1 %sel_tmp429_demorgan, true" [main.cpp:24]   --->   Operation 1270 'xor' 'sel_tmp214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1271 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp215 = and i1 %icmp17, %sel_tmp214" [main.cpp:24]   --->   Operation 1271 'and' 'sel_tmp215' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1272 [2/2] (0.00ns)   --->   "%empty_33 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1272 'read' 'empty_33' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_46 : Operation 1273 [1/1] (3.25ns)   --->   "store i32 %tmp_16_14, i32* %dataOut_V_addr_48, align 4" [main.cpp:34]   --->   Operation 1273 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_46 : Operation 1274 [1/1] (0.00ns)   --->   "%OP1_V_4_15_cast = sext i32 %dataIn_V_load_4_15 to i48" [main.cpp:34]   --->   Operation 1274 'sext' 'OP1_V_4_15_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1275 [1/1] (8.51ns)   --->   "%p_Val2_2_15 = mul i48 %OP1_V_4_15_cast, %OP1_V_4_15_cast" [main.cpp:34]   --->   Operation 1275 'mul' 'p_Val2_2_15' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_16_15 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_15, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1276 'partselect' 'tmp_16_15' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1277 [1/1] (3.25ns)   --->   "store i32 %tmp_23_14, i32* %dataOut_V_addr_80, align 4" [main.cpp:39]   --->   Operation 1277 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_46 : Operation 1278 [1/1] (0.00ns)   --->   "%OP1_V_2_14_cast = sext i32 %tmp_26_14 to i48" [main.cpp:49]   --->   Operation 1278 'sext' 'OP1_V_2_14_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1279 [1/1] (8.51ns)   --->   "%p_Val2_5_14 = mul i48 %OP1_V_2_14_cast, %OP1_V_4_14_cast" [main.cpp:49]   --->   Operation 1279 'mul' 'p_Val2_5_14' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_29_14 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_14, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1280 'partselect' 'tmp_29_14' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 8.51>
ST_47 : Operation 1281 [1/1] (0.00ns)   --->   "%dataOut_V_addr_112 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 78" [main.cpp:44]   --->   Operation 1281 'getelementptr' 'dataOut_V_addr_112' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1282 [1/1] (0.00ns)   --->   "%dataOut_V_addr_144 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 79" [main.cpp:49]   --->   Operation 1282 'getelementptr' 'dataOut_V_addr_144' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_16)   --->   "%tmp_20_16 = shl i32 %tmp_161, %sh_amt_16_cast" [main.cpp:24]   --->   Operation 1283 'shl' 'tmp_20_16' <Predicate = (sel_tmp215)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1284 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_16 = select i1 %sel_tmp215, i32 %tmp_20_16, i32 %sel_tmp213" [main.cpp:24]   --->   Operation 1284 'select' 'dataIn_V_load_4_16' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1285 [1/2] (0.00ns)   --->   "%empty_33 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1285 'read' 'empty_33' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_47 : Operation 1286 [1/1] (0.00ns)   --->   "%input_data_val18 = extractvalue { float, i1 } %empty_33, 0"   --->   Operation 1286 'extractvalue' 'input_data_val18' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1287 [1/1] (5.54ns)   --->   "%d_assign_17 = fpext float %input_data_val18 to double" [main.cpp:24]   --->   Operation 1287 'fpext' 'd_assign_17' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1288 [1/1] (0.00ns)   --->   "%ireg_V_17 = bitcast double %d_assign_17 to i64" [main.cpp:24]   --->   Operation 1288 'bitcast' 'ireg_V_17' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_164 = trunc i64 %ireg_V_17 to i63" [main.cpp:24]   --->   Operation 1289 'trunc' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_17, i32 63)" [main.cpp:24]   --->   Operation 1290 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1291 [1/1] (0.00ns)   --->   "%p_Result_1_17 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_17, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1291 'partselect' 'p_Result_1_17' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_166 = trunc i64 %ireg_V_17 to i52" [main.cpp:24]   --->   Operation 1292 'trunc' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1293 [1/1] (2.78ns)   --->   "%tmp_9_17 = icmp eq i63 %tmp_164, 0" [main.cpp:24]   --->   Operation 1293 'icmp' 'tmp_9_17' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1294 [1/1] (0.00ns)   --->   "%OP1_V_15_cast = sext i32 %tmp_16_15 to i48" [main.cpp:39]   --->   Operation 1294 'sext' 'OP1_V_15_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1295 [1/1] (8.51ns)   --->   "%p_Val2_3_15 = mul i48 %OP1_V_15_cast, %OP1_V_4_15_cast" [main.cpp:39]   --->   Operation 1295 'mul' 'p_Val2_3_15' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1296 [1/1] (0.00ns)   --->   "%tmp_23_15 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_15, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1296 'partselect' 'tmp_23_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1297 [1/1] (3.25ns)   --->   "store i32 %tmp_26_14, i32* %dataOut_V_addr_112, align 4" [main.cpp:44]   --->   Operation 1297 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_47 : Operation 1298 [1/1] (3.25ns)   --->   "store i32 %tmp_29_14, i32* %dataOut_V_addr_144, align 4" [main.cpp:49]   --->   Operation 1298 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 48 <SV = 47> <Delay = 8.51>
ST_48 : Operation 1299 [1/1] (0.00ns)   --->   "%dataOut_V_addr_16 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 80" [main.cpp:29]   --->   Operation 1299 'getelementptr' 'dataOut_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1300 [1/1] (0.00ns)   --->   "%dataOut_V_addr_49 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 81" [main.cpp:34]   --->   Operation 1300 'getelementptr' 'dataOut_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1301 [1/1] (0.00ns)   --->   "%tmp_4_17 = zext i11 %p_Result_1_17 to i12" [main.cpp:24]   --->   Operation 1301 'zext' 'tmp_4_17' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_29 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_166)" [main.cpp:24]   --->   Operation 1302 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1303 [1/1] (0.00ns)   --->   "%p_Result_10_17 = zext i53 %tmp_29 to i54" [main.cpp:24]   --->   Operation 1303 'zext' 'p_Result_10_17' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1304 [1/1] (3.23ns)   --->   "%man_V_1_17 = sub i54 0, %p_Result_10_17" [main.cpp:24]   --->   Operation 1304 'sub' 'man_V_1_17' <Predicate = (tmp_165)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1305 [1/1] (0.94ns)   --->   "%man_V_2_17 = select i1 %tmp_165, i54 %man_V_1_17, i54 %p_Result_10_17" [main.cpp:24]   --->   Operation 1305 'select' 'man_V_2_17' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1306 [1/1] (1.54ns)   --->   "%F2_17 = sub i12 1075, %tmp_4_17" [main.cpp:24]   --->   Operation 1306 'sub' 'F2_17' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1307 [1/1] (1.99ns)   --->   "%tmp_1_17 = icmp sgt i12 %F2_17, 16" [main.cpp:24]   --->   Operation 1307 'icmp' 'tmp_1_17' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1308 [1/1] (1.54ns)   --->   "%tmp_3_17 = add i12 -16, %F2_17" [main.cpp:24]   --->   Operation 1308 'add' 'tmp_3_17' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1309 [1/1] (1.54ns)   --->   "%tmp_5_17 = sub i12 16, %F2_17" [main.cpp:24]   --->   Operation 1309 'sub' 'tmp_5_17' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1310 [1/1] (0.69ns)   --->   "%sh_amt_17 = select i1 %tmp_1_17, i12 %tmp_3_17, i12 %tmp_5_17" [main.cpp:24]   --->   Operation 1310 'select' 'sh_amt_17' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1311 [1/1] (1.99ns)   --->   "%tmp_6_17 = icmp eq i12 %F2_17, 16" [main.cpp:24]   --->   Operation 1311 'icmp' 'tmp_6_17' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_167 = trunc i54 %man_V_2_17 to i32" [main.cpp:24]   --->   Operation 1312 'trunc' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_168 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_17, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1313 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1314 [1/1] (1.48ns)   --->   "%icmp18 = icmp eq i7 %tmp_168, 0" [main.cpp:24]   --->   Operation 1314 'icmp' 'icmp18' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1315 [2/2] (0.00ns)   --->   "%empty_34 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1315 'read' 'empty_34' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_48 : Operation 1316 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_15, i32* %dataOut_V_addr_16, align 4" [main.cpp:29]   --->   Operation 1316 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_48 : Operation 1317 [1/1] (3.25ns)   --->   "store i32 %tmp_16_15, i32* %dataOut_V_addr_49, align 4" [main.cpp:34]   --->   Operation 1317 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_48 : Operation 1318 [1/1] (0.00ns)   --->   "%OP1_V_4_16_cast = sext i32 %dataIn_V_load_4_16 to i48" [main.cpp:34]   --->   Operation 1318 'sext' 'OP1_V_4_16_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1319 [1/1] (8.51ns)   --->   "%p_Val2_2_16 = mul i48 %OP1_V_4_16_cast, %OP1_V_4_16_cast" [main.cpp:34]   --->   Operation 1319 'mul' 'p_Val2_2_16' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_16_16 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_16, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1320 'partselect' 'tmp_16_16' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1321 [1/1] (0.00ns)   --->   "%OP1_V_1_15_cast = sext i32 %tmp_23_15 to i48" [main.cpp:44]   --->   Operation 1321 'sext' 'OP1_V_1_15_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1322 [1/1] (8.51ns)   --->   "%p_Val2_4_15 = mul i48 %OP1_V_1_15_cast, %OP1_V_4_15_cast" [main.cpp:44]   --->   Operation 1322 'mul' 'p_Val2_4_15' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_26_15 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_15, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1323 'partselect' 'tmp_26_15' <Predicate = true> <Delay = 0.00>

State 49 <SV = 48> <Delay = 8.51>
ST_49 : Operation 1324 [1/1] (0.00ns)   --->   "%dataOut_V_addr_81 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 82" [main.cpp:39]   --->   Operation 1324 'getelementptr' 'dataOut_V_addr_81' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1325 [1/1] (0.00ns)   --->   "%dataOut_V_addr_113 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 83" [main.cpp:44]   --->   Operation 1325 'getelementptr' 'dataOut_V_addr_113' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1326 [1/1] (0.00ns)   --->   "%sh_amt_17_cast = sext i12 %sh_amt_17 to i32" [main.cpp:24]   --->   Operation 1326 'sext' 'sh_amt_17_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1327 [1/1] (1.99ns)   --->   "%tmp_11_17 = icmp ult i12 %sh_amt_17, 54" [main.cpp:24]   --->   Operation 1327 'icmp' 'tmp_11_17' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp225)   --->   "%tmp_17_17 = zext i32 %sh_amt_17_cast to i54" [main.cpp:24]   --->   Operation 1328 'zext' 'tmp_17_17' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp225)   --->   "%tmp_18_17 = ashr i54 %man_V_2_17, %tmp_17_17" [main.cpp:24]   --->   Operation 1329 'ashr' 'tmp_18_17' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp225)   --->   "%tmp_169 = trunc i54 %tmp_18_17 to i32" [main.cpp:24]   --->   Operation 1330 'trunc' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp223)   --->   "%storemerge_17 = select i1 %tmp_165, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1331 'select' 'storemerge_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp223)   --->   "%sel_tmp216 = xor i1 %tmp_9_17, true" [main.cpp:24]   --->   Operation 1332 'xor' 'sel_tmp216' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp223)   --->   "%sel_tmp217 = and i1 %tmp_6_17, %sel_tmp216" [main.cpp:24]   --->   Operation 1333 'and' 'sel_tmp217' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp223)   --->   "%sel_tmp218 = select i1 %sel_tmp217, i32 %tmp_167, i32 0" [main.cpp:24]   --->   Operation 1334 'select' 'sel_tmp218' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1335 [1/1] (0.97ns)   --->   "%sel_tmp438_demorgan = or i1 %tmp_9_17, %tmp_6_17" [main.cpp:24]   --->   Operation 1335 'or' 'sel_tmp438_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp220)   --->   "%sel_tmp219 = xor i1 %sel_tmp438_demorgan, true" [main.cpp:24]   --->   Operation 1336 'xor' 'sel_tmp219' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1337 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp220 = and i1 %tmp_1_17, %sel_tmp219" [main.cpp:24]   --->   Operation 1337 'and' 'sel_tmp220' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp223)   --->   "%sel_tmp221 = xor i1 %tmp_11_17, true" [main.cpp:24]   --->   Operation 1338 'xor' 'sel_tmp221' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp223)   --->   "%sel_tmp222 = and i1 %sel_tmp220, %sel_tmp221" [main.cpp:24]   --->   Operation 1339 'and' 'sel_tmp222' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1340 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp223 = select i1 %sel_tmp222, i32 %storemerge_17, i32 %sel_tmp218" [main.cpp:24]   --->   Operation 1340 'select' 'sel_tmp223' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp225)   --->   "%sel_tmp224 = and i1 %sel_tmp220, %tmp_11_17" [main.cpp:24]   --->   Operation 1341 'and' 'sel_tmp224' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1342 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp225 = select i1 %sel_tmp224, i32 %tmp_169, i32 %sel_tmp223" [main.cpp:24]   --->   Operation 1342 'select' 'sel_tmp225' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp227)   --->   "%sel_tmp453_demorgan = or i1 %sel_tmp438_demorgan, %tmp_1_17" [main.cpp:24]   --->   Operation 1343 'or' 'sel_tmp453_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp227)   --->   "%sel_tmp226 = xor i1 %sel_tmp453_demorgan, true" [main.cpp:24]   --->   Operation 1344 'xor' 'sel_tmp226' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1345 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp227 = and i1 %icmp18, %sel_tmp226" [main.cpp:24]   --->   Operation 1345 'and' 'sel_tmp227' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1346 [1/2] (0.00ns)   --->   "%empty_34 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1346 'read' 'empty_34' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_49 : Operation 1347 [1/1] (0.00ns)   --->   "%input_data_val19 = extractvalue { float, i1 } %empty_34, 0"   --->   Operation 1347 'extractvalue' 'input_data_val19' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1348 [1/1] (5.54ns)   --->   "%d_assign_18 = fpext float %input_data_val19 to double" [main.cpp:24]   --->   Operation 1348 'fpext' 'd_assign_18' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1349 [1/1] (0.00ns)   --->   "%ireg_V_18 = bitcast double %d_assign_18 to i64" [main.cpp:24]   --->   Operation 1349 'bitcast' 'ireg_V_18' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1350 [1/1] (0.00ns)   --->   "%tmp_170 = trunc i64 %ireg_V_18 to i63" [main.cpp:24]   --->   Operation 1350 'trunc' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_18, i32 63)" [main.cpp:24]   --->   Operation 1351 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1352 [1/1] (0.00ns)   --->   "%p_Result_1_18 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_18, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1352 'partselect' 'p_Result_1_18' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp_172 = trunc i64 %ireg_V_18 to i52" [main.cpp:24]   --->   Operation 1353 'trunc' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1354 [1/1] (2.78ns)   --->   "%tmp_9_18 = icmp eq i63 %tmp_170, 0" [main.cpp:24]   --->   Operation 1354 'icmp' 'tmp_9_18' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1355 [1/1] (3.25ns)   --->   "store i32 %tmp_23_15, i32* %dataOut_V_addr_81, align 4" [main.cpp:39]   --->   Operation 1355 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_49 : Operation 1356 [1/1] (0.00ns)   --->   "%OP1_V_16_cast = sext i32 %tmp_16_16 to i48" [main.cpp:39]   --->   Operation 1356 'sext' 'OP1_V_16_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1357 [1/1] (8.51ns)   --->   "%p_Val2_3_16 = mul i48 %OP1_V_16_cast, %OP1_V_4_16_cast" [main.cpp:39]   --->   Operation 1357 'mul' 'p_Val2_3_16' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_23_16 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_16, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1358 'partselect' 'tmp_23_16' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1359 [1/1] (3.25ns)   --->   "store i32 %tmp_26_15, i32* %dataOut_V_addr_113, align 4" [main.cpp:44]   --->   Operation 1359 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_49 : Operation 1360 [1/1] (0.00ns)   --->   "%OP1_V_2_15_cast = sext i32 %tmp_26_15 to i48" [main.cpp:49]   --->   Operation 1360 'sext' 'OP1_V_2_15_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1361 [1/1] (8.51ns)   --->   "%p_Val2_5_15 = mul i48 %OP1_V_2_15_cast, %OP1_V_4_15_cast" [main.cpp:49]   --->   Operation 1361 'mul' 'p_Val2_5_15' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_29_15 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_15, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1362 'partselect' 'tmp_29_15' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 8.51>
ST_50 : Operation 1363 [1/1] (0.00ns)   --->   "%dataOut_V_addr_17 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 85" [main.cpp:29]   --->   Operation 1363 'getelementptr' 'dataOut_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1364 [1/1] (0.00ns)   --->   "%dataOut_V_addr_145 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 84" [main.cpp:49]   --->   Operation 1364 'getelementptr' 'dataOut_V_addr_145' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_17)   --->   "%tmp_20_17 = shl i32 %tmp_167, %sh_amt_17_cast" [main.cpp:24]   --->   Operation 1365 'shl' 'tmp_20_17' <Predicate = (sel_tmp227)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1366 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_17 = select i1 %sel_tmp227, i32 %tmp_20_17, i32 %sel_tmp225" [main.cpp:24]   --->   Operation 1366 'select' 'dataIn_V_load_4_17' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_4_18 = zext i11 %p_Result_1_18 to i12" [main.cpp:24]   --->   Operation 1367 'zext' 'tmp_4_18' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1368 [1/1] (0.00ns)   --->   "%tmp_30 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_172)" [main.cpp:24]   --->   Operation 1368 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1369 [1/1] (0.00ns)   --->   "%p_Result_10_18 = zext i53 %tmp_30 to i54" [main.cpp:24]   --->   Operation 1369 'zext' 'p_Result_10_18' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1370 [1/1] (3.23ns)   --->   "%man_V_1_18 = sub i54 0, %p_Result_10_18" [main.cpp:24]   --->   Operation 1370 'sub' 'man_V_1_18' <Predicate = (tmp_171)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1371 [1/1] (0.94ns)   --->   "%man_V_2_18 = select i1 %tmp_171, i54 %man_V_1_18, i54 %p_Result_10_18" [main.cpp:24]   --->   Operation 1371 'select' 'man_V_2_18' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1372 [1/1] (1.54ns)   --->   "%F2_18 = sub i12 1075, %tmp_4_18" [main.cpp:24]   --->   Operation 1372 'sub' 'F2_18' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1373 [1/1] (1.99ns)   --->   "%tmp_1_18 = icmp sgt i12 %F2_18, 16" [main.cpp:24]   --->   Operation 1373 'icmp' 'tmp_1_18' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1374 [1/1] (1.54ns)   --->   "%tmp_3_18 = add i12 -16, %F2_18" [main.cpp:24]   --->   Operation 1374 'add' 'tmp_3_18' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1375 [1/1] (1.54ns)   --->   "%tmp_5_18 = sub i12 16, %F2_18" [main.cpp:24]   --->   Operation 1375 'sub' 'tmp_5_18' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1376 [1/1] (0.69ns)   --->   "%sh_amt_18 = select i1 %tmp_1_18, i12 %tmp_3_18, i12 %tmp_5_18" [main.cpp:24]   --->   Operation 1376 'select' 'sh_amt_18' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1377 [1/1] (1.99ns)   --->   "%tmp_6_18 = icmp eq i12 %F2_18, 16" [main.cpp:24]   --->   Operation 1377 'icmp' 'tmp_6_18' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1378 [1/1] (0.00ns)   --->   "%tmp_173 = trunc i54 %man_V_2_18 to i32" [main.cpp:24]   --->   Operation 1378 'trunc' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1379 [1/1] (0.00ns)   --->   "%tmp_174 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_18, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1379 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1380 [1/1] (1.48ns)   --->   "%icmp19 = icmp eq i7 %tmp_174, 0" [main.cpp:24]   --->   Operation 1380 'icmp' 'icmp19' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1381 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_16, i32* %dataOut_V_addr_17, align 4" [main.cpp:29]   --->   Operation 1381 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_50 : Operation 1382 [1/1] (0.00ns)   --->   "%OP1_V_1_16_cast = sext i32 %tmp_23_16 to i48" [main.cpp:44]   --->   Operation 1382 'sext' 'OP1_V_1_16_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1383 [1/1] (8.51ns)   --->   "%p_Val2_4_16 = mul i48 %OP1_V_1_16_cast, %OP1_V_4_16_cast" [main.cpp:44]   --->   Operation 1383 'mul' 'p_Val2_4_16' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_26_16 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_16, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1384 'partselect' 'tmp_26_16' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1385 [1/1] (3.25ns)   --->   "store i32 %tmp_29_15, i32* %dataOut_V_addr_145, align 4" [main.cpp:49]   --->   Operation 1385 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 51 <SV = 50> <Delay = 8.51>
ST_51 : Operation 1386 [1/1] (0.00ns)   --->   "%dataOut_V_addr_50 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 86" [main.cpp:34]   --->   Operation 1386 'getelementptr' 'dataOut_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1387 [1/1] (0.00ns)   --->   "%dataOut_V_addr_82 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 87" [main.cpp:39]   --->   Operation 1387 'getelementptr' 'dataOut_V_addr_82' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1388 [1/1] (0.00ns)   --->   "%sh_amt_18_cast = sext i12 %sh_amt_18 to i32" [main.cpp:24]   --->   Operation 1388 'sext' 'sh_amt_18_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1389 [1/1] (1.99ns)   --->   "%tmp_11_18 = icmp ult i12 %sh_amt_18, 54" [main.cpp:24]   --->   Operation 1389 'icmp' 'tmp_11_18' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp237)   --->   "%tmp_17_18 = zext i32 %sh_amt_18_cast to i54" [main.cpp:24]   --->   Operation 1390 'zext' 'tmp_17_18' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp237)   --->   "%tmp_18_18 = ashr i54 %man_V_2_18, %tmp_17_18" [main.cpp:24]   --->   Operation 1391 'ashr' 'tmp_18_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp237)   --->   "%tmp_175 = trunc i54 %tmp_18_18 to i32" [main.cpp:24]   --->   Operation 1392 'trunc' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp235)   --->   "%storemerge_18 = select i1 %tmp_171, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1393 'select' 'storemerge_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp235)   --->   "%sel_tmp228 = xor i1 %tmp_9_18, true" [main.cpp:24]   --->   Operation 1394 'xor' 'sel_tmp228' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp235)   --->   "%sel_tmp229 = and i1 %tmp_6_18, %sel_tmp228" [main.cpp:24]   --->   Operation 1395 'and' 'sel_tmp229' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp235)   --->   "%sel_tmp230 = select i1 %sel_tmp229, i32 %tmp_173, i32 0" [main.cpp:24]   --->   Operation 1396 'select' 'sel_tmp230' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1397 [1/1] (0.97ns)   --->   "%sel_tmp462_demorgan = or i1 %tmp_9_18, %tmp_6_18" [main.cpp:24]   --->   Operation 1397 'or' 'sel_tmp462_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp232)   --->   "%sel_tmp231 = xor i1 %sel_tmp462_demorgan, true" [main.cpp:24]   --->   Operation 1398 'xor' 'sel_tmp231' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1399 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp232 = and i1 %tmp_1_18, %sel_tmp231" [main.cpp:24]   --->   Operation 1399 'and' 'sel_tmp232' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp235)   --->   "%sel_tmp233 = xor i1 %tmp_11_18, true" [main.cpp:24]   --->   Operation 1400 'xor' 'sel_tmp233' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp235)   --->   "%sel_tmp234 = and i1 %sel_tmp232, %sel_tmp233" [main.cpp:24]   --->   Operation 1401 'and' 'sel_tmp234' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1402 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp235 = select i1 %sel_tmp234, i32 %storemerge_18, i32 %sel_tmp230" [main.cpp:24]   --->   Operation 1402 'select' 'sel_tmp235' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp237)   --->   "%sel_tmp236 = and i1 %sel_tmp232, %tmp_11_18" [main.cpp:24]   --->   Operation 1403 'and' 'sel_tmp236' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1404 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp237 = select i1 %sel_tmp236, i32 %tmp_175, i32 %sel_tmp235" [main.cpp:24]   --->   Operation 1404 'select' 'sel_tmp237' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp239)   --->   "%sel_tmp477_demorgan = or i1 %sel_tmp462_demorgan, %tmp_1_18" [main.cpp:24]   --->   Operation 1405 'or' 'sel_tmp477_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp239)   --->   "%sel_tmp238 = xor i1 %sel_tmp477_demorgan, true" [main.cpp:24]   --->   Operation 1406 'xor' 'sel_tmp238' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1407 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp239 = and i1 %icmp19, %sel_tmp238" [main.cpp:24]   --->   Operation 1407 'and' 'sel_tmp239' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1408 [2/2] (0.00ns)   --->   "%empty_35 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1408 'read' 'empty_35' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_51 : Operation 1409 [1/1] (3.25ns)   --->   "store i32 %tmp_16_16, i32* %dataOut_V_addr_50, align 4" [main.cpp:34]   --->   Operation 1409 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_51 : Operation 1410 [1/1] (0.00ns)   --->   "%OP1_V_4_17_cast = sext i32 %dataIn_V_load_4_17 to i48" [main.cpp:34]   --->   Operation 1410 'sext' 'OP1_V_4_17_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1411 [1/1] (8.51ns)   --->   "%p_Val2_2_17 = mul i48 %OP1_V_4_17_cast, %OP1_V_4_17_cast" [main.cpp:34]   --->   Operation 1411 'mul' 'p_Val2_2_17' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp_16_17 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_17, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1412 'partselect' 'tmp_16_17' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1413 [1/1] (3.25ns)   --->   "store i32 %tmp_23_16, i32* %dataOut_V_addr_82, align 4" [main.cpp:39]   --->   Operation 1413 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_51 : Operation 1414 [1/1] (0.00ns)   --->   "%OP1_V_2_16_cast = sext i32 %tmp_26_16 to i48" [main.cpp:49]   --->   Operation 1414 'sext' 'OP1_V_2_16_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1415 [1/1] (8.51ns)   --->   "%p_Val2_5_16 = mul i48 %OP1_V_2_16_cast, %OP1_V_4_16_cast" [main.cpp:49]   --->   Operation 1415 'mul' 'p_Val2_5_16' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_29_16 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_16, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1416 'partselect' 'tmp_29_16' <Predicate = true> <Delay = 0.00>

State 52 <SV = 51> <Delay = 8.51>
ST_52 : Operation 1417 [1/1] (0.00ns)   --->   "%dataOut_V_addr_114 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 88" [main.cpp:44]   --->   Operation 1417 'getelementptr' 'dataOut_V_addr_114' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1418 [1/1] (0.00ns)   --->   "%dataOut_V_addr_146 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 89" [main.cpp:49]   --->   Operation 1418 'getelementptr' 'dataOut_V_addr_146' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_18)   --->   "%tmp_20_18 = shl i32 %tmp_173, %sh_amt_18_cast" [main.cpp:24]   --->   Operation 1419 'shl' 'tmp_20_18' <Predicate = (sel_tmp239)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1420 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_18 = select i1 %sel_tmp239, i32 %tmp_20_18, i32 %sel_tmp237" [main.cpp:24]   --->   Operation 1420 'select' 'dataIn_V_load_4_18' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1421 [1/2] (0.00ns)   --->   "%empty_35 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1421 'read' 'empty_35' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_52 : Operation 1422 [1/1] (0.00ns)   --->   "%input_data_val20 = extractvalue { float, i1 } %empty_35, 0"   --->   Operation 1422 'extractvalue' 'input_data_val20' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1423 [1/1] (5.54ns)   --->   "%d_assign_19 = fpext float %input_data_val20 to double" [main.cpp:24]   --->   Operation 1423 'fpext' 'd_assign_19' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1424 [1/1] (0.00ns)   --->   "%ireg_V_19 = bitcast double %d_assign_19 to i64" [main.cpp:24]   --->   Operation 1424 'bitcast' 'ireg_V_19' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1425 [1/1] (0.00ns)   --->   "%tmp_176 = trunc i64 %ireg_V_19 to i63" [main.cpp:24]   --->   Operation 1425 'trunc' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1426 [1/1] (0.00ns)   --->   "%tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_19, i32 63)" [main.cpp:24]   --->   Operation 1426 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1427 [1/1] (0.00ns)   --->   "%p_Result_1_19 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_19, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1427 'partselect' 'p_Result_1_19' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1428 [1/1] (0.00ns)   --->   "%tmp_178 = trunc i64 %ireg_V_19 to i52" [main.cpp:24]   --->   Operation 1428 'trunc' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1429 [1/1] (2.78ns)   --->   "%tmp_9_19 = icmp eq i63 %tmp_176, 0" [main.cpp:24]   --->   Operation 1429 'icmp' 'tmp_9_19' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1430 [1/1] (0.00ns)   --->   "%OP1_V_17_cast = sext i32 %tmp_16_17 to i48" [main.cpp:39]   --->   Operation 1430 'sext' 'OP1_V_17_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1431 [1/1] (8.51ns)   --->   "%p_Val2_3_17 = mul i48 %OP1_V_17_cast, %OP1_V_4_17_cast" [main.cpp:39]   --->   Operation 1431 'mul' 'p_Val2_3_17' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1432 [1/1] (0.00ns)   --->   "%tmp_23_17 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_17, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1432 'partselect' 'tmp_23_17' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1433 [1/1] (3.25ns)   --->   "store i32 %tmp_26_16, i32* %dataOut_V_addr_114, align 4" [main.cpp:44]   --->   Operation 1433 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_52 : Operation 1434 [1/1] (3.25ns)   --->   "store i32 %tmp_29_16, i32* %dataOut_V_addr_146, align 4" [main.cpp:49]   --->   Operation 1434 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 53 <SV = 52> <Delay = 8.51>
ST_53 : Operation 1435 [1/1] (0.00ns)   --->   "%dataOut_V_addr_18 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 90" [main.cpp:29]   --->   Operation 1435 'getelementptr' 'dataOut_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1436 [1/1] (0.00ns)   --->   "%dataOut_V_addr_51 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 91" [main.cpp:34]   --->   Operation 1436 'getelementptr' 'dataOut_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_4_19 = zext i11 %p_Result_1_19 to i12" [main.cpp:24]   --->   Operation 1437 'zext' 'tmp_4_19' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1438 [1/1] (0.00ns)   --->   "%tmp_33 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_178)" [main.cpp:24]   --->   Operation 1438 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1439 [1/1] (0.00ns)   --->   "%p_Result_10_19 = zext i53 %tmp_33 to i54" [main.cpp:24]   --->   Operation 1439 'zext' 'p_Result_10_19' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1440 [1/1] (3.23ns)   --->   "%man_V_1_19 = sub i54 0, %p_Result_10_19" [main.cpp:24]   --->   Operation 1440 'sub' 'man_V_1_19' <Predicate = (tmp_177)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1441 [1/1] (0.94ns)   --->   "%man_V_2_19 = select i1 %tmp_177, i54 %man_V_1_19, i54 %p_Result_10_19" [main.cpp:24]   --->   Operation 1441 'select' 'man_V_2_19' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 1442 [1/1] (1.54ns)   --->   "%F2_19 = sub i12 1075, %tmp_4_19" [main.cpp:24]   --->   Operation 1442 'sub' 'F2_19' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1443 [1/1] (1.99ns)   --->   "%tmp_1_19 = icmp sgt i12 %F2_19, 16" [main.cpp:24]   --->   Operation 1443 'icmp' 'tmp_1_19' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1444 [1/1] (1.54ns)   --->   "%tmp_3_19 = add i12 -16, %F2_19" [main.cpp:24]   --->   Operation 1444 'add' 'tmp_3_19' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1445 [1/1] (1.54ns)   --->   "%tmp_5_19 = sub i12 16, %F2_19" [main.cpp:24]   --->   Operation 1445 'sub' 'tmp_5_19' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1446 [1/1] (0.69ns)   --->   "%sh_amt_19 = select i1 %tmp_1_19, i12 %tmp_3_19, i12 %tmp_5_19" [main.cpp:24]   --->   Operation 1446 'select' 'sh_amt_19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 1447 [1/1] (1.99ns)   --->   "%tmp_6_19 = icmp eq i12 %F2_19, 16" [main.cpp:24]   --->   Operation 1447 'icmp' 'tmp_6_19' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_179 = trunc i54 %man_V_2_19 to i32" [main.cpp:24]   --->   Operation 1448 'trunc' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_180 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_19, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1449 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1450 [1/1] (1.48ns)   --->   "%icmp20 = icmp eq i7 %tmp_180, 0" [main.cpp:24]   --->   Operation 1450 'icmp' 'icmp20' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1451 [2/2] (0.00ns)   --->   "%empty_36 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1451 'read' 'empty_36' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_53 : Operation 1452 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_17, i32* %dataOut_V_addr_18, align 4" [main.cpp:29]   --->   Operation 1452 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_53 : Operation 1453 [1/1] (3.25ns)   --->   "store i32 %tmp_16_17, i32* %dataOut_V_addr_51, align 4" [main.cpp:34]   --->   Operation 1453 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_53 : Operation 1454 [1/1] (0.00ns)   --->   "%OP1_V_4_18_cast = sext i32 %dataIn_V_load_4_18 to i48" [main.cpp:34]   --->   Operation 1454 'sext' 'OP1_V_4_18_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1455 [1/1] (8.51ns)   --->   "%p_Val2_2_18 = mul i48 %OP1_V_4_18_cast, %OP1_V_4_18_cast" [main.cpp:34]   --->   Operation 1455 'mul' 'p_Val2_2_18' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1456 [1/1] (0.00ns)   --->   "%tmp_16_18 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_18, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1456 'partselect' 'tmp_16_18' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1457 [1/1] (0.00ns)   --->   "%OP1_V_1_17_cast = sext i32 %tmp_23_17 to i48" [main.cpp:44]   --->   Operation 1457 'sext' 'OP1_V_1_17_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1458 [1/1] (8.51ns)   --->   "%p_Val2_4_17 = mul i48 %OP1_V_1_17_cast, %OP1_V_4_17_cast" [main.cpp:44]   --->   Operation 1458 'mul' 'p_Val2_4_17' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1459 [1/1] (0.00ns)   --->   "%tmp_26_17 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_17, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1459 'partselect' 'tmp_26_17' <Predicate = true> <Delay = 0.00>

State 54 <SV = 53> <Delay = 8.51>
ST_54 : Operation 1460 [1/1] (0.00ns)   --->   "%dataOut_V_addr_83 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 92" [main.cpp:39]   --->   Operation 1460 'getelementptr' 'dataOut_V_addr_83' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1461 [1/1] (0.00ns)   --->   "%dataOut_V_addr_115 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 93" [main.cpp:44]   --->   Operation 1461 'getelementptr' 'dataOut_V_addr_115' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1462 [1/1] (0.00ns)   --->   "%sh_amt_19_cast = sext i12 %sh_amt_19 to i32" [main.cpp:24]   --->   Operation 1462 'sext' 'sh_amt_19_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1463 [1/1] (1.99ns)   --->   "%tmp_11_19 = icmp ult i12 %sh_amt_19, 54" [main.cpp:24]   --->   Operation 1463 'icmp' 'tmp_11_19' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp249)   --->   "%tmp_17_19 = zext i32 %sh_amt_19_cast to i54" [main.cpp:24]   --->   Operation 1464 'zext' 'tmp_17_19' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp249)   --->   "%tmp_18_19 = ashr i54 %man_V_2_19, %tmp_17_19" [main.cpp:24]   --->   Operation 1465 'ashr' 'tmp_18_19' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp249)   --->   "%tmp_181 = trunc i54 %tmp_18_19 to i32" [main.cpp:24]   --->   Operation 1466 'trunc' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp247)   --->   "%storemerge_19 = select i1 %tmp_177, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1467 'select' 'storemerge_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp247)   --->   "%sel_tmp240 = xor i1 %tmp_9_19, true" [main.cpp:24]   --->   Operation 1468 'xor' 'sel_tmp240' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp247)   --->   "%sel_tmp241 = and i1 %tmp_6_19, %sel_tmp240" [main.cpp:24]   --->   Operation 1469 'and' 'sel_tmp241' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp247)   --->   "%sel_tmp242 = select i1 %sel_tmp241, i32 %tmp_179, i32 0" [main.cpp:24]   --->   Operation 1470 'select' 'sel_tmp242' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1471 [1/1] (0.97ns)   --->   "%sel_tmp486_demorgan = or i1 %tmp_9_19, %tmp_6_19" [main.cpp:24]   --->   Operation 1471 'or' 'sel_tmp486_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp244)   --->   "%sel_tmp243 = xor i1 %sel_tmp486_demorgan, true" [main.cpp:24]   --->   Operation 1472 'xor' 'sel_tmp243' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1473 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp244 = and i1 %tmp_1_19, %sel_tmp243" [main.cpp:24]   --->   Operation 1473 'and' 'sel_tmp244' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp247)   --->   "%sel_tmp245 = xor i1 %tmp_11_19, true" [main.cpp:24]   --->   Operation 1474 'xor' 'sel_tmp245' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp247)   --->   "%sel_tmp246 = and i1 %sel_tmp244, %sel_tmp245" [main.cpp:24]   --->   Operation 1475 'and' 'sel_tmp246' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1476 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp247 = select i1 %sel_tmp246, i32 %storemerge_19, i32 %sel_tmp242" [main.cpp:24]   --->   Operation 1476 'select' 'sel_tmp247' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp249)   --->   "%sel_tmp248 = and i1 %sel_tmp244, %tmp_11_19" [main.cpp:24]   --->   Operation 1477 'and' 'sel_tmp248' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1478 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp249 = select i1 %sel_tmp248, i32 %tmp_181, i32 %sel_tmp247" [main.cpp:24]   --->   Operation 1478 'select' 'sel_tmp249' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp251)   --->   "%sel_tmp501_demorgan = or i1 %sel_tmp486_demorgan, %tmp_1_19" [main.cpp:24]   --->   Operation 1479 'or' 'sel_tmp501_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp251)   --->   "%sel_tmp250 = xor i1 %sel_tmp501_demorgan, true" [main.cpp:24]   --->   Operation 1480 'xor' 'sel_tmp250' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1481 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp251 = and i1 %icmp20, %sel_tmp250" [main.cpp:24]   --->   Operation 1481 'and' 'sel_tmp251' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1482 [1/2] (0.00ns)   --->   "%empty_36 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1482 'read' 'empty_36' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_54 : Operation 1483 [1/1] (0.00ns)   --->   "%input_data_val21 = extractvalue { float, i1 } %empty_36, 0"   --->   Operation 1483 'extractvalue' 'input_data_val21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1484 [1/1] (5.54ns)   --->   "%d_assign_20 = fpext float %input_data_val21 to double" [main.cpp:24]   --->   Operation 1484 'fpext' 'd_assign_20' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1485 [1/1] (0.00ns)   --->   "%ireg_V_20 = bitcast double %d_assign_20 to i64" [main.cpp:24]   --->   Operation 1485 'bitcast' 'ireg_V_20' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_182 = trunc i64 %ireg_V_20 to i63" [main.cpp:24]   --->   Operation 1486 'trunc' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1487 [1/1] (0.00ns)   --->   "%tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_20, i32 63)" [main.cpp:24]   --->   Operation 1487 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1488 [1/1] (0.00ns)   --->   "%p_Result_1_20 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_20, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1488 'partselect' 'p_Result_1_20' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1489 [1/1] (0.00ns)   --->   "%tmp_184 = trunc i64 %ireg_V_20 to i52" [main.cpp:24]   --->   Operation 1489 'trunc' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1490 [1/1] (2.78ns)   --->   "%tmp_9_20 = icmp eq i63 %tmp_182, 0" [main.cpp:24]   --->   Operation 1490 'icmp' 'tmp_9_20' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1491 [1/1] (3.25ns)   --->   "store i32 %tmp_23_17, i32* %dataOut_V_addr_83, align 4" [main.cpp:39]   --->   Operation 1491 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_54 : Operation 1492 [1/1] (0.00ns)   --->   "%OP1_V_18_cast = sext i32 %tmp_16_18 to i48" [main.cpp:39]   --->   Operation 1492 'sext' 'OP1_V_18_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1493 [1/1] (8.51ns)   --->   "%p_Val2_3_18 = mul i48 %OP1_V_18_cast, %OP1_V_4_18_cast" [main.cpp:39]   --->   Operation 1493 'mul' 'p_Val2_3_18' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1494 [1/1] (0.00ns)   --->   "%tmp_23_18 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_18, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1494 'partselect' 'tmp_23_18' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1495 [1/1] (3.25ns)   --->   "store i32 %tmp_26_17, i32* %dataOut_V_addr_115, align 4" [main.cpp:44]   --->   Operation 1495 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_54 : Operation 1496 [1/1] (0.00ns)   --->   "%OP1_V_2_17_cast = sext i32 %tmp_26_17 to i48" [main.cpp:49]   --->   Operation 1496 'sext' 'OP1_V_2_17_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1497 [1/1] (8.51ns)   --->   "%p_Val2_5_17 = mul i48 %OP1_V_2_17_cast, %OP1_V_4_17_cast" [main.cpp:49]   --->   Operation 1497 'mul' 'p_Val2_5_17' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1498 [1/1] (0.00ns)   --->   "%tmp_29_17 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_17, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1498 'partselect' 'tmp_29_17' <Predicate = true> <Delay = 0.00>

State 55 <SV = 54> <Delay = 8.51>
ST_55 : Operation 1499 [1/1] (0.00ns)   --->   "%dataOut_V_addr_19 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 95" [main.cpp:29]   --->   Operation 1499 'getelementptr' 'dataOut_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1500 [1/1] (0.00ns)   --->   "%dataOut_V_addr_147 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 94" [main.cpp:49]   --->   Operation 1500 'getelementptr' 'dataOut_V_addr_147' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_19)   --->   "%tmp_20_19 = shl i32 %tmp_179, %sh_amt_19_cast" [main.cpp:24]   --->   Operation 1501 'shl' 'tmp_20_19' <Predicate = (sel_tmp251)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1502 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_19 = select i1 %sel_tmp251, i32 %tmp_20_19, i32 %sel_tmp249" [main.cpp:24]   --->   Operation 1502 'select' 'dataIn_V_load_4_19' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_4_20 = zext i11 %p_Result_1_20 to i12" [main.cpp:24]   --->   Operation 1503 'zext' 'tmp_4_20' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_36 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_184)" [main.cpp:24]   --->   Operation 1504 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1505 [1/1] (0.00ns)   --->   "%p_Result_10_20 = zext i53 %tmp_36 to i54" [main.cpp:24]   --->   Operation 1505 'zext' 'p_Result_10_20' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1506 [1/1] (3.23ns)   --->   "%man_V_1_20 = sub i54 0, %p_Result_10_20" [main.cpp:24]   --->   Operation 1506 'sub' 'man_V_1_20' <Predicate = (tmp_183)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1507 [1/1] (0.94ns)   --->   "%man_V_2_20 = select i1 %tmp_183, i54 %man_V_1_20, i54 %p_Result_10_20" [main.cpp:24]   --->   Operation 1507 'select' 'man_V_2_20' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1508 [1/1] (1.54ns)   --->   "%F2_20 = sub i12 1075, %tmp_4_20" [main.cpp:24]   --->   Operation 1508 'sub' 'F2_20' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1509 [1/1] (1.99ns)   --->   "%tmp_1_20 = icmp sgt i12 %F2_20, 16" [main.cpp:24]   --->   Operation 1509 'icmp' 'tmp_1_20' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1510 [1/1] (1.54ns)   --->   "%tmp_3_20 = add i12 -16, %F2_20" [main.cpp:24]   --->   Operation 1510 'add' 'tmp_3_20' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1511 [1/1] (1.54ns)   --->   "%tmp_5_20 = sub i12 16, %F2_20" [main.cpp:24]   --->   Operation 1511 'sub' 'tmp_5_20' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1512 [1/1] (0.69ns)   --->   "%sh_amt_20 = select i1 %tmp_1_20, i12 %tmp_3_20, i12 %tmp_5_20" [main.cpp:24]   --->   Operation 1512 'select' 'sh_amt_20' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1513 [1/1] (1.99ns)   --->   "%tmp_6_20 = icmp eq i12 %F2_20, 16" [main.cpp:24]   --->   Operation 1513 'icmp' 'tmp_6_20' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_185 = trunc i54 %man_V_2_20 to i32" [main.cpp:24]   --->   Operation 1514 'trunc' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1515 [1/1] (0.00ns)   --->   "%tmp_186 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_20, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1515 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1516 [1/1] (1.48ns)   --->   "%icmp21 = icmp eq i7 %tmp_186, 0" [main.cpp:24]   --->   Operation 1516 'icmp' 'icmp21' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1517 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_18, i32* %dataOut_V_addr_19, align 4" [main.cpp:29]   --->   Operation 1517 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_55 : Operation 1518 [1/1] (0.00ns)   --->   "%OP1_V_1_18_cast = sext i32 %tmp_23_18 to i48" [main.cpp:44]   --->   Operation 1518 'sext' 'OP1_V_1_18_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1519 [1/1] (8.51ns)   --->   "%p_Val2_4_18 = mul i48 %OP1_V_1_18_cast, %OP1_V_4_18_cast" [main.cpp:44]   --->   Operation 1519 'mul' 'p_Val2_4_18' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_26_18 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_18, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1520 'partselect' 'tmp_26_18' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1521 [1/1] (3.25ns)   --->   "store i32 %tmp_29_17, i32* %dataOut_V_addr_147, align 4" [main.cpp:49]   --->   Operation 1521 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 56 <SV = 55> <Delay = 8.51>
ST_56 : Operation 1522 [1/1] (0.00ns)   --->   "%dataOut_V_addr_52 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 96" [main.cpp:34]   --->   Operation 1522 'getelementptr' 'dataOut_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1523 [1/1] (0.00ns)   --->   "%dataOut_V_addr_84 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 97" [main.cpp:39]   --->   Operation 1523 'getelementptr' 'dataOut_V_addr_84' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1524 [1/1] (0.00ns)   --->   "%sh_amt_20_cast = sext i12 %sh_amt_20 to i32" [main.cpp:24]   --->   Operation 1524 'sext' 'sh_amt_20_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1525 [1/1] (1.99ns)   --->   "%tmp_11_20 = icmp ult i12 %sh_amt_20, 54" [main.cpp:24]   --->   Operation 1525 'icmp' 'tmp_11_20' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp261)   --->   "%tmp_17_20 = zext i32 %sh_amt_20_cast to i54" [main.cpp:24]   --->   Operation 1526 'zext' 'tmp_17_20' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp261)   --->   "%tmp_18_20 = ashr i54 %man_V_2_20, %tmp_17_20" [main.cpp:24]   --->   Operation 1527 'ashr' 'tmp_18_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp261)   --->   "%tmp_187 = trunc i54 %tmp_18_20 to i32" [main.cpp:24]   --->   Operation 1528 'trunc' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp259)   --->   "%storemerge_20 = select i1 %tmp_183, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1529 'select' 'storemerge_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp259)   --->   "%sel_tmp252 = xor i1 %tmp_9_20, true" [main.cpp:24]   --->   Operation 1530 'xor' 'sel_tmp252' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp259)   --->   "%sel_tmp253 = and i1 %tmp_6_20, %sel_tmp252" [main.cpp:24]   --->   Operation 1531 'and' 'sel_tmp253' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp259)   --->   "%sel_tmp254 = select i1 %sel_tmp253, i32 %tmp_185, i32 0" [main.cpp:24]   --->   Operation 1532 'select' 'sel_tmp254' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1533 [1/1] (0.97ns)   --->   "%sel_tmp510_demorgan = or i1 %tmp_9_20, %tmp_6_20" [main.cpp:24]   --->   Operation 1533 'or' 'sel_tmp510_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp256)   --->   "%sel_tmp255 = xor i1 %sel_tmp510_demorgan, true" [main.cpp:24]   --->   Operation 1534 'xor' 'sel_tmp255' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1535 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp256 = and i1 %tmp_1_20, %sel_tmp255" [main.cpp:24]   --->   Operation 1535 'and' 'sel_tmp256' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp259)   --->   "%sel_tmp257 = xor i1 %tmp_11_20, true" [main.cpp:24]   --->   Operation 1536 'xor' 'sel_tmp257' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp259)   --->   "%sel_tmp258 = and i1 %sel_tmp256, %sel_tmp257" [main.cpp:24]   --->   Operation 1537 'and' 'sel_tmp258' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1538 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp259 = select i1 %sel_tmp258, i32 %storemerge_20, i32 %sel_tmp254" [main.cpp:24]   --->   Operation 1538 'select' 'sel_tmp259' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp261)   --->   "%sel_tmp260 = and i1 %sel_tmp256, %tmp_11_20" [main.cpp:24]   --->   Operation 1539 'and' 'sel_tmp260' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1540 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp261 = select i1 %sel_tmp260, i32 %tmp_187, i32 %sel_tmp259" [main.cpp:24]   --->   Operation 1540 'select' 'sel_tmp261' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp263)   --->   "%sel_tmp525_demorgan = or i1 %sel_tmp510_demorgan, %tmp_1_20" [main.cpp:24]   --->   Operation 1541 'or' 'sel_tmp525_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp263)   --->   "%sel_tmp262 = xor i1 %sel_tmp525_demorgan, true" [main.cpp:24]   --->   Operation 1542 'xor' 'sel_tmp262' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1543 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp263 = and i1 %icmp21, %sel_tmp262" [main.cpp:24]   --->   Operation 1543 'and' 'sel_tmp263' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1544 [2/2] (0.00ns)   --->   "%empty_37 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1544 'read' 'empty_37' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_56 : Operation 1545 [1/1] (3.25ns)   --->   "store i32 %tmp_16_18, i32* %dataOut_V_addr_52, align 4" [main.cpp:34]   --->   Operation 1545 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_56 : Operation 1546 [1/1] (0.00ns)   --->   "%OP1_V_4_19_cast = sext i32 %dataIn_V_load_4_19 to i48" [main.cpp:34]   --->   Operation 1546 'sext' 'OP1_V_4_19_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1547 [1/1] (8.51ns)   --->   "%p_Val2_2_19 = mul i48 %OP1_V_4_19_cast, %OP1_V_4_19_cast" [main.cpp:34]   --->   Operation 1547 'mul' 'p_Val2_2_19' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1548 [1/1] (0.00ns)   --->   "%tmp_16_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_19, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1548 'partselect' 'tmp_16_19' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1549 [1/1] (3.25ns)   --->   "store i32 %tmp_23_18, i32* %dataOut_V_addr_84, align 4" [main.cpp:39]   --->   Operation 1549 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_56 : Operation 1550 [1/1] (0.00ns)   --->   "%OP1_V_2_18_cast = sext i32 %tmp_26_18 to i48" [main.cpp:49]   --->   Operation 1550 'sext' 'OP1_V_2_18_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1551 [1/1] (8.51ns)   --->   "%p_Val2_5_18 = mul i48 %OP1_V_2_18_cast, %OP1_V_4_18_cast" [main.cpp:49]   --->   Operation 1551 'mul' 'p_Val2_5_18' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1552 [1/1] (0.00ns)   --->   "%tmp_29_18 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_18, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1552 'partselect' 'tmp_29_18' <Predicate = true> <Delay = 0.00>

State 57 <SV = 56> <Delay = 8.51>
ST_57 : Operation 1553 [1/1] (0.00ns)   --->   "%dataOut_V_addr_116 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 98" [main.cpp:44]   --->   Operation 1553 'getelementptr' 'dataOut_V_addr_116' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1554 [1/1] (0.00ns)   --->   "%dataOut_V_addr_148 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 99" [main.cpp:49]   --->   Operation 1554 'getelementptr' 'dataOut_V_addr_148' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_20)   --->   "%tmp_20_20 = shl i32 %tmp_185, %sh_amt_20_cast" [main.cpp:24]   --->   Operation 1555 'shl' 'tmp_20_20' <Predicate = (sel_tmp263)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1556 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_20 = select i1 %sel_tmp263, i32 %tmp_20_20, i32 %sel_tmp261" [main.cpp:24]   --->   Operation 1556 'select' 'dataIn_V_load_4_20' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 1557 [1/2] (0.00ns)   --->   "%empty_37 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1557 'read' 'empty_37' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_57 : Operation 1558 [1/1] (0.00ns)   --->   "%input_data_val22 = extractvalue { float, i1 } %empty_37, 0"   --->   Operation 1558 'extractvalue' 'input_data_val22' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1559 [1/1] (5.54ns)   --->   "%d_assign_21 = fpext float %input_data_val22 to double" [main.cpp:24]   --->   Operation 1559 'fpext' 'd_assign_21' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1560 [1/1] (0.00ns)   --->   "%ireg_V_21 = bitcast double %d_assign_21 to i64" [main.cpp:24]   --->   Operation 1560 'bitcast' 'ireg_V_21' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_188 = trunc i64 %ireg_V_21 to i63" [main.cpp:24]   --->   Operation 1561 'trunc' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1562 [1/1] (0.00ns)   --->   "%tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_21, i32 63)" [main.cpp:24]   --->   Operation 1562 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1563 [1/1] (0.00ns)   --->   "%p_Result_1_21 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_21, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1563 'partselect' 'p_Result_1_21' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1564 [1/1] (0.00ns)   --->   "%tmp_190 = trunc i64 %ireg_V_21 to i52" [main.cpp:24]   --->   Operation 1564 'trunc' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1565 [1/1] (2.78ns)   --->   "%tmp_9_21 = icmp eq i63 %tmp_188, 0" [main.cpp:24]   --->   Operation 1565 'icmp' 'tmp_9_21' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1566 [1/1] (0.00ns)   --->   "%OP1_V_19_cast = sext i32 %tmp_16_19 to i48" [main.cpp:39]   --->   Operation 1566 'sext' 'OP1_V_19_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1567 [1/1] (8.51ns)   --->   "%p_Val2_3_19 = mul i48 %OP1_V_19_cast, %OP1_V_4_19_cast" [main.cpp:39]   --->   Operation 1567 'mul' 'p_Val2_3_19' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1568 [1/1] (0.00ns)   --->   "%tmp_23_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_19, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1568 'partselect' 'tmp_23_19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1569 [1/1] (3.25ns)   --->   "store i32 %tmp_26_18, i32* %dataOut_V_addr_116, align 4" [main.cpp:44]   --->   Operation 1569 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_57 : Operation 1570 [1/1] (3.25ns)   --->   "store i32 %tmp_29_18, i32* %dataOut_V_addr_148, align 4" [main.cpp:49]   --->   Operation 1570 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 58 <SV = 57> <Delay = 8.51>
ST_58 : Operation 1571 [1/1] (0.00ns)   --->   "%dataOut_V_addr_20 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 100" [main.cpp:29]   --->   Operation 1571 'getelementptr' 'dataOut_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1572 [1/1] (0.00ns)   --->   "%dataOut_V_addr_53 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 101" [main.cpp:34]   --->   Operation 1572 'getelementptr' 'dataOut_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1573 [1/1] (0.00ns)   --->   "%tmp_4_21 = zext i11 %p_Result_1_21 to i12" [main.cpp:24]   --->   Operation 1573 'zext' 'tmp_4_21' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_37 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_190)" [main.cpp:24]   --->   Operation 1574 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1575 [1/1] (0.00ns)   --->   "%p_Result_10_21 = zext i53 %tmp_37 to i54" [main.cpp:24]   --->   Operation 1575 'zext' 'p_Result_10_21' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1576 [1/1] (3.23ns)   --->   "%man_V_1_21 = sub i54 0, %p_Result_10_21" [main.cpp:24]   --->   Operation 1576 'sub' 'man_V_1_21' <Predicate = (tmp_189)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1577 [1/1] (0.94ns)   --->   "%man_V_2_21 = select i1 %tmp_189, i54 %man_V_1_21, i54 %p_Result_10_21" [main.cpp:24]   --->   Operation 1577 'select' 'man_V_2_21' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 1578 [1/1] (1.54ns)   --->   "%F2_21 = sub i12 1075, %tmp_4_21" [main.cpp:24]   --->   Operation 1578 'sub' 'F2_21' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1579 [1/1] (1.99ns)   --->   "%tmp_1_21 = icmp sgt i12 %F2_21, 16" [main.cpp:24]   --->   Operation 1579 'icmp' 'tmp_1_21' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1580 [1/1] (1.54ns)   --->   "%tmp_3_21 = add i12 -16, %F2_21" [main.cpp:24]   --->   Operation 1580 'add' 'tmp_3_21' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1581 [1/1] (1.54ns)   --->   "%tmp_5_21 = sub i12 16, %F2_21" [main.cpp:24]   --->   Operation 1581 'sub' 'tmp_5_21' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1582 [1/1] (0.69ns)   --->   "%sh_amt_21 = select i1 %tmp_1_21, i12 %tmp_3_21, i12 %tmp_5_21" [main.cpp:24]   --->   Operation 1582 'select' 'sh_amt_21' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 1583 [1/1] (1.99ns)   --->   "%tmp_6_21 = icmp eq i12 %F2_21, 16" [main.cpp:24]   --->   Operation 1583 'icmp' 'tmp_6_21' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1584 [1/1] (0.00ns)   --->   "%tmp_191 = trunc i54 %man_V_2_21 to i32" [main.cpp:24]   --->   Operation 1584 'trunc' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1585 [1/1] (0.00ns)   --->   "%tmp_192 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_21, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1585 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1586 [1/1] (1.48ns)   --->   "%icmp22 = icmp eq i7 %tmp_192, 0" [main.cpp:24]   --->   Operation 1586 'icmp' 'icmp22' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1587 [2/2] (0.00ns)   --->   "%empty_38 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1587 'read' 'empty_38' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_58 : Operation 1588 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_19, i32* %dataOut_V_addr_20, align 4" [main.cpp:29]   --->   Operation 1588 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_58 : Operation 1589 [1/1] (3.25ns)   --->   "store i32 %tmp_16_19, i32* %dataOut_V_addr_53, align 4" [main.cpp:34]   --->   Operation 1589 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_58 : Operation 1590 [1/1] (0.00ns)   --->   "%OP1_V_4_20_cast = sext i32 %dataIn_V_load_4_20 to i48" [main.cpp:34]   --->   Operation 1590 'sext' 'OP1_V_4_20_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1591 [1/1] (8.51ns)   --->   "%p_Val2_2_20 = mul i48 %OP1_V_4_20_cast, %OP1_V_4_20_cast" [main.cpp:34]   --->   Operation 1591 'mul' 'p_Val2_2_20' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_16_20 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_20, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1592 'partselect' 'tmp_16_20' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1593 [1/1] (0.00ns)   --->   "%OP1_V_1_19_cast = sext i32 %tmp_23_19 to i48" [main.cpp:44]   --->   Operation 1593 'sext' 'OP1_V_1_19_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1594 [1/1] (8.51ns)   --->   "%p_Val2_4_19 = mul i48 %OP1_V_1_19_cast, %OP1_V_4_19_cast" [main.cpp:44]   --->   Operation 1594 'mul' 'p_Val2_4_19' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_26_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_19, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1595 'partselect' 'tmp_26_19' <Predicate = true> <Delay = 0.00>

State 59 <SV = 58> <Delay = 8.51>
ST_59 : Operation 1596 [1/1] (0.00ns)   --->   "%dataOut_V_addr_85 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 102" [main.cpp:39]   --->   Operation 1596 'getelementptr' 'dataOut_V_addr_85' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1597 [1/1] (0.00ns)   --->   "%dataOut_V_addr_117 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 103" [main.cpp:44]   --->   Operation 1597 'getelementptr' 'dataOut_V_addr_117' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1598 [1/1] (0.00ns)   --->   "%sh_amt_21_cast = sext i12 %sh_amt_21 to i32" [main.cpp:24]   --->   Operation 1598 'sext' 'sh_amt_21_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1599 [1/1] (1.99ns)   --->   "%tmp_11_21 = icmp ult i12 %sh_amt_21, 54" [main.cpp:24]   --->   Operation 1599 'icmp' 'tmp_11_21' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp273)   --->   "%tmp_17_21 = zext i32 %sh_amt_21_cast to i54" [main.cpp:24]   --->   Operation 1600 'zext' 'tmp_17_21' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp273)   --->   "%tmp_18_21 = ashr i54 %man_V_2_21, %tmp_17_21" [main.cpp:24]   --->   Operation 1601 'ashr' 'tmp_18_21' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp273)   --->   "%tmp_193 = trunc i54 %tmp_18_21 to i32" [main.cpp:24]   --->   Operation 1602 'trunc' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp271)   --->   "%storemerge_21 = select i1 %tmp_189, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1603 'select' 'storemerge_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp271)   --->   "%sel_tmp264 = xor i1 %tmp_9_21, true" [main.cpp:24]   --->   Operation 1604 'xor' 'sel_tmp264' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp271)   --->   "%sel_tmp265 = and i1 %tmp_6_21, %sel_tmp264" [main.cpp:24]   --->   Operation 1605 'and' 'sel_tmp265' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp271)   --->   "%sel_tmp266 = select i1 %sel_tmp265, i32 %tmp_191, i32 0" [main.cpp:24]   --->   Operation 1606 'select' 'sel_tmp266' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 1607 [1/1] (0.97ns)   --->   "%sel_tmp534_demorgan = or i1 %tmp_9_21, %tmp_6_21" [main.cpp:24]   --->   Operation 1607 'or' 'sel_tmp534_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp268)   --->   "%sel_tmp267 = xor i1 %sel_tmp534_demorgan, true" [main.cpp:24]   --->   Operation 1608 'xor' 'sel_tmp267' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1609 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp268 = and i1 %tmp_1_21, %sel_tmp267" [main.cpp:24]   --->   Operation 1609 'and' 'sel_tmp268' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp271)   --->   "%sel_tmp269 = xor i1 %tmp_11_21, true" [main.cpp:24]   --->   Operation 1610 'xor' 'sel_tmp269' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp271)   --->   "%sel_tmp270 = and i1 %sel_tmp268, %sel_tmp269" [main.cpp:24]   --->   Operation 1611 'and' 'sel_tmp270' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1612 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp271 = select i1 %sel_tmp270, i32 %storemerge_21, i32 %sel_tmp266" [main.cpp:24]   --->   Operation 1612 'select' 'sel_tmp271' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp273)   --->   "%sel_tmp272 = and i1 %sel_tmp268, %tmp_11_21" [main.cpp:24]   --->   Operation 1613 'and' 'sel_tmp272' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1614 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp273 = select i1 %sel_tmp272, i32 %tmp_193, i32 %sel_tmp271" [main.cpp:24]   --->   Operation 1614 'select' 'sel_tmp273' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp275)   --->   "%sel_tmp549_demorgan = or i1 %sel_tmp534_demorgan, %tmp_1_21" [main.cpp:24]   --->   Operation 1615 'or' 'sel_tmp549_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp275)   --->   "%sel_tmp274 = xor i1 %sel_tmp549_demorgan, true" [main.cpp:24]   --->   Operation 1616 'xor' 'sel_tmp274' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1617 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp275 = and i1 %icmp22, %sel_tmp274" [main.cpp:24]   --->   Operation 1617 'and' 'sel_tmp275' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1618 [1/2] (0.00ns)   --->   "%empty_38 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1618 'read' 'empty_38' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_59 : Operation 1619 [1/1] (0.00ns)   --->   "%input_data_val23 = extractvalue { float, i1 } %empty_38, 0"   --->   Operation 1619 'extractvalue' 'input_data_val23' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1620 [1/1] (5.54ns)   --->   "%d_assign_22 = fpext float %input_data_val23 to double" [main.cpp:24]   --->   Operation 1620 'fpext' 'd_assign_22' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1621 [1/1] (0.00ns)   --->   "%ireg_V_22 = bitcast double %d_assign_22 to i64" [main.cpp:24]   --->   Operation 1621 'bitcast' 'ireg_V_22' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1622 [1/1] (0.00ns)   --->   "%tmp_194 = trunc i64 %ireg_V_22 to i63" [main.cpp:24]   --->   Operation 1622 'trunc' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1623 [1/1] (0.00ns)   --->   "%tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_22, i32 63)" [main.cpp:24]   --->   Operation 1623 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1624 [1/1] (0.00ns)   --->   "%p_Result_1_22 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_22, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1624 'partselect' 'p_Result_1_22' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_196 = trunc i64 %ireg_V_22 to i52" [main.cpp:24]   --->   Operation 1625 'trunc' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1626 [1/1] (2.78ns)   --->   "%tmp_9_22 = icmp eq i63 %tmp_194, 0" [main.cpp:24]   --->   Operation 1626 'icmp' 'tmp_9_22' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1627 [1/1] (3.25ns)   --->   "store i32 %tmp_23_19, i32* %dataOut_V_addr_85, align 4" [main.cpp:39]   --->   Operation 1627 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_59 : Operation 1628 [1/1] (0.00ns)   --->   "%OP1_V_20_cast = sext i32 %tmp_16_20 to i48" [main.cpp:39]   --->   Operation 1628 'sext' 'OP1_V_20_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1629 [1/1] (8.51ns)   --->   "%p_Val2_3_20 = mul i48 %OP1_V_20_cast, %OP1_V_4_20_cast" [main.cpp:39]   --->   Operation 1629 'mul' 'p_Val2_3_20' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1630 [1/1] (0.00ns)   --->   "%tmp_23_20 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_20, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1630 'partselect' 'tmp_23_20' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1631 [1/1] (3.25ns)   --->   "store i32 %tmp_26_19, i32* %dataOut_V_addr_117, align 4" [main.cpp:44]   --->   Operation 1631 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_59 : Operation 1632 [1/1] (0.00ns)   --->   "%OP1_V_2_19_cast = sext i32 %tmp_26_19 to i48" [main.cpp:49]   --->   Operation 1632 'sext' 'OP1_V_2_19_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1633 [1/1] (8.51ns)   --->   "%p_Val2_5_19 = mul i48 %OP1_V_2_19_cast, %OP1_V_4_19_cast" [main.cpp:49]   --->   Operation 1633 'mul' 'p_Val2_5_19' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_29_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_19, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1634 'partselect' 'tmp_29_19' <Predicate = true> <Delay = 0.00>

State 60 <SV = 59> <Delay = 8.51>
ST_60 : Operation 1635 [1/1] (0.00ns)   --->   "%dataOut_V_addr_21 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 105" [main.cpp:29]   --->   Operation 1635 'getelementptr' 'dataOut_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1636 [1/1] (0.00ns)   --->   "%dataOut_V_addr_149 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 104" [main.cpp:49]   --->   Operation 1636 'getelementptr' 'dataOut_V_addr_149' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_21)   --->   "%tmp_20_21 = shl i32 %tmp_191, %sh_amt_21_cast" [main.cpp:24]   --->   Operation 1637 'shl' 'tmp_20_21' <Predicate = (sel_tmp275)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1638 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_21 = select i1 %sel_tmp275, i32 %tmp_20_21, i32 %sel_tmp273" [main.cpp:24]   --->   Operation 1638 'select' 'dataIn_V_load_4_21' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1639 [1/1] (0.00ns)   --->   "%tmp_4_22 = zext i11 %p_Result_1_22 to i12" [main.cpp:24]   --->   Operation 1639 'zext' 'tmp_4_22' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_38 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_196)" [main.cpp:24]   --->   Operation 1640 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1641 [1/1] (0.00ns)   --->   "%p_Result_10_22 = zext i53 %tmp_38 to i54" [main.cpp:24]   --->   Operation 1641 'zext' 'p_Result_10_22' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1642 [1/1] (3.23ns)   --->   "%man_V_1_22 = sub i54 0, %p_Result_10_22" [main.cpp:24]   --->   Operation 1642 'sub' 'man_V_1_22' <Predicate = (tmp_195)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1643 [1/1] (0.94ns)   --->   "%man_V_2_22 = select i1 %tmp_195, i54 %man_V_1_22, i54 %p_Result_10_22" [main.cpp:24]   --->   Operation 1643 'select' 'man_V_2_22' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1644 [1/1] (1.54ns)   --->   "%F2_22 = sub i12 1075, %tmp_4_22" [main.cpp:24]   --->   Operation 1644 'sub' 'F2_22' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1645 [1/1] (1.99ns)   --->   "%tmp_1_22 = icmp sgt i12 %F2_22, 16" [main.cpp:24]   --->   Operation 1645 'icmp' 'tmp_1_22' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1646 [1/1] (1.54ns)   --->   "%tmp_3_22 = add i12 -16, %F2_22" [main.cpp:24]   --->   Operation 1646 'add' 'tmp_3_22' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1647 [1/1] (1.54ns)   --->   "%tmp_5_22 = sub i12 16, %F2_22" [main.cpp:24]   --->   Operation 1647 'sub' 'tmp_5_22' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1648 [1/1] (0.69ns)   --->   "%sh_amt_22 = select i1 %tmp_1_22, i12 %tmp_3_22, i12 %tmp_5_22" [main.cpp:24]   --->   Operation 1648 'select' 'sh_amt_22' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1649 [1/1] (1.99ns)   --->   "%tmp_6_22 = icmp eq i12 %F2_22, 16" [main.cpp:24]   --->   Operation 1649 'icmp' 'tmp_6_22' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1650 [1/1] (0.00ns)   --->   "%tmp_197 = trunc i54 %man_V_2_22 to i32" [main.cpp:24]   --->   Operation 1650 'trunc' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1651 [1/1] (0.00ns)   --->   "%tmp_198 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_22, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1651 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1652 [1/1] (1.48ns)   --->   "%icmp23 = icmp eq i7 %tmp_198, 0" [main.cpp:24]   --->   Operation 1652 'icmp' 'icmp23' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1653 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_20, i32* %dataOut_V_addr_21, align 4" [main.cpp:29]   --->   Operation 1653 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_60 : Operation 1654 [1/1] (0.00ns)   --->   "%OP1_V_1_20_cast = sext i32 %tmp_23_20 to i48" [main.cpp:44]   --->   Operation 1654 'sext' 'OP1_V_1_20_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1655 [1/1] (8.51ns)   --->   "%p_Val2_4_20 = mul i48 %OP1_V_1_20_cast, %OP1_V_4_20_cast" [main.cpp:44]   --->   Operation 1655 'mul' 'p_Val2_4_20' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp_26_20 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_20, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1656 'partselect' 'tmp_26_20' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1657 [1/1] (3.25ns)   --->   "store i32 %tmp_29_19, i32* %dataOut_V_addr_149, align 4" [main.cpp:49]   --->   Operation 1657 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 61 <SV = 60> <Delay = 8.51>
ST_61 : Operation 1658 [1/1] (0.00ns)   --->   "%dataOut_V_addr_54 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 106" [main.cpp:34]   --->   Operation 1658 'getelementptr' 'dataOut_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1659 [1/1] (0.00ns)   --->   "%dataOut_V_addr_86 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 107" [main.cpp:39]   --->   Operation 1659 'getelementptr' 'dataOut_V_addr_86' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1660 [1/1] (0.00ns)   --->   "%sh_amt_22_cast = sext i12 %sh_amt_22 to i32" [main.cpp:24]   --->   Operation 1660 'sext' 'sh_amt_22_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1661 [1/1] (1.99ns)   --->   "%tmp_11_22 = icmp ult i12 %sh_amt_22, 54" [main.cpp:24]   --->   Operation 1661 'icmp' 'tmp_11_22' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp285)   --->   "%tmp_17_22 = zext i32 %sh_amt_22_cast to i54" [main.cpp:24]   --->   Operation 1662 'zext' 'tmp_17_22' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp285)   --->   "%tmp_18_22 = ashr i54 %man_V_2_22, %tmp_17_22" [main.cpp:24]   --->   Operation 1663 'ashr' 'tmp_18_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp285)   --->   "%tmp_199 = trunc i54 %tmp_18_22 to i32" [main.cpp:24]   --->   Operation 1664 'trunc' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp283)   --->   "%storemerge_22 = select i1 %tmp_195, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1665 'select' 'storemerge_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp283)   --->   "%sel_tmp276 = xor i1 %tmp_9_22, true" [main.cpp:24]   --->   Operation 1666 'xor' 'sel_tmp276' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp283)   --->   "%sel_tmp277 = and i1 %tmp_6_22, %sel_tmp276" [main.cpp:24]   --->   Operation 1667 'and' 'sel_tmp277' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp283)   --->   "%sel_tmp278 = select i1 %sel_tmp277, i32 %tmp_197, i32 0" [main.cpp:24]   --->   Operation 1668 'select' 'sel_tmp278' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 1669 [1/1] (0.97ns)   --->   "%sel_tmp558_demorgan = or i1 %tmp_9_22, %tmp_6_22" [main.cpp:24]   --->   Operation 1669 'or' 'sel_tmp558_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp280)   --->   "%sel_tmp279 = xor i1 %sel_tmp558_demorgan, true" [main.cpp:24]   --->   Operation 1670 'xor' 'sel_tmp279' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1671 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp280 = and i1 %tmp_1_22, %sel_tmp279" [main.cpp:24]   --->   Operation 1671 'and' 'sel_tmp280' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp283)   --->   "%sel_tmp281 = xor i1 %tmp_11_22, true" [main.cpp:24]   --->   Operation 1672 'xor' 'sel_tmp281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp283)   --->   "%sel_tmp282 = and i1 %sel_tmp280, %sel_tmp281" [main.cpp:24]   --->   Operation 1673 'and' 'sel_tmp282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1674 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp283 = select i1 %sel_tmp282, i32 %storemerge_22, i32 %sel_tmp278" [main.cpp:24]   --->   Operation 1674 'select' 'sel_tmp283' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp285)   --->   "%sel_tmp284 = and i1 %sel_tmp280, %tmp_11_22" [main.cpp:24]   --->   Operation 1675 'and' 'sel_tmp284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1676 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp285 = select i1 %sel_tmp284, i32 %tmp_199, i32 %sel_tmp283" [main.cpp:24]   --->   Operation 1676 'select' 'sel_tmp285' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%sel_tmp573_demorgan = or i1 %sel_tmp558_demorgan, %tmp_1_22" [main.cpp:24]   --->   Operation 1677 'or' 'sel_tmp573_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%sel_tmp286 = xor i1 %sel_tmp573_demorgan, true" [main.cpp:24]   --->   Operation 1678 'xor' 'sel_tmp286' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1679 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp287 = and i1 %icmp23, %sel_tmp286" [main.cpp:24]   --->   Operation 1679 'and' 'sel_tmp287' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1680 [2/2] (0.00ns)   --->   "%empty_39 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1680 'read' 'empty_39' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_61 : Operation 1681 [1/1] (3.25ns)   --->   "store i32 %tmp_16_20, i32* %dataOut_V_addr_54, align 4" [main.cpp:34]   --->   Operation 1681 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_61 : Operation 1682 [1/1] (0.00ns)   --->   "%OP1_V_4_21_cast = sext i32 %dataIn_V_load_4_21 to i48" [main.cpp:34]   --->   Operation 1682 'sext' 'OP1_V_4_21_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1683 [1/1] (8.51ns)   --->   "%p_Val2_2_21 = mul i48 %OP1_V_4_21_cast, %OP1_V_4_21_cast" [main.cpp:34]   --->   Operation 1683 'mul' 'p_Val2_2_21' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1684 [1/1] (0.00ns)   --->   "%tmp_16_21 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_21, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1684 'partselect' 'tmp_16_21' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1685 [1/1] (3.25ns)   --->   "store i32 %tmp_23_20, i32* %dataOut_V_addr_86, align 4" [main.cpp:39]   --->   Operation 1685 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_61 : Operation 1686 [1/1] (0.00ns)   --->   "%OP1_V_2_20_cast = sext i32 %tmp_26_20 to i48" [main.cpp:49]   --->   Operation 1686 'sext' 'OP1_V_2_20_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1687 [1/1] (8.51ns)   --->   "%p_Val2_5_20 = mul i48 %OP1_V_2_20_cast, %OP1_V_4_20_cast" [main.cpp:49]   --->   Operation 1687 'mul' 'p_Val2_5_20' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1688 [1/1] (0.00ns)   --->   "%tmp_29_20 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_20, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1688 'partselect' 'tmp_29_20' <Predicate = true> <Delay = 0.00>

State 62 <SV = 61> <Delay = 8.51>
ST_62 : Operation 1689 [1/1] (0.00ns)   --->   "%dataOut_V_addr_118 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 108" [main.cpp:44]   --->   Operation 1689 'getelementptr' 'dataOut_V_addr_118' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1690 [1/1] (0.00ns)   --->   "%dataOut_V_addr_150 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 109" [main.cpp:49]   --->   Operation 1690 'getelementptr' 'dataOut_V_addr_150' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_22)   --->   "%tmp_20_22 = shl i32 %tmp_197, %sh_amt_22_cast" [main.cpp:24]   --->   Operation 1691 'shl' 'tmp_20_22' <Predicate = (sel_tmp287)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1692 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_22 = select i1 %sel_tmp287, i32 %tmp_20_22, i32 %sel_tmp285" [main.cpp:24]   --->   Operation 1692 'select' 'dataIn_V_load_4_22' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 1693 [1/2] (0.00ns)   --->   "%empty_39 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1693 'read' 'empty_39' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_62 : Operation 1694 [1/1] (0.00ns)   --->   "%input_data_val24 = extractvalue { float, i1 } %empty_39, 0"   --->   Operation 1694 'extractvalue' 'input_data_val24' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1695 [1/1] (5.54ns)   --->   "%d_assign_23 = fpext float %input_data_val24 to double" [main.cpp:24]   --->   Operation 1695 'fpext' 'd_assign_23' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1696 [1/1] (0.00ns)   --->   "%ireg_V_23 = bitcast double %d_assign_23 to i64" [main.cpp:24]   --->   Operation 1696 'bitcast' 'ireg_V_23' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1697 [1/1] (0.00ns)   --->   "%tmp_200 = trunc i64 %ireg_V_23 to i63" [main.cpp:24]   --->   Operation 1697 'trunc' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_23, i32 63)" [main.cpp:24]   --->   Operation 1698 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1699 [1/1] (0.00ns)   --->   "%p_Result_1_23 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_23, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1699 'partselect' 'p_Result_1_23' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1700 [1/1] (0.00ns)   --->   "%tmp_202 = trunc i64 %ireg_V_23 to i52" [main.cpp:24]   --->   Operation 1700 'trunc' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1701 [1/1] (2.78ns)   --->   "%tmp_9_23 = icmp eq i63 %tmp_200, 0" [main.cpp:24]   --->   Operation 1701 'icmp' 'tmp_9_23' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1702 [1/1] (0.00ns)   --->   "%OP1_V_21_cast = sext i32 %tmp_16_21 to i48" [main.cpp:39]   --->   Operation 1702 'sext' 'OP1_V_21_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1703 [1/1] (8.51ns)   --->   "%p_Val2_3_21 = mul i48 %OP1_V_21_cast, %OP1_V_4_21_cast" [main.cpp:39]   --->   Operation 1703 'mul' 'p_Val2_3_21' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1704 [1/1] (0.00ns)   --->   "%tmp_23_21 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_21, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1704 'partselect' 'tmp_23_21' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1705 [1/1] (3.25ns)   --->   "store i32 %tmp_26_20, i32* %dataOut_V_addr_118, align 4" [main.cpp:44]   --->   Operation 1705 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_62 : Operation 1706 [1/1] (3.25ns)   --->   "store i32 %tmp_29_20, i32* %dataOut_V_addr_150, align 4" [main.cpp:49]   --->   Operation 1706 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 63 <SV = 62> <Delay = 8.51>
ST_63 : Operation 1707 [1/1] (0.00ns)   --->   "%dataOut_V_addr_22 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 110" [main.cpp:29]   --->   Operation 1707 'getelementptr' 'dataOut_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1708 [1/1] (0.00ns)   --->   "%dataOut_V_addr_55 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 111" [main.cpp:34]   --->   Operation 1708 'getelementptr' 'dataOut_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1709 [1/1] (0.00ns)   --->   "%tmp_4_23 = zext i11 %p_Result_1_23 to i12" [main.cpp:24]   --->   Operation 1709 'zext' 'tmp_4_23' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1710 [1/1] (0.00ns)   --->   "%tmp_39 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_202)" [main.cpp:24]   --->   Operation 1710 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1711 [1/1] (0.00ns)   --->   "%p_Result_10_23 = zext i53 %tmp_39 to i54" [main.cpp:24]   --->   Operation 1711 'zext' 'p_Result_10_23' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1712 [1/1] (3.23ns)   --->   "%man_V_1_23 = sub i54 0, %p_Result_10_23" [main.cpp:24]   --->   Operation 1712 'sub' 'man_V_1_23' <Predicate = (tmp_201)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1713 [1/1] (0.94ns)   --->   "%man_V_2_23 = select i1 %tmp_201, i54 %man_V_1_23, i54 %p_Result_10_23" [main.cpp:24]   --->   Operation 1713 'select' 'man_V_2_23' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 1714 [1/1] (1.54ns)   --->   "%F2_23 = sub i12 1075, %tmp_4_23" [main.cpp:24]   --->   Operation 1714 'sub' 'F2_23' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1715 [1/1] (1.99ns)   --->   "%tmp_1_23 = icmp sgt i12 %F2_23, 16" [main.cpp:24]   --->   Operation 1715 'icmp' 'tmp_1_23' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1716 [1/1] (1.54ns)   --->   "%tmp_3_23 = add i12 -16, %F2_23" [main.cpp:24]   --->   Operation 1716 'add' 'tmp_3_23' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1717 [1/1] (1.54ns)   --->   "%tmp_5_23 = sub i12 16, %F2_23" [main.cpp:24]   --->   Operation 1717 'sub' 'tmp_5_23' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1718 [1/1] (0.69ns)   --->   "%sh_amt_23 = select i1 %tmp_1_23, i12 %tmp_3_23, i12 %tmp_5_23" [main.cpp:24]   --->   Operation 1718 'select' 'sh_amt_23' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 1719 [1/1] (1.99ns)   --->   "%tmp_6_23 = icmp eq i12 %F2_23, 16" [main.cpp:24]   --->   Operation 1719 'icmp' 'tmp_6_23' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1720 [1/1] (0.00ns)   --->   "%tmp_203 = trunc i54 %man_V_2_23 to i32" [main.cpp:24]   --->   Operation 1720 'trunc' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1721 [1/1] (0.00ns)   --->   "%tmp_204 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_23, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1721 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1722 [1/1] (1.48ns)   --->   "%icmp24 = icmp eq i7 %tmp_204, 0" [main.cpp:24]   --->   Operation 1722 'icmp' 'icmp24' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1723 [2/2] (0.00ns)   --->   "%empty_40 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1723 'read' 'empty_40' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_63 : Operation 1724 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_21, i32* %dataOut_V_addr_22, align 4" [main.cpp:29]   --->   Operation 1724 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_63 : Operation 1725 [1/1] (3.25ns)   --->   "store i32 %tmp_16_21, i32* %dataOut_V_addr_55, align 4" [main.cpp:34]   --->   Operation 1725 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_63 : Operation 1726 [1/1] (0.00ns)   --->   "%OP1_V_4_22_cast = sext i32 %dataIn_V_load_4_22 to i48" [main.cpp:34]   --->   Operation 1726 'sext' 'OP1_V_4_22_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1727 [1/1] (8.51ns)   --->   "%p_Val2_2_22 = mul i48 %OP1_V_4_22_cast, %OP1_V_4_22_cast" [main.cpp:34]   --->   Operation 1727 'mul' 'p_Val2_2_22' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1728 [1/1] (0.00ns)   --->   "%tmp_16_22 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_22, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1728 'partselect' 'tmp_16_22' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1729 [1/1] (0.00ns)   --->   "%OP1_V_1_21_cast = sext i32 %tmp_23_21 to i48" [main.cpp:44]   --->   Operation 1729 'sext' 'OP1_V_1_21_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1730 [1/1] (8.51ns)   --->   "%p_Val2_4_21 = mul i48 %OP1_V_1_21_cast, %OP1_V_4_21_cast" [main.cpp:44]   --->   Operation 1730 'mul' 'p_Val2_4_21' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1731 [1/1] (0.00ns)   --->   "%tmp_26_21 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_21, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1731 'partselect' 'tmp_26_21' <Predicate = true> <Delay = 0.00>

State 64 <SV = 63> <Delay = 8.51>
ST_64 : Operation 1732 [1/1] (0.00ns)   --->   "%dataOut_V_addr_87 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 112" [main.cpp:39]   --->   Operation 1732 'getelementptr' 'dataOut_V_addr_87' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1733 [1/1] (0.00ns)   --->   "%dataOut_V_addr_119 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 113" [main.cpp:44]   --->   Operation 1733 'getelementptr' 'dataOut_V_addr_119' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1734 [1/1] (0.00ns)   --->   "%sh_amt_23_cast = sext i12 %sh_amt_23 to i32" [main.cpp:24]   --->   Operation 1734 'sext' 'sh_amt_23_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1735 [1/1] (1.99ns)   --->   "%tmp_11_23 = icmp ult i12 %sh_amt_23, 54" [main.cpp:24]   --->   Operation 1735 'icmp' 'tmp_11_23' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp297)   --->   "%tmp_17_23 = zext i32 %sh_amt_23_cast to i54" [main.cpp:24]   --->   Operation 1736 'zext' 'tmp_17_23' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp297)   --->   "%tmp_18_23 = ashr i54 %man_V_2_23, %tmp_17_23" [main.cpp:24]   --->   Operation 1737 'ashr' 'tmp_18_23' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp297)   --->   "%tmp_205 = trunc i54 %tmp_18_23 to i32" [main.cpp:24]   --->   Operation 1738 'trunc' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp295)   --->   "%storemerge_23 = select i1 %tmp_201, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1739 'select' 'storemerge_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp295)   --->   "%sel_tmp288 = xor i1 %tmp_9_23, true" [main.cpp:24]   --->   Operation 1740 'xor' 'sel_tmp288' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp295)   --->   "%sel_tmp289 = and i1 %tmp_6_23, %sel_tmp288" [main.cpp:24]   --->   Operation 1741 'and' 'sel_tmp289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp295)   --->   "%sel_tmp290 = select i1 %sel_tmp289, i32 %tmp_203, i32 0" [main.cpp:24]   --->   Operation 1742 'select' 'sel_tmp290' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 1743 [1/1] (0.97ns)   --->   "%sel_tmp582_demorgan = or i1 %tmp_9_23, %tmp_6_23" [main.cpp:24]   --->   Operation 1743 'or' 'sel_tmp582_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp292)   --->   "%sel_tmp291 = xor i1 %sel_tmp582_demorgan, true" [main.cpp:24]   --->   Operation 1744 'xor' 'sel_tmp291' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1745 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp292 = and i1 %tmp_1_23, %sel_tmp291" [main.cpp:24]   --->   Operation 1745 'and' 'sel_tmp292' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp295)   --->   "%sel_tmp293 = xor i1 %tmp_11_23, true" [main.cpp:24]   --->   Operation 1746 'xor' 'sel_tmp293' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp295)   --->   "%sel_tmp294 = and i1 %sel_tmp292, %sel_tmp293" [main.cpp:24]   --->   Operation 1747 'and' 'sel_tmp294' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1748 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp295 = select i1 %sel_tmp294, i32 %storemerge_23, i32 %sel_tmp290" [main.cpp:24]   --->   Operation 1748 'select' 'sel_tmp295' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp297)   --->   "%sel_tmp296 = and i1 %sel_tmp292, %tmp_11_23" [main.cpp:24]   --->   Operation 1749 'and' 'sel_tmp296' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1750 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp297 = select i1 %sel_tmp296, i32 %tmp_205, i32 %sel_tmp295" [main.cpp:24]   --->   Operation 1750 'select' 'sel_tmp297' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp299)   --->   "%sel_tmp597_demorgan = or i1 %sel_tmp582_demorgan, %tmp_1_23" [main.cpp:24]   --->   Operation 1751 'or' 'sel_tmp597_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp299)   --->   "%sel_tmp298 = xor i1 %sel_tmp597_demorgan, true" [main.cpp:24]   --->   Operation 1752 'xor' 'sel_tmp298' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1753 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp299 = and i1 %icmp24, %sel_tmp298" [main.cpp:24]   --->   Operation 1753 'and' 'sel_tmp299' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1754 [1/2] (0.00ns)   --->   "%empty_40 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1754 'read' 'empty_40' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_64 : Operation 1755 [1/1] (0.00ns)   --->   "%input_data_val25 = extractvalue { float, i1 } %empty_40, 0"   --->   Operation 1755 'extractvalue' 'input_data_val25' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1756 [1/1] (5.54ns)   --->   "%d_assign_24 = fpext float %input_data_val25 to double" [main.cpp:24]   --->   Operation 1756 'fpext' 'd_assign_24' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 1757 [1/1] (0.00ns)   --->   "%ireg_V_24 = bitcast double %d_assign_24 to i64" [main.cpp:24]   --->   Operation 1757 'bitcast' 'ireg_V_24' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1758 [1/1] (0.00ns)   --->   "%tmp_206 = trunc i64 %ireg_V_24 to i63" [main.cpp:24]   --->   Operation 1758 'trunc' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_24, i32 63)" [main.cpp:24]   --->   Operation 1759 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1760 [1/1] (0.00ns)   --->   "%p_Result_1_24 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_24, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1760 'partselect' 'p_Result_1_24' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1761 [1/1] (0.00ns)   --->   "%tmp_208 = trunc i64 %ireg_V_24 to i52" [main.cpp:24]   --->   Operation 1761 'trunc' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1762 [1/1] (2.78ns)   --->   "%tmp_9_24 = icmp eq i63 %tmp_206, 0" [main.cpp:24]   --->   Operation 1762 'icmp' 'tmp_9_24' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1763 [1/1] (3.25ns)   --->   "store i32 %tmp_23_21, i32* %dataOut_V_addr_87, align 4" [main.cpp:39]   --->   Operation 1763 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_64 : Operation 1764 [1/1] (0.00ns)   --->   "%OP1_V_22_cast = sext i32 %tmp_16_22 to i48" [main.cpp:39]   --->   Operation 1764 'sext' 'OP1_V_22_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1765 [1/1] (8.51ns)   --->   "%p_Val2_3_22 = mul i48 %OP1_V_22_cast, %OP1_V_4_22_cast" [main.cpp:39]   --->   Operation 1765 'mul' 'p_Val2_3_22' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp_23_22 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_22, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1766 'partselect' 'tmp_23_22' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1767 [1/1] (3.25ns)   --->   "store i32 %tmp_26_21, i32* %dataOut_V_addr_119, align 4" [main.cpp:44]   --->   Operation 1767 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_64 : Operation 1768 [1/1] (0.00ns)   --->   "%OP1_V_2_21_cast = sext i32 %tmp_26_21 to i48" [main.cpp:49]   --->   Operation 1768 'sext' 'OP1_V_2_21_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1769 [1/1] (8.51ns)   --->   "%p_Val2_5_21 = mul i48 %OP1_V_2_21_cast, %OP1_V_4_21_cast" [main.cpp:49]   --->   Operation 1769 'mul' 'p_Val2_5_21' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_29_21 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_21, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1770 'partselect' 'tmp_29_21' <Predicate = true> <Delay = 0.00>

State 65 <SV = 64> <Delay = 8.51>
ST_65 : Operation 1771 [1/1] (0.00ns)   --->   "%dataOut_V_addr_23 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 115" [main.cpp:29]   --->   Operation 1771 'getelementptr' 'dataOut_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1772 [1/1] (0.00ns)   --->   "%dataOut_V_addr_151 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 114" [main.cpp:49]   --->   Operation 1772 'getelementptr' 'dataOut_V_addr_151' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_23)   --->   "%tmp_20_23 = shl i32 %tmp_203, %sh_amt_23_cast" [main.cpp:24]   --->   Operation 1773 'shl' 'tmp_20_23' <Predicate = (sel_tmp299)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1774 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_23 = select i1 %sel_tmp299, i32 %tmp_20_23, i32 %sel_tmp297" [main.cpp:24]   --->   Operation 1774 'select' 'dataIn_V_load_4_23' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1775 [1/1] (0.00ns)   --->   "%tmp_4_24 = zext i11 %p_Result_1_24 to i12" [main.cpp:24]   --->   Operation 1775 'zext' 'tmp_4_24' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp_40 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_208)" [main.cpp:24]   --->   Operation 1776 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1777 [1/1] (0.00ns)   --->   "%p_Result_10_24 = zext i53 %tmp_40 to i54" [main.cpp:24]   --->   Operation 1777 'zext' 'p_Result_10_24' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1778 [1/1] (3.23ns)   --->   "%man_V_1_24 = sub i54 0, %p_Result_10_24" [main.cpp:24]   --->   Operation 1778 'sub' 'man_V_1_24' <Predicate = (tmp_207)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1779 [1/1] (0.94ns)   --->   "%man_V_2_24 = select i1 %tmp_207, i54 %man_V_1_24, i54 %p_Result_10_24" [main.cpp:24]   --->   Operation 1779 'select' 'man_V_2_24' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1780 [1/1] (1.54ns)   --->   "%F2_24 = sub i12 1075, %tmp_4_24" [main.cpp:24]   --->   Operation 1780 'sub' 'F2_24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1781 [1/1] (1.99ns)   --->   "%tmp_1_24 = icmp sgt i12 %F2_24, 16" [main.cpp:24]   --->   Operation 1781 'icmp' 'tmp_1_24' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1782 [1/1] (1.54ns)   --->   "%tmp_3_24 = add i12 -16, %F2_24" [main.cpp:24]   --->   Operation 1782 'add' 'tmp_3_24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1783 [1/1] (1.54ns)   --->   "%tmp_5_24 = sub i12 16, %F2_24" [main.cpp:24]   --->   Operation 1783 'sub' 'tmp_5_24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1784 [1/1] (0.69ns)   --->   "%sh_amt_24 = select i1 %tmp_1_24, i12 %tmp_3_24, i12 %tmp_5_24" [main.cpp:24]   --->   Operation 1784 'select' 'sh_amt_24' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1785 [1/1] (1.99ns)   --->   "%tmp_6_24 = icmp eq i12 %F2_24, 16" [main.cpp:24]   --->   Operation 1785 'icmp' 'tmp_6_24' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_209 = trunc i54 %man_V_2_24 to i32" [main.cpp:24]   --->   Operation 1786 'trunc' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp_210 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_24, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1787 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1788 [1/1] (1.48ns)   --->   "%icmp25 = icmp eq i7 %tmp_210, 0" [main.cpp:24]   --->   Operation 1788 'icmp' 'icmp25' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1789 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_22, i32* %dataOut_V_addr_23, align 4" [main.cpp:29]   --->   Operation 1789 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_65 : Operation 1790 [1/1] (0.00ns)   --->   "%OP1_V_1_22_cast = sext i32 %tmp_23_22 to i48" [main.cpp:44]   --->   Operation 1790 'sext' 'OP1_V_1_22_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1791 [1/1] (8.51ns)   --->   "%p_Val2_4_22 = mul i48 %OP1_V_1_22_cast, %OP1_V_4_22_cast" [main.cpp:44]   --->   Operation 1791 'mul' 'p_Val2_4_22' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp_26_22 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_22, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1792 'partselect' 'tmp_26_22' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1793 [1/1] (3.25ns)   --->   "store i32 %tmp_29_21, i32* %dataOut_V_addr_151, align 4" [main.cpp:49]   --->   Operation 1793 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 66 <SV = 65> <Delay = 8.51>
ST_66 : Operation 1794 [1/1] (0.00ns)   --->   "%dataOut_V_addr_56 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 116" [main.cpp:34]   --->   Operation 1794 'getelementptr' 'dataOut_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1795 [1/1] (0.00ns)   --->   "%dataOut_V_addr_88 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 117" [main.cpp:39]   --->   Operation 1795 'getelementptr' 'dataOut_V_addr_88' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1796 [1/1] (0.00ns)   --->   "%sh_amt_24_cast = sext i12 %sh_amt_24 to i32" [main.cpp:24]   --->   Operation 1796 'sext' 'sh_amt_24_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1797 [1/1] (1.99ns)   --->   "%tmp_11_24 = icmp ult i12 %sh_amt_24, 54" [main.cpp:24]   --->   Operation 1797 'icmp' 'tmp_11_24' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp309)   --->   "%tmp_17_24 = zext i32 %sh_amt_24_cast to i54" [main.cpp:24]   --->   Operation 1798 'zext' 'tmp_17_24' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp309)   --->   "%tmp_18_24 = ashr i54 %man_V_2_24, %tmp_17_24" [main.cpp:24]   --->   Operation 1799 'ashr' 'tmp_18_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp309)   --->   "%tmp_211 = trunc i54 %tmp_18_24 to i32" [main.cpp:24]   --->   Operation 1800 'trunc' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp307)   --->   "%storemerge_24 = select i1 %tmp_207, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1801 'select' 'storemerge_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp307)   --->   "%sel_tmp300 = xor i1 %tmp_9_24, true" [main.cpp:24]   --->   Operation 1802 'xor' 'sel_tmp300' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp307)   --->   "%sel_tmp301 = and i1 %tmp_6_24, %sel_tmp300" [main.cpp:24]   --->   Operation 1803 'and' 'sel_tmp301' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp307)   --->   "%sel_tmp302 = select i1 %sel_tmp301, i32 %tmp_209, i32 0" [main.cpp:24]   --->   Operation 1804 'select' 'sel_tmp302' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1805 [1/1] (0.97ns)   --->   "%sel_tmp606_demorgan = or i1 %tmp_9_24, %tmp_6_24" [main.cpp:24]   --->   Operation 1805 'or' 'sel_tmp606_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp304)   --->   "%sel_tmp303 = xor i1 %sel_tmp606_demorgan, true" [main.cpp:24]   --->   Operation 1806 'xor' 'sel_tmp303' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1807 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp304 = and i1 %tmp_1_24, %sel_tmp303" [main.cpp:24]   --->   Operation 1807 'and' 'sel_tmp304' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp307)   --->   "%sel_tmp305 = xor i1 %tmp_11_24, true" [main.cpp:24]   --->   Operation 1808 'xor' 'sel_tmp305' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp307)   --->   "%sel_tmp306 = and i1 %sel_tmp304, %sel_tmp305" [main.cpp:24]   --->   Operation 1809 'and' 'sel_tmp306' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1810 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp307 = select i1 %sel_tmp306, i32 %storemerge_24, i32 %sel_tmp302" [main.cpp:24]   --->   Operation 1810 'select' 'sel_tmp307' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp309)   --->   "%sel_tmp308 = and i1 %sel_tmp304, %tmp_11_24" [main.cpp:24]   --->   Operation 1811 'and' 'sel_tmp308' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1812 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp309 = select i1 %sel_tmp308, i32 %tmp_211, i32 %sel_tmp307" [main.cpp:24]   --->   Operation 1812 'select' 'sel_tmp309' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp311)   --->   "%sel_tmp621_demorgan = or i1 %sel_tmp606_demorgan, %tmp_1_24" [main.cpp:24]   --->   Operation 1813 'or' 'sel_tmp621_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp311)   --->   "%sel_tmp310 = xor i1 %sel_tmp621_demorgan, true" [main.cpp:24]   --->   Operation 1814 'xor' 'sel_tmp310' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1815 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp311 = and i1 %icmp25, %sel_tmp310" [main.cpp:24]   --->   Operation 1815 'and' 'sel_tmp311' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1816 [2/2] (0.00ns)   --->   "%empty_41 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1816 'read' 'empty_41' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_66 : Operation 1817 [1/1] (3.25ns)   --->   "store i32 %tmp_16_22, i32* %dataOut_V_addr_56, align 4" [main.cpp:34]   --->   Operation 1817 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_66 : Operation 1818 [1/1] (0.00ns)   --->   "%OP1_V_4_23_cast = sext i32 %dataIn_V_load_4_23 to i48" [main.cpp:34]   --->   Operation 1818 'sext' 'OP1_V_4_23_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1819 [1/1] (8.51ns)   --->   "%p_Val2_2_23 = mul i48 %OP1_V_4_23_cast, %OP1_V_4_23_cast" [main.cpp:34]   --->   Operation 1819 'mul' 'p_Val2_2_23' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1820 [1/1] (0.00ns)   --->   "%tmp_16_23 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_23, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1820 'partselect' 'tmp_16_23' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1821 [1/1] (3.25ns)   --->   "store i32 %tmp_23_22, i32* %dataOut_V_addr_88, align 4" [main.cpp:39]   --->   Operation 1821 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_66 : Operation 1822 [1/1] (0.00ns)   --->   "%OP1_V_2_22_cast = sext i32 %tmp_26_22 to i48" [main.cpp:49]   --->   Operation 1822 'sext' 'OP1_V_2_22_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1823 [1/1] (8.51ns)   --->   "%p_Val2_5_22 = mul i48 %OP1_V_2_22_cast, %OP1_V_4_22_cast" [main.cpp:49]   --->   Operation 1823 'mul' 'p_Val2_5_22' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp_29_22 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_22, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1824 'partselect' 'tmp_29_22' <Predicate = true> <Delay = 0.00>

State 67 <SV = 66> <Delay = 8.51>
ST_67 : Operation 1825 [1/1] (0.00ns)   --->   "%dataOut_V_addr_120 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 118" [main.cpp:44]   --->   Operation 1825 'getelementptr' 'dataOut_V_addr_120' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1826 [1/1] (0.00ns)   --->   "%dataOut_V_addr_152 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 119" [main.cpp:49]   --->   Operation 1826 'getelementptr' 'dataOut_V_addr_152' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_24)   --->   "%tmp_20_24 = shl i32 %tmp_209, %sh_amt_24_cast" [main.cpp:24]   --->   Operation 1827 'shl' 'tmp_20_24' <Predicate = (sel_tmp311)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1828 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_24 = select i1 %sel_tmp311, i32 %tmp_20_24, i32 %sel_tmp309" [main.cpp:24]   --->   Operation 1828 'select' 'dataIn_V_load_4_24' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 1829 [1/2] (0.00ns)   --->   "%empty_41 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1829 'read' 'empty_41' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_67 : Operation 1830 [1/1] (0.00ns)   --->   "%input_data_val26 = extractvalue { float, i1 } %empty_41, 0"   --->   Operation 1830 'extractvalue' 'input_data_val26' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1831 [1/1] (5.54ns)   --->   "%d_assign_25 = fpext float %input_data_val26 to double" [main.cpp:24]   --->   Operation 1831 'fpext' 'd_assign_25' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 1832 [1/1] (0.00ns)   --->   "%ireg_V_25 = bitcast double %d_assign_25 to i64" [main.cpp:24]   --->   Operation 1832 'bitcast' 'ireg_V_25' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1833 [1/1] (0.00ns)   --->   "%tmp_212 = trunc i64 %ireg_V_25 to i63" [main.cpp:24]   --->   Operation 1833 'trunc' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_25, i32 63)" [main.cpp:24]   --->   Operation 1834 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1835 [1/1] (0.00ns)   --->   "%p_Result_1_25 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_25, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1835 'partselect' 'p_Result_1_25' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1836 [1/1] (0.00ns)   --->   "%tmp_214 = trunc i64 %ireg_V_25 to i52" [main.cpp:24]   --->   Operation 1836 'trunc' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1837 [1/1] (2.78ns)   --->   "%tmp_9_25 = icmp eq i63 %tmp_212, 0" [main.cpp:24]   --->   Operation 1837 'icmp' 'tmp_9_25' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1838 [1/1] (0.00ns)   --->   "%OP1_V_23_cast = sext i32 %tmp_16_23 to i48" [main.cpp:39]   --->   Operation 1838 'sext' 'OP1_V_23_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1839 [1/1] (8.51ns)   --->   "%p_Val2_3_23 = mul i48 %OP1_V_23_cast, %OP1_V_4_23_cast" [main.cpp:39]   --->   Operation 1839 'mul' 'p_Val2_3_23' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1840 [1/1] (0.00ns)   --->   "%tmp_23_23 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_23, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1840 'partselect' 'tmp_23_23' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1841 [1/1] (3.25ns)   --->   "store i32 %tmp_26_22, i32* %dataOut_V_addr_120, align 4" [main.cpp:44]   --->   Operation 1841 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_67 : Operation 1842 [1/1] (3.25ns)   --->   "store i32 %tmp_29_22, i32* %dataOut_V_addr_152, align 4" [main.cpp:49]   --->   Operation 1842 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 68 <SV = 67> <Delay = 8.51>
ST_68 : Operation 1843 [1/1] (0.00ns)   --->   "%dataOut_V_addr_24 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 120" [main.cpp:29]   --->   Operation 1843 'getelementptr' 'dataOut_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1844 [1/1] (0.00ns)   --->   "%dataOut_V_addr_57 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 121" [main.cpp:34]   --->   Operation 1844 'getelementptr' 'dataOut_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1845 [1/1] (0.00ns)   --->   "%tmp_4_25 = zext i11 %p_Result_1_25 to i12" [main.cpp:24]   --->   Operation 1845 'zext' 'tmp_4_25' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1846 [1/1] (0.00ns)   --->   "%tmp_41 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_214)" [main.cpp:24]   --->   Operation 1846 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1847 [1/1] (0.00ns)   --->   "%p_Result_10_25 = zext i53 %tmp_41 to i54" [main.cpp:24]   --->   Operation 1847 'zext' 'p_Result_10_25' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1848 [1/1] (3.23ns)   --->   "%man_V_1_25 = sub i54 0, %p_Result_10_25" [main.cpp:24]   --->   Operation 1848 'sub' 'man_V_1_25' <Predicate = (tmp_213)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1849 [1/1] (0.94ns)   --->   "%man_V_2_25 = select i1 %tmp_213, i54 %man_V_1_25, i54 %p_Result_10_25" [main.cpp:24]   --->   Operation 1849 'select' 'man_V_2_25' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1850 [1/1] (1.54ns)   --->   "%F2_25 = sub i12 1075, %tmp_4_25" [main.cpp:24]   --->   Operation 1850 'sub' 'F2_25' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1851 [1/1] (1.99ns)   --->   "%tmp_1_25 = icmp sgt i12 %F2_25, 16" [main.cpp:24]   --->   Operation 1851 'icmp' 'tmp_1_25' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1852 [1/1] (1.54ns)   --->   "%tmp_3_25 = add i12 -16, %F2_25" [main.cpp:24]   --->   Operation 1852 'add' 'tmp_3_25' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1853 [1/1] (1.54ns)   --->   "%tmp_5_25 = sub i12 16, %F2_25" [main.cpp:24]   --->   Operation 1853 'sub' 'tmp_5_25' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1854 [1/1] (0.69ns)   --->   "%sh_amt_25 = select i1 %tmp_1_25, i12 %tmp_3_25, i12 %tmp_5_25" [main.cpp:24]   --->   Operation 1854 'select' 'sh_amt_25' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1855 [1/1] (1.99ns)   --->   "%tmp_6_25 = icmp eq i12 %F2_25, 16" [main.cpp:24]   --->   Operation 1855 'icmp' 'tmp_6_25' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1856 [1/1] (0.00ns)   --->   "%tmp_215 = trunc i54 %man_V_2_25 to i32" [main.cpp:24]   --->   Operation 1856 'trunc' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1857 [1/1] (0.00ns)   --->   "%tmp_216 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_25, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1857 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1858 [1/1] (1.48ns)   --->   "%icmp26 = icmp eq i7 %tmp_216, 0" [main.cpp:24]   --->   Operation 1858 'icmp' 'icmp26' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1859 [2/2] (0.00ns)   --->   "%empty_42 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1859 'read' 'empty_42' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_68 : Operation 1860 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_23, i32* %dataOut_V_addr_24, align 4" [main.cpp:29]   --->   Operation 1860 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_68 : Operation 1861 [1/1] (3.25ns)   --->   "store i32 %tmp_16_23, i32* %dataOut_V_addr_57, align 4" [main.cpp:34]   --->   Operation 1861 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_68 : Operation 1862 [1/1] (0.00ns)   --->   "%OP1_V_4_24_cast = sext i32 %dataIn_V_load_4_24 to i48" [main.cpp:34]   --->   Operation 1862 'sext' 'OP1_V_4_24_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1863 [1/1] (8.51ns)   --->   "%p_Val2_2_24 = mul i48 %OP1_V_4_24_cast, %OP1_V_4_24_cast" [main.cpp:34]   --->   Operation 1863 'mul' 'p_Val2_2_24' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_16_24 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_24, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1864 'partselect' 'tmp_16_24' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1865 [1/1] (0.00ns)   --->   "%OP1_V_1_23_cast = sext i32 %tmp_23_23 to i48" [main.cpp:44]   --->   Operation 1865 'sext' 'OP1_V_1_23_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1866 [1/1] (8.51ns)   --->   "%p_Val2_4_23 = mul i48 %OP1_V_1_23_cast, %OP1_V_4_23_cast" [main.cpp:44]   --->   Operation 1866 'mul' 'p_Val2_4_23' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1867 [1/1] (0.00ns)   --->   "%tmp_26_23 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_23, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1867 'partselect' 'tmp_26_23' <Predicate = true> <Delay = 0.00>

State 69 <SV = 68> <Delay = 8.51>
ST_69 : Operation 1868 [1/1] (0.00ns)   --->   "%dataOut_V_addr_89 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 122" [main.cpp:39]   --->   Operation 1868 'getelementptr' 'dataOut_V_addr_89' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1869 [1/1] (0.00ns)   --->   "%dataOut_V_addr_121 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 123" [main.cpp:44]   --->   Operation 1869 'getelementptr' 'dataOut_V_addr_121' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1870 [1/1] (0.00ns)   --->   "%sh_amt_25_cast = sext i12 %sh_amt_25 to i32" [main.cpp:24]   --->   Operation 1870 'sext' 'sh_amt_25_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1871 [1/1] (1.99ns)   --->   "%tmp_11_25 = icmp ult i12 %sh_amt_25, 54" [main.cpp:24]   --->   Operation 1871 'icmp' 'tmp_11_25' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp321)   --->   "%tmp_17_25 = zext i32 %sh_amt_25_cast to i54" [main.cpp:24]   --->   Operation 1872 'zext' 'tmp_17_25' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp321)   --->   "%tmp_18_25 = ashr i54 %man_V_2_25, %tmp_17_25" [main.cpp:24]   --->   Operation 1873 'ashr' 'tmp_18_25' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp321)   --->   "%tmp_217 = trunc i54 %tmp_18_25 to i32" [main.cpp:24]   --->   Operation 1874 'trunc' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp319)   --->   "%storemerge_25 = select i1 %tmp_213, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1875 'select' 'storemerge_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp319)   --->   "%sel_tmp312 = xor i1 %tmp_9_25, true" [main.cpp:24]   --->   Operation 1876 'xor' 'sel_tmp312' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp319)   --->   "%sel_tmp313 = and i1 %tmp_6_25, %sel_tmp312" [main.cpp:24]   --->   Operation 1877 'and' 'sel_tmp313' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp319)   --->   "%sel_tmp314 = select i1 %sel_tmp313, i32 %tmp_215, i32 0" [main.cpp:24]   --->   Operation 1878 'select' 'sel_tmp314' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1879 [1/1] (0.97ns)   --->   "%sel_tmp630_demorgan = or i1 %tmp_9_25, %tmp_6_25" [main.cpp:24]   --->   Operation 1879 'or' 'sel_tmp630_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp316)   --->   "%sel_tmp315 = xor i1 %sel_tmp630_demorgan, true" [main.cpp:24]   --->   Operation 1880 'xor' 'sel_tmp315' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1881 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp316 = and i1 %tmp_1_25, %sel_tmp315" [main.cpp:24]   --->   Operation 1881 'and' 'sel_tmp316' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp319)   --->   "%sel_tmp317 = xor i1 %tmp_11_25, true" [main.cpp:24]   --->   Operation 1882 'xor' 'sel_tmp317' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp319)   --->   "%sel_tmp318 = and i1 %sel_tmp316, %sel_tmp317" [main.cpp:24]   --->   Operation 1883 'and' 'sel_tmp318' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1884 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp319 = select i1 %sel_tmp318, i32 %storemerge_25, i32 %sel_tmp314" [main.cpp:24]   --->   Operation 1884 'select' 'sel_tmp319' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp321)   --->   "%sel_tmp320 = and i1 %sel_tmp316, %tmp_11_25" [main.cpp:24]   --->   Operation 1885 'and' 'sel_tmp320' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1886 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp321 = select i1 %sel_tmp320, i32 %tmp_217, i32 %sel_tmp319" [main.cpp:24]   --->   Operation 1886 'select' 'sel_tmp321' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp323)   --->   "%sel_tmp645_demorgan = or i1 %sel_tmp630_demorgan, %tmp_1_25" [main.cpp:24]   --->   Operation 1887 'or' 'sel_tmp645_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp323)   --->   "%sel_tmp322 = xor i1 %sel_tmp645_demorgan, true" [main.cpp:24]   --->   Operation 1888 'xor' 'sel_tmp322' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1889 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp323 = and i1 %icmp26, %sel_tmp322" [main.cpp:24]   --->   Operation 1889 'and' 'sel_tmp323' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1890 [1/2] (0.00ns)   --->   "%empty_42 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1890 'read' 'empty_42' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_69 : Operation 1891 [1/1] (0.00ns)   --->   "%input_data_val27 = extractvalue { float, i1 } %empty_42, 0"   --->   Operation 1891 'extractvalue' 'input_data_val27' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1892 [1/1] (5.54ns)   --->   "%d_assign_26 = fpext float %input_data_val27 to double" [main.cpp:24]   --->   Operation 1892 'fpext' 'd_assign_26' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 1893 [1/1] (0.00ns)   --->   "%ireg_V_26 = bitcast double %d_assign_26 to i64" [main.cpp:24]   --->   Operation 1893 'bitcast' 'ireg_V_26' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1894 [1/1] (0.00ns)   --->   "%tmp_218 = trunc i64 %ireg_V_26 to i63" [main.cpp:24]   --->   Operation 1894 'trunc' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1895 [1/1] (0.00ns)   --->   "%tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_26, i32 63)" [main.cpp:24]   --->   Operation 1895 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1896 [1/1] (0.00ns)   --->   "%p_Result_1_26 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_26, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1896 'partselect' 'p_Result_1_26' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_220 = trunc i64 %ireg_V_26 to i52" [main.cpp:24]   --->   Operation 1897 'trunc' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1898 [1/1] (2.78ns)   --->   "%tmp_9_26 = icmp eq i63 %tmp_218, 0" [main.cpp:24]   --->   Operation 1898 'icmp' 'tmp_9_26' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1899 [1/1] (3.25ns)   --->   "store i32 %tmp_23_23, i32* %dataOut_V_addr_89, align 4" [main.cpp:39]   --->   Operation 1899 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_69 : Operation 1900 [1/1] (0.00ns)   --->   "%OP1_V_24_cast = sext i32 %tmp_16_24 to i48" [main.cpp:39]   --->   Operation 1900 'sext' 'OP1_V_24_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1901 [1/1] (8.51ns)   --->   "%p_Val2_3_24 = mul i48 %OP1_V_24_cast, %OP1_V_4_24_cast" [main.cpp:39]   --->   Operation 1901 'mul' 'p_Val2_3_24' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_23_24 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_24, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1902 'partselect' 'tmp_23_24' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1903 [1/1] (3.25ns)   --->   "store i32 %tmp_26_23, i32* %dataOut_V_addr_121, align 4" [main.cpp:44]   --->   Operation 1903 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_69 : Operation 1904 [1/1] (0.00ns)   --->   "%OP1_V_2_23_cast = sext i32 %tmp_26_23 to i48" [main.cpp:49]   --->   Operation 1904 'sext' 'OP1_V_2_23_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1905 [1/1] (8.51ns)   --->   "%p_Val2_5_23 = mul i48 %OP1_V_2_23_cast, %OP1_V_4_23_cast" [main.cpp:49]   --->   Operation 1905 'mul' 'p_Val2_5_23' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1906 [1/1] (0.00ns)   --->   "%tmp_29_23 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_23, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1906 'partselect' 'tmp_29_23' <Predicate = true> <Delay = 0.00>

State 70 <SV = 69> <Delay = 8.51>
ST_70 : Operation 1907 [1/1] (0.00ns)   --->   "%dataOut_V_addr_25 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 125" [main.cpp:29]   --->   Operation 1907 'getelementptr' 'dataOut_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1908 [1/1] (0.00ns)   --->   "%dataOut_V_addr_153 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 124" [main.cpp:49]   --->   Operation 1908 'getelementptr' 'dataOut_V_addr_153' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_25)   --->   "%tmp_20_25 = shl i32 %tmp_215, %sh_amt_25_cast" [main.cpp:24]   --->   Operation 1909 'shl' 'tmp_20_25' <Predicate = (sel_tmp323)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1910 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_25 = select i1 %sel_tmp323, i32 %tmp_20_25, i32 %sel_tmp321" [main.cpp:24]   --->   Operation 1910 'select' 'dataIn_V_load_4_25' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 1911 [1/1] (0.00ns)   --->   "%tmp_4_26 = zext i11 %p_Result_1_26 to i12" [main.cpp:24]   --->   Operation 1911 'zext' 'tmp_4_26' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1912 [1/1] (0.00ns)   --->   "%tmp_42 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_220)" [main.cpp:24]   --->   Operation 1912 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1913 [1/1] (0.00ns)   --->   "%p_Result_10_26 = zext i53 %tmp_42 to i54" [main.cpp:24]   --->   Operation 1913 'zext' 'p_Result_10_26' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1914 [1/1] (3.23ns)   --->   "%man_V_1_26 = sub i54 0, %p_Result_10_26" [main.cpp:24]   --->   Operation 1914 'sub' 'man_V_1_26' <Predicate = (tmp_219)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1915 [1/1] (0.94ns)   --->   "%man_V_2_26 = select i1 %tmp_219, i54 %man_V_1_26, i54 %p_Result_10_26" [main.cpp:24]   --->   Operation 1915 'select' 'man_V_2_26' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 1916 [1/1] (1.54ns)   --->   "%F2_26 = sub i12 1075, %tmp_4_26" [main.cpp:24]   --->   Operation 1916 'sub' 'F2_26' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1917 [1/1] (1.99ns)   --->   "%tmp_1_26 = icmp sgt i12 %F2_26, 16" [main.cpp:24]   --->   Operation 1917 'icmp' 'tmp_1_26' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1918 [1/1] (1.54ns)   --->   "%tmp_3_26 = add i12 -16, %F2_26" [main.cpp:24]   --->   Operation 1918 'add' 'tmp_3_26' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1919 [1/1] (1.54ns)   --->   "%tmp_5_26 = sub i12 16, %F2_26" [main.cpp:24]   --->   Operation 1919 'sub' 'tmp_5_26' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1920 [1/1] (0.69ns)   --->   "%sh_amt_26 = select i1 %tmp_1_26, i12 %tmp_3_26, i12 %tmp_5_26" [main.cpp:24]   --->   Operation 1920 'select' 'sh_amt_26' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 1921 [1/1] (1.99ns)   --->   "%tmp_6_26 = icmp eq i12 %F2_26, 16" [main.cpp:24]   --->   Operation 1921 'icmp' 'tmp_6_26' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1922 [1/1] (0.00ns)   --->   "%tmp_221 = trunc i54 %man_V_2_26 to i32" [main.cpp:24]   --->   Operation 1922 'trunc' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1923 [1/1] (0.00ns)   --->   "%tmp_222 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_26, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1923 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1924 [1/1] (1.48ns)   --->   "%icmp27 = icmp eq i7 %tmp_222, 0" [main.cpp:24]   --->   Operation 1924 'icmp' 'icmp27' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1925 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_24, i32* %dataOut_V_addr_25, align 4" [main.cpp:29]   --->   Operation 1925 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_70 : Operation 1926 [1/1] (0.00ns)   --->   "%OP1_V_1_24_cast = sext i32 %tmp_23_24 to i48" [main.cpp:44]   --->   Operation 1926 'sext' 'OP1_V_1_24_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1927 [1/1] (8.51ns)   --->   "%p_Val2_4_24 = mul i48 %OP1_V_1_24_cast, %OP1_V_4_24_cast" [main.cpp:44]   --->   Operation 1927 'mul' 'p_Val2_4_24' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1928 [1/1] (0.00ns)   --->   "%tmp_26_24 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_24, i32 16, i32 47)" [main.cpp:44]   --->   Operation 1928 'partselect' 'tmp_26_24' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1929 [1/1] (3.25ns)   --->   "store i32 %tmp_29_23, i32* %dataOut_V_addr_153, align 4" [main.cpp:49]   --->   Operation 1929 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 71 <SV = 70> <Delay = 8.51>
ST_71 : Operation 1930 [1/1] (0.00ns)   --->   "%dataOut_V_addr_58 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 126" [main.cpp:34]   --->   Operation 1930 'getelementptr' 'dataOut_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1931 [1/1] (0.00ns)   --->   "%dataOut_V_addr_90 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 127" [main.cpp:39]   --->   Operation 1931 'getelementptr' 'dataOut_V_addr_90' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1932 [1/1] (0.00ns)   --->   "%sh_amt_26_cast = sext i12 %sh_amt_26 to i32" [main.cpp:24]   --->   Operation 1932 'sext' 'sh_amt_26_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1933 [1/1] (1.99ns)   --->   "%tmp_11_26 = icmp ult i12 %sh_amt_26, 54" [main.cpp:24]   --->   Operation 1933 'icmp' 'tmp_11_26' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp333)   --->   "%tmp_17_26 = zext i32 %sh_amt_26_cast to i54" [main.cpp:24]   --->   Operation 1934 'zext' 'tmp_17_26' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp333)   --->   "%tmp_18_26 = ashr i54 %man_V_2_26, %tmp_17_26" [main.cpp:24]   --->   Operation 1935 'ashr' 'tmp_18_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp333)   --->   "%tmp_223 = trunc i54 %tmp_18_26 to i32" [main.cpp:24]   --->   Operation 1936 'trunc' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp331)   --->   "%storemerge_26 = select i1 %tmp_219, i32 -1, i32 0" [main.cpp:24]   --->   Operation 1937 'select' 'storemerge_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp331)   --->   "%sel_tmp324 = xor i1 %tmp_9_26, true" [main.cpp:24]   --->   Operation 1938 'xor' 'sel_tmp324' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp331)   --->   "%sel_tmp325 = and i1 %tmp_6_26, %sel_tmp324" [main.cpp:24]   --->   Operation 1939 'and' 'sel_tmp325' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp331)   --->   "%sel_tmp326 = select i1 %sel_tmp325, i32 %tmp_221, i32 0" [main.cpp:24]   --->   Operation 1940 'select' 'sel_tmp326' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 1941 [1/1] (0.97ns)   --->   "%sel_tmp654_demorgan = or i1 %tmp_9_26, %tmp_6_26" [main.cpp:24]   --->   Operation 1941 'or' 'sel_tmp654_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp328)   --->   "%sel_tmp327 = xor i1 %sel_tmp654_demorgan, true" [main.cpp:24]   --->   Operation 1942 'xor' 'sel_tmp327' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1943 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp328 = and i1 %tmp_1_26, %sel_tmp327" [main.cpp:24]   --->   Operation 1943 'and' 'sel_tmp328' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp331)   --->   "%sel_tmp329 = xor i1 %tmp_11_26, true" [main.cpp:24]   --->   Operation 1944 'xor' 'sel_tmp329' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp331)   --->   "%sel_tmp330 = and i1 %sel_tmp328, %sel_tmp329" [main.cpp:24]   --->   Operation 1945 'and' 'sel_tmp330' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1946 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp331 = select i1 %sel_tmp330, i32 %storemerge_26, i32 %sel_tmp326" [main.cpp:24]   --->   Operation 1946 'select' 'sel_tmp331' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp333)   --->   "%sel_tmp332 = and i1 %sel_tmp328, %tmp_11_26" [main.cpp:24]   --->   Operation 1947 'and' 'sel_tmp332' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1948 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp333 = select i1 %sel_tmp332, i32 %tmp_223, i32 %sel_tmp331" [main.cpp:24]   --->   Operation 1948 'select' 'sel_tmp333' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp335)   --->   "%sel_tmp669_demorgan = or i1 %sel_tmp654_demorgan, %tmp_1_26" [main.cpp:24]   --->   Operation 1949 'or' 'sel_tmp669_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp335)   --->   "%sel_tmp334 = xor i1 %sel_tmp669_demorgan, true" [main.cpp:24]   --->   Operation 1950 'xor' 'sel_tmp334' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1951 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp335 = and i1 %icmp27, %sel_tmp334" [main.cpp:24]   --->   Operation 1951 'and' 'sel_tmp335' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1952 [2/2] (0.00ns)   --->   "%empty_43 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1952 'read' 'empty_43' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_71 : Operation 1953 [1/1] (3.25ns)   --->   "store i32 %tmp_16_24, i32* %dataOut_V_addr_58, align 4" [main.cpp:34]   --->   Operation 1953 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_71 : Operation 1954 [1/1] (0.00ns)   --->   "%OP1_V_4_25_cast = sext i32 %dataIn_V_load_4_25 to i48" [main.cpp:34]   --->   Operation 1954 'sext' 'OP1_V_4_25_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1955 [1/1] (8.51ns)   --->   "%p_Val2_2_25 = mul i48 %OP1_V_4_25_cast, %OP1_V_4_25_cast" [main.cpp:34]   --->   Operation 1955 'mul' 'p_Val2_2_25' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1956 [1/1] (0.00ns)   --->   "%tmp_16_25 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_25, i32 16, i32 47)" [main.cpp:34]   --->   Operation 1956 'partselect' 'tmp_16_25' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1957 [1/1] (3.25ns)   --->   "store i32 %tmp_23_24, i32* %dataOut_V_addr_90, align 4" [main.cpp:39]   --->   Operation 1957 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_71 : Operation 1958 [1/1] (0.00ns)   --->   "%OP1_V_2_24_cast = sext i32 %tmp_26_24 to i48" [main.cpp:49]   --->   Operation 1958 'sext' 'OP1_V_2_24_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1959 [1/1] (8.51ns)   --->   "%p_Val2_5_24 = mul i48 %OP1_V_2_24_cast, %OP1_V_4_24_cast" [main.cpp:49]   --->   Operation 1959 'mul' 'p_Val2_5_24' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1960 [1/1] (0.00ns)   --->   "%tmp_29_24 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_24, i32 16, i32 47)" [main.cpp:49]   --->   Operation 1960 'partselect' 'tmp_29_24' <Predicate = true> <Delay = 0.00>

State 72 <SV = 71> <Delay = 8.51>
ST_72 : Operation 1961 [1/1] (0.00ns)   --->   "%dataOut_V_addr_122 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 128" [main.cpp:44]   --->   Operation 1961 'getelementptr' 'dataOut_V_addr_122' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1962 [1/1] (0.00ns)   --->   "%dataOut_V_addr_154 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 129" [main.cpp:49]   --->   Operation 1962 'getelementptr' 'dataOut_V_addr_154' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_26)   --->   "%tmp_20_26 = shl i32 %tmp_221, %sh_amt_26_cast" [main.cpp:24]   --->   Operation 1963 'shl' 'tmp_20_26' <Predicate = (sel_tmp335)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1964 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_26 = select i1 %sel_tmp335, i32 %tmp_20_26, i32 %sel_tmp333" [main.cpp:24]   --->   Operation 1964 'select' 'dataIn_V_load_4_26' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 1965 [1/2] (0.00ns)   --->   "%empty_43 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1965 'read' 'empty_43' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_72 : Operation 1966 [1/1] (0.00ns)   --->   "%input_data_val28 = extractvalue { float, i1 } %empty_43, 0"   --->   Operation 1966 'extractvalue' 'input_data_val28' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1967 [1/1] (5.54ns)   --->   "%d_assign_27 = fpext float %input_data_val28 to double" [main.cpp:24]   --->   Operation 1967 'fpext' 'd_assign_27' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 1968 [1/1] (0.00ns)   --->   "%ireg_V_27 = bitcast double %d_assign_27 to i64" [main.cpp:24]   --->   Operation 1968 'bitcast' 'ireg_V_27' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1969 [1/1] (0.00ns)   --->   "%tmp_224 = trunc i64 %ireg_V_27 to i63" [main.cpp:24]   --->   Operation 1969 'trunc' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1970 [1/1] (0.00ns)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_27, i32 63)" [main.cpp:24]   --->   Operation 1970 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1971 [1/1] (0.00ns)   --->   "%p_Result_1_27 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_27, i32 52, i32 62)" [main.cpp:24]   --->   Operation 1971 'partselect' 'p_Result_1_27' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1972 [1/1] (0.00ns)   --->   "%tmp_226 = trunc i64 %ireg_V_27 to i52" [main.cpp:24]   --->   Operation 1972 'trunc' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1973 [1/1] (2.78ns)   --->   "%tmp_9_27 = icmp eq i63 %tmp_224, 0" [main.cpp:24]   --->   Operation 1973 'icmp' 'tmp_9_27' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1974 [1/1] (0.00ns)   --->   "%OP1_V_25_cast = sext i32 %tmp_16_25 to i48" [main.cpp:39]   --->   Operation 1974 'sext' 'OP1_V_25_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1975 [1/1] (8.51ns)   --->   "%p_Val2_3_25 = mul i48 %OP1_V_25_cast, %OP1_V_4_25_cast" [main.cpp:39]   --->   Operation 1975 'mul' 'p_Val2_3_25' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1976 [1/1] (0.00ns)   --->   "%tmp_23_25 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_25, i32 16, i32 47)" [main.cpp:39]   --->   Operation 1976 'partselect' 'tmp_23_25' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1977 [1/1] (3.25ns)   --->   "store i32 %tmp_26_24, i32* %dataOut_V_addr_122, align 4" [main.cpp:44]   --->   Operation 1977 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_72 : Operation 1978 [1/1] (3.25ns)   --->   "store i32 %tmp_29_24, i32* %dataOut_V_addr_154, align 4" [main.cpp:49]   --->   Operation 1978 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 73 <SV = 72> <Delay = 8.51>
ST_73 : Operation 1979 [1/1] (0.00ns)   --->   "%dataOut_V_addr_26 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 130" [main.cpp:29]   --->   Operation 1979 'getelementptr' 'dataOut_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1980 [1/1] (0.00ns)   --->   "%dataOut_V_addr_59 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 131" [main.cpp:34]   --->   Operation 1980 'getelementptr' 'dataOut_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1981 [1/1] (0.00ns)   --->   "%tmp_4_27 = zext i11 %p_Result_1_27 to i12" [main.cpp:24]   --->   Operation 1981 'zext' 'tmp_4_27' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1982 [1/1] (0.00ns)   --->   "%tmp_43 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_226)" [main.cpp:24]   --->   Operation 1982 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1983 [1/1] (0.00ns)   --->   "%p_Result_10_27 = zext i53 %tmp_43 to i54" [main.cpp:24]   --->   Operation 1983 'zext' 'p_Result_10_27' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1984 [1/1] (3.23ns)   --->   "%man_V_1_27 = sub i54 0, %p_Result_10_27" [main.cpp:24]   --->   Operation 1984 'sub' 'man_V_1_27' <Predicate = (tmp_225)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1985 [1/1] (0.94ns)   --->   "%man_V_2_27 = select i1 %tmp_225, i54 %man_V_1_27, i54 %p_Result_10_27" [main.cpp:24]   --->   Operation 1985 'select' 'man_V_2_27' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1986 [1/1] (1.54ns)   --->   "%F2_27 = sub i12 1075, %tmp_4_27" [main.cpp:24]   --->   Operation 1986 'sub' 'F2_27' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1987 [1/1] (1.99ns)   --->   "%tmp_1_27 = icmp sgt i12 %F2_27, 16" [main.cpp:24]   --->   Operation 1987 'icmp' 'tmp_1_27' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1988 [1/1] (1.54ns)   --->   "%tmp_3_27 = add i12 -16, %F2_27" [main.cpp:24]   --->   Operation 1988 'add' 'tmp_3_27' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1989 [1/1] (1.54ns)   --->   "%tmp_5_27 = sub i12 16, %F2_27" [main.cpp:24]   --->   Operation 1989 'sub' 'tmp_5_27' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1990 [1/1] (0.69ns)   --->   "%sh_amt_27 = select i1 %tmp_1_27, i12 %tmp_3_27, i12 %tmp_5_27" [main.cpp:24]   --->   Operation 1990 'select' 'sh_amt_27' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1991 [1/1] (1.99ns)   --->   "%tmp_6_27 = icmp eq i12 %F2_27, 16" [main.cpp:24]   --->   Operation 1991 'icmp' 'tmp_6_27' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1992 [1/1] (0.00ns)   --->   "%tmp_227 = trunc i54 %man_V_2_27 to i32" [main.cpp:24]   --->   Operation 1992 'trunc' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1993 [1/1] (0.00ns)   --->   "%tmp_228 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_27, i32 5, i32 11)" [main.cpp:24]   --->   Operation 1993 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1994 [1/1] (1.48ns)   --->   "%icmp28 = icmp eq i7 %tmp_228, 0" [main.cpp:24]   --->   Operation 1994 'icmp' 'icmp28' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1995 [2/2] (0.00ns)   --->   "%empty_44 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 1995 'read' 'empty_44' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_73 : Operation 1996 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_25, i32* %dataOut_V_addr_26, align 4" [main.cpp:29]   --->   Operation 1996 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_73 : Operation 1997 [1/1] (3.25ns)   --->   "store i32 %tmp_16_25, i32* %dataOut_V_addr_59, align 4" [main.cpp:34]   --->   Operation 1997 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_73 : Operation 1998 [1/1] (0.00ns)   --->   "%OP1_V_4_26_cast = sext i32 %dataIn_V_load_4_26 to i48" [main.cpp:34]   --->   Operation 1998 'sext' 'OP1_V_4_26_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1999 [1/1] (8.51ns)   --->   "%p_Val2_2_26 = mul i48 %OP1_V_4_26_cast, %OP1_V_4_26_cast" [main.cpp:34]   --->   Operation 1999 'mul' 'p_Val2_2_26' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2000 [1/1] (0.00ns)   --->   "%tmp_16_26 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_26, i32 16, i32 47)" [main.cpp:34]   --->   Operation 2000 'partselect' 'tmp_16_26' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2001 [1/1] (0.00ns)   --->   "%OP1_V_1_25_cast = sext i32 %tmp_23_25 to i48" [main.cpp:44]   --->   Operation 2001 'sext' 'OP1_V_1_25_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2002 [1/1] (8.51ns)   --->   "%p_Val2_4_25 = mul i48 %OP1_V_1_25_cast, %OP1_V_4_25_cast" [main.cpp:44]   --->   Operation 2002 'mul' 'p_Val2_4_25' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2003 [1/1] (0.00ns)   --->   "%tmp_26_25 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_25, i32 16, i32 47)" [main.cpp:44]   --->   Operation 2003 'partselect' 'tmp_26_25' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 8.51>
ST_74 : Operation 2004 [1/1] (0.00ns)   --->   "%dataOut_V_addr_91 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 132" [main.cpp:39]   --->   Operation 2004 'getelementptr' 'dataOut_V_addr_91' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2005 [1/1] (0.00ns)   --->   "%dataOut_V_addr_123 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 133" [main.cpp:44]   --->   Operation 2005 'getelementptr' 'dataOut_V_addr_123' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2006 [1/1] (0.00ns)   --->   "%sh_amt_27_cast = sext i12 %sh_amt_27 to i32" [main.cpp:24]   --->   Operation 2006 'sext' 'sh_amt_27_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2007 [1/1] (1.99ns)   --->   "%tmp_11_27 = icmp ult i12 %sh_amt_27, 54" [main.cpp:24]   --->   Operation 2007 'icmp' 'tmp_11_27' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp345)   --->   "%tmp_17_27 = zext i32 %sh_amt_27_cast to i54" [main.cpp:24]   --->   Operation 2008 'zext' 'tmp_17_27' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp345)   --->   "%tmp_18_27 = ashr i54 %man_V_2_27, %tmp_17_27" [main.cpp:24]   --->   Operation 2009 'ashr' 'tmp_18_27' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp345)   --->   "%tmp_229 = trunc i54 %tmp_18_27 to i32" [main.cpp:24]   --->   Operation 2010 'trunc' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp343)   --->   "%storemerge_27 = select i1 %tmp_225, i32 -1, i32 0" [main.cpp:24]   --->   Operation 2011 'select' 'storemerge_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp343)   --->   "%sel_tmp336 = xor i1 %tmp_9_27, true" [main.cpp:24]   --->   Operation 2012 'xor' 'sel_tmp336' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp343)   --->   "%sel_tmp337 = and i1 %tmp_6_27, %sel_tmp336" [main.cpp:24]   --->   Operation 2013 'and' 'sel_tmp337' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp343)   --->   "%sel_tmp338 = select i1 %sel_tmp337, i32 %tmp_227, i32 0" [main.cpp:24]   --->   Operation 2014 'select' 'sel_tmp338' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 2015 [1/1] (0.97ns)   --->   "%sel_tmp678_demorgan = or i1 %tmp_9_27, %tmp_6_27" [main.cpp:24]   --->   Operation 2015 'or' 'sel_tmp678_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp340)   --->   "%sel_tmp339 = xor i1 %sel_tmp678_demorgan, true" [main.cpp:24]   --->   Operation 2016 'xor' 'sel_tmp339' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2017 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp340 = and i1 %tmp_1_27, %sel_tmp339" [main.cpp:24]   --->   Operation 2017 'and' 'sel_tmp340' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp343)   --->   "%sel_tmp341 = xor i1 %tmp_11_27, true" [main.cpp:24]   --->   Operation 2018 'xor' 'sel_tmp341' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp343)   --->   "%sel_tmp342 = and i1 %sel_tmp340, %sel_tmp341" [main.cpp:24]   --->   Operation 2019 'and' 'sel_tmp342' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2020 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp343 = select i1 %sel_tmp342, i32 %storemerge_27, i32 %sel_tmp338" [main.cpp:24]   --->   Operation 2020 'select' 'sel_tmp343' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp345)   --->   "%sel_tmp344 = and i1 %sel_tmp340, %tmp_11_27" [main.cpp:24]   --->   Operation 2021 'and' 'sel_tmp344' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2022 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp345 = select i1 %sel_tmp344, i32 %tmp_229, i32 %sel_tmp343" [main.cpp:24]   --->   Operation 2022 'select' 'sel_tmp345' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp347)   --->   "%sel_tmp693_demorgan = or i1 %sel_tmp678_demorgan, %tmp_1_27" [main.cpp:24]   --->   Operation 2023 'or' 'sel_tmp693_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp347)   --->   "%sel_tmp346 = xor i1 %sel_tmp693_demorgan, true" [main.cpp:24]   --->   Operation 2024 'xor' 'sel_tmp346' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2025 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp347 = and i1 %icmp28, %sel_tmp346" [main.cpp:24]   --->   Operation 2025 'and' 'sel_tmp347' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2026 [1/2] (0.00ns)   --->   "%empty_44 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 2026 'read' 'empty_44' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_74 : Operation 2027 [1/1] (0.00ns)   --->   "%input_data_val29 = extractvalue { float, i1 } %empty_44, 0"   --->   Operation 2027 'extractvalue' 'input_data_val29' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2028 [1/1] (5.54ns)   --->   "%d_assign_28 = fpext float %input_data_val29 to double" [main.cpp:24]   --->   Operation 2028 'fpext' 'd_assign_28' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 2029 [1/1] (0.00ns)   --->   "%ireg_V_28 = bitcast double %d_assign_28 to i64" [main.cpp:24]   --->   Operation 2029 'bitcast' 'ireg_V_28' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2030 [1/1] (0.00ns)   --->   "%tmp_230 = trunc i64 %ireg_V_28 to i63" [main.cpp:24]   --->   Operation 2030 'trunc' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2031 [1/1] (0.00ns)   --->   "%tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_28, i32 63)" [main.cpp:24]   --->   Operation 2031 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2032 [1/1] (0.00ns)   --->   "%p_Result_1_28 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_28, i32 52, i32 62)" [main.cpp:24]   --->   Operation 2032 'partselect' 'p_Result_1_28' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2033 [1/1] (0.00ns)   --->   "%tmp_232 = trunc i64 %ireg_V_28 to i52" [main.cpp:24]   --->   Operation 2033 'trunc' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2034 [1/1] (2.78ns)   --->   "%tmp_9_28 = icmp eq i63 %tmp_230, 0" [main.cpp:24]   --->   Operation 2034 'icmp' 'tmp_9_28' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2035 [1/1] (3.25ns)   --->   "store i32 %tmp_23_25, i32* %dataOut_V_addr_91, align 4" [main.cpp:39]   --->   Operation 2035 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_74 : Operation 2036 [1/1] (0.00ns)   --->   "%OP1_V_26_cast = sext i32 %tmp_16_26 to i48" [main.cpp:39]   --->   Operation 2036 'sext' 'OP1_V_26_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2037 [1/1] (8.51ns)   --->   "%p_Val2_3_26 = mul i48 %OP1_V_26_cast, %OP1_V_4_26_cast" [main.cpp:39]   --->   Operation 2037 'mul' 'p_Val2_3_26' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2038 [1/1] (0.00ns)   --->   "%tmp_23_26 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_26, i32 16, i32 47)" [main.cpp:39]   --->   Operation 2038 'partselect' 'tmp_23_26' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2039 [1/1] (3.25ns)   --->   "store i32 %tmp_26_25, i32* %dataOut_V_addr_123, align 4" [main.cpp:44]   --->   Operation 2039 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_74 : Operation 2040 [1/1] (0.00ns)   --->   "%OP1_V_2_25_cast = sext i32 %tmp_26_25 to i48" [main.cpp:49]   --->   Operation 2040 'sext' 'OP1_V_2_25_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2041 [1/1] (8.51ns)   --->   "%p_Val2_5_25 = mul i48 %OP1_V_2_25_cast, %OP1_V_4_25_cast" [main.cpp:49]   --->   Operation 2041 'mul' 'p_Val2_5_25' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2042 [1/1] (0.00ns)   --->   "%tmp_29_25 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_25, i32 16, i32 47)" [main.cpp:49]   --->   Operation 2042 'partselect' 'tmp_29_25' <Predicate = true> <Delay = 0.00>

State 75 <SV = 74> <Delay = 8.51>
ST_75 : Operation 2043 [1/1] (0.00ns)   --->   "%dataOut_V_addr_27 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 135" [main.cpp:29]   --->   Operation 2043 'getelementptr' 'dataOut_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2044 [1/1] (0.00ns)   --->   "%dataOut_V_addr_155 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 134" [main.cpp:49]   --->   Operation 2044 'getelementptr' 'dataOut_V_addr_155' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_27)   --->   "%tmp_20_27 = shl i32 %tmp_227, %sh_amt_27_cast" [main.cpp:24]   --->   Operation 2045 'shl' 'tmp_20_27' <Predicate = (sel_tmp347)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2046 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_27 = select i1 %sel_tmp347, i32 %tmp_20_27, i32 %sel_tmp345" [main.cpp:24]   --->   Operation 2046 'select' 'dataIn_V_load_4_27' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 2047 [1/1] (0.00ns)   --->   "%tmp_4_28 = zext i11 %p_Result_1_28 to i12" [main.cpp:24]   --->   Operation 2047 'zext' 'tmp_4_28' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2048 [1/1] (0.00ns)   --->   "%tmp_44 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_232)" [main.cpp:24]   --->   Operation 2048 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2049 [1/1] (0.00ns)   --->   "%p_Result_10_28 = zext i53 %tmp_44 to i54" [main.cpp:24]   --->   Operation 2049 'zext' 'p_Result_10_28' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2050 [1/1] (3.23ns)   --->   "%man_V_1_28 = sub i54 0, %p_Result_10_28" [main.cpp:24]   --->   Operation 2050 'sub' 'man_V_1_28' <Predicate = (tmp_231)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2051 [1/1] (0.94ns)   --->   "%man_V_2_28 = select i1 %tmp_231, i54 %man_V_1_28, i54 %p_Result_10_28" [main.cpp:24]   --->   Operation 2051 'select' 'man_V_2_28' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 2052 [1/1] (1.54ns)   --->   "%F2_28 = sub i12 1075, %tmp_4_28" [main.cpp:24]   --->   Operation 2052 'sub' 'F2_28' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2053 [1/1] (1.99ns)   --->   "%tmp_1_28 = icmp sgt i12 %F2_28, 16" [main.cpp:24]   --->   Operation 2053 'icmp' 'tmp_1_28' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2054 [1/1] (1.54ns)   --->   "%tmp_3_28 = add i12 -16, %F2_28" [main.cpp:24]   --->   Operation 2054 'add' 'tmp_3_28' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2055 [1/1] (1.54ns)   --->   "%tmp_5_28 = sub i12 16, %F2_28" [main.cpp:24]   --->   Operation 2055 'sub' 'tmp_5_28' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2056 [1/1] (0.69ns)   --->   "%sh_amt_28 = select i1 %tmp_1_28, i12 %tmp_3_28, i12 %tmp_5_28" [main.cpp:24]   --->   Operation 2056 'select' 'sh_amt_28' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 2057 [1/1] (1.99ns)   --->   "%tmp_6_28 = icmp eq i12 %F2_28, 16" [main.cpp:24]   --->   Operation 2057 'icmp' 'tmp_6_28' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2058 [1/1] (0.00ns)   --->   "%tmp_233 = trunc i54 %man_V_2_28 to i32" [main.cpp:24]   --->   Operation 2058 'trunc' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2059 [1/1] (0.00ns)   --->   "%tmp_234 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_28, i32 5, i32 11)" [main.cpp:24]   --->   Operation 2059 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2060 [1/1] (1.48ns)   --->   "%icmp29 = icmp eq i7 %tmp_234, 0" [main.cpp:24]   --->   Operation 2060 'icmp' 'icmp29' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2061 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_26, i32* %dataOut_V_addr_27, align 4" [main.cpp:29]   --->   Operation 2061 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_75 : Operation 2062 [1/1] (0.00ns)   --->   "%OP1_V_1_26_cast = sext i32 %tmp_23_26 to i48" [main.cpp:44]   --->   Operation 2062 'sext' 'OP1_V_1_26_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2063 [1/1] (8.51ns)   --->   "%p_Val2_4_26 = mul i48 %OP1_V_1_26_cast, %OP1_V_4_26_cast" [main.cpp:44]   --->   Operation 2063 'mul' 'p_Val2_4_26' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_26_26 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_26, i32 16, i32 47)" [main.cpp:44]   --->   Operation 2064 'partselect' 'tmp_26_26' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2065 [1/1] (3.25ns)   --->   "store i32 %tmp_29_25, i32* %dataOut_V_addr_155, align 4" [main.cpp:49]   --->   Operation 2065 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 76 <SV = 75> <Delay = 8.51>
ST_76 : Operation 2066 [1/1] (0.00ns)   --->   "%dataOut_V_addr_60 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 136" [main.cpp:34]   --->   Operation 2066 'getelementptr' 'dataOut_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2067 [1/1] (0.00ns)   --->   "%dataOut_V_addr_92 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 137" [main.cpp:39]   --->   Operation 2067 'getelementptr' 'dataOut_V_addr_92' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2068 [1/1] (0.00ns)   --->   "%sh_amt_28_cast = sext i12 %sh_amt_28 to i32" [main.cpp:24]   --->   Operation 2068 'sext' 'sh_amt_28_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2069 [1/1] (1.99ns)   --->   "%tmp_11_28 = icmp ult i12 %sh_amt_28, 54" [main.cpp:24]   --->   Operation 2069 'icmp' 'tmp_11_28' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp357)   --->   "%tmp_17_28 = zext i32 %sh_amt_28_cast to i54" [main.cpp:24]   --->   Operation 2070 'zext' 'tmp_17_28' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp357)   --->   "%tmp_18_28 = ashr i54 %man_V_2_28, %tmp_17_28" [main.cpp:24]   --->   Operation 2071 'ashr' 'tmp_18_28' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp357)   --->   "%tmp_235 = trunc i54 %tmp_18_28 to i32" [main.cpp:24]   --->   Operation 2072 'trunc' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp355)   --->   "%storemerge_28 = select i1 %tmp_231, i32 -1, i32 0" [main.cpp:24]   --->   Operation 2073 'select' 'storemerge_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp355)   --->   "%sel_tmp348 = xor i1 %tmp_9_28, true" [main.cpp:24]   --->   Operation 2074 'xor' 'sel_tmp348' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp355)   --->   "%sel_tmp349 = and i1 %tmp_6_28, %sel_tmp348" [main.cpp:24]   --->   Operation 2075 'and' 'sel_tmp349' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp355)   --->   "%sel_tmp350 = select i1 %sel_tmp349, i32 %tmp_233, i32 0" [main.cpp:24]   --->   Operation 2076 'select' 'sel_tmp350' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 2077 [1/1] (0.97ns)   --->   "%sel_tmp702_demorgan = or i1 %tmp_9_28, %tmp_6_28" [main.cpp:24]   --->   Operation 2077 'or' 'sel_tmp702_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp352)   --->   "%sel_tmp351 = xor i1 %sel_tmp702_demorgan, true" [main.cpp:24]   --->   Operation 2078 'xor' 'sel_tmp351' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2079 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp352 = and i1 %tmp_1_28, %sel_tmp351" [main.cpp:24]   --->   Operation 2079 'and' 'sel_tmp352' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp355)   --->   "%sel_tmp353 = xor i1 %tmp_11_28, true" [main.cpp:24]   --->   Operation 2080 'xor' 'sel_tmp353' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp355)   --->   "%sel_tmp354 = and i1 %sel_tmp352, %sel_tmp353" [main.cpp:24]   --->   Operation 2081 'and' 'sel_tmp354' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2082 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp355 = select i1 %sel_tmp354, i32 %storemerge_28, i32 %sel_tmp350" [main.cpp:24]   --->   Operation 2082 'select' 'sel_tmp355' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp357)   --->   "%sel_tmp356 = and i1 %sel_tmp352, %tmp_11_28" [main.cpp:24]   --->   Operation 2083 'and' 'sel_tmp356' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2084 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp357 = select i1 %sel_tmp356, i32 %tmp_235, i32 %sel_tmp355" [main.cpp:24]   --->   Operation 2084 'select' 'sel_tmp357' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp359)   --->   "%sel_tmp717_demorgan = or i1 %sel_tmp702_demorgan, %tmp_1_28" [main.cpp:24]   --->   Operation 2085 'or' 'sel_tmp717_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp359)   --->   "%sel_tmp358 = xor i1 %sel_tmp717_demorgan, true" [main.cpp:24]   --->   Operation 2086 'xor' 'sel_tmp358' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2087 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp359 = and i1 %icmp29, %sel_tmp358" [main.cpp:24]   --->   Operation 2087 'and' 'sel_tmp359' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2088 [2/2] (0.00ns)   --->   "%empty_45 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 2088 'read' 'empty_45' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_76 : Operation 2089 [1/1] (3.25ns)   --->   "store i32 %tmp_16_26, i32* %dataOut_V_addr_60, align 4" [main.cpp:34]   --->   Operation 2089 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_76 : Operation 2090 [1/1] (0.00ns)   --->   "%OP1_V_4_27_cast = sext i32 %dataIn_V_load_4_27 to i48" [main.cpp:34]   --->   Operation 2090 'sext' 'OP1_V_4_27_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2091 [1/1] (8.51ns)   --->   "%p_Val2_2_27 = mul i48 %OP1_V_4_27_cast, %OP1_V_4_27_cast" [main.cpp:34]   --->   Operation 2091 'mul' 'p_Val2_2_27' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2092 [1/1] (0.00ns)   --->   "%tmp_16_27 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_27, i32 16, i32 47)" [main.cpp:34]   --->   Operation 2092 'partselect' 'tmp_16_27' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2093 [1/1] (3.25ns)   --->   "store i32 %tmp_23_26, i32* %dataOut_V_addr_92, align 4" [main.cpp:39]   --->   Operation 2093 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_76 : Operation 2094 [1/1] (0.00ns)   --->   "%OP1_V_2_26_cast = sext i32 %tmp_26_26 to i48" [main.cpp:49]   --->   Operation 2094 'sext' 'OP1_V_2_26_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2095 [1/1] (8.51ns)   --->   "%p_Val2_5_26 = mul i48 %OP1_V_2_26_cast, %OP1_V_4_26_cast" [main.cpp:49]   --->   Operation 2095 'mul' 'p_Val2_5_26' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2096 [1/1] (0.00ns)   --->   "%tmp_29_26 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_26, i32 16, i32 47)" [main.cpp:49]   --->   Operation 2096 'partselect' 'tmp_29_26' <Predicate = true> <Delay = 0.00>

State 77 <SV = 76> <Delay = 8.51>
ST_77 : Operation 2097 [1/1] (0.00ns)   --->   "%dataOut_V_addr_124 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 138" [main.cpp:44]   --->   Operation 2097 'getelementptr' 'dataOut_V_addr_124' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2098 [1/1] (0.00ns)   --->   "%dataOut_V_addr_156 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 139" [main.cpp:49]   --->   Operation 2098 'getelementptr' 'dataOut_V_addr_156' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_28)   --->   "%tmp_20_28 = shl i32 %tmp_233, %sh_amt_28_cast" [main.cpp:24]   --->   Operation 2099 'shl' 'tmp_20_28' <Predicate = (sel_tmp359)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2100 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_28 = select i1 %sel_tmp359, i32 %tmp_20_28, i32 %sel_tmp357" [main.cpp:24]   --->   Operation 2100 'select' 'dataIn_V_load_4_28' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 2101 [1/2] (0.00ns)   --->   "%empty_45 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 2101 'read' 'empty_45' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_77 : Operation 2102 [1/1] (0.00ns)   --->   "%input_data_val30 = extractvalue { float, i1 } %empty_45, 0"   --->   Operation 2102 'extractvalue' 'input_data_val30' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2103 [1/1] (5.54ns)   --->   "%d_assign_29 = fpext float %input_data_val30 to double" [main.cpp:24]   --->   Operation 2103 'fpext' 'd_assign_29' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 2104 [1/1] (0.00ns)   --->   "%ireg_V_29 = bitcast double %d_assign_29 to i64" [main.cpp:24]   --->   Operation 2104 'bitcast' 'ireg_V_29' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2105 [1/1] (0.00ns)   --->   "%tmp_236 = trunc i64 %ireg_V_29 to i63" [main.cpp:24]   --->   Operation 2105 'trunc' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2106 [1/1] (0.00ns)   --->   "%tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_29, i32 63)" [main.cpp:24]   --->   Operation 2106 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2107 [1/1] (0.00ns)   --->   "%p_Result_1_29 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_29, i32 52, i32 62)" [main.cpp:24]   --->   Operation 2107 'partselect' 'p_Result_1_29' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2108 [1/1] (0.00ns)   --->   "%tmp_238 = trunc i64 %ireg_V_29 to i52" [main.cpp:24]   --->   Operation 2108 'trunc' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2109 [1/1] (2.78ns)   --->   "%tmp_9_29 = icmp eq i63 %tmp_236, 0" [main.cpp:24]   --->   Operation 2109 'icmp' 'tmp_9_29' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2110 [1/1] (0.00ns)   --->   "%OP1_V_27_cast = sext i32 %tmp_16_27 to i48" [main.cpp:39]   --->   Operation 2110 'sext' 'OP1_V_27_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2111 [1/1] (8.51ns)   --->   "%p_Val2_3_27 = mul i48 %OP1_V_27_cast, %OP1_V_4_27_cast" [main.cpp:39]   --->   Operation 2111 'mul' 'p_Val2_3_27' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2112 [1/1] (0.00ns)   --->   "%tmp_23_27 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_27, i32 16, i32 47)" [main.cpp:39]   --->   Operation 2112 'partselect' 'tmp_23_27' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2113 [1/1] (3.25ns)   --->   "store i32 %tmp_26_26, i32* %dataOut_V_addr_124, align 4" [main.cpp:44]   --->   Operation 2113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_77 : Operation 2114 [1/1] (3.25ns)   --->   "store i32 %tmp_29_26, i32* %dataOut_V_addr_156, align 4" [main.cpp:49]   --->   Operation 2114 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 78 <SV = 77> <Delay = 8.51>
ST_78 : Operation 2115 [1/1] (0.00ns)   --->   "%dataOut_V_addr_28 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 140" [main.cpp:29]   --->   Operation 2115 'getelementptr' 'dataOut_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2116 [1/1] (0.00ns)   --->   "%dataOut_V_addr_61 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 141" [main.cpp:34]   --->   Operation 2116 'getelementptr' 'dataOut_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2117 [1/1] (0.00ns)   --->   "%tmp_4_29 = zext i11 %p_Result_1_29 to i12" [main.cpp:24]   --->   Operation 2117 'zext' 'tmp_4_29' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2118 [1/1] (0.00ns)   --->   "%tmp_45 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_238)" [main.cpp:24]   --->   Operation 2118 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2119 [1/1] (0.00ns)   --->   "%p_Result_10_29 = zext i53 %tmp_45 to i54" [main.cpp:24]   --->   Operation 2119 'zext' 'p_Result_10_29' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2120 [1/1] (3.23ns)   --->   "%man_V_1_29 = sub i54 0, %p_Result_10_29" [main.cpp:24]   --->   Operation 2120 'sub' 'man_V_1_29' <Predicate = (tmp_237)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2121 [1/1] (0.94ns)   --->   "%man_V_2_29 = select i1 %tmp_237, i54 %man_V_1_29, i54 %p_Result_10_29" [main.cpp:24]   --->   Operation 2121 'select' 'man_V_2_29' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2122 [1/1] (1.54ns)   --->   "%F2_29 = sub i12 1075, %tmp_4_29" [main.cpp:24]   --->   Operation 2122 'sub' 'F2_29' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2123 [1/1] (1.99ns)   --->   "%tmp_1_29 = icmp sgt i12 %F2_29, 16" [main.cpp:24]   --->   Operation 2123 'icmp' 'tmp_1_29' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2124 [1/1] (1.54ns)   --->   "%tmp_3_29 = add i12 -16, %F2_29" [main.cpp:24]   --->   Operation 2124 'add' 'tmp_3_29' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2125 [1/1] (1.54ns)   --->   "%tmp_5_29 = sub i12 16, %F2_29" [main.cpp:24]   --->   Operation 2125 'sub' 'tmp_5_29' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2126 [1/1] (0.69ns)   --->   "%sh_amt_29 = select i1 %tmp_1_29, i12 %tmp_3_29, i12 %tmp_5_29" [main.cpp:24]   --->   Operation 2126 'select' 'sh_amt_29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2127 [1/1] (1.99ns)   --->   "%tmp_6_29 = icmp eq i12 %F2_29, 16" [main.cpp:24]   --->   Operation 2127 'icmp' 'tmp_6_29' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2128 [1/1] (0.00ns)   --->   "%tmp_239 = trunc i54 %man_V_2_29 to i32" [main.cpp:24]   --->   Operation 2128 'trunc' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_240 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_29, i32 5, i32 11)" [main.cpp:24]   --->   Operation 2129 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2130 [1/1] (1.48ns)   --->   "%icmp30 = icmp eq i7 %tmp_240, 0" [main.cpp:24]   --->   Operation 2130 'icmp' 'icmp30' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2131 [2/2] (0.00ns)   --->   "%empty_46 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 2131 'read' 'empty_46' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_78 : Operation 2132 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_27, i32* %dataOut_V_addr_28, align 4" [main.cpp:29]   --->   Operation 2132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_78 : Operation 2133 [1/1] (3.25ns)   --->   "store i32 %tmp_16_27, i32* %dataOut_V_addr_61, align 4" [main.cpp:34]   --->   Operation 2133 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_78 : Operation 2134 [1/1] (0.00ns)   --->   "%OP1_V_4_28_cast = sext i32 %dataIn_V_load_4_28 to i48" [main.cpp:34]   --->   Operation 2134 'sext' 'OP1_V_4_28_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2135 [1/1] (8.51ns)   --->   "%p_Val2_2_28 = mul i48 %OP1_V_4_28_cast, %OP1_V_4_28_cast" [main.cpp:34]   --->   Operation 2135 'mul' 'p_Val2_2_28' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2136 [1/1] (0.00ns)   --->   "%tmp_16_28 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_28, i32 16, i32 47)" [main.cpp:34]   --->   Operation 2136 'partselect' 'tmp_16_28' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2137 [1/1] (0.00ns)   --->   "%OP1_V_1_27_cast = sext i32 %tmp_23_27 to i48" [main.cpp:44]   --->   Operation 2137 'sext' 'OP1_V_1_27_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2138 [1/1] (8.51ns)   --->   "%p_Val2_4_27 = mul i48 %OP1_V_1_27_cast, %OP1_V_4_27_cast" [main.cpp:44]   --->   Operation 2138 'mul' 'p_Val2_4_27' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2139 [1/1] (0.00ns)   --->   "%tmp_26_27 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_27, i32 16, i32 47)" [main.cpp:44]   --->   Operation 2139 'partselect' 'tmp_26_27' <Predicate = true> <Delay = 0.00>

State 79 <SV = 78> <Delay = 8.51>
ST_79 : Operation 2140 [1/1] (0.00ns)   --->   "%dataOut_V_addr_93 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 142" [main.cpp:39]   --->   Operation 2140 'getelementptr' 'dataOut_V_addr_93' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2141 [1/1] (0.00ns)   --->   "%dataOut_V_addr_125 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 143" [main.cpp:44]   --->   Operation 2141 'getelementptr' 'dataOut_V_addr_125' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2142 [1/1] (0.00ns)   --->   "%sh_amt_29_cast = sext i12 %sh_amt_29 to i32" [main.cpp:24]   --->   Operation 2142 'sext' 'sh_amt_29_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2143 [1/1] (1.99ns)   --->   "%tmp_11_29 = icmp ult i12 %sh_amt_29, 54" [main.cpp:24]   --->   Operation 2143 'icmp' 'tmp_11_29' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp369)   --->   "%tmp_17_29 = zext i32 %sh_amt_29_cast to i54" [main.cpp:24]   --->   Operation 2144 'zext' 'tmp_17_29' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp369)   --->   "%tmp_18_29 = ashr i54 %man_V_2_29, %tmp_17_29" [main.cpp:24]   --->   Operation 2145 'ashr' 'tmp_18_29' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp369)   --->   "%tmp_241 = trunc i54 %tmp_18_29 to i32" [main.cpp:24]   --->   Operation 2146 'trunc' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp367)   --->   "%storemerge_29 = select i1 %tmp_237, i32 -1, i32 0" [main.cpp:24]   --->   Operation 2147 'select' 'storemerge_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp367)   --->   "%sel_tmp360 = xor i1 %tmp_9_29, true" [main.cpp:24]   --->   Operation 2148 'xor' 'sel_tmp360' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp367)   --->   "%sel_tmp361 = and i1 %tmp_6_29, %sel_tmp360" [main.cpp:24]   --->   Operation 2149 'and' 'sel_tmp361' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp367)   --->   "%sel_tmp362 = select i1 %sel_tmp361, i32 %tmp_239, i32 0" [main.cpp:24]   --->   Operation 2150 'select' 'sel_tmp362' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 2151 [1/1] (0.97ns)   --->   "%sel_tmp726_demorgan = or i1 %tmp_9_29, %tmp_6_29" [main.cpp:24]   --->   Operation 2151 'or' 'sel_tmp726_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp364)   --->   "%sel_tmp363 = xor i1 %sel_tmp726_demorgan, true" [main.cpp:24]   --->   Operation 2152 'xor' 'sel_tmp363' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2153 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp364 = and i1 %tmp_1_29, %sel_tmp363" [main.cpp:24]   --->   Operation 2153 'and' 'sel_tmp364' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp367)   --->   "%sel_tmp365 = xor i1 %tmp_11_29, true" [main.cpp:24]   --->   Operation 2154 'xor' 'sel_tmp365' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp367)   --->   "%sel_tmp366 = and i1 %sel_tmp364, %sel_tmp365" [main.cpp:24]   --->   Operation 2155 'and' 'sel_tmp366' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2156 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp367 = select i1 %sel_tmp366, i32 %storemerge_29, i32 %sel_tmp362" [main.cpp:24]   --->   Operation 2156 'select' 'sel_tmp367' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp369)   --->   "%sel_tmp368 = and i1 %sel_tmp364, %tmp_11_29" [main.cpp:24]   --->   Operation 2157 'and' 'sel_tmp368' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2158 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp369 = select i1 %sel_tmp368, i32 %tmp_241, i32 %sel_tmp367" [main.cpp:24]   --->   Operation 2158 'select' 'sel_tmp369' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp371)   --->   "%sel_tmp741_demorgan = or i1 %sel_tmp726_demorgan, %tmp_1_29" [main.cpp:24]   --->   Operation 2159 'or' 'sel_tmp741_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp371)   --->   "%sel_tmp370 = xor i1 %sel_tmp741_demorgan, true" [main.cpp:24]   --->   Operation 2160 'xor' 'sel_tmp370' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2161 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp371 = and i1 %icmp30, %sel_tmp370" [main.cpp:24]   --->   Operation 2161 'and' 'sel_tmp371' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2162 [1/2] (0.00ns)   --->   "%empty_46 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 2162 'read' 'empty_46' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_79 : Operation 2163 [1/1] (0.00ns)   --->   "%input_data_val31 = extractvalue { float, i1 } %empty_46, 0"   --->   Operation 2163 'extractvalue' 'input_data_val31' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2164 [1/1] (5.54ns)   --->   "%d_assign_30 = fpext float %input_data_val31 to double" [main.cpp:24]   --->   Operation 2164 'fpext' 'd_assign_30' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 2165 [1/1] (0.00ns)   --->   "%ireg_V_30 = bitcast double %d_assign_30 to i64" [main.cpp:24]   --->   Operation 2165 'bitcast' 'ireg_V_30' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2166 [1/1] (0.00ns)   --->   "%tmp_242 = trunc i64 %ireg_V_30 to i63" [main.cpp:24]   --->   Operation 2166 'trunc' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2167 [1/1] (0.00ns)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_30, i32 63)" [main.cpp:24]   --->   Operation 2167 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2168 [1/1] (0.00ns)   --->   "%p_Result_1_30 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_30, i32 52, i32 62)" [main.cpp:24]   --->   Operation 2168 'partselect' 'p_Result_1_30' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2169 [1/1] (0.00ns)   --->   "%tmp_244 = trunc i64 %ireg_V_30 to i52" [main.cpp:24]   --->   Operation 2169 'trunc' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2170 [1/1] (2.78ns)   --->   "%tmp_9_30 = icmp eq i63 %tmp_242, 0" [main.cpp:24]   --->   Operation 2170 'icmp' 'tmp_9_30' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2171 [1/1] (3.25ns)   --->   "store i32 %tmp_23_27, i32* %dataOut_V_addr_93, align 4" [main.cpp:39]   --->   Operation 2171 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_79 : Operation 2172 [1/1] (0.00ns)   --->   "%OP1_V_28_cast = sext i32 %tmp_16_28 to i48" [main.cpp:39]   --->   Operation 2172 'sext' 'OP1_V_28_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2173 [1/1] (8.51ns)   --->   "%p_Val2_3_28 = mul i48 %OP1_V_28_cast, %OP1_V_4_28_cast" [main.cpp:39]   --->   Operation 2173 'mul' 'p_Val2_3_28' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2174 [1/1] (0.00ns)   --->   "%tmp_23_28 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_28, i32 16, i32 47)" [main.cpp:39]   --->   Operation 2174 'partselect' 'tmp_23_28' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2175 [1/1] (3.25ns)   --->   "store i32 %tmp_26_27, i32* %dataOut_V_addr_125, align 4" [main.cpp:44]   --->   Operation 2175 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_79 : Operation 2176 [1/1] (0.00ns)   --->   "%OP1_V_2_27_cast = sext i32 %tmp_26_27 to i48" [main.cpp:49]   --->   Operation 2176 'sext' 'OP1_V_2_27_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2177 [1/1] (8.51ns)   --->   "%p_Val2_5_27 = mul i48 %OP1_V_2_27_cast, %OP1_V_4_27_cast" [main.cpp:49]   --->   Operation 2177 'mul' 'p_Val2_5_27' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2178 [1/1] (0.00ns)   --->   "%tmp_29_27 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_27, i32 16, i32 47)" [main.cpp:49]   --->   Operation 2178 'partselect' 'tmp_29_27' <Predicate = true> <Delay = 0.00>

State 80 <SV = 79> <Delay = 8.51>
ST_80 : Operation 2179 [1/1] (0.00ns)   --->   "%dataOut_V_addr_29 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 145" [main.cpp:29]   --->   Operation 2179 'getelementptr' 'dataOut_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2180 [1/1] (0.00ns)   --->   "%dataOut_V_addr_157 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 144" [main.cpp:49]   --->   Operation 2180 'getelementptr' 'dataOut_V_addr_157' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node dataIn_V_load_4_29)   --->   "%tmp_20_29 = shl i32 %tmp_239, %sh_amt_29_cast" [main.cpp:24]   --->   Operation 2181 'shl' 'tmp_20_29' <Predicate = (sel_tmp371)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2182 [1/1] (4.42ns) (out node of the LUT)   --->   "%dataIn_V_load_4_29 = select i1 %sel_tmp371, i32 %tmp_20_29, i32 %sel_tmp369" [main.cpp:24]   --->   Operation 2182 'select' 'dataIn_V_load_4_29' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 2183 [1/1] (0.00ns)   --->   "%tmp_4_30 = zext i11 %p_Result_1_30 to i12" [main.cpp:24]   --->   Operation 2183 'zext' 'tmp_4_30' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2184 [1/1] (0.00ns)   --->   "%tmp_46 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_244)" [main.cpp:24]   --->   Operation 2184 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2185 [1/1] (0.00ns)   --->   "%p_Result_10_30 = zext i53 %tmp_46 to i54" [main.cpp:24]   --->   Operation 2185 'zext' 'p_Result_10_30' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2186 [1/1] (3.23ns)   --->   "%man_V_1_30 = sub i54 0, %p_Result_10_30" [main.cpp:24]   --->   Operation 2186 'sub' 'man_V_1_30' <Predicate = (tmp_243)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2187 [1/1] (0.94ns)   --->   "%man_V_2_30 = select i1 %tmp_243, i54 %man_V_1_30, i54 %p_Result_10_30" [main.cpp:24]   --->   Operation 2187 'select' 'man_V_2_30' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 2188 [1/1] (1.54ns)   --->   "%F2_30 = sub i12 1075, %tmp_4_30" [main.cpp:24]   --->   Operation 2188 'sub' 'F2_30' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2189 [1/1] (1.99ns)   --->   "%tmp_1_30 = icmp sgt i12 %F2_30, 16" [main.cpp:24]   --->   Operation 2189 'icmp' 'tmp_1_30' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2190 [1/1] (1.54ns)   --->   "%tmp_3_30 = add i12 -16, %F2_30" [main.cpp:24]   --->   Operation 2190 'add' 'tmp_3_30' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2191 [1/1] (1.54ns)   --->   "%tmp_5_30 = sub i12 16, %F2_30" [main.cpp:24]   --->   Operation 2191 'sub' 'tmp_5_30' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2192 [1/1] (0.69ns)   --->   "%sh_amt_30 = select i1 %tmp_1_30, i12 %tmp_3_30, i12 %tmp_5_30" [main.cpp:24]   --->   Operation 2192 'select' 'sh_amt_30' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 2193 [1/1] (1.99ns)   --->   "%tmp_6_30 = icmp eq i12 %F2_30, 16" [main.cpp:24]   --->   Operation 2193 'icmp' 'tmp_6_30' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2194 [1/1] (0.00ns)   --->   "%tmp_245 = trunc i54 %man_V_2_30 to i32" [main.cpp:24]   --->   Operation 2194 'trunc' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2195 [1/1] (0.00ns)   --->   "%tmp_246 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_30, i32 5, i32 11)" [main.cpp:24]   --->   Operation 2195 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2196 [1/1] (1.48ns)   --->   "%icmp31 = icmp eq i7 %tmp_246, 0" [main.cpp:24]   --->   Operation 2196 'icmp' 'icmp31' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2197 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_28, i32* %dataOut_V_addr_29, align 4" [main.cpp:29]   --->   Operation 2197 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_80 : Operation 2198 [1/1] (0.00ns)   --->   "%OP1_V_1_28_cast = sext i32 %tmp_23_28 to i48" [main.cpp:44]   --->   Operation 2198 'sext' 'OP1_V_1_28_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2199 [1/1] (8.51ns)   --->   "%p_Val2_4_28 = mul i48 %OP1_V_1_28_cast, %OP1_V_4_28_cast" [main.cpp:44]   --->   Operation 2199 'mul' 'p_Val2_4_28' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2200 [1/1] (0.00ns)   --->   "%tmp_26_28 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_28, i32 16, i32 47)" [main.cpp:44]   --->   Operation 2200 'partselect' 'tmp_26_28' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2201 [1/1] (3.25ns)   --->   "store i32 %tmp_29_27, i32* %dataOut_V_addr_157, align 4" [main.cpp:49]   --->   Operation 2201 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 81 <SV = 80> <Delay = 8.51>
ST_81 : Operation 2202 [1/1] (0.00ns)   --->   "%dataOut_V_addr_62 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 146" [main.cpp:34]   --->   Operation 2202 'getelementptr' 'dataOut_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2203 [1/1] (0.00ns)   --->   "%dataOut_V_addr_94 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 147" [main.cpp:39]   --->   Operation 2203 'getelementptr' 'dataOut_V_addr_94' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2204 [1/1] (0.00ns)   --->   "%sh_amt_30_cast = sext i12 %sh_amt_30 to i32" [main.cpp:24]   --->   Operation 2204 'sext' 'sh_amt_30_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2205 [1/1] (1.99ns)   --->   "%tmp_11_30 = icmp ult i12 %sh_amt_30, 54" [main.cpp:24]   --->   Operation 2205 'icmp' 'tmp_11_30' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp381)   --->   "%tmp_17_30 = zext i32 %sh_amt_30_cast to i54" [main.cpp:24]   --->   Operation 2206 'zext' 'tmp_17_30' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp381)   --->   "%tmp_18_30 = ashr i54 %man_V_2_30, %tmp_17_30" [main.cpp:24]   --->   Operation 2207 'ashr' 'tmp_18_30' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp381)   --->   "%tmp_247 = trunc i54 %tmp_18_30 to i32" [main.cpp:24]   --->   Operation 2208 'trunc' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp379)   --->   "%storemerge_30 = select i1 %tmp_243, i32 -1, i32 0" [main.cpp:24]   --->   Operation 2209 'select' 'storemerge_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp379)   --->   "%sel_tmp372 = xor i1 %tmp_9_30, true" [main.cpp:24]   --->   Operation 2210 'xor' 'sel_tmp372' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp379)   --->   "%sel_tmp373 = and i1 %tmp_6_30, %sel_tmp372" [main.cpp:24]   --->   Operation 2211 'and' 'sel_tmp373' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp379)   --->   "%sel_tmp374 = select i1 %sel_tmp373, i32 %tmp_245, i32 0" [main.cpp:24]   --->   Operation 2212 'select' 'sel_tmp374' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 2213 [1/1] (0.97ns)   --->   "%sel_tmp750_demorgan = or i1 %tmp_9_30, %tmp_6_30" [main.cpp:24]   --->   Operation 2213 'or' 'sel_tmp750_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp376)   --->   "%sel_tmp375 = xor i1 %sel_tmp750_demorgan, true" [main.cpp:24]   --->   Operation 2214 'xor' 'sel_tmp375' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2215 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp376 = and i1 %tmp_1_30, %sel_tmp375" [main.cpp:24]   --->   Operation 2215 'and' 'sel_tmp376' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp379)   --->   "%sel_tmp377 = xor i1 %tmp_11_30, true" [main.cpp:24]   --->   Operation 2216 'xor' 'sel_tmp377' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp379)   --->   "%sel_tmp378 = and i1 %sel_tmp376, %sel_tmp377" [main.cpp:24]   --->   Operation 2217 'and' 'sel_tmp378' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2218 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp379 = select i1 %sel_tmp378, i32 %storemerge_30, i32 %sel_tmp374" [main.cpp:24]   --->   Operation 2218 'select' 'sel_tmp379' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp381)   --->   "%sel_tmp380 = and i1 %sel_tmp376, %tmp_11_30" [main.cpp:24]   --->   Operation 2219 'and' 'sel_tmp380' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2220 [1/1] (4.61ns) (out node of the LUT)   --->   "%sel_tmp381 = select i1 %sel_tmp380, i32 %tmp_247, i32 %sel_tmp379" [main.cpp:24]   --->   Operation 2220 'select' 'sel_tmp381' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp383)   --->   "%sel_tmp765_demorgan = or i1 %sel_tmp750_demorgan, %tmp_1_30" [main.cpp:24]   --->   Operation 2221 'or' 'sel_tmp765_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp383)   --->   "%sel_tmp382 = xor i1 %sel_tmp765_demorgan, true" [main.cpp:24]   --->   Operation 2222 'xor' 'sel_tmp382' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2223 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp383 = and i1 %icmp31, %sel_tmp382" [main.cpp:24]   --->   Operation 2223 'and' 'sel_tmp383' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2224 [1/1] (3.25ns)   --->   "store i32 %tmp_16_28, i32* %dataOut_V_addr_62, align 4" [main.cpp:34]   --->   Operation 2224 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_81 : Operation 2225 [1/1] (0.00ns)   --->   "%OP1_V_4_29_cast = sext i32 %dataIn_V_load_4_29 to i48" [main.cpp:34]   --->   Operation 2225 'sext' 'OP1_V_4_29_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2226 [1/1] (8.51ns)   --->   "%p_Val2_2_29 = mul i48 %OP1_V_4_29_cast, %OP1_V_4_29_cast" [main.cpp:34]   --->   Operation 2226 'mul' 'p_Val2_2_29' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2227 [1/1] (0.00ns)   --->   "%tmp_16_29 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_29, i32 16, i32 47)" [main.cpp:34]   --->   Operation 2227 'partselect' 'tmp_16_29' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2228 [1/1] (3.25ns)   --->   "store i32 %tmp_23_28, i32* %dataOut_V_addr_94, align 4" [main.cpp:39]   --->   Operation 2228 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_81 : Operation 2229 [1/1] (0.00ns)   --->   "%OP1_V_2_28_cast = sext i32 %tmp_26_28 to i48" [main.cpp:49]   --->   Operation 2229 'sext' 'OP1_V_2_28_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2230 [1/1] (8.51ns)   --->   "%p_Val2_5_28 = mul i48 %OP1_V_2_28_cast, %OP1_V_4_28_cast" [main.cpp:49]   --->   Operation 2230 'mul' 'p_Val2_5_28' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2231 [1/1] (0.00ns)   --->   "%tmp_29_28 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_28, i32 16, i32 47)" [main.cpp:49]   --->   Operation 2231 'partselect' 'tmp_29_28' <Predicate = true> <Delay = 0.00>

State 82 <SV = 81> <Delay = 8.51>
ST_82 : Operation 2232 [1/1] (0.00ns)   --->   "%dataOut_V_addr_126 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 148" [main.cpp:44]   --->   Operation 2232 'getelementptr' 'dataOut_V_addr_126' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2233 [1/1] (0.00ns)   --->   "%dataOut_V_addr_158 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 149" [main.cpp:49]   --->   Operation 2233 'getelementptr' 'dataOut_V_addr_158' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node storemerge1_s)   --->   "%tmp_20_30 = shl i32 %tmp_245, %sh_amt_30_cast" [main.cpp:24]   --->   Operation 2234 'shl' 'tmp_20_30' <Predicate = (sel_tmp383)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2235 [1/1] (4.42ns) (out node of the LUT)   --->   "%storemerge1_s = select i1 %sel_tmp383, i32 %tmp_20_30, i32 %sel_tmp381" [main.cpp:24]   --->   Operation 2235 'select' 'storemerge1_s' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 2236 [1/1] (0.00ns)   --->   "%OP1_V_29_cast = sext i32 %tmp_16_29 to i48" [main.cpp:39]   --->   Operation 2236 'sext' 'OP1_V_29_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2237 [1/1] (8.51ns)   --->   "%p_Val2_3_29 = mul i48 %OP1_V_29_cast, %OP1_V_4_29_cast" [main.cpp:39]   --->   Operation 2237 'mul' 'p_Val2_3_29' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2238 [1/1] (0.00ns)   --->   "%tmp_23_29 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_29, i32 16, i32 47)" [main.cpp:39]   --->   Operation 2238 'partselect' 'tmp_23_29' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2239 [1/1] (3.25ns)   --->   "store i32 %tmp_26_28, i32* %dataOut_V_addr_126, align 4" [main.cpp:44]   --->   Operation 2239 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_82 : Operation 2240 [1/1] (3.25ns)   --->   "store i32 %tmp_29_28, i32* %dataOut_V_addr_158, align 4" [main.cpp:49]   --->   Operation 2240 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 83 <SV = 82> <Delay = 8.51>
ST_83 : Operation 2241 [1/1] (0.00ns)   --->   "%dataOut_V_addr_30 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 150" [main.cpp:29]   --->   Operation 2241 'getelementptr' 'dataOut_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2242 [1/1] (0.00ns)   --->   "%dataOut_V_addr_63 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 151" [main.cpp:34]   --->   Operation 2242 'getelementptr' 'dataOut_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2243 [1/1] (3.25ns)   --->   "store i32 %dataIn_V_load_4_29, i32* %dataOut_V_addr_30, align 4" [main.cpp:29]   --->   Operation 2243 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_83 : Operation 2244 [1/1] (3.25ns)   --->   "store i32 %tmp_16_29, i32* %dataOut_V_addr_63, align 4" [main.cpp:34]   --->   Operation 2244 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_83 : Operation 2245 [1/1] (0.00ns)   --->   "%OP1_V_4_30_cast = sext i32 %storemerge1_s to i48" [main.cpp:34]   --->   Operation 2245 'sext' 'OP1_V_4_30_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2246 [1/1] (8.51ns)   --->   "%p_Val2_2_30 = mul i48 %OP1_V_4_30_cast, %OP1_V_4_30_cast" [main.cpp:34]   --->   Operation 2246 'mul' 'p_Val2_2_30' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2247 [1/1] (0.00ns)   --->   "%tmp_16_30 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_30, i32 16, i32 47)" [main.cpp:34]   --->   Operation 2247 'partselect' 'tmp_16_30' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2248 [1/1] (0.00ns)   --->   "%OP1_V_1_29_cast = sext i32 %tmp_23_29 to i48" [main.cpp:44]   --->   Operation 2248 'sext' 'OP1_V_1_29_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2249 [1/1] (8.51ns)   --->   "%p_Val2_4_29 = mul i48 %OP1_V_1_29_cast, %OP1_V_4_29_cast" [main.cpp:44]   --->   Operation 2249 'mul' 'p_Val2_4_29' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2250 [1/1] (0.00ns)   --->   "%tmp_26_29 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_29, i32 16, i32 47)" [main.cpp:44]   --->   Operation 2250 'partselect' 'tmp_26_29' <Predicate = true> <Delay = 0.00>

State 84 <SV = 83> <Delay = 8.51>
ST_84 : Operation 2251 [1/1] (0.00ns)   --->   "%dataOut_V_addr_95 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 152" [main.cpp:39]   --->   Operation 2251 'getelementptr' 'dataOut_V_addr_95' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2252 [1/1] (0.00ns)   --->   "%dataOut_V_addr_127 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 153" [main.cpp:44]   --->   Operation 2252 'getelementptr' 'dataOut_V_addr_127' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2253 [1/1] (3.25ns)   --->   "store i32 %tmp_23_29, i32* %dataOut_V_addr_95, align 4" [main.cpp:39]   --->   Operation 2253 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_84 : Operation 2254 [1/1] (0.00ns)   --->   "%OP1_V_30_cast = sext i32 %tmp_16_30 to i48" [main.cpp:39]   --->   Operation 2254 'sext' 'OP1_V_30_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2255 [1/1] (8.51ns)   --->   "%p_Val2_3_30 = mul i48 %OP1_V_30_cast, %OP1_V_4_30_cast" [main.cpp:39]   --->   Operation 2255 'mul' 'p_Val2_3_30' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2256 [1/1] (0.00ns)   --->   "%tmp_23_30 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_30, i32 16, i32 47)" [main.cpp:39]   --->   Operation 2256 'partselect' 'tmp_23_30' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2257 [1/1] (3.25ns)   --->   "store i32 %tmp_26_29, i32* %dataOut_V_addr_127, align 4" [main.cpp:44]   --->   Operation 2257 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_84 : Operation 2258 [1/1] (0.00ns)   --->   "%OP1_V_2_29_cast = sext i32 %tmp_26_29 to i48" [main.cpp:49]   --->   Operation 2258 'sext' 'OP1_V_2_29_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2259 [1/1] (8.51ns)   --->   "%p_Val2_5_29 = mul i48 %OP1_V_2_29_cast, %OP1_V_4_29_cast" [main.cpp:49]   --->   Operation 2259 'mul' 'p_Val2_5_29' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp_29_29 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_29, i32 16, i32 47)" [main.cpp:49]   --->   Operation 2260 'partselect' 'tmp_29_29' <Predicate = true> <Delay = 0.00>

State 85 <SV = 84> <Delay = 8.51>
ST_85 : Operation 2261 [1/1] (0.00ns)   --->   "%dataOut_V_addr_31 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 155" [main.cpp:29]   --->   Operation 2261 'getelementptr' 'dataOut_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2262 [1/1] (0.00ns)   --->   "%dataOut_V_addr_159 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 154" [main.cpp:49]   --->   Operation 2262 'getelementptr' 'dataOut_V_addr_159' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2263 [1/1] (3.25ns)   --->   "store i32 %storemerge1_s, i32* %dataOut_V_addr_31, align 4" [main.cpp:29]   --->   Operation 2263 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_85 : Operation 2264 [1/1] (0.00ns)   --->   "%OP1_V_1_30_cast = sext i32 %tmp_23_30 to i48" [main.cpp:44]   --->   Operation 2264 'sext' 'OP1_V_1_30_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2265 [1/1] (8.51ns)   --->   "%p_Val2_4_30 = mul i48 %OP1_V_1_30_cast, %OP1_V_4_30_cast" [main.cpp:44]   --->   Operation 2265 'mul' 'p_Val2_4_30' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2266 [1/1] (0.00ns)   --->   "%tmp_26_30 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_30, i32 16, i32 47)" [main.cpp:44]   --->   Operation 2266 'partselect' 'tmp_26_30' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2267 [1/1] (3.25ns)   --->   "store i32 %tmp_29_29, i32* %dataOut_V_addr_159, align 4" [main.cpp:49]   --->   Operation 2267 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 86 <SV = 85> <Delay = 8.51>
ST_86 : Operation 2268 [1/1] (0.00ns)   --->   "%dataOut_V_addr_64 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 156" [main.cpp:34]   --->   Operation 2268 'getelementptr' 'dataOut_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2269 [1/1] (0.00ns)   --->   "%dataOut_V_addr_96 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 157" [main.cpp:39]   --->   Operation 2269 'getelementptr' 'dataOut_V_addr_96' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2270 [1/1] (3.25ns)   --->   "store i32 %tmp_16_30, i32* %dataOut_V_addr_64, align 4" [main.cpp:34]   --->   Operation 2270 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_86 : Operation 2271 [1/1] (3.25ns)   --->   "store i32 %tmp_23_30, i32* %dataOut_V_addr_96, align 4" [main.cpp:39]   --->   Operation 2271 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_86 : Operation 2272 [1/1] (0.00ns)   --->   "%OP1_V_2_30_cast = sext i32 %tmp_26_30 to i48" [main.cpp:49]   --->   Operation 2272 'sext' 'OP1_V_2_30_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2273 [1/1] (8.51ns)   --->   "%p_Val2_5_30 = mul i48 %OP1_V_2_30_cast, %OP1_V_4_30_cast" [main.cpp:49]   --->   Operation 2273 'mul' 'p_Val2_5_30' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2274 [1/1] (0.00ns)   --->   "%tmp_29_30 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_30, i32 16, i32 47)" [main.cpp:49]   --->   Operation 2274 'partselect' 'tmp_29_30' <Predicate = true> <Delay = 0.00>

State 87 <SV = 86> <Delay = 3.25>
ST_87 : Operation 2275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %input_data), !map !86"   --->   Operation 2275 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last), !map !92"   --->   Operation 2276 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %output_data), !map !96"   --->   Operation 2277 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last), !map !102"   --->   Operation 2278 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @equation_matrix_str) nounwind"   --->   Operation 2279 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2280 [1/1] (0.00ns)   --->   "%dataOut_V_addr_128 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 158" [main.cpp:44]   --->   Operation 2280 'getelementptr' 'dataOut_V_addr_128' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2281 [1/1] (0.00ns)   --->   "%dataOut_V_addr_160 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 159" [main.cpp:49]   --->   Operation 2281 'getelementptr' 'dataOut_V_addr_160' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2282 [1/1] (0.00ns)   --->   "%dataOut_last_addr = getelementptr [160 x i1]* %dataOut_last, i64 0, i64 159" [main.cpp:20]   --->   Operation 2282 'getelementptr' 'dataOut_last_addr' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_data, i1* %input_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 2283 'specinterface' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %output_data, i1* %output_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 2284 'specinterface' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [main.cpp:16]   --->   Operation 2285 'specinterface' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2286 [1/1] (2.28ns)   --->   "store i1 true, i1* %dataOut_last_addr, align 1" [main.cpp:20]   --->   Operation 2286 'store' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_87 : Operation 2287 [1/1] (3.25ns)   --->   "store i32 %tmp_26_30, i32* %dataOut_V_addr_128, align 4" [main.cpp:44]   --->   Operation 2287 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_87 : Operation 2288 [1/1] (3.25ns)   --->   "store i32 %tmp_29_30, i32* %dataOut_V_addr_160, align 4" [main.cpp:49]   --->   Operation 2288 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_87 : Operation 2289 [1/1] (1.76ns)   --->   "br label %.preheader" [main.cpp:52]   --->   Operation 2289 'br' <Predicate = true> <Delay = 1.76>

State 88 <SV = 87> <Delay = 3.76>
ST_88 : Operation 2290 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %arrayctor.loop4.preheader_ifconv ], [ %indvar_flatten_next, %.preheader124 ]"   --->   Operation 2290 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2291 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %arrayctor.loop4.preheader_ifconv ], [ %tmp_30_mid2_v, %.preheader124 ]" [main.cpp:55]   --->   Operation 2291 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2292 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %arrayctor.loop4.preheader_ifconv ], [ %j_1, %.preheader124 ]"   --->   Operation 2292 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2293 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i8 %indvar_flatten, -96"   --->   Operation 2293 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2294 [1/1] (1.91ns)   --->   "%indvar_flatten_next = add i8 %indvar_flatten, 1"   --->   Operation 2294 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2295 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %0, label %.preheader124"   --->   Operation 2295 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2296 [1/1] (1.82ns)   --->   "%i_1 = add i6 1, %i" [main.cpp:52]   --->   Operation 2296 'add' 'i_1' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2297 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %j, -3" [main.cpp:53]   --->   Operation 2297 'icmp' 'exitcond3' <Predicate = (!exitcond_flatten)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2298 [1/1] (0.98ns)   --->   "%j_mid2 = select i1 %exitcond3, i3 0, i3 %j" [main.cpp:53]   --->   Operation 2298 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 2299 [1/1] (1.18ns)   --->   "%tmp_30_mid2_v = select i1 %exitcond3, i6 %i_1, i6 %i" [main.cpp:55]   --->   Operation 2299 'select' 'tmp_30_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 2300 [1/1] (1.65ns)   --->   "%j_1 = add i3 1, %j_mid2" [main.cpp:53]   --->   Operation 2300 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.95>
ST_89 : Operation 2301 [1/1] (0.00ns)   --->   "%tmp_30_mid2_cast = zext i6 %tmp_30_mid2_v to i9" [main.cpp:55]   --->   Operation 2301 'zext' 'tmp_30_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_89 : Operation 2302 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_30_mid2_v, i2 0)" [main.cpp:55]   --->   Operation 2302 'bitconcatenate' 'tmp_51' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_89 : Operation 2303 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %tmp_51 to i9" [main.cpp:55]   --->   Operation 2303 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_89 : Operation 2304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_57 = add i9 %p_shl_cast, %tmp_30_mid2_cast" [main.cpp:55]   --->   Operation 2304 'add' 'tmp_57' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2305 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i3 %j_mid2 to i9" [main.cpp:55]   --->   Operation 2305 'zext' 'tmp_31_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_89 : Operation 2306 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_58 = add i9 %tmp_31_cast, %tmp_57" [main.cpp:55]   --->   Operation 2306 'add' 'tmp_58' <Predicate = (!exitcond_flatten)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2307 [1/1] (0.00ns)   --->   "%tmp_59_cast = zext i9 %tmp_58 to i64" [main.cpp:55]   --->   Operation 2307 'zext' 'tmp_59_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_89 : Operation 2308 [1/1] (0.00ns)   --->   "%dataOut_V_addr_8 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 %tmp_59_cast" [main.cpp:55]   --->   Operation 2308 'getelementptr' 'dataOut_V_addr_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_89 : Operation 2309 [1/1] (0.00ns)   --->   "%dataOut_last_addr_1 = getelementptr [160 x i1]* %dataOut_last, i64 0, i64 %tmp_59_cast" [main.cpp:56]   --->   Operation 2309 'getelementptr' 'dataOut_last_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_89 : Operation 2310 [2/2] (3.25ns)   --->   "%p_Val2_s = load i32* %dataOut_V_addr_8, align 4" [main.cpp:55]   --->   Operation 2310 'load' 'p_Val2_s' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_89 : Operation 2311 [2/2] (2.28ns)   --->   "%dataOut_last_load = load i1* %dataOut_last_addr_1, align 1" [main.cpp:56]   --->   Operation 2311 'load' 'dataOut_last_load' <Predicate = (!exitcond_flatten)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 90 <SV = 89> <Delay = 5.80>
ST_90 : Operation 2312 [1/2] (3.25ns)   --->   "%p_Val2_s = load i32* %dataOut_V_addr_8, align 4" [main.cpp:55]   --->   Operation 2312 'load' 'p_Val2_s' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_90 : Operation 2313 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [main.cpp:55]   --->   Operation 2313 'bitselect' 'is_neg' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_90 : Operation 2314 [1/1] (2.55ns)   --->   "%tmp_34 = sub nsw i32 0, %p_Val2_s" [main.cpp:55]   --->   Operation 2314 'sub' 'tmp_34' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2315 [1/2] (2.28ns)   --->   "%dataOut_last_load = load i1* %dataOut_last_addr_1, align 1" [main.cpp:56]   --->   Operation 2315 'load' 'dataOut_last_load' <Predicate = (!exitcond_flatten)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 91 <SV = 90> <Delay = 8.51>
ST_91 : Operation 2316 [1/1] (2.47ns)   --->   "%tmp_32 = icmp eq i32 %p_Val2_s, 0" [main.cpp:55]   --->   Operation 2316 'icmp' 'tmp_32' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2317 [1/1] (0.69ns)   --->   "%p_Val2_8 = select i1 %is_neg, i32 %tmp_34, i32 %p_Val2_s" [main.cpp:55]   --->   Operation 2317 'select' 'p_Val2_8' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 2318 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_8, i32 31, i32 0)" [main.cpp:55]   --->   Operation 2318 'partselect' 'p_Result_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_91 : Operation 2319 [1/1] (3.39ns)   --->   "%num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_s, i1 true) nounwind" [main.cpp:55]   --->   Operation 2319 'cttz' 'num_zeros' <Predicate = (!exitcond_flatten)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 2320 [1/1] (4.42ns)   --->   "%tmp32_V_1 = shl i32 %p_Val2_8, %num_zeros" [main.cpp:55]   --->   Operation 2320 'shl' 'tmp32_V_1' <Predicate = (!exitcond_flatten)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_249 = trunc i32 %num_zeros to i8" [main.cpp:55]   --->   Operation 2321 'trunc' 'tmp_249' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 92 <SV = 91> <Delay = 6.41>
ST_92 : Operation 2322 [6/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:55]   --->   Operation 2322 'uitofp' 'f_1' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.41>
ST_93 : Operation 2323 [5/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:55]   --->   Operation 2323 'uitofp' 'f_1' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.41>
ST_94 : Operation 2324 [4/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:55]   --->   Operation 2324 'uitofp' 'f_1' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.41>
ST_95 : Operation 2325 [3/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:55]   --->   Operation 2325 'uitofp' 'f_1' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.41>
ST_96 : Operation 2326 [2/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:55]   --->   Operation 2326 'uitofp' 'f_1' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.96>
ST_97 : Operation 2327 [1/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:55]   --->   Operation 2327 'uitofp' 'f_1' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 2328 [1/1] (0.00ns)   --->   "%tmp32_V = bitcast float %f_1 to i32" [main.cpp:55]   --->   Operation 2328 'bitcast' 'tmp32_V' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 0.00>
ST_97 : Operation 2329 [1/1] (0.00ns)   --->   "%p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)" [main.cpp:55]   --->   Operation 2329 'partselect' 'p_Result_7' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 0.00>
ST_97 : Operation 2330 [1/1] (1.55ns)   --->   "%tmp_35 = icmp ne i8 %p_Result_7, -98" [main.cpp:55]   --->   Operation 2330 'icmp' 'tmp_35' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 4.36>
ST_98 : Operation 2331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_54 = sub i8 -114, %tmp_249" [main.cpp:55]   --->   Operation 2331 'sub' 'tmp_54' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2332 [1/1] (0.00ns)   --->   "%tmp_55 = zext i1 %tmp_35 to i8" [main.cpp:55]   --->   Operation 2332 'zext' 'tmp_55' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 0.00>
ST_98 : Operation 2333 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_1_trunc = add i8 %tmp_54, %tmp_55" [main.cpp:55]   --->   Operation 2333 'add' 'p_Repl2_1_trunc' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2334 [1/1] (0.00ns)   --->   "%tmp_56 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_1_trunc)" [main.cpp:55]   --->   Operation 2334 'bitconcatenate' 'tmp_56' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 0.00>
ST_98 : Operation 2335 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_56, i32 23, i32 31)" [main.cpp:55]   --->   Operation 2335 'partset' 'p_Result_2' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 0.00>
ST_98 : Operation 2336 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_2 to float" [main.cpp:55]   --->   Operation 2336 'bitcast' 'f' <Predicate = (!exitcond_flatten & !tmp_32)> <Delay = 0.00>
ST_98 : Operation 2337 [1/1] (0.69ns)   --->   "%p_03_i = select i1 %tmp_32, float 0.000000e+00, float %f" [main.cpp:55]   --->   Operation 2337 'select' 'p_03_i' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 2338 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_data, i1* %output_last, float %p_03_i, i1 %dataOut_last_load)" [main.cpp:55]   --->   Operation 2338 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 99 <SV = 98> <Delay = 0.00>
ST_99 : Operation 2339 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [main.cpp:53]   --->   Operation 2339 'specregionbegin' 'tmp_52' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_99 : Operation 2340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [main.cpp:54]   --->   Operation 2340 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_99 : Operation 2341 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_data, i1* %output_last, float %p_03_i, i1 %dataOut_last_load)" [main.cpp:55]   --->   Operation 2341 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_99 : Operation 2342 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_52)" [main.cpp:57]   --->   Operation 2342 'specregionend' 'empty_51' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_99 : Operation 2343 [1/1] (0.00ns)   --->   "br label %.preheader" [main.cpp:53]   --->   Operation 2343 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 100 <SV = 88> <Delay = 0.00>
ST_100 : Operation 2344 [1/1] (0.00ns)   --->   "ret void" [main.cpp:59]   --->   Operation 2344 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 8.33ns
The critical path consists of the following:
	axis read on port 'input_data' [177]  (0 ns)
	'fpext' operation ('d_assign', main.cpp:24) [179]  (5.55 ns)
	'icmp' operation ('tmp_9', main.cpp:24) [190]  (2.79 ns)

 <State 3>: 5.72ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:24) [191]  (1.55 ns)
	'icmp' operation ('tmp_1', main.cpp:24) [192]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:24) [195]  (0.697 ns)
	'icmp' operation ('icmp', main.cpp:24) [201]  (1.49 ns)

 <State 4>: 8.33ns
The critical path consists of the following:
	axis read on port 'input_data' [222]  (0 ns)
	'fpext' operation ('d_assign_1', main.cpp:24) [224]  (5.55 ns)
	'icmp' operation ('tmp_9_1', main.cpp:24) [235]  (2.79 ns)

 <State 5>: 5.72ns
The critical path consists of the following:
	'sub' operation ('F2_1', main.cpp:24) [236]  (1.55 ns)
	'icmp' operation ('tmp_1_1', main.cpp:24) [237]  (1.99 ns)
	'select' operation ('sh_amt_1', main.cpp:24) [240]  (0.697 ns)
	'icmp' operation ('icmp1', main.cpp:24) [246]  (1.49 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2', main.cpp:34) [1650]  (8.51 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3', main.cpp:39) [1778]  (8.51 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_1', main.cpp:34) [1654]  (8.51 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_1', main.cpp:39) [1782]  (8.51 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_1', main.cpp:44) [1910]  (8.51 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_2', main.cpp:34) [1658]  (8.51 ns)

 <State 12>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_2', main.cpp:39) [1786]  (8.51 ns)

 <State 13>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_3', main.cpp:34) [1662]  (8.51 ns)

 <State 14>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_3', main.cpp:39) [1790]  (8.51 ns)

 <State 15>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_3', main.cpp:44) [1918]  (8.51 ns)

 <State 16>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_4', main.cpp:34) [1666]  (8.51 ns)

 <State 17>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_4', main.cpp:39) [1794]  (8.51 ns)

 <State 18>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_5', main.cpp:34) [1670]  (8.51 ns)

 <State 19>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_5', main.cpp:39) [1798]  (8.51 ns)

 <State 20>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_5', main.cpp:44) [1926]  (8.51 ns)

 <State 21>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_6', main.cpp:34) [1674]  (8.51 ns)

 <State 22>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_6', main.cpp:39) [1802]  (8.51 ns)

 <State 23>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_7', main.cpp:34) [1678]  (8.51 ns)

 <State 24>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_7', main.cpp:39) [1806]  (8.51 ns)

 <State 25>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_7', main.cpp:44) [1934]  (8.51 ns)

 <State 26>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_8', main.cpp:34) [1682]  (8.51 ns)

 <State 27>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_8', main.cpp:39) [1810]  (8.51 ns)

 <State 28>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_9', main.cpp:34) [1686]  (8.51 ns)

 <State 29>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_9', main.cpp:39) [1814]  (8.51 ns)

 <State 30>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_9', main.cpp:44) [1942]  (8.51 ns)

 <State 31>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_s', main.cpp:34) [1690]  (8.51 ns)

 <State 32>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_s', main.cpp:39) [1818]  (8.51 ns)

 <State 33>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_10', main.cpp:34) [1694]  (8.51 ns)

 <State 34>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_10', main.cpp:39) [1822]  (8.51 ns)

 <State 35>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_10', main.cpp:44) [1950]  (8.51 ns)

 <State 36>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_11', main.cpp:34) [1698]  (8.51 ns)

 <State 37>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_11', main.cpp:39) [1826]  (8.51 ns)

 <State 38>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_12', main.cpp:34) [1702]  (8.51 ns)

 <State 39>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_12', main.cpp:39) [1830]  (8.51 ns)

 <State 40>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_12', main.cpp:44) [1958]  (8.51 ns)

 <State 41>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_13', main.cpp:34) [1706]  (8.51 ns)

 <State 42>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_13', main.cpp:39) [1834]  (8.51 ns)

 <State 43>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_14', main.cpp:34) [1710]  (8.51 ns)

 <State 44>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_14', main.cpp:39) [1838]  (8.51 ns)

 <State 45>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_14', main.cpp:44) [1966]  (8.51 ns)

 <State 46>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_15', main.cpp:34) [1714]  (8.51 ns)

 <State 47>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_15', main.cpp:39) [1842]  (8.51 ns)

 <State 48>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_16', main.cpp:34) [1718]  (8.51 ns)

 <State 49>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_16', main.cpp:39) [1846]  (8.51 ns)

 <State 50>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_16', main.cpp:44) [1974]  (8.51 ns)

 <State 51>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_17', main.cpp:34) [1722]  (8.51 ns)

 <State 52>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_17', main.cpp:39) [1850]  (8.51 ns)

 <State 53>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_18', main.cpp:34) [1726]  (8.51 ns)

 <State 54>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_18', main.cpp:39) [1854]  (8.51 ns)

 <State 55>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_18', main.cpp:44) [1982]  (8.51 ns)

 <State 56>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_19', main.cpp:34) [1730]  (8.51 ns)

 <State 57>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_19', main.cpp:39) [1858]  (8.51 ns)

 <State 58>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_20', main.cpp:34) [1734]  (8.51 ns)

 <State 59>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_20', main.cpp:39) [1862]  (8.51 ns)

 <State 60>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_20', main.cpp:44) [1990]  (8.51 ns)

 <State 61>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_21', main.cpp:34) [1738]  (8.51 ns)

 <State 62>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_21', main.cpp:39) [1866]  (8.51 ns)

 <State 63>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_22', main.cpp:34) [1742]  (8.51 ns)

 <State 64>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_22', main.cpp:39) [1870]  (8.51 ns)

 <State 65>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_22', main.cpp:44) [1998]  (8.51 ns)

 <State 66>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_23', main.cpp:34) [1746]  (8.51 ns)

 <State 67>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_23', main.cpp:39) [1874]  (8.51 ns)

 <State 68>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_24', main.cpp:34) [1750]  (8.51 ns)

 <State 69>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_24', main.cpp:39) [1878]  (8.51 ns)

 <State 70>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_24', main.cpp:44) [2006]  (8.51 ns)

 <State 71>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_25', main.cpp:34) [1754]  (8.51 ns)

 <State 72>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_25', main.cpp:39) [1882]  (8.51 ns)

 <State 73>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_26', main.cpp:34) [1758]  (8.51 ns)

 <State 74>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_26', main.cpp:39) [1886]  (8.51 ns)

 <State 75>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_26', main.cpp:44) [2014]  (8.51 ns)

 <State 76>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_27', main.cpp:34) [1762]  (8.51 ns)

 <State 77>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_27', main.cpp:39) [1890]  (8.51 ns)

 <State 78>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_28', main.cpp:34) [1766]  (8.51 ns)

 <State 79>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_28', main.cpp:39) [1894]  (8.51 ns)

 <State 80>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_28', main.cpp:44) [2022]  (8.51 ns)

 <State 81>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_29', main.cpp:34) [1770]  (8.51 ns)

 <State 82>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_29', main.cpp:39) [1898]  (8.51 ns)

 <State 83>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2_30', main.cpp:34) [1774]  (8.51 ns)

 <State 84>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_30', main.cpp:39) [1902]  (8.51 ns)

 <State 85>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4_30', main.cpp:44) [2030]  (8.51 ns)

 <State 86>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_5_30', main.cpp:49) [2158]  (8.51 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dataOut_V_addr_128', main.cpp:44) [138]  (0 ns)
	'store' operation (main.cpp:44) of variable 'tmp_26_30', main.cpp:44 on array 'dataOut.V', main.cpp:18 [2032]  (3.25 ns)

 <State 88>: 3.76ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', main.cpp:53) [2165]  (0 ns)
	'icmp' operation ('exitcond3', main.cpp:53) [2171]  (1.13 ns)
	'select' operation ('j_mid2', main.cpp:53) [2172]  (0.98 ns)
	'add' operation ('j', main.cpp:53) [2208]  (1.65 ns)

 <State 89>: 6.95ns
The critical path consists of the following:
	'add' operation ('tmp_57', main.cpp:55) [2177]  (0 ns)
	'add' operation ('tmp_58', main.cpp:55) [2181]  (3.7 ns)
	'getelementptr' operation ('dataOut_V_addr_8', main.cpp:55) [2183]  (0 ns)
	'load' operation ('__Val2__', main.cpp:55) on array 'dataOut.V', main.cpp:18 [2185]  (3.25 ns)

 <State 90>: 5.81ns
The critical path consists of the following:
	'load' operation ('__Val2__', main.cpp:55) on array 'dataOut.V', main.cpp:18 [2185]  (3.25 ns)
	'sub' operation ('tmp_34', main.cpp:55) [2188]  (2.55 ns)

 <State 91>: 8.52ns
The critical path consists of the following:
	'select' operation ('__Val2__', main.cpp:55) [2189]  (0.698 ns)
	'cttz' operation ('num_zeros', main.cpp:55) [2191]  (3.4 ns)
	'shl' operation ('tmp32.V', main.cpp:55) [2192]  (4.42 ns)

 <State 92>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:55) [2193]  (6.41 ns)

 <State 93>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:55) [2193]  (6.41 ns)

 <State 94>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:55) [2193]  (6.41 ns)

 <State 95>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:55) [2193]  (6.41 ns)

 <State 96>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:55) [2193]  (6.41 ns)

 <State 97>: 7.96ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:55) [2193]  (6.41 ns)
	'icmp' operation ('tmp_35', main.cpp:55) [2196]  (1.55 ns)

 <State 98>: 4.37ns
The critical path consists of the following:
	'sub' operation ('tmp_54', main.cpp:55) [2198]  (0 ns)
	'add' operation ('p_Repl2_1_trunc', main.cpp:55) [2200]  (3.67 ns)
	'select' operation ('p_03_i', main.cpp:55) [2204]  (0.698 ns)
	axis write on port 'output_data' (main.cpp:55) [2206]  (0 ns)

 <State 99>: 0ns
The critical path consists of the following:

 <State 100>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
