$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 1 % en $end
  $var wire 8 & count [7:0] $end
  $scope module counter $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 1 % en $end
   $var wire 8 & count [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#674
1#
1$
0%
b00000000 &
#675
0#
#676
1#
#677
0#
#678
1#
0$
1%
b00000001 &
#679
0#
#680
1#
b00000010 &
#681
0#
#682
1#
b00000011 &
#683
0#
#684
1#
b00000100 &
#685
0#
#686
1#
b00000101 &
#687
0#
#688
1#
b00000110 &
#689
0#
#690
1#
b00000111 &
#691
0#
#692
1#
b00001000 &
#693
0#
#694
1#
0%
#695
0#
#696
1#
#697
0#
