

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3'
================================================================
* Date:           Fri Mar 17 13:58:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.925 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1845|     1845|  18.450 us|  18.450 us|  1845|  1845|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3  |     1843|     1843|         5|          1|          1|  1840|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%z = alloca i32 1"   --->   Operation 8 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten94 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 11 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten108 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten108"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten94"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %z"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten108_load = load i11 %indvar_flatten108" [conv_7x7.cpp:30]   --->   Operation 19 'load' 'indvar_flatten108_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.88ns)   --->   "%icmp_ln30 = icmp_eq  i11 %indvar_flatten108_load, i11 1840" [conv_7x7.cpp:30]   --->   Operation 21 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.63ns)   --->   "%add_ln30_1 = add i11 %indvar_flatten108_load, i11 1" [conv_7x7.cpp:30]   --->   Operation 22 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc16.i, void %VITIS_LOOP_43_7.i.preheader.exitStub" [conv_7x7.cpp:30]   --->   Operation 23 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten94_load = load i10 %indvar_flatten94" [conv_7x7.cpp:31]   --->   Operation 24 'load' 'indvar_flatten94_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_1_load = load i3 %i_1" [conv_7x7.cpp:30]   --->   Operation 25 'load' 'i_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.65ns)   --->   "%add_ln30 = add i3 %i_1_load, i3 1" [conv_7x7.cpp:30]   --->   Operation 26 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.77ns)   --->   "%icmp_ln31 = icmp_eq  i10 %indvar_flatten94_load, i10 460" [conv_7x7.cpp:31]   --->   Operation 27 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.98ns)   --->   "%select_ln30_1 = select i1 %icmp_ln31, i3 %add_ln30, i3 %i_1_load" [conv_7x7.cpp:30]   --->   Operation 28 'select' 'select_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i3 %select_ln30_1" [conv_7x7.cpp:33]   --->   Operation 29 'zext' 'zext_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 30 [3/3] (1.05ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i8 %zext_ln33, i8 23" [conv_7x7.cpp:33]   --->   Operation 30 'mul' 'mul_ln33' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln31_1 = add i10 %indvar_flatten94_load, i10 1" [conv_7x7.cpp:31]   --->   Operation 31 'add' 'add_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.68ns)   --->   "%select_ln31_2 = select i1 %icmp_ln31, i10 1, i10 %add_ln31_1" [conv_7x7.cpp:31]   --->   Operation 32 'select' 'select_ln31_2' <Predicate = (!icmp_ln30)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln32 = store i11 %add_ln30_1, i11 %indvar_flatten108" [conv_7x7.cpp:32]   --->   Operation 33 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln32 = store i3 %select_ln30_1, i3 %i_1" [conv_7x7.cpp:32]   --->   Operation 34 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln32 = store i10 %select_ln31_2, i10 %indvar_flatten94" [conv_7x7.cpp:32]   --->   Operation 35 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.92>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%z_load = load i5 %z" [conv_7x7.cpp:32]   --->   Operation 36 'load' 'z_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [conv_7x7.cpp:30]   --->   Operation 37 'load' 'j_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.21ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i5 0, i5 %j_load" [conv_7x7.cpp:30]   --->   Operation 38 'select' 'select_ln30' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [2/3] (1.05ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i8 %zext_ln33, i8 23" [conv_7x7.cpp:33]   --->   Operation 39 'mul' 'mul_ln33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %icmp_ln31, i1 1" [conv_7x7.cpp:30]   --->   Operation 40 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.36ns)   --->   "%icmp_ln32 = icmp_eq  i5 %z_load, i5 20" [conv_7x7.cpp:32]   --->   Operation 41 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %icmp_ln32, i1 %xor_ln30" [conv_7x7.cpp:30]   --->   Operation 42 'and' 'and_ln30' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%add_ln31 = add i5 %select_ln30, i5 1" [conv_7x7.cpp:31]   --->   Operation 43 'add' 'add_ln31' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%or_ln31 = or i1 %and_ln30, i1 %icmp_ln31" [conv_7x7.cpp:31]   --->   Operation 44 'or' 'or_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln31 = select i1 %or_ln31, i5 0, i5 %z_load" [conv_7x7.cpp:31]   --->   Operation 45 'select' 'select_ln31' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns)   --->   "%select_ln31_1 = select i1 %and_ln30, i5 %add_ln31, i5 %select_ln30" [conv_7x7.cpp:31]   --->   Operation 46 'select' 'select_ln31_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%add_ln32 = add i5 %select_ln31, i5 1" [conv_7x7.cpp:32]   --->   Operation 47 'add' 'add_ln32' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln32 = store i5 %select_ln31_1, i5 %j" [conv_7x7.cpp:32]   --->   Operation 48 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln32 = store i5 %add_ln32, i5 %z" [conv_7x7.cpp:32]   --->   Operation 49 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 50 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i8 %zext_ln33, i8 23" [conv_7x7.cpp:33]   --->   Operation 50 'mul' 'mul_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i5 %select_ln31_1" [conv_7x7.cpp:33]   --->   Operation 51 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i8 %mul_ln33, i8 %zext_ln33_1" [conv_7x7.cpp:33]   --->   Operation 52 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.85>
ST_4 : Operation 53 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i8 %mul_ln33, i8 %zext_ln33_1" [conv_7x7.cpp:33]   --->   Operation 53 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i8 %add_ln33" [conv_7x7.cpp:33]   --->   Operation 54 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln33, i4 0" [conv_7x7.cpp:33]   --->   Operation 55 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln33, i2 0" [conv_7x7.cpp:33]   --->   Operation 56 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i10 %tmp" [conv_7x7.cpp:33]   --->   Operation 57 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_1 = add i11 %p_shl4, i11 %zext_ln33_2" [conv_7x7.cpp:33]   --->   Operation 58 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i5 %select_ln31" [conv_7x7.cpp:33]   --->   Operation 59 'zext' 'zext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln33_2 = add i11 %add_ln33_1, i11 %zext_ln33_3" [conv_7x7.cpp:33]   --->   Operation 60 'add' 'add_ln33_2' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_2_VITIS_LOOP_32_3_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i11 %add_ln33_2" [conv_7x7.cpp:33]   --->   Operation 66 'zext' 'zext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%conv_out_buf_V_addr = getelementptr i15 %conv_out_buf_V, i64 0, i64 %zext_ln33_4" [conv_7x7.cpp:33]   --->   Operation 67 'getelementptr' 'conv_out_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [conv_7x7.cpp:32]   --->   Operation 68 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln33 = store i15 0, i11 %conv_out_buf_V_addr" [conv_7x7.cpp:33]   --->   Operation 69 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body8.i" [conv_7x7.cpp:32]   --->   Operation 70 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
z                      (alloca           ) [ 011000]
j                      (alloca           ) [ 011000]
indvar_flatten94       (alloca           ) [ 010000]
i_1                    (alloca           ) [ 010000]
indvar_flatten108      (alloca           ) [ 010000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
indvar_flatten108_load (load             ) [ 000000]
specpipeline_ln0       (specpipeline     ) [ 000000]
icmp_ln30              (icmp             ) [ 011110]
add_ln30_1             (add              ) [ 000000]
br_ln30                (br               ) [ 000000]
indvar_flatten94_load  (load             ) [ 000000]
i_1_load               (load             ) [ 000000]
add_ln30               (add              ) [ 000000]
icmp_ln31              (icmp             ) [ 011000]
select_ln30_1          (select           ) [ 000000]
zext_ln33              (zext             ) [ 011100]
add_ln31_1             (add              ) [ 000000]
select_ln31_2          (select           ) [ 000000]
store_ln32             (store            ) [ 000000]
store_ln32             (store            ) [ 000000]
store_ln32             (store            ) [ 000000]
z_load                 (load             ) [ 000000]
j_load                 (load             ) [ 000000]
select_ln30            (select           ) [ 000000]
xor_ln30               (xor              ) [ 000000]
icmp_ln32              (icmp             ) [ 000000]
and_ln30               (and              ) [ 000000]
add_ln31               (add              ) [ 000000]
or_ln31                (or               ) [ 000000]
select_ln31            (select           ) [ 010110]
select_ln31_1          (select           ) [ 010100]
add_ln32               (add              ) [ 000000]
store_ln32             (store            ) [ 000000]
store_ln32             (store            ) [ 000000]
mul_ln33               (mul              ) [ 010010]
zext_ln33_1            (zext             ) [ 010010]
add_ln33               (add              ) [ 000000]
trunc_ln33             (trunc            ) [ 000000]
p_shl4                 (bitconcatenate   ) [ 000000]
tmp                    (bitconcatenate   ) [ 000000]
zext_ln33_2            (zext             ) [ 000000]
add_ln33_1             (add              ) [ 000000]
zext_ln33_3            (zext             ) [ 000000]
add_ln33_2             (add              ) [ 010001]
specloopname_ln0       (specloopname     ) [ 000000]
empty                  (speclooptripcount) [ 000000]
specpipeline_ln0       (specpipeline     ) [ 000000]
specloopname_ln0       (specloopname     ) [ 000000]
specpipeline_ln0       (specpipeline     ) [ 000000]
zext_ln33_4            (zext             ) [ 000000]
conv_out_buf_V_addr    (getelementptr    ) [ 000000]
specloopname_ln32      (specloopname     ) [ 000000]
store_ln33             (store            ) [ 000000]
br_ln32                (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out_buf_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_buf_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_31_2_VITIS_LOOP_32_3_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="z_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="j_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten94_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten94/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten108_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten108/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="conv_out_buf_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="15" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="11" slack="0"/>
<pin id="86" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buf_V_addr/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln33_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="0" index="1" bw="15" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="11" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="3" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="5" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="5" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten108_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="0"/>
<pin id="123" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten108_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln30_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln30_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten94_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten94_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_1_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln30_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln31_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="10" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln30_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="3" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln33_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln31_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln31_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln32_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="11" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln32_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="3" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln32_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="z_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="1"/>
<pin id="197" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="1"/>
<pin id="200" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln30_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="xor_ln30_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln32_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="5" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln30_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln31_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="or_ln31_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="1"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln31_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln31_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="5" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln32_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln32_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="1"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln32_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="1"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln33_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="1"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln33_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_shl4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln33_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln33_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="10" slack="0"/>
<pin id="296" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln33_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="2"/>
<pin id="301" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_3/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln33_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln33_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_4/5 "/>
</bind>
</comp>

<comp id="312" class="1007" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="5" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33/1 add_ln33/3 "/>
</bind>
</comp>

<comp id="322" class="1005" name="z_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="329" class="1005" name="j_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="336" class="1005" name="indvar_flatten94_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten94 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="indvar_flatten108_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten108 "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln30_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="3"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="361" class="1005" name="icmp_ln31_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="368" class="1005" name="zext_ln33_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="373" class="1005" name="select_ln31_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="2"/>
<pin id="375" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="378" class="1005" name="select_ln31_1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="1"/>
<pin id="380" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="zext_ln33_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="add_ln33_2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="1"/>
<pin id="390" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="56" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="60" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="136" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="142" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="139" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="136" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="148" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="166" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="130" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="154" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="172" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="198" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="195" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="208" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="201" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="219" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="195" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="219" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="225" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="201" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="236" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="244" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="252" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="292"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="274" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="306"><net_src comp="293" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="317"><net_src comp="162" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="268" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="312" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="321"><net_src comp="312" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="325"><net_src comp="62" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="332"><net_src comp="66" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="339"><net_src comp="70" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="346"><net_src comp="74" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="353"><net_src comp="78" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="360"><net_src comp="124" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="148" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="371"><net_src comp="162" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="376"><net_src comp="236" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="381"><net_src comp="244" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="386"><net_src comp="268" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="391"><net_src comp="302" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="308" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_buf_V | {5 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten108_load : 1
		icmp_ln30 : 2
		add_ln30_1 : 2
		br_ln30 : 3
		indvar_flatten94_load : 1
		i_1_load : 1
		add_ln30 : 2
		icmp_ln31 : 2
		select_ln30_1 : 3
		zext_ln33 : 4
		mul_ln33 : 5
		add_ln31_1 : 2
		select_ln31_2 : 3
		store_ln32 : 3
		store_ln32 : 4
		store_ln32 : 4
	State 2
		select_ln30 : 1
		icmp_ln32 : 1
		and_ln30 : 2
		add_ln31 : 2
		or_ln31 : 2
		select_ln31 : 2
		select_ln31_1 : 3
		add_ln32 : 3
		store_ln32 : 4
		store_ln32 : 4
	State 3
		add_ln33 : 1
	State 4
		trunc_ln33 : 1
		p_shl4 : 2
		tmp : 1
		zext_ln33_2 : 2
		add_ln33_1 : 3
		add_ln33_2 : 4
	State 5
		conv_out_buf_V_addr : 1
		store_ln33 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln30_1_fu_130  |    0    |    0    |    12   |
|          |    add_ln30_fu_142   |    0    |    0    |    11   |
|          |   add_ln31_1_fu_166  |    0    |    0    |    13   |
|    add   |    add_ln31_fu_225   |    0    |    0    |    13   |
|          |    add_ln32_fu_252   |    0    |    0    |    13   |
|          |   add_ln33_1_fu_293  |    0    |    0    |    11   |
|          |   add_ln33_2_fu_302  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln30_fu_124   |    0    |    0    |    11   |
|   icmp   |   icmp_ln31_fu_148   |    0    |    0    |    11   |
|          |   icmp_ln32_fu_213   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          | select_ln30_1_fu_154 |    0    |    0    |    3    |
|          | select_ln31_2_fu_172 |    0    |    0    |    10   |
|  select  |  select_ln30_fu_201  |    0    |    0    |    5    |
|          |  select_ln31_fu_236  |    0    |    0    |    5    |
|          | select_ln31_1_fu_244 |    0    |    0    |    5    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln30_fu_208   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln30_fu_219   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln31_fu_231    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_312      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln33_fu_162   |    0    |    0    |    0    |
|          |  zext_ln33_1_fu_268  |    0    |    0    |    0    |
|   zext   |  zext_ln33_2_fu_289  |    0    |    0    |    0    |
|          |  zext_ln33_3_fu_299  |    0    |    0    |    0    |
|          |  zext_ln33_4_fu_308  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln33_fu_271  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     p_shl4_fu_274    |    0    |    0    |    0    |
|          |      tmp_fu_282      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   149   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln33_2_reg_388   |   11   |
|       i_1_reg_343       |    3   |
|    icmp_ln30_reg_357    |    1   |
|    icmp_ln31_reg_361    |    1   |
|indvar_flatten108_reg_350|   11   |
| indvar_flatten94_reg_336|   10   |
|        j_reg_329        |    5   |
|  select_ln31_1_reg_378  |    5   |
|   select_ln31_reg_373   |    5   |
|        z_reg_322        |    5   |
|   zext_ln33_1_reg_383   |    8   |
|    zext_ln33_reg_368    |    8   |
+-------------------------+--------+
|          Total          |   73   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_312 |  p0  |   2  |   3  |    6   ||    9    |
| grp_fu_312 |  p1  |   2  |   5  |   10   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   16   ||  3.176  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   149  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   73   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   73   |   167  |
+-----------+--------+--------+--------+--------+
