#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jun  7 14:13:22 2022
# Process ID: 23260
# Current directory: C:/devWorks/SoC_Neopixel_VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23492 C:\devWorks\SoC_Neopixel_VHDL\XTRA_SoC_Neopixel.xpr
# Log file: C:/devWorks/SoC_Neopixel_VHDL/vivado.log
# Journal file: C:/devWorks/SoC_Neopixel_VHDL\vivado.jou
# Running On: PF1K6K4W, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 16915 MB
#-----------------------------------------------------------
start_gui
open_project C:/devWorks/SoC_Neopixel_VHDL/XTRA_SoC_Neopixel.xpr
update_module_reference design_1_xtra_cteq_neopixel_0_0
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/devWorks/SoC_Neopixel_VHDL/XTRA_SoC_Neopixel.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/devWorks/SoC_Neopixel_VHDL/XTRA_SoC_Neopixel.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/devWorks/SoC_Neopixel_VHDL/XTRA_SoC_Neopixel.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/devWorks/SoC_Neopixel_VHDL/XTRA_SoC_Neopixel.srcs/sources_1/bd/design_1/design_1.bd}
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/devWorks/SoC_Neopixel_VHDL/XTRA_SoC_Neopixel.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/devWorks/SoC_Neopixel_VHDL/XTRA_SoC_Neopixel.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/devWorks/SoC_Neopixel_VHDL/XTRA_SoC_Neopixel.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/devWorks/SoC_Neopixel_VHDL/XTRA_SoC_Neopixel.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/devWorks/SoC_Neopixel_VHDL/XTRA_SoC_Neopixel.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_project
create_project SoC_AXI_NeoPixel C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
create_peripheral cteq PXL AXI_NeoPixel 1.0 -dir C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core cteq:PXL:AXI_NeoPixel:1.0]
set_property VALUE 64 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core cteq:PXL:AXI_NeoPixel:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core cteq:PXL:AXI_NeoPixel:1.0]
write_peripheral [ipx::find_open_core cteq:PXL:AXI_NeoPixel:1.0]
set_property  ip_repo_paths  C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/../ip_repo/AXI_NeoPixel_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_AXI_NeoPixel_v1_0 -directory C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/../ip_repo c:/devWorks/SoC_Neopixel_VHDL/ip_repo/AXI_NeoPixel_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/devWorks/SoC_Neopixel_VHDL/ip_repo/AXI_NeoPixel_1.0/src C:/devWorks/SoC_Neopixel_VHDL/XTRA_SoC_Neopixel.srcs/sources_1/new/xtra_soc_neopixel.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\devWorks\SoC_Neopixel_VHDL\ip_repo\AXI_NeoPixel_1.0\cteq_PXL_AXI_NeoPixel_1.0.zip} [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\devWorks\SoC_Neopixel_VHDL\ip_repo\AXI_NeoPixel_1.0\cteq_PXL_AXI_NeoPixel_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/devWorks/SoC_Neopixel_VHDL/ip_repo/AXI_NeoPixel_1.0
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv cteq:PXL:AXI_NeoPixel:1.0 AXI_NeoPixel_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "btns_4bits" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
endgroup
apply_board_connection -board_interface "leds_4bits" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "sws_2bits" -ip_intf "axi_gpio_1/GPIO" -diagram "design_1" 
endgroup
apply_board_connection -board_interface "rgb_led" -ip_intf "axi_gpio_1/GPIO2" -diagram "design_1" 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/AXI_NeoPixel_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins AXI_NeoPixel_0/S00_AXI]
endgroup
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins AXI_NeoPixel_0/clk]
startgroup
make_bd_pins_external  [get_bd_pins AXI_NeoPixel_0/d_out]
endgroup
regenerate_bd_layout
save_bd_design
write_bd_layout -format pdf -orientation portrait C:/devWorks/SoC_Neopixel_VHDL/XTRA_SoC_Neopixel.srcs/sources_1/new/design_1.pdf
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name AXI_NeoPixel_v1_0_project -directory C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.tmp/AXI_NeoPixel_v1_0_project c:/devWorks/SoC_Neopixel_VHDL/ip_repo/AXI_NeoPixel_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\devWorks\SoC_Neopixel_VHDL\ip_repo\AXI_NeoPixel_1.0\cteq_PXL_AXI_NeoPixel_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/devWorks/SoC_Neopixel_VHDL/ip_repo/AXI_NeoPixel_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv cteq:PXL:AXI_NeoPixel:1.0 [get_ips  design_1_AXI_NeoPixel_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_NeoPixel_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_AXI_NeoPixel_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_AXI_NeoPixel_0_0_synth_1 -jobs 8
wait_on_run design_1_AXI_NeoPixel_0_0_synth_1
export_simulation -of_objects [get_files C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.ip_user_files/sim_scripts -ip_user_files_dir C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.ip_user_files -ipstatic_source_dir C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.cache/compile_simlib/modelsim} {questa=C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.cache/compile_simlib/questa} {riviera=C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.cache/compile_simlib/riviera} {activehdl=C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list d_out_0]]
place_ports d_out_0 Y19
file mkdir C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.srcs/constrs_1/new
close [ open C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.srcs/constrs_1/new/SoC_AXI_NeoPixel.xdc w ]
add_files -fileset constrs_1 C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.srcs/constrs_1/new/SoC_AXI_NeoPixel.xdc
set_property target_constrs_file C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.srcs/constrs_1/new/SoC_AXI_NeoPixel.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
write_hw_platform -fixed -include_bit -force -file C:/devWorks/SoC_Neopixel_VHDL/SoC_AXI_NeoPixel/SoC_AXI_NeoPixel.xsa
