Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 25 13:33:16 2024
| Host         : Lenovo-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      7 |            1 |
|     15 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            9 |
| Yes          | No                    | Yes                    |              24 |            8 |
| Yes          | Yes                   | No                     |               7 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+--------------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+-------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG | debouncer1/eqOp   |                          |                1 |              2 |
|  clk_IBUF_BUFG | debouncer1/enable | Intruction_Fetch1/q3_reg |                1 |              7 |
|  clk_IBUF_BUFG | debouncer1/enable |                          |                8 |             15 |
|  clk_IBUF_BUFG | debouncer1/enable | debouncer2/AR[0]         |                8 |             24 |
|  clk_IBUF_BUFG |                   |                          |               10 |             36 |
|  clk_IBUF_BUFG | RegWrite__0       |                          |                6 |             48 |
+----------------+-------------------+--------------------------+------------------+----------------+


