# compile vhdl design source files
vhdl xil_defaultlib  "../../../T19_Timer.srcs/sources_1/imports/exercises/T19_Timer.vhd"
vhdl xil_defaultlib  "../../../T19_Timer.srcs/sim_1/imports/exercises/T19_ProcedureTb.vhd"

# Do not sort compile order
nosort
