0.6
2017.2
Jun 15 2017
18:52:51
C:/VerilogLab/lab_fin_check/lab_fin_check.sim/sim_1/synth/func/washing_machine_sim_func_synth.v,1537859807,verilog,,,,FSM;bin_to_BCD;bin_to_BCD_0;glbl;ssdisp;timer,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sim_1/imports/imports/washing_machine_sim.v,1537857718,verilog,,,,washing_machine_sim,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/decoder3_8.v,1537755964,verilog,,,,decoder3_8,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sevenseg_decoder.v,1528437883,verilog,,,,sevenseg_decoder,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sum_rom.v,1528437488,verilog,,,,sum_rom,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/new/counter.v,1537685714,verilog,,,,counter,,,,,,,,
