{
  "module_name": "hw_host1x02_sync.h",
  "hash_id": "5fc4d39ebb446513e29c7a7c639ba50d5dd965a3c7455a1c40e9cd9e646c6ab2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/host1x/hw/hw_host1x02_sync.h",
  "human_readable_source": " \n \n\n  \n\n#ifndef HOST1X_HW_HOST1X02_SYNC_H\n#define HOST1X_HW_HOST1X02_SYNC_H\n\n#define REGISTER_STRIDE\t4\n\nstatic inline u32 host1x_sync_syncpt_r(unsigned int id)\n{\n\treturn 0x400 + id * REGISTER_STRIDE;\n}\n#define HOST1X_SYNC_SYNCPT(id) \\\n\thost1x_sync_syncpt_r(id)\nstatic inline u32 host1x_sync_syncpt_thresh_cpu0_int_status_r(unsigned int id)\n{\n\treturn 0x40 + id * REGISTER_STRIDE;\n}\n#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS(id) \\\n\thost1x_sync_syncpt_thresh_cpu0_int_status_r(id)\nstatic inline u32 host1x_sync_syncpt_thresh_int_disable_r(unsigned int id)\n{\n\treturn 0x60 + id * REGISTER_STRIDE;\n}\n#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE(id) \\\n\thost1x_sync_syncpt_thresh_int_disable_r(id)\nstatic inline u32 host1x_sync_syncpt_thresh_int_enable_cpu0_r(unsigned int id)\n{\n\treturn 0x68 + id * REGISTER_STRIDE;\n}\n#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0(id) \\\n\thost1x_sync_syncpt_thresh_int_enable_cpu0_r(id)\nstatic inline u32 host1x_sync_cf_setup_r(unsigned int channel)\n{\n\treturn 0x80 + channel * REGISTER_STRIDE;\n}\n#define HOST1X_SYNC_CF_SETUP(channel) \\\n\thost1x_sync_cf_setup_r(channel)\nstatic inline u32 host1x_sync_cf_setup_base_v(u32 r)\n{\n\treturn (r >> 0) & 0x3ff;\n}\n#define HOST1X_SYNC_CF_SETUP_BASE_V(r) \\\n\thost1x_sync_cf_setup_base_v(r)\nstatic inline u32 host1x_sync_cf_setup_limit_v(u32 r)\n{\n\treturn (r >> 16) & 0x3ff;\n}\n#define HOST1X_SYNC_CF_SETUP_LIMIT_V(r) \\\n\thost1x_sync_cf_setup_limit_v(r)\nstatic inline u32 host1x_sync_cmdproc_stop_r(void)\n{\n\treturn 0xac;\n}\n#define HOST1X_SYNC_CMDPROC_STOP \\\n\thost1x_sync_cmdproc_stop_r()\nstatic inline u32 host1x_sync_ch_teardown_r(void)\n{\n\treturn 0xb0;\n}\n#define HOST1X_SYNC_CH_TEARDOWN \\\n\thost1x_sync_ch_teardown_r()\nstatic inline u32 host1x_sync_usec_clk_r(void)\n{\n\treturn 0x1a4;\n}\n#define HOST1X_SYNC_USEC_CLK \\\n\thost1x_sync_usec_clk_r()\nstatic inline u32 host1x_sync_ctxsw_timeout_cfg_r(void)\n{\n\treturn 0x1a8;\n}\n#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG \\\n\thost1x_sync_ctxsw_timeout_cfg_r()\nstatic inline u32 host1x_sync_ip_busy_timeout_r(void)\n{\n\treturn 0x1bc;\n}\n#define HOST1X_SYNC_IP_BUSY_TIMEOUT \\\n\thost1x_sync_ip_busy_timeout_r()\nstatic inline u32 host1x_sync_mlock_owner_r(unsigned int id)\n{\n\treturn 0x340 + id * REGISTER_STRIDE;\n}\n#define HOST1X_SYNC_MLOCK_OWNER(id) \\\n\thost1x_sync_mlock_owner_r(id)\nstatic inline u32 host1x_sync_mlock_owner_chid_v(u32 v)\n{\n\treturn (v >> 8) & 0xf;\n}\n#define HOST1X_SYNC_MLOCK_OWNER_CHID_V(v) \\\n\thost1x_sync_mlock_owner_chid_v(v)\nstatic inline u32 host1x_sync_mlock_owner_cpu_owns_v(u32 r)\n{\n\treturn (r >> 1) & 0x1;\n}\n#define HOST1X_SYNC_MLOCK_OWNER_CPU_OWNS_V(r) \\\n\thost1x_sync_mlock_owner_cpu_owns_v(r)\nstatic inline u32 host1x_sync_mlock_owner_ch_owns_v(u32 r)\n{\n\treturn (r >> 0) & 0x1;\n}\n#define HOST1X_SYNC_MLOCK_OWNER_CH_OWNS_V(r) \\\n\thost1x_sync_mlock_owner_ch_owns_v(r)\nstatic inline u32 host1x_sync_syncpt_int_thresh_r(unsigned int id)\n{\n\treturn 0x500 + id * REGISTER_STRIDE;\n}\n#define HOST1X_SYNC_SYNCPT_INT_THRESH(id) \\\n\thost1x_sync_syncpt_int_thresh_r(id)\nstatic inline u32 host1x_sync_syncpt_base_r(unsigned int id)\n{\n\treturn 0x600 + id * REGISTER_STRIDE;\n}\n#define HOST1X_SYNC_SYNCPT_BASE(id) \\\n\thost1x_sync_syncpt_base_r(id)\nstatic inline u32 host1x_sync_syncpt_cpu_incr_r(unsigned int id)\n{\n\treturn 0x700 + id * REGISTER_STRIDE;\n}\n#define HOST1X_SYNC_SYNCPT_CPU_INCR(id) \\\n\thost1x_sync_syncpt_cpu_incr_r(id)\nstatic inline u32 host1x_sync_cbread_r(unsigned int channel)\n{\n\treturn 0x720 + channel * REGISTER_STRIDE;\n}\n#define HOST1X_SYNC_CBREAD(channel) \\\n\thost1x_sync_cbread_r(channel)\nstatic inline u32 host1x_sync_cfpeek_ctrl_r(void)\n{\n\treturn 0x74c;\n}\n#define HOST1X_SYNC_CFPEEK_CTRL \\\n\thost1x_sync_cfpeek_ctrl_r()\nstatic inline u32 host1x_sync_cfpeek_ctrl_addr_f(u32 v)\n{\n\treturn (v & 0x3ff) << 0;\n}\n#define HOST1X_SYNC_CFPEEK_CTRL_ADDR_F(v) \\\n\thost1x_sync_cfpeek_ctrl_addr_f(v)\nstatic inline u32 host1x_sync_cfpeek_ctrl_channr_f(u32 v)\n{\n\treturn (v & 0xf) << 16;\n}\n#define HOST1X_SYNC_CFPEEK_CTRL_CHANNR_F(v) \\\n\thost1x_sync_cfpeek_ctrl_channr_f(v)\nstatic inline u32 host1x_sync_cfpeek_ctrl_ena_f(u32 v)\n{\n\treturn (v & 0x1) << 31;\n}\n#define HOST1X_SYNC_CFPEEK_CTRL_ENA_F(v) \\\n\thost1x_sync_cfpeek_ctrl_ena_f(v)\nstatic inline u32 host1x_sync_cfpeek_read_r(void)\n{\n\treturn 0x750;\n}\n#define HOST1X_SYNC_CFPEEK_READ \\\n\thost1x_sync_cfpeek_read_r()\nstatic inline u32 host1x_sync_cfpeek_ptrs_r(void)\n{\n\treturn 0x754;\n}\n#define HOST1X_SYNC_CFPEEK_PTRS \\\n\thost1x_sync_cfpeek_ptrs_r()\nstatic inline u32 host1x_sync_cfpeek_ptrs_cf_rd_ptr_v(u32 r)\n{\n\treturn (r >> 0) & 0x3ff;\n}\n#define HOST1X_SYNC_CFPEEK_PTRS_CF_RD_PTR_V(r) \\\n\thost1x_sync_cfpeek_ptrs_cf_rd_ptr_v(r)\nstatic inline u32 host1x_sync_cfpeek_ptrs_cf_wr_ptr_v(u32 r)\n{\n\treturn (r >> 16) & 0x3ff;\n}\n#define HOST1X_SYNC_CFPEEK_PTRS_CF_WR_PTR_V(r) \\\n\thost1x_sync_cfpeek_ptrs_cf_wr_ptr_v(r)\nstatic inline u32 host1x_sync_cbstat_r(unsigned int channel)\n{\n\treturn 0x758 + channel * REGISTER_STRIDE;\n}\n#define HOST1X_SYNC_CBSTAT(channel) \\\n\thost1x_sync_cbstat_r(channel)\nstatic inline u32 host1x_sync_cbstat_cboffset_v(u32 r)\n{\n\treturn (r >> 0) & 0xffff;\n}\n#define HOST1X_SYNC_CBSTAT_CBOFFSET_V(r) \\\n\thost1x_sync_cbstat_cboffset_v(r)\nstatic inline u32 host1x_sync_cbstat_cbclass_v(u32 r)\n{\n\treturn (r >> 16) & 0x3ff;\n}\n#define HOST1X_SYNC_CBSTAT_CBCLASS_V(r) \\\n\thost1x_sync_cbstat_cbclass_v(r)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}