

================================================================
== Synthesis Summary Report of 'covariance'
================================================================
+ General Information: 
    * Date:           Sat Mar  9 22:41:24 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        proj_covariance
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7v585t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |                         Modules                        | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |            |     |
    |                         & Loops                        | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ covariance                                            |     -|   0.00|    12391|  2.478e+05|         -|    12392|     -|        no|     -|  52 (4%)|  5512 (~0%)|   8404 (2%)|    -|
    | + covariance_Pipeline_VITIS_LOOP_41_1                  |     -|   0.00|      288|  5.760e+03|         -|      288|     -|        no|     -|        -|  1839 (~0%)|  2083 (~0%)|    -|
    |  o VITIS_LOOP_41_1                                     |    II|  14.60|      286|  5.720e+03|        32|       17|    16|       yes|     -|        -|           -|           -|    -|
    | + covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4  |     -|   0.00|     3843|  7.686e+04|         -|     3843|     -|        no|     -|        -|   259 (~0%)|   486 (~0%)|    -|
    |  o VITIS_LOOP_51_3_VITIS_LOOP_53_4                     |    II|  14.60|     3841|  7.682e+04|        17|       15|   256|       yes|     -|        -|           -|           -|    -|
    | o VITIS_LOOP_58_5                                      |     -|  14.60|     8256|  1.651e+05|       516|        -|    16|        no|     -|        -|           -|           -|    -|
    |  + covariance_Pipeline_VITIS_LOOP_60_6                 |     -|   0.00|      514|  1.028e+04|         -|      514|     -|        no|     -|  52 (4%)|  2188 (~0%)|   3887 (1%)|    -|
    |   o VITIS_LOOP_60_6                                    |    II|  14.60|      512|  1.024e+04|        33|       32|    16|       yes|     -|        -|           -|           -|    -|
    +--------------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+---------------------+
| Interface     | Register | Offset | Width | Access | Description         |
+---------------+----------+--------+-------+--------+---------------------+
| s_axi_control | data_1   | 0x10   | 32    | W      | Data signal of data |
| s_axi_control | data_2   | 0x14   | 32    | W      | Data signal of data |
| s_axi_control | cov_1    | 0x1c   | 32    | W      | Data signal of cov  |
| s_axi_control | cov_2    | 0x20   | 32    | W      | Data signal of cov  |
| s_axi_control | mean_1   | 0x28   | 32    | W      | Data signal of mean |
| s_axi_control | mean_2   | 0x2c   | 32    | W      | Data signal of mean |
+---------------+----------+--------+-------+--------+---------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+
| Argument | Direction |
+----------+-----------+
| data     | inout     |
| cov      | inout     |
| mean     | inout     |
+----------+-----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| data     | m_axi_gmem    | interface |          |                                  |
| data     | s_axi_control | register  | offset   | name=data_1 offset=0x10 range=32 |
| data     | s_axi_control | register  | offset   | name=data_2 offset=0x14 range=32 |
| cov      | m_axi_gmem    | interface |          |                                  |
| cov      | s_axi_control | register  | offset   | name=cov_1 offset=0x1c range=32  |
| cov      | s_axi_control | register  | offset   | name=cov_2 offset=0x20 range=32  |
| mean     | m_axi_gmem    | interface |          |                                  |
| mean     | s_axi_control | register  | offset   | name=mean_1 offset=0x28 range=32 |
| mean     | s_axi_control | register  | offset   | name=mean_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+--------------------------+-----+--------+---------+
| Name                                                   | DSP | Pragma | Variable                 | Op  | Impl   | Latency |
+--------------------------------------------------------+-----+--------+--------------------------+-----+--------+---------+
| + covariance                                           | 52  |        |                          |     |        |         |
|   indvars_iv_next18_fu_155_p2                          | -   |        | indvars_iv_next18        | add | fabric | 0       |
|  + covariance_Pipeline_VITIS_LOOP_41_1                 | 0   |        |                          |     |        |         |
|    indvars_iv_next41_fu_352_p2                         | -   |        | indvars_iv_next41        | add | fabric | 0       |
|    empty_83_fu_374_p2                                  | -   |        | empty_83                 | add | fabric | 0       |
|    empty_84_fu_400_p2                                  | -   |        | empty_84                 | add | fabric | 0       |
|    empty_87_fu_444_p2                                  | -   |        | empty_87                 | add | fabric | 0       |
|    empty_89_fu_482_p2                                  | -   |        | empty_89                 | add | fabric | 0       |
|    empty_91_fu_514_p2                                  | -   |        | empty_91                 | add | fabric | 0       |
|    empty_93_fu_552_p2                                  | -   |        | empty_93                 | add | fabric | 0       |
|    empty_95_fu_590_p2                                  | -   |        | empty_95                 | add | fabric | 0       |
|    empty_97_fu_622_p2                                  | -   |        | empty_97                 | add | fabric | 0       |
|    empty_99_fu_654_p2                                  | -   |        | empty_99                 | add | fabric | 0       |
|    empty_101_fu_698_p2                                 | -   |        | empty_101                | add | fabric | 0       |
|    empty_103_fu_736_p2                                 | -   |        | empty_103                | add | fabric | 0       |
|    empty_105_fu_774_p2                                 | -   |        | empty_105                | add | fabric | 0       |
|    empty_107_fu_827_p2                                 | -   |        | empty_107                | add | fabric | 0       |
|    empty_109_fu_882_p2                                 | -   |        | empty_109                | add | fabric | 0       |
|    empty_111_fu_914_p2                                 | -   |        | empty_111                | add | fabric | 0       |
|    empty_113_fu_946_p2                                 | -   |        | empty_113                | add | fabric | 0       |
|    empty_115_fu_978_p2                                 | -   |        | empty_115                | add | fabric | 0       |
|    tmp3_fu_857_p2                                      | -   |        | tmp3                     | add | fabric | 0       |
|    tmp6_fu_1023_p2                                     | -   |        | tmp6                     | add | fabric | 0       |
|    tmp9_fu_1045_p2                                     | -   |        | tmp9                     | add | fabric | 0       |
|    tmp10_fu_1067_p2                                    | -   |        | tmp10                    | add | fabric | 0       |
|  + covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4 | 0   |        |                          |     |        |         |
|    indvar_flatten_next_fu_178_p2                       | -   |        | indvar_flatten_next      | add | fabric | 0       |
|    indvars_iv_next32_dup152_fu_204_p2                  | -   |        | indvars_iv_next32_dup152 | add | fabric | 0       |
|    empty_78_fu_226_p2                                  | -   |        | empty_78                 | add | fabric | 0       |
|    empty_80_fu_260_p2                                  | -   |        | empty_80                 | add | fabric | 0       |
|    empty_81_fu_328_p2                                  | -   |        | empty_81                 | sub | fabric | 0       |
|    indvars_iv_next28_fu_286_p2                         | -   |        | indvars_iv_next28        | add | fabric | 0       |
|  + covariance_Pipeline_VITIS_LOOP_60_6                 | 52  |        |                          |     |        |         |
|    empty_24_fu_426_p2                                  | -   |        | empty_24                 | add | fabric | 0       |
|    empty_25_fu_439_p2                                  | -   |        | empty_25                 | add | fabric | 0       |
|    empty_27_fu_507_p2                                  | -   |        | empty_27                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U7                               | 3   |        | empty_28                 | mul | auto   | 0       |
|    add63_u7_25fixp_0_fu_860_p2                         | -   |        | add63_u7_25fixp_0        | add | fabric | 0       |
|    empty_30_fu_532_p2                                  | -   |        | empty_30                 | add | fabric | 0       |
|    empty_31_fu_545_p2                                  | -   |        | empty_31                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U8                               | 3   |        | empty_32                 | mul | auto   | 0       |
|    add63_u7_25fixp_1_fu_940_p2                         | -   |        | add63_u7_25fixp_1        | add | fabric | 0       |
|    empty_33_fu_570_p2                                  | -   |        | empty_33                 | add | fabric | 0       |
|    empty_34_fu_583_p2                                  | -   |        | empty_34                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U9                               | 3   |        | empty_35                 | mul | auto   | 0       |
|    add63_u7_25fixp_2_fu_1020_p2                        | -   |        | add63_u7_25fixp_2        | add | fabric | 0       |
|    empty_36_fu_608_p2                                  | -   |        | empty_36                 | add | fabric | 0       |
|    empty_37_fu_621_p2                                  | -   |        | empty_37                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U10                              | 3   |        | empty_38                 | mul | auto   | 0       |
|    add63_u7_25fixp_3_fu_1100_p2                        | -   |        | add63_u7_25fixp_3        | add | fabric | 0       |
|    empty_39_fu_646_p2                                  | -   |        | empty_39                 | add | fabric | 0       |
|    empty_40_fu_659_p2                                  | -   |        | empty_40                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U11                              | 3   |        | empty_41                 | mul | auto   | 0       |
|    add63_u7_25fixp_4_fu_1294_p2                        | -   |        | add63_u7_25fixp_4        | add | fabric | 0       |
|    empty_42_fu_684_p2                                  | -   |        | empty_42                 | add | fabric | 0       |
|    empty_43_fu_697_p2                                  | -   |        | empty_43                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U12                              | 3   |        | empty_44                 | mul | auto   | 0       |
|    add63_u7_25fixp_5_fu_1336_p2                        | -   |        | add63_u7_25fixp_5        | add | fabric | 0       |
|    empty_45_fu_722_p2                                  | -   |        | empty_45                 | add | fabric | 0       |
|    empty_46_fu_735_p2                                  | -   |        | empty_46                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U13                              | 3   |        | empty_47                 | mul | auto   | 0       |
|    add63_u7_25fixp_6_fu_1378_p2                        | -   |        | add63_u7_25fixp_6        | add | fabric | 0       |
|    empty_48_fu_760_p2                                  | -   |        | empty_48                 | add | fabric | 0       |
|    empty_49_fu_773_p2                                  | -   |        | empty_49                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U14                              | 3   |        | empty_50                 | mul | auto   | 0       |
|    add63_u7_25fixp_7_fu_1420_p2                        | -   |        | add63_u7_25fixp_7        | add | fabric | 0       |
|    empty_51_fu_798_p2                                  | -   |        | empty_51                 | add | fabric | 0       |
|    empty_52_fu_811_p2                                  | -   |        | empty_52                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U15                              | 3   |        | empty_53                 | mul | auto   | 0       |
|    add63_u7_25fixp_8_fu_1462_p2                        | -   |        | add63_u7_25fixp_8        | add | fabric | 0       |
|    empty_54_fu_876_p2                                  | -   |        | empty_54                 | add | fabric | 0       |
|    empty_55_fu_889_p2                                  | -   |        | empty_55                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U16                              | 3   |        | empty_56                 | mul | auto   | 0       |
|    add63_u7_25fixp_9_fu_1504_p2                        | -   |        | add63_u7_25fixp_9        | add | fabric | 0       |
|    empty_57_fu_956_p2                                  | -   |        | empty_57                 | add | fabric | 0       |
|    empty_58_fu_969_p2                                  | -   |        | empty_58                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U17                              | 3   |        | empty_59                 | mul | auto   | 0       |
|    add63_u7_25fixp_10_fu_1546_p2                       | -   |        | add63_u7_25fixp_10       | add | fabric | 0       |
|    empty_60_fu_1036_p2                                 | -   |        | empty_60                 | add | fabric | 0       |
|    empty_61_fu_1049_p2                                 | -   |        | empty_61                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U18                              | 3   |        | empty_62                 | mul | auto   | 0       |
|    add63_u7_25fixp_11_fu_1588_p2                       | -   |        | add63_u7_25fixp_11       | add | fabric | 0       |
|    empty_63_fu_1116_p2                                 | -   |        | empty_63                 | add | fabric | 0       |
|    empty_64_fu_1129_p2                                 | -   |        | empty_64                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U19                              | 3   |        | empty_65                 | mul | auto   | 0       |
|    add63_u7_25fixp_12_fu_1630_p2                       | -   |        | add63_u7_25fixp_12       | add | fabric | 0       |
|    empty_66_fu_1154_p2                                 | -   |        | empty_66                 | add | fabric | 0       |
|    empty_67_fu_1167_p2                                 | -   |        | empty_67                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U20                              | 3   |        | empty_68                 | mul | auto   | 0       |
|    add63_u7_25fixp_13_fu_1672_p2                       | -   |        | add63_u7_25fixp_13       | add | fabric | 0       |
|    empty_69_fu_1192_p2                                 | -   |        | empty_69                 | add | fabric | 0       |
|    empty_70_fu_1205_p2                                 | -   |        | empty_70                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U21                              | 3   |        | empty_71                 | mul | auto   | 0       |
|    add63_u7_25fixp_14_fu_1714_p2                       | -   |        | add63_u7_25fixp_14       | add | fabric | 0       |
|    empty_72_fu_1230_p2                                 | -   |        | empty_72                 | add | fabric | 0       |
|    empty_73_fu_1243_p2                                 | -   |        | empty_73                 | add | fabric | 0       |
|    mul_32s_32s_61_1_1_U22                              | 3   |        | empty_74                 | mul | auto   | 0       |
|    add63_u7_25fixp_15_fu_1756_p2                       | -   |        | add63_u7_25fixp_15       | add | fabric | 0       |
|    mul_36ns_38ns_69_1_1_U23                            | 4   |        | mul                      | mul | auto   | 0       |
|    empty_76_fu_477_p2                                  | -   |        | empty_76                 | add | fabric | 0       |
|    indvars_iv_next20_fu_1804_p2                        | -   |        | indvars_iv_next20        | add | fabric | 0       |
+--------------------------------------------------------+-----+--------+--------------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------+-------------------------------------+
| Type      | Options                       | Location                            |
+-----------+-------------------------------+-------------------------------------+
| interface | m_axi port = data depth = 256 | covariance_taffo.c:20 in covariance |
| interface | m_axi port = cov depth = 256  | covariance_taffo.c:21 in covariance |
| interface | m_axi port = mean depth = 16  | covariance_taffo.c:22 in covariance |
+-----------+-------------------------------+-------------------------------------+


