
*** Running vivado
    with args -log Temperature_Controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Temperature_Controller.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Temperature_Controller.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 275.164 ; gain = 53.047
Command: synth_design -top Temperature_Controller -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18240 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 385.125 ; gain = 98.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Temperature_Controller' [C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/temperature_controller.vhd:35]
	Parameter TRIGGER_COUNT bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'Timer' declared at 'C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/timer.vhd:5' bound to instance 'CALIBRATION_TIMER' of component 'Timer' [C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/temperature_controller.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Timer' [C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/timer.vhd:17]
	Parameter TRIGGER_COUNT bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Timer' (1#1) [C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/timer.vhd:17]
	Parameter TRIGGER_COUNT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'Timer' declared at 'C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/timer.vhd:5' bound to instance 'WARM_TIMER' of component 'Timer' [C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/temperature_controller.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Timer__parameterized1' [C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/timer.vhd:17]
	Parameter TRIGGER_COUNT bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Timer__parameterized1' (1#1) [C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/timer.vhd:17]
	Parameter TRIGGER_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Timer' declared at 'C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/timer.vhd:5' bound to instance 'COOL_TIMER' of component 'Timer' [C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/temperature_controller.vhd:127]
INFO: [Synth 8-638] synthesizing module 'Timer__parameterized3' [C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/timer.vhd:17]
	Parameter TRIGGER_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Timer__parameterized3' (1#1) [C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/timer.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element p_REFERENCE_TEMP_reg was removed.  [C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/temperature_controller.vhd:167]
WARNING: [Synth 8-3848] Net BUZZER in module/entity Temperature_Controller does not have driver. [C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/temperature_controller.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Temperature_Controller' (2#1) [C:/vhdl/exercise_6_temperature/exercise_6_temperature.srcs/sources_1/new/temperature_controller.vhd:35]
WARNING: [Synth 8-3331] design Temperature_Controller has unconnected port BUZZER
WARNING: [Synth 8-3331] design Temperature_Controller has unconnected port RESET
WARNING: [Synth 8-3331] design Temperature_Controller has unconnected port CALIBRATION
WARNING: [Synth 8-3331] design Temperature_Controller has unconnected port DISABLE_ALARM
WARNING: [Synth 8-3331] design Temperature_Controller has unconnected port DISABLE_BUZZER
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 440.723 ; gain = 154.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 440.723 ; gain = 154.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 440.723 ; gain = 154.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5546] ROM "INTERRUPTION" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "INTERRUPTION" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "INTERRUPTION" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 440.723 ; gain = 154.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 15    
	   6 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Temperature_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 15    
	   6 Input      8 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Timer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Timer__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "COOL_TIMER/INTERRUPTION" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Temperature_Controller has unconnected port BUZZER
WARNING: [Synth 8-3331] design Temperature_Controller has unconnected port RESET
WARNING: [Synth 8-3331] design Temperature_Controller has unconnected port CALIBRATION
WARNING: [Synth 8-3331] design Temperature_Controller has unconnected port DISABLE_ALARM
WARNING: [Synth 8-3331] design Temperature_Controller has unconnected port DISABLE_BUZZER
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 606.156 ; gain = 319.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 606.156 ; gain = 319.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (avg_temp_reg[11]) is unused and will be removed from module Temperature_Controller.
WARNING: [Synth 8-3332] Sequential element (avg_temp_reg[10]) is unused and will be removed from module Temperature_Controller.
WARNING: [Synth 8-3332] Sequential element (avg_temp_reg[9]) is unused and will be removed from module Temperature_Controller.
WARNING: [Synth 8-3332] Sequential element (avg_temp_reg[8]) is unused and will be removed from module Temperature_Controller.
INFO: [Synth 8-3886] merging instance 'p_WARNING_TEMP_reg[9]' (FD) to 'p_WARNING_TEMP_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_WARNING_TEMP_reg[10]' (FD) to 'p_WARNING_TEMP_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_WARNING_TEMP_reg[11]' (FD) to 'p_DANGER_TEMP_reg[9]'
INFO: [Synth 8-3886] merging instance 'p_DANGER_TEMP_reg[9]' (FD) to 'p_DANGER_TEMP_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_DANGER_TEMP_reg[10]' (FD) to 'p_DANGER_TEMP_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_DANGER_TEMP_reg[11] )
WARNING: [Synth 8-3332] Sequential element (p_DANGER_TEMP_reg[11]) is unused and will be removed from module Temperature_Controller.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 607.043 ; gain = 320.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 607.043 ; gain = 320.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 607.043 ; gain = 320.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 607.043 ; gain = 320.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 607.043 ; gain = 320.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 607.043 ; gain = 320.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 607.043 ; gain = 320.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |     7|
|4     |LUT2   |    23|
|5     |LUT3   |    33|
|6     |LUT4   |    26|
|7     |LUT5   |    21|
|8     |LUT6   |    16|
|9     |FDRE   |   104|
|10    |IBUF   |     9|
|11    |OBUF   |    24|
|12    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+----------------------+------+
|      |Instance            |Module                |Cells |
+------+--------------------+----------------------+------+
|1     |top                 |                      |   297|
|2     |  CALIBRATION_TIMER |Timer                 |    52|
|3     |  COOL_TIMER        |Timer__parameterized3 |    21|
|4     |  WARM_TIMER        |Timer__parameterized1 |    15|
+------+--------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 607.043 ; gain = 320.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 607.043 ; gain = 320.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 607.043 ; gain = 320.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 713.547 ; gain = 438.383
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/vhdl/exercise_6_temperature/exercise_6_temperature.runs/synth_1/Temperature_Controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Temperature_Controller_utilization_synth.rpt -pb Temperature_Controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 713.547 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 19:32:42 2019...
