# Verilog_project
Verilog single port ram, fifo project and its verification.
