/**
 *****************************************************************************
 * @brief   lin_sci_reg_def header file.
 *
 * @file    lin_sci_reg_def.h
 * @author  AE/FAE team
 * @date    2024.01.01
 *****************************************************************************
 *
 * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
 * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
 * TIME. AS A RESULT, TINYCHIP SHALL NOT BE HELD LIABLE FOR ANY
 * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
 * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
 * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
 *
 * <b>&copy; Copyright (c) 2024 Tinychip Microelectronics Co.,Ltd.</b>
 *
 *****************************************************************************
 */

#ifndef   LIN_SCI_DEF_H__
#define   LIN_SCI_DEF_H__

// Register Offset Macro Definition
#define LIN_SCI_TX_DATA_OFFSET                                  0x0000
#define LIN_SCI_RX_DATA_OFFSET                                  0x0004
#define LIN_SCI_CTRL_OFFSET                                     0x0008
#define LIN_SCI_CTRL_UART_OFFSET                                0x000C
#define LIN_SCI_BUS_IDLE_CFG_OFFSET                             0x0010
#define LIN_SCI_BAUD_CFG_OFFSET                                 0x0014
#define LIN_SCI_BRK_SYNC_CFG_OFFSET                             0x0018
#define LIN_SCI_TX_CFG_OFFSET                                   0x001C
#define LIN_SCI_RX_CFG_OFFSET                                   0x0020
#define LIN_SCI_RX_FILTER_CFG_OFFSET                            0x0024
#define LIN_SCI_STATUS_OFFSET                                   0x0028
#define LIN_SCI_AUTO_BAUD_VAL_OFFSET                            0x002C
#define LIN_SCI_RX_PID_OFFSET                                   0x0030
#define LIN_SCI_CHKSUM_VAL_OFFSET                               0x0034
#define LIN_SCI_ANALOG_CTRL_OFFSET                              0x0038
#define LIN_SCI_AUTO_ADDR_CTRL_OFFSET                           0x003C
#define LIN_SCI_AUTO_ADDR_ANA_CFG_OFFSET                        0x0040
#define LIN_SCI_AUTO_ADDR_SW_CTRL_OFFSET                        0x0044
#define LIN_SCI_CURRENT_SOURCE_ISET_OFFSET                      0x0048
#define LIN_SCI_CUR_TH1_OFFSET                                  0x004C
#define LIN_SCI_CUR_TH2_OFFSET                                  0x0050
#define LIN_SCI_CLK_DEV_TIM_CFG_OFFSET                          0x0054
#define LIN_SCI_PGA_RDY_TIM_CFG_OFFSET                          0x0058

// Register Address Macro Definition
#define LIN_SCI_TX_DATA_ADDR                                    ( LIN_SCI_BASE_ADDR + LIN_SCI_TX_DATA_OFFSET)
#define LIN_SCI_RX_DATA_ADDR                                    ( LIN_SCI_BASE_ADDR + LIN_SCI_RX_DATA_OFFSET)
#define LIN_SCI_CTRL_ADDR                                       ( LIN_SCI_BASE_ADDR + LIN_SCI_CTRL_OFFSET)
#define LIN_SCI_CTRL_UART_ADDR                                  ( LIN_SCI_BASE_ADDR + LIN_SCI_CTRL_UART_OFFSET)
#define LIN_SCI_BUS_IDLE_CFG_ADDR                               ( LIN_SCI_BASE_ADDR + LIN_SCI_BUS_IDLE_CFG_OFFSET)
#define LIN_SCI_BAUD_CFG_ADDR                                   ( LIN_SCI_BASE_ADDR + LIN_SCI_BAUD_CFG_OFFSET)
#define LIN_SCI_BRK_SYNC_CFG_ADDR                               ( LIN_SCI_BASE_ADDR + LIN_SCI_BRK_SYNC_CFG_OFFSET)
#define LIN_SCI_TX_CFG_ADDR                                     ( LIN_SCI_BASE_ADDR + LIN_SCI_TX_CFG_OFFSET)
#define LIN_SCI_RX_CFG_ADDR                                     ( LIN_SCI_BASE_ADDR + LIN_SCI_RX_CFG_OFFSET)
#define LIN_SCI_RX_FILTER_CFG_ADDR                              ( LIN_SCI_BASE_ADDR + LIN_SCI_RX_FILTER_CFG_OFFSET)
#define LIN_SCI_STATUS_ADDR                                     ( LIN_SCI_BASE_ADDR + LIN_SCI_STATUS_OFFSET)
#define LIN_SCI_AUTO_BAUD_VAL_ADDR                              ( LIN_SCI_BASE_ADDR + LIN_SCI_AUTO_BAUD_VAL_OFFSET)
#define LIN_SCI_RX_PID_ADDR                                     ( LIN_SCI_BASE_ADDR + LIN_SCI_RX_PID_OFFSET)
#define LIN_SCI_CHKSUM_VAL_ADDR                                 ( LIN_SCI_BASE_ADDR + LIN_SCI_CHKSUM_VAL_OFFSET)
#define LIN_SCI_ANALOG_CTRL_ADDR                                ( LIN_SCI_BASE_ADDR + LIN_SCI_ANALOG_CTRL_OFFSET)
#define LIN_SCI_AUTO_ADDR_CTRL_ADDR                             ( LIN_SCI_BASE_ADDR + LIN_SCI_AUTO_ADDR_CTRL_OFFSET)
#define LIN_SCI_AUTO_ADDR_ANA_CFG_ADDR                          ( LIN_SCI_BASE_ADDR + LIN_SCI_AUTO_ADDR_ANA_CFG_OFFSET)
#define LIN_SCI_AUTO_ADDR_SW_CTRL_ADDR                          ( LIN_SCI_BASE_ADDR + LIN_SCI_AUTO_ADDR_SW_CTRL_OFFSET)
#define LIN_SCI_CURRENT_SOURCE_ISET_ADDR                        ( LIN_SCI_BASE_ADDR + LIN_SCI_CURRENT_SOURCE_ISET_OFFSET)
#define LIN_SCI_CUR_TH1_ADDR                                    ( LIN_SCI_BASE_ADDR + LIN_SCI_CUR_TH1_OFFSET)
#define LIN_SCI_CUR_TH2_ADDR                                    ( LIN_SCI_BASE_ADDR + LIN_SCI_CUR_TH2_OFFSET)
#define LIN_SCI_CLK_DEV_TIM_CFG_ADDR                            ( LIN_SCI_BASE_ADDR + LIN_SCI_CLK_DEV_TIM_CFG_OFFSET)
#define LIN_SCI_PGA_RDY_TIM_CFG_ADDR                            ( LIN_SCI_BASE_ADDR + LIN_SCI_PGA_RDY_TIM_CFG_OFFSET)

// Register Field Macro Definition
#define LIN_SCI_TX_DATA_TX_DATA_SHIFT                                           0
#define LIN_SCI_TX_DATA_TX_DATA_MASK                                            0x000000FF
#define LIN_SCI_TX_DATA_TX_DATA_SET(n)                                          (((uint32_t)(n) << 0  ) & 0x000000FF)
#define LIN_SCI_TX_DATA_TX_DATA_CLR                                             0xFFFFFF00

#define LIN_SCI_RX_DATA_RX_DATA_SHIFT                                           0
#define LIN_SCI_RX_DATA_RX_DATA_MASK                                            0x000000FF
#define LIN_SCI_RX_DATA_RX_DATA_SET(n)                                          (((uint32_t)(n) << 0  ) & 0x000000FF)
#define LIN_SCI_RX_DATA_RX_DATA_CLR                                             0xFFFFFF00

#define LIN_SCI_CTRL_BIT_ERR_DET_EN_SHIFT                                       30
#define LIN_SCI_CTRL_BIT_ERR_DET_EN_MASK                                        0x40000000
#define LIN_SCI_CTRL_BIT_ERR_DET_EN_SET(n)                                      (((uint32_t)(n) << 30 ) & 0x40000000)
#define LIN_SCI_CTRL_BIT_ERR_DET_EN_CLR                                         0xBFFFFFFF

#define LIN_SCI_CTRL_DUTY_CYC_CHK_EN_SHIFT                                      29
#define LIN_SCI_CTRL_DUTY_CYC_CHK_EN_MASK                                       0x20000000
#define LIN_SCI_CTRL_DUTY_CYC_CHK_EN_SET(n)                                     (((uint32_t)(n) << 29 ) & 0x20000000)
#define LIN_SCI_CTRL_DUTY_CYC_CHK_EN_CLR                                        0xDFFFFFFF

#define LIN_SCI_CTRL_RX_TIMEOUT_DET_EN_SHIFT                                    28
#define LIN_SCI_CTRL_RX_TIMEOUT_DET_EN_MASK                                     0x10000000
#define LIN_SCI_CTRL_RX_TIMEOUT_DET_EN_SET(n)                                   (((uint32_t)(n) << 28 ) & 0x10000000)
#define LIN_SCI_CTRL_RX_TIMEOUT_DET_EN_CLR                                      0xEFFFFFFF

#define LIN_SCI_CTRL_LPBK_MODE_SHIFT                                            26
#define LIN_SCI_CTRL_LPBK_MODE_MASK                                             0x0C000000
#define LIN_SCI_CTRL_LPBK_MODE_SET(n)                                           (((uint32_t)(n) << 26 ) & 0x0C000000)
#define LIN_SCI_CTRL_LPBK_MODE_CLR                                              0xF3FFFFFF

#define LIN_SCI_CTRL_RX_FIFO_CLR_SHIFT                                          25
#define LIN_SCI_CTRL_RX_FIFO_CLR_MASK                                           0x02000000
#define LIN_SCI_CTRL_RX_FIFO_CLR_SET(n)                                         (((uint32_t)(n) << 25 ) & 0x02000000)
#define LIN_SCI_CTRL_RX_FIFO_CLR_CLR                                            0xFDFFFFFF

#define LIN_SCI_CTRL_TX_FIFO_CLR_SHIFT                                          24
#define LIN_SCI_CTRL_TX_FIFO_CLR_MASK                                           0x01000000
#define LIN_SCI_CTRL_TX_FIFO_CLR_SET(n)                                         (((uint32_t)(n) << 24 ) & 0x01000000)
#define LIN_SCI_CTRL_TX_FIFO_CLR_CLR                                            0xFEFFFFFF

#define LIN_SCI_CTRL_RX_ABORT_SHIFT                                             23
#define LIN_SCI_CTRL_RX_ABORT_MASK                                              0x00800000
#define LIN_SCI_CTRL_RX_ABORT_SET(n)                                            (((uint32_t)(n) << 23 ) & 0x00800000)
#define LIN_SCI_CTRL_RX_ABORT_CLR                                               0xFF7FFFFF

#define LIN_SCI_CTRL_TX_ABORT_SHIFT                                             22
#define LIN_SCI_CTRL_TX_ABORT_MASK                                              0x00400000
#define LIN_SCI_CTRL_TX_ABORT_SET(n)                                            (((uint32_t)(n) << 22 ) & 0x00400000)
#define LIN_SCI_CTRL_TX_ABORT_CLR                                               0xFFBFFFFF

#define LIN_SCI_CTRL_RX_MSK_SHIFT                                               21
#define LIN_SCI_CTRL_RX_MSK_MASK                                                0x00200000
#define LIN_SCI_CTRL_RX_MSK_SET(n)                                              (((uint32_t)(n) << 21 ) & 0x00200000)
#define LIN_SCI_CTRL_RX_MSK_CLR                                                 0xFFDFFFFF

#define LIN_SCI_CTRL_TX_MSK_SHIFT                                               20
#define LIN_SCI_CTRL_TX_MSK_MASK                                                0x00100000
#define LIN_SCI_CTRL_TX_MSK_SET(n)                                              (((uint32_t)(n) << 20 ) & 0x00100000)
#define LIN_SCI_CTRL_TX_MSK_CLR                                                 0xFFEFFFFF

#define LIN_SCI_CTRL_TX_NUM_SHIFT                                               16
#define LIN_SCI_CTRL_TX_NUM_MASK                                                0x000F0000
#define LIN_SCI_CTRL_TX_NUM_SET(n)                                              (((uint32_t)(n) << 16 ) & 0x000F0000)
#define LIN_SCI_CTRL_TX_NUM_CLR                                                 0xFFF0FFFF

#define LIN_SCI_CTRL_RX_NUM_SHIFT                                               12
#define LIN_SCI_CTRL_RX_NUM_MASK                                                0x0000F000
#define LIN_SCI_CTRL_RX_NUM_SET(n)                                              (((uint32_t)(n) << 12 ) & 0x0000F000)
#define LIN_SCI_CTRL_RX_NUM_CLR                                                 0xFFFF0FFF

#define LIN_SCI_CTRL_TX_COL_DET_EN_SHIFT                                        11
#define LIN_SCI_CTRL_TX_COL_DET_EN_MASK                                         0x00000800
#define LIN_SCI_CTRL_TX_COL_DET_EN_SET(n)                                       (((uint32_t)(n) << 11 ) & 0x00000800)
#define LIN_SCI_CTRL_TX_COL_DET_EN_CLR                                          0xFFFFF7FF

#define LIN_SCI_CTRL_BUS_IDLE_DET_EN_SHIFT                                      10
#define LIN_SCI_CTRL_BUS_IDLE_DET_EN_MASK                                       0x00000400
#define LIN_SCI_CTRL_BUS_IDLE_DET_EN_SET(n)                                     (((uint32_t)(n) << 10 ) & 0x00000400)
#define LIN_SCI_CTRL_BUS_IDLE_DET_EN_CLR                                        0xFFFFFBFF

#define LIN_SCI_CTRL_MASTER_EN_SHIFT                                            9
#define LIN_SCI_CTRL_MASTER_EN_MASK                                             0x00000200
#define LIN_SCI_CTRL_MASTER_EN_SET(n)                                           (((uint32_t)(n) << 9  ) & 0x00000200)
#define LIN_SCI_CTRL_MASTER_EN_CLR                                              0xFFFFFDFF

#define LIN_SCI_CTRL_RX_NUM_MODE_SHIFT                                          8
#define LIN_SCI_CTRL_RX_NUM_MODE_MASK                                           0x00000100
#define LIN_SCI_CTRL_RX_NUM_MODE_SET(n)                                         (((uint32_t)(n) << 8  ) & 0x00000100)
#define LIN_SCI_CTRL_RX_NUM_MODE_CLR                                            0xFFFFFEFF

#define LIN_SCI_CTRL_TX_NUM_MODE_SHIFT                                          7
#define LIN_SCI_CTRL_TX_NUM_MODE_MASK                                           0x00000080
#define LIN_SCI_CTRL_TX_NUM_MODE_SET(n)                                         (((uint32_t)(n) << 7  ) & 0x00000080)
#define LIN_SCI_CTRL_TX_NUM_MODE_CLR                                            0xFFFFFF7F

#define LIN_SCI_CTRL_CHKSUM_TYPE_SHIFT                                          6
#define LIN_SCI_CTRL_CHKSUM_TYPE_MASK                                           0x00000040
#define LIN_SCI_CTRL_CHKSUM_TYPE_SET(n)                                         (((uint32_t)(n) << 6  ) & 0x00000040)
#define LIN_SCI_CTRL_CHKSUM_TYPE_CLR                                            0xFFFFFFBF

#define LIN_SCI_CTRL_CHKSUM_EN_SHIFT                                            5
#define LIN_SCI_CTRL_CHKSUM_EN_MASK                                             0x00000020
#define LIN_SCI_CTRL_CHKSUM_EN_SET(n)                                           (((uint32_t)(n) << 5  ) & 0x00000020)
#define LIN_SCI_CTRL_CHKSUM_EN_CLR                                              0xFFFFFFDF

#define LIN_SCI_CTRL_BRK_TX_TRIG_SHIFT                                          4
#define LIN_SCI_CTRL_BRK_TX_TRIG_MASK                                           0x00000010
#define LIN_SCI_CTRL_BRK_TX_TRIG_SET(n)                                         (((uint32_t)(n) << 4  ) & 0x00000010)
#define LIN_SCI_CTRL_BRK_TX_TRIG_CLR                                            0xFFFFFFEF

#define LIN_SCI_CTRL_AUTO_BAUD_EN_SHIFT                                         3
#define LIN_SCI_CTRL_AUTO_BAUD_EN_MASK                                          0x00000008
#define LIN_SCI_CTRL_AUTO_BAUD_EN_SET(n)                                        (((uint32_t)(n) << 3  ) & 0x00000008)
#define LIN_SCI_CTRL_AUTO_BAUD_EN_CLR                                           0xFFFFFFF7

#define LIN_SCI_CTRL_RX_EN_SHIFT                                                2
#define LIN_SCI_CTRL_RX_EN_MASK                                                 0x00000004
#define LIN_SCI_CTRL_RX_EN_SET(n)                                               (((uint32_t)(n) << 2  ) & 0x00000004)
#define LIN_SCI_CTRL_RX_EN_CLR                                                  0xFFFFFFFB

#define LIN_SCI_CTRL_TX_EN_SHIFT                                                1
#define LIN_SCI_CTRL_TX_EN_MASK                                                 0x00000002
#define LIN_SCI_CTRL_TX_EN_SET(n)                                               (((uint32_t)(n) << 1  ) & 0x00000002)
#define LIN_SCI_CTRL_TX_EN_CLR                                                  0xFFFFFFFD

#define LIN_SCI_CTRL_GLB_EN_SHIFT                                               0
#define LIN_SCI_CTRL_GLB_EN_MASK                                                0x00000001
#define LIN_SCI_CTRL_GLB_EN_SET(n)                                              (((uint32_t)(n) << 0  ) & 0x00000001)
#define LIN_SCI_CTRL_GLB_EN_CLR                                                 0xFFFFFFFE

#define LIN_SCI_CTRL_UART_MP_RX_ADDR_WR_EN_SHIFT                                8
#define LIN_SCI_CTRL_UART_MP_RX_ADDR_WR_EN_MASK                                 0x00000100
#define LIN_SCI_CTRL_UART_MP_RX_ADDR_WR_EN_SET(n)                               (((uint32_t)(n) << 8  ) & 0x00000100)
#define LIN_SCI_CTRL_UART_MP_RX_ADDR_WR_EN_CLR                                  0xFFFFFEFF

#define LIN_SCI_CTRL_UART_MP_TX_ADDR_DATA_SEL_SHIFT                             7
#define LIN_SCI_CTRL_UART_MP_TX_ADDR_DATA_SEL_MASK                              0x00000080
#define LIN_SCI_CTRL_UART_MP_TX_ADDR_DATA_SEL_SET(n)                            (((uint32_t)(n) << 7  ) & 0x00000080)
#define LIN_SCI_CTRL_UART_MP_TX_ADDR_DATA_SEL_CLR                               0xFFFFFF7F

#define LIN_SCI_CTRL_UART_MP_MODE_EN_SHIFT                                      6
#define LIN_SCI_CTRL_UART_MP_MODE_EN_MASK                                       0x00000040
#define LIN_SCI_CTRL_UART_MP_MODE_EN_SET(n)                                     (((uint32_t)(n) << 6  ) & 0x00000040)
#define LIN_SCI_CTRL_UART_MP_MODE_EN_CLR                                        0xFFFFFFBF

#define LIN_SCI_CTRL_UART_PTY_MODE_SHIFT                                        4
#define LIN_SCI_CTRL_UART_PTY_MODE_MASK                                         0x00000030
#define LIN_SCI_CTRL_UART_PTY_MODE_SET(n)                                       (((uint32_t)(n) << 4  ) & 0x00000030)
#define LIN_SCI_CTRL_UART_PTY_MODE_CLR                                          0xFFFFFFCF

#define LIN_SCI_CTRL_UART_STP_BIT_SEL_SHIFT                                     2
#define LIN_SCI_CTRL_UART_STP_BIT_SEL_MASK                                      0x00000004
#define LIN_SCI_CTRL_UART_STP_BIT_SEL_SET(n)                                    (((uint32_t)(n) << 2  ) & 0x00000004)
#define LIN_SCI_CTRL_UART_STP_BIT_SEL_CLR                                       0xFFFFFFFB

#define LIN_SCI_CTRL_UART_PTY_CHK_EN_SHIFT                                      1
#define LIN_SCI_CTRL_UART_PTY_CHK_EN_MASK                                       0x00000002
#define LIN_SCI_CTRL_UART_PTY_CHK_EN_SET(n)                                     (((uint32_t)(n) << 1  ) & 0x00000002)
#define LIN_SCI_CTRL_UART_PTY_CHK_EN_CLR                                        0xFFFFFFFD

#define LIN_SCI_CTRL_UART_MODE_SHIFT                                            0
#define LIN_SCI_CTRL_UART_MODE_MASK                                             0x00000001
#define LIN_SCI_CTRL_UART_MODE_SET(n)                                           (((uint32_t)(n) << 0  ) & 0x00000001)
#define LIN_SCI_CTRL_UART_MODE_CLR                                              0xFFFFFFFE

#define LIN_SCI_BUS_IDLE_CFG_BUS_IDLE_TIM_SHIFT                                 0
#define LIN_SCI_BUS_IDLE_CFG_BUS_IDLE_TIM_MASK                                  0x000FFFFF
#define LIN_SCI_BUS_IDLE_CFG_BUS_IDLE_TIM_SET(n)                                (((uint32_t)(n) << 0  ) & 0x000FFFFF)
#define LIN_SCI_BUS_IDLE_CFG_BUS_IDLE_TIM_CLR                                   0xFFF00000

#define LIN_SCI_BAUD_CFG_BD_FRAC_SHIFT                                          12
#define LIN_SCI_BAUD_CFG_BD_FRAC_MASK                                           0x0000F000
#define LIN_SCI_BAUD_CFG_BD_FRAC_SET(n)                                         (((uint32_t)(n) << 12 ) & 0x0000F000)
#define LIN_SCI_BAUD_CFG_BD_FRAC_CLR                                            0xFFFF0FFF

#define LIN_SCI_BAUD_CFG_BD_INTR_SHIFT                                          0
#define LIN_SCI_BAUD_CFG_BD_INTR_MASK                                           0x00000FFF
#define LIN_SCI_BAUD_CFG_BD_INTR_SET(n)                                         (((uint32_t)(n) << 0  ) & 0x00000FFF)
#define LIN_SCI_BAUD_CFG_BD_INTR_CLR                                            0xFFFFF000

#define LIN_SCI_BRK_SYNC_CFG_BRK_THD_SHIFT                                      12
#define LIN_SCI_BRK_SYNC_CFG_BRK_THD_MASK                                       0x00001000
#define LIN_SCI_BRK_SYNC_CFG_BRK_THD_SET(n)                                     (((uint32_t)(n) << 12 ) & 0x00001000)
#define LIN_SCI_BRK_SYNC_CFG_BRK_THD_CLR                                        0xFFFFEFFF

#define LIN_SCI_BRK_SYNC_CFG_DLT_NUM_SHIFT                                      8
#define LIN_SCI_BRK_SYNC_CFG_DLT_NUM_MASK                                       0x00000300
#define LIN_SCI_BRK_SYNC_CFG_DLT_NUM_SET(n)                                     (((uint32_t)(n) << 8  ) & 0x00000300)
#define LIN_SCI_BRK_SYNC_CFG_DLT_NUM_CLR                                        0xFFFFFCFF

#define LIN_SCI_BRK_SYNC_CFG_BRK_NUM_SHIFT                                      0
#define LIN_SCI_BRK_SYNC_CFG_BRK_NUM_MASK                                       0x000000FF
#define LIN_SCI_BRK_SYNC_CFG_BRK_NUM_SET(n)                                     (((uint32_t)(n) << 0  ) & 0x000000FF)
#define LIN_SCI_BRK_SYNC_CFG_BRK_NUM_CLR                                        0xFFFFFF00

#define LIN_SCI_TX_CFG_TX_COL_TIM_SHIFT                                         16
#define LIN_SCI_TX_CFG_TX_COL_TIM_MASK                                          0x01FF0000
#define LIN_SCI_TX_CFG_TX_COL_TIM_SET(n)                                        (((uint32_t)(n) << 16 ) & 0x01FF0000)
#define LIN_SCI_TX_CFG_TX_COL_TIM_CLR                                           0xFE00FFFF

#define LIN_SCI_TX_CFG_TX_PID_SHIFT                                             8
#define LIN_SCI_TX_CFG_TX_PID_MASK                                              0x0000FF00
#define LIN_SCI_TX_CFG_TX_PID_SET(n)                                            (((uint32_t)(n) << 8  ) & 0x0000FF00)
#define LIN_SCI_TX_CFG_TX_PID_CLR                                               0xFFFF00FF

#define LIN_SCI_TX_CFG_TX_RSP_SPACE_SHIFT                                       4
#define LIN_SCI_TX_CFG_TX_RSP_SPACE_MASK                                        0x00000030
#define LIN_SCI_TX_CFG_TX_RSP_SPACE_SET(n)                                      (((uint32_t)(n) << 4  ) & 0x00000030)
#define LIN_SCI_TX_CFG_TX_RSP_SPACE_CLR                                         0xFFFFFFCF

#define LIN_SCI_TX_CFG_TX_BYTE_SPACE_SHIFT                                      1
#define LIN_SCI_TX_CFG_TX_BYTE_SPACE_MASK                                       0x00000006
#define LIN_SCI_TX_CFG_TX_BYTE_SPACE_SET(n)                                     (((uint32_t)(n) << 1  ) & 0x00000006)
#define LIN_SCI_TX_CFG_TX_BYTE_SPACE_CLR                                        0xFFFFFFF9

#define LIN_SCI_TX_CFG_SW_TXD_VAL_SHIFT                                         0
#define LIN_SCI_TX_CFG_SW_TXD_VAL_MASK                                          0x00000001
#define LIN_SCI_TX_CFG_SW_TXD_VAL_SET(n)                                        (((uint32_t)(n) << 0  ) & 0x00000001)
#define LIN_SCI_TX_CFG_SW_TXD_VAL_CLR                                           0xFFFFFFFE

#define LIN_SCI_RX_CFG_RX_TIMEOUT_TIM_SHIFT                                     16
#define LIN_SCI_RX_CFG_RX_TIMEOUT_TIM_MASK                                      0x0FFF0000
#define LIN_SCI_RX_CFG_RX_TIMEOUT_TIM_SET(n)                                    (((uint32_t)(n) << 16 ) & 0x0FFF0000)
#define LIN_SCI_RX_CFG_RX_TIMEOUT_TIM_CLR                                       0xF000FFFF

#define LIN_SCI_RX_CFG_MP_SLAVE_ADDR_MSK_SHIFT                                  8
#define LIN_SCI_RX_CFG_MP_SLAVE_ADDR_MSK_MASK                                   0x00000100
#define LIN_SCI_RX_CFG_MP_SLAVE_ADDR_MSK_SET(n)                                 (((uint32_t)(n) << 8  ) & 0x00000100)
#define LIN_SCI_RX_CFG_MP_SLAVE_ADDR_MSK_CLR                                    0xFFFFFEFF

#define LIN_SCI_RX_CFG_MP_SLAVE_ADDR_SHIFT                                      0
#define LIN_SCI_RX_CFG_MP_SLAVE_ADDR_MASK                                       0x000000FF
#define LIN_SCI_RX_CFG_MP_SLAVE_ADDR_SET(n)                                     (((uint32_t)(n) << 0  ) & 0x000000FF)
#define LIN_SCI_RX_CFG_MP_SLAVE_ADDR_CLR                                        0xFFFFFF00

#define LIN_SCI_RX_FILTER_CFG_RX_FILTER_TIM_SHIFT                               0
#define LIN_SCI_RX_FILTER_CFG_RX_FILTER_TIM_MASK                                0x000001FF
#define LIN_SCI_RX_FILTER_CFG_RX_FILTER_TIM_SET(n)                              (((uint32_t)(n) << 0  ) & 0x000001FF)
#define LIN_SCI_RX_FILTER_CFG_RX_FILTER_TIM_CLR                                 0xFFFFFE00

#define LIN_SCI_STATUS_RX_SYNC_STATE_SHIFT                                      7
#define LIN_SCI_STATUS_RX_SYNC_STATE_MASK                                       0x00000080
#define LIN_SCI_STATUS_RX_SYNC_STATE_SET(n)                                     (((uint32_t)(n) << 7  ) & 0x00000080)
#define LIN_SCI_STATUS_RX_SYNC_STATE_CLR                                        0xFFFFFF7F

#define LIN_SCI_STATUS_RX_BRK_STATE_SHIFT                                       6
#define LIN_SCI_STATUS_RX_BRK_STATE_MASK                                        0x00000040
#define LIN_SCI_STATUS_RX_BRK_STATE_SET(n)                                      (((uint32_t)(n) << 6  ) & 0x00000040)
#define LIN_SCI_STATUS_RX_BRK_STATE_CLR                                         0xFFFFFFBF

#define LIN_SCI_STATUS_TX_STATE_SHIFT                                           5
#define LIN_SCI_STATUS_TX_STATE_MASK                                            0x00000020
#define LIN_SCI_STATUS_TX_STATE_SET(n)                                          (((uint32_t)(n) << 5  ) & 0x00000020)
#define LIN_SCI_STATUS_TX_STATE_CLR                                             0xFFFFFFDF

#define LIN_SCI_STATUS_RX_STATE_SHIFT                                           4
#define LIN_SCI_STATUS_RX_STATE_MASK                                            0x00000010
#define LIN_SCI_STATUS_RX_STATE_SET(n)                                          (((uint32_t)(n) << 4  ) & 0x00000010)
#define LIN_SCI_STATUS_RX_STATE_CLR                                             0xFFFFFFEF

#define LIN_SCI_STATUS_RX_FIFO_EMPTY_SHIFT                                      3
#define LIN_SCI_STATUS_RX_FIFO_EMPTY_MASK                                       0x00000008
#define LIN_SCI_STATUS_RX_FIFO_EMPTY_SET(n)                                     (((uint32_t)(n) << 3  ) & 0x00000008)
#define LIN_SCI_STATUS_RX_FIFO_EMPTY_CLR                                        0xFFFFFFF7

#define LIN_SCI_STATUS_TX_FIFO_FULL_SHIFT                                       2
#define LIN_SCI_STATUS_TX_FIFO_FULL_MASK                                        0x00000004
#define LIN_SCI_STATUS_TX_FIFO_FULL_SET(n)                                      (((uint32_t)(n) << 2  ) & 0x00000004)
#define LIN_SCI_STATUS_TX_FIFO_FULL_CLR                                         0xFFFFFFFB

#define LIN_SCI_STATUS_TXD_VAL_SHIFT                                            1
#define LIN_SCI_STATUS_TXD_VAL_MASK                                             0x00000002
#define LIN_SCI_STATUS_TXD_VAL_SET(n)                                           (((uint32_t)(n) << 1  ) & 0x00000002)
#define LIN_SCI_STATUS_TXD_VAL_CLR                                              0xFFFFFFFD

#define LIN_SCI_STATUS_RXD_VAL_SHIFT                                            0
#define LIN_SCI_STATUS_RXD_VAL_MASK                                             0x00000001
#define LIN_SCI_STATUS_RXD_VAL_SET(n)                                           (((uint32_t)(n) << 0  ) & 0x00000001)
#define LIN_SCI_STATUS_RXD_VAL_CLR                                              0xFFFFFFFE

#define LIN_SCI_AUTO_BAUD_VAL_AUTO_BD_FRAC_SHIFT                                12
#define LIN_SCI_AUTO_BAUD_VAL_AUTO_BD_FRAC_MASK                                 0x0000F000
#define LIN_SCI_AUTO_BAUD_VAL_AUTO_BD_FRAC_SET(n)                               (((uint32_t)(n) << 12 ) & 0x0000F000)
#define LIN_SCI_AUTO_BAUD_VAL_AUTO_BD_FRAC_CLR                                  0xFFFF0FFF

#define LIN_SCI_AUTO_BAUD_VAL_AUTO_BD_INTR_SHIFT                                0
#define LIN_SCI_AUTO_BAUD_VAL_AUTO_BD_INTR_MASK                                 0x00000FFF
#define LIN_SCI_AUTO_BAUD_VAL_AUTO_BD_INTR_SET(n)                               (((uint32_t)(n) << 0  ) & 0x00000FFF)
#define LIN_SCI_AUTO_BAUD_VAL_AUTO_BD_INTR_CLR                                  0xFFFFF000

#define LIN_SCI_RX_PID_RX_PID_SHIFT                                             0
#define LIN_SCI_RX_PID_RX_PID_MASK                                              0x000000FF
#define LIN_SCI_RX_PID_RX_PID_SET(n)                                            (((uint32_t)(n) << 0  ) & 0x000000FF)
#define LIN_SCI_RX_PID_RX_PID_CLR                                               0xFFFFFF00

#define LIN_SCI_CHKSUM_VAL_CHKSUM_VAL_SHIFT                                     0
#define LIN_SCI_CHKSUM_VAL_CHKSUM_VAL_MASK                                      0x000000FF
#define LIN_SCI_CHKSUM_VAL_CHKSUM_VAL_SET(n)                                    (((uint32_t)(n) << 0  ) & 0x000000FF)
#define LIN_SCI_CHKSUM_VAL_CHKSUM_VAL_CLR                                       0xFFFFFF00

#define LIN_SCI_ANALOG_CTRL_SW_LIN_NORMAL_MODE_SHIFT                            5
#define LIN_SCI_ANALOG_CTRL_SW_LIN_NORMAL_MODE_MASK                             0x00000020
#define LIN_SCI_ANALOG_CTRL_SW_LIN_NORMAL_MODE_SET(n)                           (((uint32_t)(n) << 5  ) & 0x00000020)
#define LIN_SCI_ANALOG_CTRL_SW_LIN_NORMAL_MODE_CLR                              0xFFFFFFDF

#define LIN_SCI_ANALOG_CTRL_LIN_PU30K_ALWAYS_SHIFT                              4
#define LIN_SCI_ANALOG_CTRL_LIN_PU30K_ALWAYS_MASK                               0x00000010
#define LIN_SCI_ANALOG_CTRL_LIN_PU30K_ALWAYS_SET(n)                             (((uint32_t)(n) << 4  ) & 0x00000010)
#define LIN_SCI_ANALOG_CTRL_LIN_PU30K_ALWAYS_CLR                                0xFFFFFFEF

#define LIN_SCI_ANALOG_CTRL_LIN_SLEW_RATE_SHIFT                                 0
#define LIN_SCI_ANALOG_CTRL_LIN_SLEW_RATE_MASK                                  0x0000000F
#define LIN_SCI_ANALOG_CTRL_LIN_SLEW_RATE_SET(n)                                (((uint32_t)(n) << 0  ) & 0x0000000F)
#define LIN_SCI_ANALOG_CTRL_LIN_SLEW_RATE_CLR                                   0xFFFFFFF0

#define LIN_SCI_AUTO_ADDR_CTRL_ADDR_ALREADY_FLAG_SHIFT                          6
#define LIN_SCI_AUTO_ADDR_CTRL_ADDR_ALREADY_FLAG_MASK                           0x00000040
#define LIN_SCI_AUTO_ADDR_CTRL_ADDR_ALREADY_FLAG_SET(n)                         (((uint32_t)(n) << 6  ) & 0x00000040)
#define LIN_SCI_AUTO_ADDR_CTRL_ADDR_ALREADY_FLAG_CLR                            0xFFFFFFBF

#define LIN_SCI_AUTO_ADDR_CTRL_AUTO_ADDR_ANA_EN_SHIFT                           5
#define LIN_SCI_AUTO_ADDR_CTRL_AUTO_ADDR_ANA_EN_MASK                            0x00000020
#define LIN_SCI_AUTO_ADDR_CTRL_AUTO_ADDR_ANA_EN_SET(n)                          (((uint32_t)(n) << 5  ) & 0x00000020)
#define LIN_SCI_AUTO_ADDR_CTRL_AUTO_ADDR_ANA_EN_CLR                             0xFFFFFFDF

#define LIN_SCI_AUTO_ADDR_CTRL_SW_ADC_DONE_EN_SHIFT                             4
#define LIN_SCI_AUTO_ADDR_CTRL_SW_ADC_DONE_EN_MASK                              0x00000010
#define LIN_SCI_AUTO_ADDR_CTRL_SW_ADC_DONE_EN_SET(n)                            (((uint32_t)(n) << 4  ) & 0x00000010)
#define LIN_SCI_AUTO_ADDR_CTRL_SW_ADC_DONE_EN_CLR                               0xFFFFFFEF

#define LIN_SCI_AUTO_ADDR_CTRL_MEAS_STEP_SEL_SHIFT                              2
#define LIN_SCI_AUTO_ADDR_CTRL_MEAS_STEP_SEL_MASK                               0x0000000C
#define LIN_SCI_AUTO_ADDR_CTRL_MEAS_STEP_SEL_SET(n)                             (((uint32_t)(n) << 2  ) & 0x0000000C)
#define LIN_SCI_AUTO_ADDR_CTRL_MEAS_STEP_SEL_CLR                                0xFFFFFFF3

#define LIN_SCI_AUTO_ADDR_CTRL_SW_CTRL_EN_SHIFT                                 1
#define LIN_SCI_AUTO_ADDR_CTRL_SW_CTRL_EN_MASK                                  0x00000002
#define LIN_SCI_AUTO_ADDR_CTRL_SW_CTRL_EN_SET(n)                                (((uint32_t)(n) << 1  ) & 0x00000002)
#define LIN_SCI_AUTO_ADDR_CTRL_SW_CTRL_EN_CLR                                   0xFFFFFFFD

#define LIN_SCI_AUTO_ADDR_CTRL_AUTO_ADDR_EN_SHIFT                               0
#define LIN_SCI_AUTO_ADDR_CTRL_AUTO_ADDR_EN_MASK                                0x00000001
#define LIN_SCI_AUTO_ADDR_CTRL_AUTO_ADDR_EN_SET(n)                              (((uint32_t)(n) << 0  ) & 0x00000001)
#define LIN_SCI_AUTO_ADDR_CTRL_AUTO_ADDR_EN_CLR                                 0xFFFFFFFE

#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_IPUSEL_SHIFT                              8
#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_IPUSEL_MASK                               0x00000100
#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_IPUSEL_SET(n)                             (((uint32_t)(n) << 8  ) & 0x00000100)
#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_IPUSEL_CLR                                0xFFFFFEFF

#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_PSEL_SHIFT                                7
#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_PSEL_MASK                                 0x00000080
#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_PSEL_SET(n)                               (((uint32_t)(n) << 7  ) & 0x00000080)
#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_PSEL_CLR                                  0xFFFFFF7F

#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_VSEL_SHIFT                                4
#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_VSEL_MASK                                 0x00000070
#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_VSEL_SET(n)                               (((uint32_t)(n) << 4  ) & 0x00000070)
#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_VSEL_CLR                                  0xFFFFFF8F

#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_GAIN_SHIFT                                0
#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_GAIN_MASK                                 0x0000000F
#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_GAIN_SET(n)                               (((uint32_t)(n) << 0  ) & 0x0000000F)
#define LIN_SCI_AUTO_ADDR_ANA_CFG_LIN_GAIN_CLR                                  0xFFFFFFF0

#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_ADC_DONE_SHIFT                             3
#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_ADC_DONE_MASK                              0x00000008
#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_ADC_DONE_SET(n)                            (((uint32_t)(n) << 3  ) & 0x00000008)
#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_ADC_DONE_CLR                               0xFFFFFFF7

#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_LIN_PU_RES_EN_SHIFT                        2
#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_LIN_PU_RES_EN_MASK                         0x00000004
#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_LIN_PU_RES_EN_SET(n)                       (((uint32_t)(n) << 2  ) & 0x00000004)
#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_LIN_PU_RES_EN_CLR                          0xFFFFFFFB

#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_LIN_CKOSC_SHIFT                            1
#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_LIN_CKOSC_MASK                             0x00000002
#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_LIN_CKOSC_SET(n)                           (((uint32_t)(n) << 1  ) & 0x00000002)
#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_LIN_CKOSC_CLR                              0xFFFFFFFD

#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_LIN_CKCONV_SHIFT                           0
#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_LIN_CKCONV_MASK                            0x00000001
#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_LIN_CKCONV_SET(n)                          (((uint32_t)(n) << 0  ) & 0x00000001)
#define LIN_SCI_AUTO_ADDR_SW_CTRL_SW_LIN_CKCONV_CLR                             0xFFFFFFFE

#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP4_SHIFT                        24
#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP4_MASK                         0x3F000000
#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP4_SET(n)                       (((uint32_t)(n) << 24 ) & 0x3F000000)
#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP4_CLR                          0xC0FFFFFF

#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP3_SHIFT                        16
#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP3_MASK                         0x003F0000
#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP3_SET(n)                       (((uint32_t)(n) << 16 ) & 0x003F0000)
#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP3_CLR                          0xFFC0FFFF

#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP2_SHIFT                        8
#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP2_MASK                         0x00003F00
#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP2_SET(n)                       (((uint32_t)(n) << 8  ) & 0x00003F00)
#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP2_CLR                          0xFFFFC0FF

#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP1_SHIFT                        0
#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP1_MASK                         0x0000003F
#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP1_SET(n)                       (((uint32_t)(n) << 0  ) & 0x0000003F)
#define LIN_SCI_CURRENT_SOURCE_ISET_LIN_ISET_STEP1_CLR                          0xFFFFFFC0

#define LIN_SCI_CUR_TH1_CUR_TH_STEP2_SHIFT                                      12
#define LIN_SCI_CUR_TH1_CUR_TH_STEP2_MASK                                       0x003FF000
#define LIN_SCI_CUR_TH1_CUR_TH_STEP2_SET(n)                                     (((uint32_t)(n) << 12 ) & 0x003FF000)
#define LIN_SCI_CUR_TH1_CUR_TH_STEP2_CLR                                        0xFFC00FFF

#define LIN_SCI_CUR_TH1_CUR_TH_STEP1_SHIFT                                      0
#define LIN_SCI_CUR_TH1_CUR_TH_STEP1_MASK                                       0x000003FF
#define LIN_SCI_CUR_TH1_CUR_TH_STEP1_SET(n)                                     (((uint32_t)(n) << 0  ) & 0x000003FF)
#define LIN_SCI_CUR_TH1_CUR_TH_STEP1_CLR                                        0xFFFFFC00

#define LIN_SCI_CUR_TH2_CUR_TH_STEP4_SHIFT                                      12
#define LIN_SCI_CUR_TH2_CUR_TH_STEP4_MASK                                       0x003FF000
#define LIN_SCI_CUR_TH2_CUR_TH_STEP4_SET(n)                                     (((uint32_t)(n) << 12 ) & 0x003FF000)
#define LIN_SCI_CUR_TH2_CUR_TH_STEP4_CLR                                        0xFFC00FFF

#define LIN_SCI_CUR_TH2_CUR_TH_STEP3_SHIFT                                      0
#define LIN_SCI_CUR_TH2_CUR_TH_STEP3_MASK                                       0x000003FF
#define LIN_SCI_CUR_TH2_CUR_TH_STEP3_SET(n)                                     (((uint32_t)(n) << 0  ) & 0x000003FF)
#define LIN_SCI_CUR_TH2_CUR_TH_STEP3_CLR                                        0xFFFFFC00

#define LIN_SCI_CLK_DEV_TIM_CFG_CLK_DEV_TIM_DELTA_SHIFT                         12
#define LIN_SCI_CLK_DEV_TIM_CFG_CLK_DEV_TIM_DELTA_MASK                          0x000FF000
#define LIN_SCI_CLK_DEV_TIM_CFG_CLK_DEV_TIM_DELTA_SET(n)                        (((uint32_t)(n) << 12 ) & 0x000FF000)
#define LIN_SCI_CLK_DEV_TIM_CFG_CLK_DEV_TIM_DELTA_CLR                           0xFFF00FFF

#define LIN_SCI_CLK_DEV_TIM_CFG_CLK_DEV_TIM_SHIFT                               0
#define LIN_SCI_CLK_DEV_TIM_CFG_CLK_DEV_TIM_MASK                                0x000003FF
#define LIN_SCI_CLK_DEV_TIM_CFG_CLK_DEV_TIM_SET(n)                              (((uint32_t)(n) << 0  ) & 0x000003FF)
#define LIN_SCI_CLK_DEV_TIM_CFG_CLK_DEV_TIM_CLR                                 0xFFFFFC00

#define LIN_SCI_PGA_RDY_TIM_CFG_PGA_RDY_TIM_SHIFT                               0
#define LIN_SCI_PGA_RDY_TIM_CFG_PGA_RDY_TIM_MASK                                0x00003FFF
#define LIN_SCI_PGA_RDY_TIM_CFG_PGA_RDY_TIM_SET(n)                              (((uint32_t)(n) << 0  ) & 0x00003FFF)
#define LIN_SCI_PGA_RDY_TIM_CFG_PGA_RDY_TIM_CLR                                 0xFFFFC000

// Register Structure Definition
typedef struct
{
    __IO uint32_t TX_DATA             : 8  ; // 7  : 0
    __IO uint32_t RESERVED0           : 24 ; // 31 : 8
} LIN_SCI_TX_DATA_FIELD_T;

typedef struct
{
    __IO uint32_t RX_DATA             : 8  ; // 7  : 0
    __IO uint32_t RESERVED0           : 24 ; // 31 : 8
} LIN_SCI_RX_DATA_FIELD_T;

typedef struct
{
    __IO uint32_t GLB_EN              : 1  ; // 0  : 0
    __IO uint32_t TX_EN               : 1  ; // 1  : 1
    __IO uint32_t RX_EN               : 1  ; // 2  : 2
    __IO uint32_t AUTO_BAUD_EN        : 1  ; // 3  : 3
    __IO uint32_t BRK_TX_TRIG         : 1  ; // 4  : 4
    __IO uint32_t CHKSUM_EN           : 1  ; // 5  : 5
    __IO uint32_t CHKSUM_TYPE         : 1  ; // 6  : 6
    __IO uint32_t TX_NUM_MODE         : 1  ; // 7  : 7
    __IO uint32_t RX_NUM_MODE         : 1  ; // 8  : 8
    __IO uint32_t MASTER_EN           : 1  ; // 9  : 9
    __IO uint32_t BUS_IDLE_DET_EN     : 1  ; // 10 : 10
    __IO uint32_t TX_COL_DET_EN       : 1  ; // 11 : 11
    __IO uint32_t RX_NUM              : 4  ; // 15 : 12
    __IO uint32_t TX_NUM              : 4  ; // 19 : 16
    __IO uint32_t TX_MSK              : 1  ; // 20 : 20
    __IO uint32_t RX_MSK              : 1  ; // 21 : 21
    __IO uint32_t TX_ABORT            : 1  ; // 22 : 22
    __IO uint32_t RX_ABORT            : 1  ; // 23 : 23
    __IO uint32_t TX_FIFO_CLR         : 1  ; // 24 : 24
    __IO uint32_t RX_FIFO_CLR         : 1  ; // 25 : 25
    __IO uint32_t LPBK_MODE           : 2  ; // 27 : 26
    __IO uint32_t RX_TIMEOUT_DET_EN   : 1  ; // 28 : 28
    __IO uint32_t DUTY_CYC_CHK_EN     : 1  ; // 29 : 29
    __IO uint32_t BIT_ERR_DET_EN      : 1  ; // 30 : 30
    __IO uint32_t RESERVED0           : 1  ; // 31 : 31
} LIN_SCI_CTRL_FIELD_T;

typedef struct
{
    __IO uint32_t MODE                : 1  ; // 0  : 0
    __IO uint32_t PTY_CHK_EN          : 1  ; // 1  : 1
    __IO uint32_t STP_BIT_SEL         : 1  ; // 2  : 2
    __IO uint32_t RESERVED1           : 1  ; // 3  : 3
    __IO uint32_t PTY_MODE            : 2  ; // 5  : 4
    __IO uint32_t MP_MODE_EN          : 1  ; // 6  : 6
    __IO uint32_t MP_TX_ADDR_DATA_SEL : 1  ; // 7  : 7
    __IO uint32_t MP_RX_ADDR_WR_EN    : 1  ; // 8  : 8
    __IO uint32_t RESERVED0           : 23 ; // 31 : 9
} LIN_SCI_CTRL_UART_FIELD_T;

typedef struct
{
    __IO uint32_t BUS_IDLE_TIM        : 20 ; // 19 : 0
    __IO uint32_t RESERVED0           : 12 ; // 31 : 20
} LIN_SCI_BUS_IDLE_CFG_FIELD_T;

typedef struct
{
    __IO uint32_t BD_INTR             : 12 ; // 11 : 0
    __IO uint32_t BD_FRAC             : 4  ; // 15 : 12
    __IO uint32_t RESERVED0           : 16 ; // 31 : 16
} LIN_SCI_BAUD_CFG_FIELD_T;

typedef struct
{
    __IO uint32_t BRK_NUM             : 8  ; // 7  : 0
    __IO uint32_t DLT_NUM             : 2  ; // 9  : 8
    __IO uint32_t RESERVED1           : 2  ; // 11 : 10
    __IO uint32_t BRK_THD             : 1  ; // 12 : 12
    __IO uint32_t RESERVED0           : 19 ; // 31 : 13
} LIN_SCI_BRK_SYNC_CFG_FIELD_T;

typedef struct
{
    __IO uint32_t SW_TXD_VAL          : 1  ; // 0  : 0
    __IO uint32_t TX_BYTE_SPACE       : 2  ; // 2  : 1
    __IO uint32_t RESERVED2           : 1  ; // 3  : 3
    __IO uint32_t TX_RSP_SPACE        : 2  ; // 5  : 4
    __IO uint32_t RESERVED1           : 2  ; // 7  : 6
    __IO uint32_t TX_PID              : 8  ; // 15 : 8
    __IO uint32_t TX_COL_TIM          : 9  ; // 24 : 16
    __IO uint32_t RESERVED0           : 7  ; // 31 : 25
} LIN_SCI_TX_CFG_FIELD_T;

typedef struct
{
    __IO uint32_t MP_SLAVE_ADDR       : 8  ; // 7  : 0
    __IO uint32_t MP_SLAVE_ADDR_MSK   : 1  ; // 8  : 8
    __IO uint32_t RESERVED1           : 7  ; // 15 : 9
    __IO uint32_t RX_TIMEOUT_TIM      : 12 ; // 27 : 16
    __IO uint32_t RESERVED0           : 4  ; // 31 : 28
} LIN_SCI_RX_CFG_FIELD_T;

typedef struct
{
    __IO uint32_t RX_FILTER_TIM       : 9  ; // 8  : 0
    __IO uint32_t RESERVED0           : 23 ; // 31 : 9
} LIN_SCI_RX_FILTER_CFG_FIELD_T;

typedef struct
{
    __IO uint32_t RXD_VAL             : 1  ; // 0  : 0
    __IO uint32_t TXD_VAL             : 1  ; // 1  : 1
    __IO uint32_t TX_FIFO_FULL        : 1  ; // 2  : 2
    __IO uint32_t RX_FIFO_EMPTY       : 1  ; // 3  : 3
    __IO uint32_t RX_STATE            : 1  ; // 4  : 4
    __IO uint32_t TX_STATE            : 1  ; // 5  : 5
    __IO uint32_t RX_BRK_STATE        : 1  ; // 6  : 6
    __IO uint32_t RX_SYNC_STATE       : 1  ; // 7  : 7
    __IO uint32_t RESERVED0           : 24 ; // 31 : 8
} LIN_SCI_STATUS_FIELD_T;

typedef struct
{
    __IO uint32_t AUTO_BD_INTR        : 12 ; // 11 : 0
    __IO uint32_t AUTO_BD_FRAC        : 4  ; // 15 : 12
    __IO uint32_t RESERVED0           : 16 ; // 31 : 16
} LIN_SCI_AUTO_BAUD_VAL_FIELD_T;

typedef struct
{
    __IO uint32_t RX_PID              : 8  ; // 7  : 0
    __IO uint32_t RESERVED0           : 24 ; // 31 : 8
} LIN_SCI_RX_PID_FIELD_T;

typedef struct
{
    __IO uint32_t CHKSUM_VAL          : 8  ; // 7  : 0
    __IO uint32_t RESERVED0           : 24 ; // 31 : 8
} LIN_SCI_CHKSUM_VAL_FIELD_T;

typedef struct
{
    __IO uint32_t LIN_SLEW_RATE       : 4  ; // 3  : 0
    __IO uint32_t LIN_PU30K_ALWAYS    : 1  ; // 4  : 4
    __IO uint32_t SW_LIN_NORMAL_MODE  : 1  ; // 5  : 5
    __IO uint32_t RESERVED0           : 26 ; // 31 : 6
} LIN_SCI_ANALOG_CTRL_FIELD_T;

typedef struct
{
    __IO uint32_t AUTO_ADDR_EN        : 1  ; // 0  : 0
    __IO uint32_t SW_CTRL_EN          : 1  ; // 1  : 1
    __IO uint32_t MEAS_STEP_SEL       : 2  ; // 3  : 2
    __IO uint32_t SW_ADC_DONE_EN      : 1  ; // 4  : 4
    __IO uint32_t AUTO_ADDR_ANA_EN    : 1  ; // 5  : 5
    __IO uint32_t ADDR_ALREADY_FLAG   : 1  ; // 6  : 6
    __IO uint32_t RESERVED0           : 25 ; // 31 : 7
} LIN_SCI_AUTO_ADDR_CTRL_FIELD_T;

typedef struct
{
    __IO uint32_t LIN_GAIN            : 4  ; // 3  : 0
    __IO uint32_t LIN_VSEL            : 3  ; // 6  : 4
    __IO uint32_t LIN_PSEL            : 1  ; // 7  : 7
    __IO uint32_t LIN_IPUSEL          : 1  ; // 8  : 8
    __IO uint32_t RESERVED0           : 23 ; // 31 : 9
} LIN_SCI_AUTO_ADDR_ANA_CFG_FIELD_T;

typedef struct
{
    __IO uint32_t SW_LIN_CKCONV       : 1  ; // 0  : 0
    __IO uint32_t SW_LIN_CKOSC        : 1  ; // 1  : 1
    __IO uint32_t SW_LIN_PU_RES_EN    : 1  ; // 2  : 2
    __IO uint32_t SW_ADC_DONE         : 1  ; // 3  : 3
    __IO uint32_t RESERVED0           : 28 ; // 31 : 4
} LIN_SCI_AUTO_ADDR_SW_CTRL_FIELD_T;

typedef struct
{
    __IO uint32_t LIN_ISET_STEP1      : 6  ; // 5  : 0
    __IO uint32_t RESERVED3           : 2  ; // 7  : 6
    __IO uint32_t LIN_ISET_STEP2      : 6  ; // 13 : 8
    __IO uint32_t RESERVED2           : 2  ; // 15 : 14
    __IO uint32_t LIN_ISET_STEP3      : 6  ; // 21 : 16
    __IO uint32_t RESERVED1           : 2  ; // 23 : 22
    __IO uint32_t LIN_ISET_STEP4      : 6  ; // 29 : 24
    __IO uint32_t RESERVED0           : 2  ; // 31 : 30
} LIN_SCI_CURRENT_SOURCE_ISET_FIELD_T;

typedef struct
{
    __IO uint32_t CUR_TH_STEP1        : 10 ; // 9  : 0
    __IO uint32_t RESERVED1           : 2  ; // 11 : 10
    __IO uint32_t CUR_TH_STEP2        : 10 ; // 21 : 12
    __IO uint32_t RESERVED0           : 10 ; // 31 : 22
} LIN_SCI_CUR_TH1_FIELD_T;

typedef struct
{
    __IO uint32_t CUR_TH_STEP3        : 10 ; // 9  : 0
    __IO uint32_t RESERVED1           : 2  ; // 11 : 10
    __IO uint32_t CUR_TH_STEP4        : 10 ; // 21 : 12
    __IO uint32_t RESERVED0           : 10 ; // 31 : 22
} LIN_SCI_CUR_TH2_FIELD_T;

typedef struct
{
    __IO uint32_t CLK_DEV_TIM         : 10 ; // 9  : 0
    __IO uint32_t RESERVED1           : 2  ; // 11 : 10
    __IO uint32_t CLK_DEV_TIM_DELTA   : 8  ; // 19 : 12
    __IO uint32_t RESERVED0           : 12 ; // 31 : 20
} LIN_SCI_CLK_DEV_TIM_CFG_FIELD_T;

typedef struct
{
    __IO uint32_t PGA_RDY_TIM         : 14 ; // 13 : 0
    __IO uint32_t RESERVED0           : 18 ; // 31 : 14
} LIN_SCI_PGA_RDY_TIM_CFG_FIELD_T;

// Register Map Structure Definition
typedef struct
{
    union
    {
        __IO  uint32_t TX_DATA                                   ; // 0x0000
        LIN_SCI_TX_DATA_FIELD_T TX_DATA_F                        ;
    };

    union
    {
        __IO  uint32_t RX_DATA                                   ; // 0x0004
        LIN_SCI_RX_DATA_FIELD_T RX_DATA_F                        ;
    };

    union
    {
        __IO  uint32_t CTRL                                      ; // 0x0008
        LIN_SCI_CTRL_FIELD_T CTRL_F                              ;
    };

    union
    {
        __IO  uint32_t CTRL_UART                                 ; // 0x000C
        LIN_SCI_CTRL_UART_FIELD_T CTRL_UART_F                    ;
    };

    union
    {
        __IO  uint32_t BUS_IDLE_CFG                              ; // 0x0010
        LIN_SCI_BUS_IDLE_CFG_FIELD_T BUS_IDLE_CFG_F              ;
    };

    union
    {
        __IO  uint32_t BAUD_CFG                                  ; // 0x0014
        LIN_SCI_BAUD_CFG_FIELD_T BAUD_CFG_F                      ;
    };

    union
    {
        __IO  uint32_t BRK_SYNC_CFG                              ; // 0x0018
        LIN_SCI_BRK_SYNC_CFG_FIELD_T BRK_SYNC_CFG_F              ;
    };

    union
    {
        __IO  uint32_t TX_CFG                                    ; // 0x001C
        LIN_SCI_TX_CFG_FIELD_T TX_CFG_F                          ;
    };

    union
    {
        __IO  uint32_t RX_CFG                                    ; // 0x0020
        LIN_SCI_RX_CFG_FIELD_T RX_CFG_F                          ;
    };

    union
    {
        __IO  uint32_t RX_FILTER_CFG                             ; // 0x0024
        LIN_SCI_RX_FILTER_CFG_FIELD_T RX_FILTER_CFG_F            ;
    };

    union
    {
        __IO  uint32_t STATUS                                    ; // 0x0028
        LIN_SCI_STATUS_FIELD_T STATUS_F                          ;
    };

    union
    {
        __IO  uint32_t AUTO_BAUD_VAL                             ; // 0x002C
        LIN_SCI_AUTO_BAUD_VAL_FIELD_T AUTO_BAUD_VAL_F            ;
    };

    union
    {
        __IO  uint32_t RX_PID                                    ; // 0x0030
        LIN_SCI_RX_PID_FIELD_T RX_PID_F                          ;
    };

    union
    {
        __IO  uint32_t CHKSUM_VAL                                ; // 0x0034
        LIN_SCI_CHKSUM_VAL_FIELD_T CHKSUM_VAL_F                  ;
    };

    union
    {
        __IO  uint32_t ANALOG_CTRL                               ; // 0x0038
        LIN_SCI_ANALOG_CTRL_FIELD_T ANALOG_CTRL_F                ;
    };

    union
    {
        __IO  uint32_t AUTO_ADDR_CTRL                            ; // 0x003C
        LIN_SCI_AUTO_ADDR_CTRL_FIELD_T AUTO_ADDR_CTRL_F          ;
    };

    union
    {
        __IO  uint32_t AUTO_ADDR_ANA_CFG                         ; // 0x0040
        LIN_SCI_AUTO_ADDR_ANA_CFG_FIELD_T AUTO_ADDR_ANA_CFG_F    ;
    };

    union
    {
        __IO  uint32_t AUTO_ADDR_SW_CTRL                         ; // 0x0044
        LIN_SCI_AUTO_ADDR_SW_CTRL_FIELD_T AUTO_ADDR_SW_CTRL_F    ;
    };

    union
    {
        __IO  uint32_t CURRENT_SOURCE_ISET                       ; // 0x0048
        LIN_SCI_CURRENT_SOURCE_ISET_FIELD_T CURRENT_SOURCE_ISET_F;
    };

    union
    {
        __IO  uint32_t CUR_TH1                                   ; // 0x004C
        LIN_SCI_CUR_TH1_FIELD_T CUR_TH1_F                        ;
    };

    union
    {
        __IO  uint32_t CUR_TH2                                   ; // 0x0050
        LIN_SCI_CUR_TH2_FIELD_T CUR_TH2_F                        ;
    };

    union
    {
        __IO  uint32_t CLK_DEV_TIM_CFG                           ; // 0x0054
        LIN_SCI_CLK_DEV_TIM_CFG_FIELD_T CLK_DEV_TIM_CFG_F        ;
    };

    union
    {
        __IO  uint32_t PGA_RDY_TIM_CFG                           ; // 0x0058
        LIN_SCI_PGA_RDY_TIM_CFG_FIELD_T PGA_RDY_TIM_CFG_F        ;
    };

} LIN_SCI_REG_TypeDef;

#endif
