Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jun 13 02:33:26 2020
| Host         : DESKTOP-TDQ0LC4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_wrapper_timing_summary_routed.rpt -pb TOP_wrapper_timing_summary_routed.pb -rpx TOP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 31 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.385        0.000                      0                   31        0.203        0.000                      0                   31        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
sys_clk_pin                   {0.000 5.000}        10.000          100.000         
  clk_out1_TOP_clk_wiz_0_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_TOP_clk_wiz_0_0_1  {0.000 25.000}       50.000          20.000          
sys_clock                     {0.000 5.000}        10.000          100.000         
  clk_out1_TOP_clk_wiz_0_0    {0.000 100.000}      200.000         5.000           
  clkfbout_TOP_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_TOP_clk_wiz_0_0_1      196.414        0.000                      0                   31        0.521        0.000                      0                   31       13.360        0.000                       0                    33  
  clkfbout_TOP_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  
sys_clock                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_TOP_clk_wiz_0_0        196.385        0.000                      0                   31        0.521        0.000                      0                   31       13.360        0.000                       0                    33  
  clkfbout_TOP_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_TOP_clk_wiz_0_0    clk_out1_TOP_clk_wiz_0_0_1      196.385        0.000                      0                   31        0.203        0.000                      0                   31  
clk_out1_TOP_clk_wiz_0_0_1  clk_out1_TOP_clk_wiz_0_0        196.385        0.000                      0                   31        0.203        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0_1
  To Clock:  clk_out1_TOP_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.414ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 2.130ns (63.965%)  route 1.200ns (36.035%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.164 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.498 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.498    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_6
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062   198.911    TOP_i/clktest_0/inst/ctr_reg[30]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                196.414    

Slack (MET) :             196.509ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 2.035ns (62.906%)  route 1.200ns (37.094%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.164 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.403 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.403    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_5
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[31]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062   198.911    TOP_i/clktest_0/inst/ctr_reg[31]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                196.509    

Slack (MET) :             196.525ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 2.019ns (62.722%)  route 1.200ns (37.278%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.164 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.387 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.387    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_7
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[29]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062   198.911    TOP_i/clktest_0/inst/ctr_reg[29]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                196.525    

Slack (MET) :             196.528ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 2.016ns (62.687%)  route 1.200ns (37.313%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.384 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_6
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.911    TOP_i/clktest_0/inst/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -2.384    
  -------------------------------------------------------------------
                         slack                                196.528    

Slack (MET) :             196.549ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.995ns (62.442%)  route 1.200ns (37.558%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.363 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.363    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_4
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[28]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.911    TOP_i/clktest_0/inst/ctr_reg[28]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -2.363    
  -------------------------------------------------------------------
                         slack                                196.549    

Slack (MET) :             196.623ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 1.921ns (61.551%)  route 1.200ns (38.449%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.289 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.289    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_5
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[27]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.911    TOP_i/clktest_0/inst/ctr_reg[27]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                196.623    

Slack (MET) :             196.639ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 1.905ns (61.353%)  route 1.200ns (38.647%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.273 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.273    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_7
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[25]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.911    TOP_i/clktest_0/inst/ctr_reg[25]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                196.639    

Slack (MET) :             196.643ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 1.902ns (61.316%)  route 1.200ns (38.684%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.270 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.270    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_6
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585   198.564    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.289   198.851    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.062   198.913    TOP_i/clktest_0/inst/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                        198.913    
                         arrival time                          -2.270    
  -------------------------------------------------------------------
                         slack                                196.643    

Slack (MET) :             196.664ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.881ns (61.052%)  route 1.200ns (38.948%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.249 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.249    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_4
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585   198.564    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[24]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.289   198.851    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.062   198.913    TOP_i/clktest_0/inst/ctr_reg[24]
  -------------------------------------------------------------------
                         required time                        198.913    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                196.664    

Slack (MET) :             196.738ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 1.807ns (60.094%)  route 1.200ns (39.906%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.175 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.175    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_5
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585   198.564    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.289   198.851    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.062   198.913    TOP_i/clktest_0/inst/ctr_reg[23]
  -------------------------------------------------------------------
                         required time                        198.913    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                196.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.569    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TOP_i/clktest_0/inst/ctr_reg[22]/Q
                         net (fo=1, routed)           0.375    -0.053    TOP_i/clktest_0/inst/ctr_reg_n_0_[22]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.057 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.057    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_6
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.806    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.464    TOP_i/clktest_0/inst/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TOP_i/clktest_0/inst/ctr_reg[10]/Q
                         net (fo=1, routed)           0.375    -0.051    TOP_i/clktest_0/inst/ctr_reg_n_0_[10]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.059 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_6
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[10]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105    -0.462    TOP_i/clktest_0/inst/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.568    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y110         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  TOP_i/clktest_0/inst/ctr_reg[14]/Q
                         net (fo=1, routed)           0.375    -0.052    TOP_i/clktest_0/inst/ctr_reg_n_0_[14]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.058 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_6
    SLICE_X0Y110         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -0.804    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y110         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[14]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105    -0.463    TOP_i/clktest_0/inst/ctr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.568    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y111         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  TOP_i/clktest_0/inst/ctr_reg[18]/Q
                         net (fo=1, routed)           0.375    -0.052    TOP_i/clktest_0/inst/ctr_reg_n_0_[18]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.058 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_6
    SLICE_X0Y111         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -0.804    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y111         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[18]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105    -0.463    TOP_i/clktest_0/inst/ctr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TOP_i/clktest_0/inst/ctr_reg[26]/Q
                         net (fo=1, routed)           0.375    -0.054    TOP_i/clktest_0/inst/ctr_reg_n_0_[26]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.056 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.056    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_6
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.807    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.105    -0.465    TOP_i/clktest_0/inst/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TOP_i/clktest_0/inst/ctr_reg[2]/Q
                         net (fo=1, routed)           0.375    -0.051    TOP_i/clktest_0/inst/ctr_reg_n_0_[2]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.059 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_6
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[2]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.462    TOP_i/clktest_0/inst/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y108         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  TOP_i/clktest_0/inst/ctr_reg[6]/Q
                         net (fo=1, routed)           0.375    -0.051    TOP_i/clktest_0/inst/ctr_reg_n_0_[6]
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.006 r  TOP_i/clktest_0/inst/ctr[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.006    TOP_i/clktest_0/inst/ctr[5]_i_3_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.059 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_6
    SLICE_X0Y108         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y108         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[6]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.105    -0.462    TOP_i/clktest_0/inst/ctr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TOP_i/clktest_0/inst/ctr_reg[30]/Q
                         net (fo=2, routed)           0.386    -0.043    TOP_i/clktest_0/inst/ctr_reg[30]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.067 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.067    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_6
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.807    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.105    -0.465    TOP_i/clktest_0/inst/ctr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.569    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TOP_i/clktest_0/inst/ctr_reg[23]/Q
                         net (fo=1, routed)           0.442     0.014    TOP_i/clktest_0/inst/ctr_reg_n_0_[23]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.125 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.125    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_5
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.806    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.464    TOP_i/clktest_0/inst/ctr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TOP_i/clktest_0/inst/ctr_reg[11]/Q
                         net (fo=1, routed)           0.442     0.016    TOP_i/clktest_0/inst/ctr_reg_n_0_[11]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.127 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.127    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_5
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[11]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105    -0.462    TOP_i/clktest_0/inst/ctr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.589    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TOP_clk_wiz_0_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   TOP_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y111     TOP_i/clktest_0/inst/ctr_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     TOP_i/clktest_0/inst/ctr_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     TOP_i/clktest_0/inst/ctr_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     TOP_i/clktest_0/inst/ctr_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     TOP_i/clktest_0/inst/ctr_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y107     TOP_i/clktest_0/inst/ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     TOP_i/clktest_0/inst/ctr_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     TOP_i/clktest_0/inst/ctr_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     TOP_i/clktest_0/inst/ctr_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     TOP_i/clktest_0/inst/ctr_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     TOP_i/clktest_0/inst/ctr_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     TOP_i/clktest_0/inst/ctr_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TOP_clk_wiz_0_0_1
  To Clock:  clkfbout_TOP_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TOP_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   TOP_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      196.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.385ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 2.130ns (63.965%)  route 1.200ns (36.035%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.164 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.498 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.498    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_6
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[30]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                196.385    

Slack (MET) :             196.480ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 2.035ns (62.906%)  route 1.200ns (37.094%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.164 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.403 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.403    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_5
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[31]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[31]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                196.480    

Slack (MET) :             196.496ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 2.019ns (62.722%)  route 1.200ns (37.278%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.164 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.387 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.387    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_7
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[29]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[29]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                196.496    

Slack (MET) :             196.499ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 2.016ns (62.687%)  route 1.200ns (37.313%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.384 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_6
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.384    
  -------------------------------------------------------------------
                         slack                                196.499    

Slack (MET) :             196.520ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.995ns (62.442%)  route 1.200ns (37.558%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.363 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.363    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_4
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[28]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[28]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.363    
  -------------------------------------------------------------------
                         slack                                196.520    

Slack (MET) :             196.594ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 1.921ns (61.551%)  route 1.200ns (38.449%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.289 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.289    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_5
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[27]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[27]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                196.594    

Slack (MET) :             196.610ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 1.905ns (61.353%)  route 1.200ns (38.647%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.273 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.273    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_7
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[25]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[25]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                196.610    

Slack (MET) :             196.614ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 1.902ns (61.316%)  route 1.200ns (38.684%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.270 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.270    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_6
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585   198.564    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.062   198.884    TOP_i/clktest_0/inst/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -2.270    
  -------------------------------------------------------------------
                         slack                                196.614    

Slack (MET) :             196.635ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.881ns (61.052%)  route 1.200ns (38.948%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.249 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.249    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_4
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585   198.564    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[24]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.062   198.884    TOP_i/clktest_0/inst/ctr_reg[24]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                196.635    

Slack (MET) :             196.709ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 1.807ns (60.094%)  route 1.200ns (39.906%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.175 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.175    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_5
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585   198.564    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.062   198.884    TOP_i/clktest_0/inst/ctr_reg[23]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                196.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.569    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TOP_i/clktest_0/inst/ctr_reg[22]/Q
                         net (fo=1, routed)           0.375    -0.053    TOP_i/clktest_0/inst/ctr_reg_n_0_[22]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.057 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.057    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_6
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.806    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.464    TOP_i/clktest_0/inst/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TOP_i/clktest_0/inst/ctr_reg[10]/Q
                         net (fo=1, routed)           0.375    -0.051    TOP_i/clktest_0/inst/ctr_reg_n_0_[10]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.059 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_6
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[10]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105    -0.462    TOP_i/clktest_0/inst/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.568    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y110         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  TOP_i/clktest_0/inst/ctr_reg[14]/Q
                         net (fo=1, routed)           0.375    -0.052    TOP_i/clktest_0/inst/ctr_reg_n_0_[14]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.058 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_6
    SLICE_X0Y110         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -0.804    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y110         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[14]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105    -0.463    TOP_i/clktest_0/inst/ctr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.568    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y111         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  TOP_i/clktest_0/inst/ctr_reg[18]/Q
                         net (fo=1, routed)           0.375    -0.052    TOP_i/clktest_0/inst/ctr_reg_n_0_[18]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.058 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_6
    SLICE_X0Y111         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -0.804    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y111         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[18]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105    -0.463    TOP_i/clktest_0/inst/ctr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TOP_i/clktest_0/inst/ctr_reg[26]/Q
                         net (fo=1, routed)           0.375    -0.054    TOP_i/clktest_0/inst/ctr_reg_n_0_[26]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.056 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.056    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_6
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.807    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.105    -0.465    TOP_i/clktest_0/inst/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TOP_i/clktest_0/inst/ctr_reg[2]/Q
                         net (fo=1, routed)           0.375    -0.051    TOP_i/clktest_0/inst/ctr_reg_n_0_[2]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.059 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_6
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[2]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.462    TOP_i/clktest_0/inst/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y108         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  TOP_i/clktest_0/inst/ctr_reg[6]/Q
                         net (fo=1, routed)           0.375    -0.051    TOP_i/clktest_0/inst/ctr_reg_n_0_[6]
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.006 r  TOP_i/clktest_0/inst/ctr[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.006    TOP_i/clktest_0/inst/ctr[5]_i_3_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.059 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_6
    SLICE_X0Y108         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y108         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[6]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.105    -0.462    TOP_i/clktest_0/inst/ctr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TOP_i/clktest_0/inst/ctr_reg[30]/Q
                         net (fo=2, routed)           0.386    -0.043    TOP_i/clktest_0/inst/ctr_reg[30]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.067 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.067    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_6
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.807    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.105    -0.465    TOP_i/clktest_0/inst/ctr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.569    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TOP_i/clktest_0/inst/ctr_reg[23]/Q
                         net (fo=1, routed)           0.442     0.014    TOP_i/clktest_0/inst/ctr_reg_n_0_[23]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.125 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.125    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_5
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.806    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.464    TOP_i/clktest_0/inst/ctr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TOP_i/clktest_0/inst/ctr_reg[11]/Q
                         net (fo=1, routed)           0.442     0.016    TOP_i/clktest_0/inst/ctr_reg_n_0_[11]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.127 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.127    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_5
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[11]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105    -0.462    TOP_i/clktest_0/inst/ctr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.589    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TOP_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   TOP_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y111     TOP_i/clktest_0/inst/ctr_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     TOP_i/clktest_0/inst/ctr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     TOP_i/clktest_0/inst/ctr_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     TOP_i/clktest_0/inst/ctr_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     TOP_i/clktest_0/inst/ctr_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     TOP_i/clktest_0/inst/ctr_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     TOP_i/clktest_0/inst/ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y107     TOP_i/clktest_0/inst/ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     TOP_i/clktest_0/inst/ctr_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     TOP_i/clktest_0/inst/ctr_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     TOP_i/clktest_0/inst/ctr_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     TOP_i/clktest_0/inst/ctr_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     TOP_i/clktest_0/inst/ctr_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     TOP_i/clktest_0/inst/ctr_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TOP_clk_wiz_0_0
  To Clock:  clkfbout_TOP_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TOP_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   TOP_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.385ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 2.130ns (63.965%)  route 1.200ns (36.035%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.164 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.498 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.498    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_6
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[30]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                196.385    

Slack (MET) :             196.480ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 2.035ns (62.906%)  route 1.200ns (37.094%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.164 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.403 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.403    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_5
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[31]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[31]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                196.480    

Slack (MET) :             196.496ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 2.019ns (62.722%)  route 1.200ns (37.278%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.164 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.387 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.387    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_7
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[29]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[29]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                196.496    

Slack (MET) :             196.499ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 2.016ns (62.687%)  route 1.200ns (37.313%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.384 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_6
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.384    
  -------------------------------------------------------------------
                         slack                                196.499    

Slack (MET) :             196.520ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.995ns (62.442%)  route 1.200ns (37.558%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.363 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.363    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_4
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[28]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[28]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.363    
  -------------------------------------------------------------------
                         slack                                196.520    

Slack (MET) :             196.594ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 1.921ns (61.551%)  route 1.200ns (38.449%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.289 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.289    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_5
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[27]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[27]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                196.594    

Slack (MET) :             196.610ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 1.905ns (61.353%)  route 1.200ns (38.647%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.273 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.273    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_7
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[25]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[25]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                196.610    

Slack (MET) :             196.614ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 1.902ns (61.316%)  route 1.200ns (38.684%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.270 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.270    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_6
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585   198.564    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.062   198.884    TOP_i/clktest_0/inst/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -2.270    
  -------------------------------------------------------------------
                         slack                                196.614    

Slack (MET) :             196.635ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.881ns (61.052%)  route 1.200ns (38.948%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.249 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.249    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_4
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585   198.564    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[24]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.062   198.884    TOP_i/clktest_0/inst/ctr_reg[24]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                196.635    

Slack (MET) :             196.709ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 1.807ns (60.094%)  route 1.200ns (39.906%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.175 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.175    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_5
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585   198.564    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.062   198.884    TOP_i/clktest_0/inst/ctr_reg[23]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                196.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.569    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TOP_i/clktest_0/inst/ctr_reg[22]/Q
                         net (fo=1, routed)           0.375    -0.053    TOP_i/clktest_0/inst/ctr_reg_n_0_[22]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.057 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.057    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_6
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.806    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.146    TOP_i/clktest_0/inst/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TOP_i/clktest_0/inst/ctr_reg[10]/Q
                         net (fo=1, routed)           0.375    -0.051    TOP_i/clktest_0/inst/ctr_reg_n_0_[10]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.059 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_6
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[10]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105    -0.144    TOP_i/clktest_0/inst/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.568    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y110         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  TOP_i/clktest_0/inst/ctr_reg[14]/Q
                         net (fo=1, routed)           0.375    -0.052    TOP_i/clktest_0/inst/ctr_reg_n_0_[14]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.058 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_6
    SLICE_X0Y110         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -0.804    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y110         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[14]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105    -0.145    TOP_i/clktest_0/inst/ctr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.568    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y111         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  TOP_i/clktest_0/inst/ctr_reg[18]/Q
                         net (fo=1, routed)           0.375    -0.052    TOP_i/clktest_0/inst/ctr_reg_n_0_[18]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.058 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_6
    SLICE_X0Y111         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -0.804    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y111         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[18]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105    -0.145    TOP_i/clktest_0/inst/ctr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TOP_i/clktest_0/inst/ctr_reg[26]/Q
                         net (fo=1, routed)           0.375    -0.054    TOP_i/clktest_0/inst/ctr_reg_n_0_[26]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.056 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.056    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_6
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.807    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.105    -0.147    TOP_i/clktest_0/inst/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TOP_i/clktest_0/inst/ctr_reg[2]/Q
                         net (fo=1, routed)           0.375    -0.051    TOP_i/clktest_0/inst/ctr_reg_n_0_[2]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.059 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_6
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[2]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.144    TOP_i/clktest_0/inst/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y108         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  TOP_i/clktest_0/inst/ctr_reg[6]/Q
                         net (fo=1, routed)           0.375    -0.051    TOP_i/clktest_0/inst/ctr_reg_n_0_[6]
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.006 r  TOP_i/clktest_0/inst/ctr[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.006    TOP_i/clktest_0/inst/ctr[5]_i_3_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.059 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_6
    SLICE_X0Y108         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y108         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[6]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.105    -0.144    TOP_i/clktest_0/inst/ctr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TOP_i/clktest_0/inst/ctr_reg[30]/Q
                         net (fo=2, routed)           0.386    -0.043    TOP_i/clktest_0/inst/ctr_reg[30]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.067 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.067    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_6
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.807    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.105    -0.147    TOP_i/clktest_0/inst/ctr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.569    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TOP_i/clktest_0/inst/ctr_reg[23]/Q
                         net (fo=1, routed)           0.442     0.014    TOP_i/clktest_0/inst/ctr_reg_n_0_[23]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.125 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.125    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_5
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.806    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.146    TOP_i/clktest_0/inst/ctr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TOP_i/clktest_0/inst/ctr_reg[11]/Q
                         net (fo=1, routed)           0.442     0.016    TOP_i/clktest_0/inst/ctr_reg_n_0_[11]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.127 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.127    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_5
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[11]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105    -0.144    TOP_i/clktest_0/inst/ctr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.271    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0_1
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      196.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.385ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 2.130ns (63.965%)  route 1.200ns (36.035%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.164 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.498 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.498    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_6
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[30]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                196.385    

Slack (MET) :             196.480ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 2.035ns (62.906%)  route 1.200ns (37.094%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.164 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.403 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.403    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_5
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[31]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[31]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                196.480    

Slack (MET) :             196.496ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 2.019ns (62.722%)  route 1.200ns (37.278%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.164 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.387 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.387    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_7
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[29]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[29]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                196.496    

Slack (MET) :             196.499ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 2.016ns (62.687%)  route 1.200ns (37.313%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.384 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.384    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_6
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.384    
  -------------------------------------------------------------------
                         slack                                196.499    

Slack (MET) :             196.520ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.995ns (62.442%)  route 1.200ns (37.558%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.363 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.363    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_4
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[28]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[28]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.363    
  -------------------------------------------------------------------
                         slack                                196.520    

Slack (MET) :             196.594ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 1.921ns (61.551%)  route 1.200ns (38.449%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.289 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.289    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_5
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[27]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[27]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                196.594    

Slack (MET) :             196.610ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 1.905ns (61.353%)  route 1.200ns (38.647%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.050    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.273 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.273    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_7
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[25]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062   198.883    TOP_i/clktest_0/inst/ctr_reg[25]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                196.610    

Slack (MET) :             196.614ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 1.902ns (61.316%)  route 1.200ns (38.684%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.270 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.270    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_6
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585   198.564    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.062   198.884    TOP_i/clktest_0/inst/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -2.270    
  -------------------------------------------------------------------
                         slack                                196.614    

Slack (MET) :             196.635ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.881ns (61.052%)  route 1.200ns (38.948%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.249 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.249    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_4
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585   198.564    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[24]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.062   198.884    TOP_i/clktest_0/inst/ctr_reg[24]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                196.635    

Slack (MET) :             196.709ns  (required time - arrival time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@200.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 1.807ns (60.094%)  route 1.200ns (39.906%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.708    -0.832    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  TOP_i/clktest_0/inst/ctr_reg[1]/Q
                         net (fo=1, routed)           1.200     0.824    TOP_i/clktest_0/inst/ctr_reg_n_0_[1]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.948 r  TOP_i/clktest_0/inst/ctr[1]_i_4/O
                         net (fo=1, routed)           0.000     0.948    TOP_i/clktest_0/inst/ctr[1]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.708 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.708    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.822    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.175 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.175    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_5
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.585   198.564    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.062   198.884    TOP_i/clktest_0/inst/ctr_reg[23]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                196.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.569    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TOP_i/clktest_0/inst/ctr_reg[22]/Q
                         net (fo=1, routed)           0.375    -0.053    TOP_i/clktest_0/inst/ctr_reg_n_0_[22]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.057 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.057    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_6
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.806    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[22]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.146    TOP_i/clktest_0/inst/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TOP_i/clktest_0/inst/ctr_reg[10]/Q
                         net (fo=1, routed)           0.375    -0.051    TOP_i/clktest_0/inst/ctr_reg_n_0_[10]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.059 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_6
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[10]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105    -0.144    TOP_i/clktest_0/inst/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.568    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y110         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  TOP_i/clktest_0/inst/ctr_reg[14]/Q
                         net (fo=1, routed)           0.375    -0.052    TOP_i/clktest_0/inst/ctr_reg_n_0_[14]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.058 r  TOP_i/clktest_0/inst/ctr_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    TOP_i/clktest_0/inst/ctr_reg[13]_i_1_n_6
    SLICE_X0Y110         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -0.804    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y110         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[14]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105    -0.145    TOP_i/clktest_0/inst/ctr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.568    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y111         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  TOP_i/clktest_0/inst/ctr_reg[18]/Q
                         net (fo=1, routed)           0.375    -0.052    TOP_i/clktest_0/inst/ctr_reg_n_0_[18]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.058 r  TOP_i/clktest_0/inst/ctr_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    TOP_i/clktest_0/inst/ctr_reg[17]_i_1_n_6
    SLICE_X0Y111         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -0.804    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y111         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[18]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105    -0.145    TOP_i/clktest_0/inst/ctr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TOP_i/clktest_0/inst/ctr_reg[26]/Q
                         net (fo=1, routed)           0.375    -0.054    TOP_i/clktest_0/inst/ctr_reg_n_0_[26]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.056 r  TOP_i/clktest_0/inst/ctr_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.056    TOP_i/clktest_0/inst/ctr_reg[25]_i_1_n_6
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.807    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y113         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[26]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.105    -0.147    TOP_i/clktest_0/inst/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TOP_i/clktest_0/inst/ctr_reg[2]/Q
                         net (fo=1, routed)           0.375    -0.051    TOP_i/clktest_0/inst/ctr_reg_n_0_[2]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.059 r  TOP_i/clktest_0/inst/ctr_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    TOP_i/clktest_0/inst/ctr_reg[1]_i_1_n_6
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y107         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[2]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.144    TOP_i/clktest_0/inst/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y108         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  TOP_i/clktest_0/inst/ctr_reg[6]/Q
                         net (fo=1, routed)           0.375    -0.051    TOP_i/clktest_0/inst/ctr_reg_n_0_[6]
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.006 r  TOP_i/clktest_0/inst/ctr[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.006    TOP_i/clktest_0/inst/ctr[5]_i_3_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.059 r  TOP_i/clktest_0/inst/ctr_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    TOP_i/clktest_0/inst/ctr_reg[5]_i_1_n_6
    SLICE_X0Y108         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y108         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[6]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.105    -0.144    TOP_i/clktest_0/inst/ctr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TOP_i/clktest_0/inst/ctr_reg[30]/Q
                         net (fo=2, routed)           0.386    -0.043    TOP_i/clktest_0/inst/ctr_reg[30]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.067 r  TOP_i/clktest_0/inst/ctr_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.067    TOP_i/clktest_0/inst/ctr_reg[29]_i_1_n_6
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.807    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y114         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[30]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.105    -0.147    TOP_i/clktest_0/inst/ctr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.569    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TOP_i/clktest_0/inst/ctr_reg[23]/Q
                         net (fo=1, routed)           0.442     0.014    TOP_i/clktest_0/inst/ctr_reg_n_0_[23]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.125 r  TOP_i/clktest_0/inst/ctr_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.125    TOP_i/clktest_0/inst/ctr_reg[21]_i_1_n_5
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.806    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y112         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[23]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.146    TOP_i/clktest_0/inst/ctr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 TOP_i/clktest_0/inst/ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TOP_i/clktest_0/inst/ctr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.597    -0.567    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TOP_i/clktest_0/inst/ctr_reg[11]/Q
                         net (fo=1, routed)           0.442     0.016    TOP_i/clktest_0/inst/ctr_reg_n_0_[11]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.127 r  TOP_i/clktest_0/inst/ctr_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.127    TOP_i/clktest_0/inst/ctr_reg[9]_i_1_n_5
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.870    -0.803    TOP_i/clktest_0/inst/i_clk
    SLICE_X0Y109         FDRE                                         r  TOP_i/clktest_0/inst/ctr_reg[11]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105    -0.144    TOP_i/clktest_0/inst/ctr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.271    





