Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Oct 22 19:33:11 2020
| Host         : DESKTOP-2340M74 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   277 |
| Unused register locations in slices containing registers |   712 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2457 |          562 |
| No           | No                    | Yes                    |             805 |          199 |
| No           | Yes                   | No                     |            1043 |          337 |
| Yes          | No                    | No                     |            1541 |          473 |
| Yes          | No                    | Yes                    |             615 |          223 |
| Yes          | Yes                   | No                     |             523 |          122 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                     Clock Signal                                     |                                                                                                                                    Enable Signal                                                                                                                                   |                                                                                                                                                                         Set/Reset Signal                                                                                                                                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                      | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                          |                1 |              1 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                        |                1 |              1 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                 | processor/inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                        |                1 |              1 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                               |                1 |              1 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                                                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                               |                1 |              1 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                      | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                               |                1 |              1 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                        | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                          |                1 |              1 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                      |                1 |              2 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                              |                1 |              2 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                              |                1 |              2 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                                                                                                                           |                1 |              3 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                                                                      |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                                                                      |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                                                                      |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/reset_inst/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                        |                2 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                              | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                                         |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                                                                                                     |                2 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                                                                      |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                                               |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                                                                      |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                                                      |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                                                                      |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                                                                                     |                2 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                                                                      |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_qid[3]_i_1_n_0                                                                                                         | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0] |                2 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/wr_qid[3]_i_1_n_0                                                                                                         | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0] |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                               | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                 | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                            |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/reset_inst/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                           |                3 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[63][0]     | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0] |                2 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                                                                      |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                                                                      |                1 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_counter[4]_i_1_n_0                                                                                                 | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0] |                1 |              5 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/wr_cmd_counter[4]_i_1_n_0                                                                                                 | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0] |                2 |              5 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rd[4]_i_1_n_0                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs2[4]_i_1_n_0                                                                                                                                                                                                                                                                                     |                2 |              5 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/cnt                                                                                                                                                                                      | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/axi_bridge_u/write_axi_lite_u/state                                                                                                         | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/axi_bridge_u/write_axi_lite_u/SR[0]                                                                                                                                                                                      |                1 |              5 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                                                                           |                2 |              5 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                       | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                                                           |                1 |              5 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                        |                2 |              5 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                                                                          |                3 |              6 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                 |                3 |              6 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/reset_inst/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/reset_inst/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                  |                1 |              6 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/reset_inst/U0/SEQ/seq_cnt_en                                                                                                                                                                               | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/reset_inst/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                     |                1 |              6 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/alu_op_code[5]_i_1_n_0                                                                                                                                                                                        | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              6 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                      |                1 |              6 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                                                                                                                                                                                         |                1 |              6 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                                         | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                         |                3 |              7 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/U_XSDB_SLAVE/reg_do[10]_i_1_n_0                                                                                                                                                                                                                                                           |                2 |              7 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                 |                3 |              7 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                 |                2 |              7 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                                                       |                2 |              7 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                                         | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                         |                2 |              7 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                                                               |                2 |              8 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0] |                1 |              8 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[3][0]                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                      |                2 |              8 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/native_o[7]_i_1_n_0                                                                                                                                                                                           | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  sysclk_IBUF                                                                         |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/native_t[7]_i_1_n_0                                                                                                                                                                                           | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/program_memory_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/doutb[0]                                                                                                                                                                                         |                4 |              8 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                      |                1 |              8 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0] |                2 |              8 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                                                                                                    |                4 |              9 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                             | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]                                                                                                                                                                                                                                     |                9 |              9 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                    |                5 |             10 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                                                                                                                       |                2 |             10 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                                                          |                5 |             10 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                 |                4 |             10 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                  | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                            |                2 |             10 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                  | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                      |                2 |             10 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             11 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gic0.gc0.count_d1_reg[3][0]                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                                                                                                               |                2 |             12 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0]                         | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                               |                3 |             12 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                                                                                                                                  |                2 |             12 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0]                          | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                               |                3 |             12 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/link_data                                                                                                                                                                                                     | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                4 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[11][12]_i_1_n_0                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                8 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[12][12]_i_1_n_0                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                7 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/p_0_in                                                                                                                                                                                                        | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                3 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[7][12]_i_1_n_0                                                                                                                                                                     | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                5 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[14][12]_i_1_n_0                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                8 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[13][12]_i_1_n_0                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                9 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[0][12]_i_1_n_0                                                                                                                                                                     | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                8 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[15][12]_i_1_n_0                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                7 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[1][12]_i_1_n_0                                                                                                                                                                     | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                9 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[2][12]_i_1_n_0                                                                                                                                                                     | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |               10 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[3][12]_i_1_n_0                                                                                                                                                                     | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                8 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[4][12]_i_1_n_0                                                                                                                                                                     | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                8 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[5][12]_i_1_n_0                                                                                                                                                                     | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                7 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[6][12]_i_1_n_0                                                                                                                                                                     | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |               10 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[10][12]_i_1_n_0                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                8 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[8][12]_i_1_n_0                                                                                                                                                                     | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                7 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/stack[9][12]_i_1_n_0                                                                                                                                                                     | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                8 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/int_en_ret_address                                                                                                                                                                                            | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                4 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/risc_call_stack_inst/pop_data[12]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             13 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                                                                               |                3 |             15 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                 |                6 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                    |                5 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                                                                      |                2 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                           | processor/inst/risc_core_inst/risc_inst/validation_stimulus_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                        |                3 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                      |                4 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0] |                3 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                               |                4 |             16 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_1[0]                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                             |                                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0]                                                                       |                                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pipe_valid_reg_n_0_[5]                                                                                                                                                                                        | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/idrck                                                                  |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                                                                                                                                  |                3 |             17 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                    |                                                                                                                                                                                                                                                                                                                                                                 |                4 |             17 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                                                                                 |                4 |             18 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                                                                                                               |                3 |             18 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                                                                                 |                3 |             18 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/E[0]                                                                                  | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                               |                5 |             24 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/axi_bridge_u/read_axi_lite_u/E[0]                                                                                                           | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0] |                5 |             24 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gic0.gc0.count_d1_reg[3][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                 |                3 |             24 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                 |                3 |             24 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                5 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                5 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                6 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                6 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                6 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |               10 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                5 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                5 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                5 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pc_counter_arg_sub_10                                                                                                                                                                                         | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |                8 |             28 |
|  dbg_hub/inst/idrck                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                                                                                 |                4 |             28 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                                                                                 |                5 |             28 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                                          |                8 |             29 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[31][0]         |                                                                                                                                                                                                                                                                                                                                                                 |               17 |             32 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                             | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                    |                7 |             32 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[31][0]         |                                                                                                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                              | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/axi_bridge_u/write_axi_lite_u/SR[0]                                                                                                                                                                                      |                7 |             32 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                              | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                    |                9 |             32 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/wr_cmd_fifo_data_out_reg[0][0] | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0] |                7 |             32 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                           |                                                                                                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                 | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                    |                5 |             32 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             33 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             33 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                7 |             33 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                6 |             33 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                 |               12 |             33 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             33 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[20]_i_1_n_0                                                                                                                                                                                                                                                                                    |                7 |             35 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                                                                                 |               11 |             35 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[63][0]     | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0] |                9 |             36 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_instruction_decode_inst/pipe_valid_reg_n_0_[2]                                                                                                                                                                                        | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |               10 |             42 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_4_reg                     |                                                                                                                                                                                                                                                                                                                                                                 |               11 |             44 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_3_reg                     |                                                                                                                                                                                                                                                                                                                                                                 |               11 |             44 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_1_reg                     |                                                                                                                                                                                                                                                                                                                                                                 |               11 |             44 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_2_reg                     |                                                                                                                                                                                                                                                                                                                                                                 |               11 |             44 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                                                                                           |               32 |             45 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                    |               13 |             45 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/instruction_address[12]_i_2_n_0                                                                                                                                                                                                                                                         |               13 |             48 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/axi_bridge_u/write_axi_lite_u/SR[0]                                                                                                                                                                                      |               19 |             52 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                 | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                    |                9 |             64 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                    |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             64 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout[63]_i_1_n_0                                                      |                                                                                                                                                                                                                                                                                                                                                                 |                9 |             64 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                              | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                    |               10 |             64 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                 |               10 |             65 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                 |               29 |             99 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                      |               51 |            112 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg_pipe_1_reg         |                                                                                                                                                                                                                                                                                                                                                                 |               28 |            130 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0] |               39 |            158 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/JTAG_GEN_ENABLED.risc_jtag_inst/risc_jtag_axi4_lite_wrapper_inst/risc_jtag_axi4_lite_inst/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                               |               38 |            170 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                                                                                                               |               65 |            246 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    | processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/cnt_reg[3]                                                                                                                                                                                                                                                                                           |              100 |            417 |
|  processor/inst/risc_core_inst/risc_inst/risc_clocking_inst/clock_inst/inst/risc_clk |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                 |              599 |           2772 |
+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


