#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct  9 09:59:27 2019
# Process ID: 10768
# Current directory: D:/Drexel Study/ECE302/prelab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11184 D:\Drexel Study\ECE302\prelab3\prelab3.xpr
# Log file: D:/Drexel Study/ECE302/prelab3/vivado.log
# Journal file: D:/Drexel Study/ECE302/prelab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Drexel Study/ECE302/prelab3/prelab3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 752.637 ; gain = 113.801
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Drexel Study/ECE302/prelab3/prelab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_serial_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Drexel Study/ECE302/prelab3/prelab3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_serial_adder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Drexel Study/ECE302/prelab3/prelab3.srcs/sources_1/new/serial_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Drexel Study/ECE302/prelab3/prelab3.srcs/sources_1/new/test_serial_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_serial_adder'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 754.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Drexel Study/ECE302/prelab3/prelab3.sim/sim_1/behav/xsim'
"xelab -wto 0a92aaa3f3944e1580ecddbcec1bf849 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_serial_adder_behav xil_defaultlib.test_serial_adder -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0a92aaa3f3944e1580ecddbcec1bf849 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_serial_adder_behav xil_defaultlib.test_serial_adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.add3bits [add3bits_default]
Compiling architecture beh of entity xil_defaultlib.serial_adder [\serial_adder(n=4)\]
Compiling architecture struc of entity xil_defaultlib.test_serial_adder
Built simulation snapshot test_serial_adder_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Drexel -notrace
couldn't read file "D:/Drexel": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  9 10:07:26 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 754.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Drexel Study/ECE302/prelab3/prelab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_serial_adder_behav -key {Behavioral:sim_1:Functional:test_serial_adder} -tclbatch {test_serial_adder.tcl} -view {{D:/Drexel Study/ECE302/prelab3/serial_adder_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {D:/Drexel Study/ECE302/prelab3/serial_adder_behav.wcfg}
WARNING: Simulation object /serial_adder/a was not found in the design.
WARNING: Simulation object /serial_adder/b was not found in the design.
WARNING: Simulation object /serial_adder/ck was not found in the design.
WARNING: Simulation object /serial_adder/reset was not found in the design.
WARNING: Simulation object /serial_adder/s was not found in the design.
WARNING: Simulation object /serial_adder/c_out was not found in the design.
WARNING: Simulation object /serial_adder/done was not found in the design.
WARNING: Simulation object /serial_adder/state was not found in the design.
WARNING: Simulation object /serial_adder/temp was not found in the design.
WARNING: Simulation object /serial_adder/carry was not found in the design.
WARNING: Simulation object /serial_adder/sum was not found in the design.
WARNING: Simulation object /serial_adder/n was not found in the design.
source test_serial_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 771.758 ; gain = 17.242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_serial_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 771.758 ; gain = 17.242
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct  9 11:07:04 2019] Launched impl_1...
Run output will be captured here: D:/Drexel Study/ECE302/prelab3/prelab3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Drexel Study/ECE302/prelab3/prelab3.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Oct  9 11:16:08 2019] Launched synth_1...
Run output will be captured here: D:/Drexel Study/ECE302/prelab3/prelab3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Oct  9 11:18:28 2019] Launched impl_1...
Run output will be captured here: D:/Drexel Study/ECE302/prelab3/prelab3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct  9 11:24:26 2019] Launched impl_1...
Run output will be captured here: D:/Drexel Study/ECE302/prelab3/prelab3.runs/impl_1/runme.log
open_hw
open_hw: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 825.246 ; gain = 0.000
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 829.988 ; gain = 4.742
disconnect_hw_server: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1975.125 ; gain = 1141.059
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183636716A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183636716A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636716A
set_property PROGRAM.FILE {D:/Drexel Study/ECE302/prelab3/prelab3.runs/impl_1/test_serial_adder.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Drexel Study/ECE302/prelab3/prelab3.runs/impl_1/test_serial_adder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183636716A
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1993.977 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183636716A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183636716A]
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [TCP:localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183636668A]
ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636716A
set_property PROGRAM.FILE {D:/Drexel Study/ECE302/prelab3/prelab3.runs/impl_1/test_serial_adder.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Drexel Study/ECE302/prelab3/prelab3.runs/impl_1/test_serial_adder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Drexel Study/ECE302/prelab3/prelab3.runs/impl_1/test_serial_adder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1995.125 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 12:03:19 2019...
