<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p837" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_837{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_837{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_837{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_837{left:70px;bottom:1084px;}
#t5_837{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t6_837{left:236px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t7_837{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t8_837{left:70px;bottom:1021px;letter-spacing:-0.09px;}
#t9_837{left:156px;bottom:1021px;letter-spacing:-0.12px;word-spacing:-0.08px;}
#ta_837{left:70px;bottom:997px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_837{left:70px;bottom:980px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_837{left:70px;bottom:963px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#td_837{left:70px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#te_837{left:70px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#tf_837{left:70px;bottom:913px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_837{left:70px;bottom:888px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_837{left:70px;bottom:872px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_837{left:70px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_837{left:70px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tk_837{left:70px;bottom:813px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tl_837{left:70px;bottom:797px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tm_837{left:70px;bottom:780px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tn_837{left:70px;bottom:730px;letter-spacing:-0.09px;}
#to_837{left:156px;bottom:730px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tp_837{left:70px;bottom:706px;letter-spacing:-0.17px;word-spacing:-1.03px;}
#tq_837{left:70px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_837{left:70px;bottom:672px;letter-spacing:-0.18px;word-spacing:-1.25px;}
#ts_837{left:70px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_837{left:70px;bottom:621px;}
#tu_837{left:96px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_837{left:255px;bottom:625px;}
#tw_837{left:273px;bottom:625px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tx_837{left:70px;bottom:598px;}
#ty_837{left:96px;bottom:602px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tz_837{left:291px;bottom:602px;}
#t10_837{left:309px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_837{left:96px;bottom:585px;letter-spacing:-0.34px;}
#t12_837{left:70px;bottom:561px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t13_837{left:70px;bottom:544px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_837{left:70px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_837{left:70px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_837{left:70px;bottom:191px;letter-spacing:-0.16px;word-spacing:-0.73px;}
#t17_837{left:70px;bottom:174px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t18_837{left:247px;bottom:493px;letter-spacing:0.12px;word-spacing:0.02px;}
#t19_837{left:342px;bottom:493px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1a_837{left:319px;bottom:475px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1b_837{left:226px;bottom:452px;letter-spacing:-0.14px;}
#t1c_837{left:384px;bottom:452px;letter-spacing:-0.14px;}
#t1d_837{left:542px;bottom:452px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1e_837{left:700px;bottom:452px;letter-spacing:-0.13px;}
#t1f_837{left:76px;bottom:428px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1g_837{left:226px;bottom:428px;letter-spacing:-0.12px;}
#t1h_837{left:384px;bottom:428px;letter-spacing:-0.12px;}
#t1i_837{left:542px;bottom:428px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t1j_837{left:542px;bottom:411px;letter-spacing:-0.12px;}
#t1k_837{left:700px;bottom:428px;letter-spacing:-0.12px;}
#t1l_837{left:76px;bottom:386px;letter-spacing:-0.14px;}
#t1m_837{left:226px;bottom:386px;letter-spacing:-0.11px;}
#t1n_837{left:384px;bottom:386px;letter-spacing:-0.11px;}
#t1o_837{left:384px;bottom:370px;letter-spacing:-0.12px;}
#t1p_837{left:542px;bottom:386px;letter-spacing:-0.1px;}
#t1q_837{left:542px;bottom:370px;letter-spacing:-0.1px;word-spacing:-0.16px;}
#t1r_837{left:542px;bottom:353px;letter-spacing:-0.12px;}
#t1s_837{left:700px;bottom:386px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t1t_837{left:700px;bottom:370px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1u_837{left:76px;bottom:328px;letter-spacing:-0.14px;}
#t1v_837{left:226px;bottom:328px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1w_837{left:226px;bottom:312px;letter-spacing:-0.16px;}
#t1x_837{left:384px;bottom:328px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#t1y_837{left:384px;bottom:312px;letter-spacing:-0.1px;word-spacing:-0.17px;}
#t1z_837{left:384px;bottom:295px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_837{left:542px;bottom:328px;letter-spacing:-0.1px;}
#t21_837{left:542px;bottom:312px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t22_837{left:700px;bottom:328px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t23_837{left:700px;bottom:312px;letter-spacing:-0.1px;}
#t24_837{left:700px;bottom:295px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t25_837{left:76px;bottom:270px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t26_837{left:226px;bottom:270px;letter-spacing:-0.12px;}
#t27_837{left:384px;bottom:270px;letter-spacing:-0.11px;}
#t28_837{left:384px;bottom:254px;letter-spacing:-0.16px;}
#t29_837{left:542px;bottom:270px;letter-spacing:-0.11px;}
#t2a_837{left:542px;bottom:254px;letter-spacing:-0.1px;}
#t2b_837{left:542px;bottom:237px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2c_837{left:700px;bottom:270px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t2d_837{left:700px;bottom:254px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_837{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_837{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_837{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_837{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_837{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_837{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_837{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_837{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts837" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg837Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg837" style="-webkit-user-select: none;"><object width="935" height="1210" data="837/837.svg" type="image/svg+xml" id="pdf837" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_837" class="t s1_837">Vol. 3B </span><span id="t2_837" class="t s1_837">20-123 </span>
<span id="t3_837" class="t s2_837">PERFORMANCE MONITORING </span>
<span id="t4_837" class="t s3_837">• </span><span id="t5_837" class="t s4_837">OVF flag, bit 31 — </span><span id="t6_837" class="t s5_837">Indicates that the counter has overflowed when set. This flag is a sticky flag that must be </span>
<span id="t7_837" class="t s5_837">explicitly cleared by software. </span>
<span id="t8_837" class="t s6_837">20.6.4.3 </span><span id="t9_837" class="t s6_837">IA32_PEBS_ENABLE MSR </span>
<span id="ta_837" class="t s5_837">In a processor supporting Intel Hyper-Threading Technology and based on the Intel NetBurst microarchitecture, </span>
<span id="tb_837" class="t s5_837">PEBS is enabled and qualified with two bits in the MSR_PEBS_ENABLE MSR: bit 25 (ENABLE_PEBS_MY_THR) and </span>
<span id="tc_837" class="t s5_837">26 (ENABLE_PEBS_OTH_THR) respectively. These bits do not explicitly identify a specific logical processor by logic </span>
<span id="td_837" class="t s5_837">processor ID(T0 or T1); instead, they allow a software agent to enable PEBS for subsequent threads of execution </span>
<span id="te_837" class="t s5_837">on the same logical processor on which the agent is running (“my thread”) or for the other logical processor in the </span>
<span id="tf_837" class="t s5_837">physical package on which the agent is not running (“other thread”). </span>
<span id="tg_837" class="t s5_837">PEBS is supported for only a subset of the at-retirement events: Execution_event, Front_end_event, and </span>
<span id="th_837" class="t s5_837">Replay_event. Also, PEBS can be carried out only with two performance counters: MSR_IQ_CCCR4 (MSR address </span>
<span id="ti_837" class="t s5_837">370H) for logical processor 0 and MSR_IQ_CCCR5 (MSR address 371H) for logical processor 1. </span>
<span id="tj_837" class="t s5_837">Performance monitoring tools should use a processor affinity mask to bind the kernel mode components that need </span>
<span id="tk_837" class="t s5_837">to modify the ENABLE_PEBS_MY_THR and ENABLE_PEBS_OTH_THR bits in the MSR_PEBS_ENABLE MSR to a </span>
<span id="tl_837" class="t s5_837">specific logical processor. This is to prevent these kernel mode components from migrating between different </span>
<span id="tm_837" class="t s5_837">logical processors due to OS scheduling. </span>
<span id="tn_837" class="t s6_837">20.6.4.4 </span><span id="to_837" class="t s6_837">Performance Monitoring Events </span>
<span id="tp_837" class="t s5_837">When Intel Hyper-Threading Technology is active, many performance monitoring events can be can be qualified by </span>
<span id="tq_837" class="t s5_837">the logical processor ID, which corresponds to bit 0 of the initial APIC ID. This allows for counting an event in any </span>
<span id="tr_837" class="t s5_837">or all of the logical processors. However, not all the events have this logic processor specificity, or thread specificity. </span>
<span id="ts_837" class="t s5_837">Here, each event falls into one of two categories: </span>
<span id="tt_837" class="t s3_837">• </span><span id="tu_837" class="t s4_837">Thread specific (TS) </span><span id="tv_837" class="t s4_837">— </span><span id="tw_837" class="t s5_837">The event can be qualified as occurring on a specific logical processor. </span>
<span id="tx_837" class="t s3_837">• </span><span id="ty_837" class="t s4_837">Thread independent (TI) </span><span id="tz_837" class="t s4_837">— </span><span id="t10_837" class="t s5_837">The event cannot be qualified as being associated with a specific logical </span>
<span id="t11_837" class="t s5_837">processor. </span>
<span id="t12_837" class="t s5_837">If for example, a TS event occurred in logical processor T0, the counting of the event (as shown in Table 20-89) </span>
<span id="t13_837" class="t s5_837">depends only on the setting of the T0_USR and T0_OS flags in the ESCR being used to set up the event counter. </span>
<span id="t14_837" class="t s5_837">The T1_USR and T1_OS flags have no effect on the count. </span>
<span id="t15_837" class="t s5_837">When a bit in the event mask field is TI, the effect of specifying bit-0-3 of the associated ESCR are described in </span>
<span id="t16_837" class="t s5_837">Table 15-6. For events that are marked as TI, the effect of selectively specifying T0_USR, T0_OS, T1_USR, T1_OS </span>
<span id="t17_837" class="t s5_837">bits is shown in Table 20-90. </span>
<span id="t18_837" class="t s7_837">Table 20-89. </span><span id="t19_837" class="t s7_837">Effect of Logical Processor and CPL Qualification </span>
<span id="t1a_837" class="t s7_837">for Logical-Processor-Specific (TS) Events </span>
<span id="t1b_837" class="t s8_837">T1_OS/T1_USR = 00 </span><span id="t1c_837" class="t s8_837">T1_OS/T1_USR = 01 </span><span id="t1d_837" class="t s8_837">T1_OS/T1_USR = 11 </span><span id="t1e_837" class="t s8_837">T1_OS/T1_USR = 10 </span>
<span id="t1f_837" class="t s8_837">T0_OS/T0_USR = 00 </span><span id="t1g_837" class="t s8_837">Zero count </span><span id="t1h_837" class="t s8_837">Counts while T1 in USR </span><span id="t1i_837" class="t s8_837">Counts while T1 in OS or </span>
<span id="t1j_837" class="t s8_837">USR </span>
<span id="t1k_837" class="t s8_837">Counts while T1 in OS </span>
<span id="t1l_837" class="t s8_837">T0_OS/T0_USR = 01 </span><span id="t1m_837" class="t s8_837">Counts while T0 in USR </span><span id="t1n_837" class="t s8_837">Counts while T0 in USR </span>
<span id="t1o_837" class="t s8_837">or T1 in USR </span>
<span id="t1p_837" class="t s8_837">Counts while (a) T0 in </span>
<span id="t1q_837" class="t s8_837">USR or (b) T1 in OS or (c) </span>
<span id="t1r_837" class="t s8_837">T1 in USR </span>
<span id="t1s_837" class="t s8_837">Counts while (a) T0 in OS </span>
<span id="t1t_837" class="t s8_837">or (b) T1 in OS </span>
<span id="t1u_837" class="t s8_837">T0_OS/T0_USR = 11 </span><span id="t1v_837" class="t s8_837">Counts while T0 in OS or </span>
<span id="t1w_837" class="t s8_837">USR </span>
<span id="t1x_837" class="t s8_837">Counts while (a) T0 in OS </span>
<span id="t1y_837" class="t s8_837">or (b) T0 in USR or (c) T1 </span>
<span id="t1z_837" class="t s8_837">in USR </span>
<span id="t20_837" class="t s8_837">Counts irrespective of </span>
<span id="t21_837" class="t s8_837">CPL, T0, T1 </span>
<span id="t22_837" class="t s8_837">Counts while (a) T0 in OS </span>
<span id="t23_837" class="t s8_837">or (b) or T0 in USR or (c) </span>
<span id="t24_837" class="t s8_837">T1 in OS </span>
<span id="t25_837" class="t s8_837">T0_OS/T0_USR = 10 </span><span id="t26_837" class="t s8_837">Counts T0 in OS </span><span id="t27_837" class="t s8_837">Counts T0 in OS or T1 in </span>
<span id="t28_837" class="t s8_837">USR </span>
<span id="t29_837" class="t s8_837">Counts while (a)T0 in Os </span>
<span id="t2a_837" class="t s8_837">or (b) T1 in OS or (c) T1 </span>
<span id="t2b_837" class="t s8_837">in USR </span>
<span id="t2c_837" class="t s8_837">Counts while (a) T0 in OS </span>
<span id="t2d_837" class="t s8_837">or (b) T1 in OS </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
