---
layout: default
title: CV
---
<div class="cv">
	<a href="/files/1_Bing Li-CV-Eng.pdf" class="btn btn-default pull-right" title="Download CV as PDF">Download CV (out of date)</a>		
				<h1>Bing Li</h1>
				<address>
				<b>Address</b><br/> 
				Capital Normal University, Beijing, China. <br/>
				105 West Third Ring Road North, Haidian District, Beijing, 100048 China. <br/>
				<a href="mailto:bing.li@cnu.edu.cn">bing.li@cnu.edu.cn</a>
				</address>
				<h2>Experience</h2>
				<ul>
				<li>
					<b>Aug. 2017 - Sep. 2019, Postdoctral Scholar, </b><br/>
                	<!--<a href="http://cei.pratt.duke.edu/">Duke Center of Computational Evolutionary Intelligence (CEI) Lab,</a><br/>-->
                	Department of Electrical and Computer Engineering, Duke University<br/>
					<b>Supervisor: </b> <a href="https://ece.duke.edu/faculty/hai-helen-li"> Prof. Hai (Helen) Li </a>
				</li>
				<li>
				<b>Sep. 2010 - Jun. 2016, Ph.D.</b> in Computer Systems and Architecture,</br>
				<a href="http://english.ict.cas.cn/">
				           	Institute of Computing Technology, University of Chinese Academy of Science </a> </br>	
				<b>Supervisor: </b> <a href="http://english.ict.cas.cn/et/sf/201304/t20130401_100441.html"> Prof. Yu Hu </a>
				           
				 </li>
				 <li><b>Sep. 2006-Jun. 2010, B.S.</b> in Computer Technology and Science <b>(Rank: 1/100)</b></br>
				  <a href="http://xingong.muc.edu.cn/">School of Information Engineering, Minzu University of China</a></br> 
				  <b>Supervisor: </b> Prof. Hui Wang
				</li>
				 </ul>
			<h2>Selected Publications</h2>
			<ul>
				<li>   Songyun Qu, <b>Bing Li</b>, Yi Wang, Xiandong Zhao, Dawen Xu, and Lei Zhang.  </br> 
					RaQu: An Automatic High-Utilization CNN Quantization and Mapping Framework for General-Purpose RRAM Accelerator, </br>
					in Design Automation Conference 2020.
				
</li>
				<li>   Ziru Li, <b>Bing Li</b>, Zichen Fan, and Hai Li.  (Corresponding Author)</br> 
					RED: an ReRAM-based Efficient Accelerator for Deconvolutional Computation. </br>
					IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 		
</li>
<li>
					<b>Bing Li</b>, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty, Joe X. Qiu, Hai Li. <br/> 
					3D-ReG: A 3D ReRAM-based Heterogeneous Architecture for Training Deep Neural Networks. </br>
					ACM Journal on Emerging Technologies in Computing Systems 16 (2), 1-24, 2020 
				<li>
					<b>Bing Li</b>, Mengjie Mao, Xiaoxiao Liu, Tao Liu, Zihao Liu, Wujie Wen, Yiran Chen and Hai Li. <br/>
					Thread Batching for High-performance Energy-efficient GPU Memory Design.</br>
					ACM Journal on Emerging Technologies in Computing Systems (JETC) 15 (4), 1-21, 2019.
				</li>
				<li>
					<b>Bing Li</b>, Bonan Yan, Chenchen Liu, Hai Helen Li. </br> 
					Build Reliable and Efficient Neuromorphic Design with Memristor Technology. </br>
					24th Asia and South Pacific Design Automation Conference (ASP-DAC), 2019.
				</li>
				<li>
					Zichen Fan, Ziru Li, <b>Bing Li</b>, Hai Li. (Corresponding Author)</br>
					RED: A ReRAM-based Deconvolution Accelerator.</br>
					Design, Automation & Test in Europe Conference & Exhibition (DATE), 2019. 	
				</li>
				<li>
					<b>Bing Li</b>, Fan Chen, Wang Kang, Weisheng Zhao, Yiran Chen and Hai Helen Li. <br/>
					Design and Data Management for Magnetic Racetrack Memory. </br>
					2018 IEEE International Symposium on Circuits and Systems (ISCAS), 2018, pp 1-4.		
				</li>
				<li>
					<b>Bing Li</b>, Linghao Song, Fan Chen, Xuehai Qian, Yiran Chen, Hai Helen Li. <br/>
					ReRAM-based accelerator for deep learning. </br>
					Design, Automation & Test in Europe Conference & Exhibition (DATE), 2018, pp 815-820.
				</li>
				<li>
					<b>Bing Li</b>, Wei Wen, Jiachen Mao, Sicheng Li, Yiran Chen, Hai Helen Li. <br/>
					Running sparse and low-precision neural network: When algorithm meets hardware. </br>
					Asia and South Pacific Design Automation Conference (ASP-DAC), 2018, pp 534-539.
				</li>
				<li>
					<b>Bing Li</b>, Yu Hu, Ying Wang, Jing Ye, and Xiaowei Li. <br/>
					Power-Utility-Driven Write Management for MLC PCM. </br>
					ACM Journal on Emerging Technologies in Computing Systems (JETC) 13.3 (2017): 50.
				</li>
				<li>
					<b>Bing Li</b>, ShuChang Shan, Yu Hu, Xiaowei Li. <br/> 
					A Dynamic Adjustment Design for Hybrid Fault Tolerant Code in Memory System (in Chinese)</br> 
					Journal of Computer-Aided Design & Computer Graphics (JCAD), Volume 26 Issue 9, September 2014.
				</li>
				<li>
					<b>Bing Li</b>, Yu Hu, Xiaowei Li. <br/>
					Short-SET: An energy-efficient write scheme for MLC PCM. </br>
					IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA), 2014, pp. 1-6.
				</li>
				<li>
					<b>Bing Li</b>, ShuChang Shan, Yu Hu, Xiaowei Li. <br/> 
					Partial-SET: Write speedup of PCM main memory.</br> 
					Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014, pp. 1-4.
				</li>
				<li>
					<b>Bing Li</b>, ShuChang Shan, Yu Hu, Xiaowei Li. </br>
					Tolerating Noise in MLC PCM with Multi-Bit Error Correction Code.</br>			
					IEEE 19th Pacific Rim International Symposium on Dependable Computing (PRDC), 2013.
				</li>
			</ul>
			<h2>Talks and Presentations</h2>
			<ul>
				<li>
					<b>Nov., 2019</b> Talk in NICS Lab Tsinghua University, Beijing, China
				</li>
				<li>
					<b>Jun., 2019</b> Talk in DAC, Las Vegas, US
				</li>
				<li>
					<b>Jun., 2019</b> Poster Presentation in WISE workshop, IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2019, Washington DC, US
				</li>
				<li>
					<b>Jul., 2018</b> Talk at Beihang University, Beijing, China, Hosted by Prof. Yuanqing Chen
				</li>
				<li>
					<b>May, 2018</b> Poster Presentation in WISE workshop, IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2018, Washington DC, US
				</li>
				<li>
					<b>Jan., 2016</b> Poster Presentation in ASPDAC-18, Macao SAR, China
				</li>
				<li>
					<b>Aug, 2014</b>  Talk in NVMSA, Chongqing, China
				</li>
				<li>
					<b>Dec., 2013</b> Talk in PRDC, Vancouver, Canada
				</li>
			</ul>
			<h2>Patents</h2>
			<ul>
				<li>Writing acceleration method and system for phase change memory. (CN201410064466)</li>
				<li>Method, device and system for evaluating telecommunication operation process. (CN201710153426)</li>
				<li>Data storage method and device. (CN 104182292)</li>
				<li>A messaging type memory module memory access method and apparatus. (CN 104347122)</li>
				<li>Memory access method and apparatus for message-type memory module. (US Patent 9,811,416)</li>
				<li>Memory access method, device, and system (US Patent 9,772,891)</li>
			</ul>
			<h2>Awards and Honors</h2>
			<ul>
			<li>
		<b>2018</b> National Academy of Science Associate Fellowship Award, US</li>
		<li><b>2014</b> Langchao Scholarship, University of Chinese Academy Sciences, China</li>
		<li><b>2013,2014</b> Excellent Student Award, State Key Laboratory of Computer Architecture, China</li>
		<li><b>2011</b> Excellent Student Award, University of Chinese Academy Sciences, China</li>
		<li><b>2010</b> Excellent Graduate Award in the top universities of Beijing, Beijing Municipal Bureau of Education, China</li>
		<li><b>2009</b> National Scholarship, Ministry of Education (MOE) of China</li>
		<li><b>2008</b> National Motivational Scholarship, The Ministry of Education (MOE) of China</li>
		<li>2007-2009<b></b> Top-level Student Scholarship, Minzu University of China</li>
	</ul>
	<h2>Services</h2>
	<h3>Session Chairs</h3>
	<ul>
	<li>
		<b>2020</b> 25th ASP-DAC Session Chair
	</li>
	<li>
		<b>2018</b> 23th ASP-DAC Session Chair
	</li>
	<li>
		<b>2018</b> 32nd ACM International Conference on Supercomputing Financial Chair
	</li>
	</ul>
	<h3>Reviewers</h3>
	<ul><li>TCAD, TMSCS, TECS, TCAD, TVLSI, etc..</li></ul>
</div>
