// Seed: 2037086781
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wand id_4,
    input wand id_5,
    input tri1 id_6
    , id_9,
    input supply0 id_7
);
  wire id_10;
  module_2(
      id_6, id_1, id_4, id_1, id_1, id_1, id_1, id_1, id_7, id_2, id_1, id_2, id_1, id_2, id_1
  );
endmodule
module module_1 (
    output wor id_0,
    input  tri id_1,
    input  tri id_2
);
  wire id_4, id_5;
  module_0(
      id_2, id_0, id_2, id_1, id_2, id_1, id_2, id_1
  );
endmodule
module module_2 (
    input wire id_0,
    output supply0 id_1,
    input supply0 id_2,
    output uwire id_3,
    output wor id_4,
    output tri0 id_5,
    output tri id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wor id_9,
    output wor id_10,
    input supply0 id_11,
    output tri0 id_12,
    input tri id_13
    , id_16,
    output uwire id_14
);
  wire id_17;
  assign id_4  = id_0;
  assign id_17 = id_9;
endmodule
