package cpu2 
import chisel3._
import chisel3.experimental._
object Defs {
  val XLEN=64
  val ADDRLEN=64
}
