$date
	Tue Oct  9 09:16:19 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testConditioner $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " noisysignal $end
$var reg 1 # conditioned $end
$var reg 3 $ counter [2:0] $end
$var reg 1 % negativeedge $end
$var reg 1 & positiveedge $end
$var reg 1 ' synchronizer0 $end
$var reg 1 ( synchronizer1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
x&
x%
b0 $
x#
0"
0!
$end
#10
b1 $
0%
0&
1!
#20
0!
#30
b10 $
1!
#40
0!
#50
b11 $
1!
#60
0!
#70
0#
b100 $
1!
#80
0!
#90
b0 $
1!
#100
0!
1"
#110
1'
1!
#120
0!
#130
1(
1!
#140
0!
#150
b1 $
1%
1!
#160
0!
#170
b10 $
1!
#180
0!
#190
b11 $
1!
#200
0!
#210
1#
b100 $
1!
#220
0!
#230
b0 $
1!
#240
0!
#250
1!
#260
0!
#270
1!
#280
0!
#290
1!
#300
0!
#310
1!
#320
0!
#330
1!
#340
0!
#350
1!
#360
0!
#370
1!
#380
0!
#390
1!
#400
0!
0"
#410
0'
1!
#420
0!
#430
0(
1!
#440
0!
#450
b1 $
1&
1!
#460
0!
#470
b10 $
1!
#480
0!
#490
b11 $
1!
#500
0!
#510
0#
b100 $
1!
#520
0!
#530
b0 $
1!
#540
0!
#550
1!
#560
0!
#570
1!
#580
0!
#590
1!
#600
0!
#610
1!
#620
0!
#630
1!
#640
0!
#650
1'
1!
1"
#660
0!
0"
#670
1(
1!
1"
#680
0!
#690
b1 $
1!
#700
0!
#710
b10 $
1!
#720
0!
#730
b11 $
1!
#740
0!
#750
1#
b100 $
1!
#760
0!
#770
b0 $
1!
#780
0!
#790
1!
#800
0!
#810
1!
#820
0!
#830
1!
#840
0!
#850
1!
#860
0!
#870
1!
#880
0!
0"
#890
0'
1!
#900
0!
#910
0(
1!
#920
0!
#930
b1 $
1!
#940
0!
#950
b10 $
1!
#960
0!
#970
b11 $
1!
#980
0!
#990
0#
b100 $
1!
#1000
0!
#1010
b0 $
1!
#1020
0!
#1030
1'
1!
1"
#1040
0!
0"
#1050
1(
0'
1!
#1060
0!
#1070
0(
b1 $
0%
0&
1!
#1080
0!
#1090
b0 $
1!
#1100
0!
#1110
1!
#1120
0!
#1130
1!
#1140
0!
