// Seed: 55853421
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output uwire id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5
    , id_7
);
  wire id_8;
  wire id_9;
  assign id_7 = 1;
  assign id_7 = id_4;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri id_2,
    output uwire id_3,
    input supply0 id_4,
    output wor id_5,
    output wand id_6,
    output supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input uwire id_10,
    input wand id_11,
    output tri0 id_12
    , id_15,
    input tri0 id_13
);
  module_0(
      id_8, id_11, id_12, id_4, id_9, id_4
  );
endmodule
