git clone --depth 1 --no-tags https://github.com/BilalAlpaslan/introduction-to-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530688145
git clone --depth 1 --no-tags https://github.com/sfmth/wrapped_ibnalhaytham.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526929071
git clone --depth 1 --no-tags https://github.com/pengzhouzp/wrapped_snn_network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531022334
git clone --depth 1 --no-tags https://github.com/Ye-Jinhong/BoothMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527199113
git clone --depth 1 --no-tags https://github.com/Arieswithme/BLE_sample_data_transmit_core5.3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530261873
git clone --depth 1 --no-tags https://github.com/Edwardjojo/JTAG_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525812725
git clone --depth 1 --no-tags https://github.com/ninglixin98/SRAM_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526657518
git clone --depth 1 --no-tags https://github.com/open-fpga/core-example-basicassets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528004697
git clone --depth 1 --no-tags https://github.com/0xECEAD/Arcade-CrystalCastles_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529642835
git clone --depth 1 --no-tags https://github.com/wuxuezhi/qspi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527788579
git clone --depth 1 --no-tags https://github.com/NidalZabade/ENCS3310-ADVANCED-DIGITAL-SYSTEMS-DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529635748
git clone --depth 1 --no-tags https://github.com/AqeelMuhammad/Image-DownSampling-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527955330
git clone --depth 1 --no-tags https://github.com/loujc/BNN-VAD-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527578197
git clone --depth 1 --no-tags https://github.com/dave-roo/ddcomparatorandro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531044916
git clone --depth 1 --no-tags https://github.com/daniestevez/tinytapeout-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529643876
git clone --depth 1 --no-tags https://github.com/mazarona/spi-slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527481095
git clone --depth 1 --no-tags https://github.com/Nikhil201ec131/Data-Compression-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524575260
git clone --depth 1 --no-tags https://github.com/Favorsiki/SM4-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530045824
git clone --depth 1 --no-tags https://github.com/yasinxyz/muldiv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526242760
git clone --depth 1 --no-tags https://github.com/mohamedtareq24/SPI_Memory_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527742015
git clone --depth 1 --no-tags https://github.com/Farbod-Siahkali/Digital-Logical-Designs-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525091769
git clone --depth 1 --no-tags https://github.com/1mina1/UART-COMPLETE_SYSTEM-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525482853
git clone --depth 1 --no-tags https://github.com/vmunoz82/tinytapeout_euler1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530013324
git clone --depth 1 --no-tags https://github.com/juj/gowin_array_handling_bug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530342541
git clone --depth 1 --no-tags https://github.com/sfmth/tinycordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530736282
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/Jtag_verliog_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527193964
git clone --depth 1 --no-tags https://github.com/srilokhkaruturi/Digital-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529613941
git clone --depth 1 --no-tags https://github.com/Ahmed-ata112/FPGA-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526230131
git clone --depth 1 --no-tags https://github.com/smunaut/tinytapeout-misc-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529673553
git clone --depth 1 --no-tags https://github.com/pgratz1/ECEN350_RasPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525541574
git clone --depth 1 --no-tags https://github.com/zencove-thu/zencove-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527122318
git clone --depth 1 --no-tags https://github.com/hustgl/GL_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527275935
git clone --depth 1 --no-tags https://github.com/aminh7325/80211.a-wireless-local-network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525002294
git clone --depth 1 --no-tags https://github.com/Micuks/Principles_of_Computer_Organization_Course_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527833184
git clone --depth 1 --no-tags https://github.com/naveen473/16-bit-Vedic-Multipler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526449965
git clone --depth 1 --no-tags https://github.com/jglim/tinytapeout_bcd-dec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529643531
git clone --depth 1 --no-tags https://github.com/OriBenZur/Encryption-CoProcessor-For-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530718269
git clone --depth 1 --no-tags https://github.com/asdplk0410/b-icc-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524939052
git clone --depth 1 --no-tags https://github.com/vijayank88/graphics_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531094269
git clone --depth 1 --no-tags https://github.com/dshatwell23/lvds-to-gige.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527825437
git clone --depth 1 --no-tags https://github.com/RomanRevzin/riscv_ai_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529698244
git clone --depth 1 --no-tags https://github.com/skyline123-boomer/mini_RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525152230
git clone --depth 1 --no-tags https://github.com/GuzTech/tinytapeout-tinysoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529994701
git clone --depth 1 --no-tags https://github.com/marcusmueller/hamming74-tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530254271
git clone --depth 1 --no-tags https://github.com/Muhamed-Sayed/Design-of-AES-Advanced-Encryption-Standard-128-Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525553037
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/PIPLENED_RISCV_PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524873523
git clone --depth 1 --no-tags https://github.com/zcj-debug/temperature_ds18b20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525200855
git clone --depth 1 --no-tags https://github.com/lara-arikan/ask.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529445994
git clone --depth 1 --no-tags https://github.com/mathis-s/CaravelSoomRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527729206
git clone --depth 1 --no-tags https://github.com/mole99/wokwi-1bit-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526144744
git clone --depth 1 --no-tags https://github.com/MuballighHossain/Moore_Machine_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526942989
git clone --depth 1 --no-tags https://github.com/wuzirui/SimPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527411889
git clone --depth 1 --no-tags https://github.com/SamueleGerminiani/dea_benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528404943
git clone --depth 1 --no-tags https://github.com/vaibhavmustilwar/16-bit-booth-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529331466
git clone --depth 1 --no-tags https://github.com/yoshiyuki-takeda/Tang_Nano_1k_RISC-V_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525608017
git clone --depth 1 --no-tags https://github.com/sonic55567/IC-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528545639
git clone --depth 1 --no-tags https://github.com/bodasanthosh/ahb2apb_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526846191
git clone --depth 1 --no-tags https://github.com/thanavignesh/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530310505
git clone --depth 1 --no-tags https://github.com/theRTLmaker/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530244636
git clone --depth 1 --no-tags https://github.com/EnesErcin/Convolutional_Neural_Network_wFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525747262
git clone --depth 1 --no-tags https://github.com/GaneshKumarShaw/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527237724
git clone --depth 1 --no-tags https://github.com/AntrikshMehta/Elevator_control_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529898717
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ho-gcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530887620
git clone --depth 1 --no-tags https://github.com/arabaod/PianoProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526004741
git clone --depth 1 --no-tags https://github.com/Ikarthikmb/VerilogClocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529980195
git clone --depth 1 --no-tags https://github.com/30shubhvish/Dadda_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525539463
git clone --depth 1 --no-tags https://github.com/Soumya2754/Modified-booth-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531086926
git clone --depth 1 --no-tags https://github.com/mattvenn/tinytapeout-7seg-seconds-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528104333
git clone --depth 1 --no-tags https://github.com/1475015695/easy_riscv_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527107737
git clone --depth 1 --no-tags https://github.com/ericlewis/analogue-draw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530049777
git clone --depth 1 --no-tags https://github.com/elecclubiitg/FruitNinja.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531135537
git clone --depth 1 --no-tags https://github.com/MuballighHossain/VLSI_FSM_Verilog_Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526943484
git clone --depth 1 --no-tags https://github.com/islam-nasser0/RTL-to-GDSII-implementation-of-low-power-configurable-multi-clock-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527310816
git clone --depth 1 --no-tags https://github.com/NabilYasser/Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526416971
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-TankBattalion_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527250665
git clone --depth 1 --no-tags https://github.com/shubham-sai47/Image_Processing_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530541027
git clone --depth 1 --no-tags https://github.com/rares-fodor/Verilog-FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524843579
git clone --depth 1 --no-tags https://github.com/SaurabhSahu38/Design-and-Verification-of-Synchronous-FIFO-on-Icarus-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527897554
git clone --depth 1 --no-tags https://github.com/iandailis/SDRAM-Suite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529145792
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/LCD_Interface_with_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530972982
git clone --depth 1 --no-tags https://github.com/sqduan/YuCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527238894
git clone --depth 1 --no-tags https://github.com/rajukatala/32-bit-RISC-MIPS-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529110072
git clone --depth 1 --no-tags https://github.com/Spaced-Cowboy/gowin-modelsim-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529394000
git clone --depth 1 --no-tags https://github.com/tachyon121/32-bit-ALU-ECN-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529173746
git clone --depth 1 --no-tags https://github.com/asdplk0410/b-icc-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524944515
git clone --depth 1 --no-tags https://github.com/kisek/rvcore_chip1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531012469
git clone --depth 1 --no-tags https://github.com/jglim/tinytapeout_bcd-7seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529659930
git clone --depth 1 --no-tags https://github.com/gregdavill/tinytapeout_spin0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525662162
git clone --depth 1 --no-tags https://github.com/mamuneeb/A-Pipelined-RISCV-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530133633
git clone --depth 1 --no-tags https://github.com/MahmoudH2000/Pipelined_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529551429
git clone --depth 1 --no-tags https://github.com/CarlosCraveiro/LabProjectSEL0606.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529331441
git clone --depth 1 --no-tags https://github.com/lara-arikan/dpsk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529437918
git clone --depth 1 --no-tags https://github.com/GaneshKumarShaw/Multiplication_Pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527213160
git clone --depth 1 --no-tags https://github.com/libokuohai/tinytapeout-2022-08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529595371
git clone --depth 1 --no-tags https://github.com/Kyp069/AY-3-891x.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525892268
git clone --depth 1 --no-tags https://github.com/GaneshKumarShaw/Booth_Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527210508
git clone --depth 1 --no-tags https://github.com/pauvrepetit/XuLin-F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526815571
git clone --depth 1 --no-tags https://github.com/dailing57/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527597746
git clone --depth 1 --no-tags https://github.com/97Albino/IDEC-Synopsys-IC-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524980675
