git clone --depth 1 --no-tags https://github.com/zhangbay/extra-stuff.git f:/verilog_sva_gh_scraper/data/full_repos/45323373
git clone --depth 1 --no-tags https://github.com/ravaljabal/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/44979055
git clone --depth 1 --no-tags https://github.com/Johnnito/Proyecto-3-Ecualizador-de-audio.git f:/verilog_sva_gh_scraper/data/full_repos/43658043
git clone --depth 1 --no-tags https://github.com/sarahwalters/CompArch-Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/43835685
git clone --depth 1 --no-tags https://github.com/reaganm/6.111-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/46450020
git clone --depth 1 --no-tags https://github.com/saptadeeppal/32Ch_design_unoptimized.git f:/verilog_sva_gh_scraper/data/full_repos/46680764
git clone --depth 1 --no-tags https://github.com/kraken2203/BTL_KTMT_MIPSpipeline.git f:/verilog_sva_gh_scraper/data/full_repos/46284397
git clone --depth 1 --no-tags https://github.com/marcosanchezdenis/MonocicloClase.git f:/verilog_sva_gh_scraper/data/full_repos/46419151
git clone --depth 1 --no-tags https://github.com/marcosanchezdenis/monociclo.git f:/verilog_sva_gh_scraper/data/full_repos/46286063
git clone --depth 1 --no-tags https://github.com/RenatoUtsch/oc2.git f:/verilog_sva_gh_scraper/data/full_repos/42370135
git clone --depth 1 --no-tags https://github.com/Leeh424/DFT_ExampleB.git f:/verilog_sva_gh_scraper/data/full_repos/46849897
git clone --depth 1 --no-tags https://github.com/ckbberry/EE2731-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/47219839
git clone --depth 1 --no-tags https://github.com/muhammadnash/E7-report.git f:/verilog_sva_gh_scraper/data/full_repos/47212145
git clone --depth 1 --no-tags https://github.com/IVIascitelli/Coding-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/45757947
git clone --depth 1 --no-tags https://github.com/celeryellery/Phasith-and-Ellery-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/39938629
git clone --depth 1 --no-tags https://github.com/houseofjing/sound_fyp.git f:/verilog_sva_gh_scraper/data/full_repos/39937178
git clone --depth 1 --no-tags https://github.com/3TT/MIPS_UART.git f:/verilog_sva_gh_scraper/data/full_repos/39870675
git clone --depth 1 --no-tags https://github.com/thibugio/813.git f:/verilog_sva_gh_scraper/data/full_repos/44934740
git clone --depth 1 --no-tags https://github.com/peterpengwei/Microbenchmarks_QuickAssist.git f:/verilog_sva_gh_scraper/data/full_repos/44347650
git clone --depth 1 --no-tags https://github.com/elnx/WashingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/44329046
git clone --depth 1 --no-tags https://github.com/mashalm/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/44556557
git clone --depth 1 --no-tags https://github.com/Waleed-Chaudhry/MIPS_Single_Cycle_Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/44105825
git clone --depth 1 --no-tags https://github.com/Alex-Whitelock/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/44270851
git clone --depth 1 --no-tags https://github.com/ra4king/LC3-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/44071143
git clone --depth 1 --no-tags https://github.com/mafzzz/inf-uth-vlsi-2013-group-6.git f:/verilog_sva_gh_scraper/data/full_repos/44826044
git clone --depth 1 --no-tags https://github.com/CMCammarano/EE-454-Portable-Ultrasound.git f:/verilog_sva_gh_scraper/data/full_repos/45440421
git clone --depth 1 --no-tags https://github.com/chenyueqi/PipeLine_CPU_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/45445861
git clone --depth 1 --no-tags https://github.com/ramyadhadidi/harmonica.git f:/verilog_sva_gh_scraper/data/full_repos/43318321
git clone --depth 1 --no-tags https://github.com/shuralex/bk0010.git f:/verilog_sva_gh_scraper/data/full_repos/43526255
git clone --depth 1 --no-tags https://github.com/fractalic/CPEN311_DigitalSystemsDesign.git f:/verilog_sva_gh_scraper/data/full_repos/42533363
git clone --depth 1 --no-tags https://github.com/Hotrebor/Grupo-5-Proyecto-Largo-1.git f:/verilog_sva_gh_scraper/data/full_repos/42551074
git clone --depth 1 --no-tags https://github.com/lacj31/Proyecto_corto_1_FSM_G4.git f:/verilog_sva_gh_scraper/data/full_repos/43227267
git clone --depth 1 --no-tags https://github.com/jsmunevarg/control_de_asistencia.git f:/verilog_sva_gh_scraper/data/full_repos/43445706
git clone --depth 1 --no-tags https://github.com/lawchihon/Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/43987353
git clone --depth 1 --no-tags https://github.com/degozaru/verilogModules.git f:/verilog_sva_gh_scraper/data/full_repos/43460149
git clone --depth 1 --no-tags https://github.com/yuntae1000/CA-Lab0.git f:/verilog_sva_gh_scraper/data/full_repos/43467130
git clone --depth 1 --no-tags https://github.com/Twinkle0613/Enhanced-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/46339075
git clone --depth 1 --no-tags https://github.com/jburbanoalgarte/EEM216A_project.git f:/verilog_sva_gh_scraper/data/full_repos/46149420
git clone --depth 1 --no-tags https://github.com/xmguo/578_project_col_panic_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/47508164
git clone --depth 1 --no-tags https://github.com/JoyPP/newspaper_machine.git f:/verilog_sva_gh_scraper/data/full_repos/40421797
git clone --depth 1 --no-tags https://github.com/yhoazk/verilog_stuff.git f:/verilog_sva_gh_scraper/data/full_repos/41224239
git clone --depth 1 --no-tags https://github.com/takeshineshiro/modelsim_altera_simulation.git f:/verilog_sva_gh_scraper/data/full_repos/41790395
git clone --depth 1 --no-tags https://github.com/pydesai12/Pipe-lining-300Mhz-.git f:/verilog_sva_gh_scraper/data/full_repos/41508353
git clone --depth 1 --no-tags https://github.com/manu3193/ControladorElevadorTDD.git f:/verilog_sva_gh_scraper/data/full_repos/41342062
git clone --depth 1 --no-tags https://github.com/lacj31/Proyecto_corto_2_Teclado_G4.git f:/verilog_sva_gh_scraper/data/full_repos/40856453
git clone --depth 1 --no-tags https://github.com/CGUSystemCourses/ComputerOrg-2015.git f:/verilog_sva_gh_scraper/data/full_repos/42246967
git clone --depth 1 --no-tags https://github.com/yuyashiraki/nqueen.git f:/verilog_sva_gh_scraper/data/full_repos/41925263
git clone --depth 1 --no-tags https://github.com/tuyenth/Peripheral.git f:/verilog_sva_gh_scraper/data/full_repos/40673166
git clone --depth 1 --no-tags https://github.com/tanrambo/PS2.git f:/verilog_sva_gh_scraper/data/full_repos/42970408
git clone --depth 1 --no-tags https://github.com/tanrambo/proyecto-corto-2.git f:/verilog_sva_gh_scraper/data/full_repos/42914991
git clone --depth 1 --no-tags https://github.com/git6d2/lm32-red-de-sensores.git f:/verilog_sva_gh_scraper/data/full_repos/43445980
git clone --depth 1 --no-tags https://github.com/randyjhc/Verilog-Practice01.git f:/verilog_sva_gh_scraper/data/full_repos/43505655
git clone --depth 1 --no-tags https://github.com/maazapatame/APOLO.git f:/verilog_sva_gh_scraper/data/full_repos/43556374
git clone --depth 1 --no-tags https://github.com/ab39826/DependableComputing.git f:/verilog_sva_gh_scraper/data/full_repos/41918235
git clone --depth 1 --no-tags https://github.com/kcrey25/Verilog-Rotating-Banner.git f:/verilog_sva_gh_scraper/data/full_repos/42614071
git clone --depth 1 --no-tags https://github.com/OlmerAod/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/46448509
git clone --depth 1 --no-tags https://github.com/iamlkj/Implemented-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/45596416
git clone --depth 1 --no-tags https://github.com/saptadeeppal/Project_216A.git f:/verilog_sva_gh_scraper/data/full_repos/45891842
git clone --depth 1 --no-tags https://github.com/kraken2203/CORDIC-project-in-Digitial-Design.git f:/verilog_sva_gh_scraper/data/full_repos/44356578
git clone --depth 1 --no-tags https://github.com/francislinking/Verilog_Experiment_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/44959547
git clone --depth 1 --no-tags https://github.com/YaoSong537/ECE554Project.git f:/verilog_sva_gh_scraper/data/full_repos/44983392
git clone --depth 1 --no-tags https://github.com/ausshir/MPU341.git f:/verilog_sva_gh_scraper/data/full_repos/44984195
git clone --depth 1 --no-tags https://github.com/i-sz/fft-hw-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/47196596
git clone --depth 1 --no-tags https://github.com/xwj95/Atom.git f:/verilog_sva_gh_scraper/data/full_repos/47391475
git clone --depth 1 --no-tags https://github.com/SalemsLot/ECE401_Project1.git f:/verilog_sva_gh_scraper/data/full_repos/44581173
git clone --depth 1 --no-tags https://github.com/huhydro/chriskyElbertV2FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/44647742
git clone --depth 1 --no-tags https://github.com/edcwkim/Project_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/45111373
git clone --depth 1 --no-tags https://github.com/phcavelar/nand2tetrishw.git f:/verilog_sva_gh_scraper/data/full_repos/46614595
git clone --depth 1 --no-tags https://github.com/vncentwu/ScarLate.git f:/verilog_sva_gh_scraper/data/full_repos/46746176
git clone --depth 1 --no-tags https://github.com/imadx/compArch_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/42045864
git clone --depth 1 --no-tags https://github.com/vadixidav/vga_controller.git f:/verilog_sva_gh_scraper/data/full_repos/41987756
git clone --depth 1 --no-tags https://github.com/3TT/MIPS_DLX_UART_Final.git f:/verilog_sva_gh_scraper/data/full_repos/41452089
git clone --depth 1 --no-tags https://github.com/pydesai12/Serial-In-Parallel-out.git f:/verilog_sva_gh_scraper/data/full_repos/41514947
git clone --depth 1 --no-tags https://github.com/zhangyunong/our-arm.git f:/verilog_sva_gh_scraper/data/full_repos/39721541
git clone --depth 1 --no-tags https://github.com/javierbrito29/LaboDigitales.git f:/verilog_sva_gh_scraper/data/full_repos/41222108
git clone --depth 1 --no-tags https://github.com/joeylmaalouf/CA15-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/43097998
git clone --depth 1 --no-tags https://github.com/csse232/milestone3.git f:/verilog_sva_gh_scraper/data/full_repos/44695846
git clone --depth 1 --no-tags https://github.com/bustosperassi/pipeline-ac.git f:/verilog_sva_gh_scraper/data/full_repos/44774356
git clone --depth 1 --no-tags https://github.com/YushuQin/Computer-Organization-and-Design.git f:/verilog_sva_gh_scraper/data/full_repos/44883251
git clone --depth 1 --no-tags https://github.com/mgharish005/vlsi_design.git f:/verilog_sva_gh_scraper/data/full_repos/44983314
git clone --depth 1 --no-tags https://github.com/nshlapo/CompArchLab2.git f:/verilog_sva_gh_scraper/data/full_repos/45065471
git clone --depth 1 --no-tags https://github.com/plokre/Mult.git f:/verilog_sva_gh_scraper/data/full_repos/40024600
git clone --depth 1 --no-tags https://github.com/bcrafton/Cpu.git f:/verilog_sva_gh_scraper/data/full_repos/41076479
git clone --depth 1 --no-tags https://github.com/Hotrebor/Grupo-5-proyecto1.git f:/verilog_sva_gh_scraper/data/full_repos/40272677
git clone --depth 1 --no-tags https://github.com/francislinking/Verilog_Experiment_UART.git f:/verilog_sva_gh_scraper/data/full_repos/44935960
git clone --depth 1 --no-tags https://github.com/MartinMosbeck/NoCMonitor.git f:/verilog_sva_gh_scraper/data/full_repos/45272408
git clone --depth 1 --no-tags https://github.com/paulsuk/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/46840047
git clone --depth 1 --no-tags https://github.com/arnabd88/FPU.git f:/verilog_sva_gh_scraper/data/full_repos/46770537
git clone --depth 1 --no-tags https://github.com/phckopper/verilog-aprendizado.git f:/verilog_sva_gh_scraper/data/full_repos/46178314
git clone --depth 1 --no-tags https://github.com/ranshul/VLIW-CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/46745359
git clone --depth 1 --no-tags https://github.com/isurusanjeewa/Traffic-Control-System.git f:/verilog_sva_gh_scraper/data/full_repos/45793282
git clone --depth 1 --no-tags https://github.com/csse232/milestone6.git f:/verilog_sva_gh_scraper/data/full_repos/45875235
git clone --depth 1 --no-tags https://github.com/anchigel/ADC-NLC.git f:/verilog_sva_gh_scraper/data/full_repos/44947308
git clone --depth 1 --no-tags https://github.com/josephvoss/the-vindicator-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/45144363
git clone --depth 1 --no-tags https://github.com/JangSing/LAB2_CU_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/47174328
git clone --depth 1 --no-tags https://github.com/takata150802/NeuroChipSim.git f:/verilog_sva_gh_scraper/data/full_repos/46984780
git clone --depth 1 --no-tags https://github.com/hellobyn/Nios2Core2_FALSE.git f:/verilog_sva_gh_scraper/data/full_repos/44521265
git clone --depth 1 --no-tags https://github.com/soheilshababi/single-cycle-mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/47276604
git clone --depth 1 --no-tags https://github.com/robozu93/Proyecto_4.git f:/verilog_sva_gh_scraper/data/full_repos/46893102
git clone --depth 1 --no-tags https://github.com/arif420566/16-Bit-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/46871899
