INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/new/ButtonVibration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ButtonVibration
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/CPU_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Light
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Switch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/programrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital_Design_Lab/without_output/without_output.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
