Analysis & Synthesis report for FPGA_oscilloscope
Wed May 15 13:58:11 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated
 15. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_graycounter_677:rdptr_g1p
 16. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_graycounter_2lc:wrptr_g1p
 17. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram
 18. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_8d9:rdfull_reg
 19. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_pe9:rs_brp
 20. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_pe9:rs_bwp
 21. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp
 22. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_qe9:dffpipe4
 23. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_3dc:wraclr
 24. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 25. Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_pe9:dffpipe10
 26. Parameter Settings for User Entity Instance: ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 27. Parameter Settings for User Entity Instance: Uart:uart_inst
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. Port Connectivity Checks: "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst"
 30. Port Connectivity Checks: "ADC0_drive:adc0_inst"
 31. SignalTap II Logic Analyzer Settings
 32. Elapsed Time Per Partition
 33. Connections to In-System Debugging Instance "auto_signaltap_0"
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 15 13:58:11 2024       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; FPGA_oscilloscope                           ;
; Top-level Entity Name              ; FPGA_oscilloscope                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,627                                       ;
;     Total combinational functions  ; 834                                         ;
;     Dedicated logic registers      ; 1,141                                       ;
; Total registers                    ; 1141                                        ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 14,848                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; FPGA_oscilloscope  ; FPGA_oscilloscope  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+-------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                  ; Library ;
+-------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; src/uart.v                                                  ; yes             ; User Verilog HDL File                  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/uart.v                                                  ;         ;
; src/FPGA_oscilloscope.v                                     ; yes             ; User Verilog HDL File                  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v                                     ;         ;
; IP/ADC0_FIFO.v                                              ; yes             ; User Wizard-Generated File             ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v                                              ;         ;
; src/ADC0_drive.v                                            ; yes             ; User Verilog HDL File                  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v                                            ;         ;
; dcfifo_mixed_widths.tdf                                     ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                      ;         ;
; db/dcfifo_62n1.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dcfifo_62n1.tdf                                          ;         ;
; db/a_gray2bin_7ib.tdf                                       ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_gray2bin_7ib.tdf                                       ;         ;
; db/a_graycounter_677.tdf                                    ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_graycounter_677.tdf                                    ;         ;
; db/a_graycounter_2lc.tdf                                    ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_graycounter_2lc.tdf                                    ;         ;
; db/altsyncram_gj31.tdf                                      ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_gj31.tdf                                      ;         ;
; db/dffpipe_8d9.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dffpipe_8d9.tdf                                          ;         ;
; db/dffpipe_pe9.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dffpipe_pe9.tdf                                          ;         ;
; db/alt_synch_pipe_0e8.tdf                                   ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/alt_synch_pipe_0e8.tdf                                   ;         ;
; db/dffpipe_qe9.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dffpipe_qe9.tdf                                          ;         ;
; db/dffpipe_3dc.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dffpipe_3dc.tdf                                          ;         ;
; db/alt_synch_pipe_vd8.tdf                                   ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/alt_synch_pipe_vd8.tdf                                   ;         ;
; db/cmpr_c66.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_c66.tdf                                             ;         ;
; db/cmpr_b66.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_b66.tdf                                             ;         ;
; db/cmpr_o76.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_o76.tdf                                             ;         ;
; db/mux_j28.tdf                                              ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/mux_j28.tdf                                              ;         ;
; sld_signaltap.vhd                                           ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap.vhd                                                            ;         ;
; sld_signaltap_impl.vhd                                      ; yes             ; Encrypted Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                       ;         ;
; sld_ela_control.vhd                                         ; yes             ; Encrypted Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_ela_control.vhd                                                          ;         ;
; lpm_shiftreg.tdf                                            ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                             ;         ;
; lpm_constant.inc                                            ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_constant.inc                                                             ;         ;
; dffeea.inc                                                  ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/dffeea.inc                                                                   ;         ;
; aglobal130.inc                                              ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/aglobal130.inc                                                               ;         ;
; sld_ela_trigger.tdf                                         ; yes             ; Encrypted Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                          ;         ;
; db/sld_ela_trigger_2pp.tdf                                  ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/sld_ela_trigger_2pp.tdf                                  ;         ;
; db/sld_reserved_fpga_oscilloscope_auto_signaltap_0_1_4cf4.v ; yes             ; Encrypted Auto-Generated Megafunction  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/sld_reserved_fpga_oscilloscope_auto_signaltap_0_1_4cf4.v ;         ;
; lpm_compare.tdf                                             ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_compare.tdf                                                              ;         ;
; comptree.inc                                                ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/comptree.inc                                                                 ;         ;
; altshift.inc                                                ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/altshift.inc                                                                 ;         ;
; db/cmpr_6mk.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_6mk.tdf                                             ;         ;
; db/cmpr_tkk.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_tkk.tdf                                             ;         ;
; db/cmpr_7mk.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_7mk.tdf                                             ;         ;
; sld_mbpmg.vhd                                               ; yes             ; Encrypted Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                ;         ;
; sld_ela_trigger_flow_mgr.vhd                                ; yes             ; Encrypted Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                 ;         ;
; sld_buffer_manager.vhd                                      ; yes             ; Encrypted Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                       ;         ;
; altsyncram.tdf                                              ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;         ;
; stratix_ram_block.inc                                       ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;         ;
; lpm_mux.inc                                                 ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;         ;
; lpm_decode.inc                                              ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;         ;
; a_rdenreg.inc                                               ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;         ;
; altrom.inc                                                  ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/altrom.inc                                                                   ;         ;
; altram.inc                                                  ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/altram.inc                                                                   ;         ;
; altdpram.inc                                                ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/altdpram.inc                                                                 ;         ;
; db/altsyncram_fu14.tdf                                      ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_fu14.tdf                                      ;         ;
; altdpram.tdf                                                ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/altdpram.tdf                                                                 ;         ;
; memmodes.inc                                                ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/others/maxplus2/memmodes.inc                                                               ;         ;
; a_hdffe.inc                                                 ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/a_hdffe.inc                                                                  ;         ;
; alt_le_rden_reg.inc                                         ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                          ;         ;
; altsyncram.inc                                              ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.inc                                                               ;         ;
; lpm_mux.tdf                                                 ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_mux.tdf                                                                  ;         ;
; muxlut.inc                                                  ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/muxlut.inc                                                                   ;         ;
; bypassff.inc                                                ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/bypassff.inc                                                                 ;         ;
; db/mux_ssc.tdf                                              ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/mux_ssc.tdf                                              ;         ;
; lpm_decode.tdf                                              ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_decode.tdf                                                               ;         ;
; declut.inc                                                  ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/declut.inc                                                                   ;         ;
; lpm_compare.inc                                             ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_compare.inc                                                              ;         ;
; db/decode_dvf.tdf                                           ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/decode_dvf.tdf                                           ;         ;
; lpm_counter.tdf                                             ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_counter.tdf                                                              ;         ;
; lpm_add_sub.inc                                             ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_add_sub.inc                                                              ;         ;
; cmpconst.inc                                                ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/cmpconst.inc                                                                 ;         ;
; lpm_counter.inc                                             ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_counter.inc                                                              ;         ;
; alt_counter_stratix.inc                                     ; yes             ; Megafunction                           ; e:/quartus ii 13/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                      ;         ;
; db/cntr_ogi.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_ogi.tdf                                             ;         ;
; db/cmpr_sgc.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_sgc.tdf                                             ;         ;
; db/cntr_i6j.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_i6j.tdf                                             ;         ;
; db/cntr_egi.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_egi.tdf                                             ;         ;
; db/cmpr_qgc.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_qgc.tdf                                             ;         ;
; db/cntr_23j.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_23j.tdf                                             ;         ;
; db/cmpr_ngc.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cmpr_ngc.tdf                                             ;         ;
; sld_rom_sr.vhd                                              ; yes             ; Encrypted Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                               ;         ;
; sld_hub.vhd                                                 ; yes             ; Encrypted Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_hub.vhd                                                                  ;         ;
; sld_jtag_hub.vhd                                            ; yes             ; Encrypted Megafunction                 ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                             ;         ;
+-------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,627                    ;
;                                             ;                          ;
; Total combinational functions               ; 834                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 450                      ;
;     -- 3 input functions                    ; 208                      ;
;     -- <=2 input functions                  ; 176                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 753                      ;
;     -- arithmetic mode                      ; 81                       ;
;                                             ;                          ;
; Total registers                             ; 1141                     ;
;     -- Dedicated logic registers            ; 1141                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 13                       ;
; Total memory bits                           ; 14848                    ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 584                      ;
; Total fan-out                               ; 7439                     ;
; Average fan-out                             ; 3.59                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA_oscilloscope                                                                             ; 834 (5)           ; 1141 (11)    ; 14848       ; 0            ; 0       ; 0         ; 13   ; 0            ; |FPGA_oscilloscope                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;    |ADC0_drive:adc0_inst|                                                                      ; 145 (26)          ; 122 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |ADC0_FIFO:ADC0_FIFO_inst|                                                               ; 119 (0)           ; 101 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                   ; 119 (0)           ; 101 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                 ;              ;
;             |dcfifo_62n1:auto_generated|                                                       ; 119 (16)          ; 101 (37)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated                                                                                                                                                                                                                                                                      ;              ;
;                |a_gray2bin_7ib:rdptr_g_gray2bin|                                               ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                                                                                      ;              ;
;                |a_gray2bin_7ib:rs_dgwp_gray2bin|                                               ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                                                                                      ;              ;
;                |a_graycounter_2lc:wrptr_g1p|                                                   ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                                                          ;              ;
;                |a_graycounter_677:rdptr_g1p|                                                   ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                                                          ;              ;
;                |alt_synch_pipe_0e8:rs_dgwp|                                                    ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp                                                                                                                                                                                                                                           ;              ;
;                   |dffpipe_qe9:dffpipe4|                                                       ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_qe9:dffpipe4                                                                                                                                                                                                                      ;              ;
;                |altsyncram_gj31:fifo_ram|                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram                                                                                                                                                                                                                                             ;              ;
;                |cmpr_c66:wrfull_eq_comp_lsb|                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                                                                                                                                                                                                                                          ;              ;
;                |cmpr_o76:rdfull_eq_comp|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|cmpr_o76:rdfull_eq_comp                                                                                                                                                                                                                                              ;              ;
;                |dffpipe_3dc:wraclr|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                                   ;              ;
;                |dffpipe_8d9:rdfull_reg|                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                                                                                                                                                               ;              ;
;                |dffpipe_pe9:rs_brp|                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                                                   ;              ;
;                |dffpipe_pe9:rs_bwp|                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                                                   ;              ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                 ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                        ;              ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                        ;              ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|                                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                       ;              ;
;                |mux_j28:wrfull_eq_comp_msb_mux|                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                       ;              ;
;    |Uart:uart_inst|                                                                            ; 42 (42)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|Uart:uart_inst                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;    |sld_hub:auto_hub|                                                                          ; 118 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                           ; 117 (79)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                           ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                         ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                            ; 524 (1)           ; 887 (104)    ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                  ; 523 (0)           ; 783 (0)      ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                            ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                              ; 523 (19)          ; 783 (234)    ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                     ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                   ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                      ;              ;
;                |lpm_decode:wdecoder|                                                           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                  ;              ;
;                   |decode_dvf:auto_generated|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                        ;              ;
;                |lpm_mux:mux|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                          ;              ;
;                   |mux_ssc:auto_generated|                                                     ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                                                                                   ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                  ; 0 (0)             ; 0 (0)        ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                     ;              ;
;                |altsyncram_fu14:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fu14:auto_generated                                                                                                                                                                                                      ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                   ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                      ;              ;
;             |lpm_shiftreg:status_register|                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                        ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                       ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                          ;              ;
;             |sld_ela_control:ela_control|                                                      ; 277 (1)           ; 327 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                         ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                 ;              ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|    ; 275 (0)           ; 311 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                              ;              ;
;                   |sld_ela_trigger_2pp:auto_generated|                                         ; 275 (0)           ; 311 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated                                                                                                                                           ;              ;
;                      |sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|        ; 275 (275)         ; 311 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1                                                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_101|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_102|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_104|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_105|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_107|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_108|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_110|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_111|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_113|                                     ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_114|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_116|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_117|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_119|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_11|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_120|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_122|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_123|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_125|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_126|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_128|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_129|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_12|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_131|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_132|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_134|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_135|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_137|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_138|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_140|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_141|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_143|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_144|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_146|                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_147|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_149|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_14|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_150|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_152|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_153|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_155|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_156|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_158|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_159|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_15|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_161|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_162|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_164|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_165|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_167|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_168|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_170|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_171|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                         ;              ;
;                         |lpm_shiftreg:config_shiftreg_17|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_18|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_20|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_21|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_23|                                      ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_24|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_26|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_27|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_29|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_2|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                           ;              ;
;                         |lpm_shiftreg:config_shiftreg_30|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_32|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_33|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_35|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_36|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_38|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_39|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_3|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                           ;              ;
;                         |lpm_shiftreg:config_shiftreg_41|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_42|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_44|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_45|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_47|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_48|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_50|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_51|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_53|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_54|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_56|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_57|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_59|                                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_5|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ;              ;
;                         |lpm_shiftreg:config_shiftreg_60|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_62|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_63|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_65|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_66|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_68|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_69|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_6|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                           ;              ;
;                         |lpm_shiftreg:config_shiftreg_71|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_72|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_74|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_75|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_77|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_78|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_80|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_81|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_83|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_84|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_86|                                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_87|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_89|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_8|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ;              ;
;                         |lpm_shiftreg:config_shiftreg_90|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_92|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_93|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_95|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_96|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_98|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_99|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ;              ;
;                         |lpm_shiftreg:config_shiftreg_9|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                           ;              ;
;                         |sld_mbpmg:mbpm_100|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_100                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_103|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_103                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_106|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_106                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_109|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_109                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_10|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_10                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_115|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_115                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_118|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_118                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_121|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_121                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_124|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_124                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_127|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_127                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_130|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_130                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_133|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_133                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_136|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_136                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_139|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_139                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_13|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_13                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_142|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_142                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_148|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_148                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_151|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_151                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_151|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_154|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_154                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_157|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_157                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_157|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_160|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_160                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_160|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_163|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_163                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_163|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_166|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_166                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_166|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_169|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_169                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_169|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:mbpm_16|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_16                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_19|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_19                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_1|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_1                                                         ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                         |sld_mbpmg:mbpm_25|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_25                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_28|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_28                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_31|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_31                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_34|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_34                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_37|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_37                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_40|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_40                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_43|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_43                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_46|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_46                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_49|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_49                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_4|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_4                                                         ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                         |sld_mbpmg:mbpm_52|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_52                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_55|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_55                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_61|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_61                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_64|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_64                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_67|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_67                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_70|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_70                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_73|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_73                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_76|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_76                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_79|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_79                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_7|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_7                                                         ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                         |sld_mbpmg:mbpm_82|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_82                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_88|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_88                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_91|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_91                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_94|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_94                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                         |sld_mbpmg:mbpm_97|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_97                                                        ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                 ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                           ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                   ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst| ; 115 (9)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                    ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                     ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                          ;              ;
;                   |cntr_ogi:auto_generated|                                                    ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ogi:auto_generated                                                                                                                  ;              ;
;                |lpm_counter:read_pointer_counter|                                              ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                   ;              ;
;                   |cntr_i6j:auto_generated|                                                    ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                                                                           ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                    ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                         ;              ;
;                   |cntr_egi:auto_generated|                                                    ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                                                                                 ;              ;
;                |lpm_counter:status_read_pointer_counter|                                       ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                            ;              ;
;                   |cntr_23j:auto_generated|                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                    ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                              ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                   ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                               ; 52 (52)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                    ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                            ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                 ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                            ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                               ;              ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fu14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 52           ; 128          ; 52           ; 6656 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                           ; IP Include File                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst                                                                                                                                                                                                                                                                          ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v                                              ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_2pp:auto_generated|sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4:mgl_prim1 ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/sld_reserved_fpga_oscilloscope_auto_signaltap_0_1_4cf4.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[10]                               ; Lost fanout                                                                                                                                                                                        ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[10]                               ; Lost fanout                                                                                                                                                                                        ;
; ADC0_bg                                                                                                                                                                                ; Merged with ADC0_rdreq                                                                                                                                                                             ;
; Total Number of Removed Registers = 3                                                                                                                                                  ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; Total Number of Removed Registers = 15                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1141  ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 594   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 529   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Uart:uart_inst|uart_tx                                                                                                                                                        ; 1       ;
; ADC0_drive:adc0_inst|ADC0_sclr                                                                                                                                                ; 70      ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|rdemp_eq_comp_lsb_aeb                              ; 5       ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|rdemp_eq_comp_msb_aeb                              ; 5       ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_graycounter_677:rdptr_g1p|counter1a0             ; 8       ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter4a0             ; 7       ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_graycounter_677:rdptr_g1p|parity2                ; 4       ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity5                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 20                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FPGA_oscilloscope|ADC0_drive:adc0_inst|add[0]                                                                                                                                         ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_oscilloscope|Uart:uart_inst|baud_div_cnt[2]                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |FPGA_oscilloscope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_oscilloscope|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGA_oscilloscope|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |FPGA_oscilloscope|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |FPGA_oscilloscope|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |FPGA_oscilloscope|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |FPGA_oscilloscope|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_qe9:dffpipe4 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_pe9:dffpipe10 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                ;
+--------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT        ; ON          ; Untyped                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                             ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                             ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                             ;
; LPM_NUMWORDS             ; 1024        ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                             ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                      ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                      ;
; LPM_WIDTHU               ; 11          ; Signed Integer                                                                                      ;
; LPM_WIDTHU_R             ; 11          ; Signed Integer                                                                                      ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                      ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                             ;
; USE_EAB                  ; ON          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH         ; ON          ; Untyped                                                                                             ;
; WRSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                      ;
; CBXI_PARAMETER           ; dcfifo_62n1 ; Untyped                                                                                             ;
+--------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Uart:uart_inst ;
+----------------+----------------------+---------------------+
; Parameter Name ; Value                ; Type                ;
+----------------+----------------------+---------------------+
; CLOCK_FREQ     ; 50000000             ; Signed Integer      ;
; BAUD           ; 115200               ; Signed Integer      ;
; MCNT_BIT       ; 1001                 ; Unsigned Binary     ;
; MCNT_BAUD      ; 00000000000110110010 ; Unsigned Binary     ;
+----------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                            ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                   ; Type           ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                           ; String         ;
; sld_node_info                                   ; 805334528                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                       ; Signed Integer ;
; sld_data_bits                                   ; 52                                                      ; Untyped        ;
; sld_trigger_bits                                ; 52                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 59383                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 6760                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                       ; Signed Integer ;
; sld_sample_depth                                ; 128                                                     ; Untyped        ;
; sld_segment_size                                ; 128                                                     ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                    ; String         ;
; sld_state_bits                                  ; 11                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                    ; String         ;
; sld_inversion_mask_length                       ; 21                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                                   ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                       ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "ADC0_drive:adc0_inst"      ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; Trigger_lever[6..5] ; Input ; Info     ; Stuck at VCC ;
; Trigger_lever[4..3] ; Input ; Info     ; Stuck at GND ;
; Trigger_lever[1..0] ; Input ; Info     ; Stuck at GND ;
; Trigger_lever[7]    ; Input ; Info     ; Stuck at GND ;
; Trigger_lever[2]    ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 52                  ; 52               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                           ; Details                                                                                                                                                        ;
+-----------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC0_drive:adc0_inst|ADC0_Clk                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clk                                                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_Clk                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clk                                                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~0                           ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~0                           ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_8d9:rdfull_reg|dffe3a[0] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_8d9:rdfull_reg|dffe3a[0] ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~2                           ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~2                           ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~4                           ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~4                           ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~6                           ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~6                           ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~8                           ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~8                           ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~10                          ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~10                          ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~12                          ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~12                          ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~14                          ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~14                          ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~16                          ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~16                          ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~18                          ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|rdusedw[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|op_1~18                          ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_F_full                          ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ADC0_drive:adc0_inst|ADC0_F_full                          ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ADC0_drive:adc0_inst|ADC0_F_rdempty                       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ADC0_drive:adc0_inst|ADC0_F_rdempty                       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ADC0_drive:adc0_inst|ADC0_rdreq                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_rdreq                                                                                                                                                  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|ADC0_rdreq                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_rdreq                                                                                                                                                  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|F_O_ADC0_Data[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[0]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[0]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[0]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[0]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[1]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[1]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[1]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[1]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[2]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[2]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[2]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[2]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[3]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[3]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[3]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[3]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[4]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[4]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[4]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[4]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[5]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[5]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[5]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[5]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[6]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[6]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[6]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[6]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[7]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[7]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|I_AD_Data[7]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[7]                                                                                                                                                ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[0]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[0]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[0]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[0]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[1]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[1]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[1]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[1]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[2]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[2]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[2]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[2]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[3]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[3]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[3]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[3]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[4]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[4]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[4]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[4]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[5]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[5]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[5]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[5]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[6]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[6]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[6]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[6]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[7]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[7]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[7]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[7]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[8]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[8]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[8]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[8]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[9]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[9]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|add[9]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|add[9]                                                                                                                                 ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|wrreq                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|wrreq                                                                                                                                  ; N/A                                                                                                                                                            ;
; ADC0_drive:adc0_inst|wrreq                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_drive:adc0_inst|wrreq                                                                                                                                  ; N/A                                                                                                                                                            ;
; Clk                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clk                                                                                                                                                         ; N/A                                                                                                                                                            ;
; Clk                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clk                                                                                                                                                         ; N/A                                                                                                                                                            ;
; I_AD_Data[0]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[0]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[0]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[0]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[1]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[1]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[1]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[1]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[2]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[2]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[2]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[2]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[3]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[3]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[3]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[3]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[4]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[4]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[4]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[4]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[5]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[5]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[5]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[5]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[6]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[6]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[6]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[6]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[7]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[7]                                                                                                                                                ; N/A                                                                                                                                                            ;
; I_AD_Data[7]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_AD_Data[7]                                                                                                                                                ; N/A                                                                                                                                                            ;
; rdclk                                                     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rdclk                                                     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_stp_external_clock_0                                 ; dynamic pin   ; connected ; Top            ; post-synthesis    ; auto_stp_external_clock_0                                                                                                                                   ; N/A                                                                                                                                                            ;
+-----------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed May 15 13:58:02 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/uart.v
    Info (12023): Found entity 1: Uart
Info (12021): Found 1 design units, including 1 entities, in source file src/fpga_oscilloscope.v
    Info (12023): Found entity 1: FPGA_oscilloscope
Info (12021): Found 1 design units, including 1 entities, in source file ip/adc0_fifo.v
    Info (12023): Found entity 1: ADC0_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file src/adc0_drive.v
    Info (12023): Found entity 1: ADC0_drive
Info (12021): Found 1 design units, including 1 entities, in source file src/fpga_oscilloscope_tb.v
    Info (12023): Found entity 1: FPGA_oscilloscope_tb
Info (12127): Elaborating entity "FPGA_oscilloscope" for the top level hierarchy
Info (12128): Elaborating entity "ADC0_drive" for hierarchy "ADC0_drive:adc0_inst"
Info (12128): Elaborating entity "ADC0_FIFO" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "lpm_widthu_r" = "11"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_62n1.tdf
    Info (12023): Found entity 1: dcfifo_62n1
Info (12128): Elaborating entity "dcfifo_62n1" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gj31.tdf
    Info (12023): Found entity 1: altsyncram_gj31
Info (12128): Elaborating entity "altsyncram_gj31" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|altsyncram_gj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_8d9:rdfull_reg"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_qe9:dffpipe4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|dffpipe_3dc:wraclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|cmpr_o76:rdfull_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "ADC0_drive:adc0_inst|ADC0_FIFO:ADC0_FIFO_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_62n1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "Uart" for hierarchy "Uart:uart_inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_2pp.tdf
    Info (12023): Found entity 1: sld_ela_trigger_2pp
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_fpga_oscilloscope_auto_signaltap_0_1_4cf4.v
    Info (12023): Found entity 1: sld_reserved_FPGA_oscilloscope_auto_signaltap_0_1_4cf4
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6mk.tdf
    Info (12023): Found entity 1: cmpr_6mk
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tkk.tdf
    Info (12023): Found entity 1: cmpr_tkk
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7mk.tdf
    Info (12023): Found entity 1: cmpr_7mk
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fu14.tdf
    Info (12023): Found entity 1: altsyncram_fu14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf
    Info (12023): Found entity 1: cntr_ogi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 99 of its 105 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1735 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 1657 logic cells
    Info (21064): Implemented 60 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4721 megabytes
    Info: Processing ended: Wed May 15 13:58:11 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


