Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/james/code/FPGA-mips/exp8-r-instruction/cpu_test_isim_beh.exe -prj /home/james/code/FPGA-mips/exp8-r-instruction/cpu_test_beh.prj work.cpu_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/james/code/FPGA-mips/exp8-r-instruction/register.v" into library work
Analyzing Verilog file "/home/james/code/FPGA-mips/exp8-r-instruction/opt.v" into library work
Analyzing Verilog file "/home/james/code/FPGA-mips/exp8-r-instruction/ipcore_dir/inst_mem.v" into library work
Analyzing Verilog file "/home/james/code/FPGA-mips/exp8-r-instruction/ALU.v" into library work
Analyzing Verilog file "/home/james/code/FPGA-mips/exp8-r-instruction/CPU.v" into library work
Analyzing Verilog file "/home/james/code/FPGA-mips/exp8-r-instruction/experiment.v" into library work
Analyzing Verilog file "/home/james/code/FPGA-mips/exp8-r-instruction/cpu_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/james/code/FPGA-mips/exp8-r-instruction/CPU.v" Line 45: Port wea is not connected to this instance
WARNING:HDLCompiler:189 - "/home/james/code/FPGA-mips/exp8-r-instruction/CPU.v" Line 46: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 8-bit.
Completed static elaboration
Fuse Memory Usage: 95812 KB
Fuse CPU Usage: 4100 ms
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module inst_mem
Compiling module register
Compiling module opt
Compiling module ALU
Compiling module CPU
Compiling module experiment
Compiling module cpu_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable /home/james/code/FPGA-mips/exp8-r-instruction/cpu_test_isim_beh.exe
Fuse Memory Usage: 659336 KB
Fuse CPU Usage: 4270 ms
GCC CPU Usage: 3970 ms
