\hypertarget{struct_f_p_b___mem_map}{}\section{F\+P\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_f_p_b___mem_map}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_a121a2d8da37c6ebf48cb82cedc2c2be7}{C\+T\+R\+L}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_acdaa312f2de037db4f203b9cfd303772}{R\+E\+M\+A\+P}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_a09cb7f6616d521163b4cc6cf0dbd86b3}{C\+O\+M\+P} \mbox{[}8\mbox{]}
\item 
\hypertarget{struct_f_p_b___mem_map_ab88cbaf3b62c02e8c8866109dbf3393c}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4008\mbox{]}\label{struct_f_p_b___mem_map_ab88cbaf3b62c02e8c8866109dbf3393c}

\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_a4c24f21441de38f5d96099cf78723401}{P\+I\+D4}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_a695321526b4704fe0e93fe59e4c88cce}{P\+I\+D5}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_a0b39a99cbc5776452682f777ac30b44e}{P\+I\+D6}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_afa51ab59e5a495de076915024e3e6adf}{P\+I\+D7}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_aa60cb9ab44ceaaee9f7487d64144c1d8}{P\+I\+D0}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_a4973e107a9b956437a6e62fb154c1295}{P\+I\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_a1a53923b7f5f3565b3c23fcfacc76232}{P\+I\+D2}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_a50469498a2399ab61bfa9c1826a1932a}{P\+I\+D3}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_ad9aa53125967afe84ec6267d3b147be9}{C\+I\+D0}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_a252a9bf3bd58aa080c9058f8acbc9dd0}{C\+I\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_a682979a59af5457d6c388fb11274fd9a}{C\+I\+D2}
\item 
uint32\+\_\+t \hyperlink{struct_f_p_b___mem_map_a75c3b9a038df70053d980c6ee3d2d821}{C\+I\+D3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+P\+B -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_f_p_b___mem_map_ad9aa53125967afe84ec6267d3b147be9}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!C\+I\+D0@{C\+I\+D0}}
\index{C\+I\+D0@{C\+I\+D0}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+C\+I\+D0}\label{struct_f_p_b___mem_map_ad9aa53125967afe84ec6267d3b147be9}
Component Identification Register 0., offset\+: 0x\+F\+F0 \hypertarget{struct_f_p_b___mem_map_a252a9bf3bd58aa080c9058f8acbc9dd0}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!C\+I\+D1@{C\+I\+D1}}
\index{C\+I\+D1@{C\+I\+D1}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+C\+I\+D1}\label{struct_f_p_b___mem_map_a252a9bf3bd58aa080c9058f8acbc9dd0}
Component Identification Register 1., offset\+: 0x\+F\+F4 \hypertarget{struct_f_p_b___mem_map_a682979a59af5457d6c388fb11274fd9a}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!C\+I\+D2@{C\+I\+D2}}
\index{C\+I\+D2@{C\+I\+D2}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+C\+I\+D2}\label{struct_f_p_b___mem_map_a682979a59af5457d6c388fb11274fd9a}
Component Identification Register 2., offset\+: 0x\+F\+F8 \hypertarget{struct_f_p_b___mem_map_a75c3b9a038df70053d980c6ee3d2d821}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!C\+I\+D3@{C\+I\+D3}}
\index{C\+I\+D3@{C\+I\+D3}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+C\+I\+D3}\label{struct_f_p_b___mem_map_a75c3b9a038df70053d980c6ee3d2d821}
Component Identification Register 3., offset\+: 0x\+F\+F\+C \hypertarget{struct_f_p_b___mem_map_a09cb7f6616d521163b4cc6cf0dbd86b3}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!C\+O\+M\+P@{C\+O\+M\+P}}
\index{C\+O\+M\+P@{C\+O\+M\+P}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+O\+M\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+C\+O\+M\+P\mbox{[}8\mbox{]}}\label{struct_f_p_b___mem_map_a09cb7f6616d521163b4cc6cf0dbd86b3}
Flash\+Patch Comparator Register 0..Flash\+Patch Comparator Register 7, array offset\+: 0x8, array step\+: 0x4 \hypertarget{struct_f_p_b___mem_map_a121a2d8da37c6ebf48cb82cedc2c2be7}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!C\+T\+R\+L@{C\+T\+R\+L}}
\index{C\+T\+R\+L@{C\+T\+R\+L}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+C\+T\+R\+L}\label{struct_f_p_b___mem_map_a121a2d8da37c6ebf48cb82cedc2c2be7}
Flash\+Patch Control Register, offset\+: 0x0 \hypertarget{struct_f_p_b___mem_map_aa60cb9ab44ceaaee9f7487d64144c1d8}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!P\+I\+D0@{P\+I\+D0}}
\index{P\+I\+D0@{P\+I\+D0}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D0}\label{struct_f_p_b___mem_map_aa60cb9ab44ceaaee9f7487d64144c1d8}
Peripheral Identification Register 0., offset\+: 0x\+F\+E0 \hypertarget{struct_f_p_b___mem_map_a4973e107a9b956437a6e62fb154c1295}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!P\+I\+D1@{P\+I\+D1}}
\index{P\+I\+D1@{P\+I\+D1}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D1}\label{struct_f_p_b___mem_map_a4973e107a9b956437a6e62fb154c1295}
Peripheral Identification Register 1., offset\+: 0x\+F\+E4 \hypertarget{struct_f_p_b___mem_map_a1a53923b7f5f3565b3c23fcfacc76232}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!P\+I\+D2@{P\+I\+D2}}
\index{P\+I\+D2@{P\+I\+D2}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D2}\label{struct_f_p_b___mem_map_a1a53923b7f5f3565b3c23fcfacc76232}
Peripheral Identification Register 2., offset\+: 0x\+F\+E8 \hypertarget{struct_f_p_b___mem_map_a50469498a2399ab61bfa9c1826a1932a}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!P\+I\+D3@{P\+I\+D3}}
\index{P\+I\+D3@{P\+I\+D3}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D3}\label{struct_f_p_b___mem_map_a50469498a2399ab61bfa9c1826a1932a}
Peripheral Identification Register 3., offset\+: 0x\+F\+E\+C \hypertarget{struct_f_p_b___mem_map_a4c24f21441de38f5d96099cf78723401}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!P\+I\+D4@{P\+I\+D4}}
\index{P\+I\+D4@{P\+I\+D4}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D4}\label{struct_f_p_b___mem_map_a4c24f21441de38f5d96099cf78723401}
Peripheral Identification Register 4., offset\+: 0x\+F\+D0 \hypertarget{struct_f_p_b___mem_map_a695321526b4704fe0e93fe59e4c88cce}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!P\+I\+D5@{P\+I\+D5}}
\index{P\+I\+D5@{P\+I\+D5}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D5}\label{struct_f_p_b___mem_map_a695321526b4704fe0e93fe59e4c88cce}
Peripheral Identification Register 5., offset\+: 0x\+F\+D4 \hypertarget{struct_f_p_b___mem_map_a0b39a99cbc5776452682f777ac30b44e}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!P\+I\+D6@{P\+I\+D6}}
\index{P\+I\+D6@{P\+I\+D6}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D6}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D6}\label{struct_f_p_b___mem_map_a0b39a99cbc5776452682f777ac30b44e}
Peripheral Identification Register 6., offset\+: 0x\+F\+D8 \hypertarget{struct_f_p_b___mem_map_afa51ab59e5a495de076915024e3e6adf}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!P\+I\+D7@{P\+I\+D7}}
\index{P\+I\+D7@{P\+I\+D7}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+P\+I\+D7}\label{struct_f_p_b___mem_map_afa51ab59e5a495de076915024e3e6adf}
Peripheral Identification Register 7., offset\+: 0x\+F\+D\+C \hypertarget{struct_f_p_b___mem_map_acdaa312f2de037db4f203b9cfd303772}{}\index{F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}!R\+E\+M\+A\+P@{R\+E\+M\+A\+P}}
\index{R\+E\+M\+A\+P@{R\+E\+M\+A\+P}!F\+P\+B\+\_\+\+Mem\+Map@{F\+P\+B\+\_\+\+Mem\+Map}}
\subsubsection[{R\+E\+M\+A\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+P\+B\+\_\+\+Mem\+Map\+::\+R\+E\+M\+A\+P}\label{struct_f_p_b___mem_map_acdaa312f2de037db4f203b9cfd303772}
Flash\+Patch Remap Register, offset\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
