{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696022170587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696022170587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 15:16:10 2023 " "Processing started: Fri Sep 29 15:16:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696022170587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022170587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p1soqsysQ201 -c p1soqsysQ201 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p1soqsysQ201 -c p1soqsysQ201" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022170591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696022171236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696022171236 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys.qsys " "Elaborating Platform Designer system entity \"qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022179076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:22 Progress: Loading testprojectQ20.1/qsys.qsys " "2023.09.29.15:16:22 Progress: Loading testprojectQ20.1/qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022182163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:22 Progress: Reading input file " "2023.09.29.15:16:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022182926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:22 Progress: Adding clk_0 \[clock_source 20.1\] " "2023.09.29.15:16:22 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022182996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:23 Progress: Parameterizing module clk_0 " "2023.09.29.15:16:23 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022183566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:23 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\] " "2023.09.29.15:16:23 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022183571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:23 Progress: Parameterizing module new_sdram_controller_0 " "2023.09.29.15:16:23 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022183706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:23 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\] " "2023.09.29.15:16:23 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022183706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:23 Progress: Parameterizing module nios2_gen2_0 " "2023.09.29.15:16:23 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022183937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:23 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\] " "2023.09.29.15:16:23 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022183940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:23 Progress: Parameterizing module onchip_memory2_0 " "2023.09.29.15:16:23 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022183979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:23 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 20.1\] " "2023.09.29.15:16:23 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022183979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:23 Progress: Parameterizing module onchip_memory2_1 " "2023.09.29.15:16:23 Progress: Parameterizing module onchip_memory2_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022183981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:23 Progress: Adding timer_0 \[altera_avalon_timer 20.1\] " "2023.09.29.15:16:23 Progress: Adding timer_0 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022183981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:24 Progress: Parameterizing module timer_0 " "2023.09.29.15:16:24 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022184047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:24 Progress: Building connections " "2023.09.29.15:16:24 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022184047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:24 Progress: Parameterizing connections " "2023.09.29.15:16:24 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022184086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:24 Progress: Validating " "2023.09.29.15:16:24 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022184091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.15:16:25 Progress: Done reading input file " "2023.09.29.15:16:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022185498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022186826 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys.new_sdram_controller_0: new_sdram_controller_0.wire must be exported, or connected to a matching conduit. " "Qsys.new_sdram_controller_0: new_sdram_controller_0.wire must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022186831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH " "Qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022187673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'qsys_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'qsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022193641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_new_sdram_controller_0 --dir=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0002_new_sdram_controller_0_gen//qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_new_sdram_controller_0 --dir=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0002_new_sdram_controller_0_gen//qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022193641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'qsys_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'qsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022193986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"qsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"qsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022193989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022194891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022194901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_onchip_memory2_0 --dir=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0003_onchip_memory2_0_gen//qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_onchip_memory2_0 --dir=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0003_onchip_memory2_0_gen//qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022194901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022195127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022195129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Starting RTL generation for module 'qsys_onchip_memory2_1' " "Onchip_memory2_1: Starting RTL generation for module 'qsys_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022195136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_onchip_memory2_1 --dir=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0004_onchip_memory2_1_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0004_onchip_memory2_1_gen//qsys_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_1:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_onchip_memory2_1 --dir=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0004_onchip_memory2_1_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0004_onchip_memory2_1_gen//qsys_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022195136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Done RTL generation for module 'qsys_onchip_memory2_1' " "Onchip_memory2_1: Done RTL generation for module 'qsys_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022195356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: \"qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\" " "Onchip_memory2_1: \"qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022195362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'qsys_timer_0' " "Timer_0: Starting RTL generation for module 'qsys_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022195366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer_0 --dir=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0005_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0005_timer_0_gen//qsys_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer_0 --dir=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0005_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0005_timer_0_gen//qsys_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022195366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'qsys_timer_0' " "Timer_0: Done RTL generation for module 'qsys_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022195586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"qsys\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"qsys\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022195598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022200411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022201090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022202348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022203056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022203576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022206737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022206753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022206756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'qsys_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022206776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=qsys_nios2_gen2_0_cpu --dir=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0008_cpu_gen//qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=qsys_nios2_gen2_0_cpu --dir=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/User/AppData/Local/Temp/alt9629_8215452094067115792.dir/0008_cpu_gen//qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022206776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 15:16:47 (*) Starting Nios II generation " "Cpu: # 2023.09.29 15:16:47 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 15:16:47 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.09.29 15:16:47 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 15:16:47 (*)   Creating all objects for CPU " "Cpu: # 2023.09.29 15:16:47 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 15:16:47 (*)   Generating RTL from CPU objects " "Cpu: # 2023.09.29 15:16:47 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 15:16:47 (*)   Creating plain-text RTL " "Cpu: # 2023.09.29 15:16:47 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 15:16:48 (*) Done Nios II generation " "Cpu: # 2023.09.29 15:16:48 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'qsys_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\" " "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\" " "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\" " "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/User/Desktop/testprojectQ20.1/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/User/Desktop/testprojectQ20.1/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/User/Desktop/testprojectQ20.1/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/User/Desktop/testprojectQ20.1/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/User/Desktop/testprojectQ20.1/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/User/Desktop/testprojectQ20.1/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022208681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022209657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022209661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Done \"qsys\" with 29 modules, 43 files " "Qsys: Done \"qsys\" with 29 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022209661 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys.qsys " "Finished elaborating Platform Designer system entity \"qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022210587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys " "Found entity 1: qsys" {  } { { "qsys/synthesis/qsys.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_irq_mapper " "Found entity 1: qsys_irq_mapper" {  } { { "qsys/synthesis/submodules/qsys_irq_mapper.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0 " "Found entity 1: qsys_mm_interconnect_0" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_mm_interconnect_0_rsp_mux_001" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210696 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_mm_interconnect_0_rsp_mux" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: qsys_mm_interconnect_0_rsp_demux_001" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: qsys_mm_interconnect_0_cmd_mux_001" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_mm_interconnect_0_cmd_mux" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_mm_interconnect_0_cmd_demux_001" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_mm_interconnect_0_cmd_demux" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_006_default_decode" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210706 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_006 " "Found entity 2: qsys_mm_interconnect_0_router_006" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_003_default_decode" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210706 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_003 " "Found entity 2: qsys_mm_interconnect_0_router_003" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_002_default_decode" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210706 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_002 " "Found entity 2: qsys_mm_interconnect_0_router_002" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_001_default_decode" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210706 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_001 " "Found entity 2: qsys_mm_interconnect_0_router_001" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_default_decode" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210706 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router " "Found entity 2: qsys_mm_interconnect_0_router" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_0 " "Found entity 1: qsys_timer_0" {  } { { "qsys/synthesis/submodules/qsys_timer_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_onchip_memory2_1 " "Found entity 1: qsys_onchip_memory2_1" {  } { { "qsys/synthesis/submodules/qsys_onchip_memory2_1.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_onchip_memory2_0 " "Found entity 1: qsys_onchip_memory2_0" {  } { { "qsys/synthesis/submodules/qsys_onchip_memory2_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_gen2_0 " "Found entity 1: qsys_nios2_gen2_0" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_nios2_gen2_0_cpu " "Found entity 21: qsys_nios2_gen2_0_cpu" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: qsys_nios2_gen2_0_cpu_test_bench" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_new_sdram_controller_0_input_efifo_module " "Found entity 1: qsys_new_sdram_controller_0_input_efifo_module" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210755 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_new_sdram_controller_0 " "Found entity 2: qsys_new_sdram_controller_0" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsystop.v 1 1 " "Found 1 design units, including 1 entities, in source file qsystop.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsysTOP " "Found entity 1: qsysTOP" {  } { { "qsysTOP.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsysTOP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022210756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210756 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/qsys.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/qsys.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/qsys.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/qsys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/qsys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/qsys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210756 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_avalon_sc_fifo.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210756 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_merlin_arbitrator.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210756 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210756 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_merlin_master_agent.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210756 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_merlin_master_translator.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210766 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_merlin_slave_agent.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210767 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_merlin_slave_translator.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210768 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_reset_controller.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210768 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_reset_synchronizer.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210768 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_irq_mapper.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_irq_mapper.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210768 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210768 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210768 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210775 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210776 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210778 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210779 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210779 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210779 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210782 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210782 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_003.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210782 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210786 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210787 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210788 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210788 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_new_sdram_controller_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210791 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_nios2_gen2_0.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_nios2_gen2_0.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210792 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210792 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210792 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210796 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210796 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_test_bench.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_test_bench.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210798 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_onchip_memory2_0.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_onchip_memory2_0.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210799 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_onchip_memory2_1.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_onchip_memory2_1.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_onchip_memory2_1.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_onchip_memory2_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_onchip_memory2_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_onchip_memory2_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210799 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_timer_0.v C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_timer_0.v " "File \"c:/users/user/desktop/testprojectq20.1/db/ip/qsys/submodules/qsys_timer_0.v\" is a duplicate of already analyzed file \"C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_timer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696022210802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_timer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/qsys_timer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022210802 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at qsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696022210802 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at qsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696022210802 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at qsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696022210802 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at qsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696022210806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsysTOP " "Elaborating entity \"qsysTOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696022210918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys qsys:cpu " "Elaborating entity \"qsys\" for hierarchy \"qsys:cpu\"" {  } { { "qsysTOP.v" "cpu" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsysTOP.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022210926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_new_sdram_controller_0 qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"qsys_new_sdram_controller_0\" for hierarchy \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "qsys/synthesis/qsys.v" "new_sdram_controller_0" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/qsys.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022210956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_new_sdram_controller_0_input_efifo_module qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|qsys_new_sdram_controller_0_input_efifo_module:the_qsys_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"qsys_new_sdram_controller_0_input_efifo_module\" for hierarchy \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|qsys_new_sdram_controller_0_input_efifo_module:the_qsys_new_sdram_controller_0_input_efifo_module\"" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "the_qsys_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0 qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"qsys_nios2_gen2_0\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "qsys/synthesis/qsys.v" "nios2_gen2_0" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/qsys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"qsys_nios2_gen2_0_cpu\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0.v" "cpu" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_test_bench qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_test_bench:the_qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_test_bench:the_qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_register_bank_a_module qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_register_bank_a_module:qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_register_bank_a_module:qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "qsys_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_register_bank_a_module:qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_register_bank_a_module:qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_register_bank_a_module:qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_register_bank_a_module:qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_register_bank_a_module:qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_register_bank_a_module:qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211266 ""}  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696022211266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022211321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022211321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_register_bank_a_module:qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_register_bank_a_module:qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_register_bank_b_module qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_register_bank_b_module:qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_register_bank_b_module:qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "qsys_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci_debug qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211470 ""}  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696022211470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci_break qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_break:the_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_break:the_qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci_xbrk qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci_dbrk qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci_itrace qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci_dtrace qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci_td_mode qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci_fifo qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci_pib qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_oci_im qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_im:the_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_oci_im:the_qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_avalon_reg qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_nios2_ocimem qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_ocimem:the_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_ocimem:the_qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_ociram_sp_ram_module qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_ocimem:the_qsys_nios2_gen2_0_cpu_nios2_ocimem\|qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_ocimem:the_qsys_nios2_gen2_0_cpu_nios2_ocimem\|qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_ocimem:the_qsys_nios2_gen2_0_cpu_nios2_ocimem\|qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_ocimem:the_qsys_nios2_gen2_0_cpu_nios2_ocimem\|qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_ocimem:the_qsys_nios2_gen2_0_cpu_nios2_ocimem\|qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_ocimem:the_qsys_nios2_gen2_0_cpu_nios2_ocimem\|qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_ocimem:the_qsys_nios2_gen2_0_cpu_nios2_ocimem\|qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_ocimem:the_qsys_nios2_gen2_0_cpu_nios2_ocimem\|qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211706 ""}  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696022211706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022211756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022211756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_ocimem:the_qsys_nios2_gen2_0_cpu_nios2_ocimem\|qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_nios2_ocimem:the_qsys_nios2_gen2_0_cpu_nios2_ocimem\|qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_debug_slave_wrapper qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" "the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_debug_slave_tck qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|qsys_nios2_gen2_0_cpu_debug_slave_tck:the_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|qsys_nios2_gen2_0_cpu_debug_slave_tck:the_qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_gen2_0_cpu_debug_slave_sysclk qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022211896 ""}  } { { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696022211896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211899 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022211906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022212492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys:cpu\|qsys_nios2_gen2_0:nios2_gen2_0\|qsys_nios2_gen2_0_cpu:cpu\|qsys_nios2_gen2_0_cpu_nios2_oci:the_qsys_nios2_gen2_0_cpu_nios2_oci\|qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022212611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_onchip_memory2_0 qsys:cpu\|qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"qsys_onchip_memory2_0\" for hierarchy \"qsys:cpu\|qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "qsys/synthesis/qsys.v" "onchip_memory2_0" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/qsys.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022212651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:cpu\|qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:cpu\|qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_onchip_memory2_0.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022212666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:cpu\|qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:cpu\|qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_onchip_memory2_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_onchip_memory2_0.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022212686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:cpu\|qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:cpu\|qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212686 ""}  } { { "qsys/synthesis/submodules/qsys_onchip_memory2_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_onchip_memory2_0.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696022212686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_62n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_62n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_62n1 " "Found entity 1: altsyncram_62n1" {  } { { "db/altsyncram_62n1.tdf" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/db/altsyncram_62n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022212736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022212736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_62n1 qsys:cpu\|qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_62n1:auto_generated " "Elaborating entity \"altsyncram_62n1\" for hierarchy \"qsys:cpu\|qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_62n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022212736 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "qsys_onchip_memory2_0.hex 128 10 " "Width of data items in \"qsys_onchip_memory2_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 qsys_onchip_memory2_0.hex " "Data at line (2) of memory initialization file \"qsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 qsys_onchip_memory2_0.hex " "Data at line (3) of memory initialization file \"qsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 qsys_onchip_memory2_0.hex " "Data at line (4) of memory initialization file \"qsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 qsys_onchip_memory2_0.hex " "Data at line (5) of memory initialization file \"qsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 qsys_onchip_memory2_0.hex " "Data at line (6) of memory initialization file \"qsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 qsys_onchip_memory2_0.hex " "Data at line (7) of memory initialization file \"qsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 qsys_onchip_memory2_0.hex " "Data at line (8) of memory initialization file \"qsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 qsys_onchip_memory2_0.hex " "Data at line (9) of memory initialization file \"qsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 qsys_onchip_memory2_0.hex " "Data at line (10) of memory initialization file \"qsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212746 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 qsys_onchip_memory2_0.hex " "Data at line (11) of memory initialization file \"qsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212746 ""}  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1696022212746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_onchip_memory2_1 qsys:cpu\|qsys_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"qsys_onchip_memory2_1\" for hierarchy \"qsys:cpu\|qsys_onchip_memory2_1:onchip_memory2_1\"" {  } { { "qsys/synthesis/qsys.v" "onchip_memory2_1" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/qsys.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022212816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:cpu\|qsys_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:cpu\|qsys_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_onchip_memory2_1.v" "the_altsyncram" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_onchip_memory2_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022212826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:cpu\|qsys_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:cpu\|qsys_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_onchip_memory2_1.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_onchip_memory2_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022212841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:cpu\|qsys_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:cpu\|qsys_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_onchip_memory2_1.hex " "Parameter \"init_file\" = \"qsys_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696022212841 ""}  } { { "qsys/synthesis/submodules/qsys_onchip_memory2_1.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_onchip_memory2_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696022212841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72n1 " "Found entity 1: altsyncram_72n1" {  } { { "db/altsyncram_72n1.tdf" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/db/altsyncram_72n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022212887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022212887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72n1 qsys:cpu\|qsys_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_72n1:auto_generated " "Elaborating entity \"altsyncram_72n1\" for hierarchy \"qsys:cpu\|qsys_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_72n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022212887 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "qsys_onchip_memory2_1.hex 128 10 " "Width of data items in \"qsys_onchip_memory2_1.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 qsys_onchip_memory2_1.hex " "Data at line (2) of memory initialization file \"qsys_onchip_memory2_1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212896 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 qsys_onchip_memory2_1.hex " "Data at line (3) of memory initialization file \"qsys_onchip_memory2_1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212896 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 qsys_onchip_memory2_1.hex " "Data at line (4) of memory initialization file \"qsys_onchip_memory2_1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212896 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 qsys_onchip_memory2_1.hex " "Data at line (5) of memory initialization file \"qsys_onchip_memory2_1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212896 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 qsys_onchip_memory2_1.hex " "Data at line (6) of memory initialization file \"qsys_onchip_memory2_1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212896 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 qsys_onchip_memory2_1.hex " "Data at line (7) of memory initialization file \"qsys_onchip_memory2_1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212896 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 qsys_onchip_memory2_1.hex " "Data at line (8) of memory initialization file \"qsys_onchip_memory2_1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212896 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 qsys_onchip_memory2_1.hex " "Data at line (9) of memory initialization file \"qsys_onchip_memory2_1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212896 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 qsys_onchip_memory2_1.hex " "Data at line (10) of memory initialization file \"qsys_onchip_memory2_1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212896 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 qsys_onchip_memory2_1.hex " "Data at line (11) of memory initialization file \"qsys_onchip_memory2_1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696022212896 ""}  } { { "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/software/test/mem_init/qsys_onchip_memory2_1.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1696022212896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_timer_0 qsys:cpu\|qsys_timer_0:timer_0 " "Elaborating entity \"qsys_timer_0\" for hierarchy \"qsys:cpu\|qsys_timer_0:timer_0\"" {  } { { "qsys/synthesis/qsys.v" "timer_0" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/qsys.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022212957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0 qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_mm_interconnect_0\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys/synthesis/qsys.v" "mm_interconnect_0" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/qsys.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022212966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "onchip_memory2_1_s1_translator" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router " "Elaborating entity \"qsys_mm_interconnect_0_router\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "router" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_default_decode qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\|qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\|qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_001 qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_mm_interconnect_0_router_001\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "router_001" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_001_default_decode qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_002 qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_mm_interconnect_0_router_002\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "router_002" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_002_default_decode qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_003 qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"qsys_mm_interconnect_0_router_003\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "router_003" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_003_default_decode qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_003:router_003\|qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_003:router_003\|qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_006 qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"qsys_mm_interconnect_0_router_006\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "router_006" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_006_default_decode qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_006:router_006\|qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_006:router_006\|qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_demux qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_demux_001 qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_mux qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_mux_001 qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_demux_001 qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"qsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_mux qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_mux_001 qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys:cpu\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_irq_mapper qsys:cpu\|qsys_irq_mapper:irq_mapper " "Elaborating entity \"qsys_irq_mapper\" for hierarchy \"qsys:cpu\|qsys_irq_mapper:irq_mapper\"" {  } { { "qsys/synthesis/qsys.v" "irq_mapper" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/qsys.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys:cpu\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys:cpu\|altera_reset_controller:rst_controller\"" {  } { { "qsys/synthesis/qsys.v" "rst_controller" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/qsys.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys:cpu\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys:cpu\|altera_reset_controller:rst_controller_001\"" {  } { { "qsys/synthesis/qsys.v" "rst_controller_001" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/qsys.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022213666 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1696022214611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.09.29.15:16:58 Progress: Loading sld75fcd77f/alt_sld_fab_wrapper_hw.tcl " "2023.09.29.15:16:58 Progress: Loading sld75fcd77f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022218127 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022220864 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022220993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022224576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022224669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022224756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022224869 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022224869 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022224876 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1696022225596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75fcd77f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75fcd77f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld75fcd77f/alt_sld_fab.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/db/ip/sld75fcd77f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022225806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022225806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022225871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022225871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022225876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022225876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022225936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022225936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022226006 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022226006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022226006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/db/ip/sld75fcd77f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696022226071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022226071 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[0\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[0\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[1\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[1\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[2\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[2\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[3\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[3\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[4\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[4\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[5\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[5\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[6\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[6\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[7\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[7\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[8\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[8\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[9\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[9\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[10\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[10\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[11\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[11\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[12\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[12\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[13\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[13\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[14\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[14\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[15\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[15\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[16\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[16\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[17\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[17\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[18\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[18\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[19\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[19\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[20\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[20\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[21\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[21\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[22\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[22\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[23\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[23\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[24\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[24\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[25\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[25\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[26\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[26\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[27\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[27\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[28\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[28\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[29\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[29\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[30\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[30\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[31\]~synth " "Converted tri-state buffer \"qsys:cpu\|qsys_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[31\]~synth\" feeding internal logic into a wire" {  } { { "qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/testprojectQ20.1/qsys/synthesis/submodules/qsys_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696022227566 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1696022227566 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696022228701 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022229686 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "97 " "97 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696022230591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022230786 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/testprojectQ20.1/output_files/p1soqsysQ201.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/testprojectQ20.1/output_files/p1soqsysQ201.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022231257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696022232082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696022232082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1825 " "Implemented 1825 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696022232321 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696022232321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1658 " "Implemented 1658 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696022232321 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696022232321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696022232321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696022232366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 15:17:12 2023 " "Processing ended: Fri Sep 29 15:17:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696022232366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696022232366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696022232366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696022232366 ""}
