<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3835" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3835{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_3835{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_3835{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3835{left:70px;bottom:787px;}
#t5_3835{left:96px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t6_3835{left:281px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t7_3835{left:96px;bottom:773px;letter-spacing:-0.11px;word-spacing:-1.13px;}
#t8_3835{left:628px;bottom:773px;letter-spacing:-0.02px;word-spacing:-1.16px;}
#t9_3835{left:96px;bottom:756px;letter-spacing:-0.05px;word-spacing:-1.12px;}
#ta_3835{left:347px;bottom:756px;letter-spacing:-0.04px;word-spacing:-1.11px;}
#tb_3835{left:96px;bottom:740px;letter-spacing:-0.03px;word-spacing:-0.29px;}
#tc_3835{left:70px;bottom:411px;letter-spacing:0.13px;}
#td_3835{left:152px;bottom:411px;letter-spacing:0.15px;word-spacing:0.01px;}
#te_3835{left:70px;bottom:387px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#tf_3835{left:70px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_3835{left:70px;bottom:353px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#th_3835{left:70px;bottom:329px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#ti_3835{left:70px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#tj_3835{left:70px;bottom:295px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#tk_3835{left:284px;bottom:302px;}
#tl_3835{left:299px;bottom:295px;letter-spacing:-0.16px;word-spacing:-1.3px;}
#tm_3835{left:70px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_3835{left:70px;bottom:254px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#to_3835{left:70px;bottom:237px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_3835{left:70px;bottom:220px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tq_3835{left:70px;bottom:196px;letter-spacing:-0.15px;word-spacing:-1.38px;}
#tr_3835{left:70px;bottom:179px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3835{left:70px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_3835{left:70px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tu_3835{left:70px;bottom:128px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3835{left:70px;bottom:112px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#tw_3835{left:310px;bottom:112px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tx_3835{left:229px;bottom:843px;letter-spacing:0.12px;word-spacing:0.02px;}
#ty_3835{left:330px;bottom:843px;letter-spacing:0.14px;word-spacing:0.02px;}
#tz_3835{left:161px;bottom:469px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t10_3835{left:262px;bottom:469px;letter-spacing:0.14px;word-spacing:0.02px;}
#t11_3835{left:246px;bottom:943px;letter-spacing:0.12px;}
#t12_3835{left:457px;bottom:1024px;letter-spacing:0.13px;}
#t13_3835{left:601px;bottom:1025px;letter-spacing:0.03px;}
#t14_3835{left:443px;bottom:1024px;letter-spacing:0.13px;}
#t15_3835{left:614px;bottom:1025px;letter-spacing:0.07px;}
#t16_3835{left:665px;bottom:1025px;letter-spacing:0.13px;}
#t17_3835{left:652px;bottom:1025px;letter-spacing:0.03px;}
#t18_3835{left:246px;bottom:954px;letter-spacing:0.11px;}
#t19_3835{left:246px;bottom:929px;letter-spacing:0.15px;}
#t1a_3835{left:644px;bottom:939px;letter-spacing:0.11px;}
#t1b_3835{left:280px;bottom:1025px;letter-spacing:0.13px;}
#t1c_3835{left:369px;bottom:1024px;letter-spacing:0.12px;}
#t1d_3835{left:469px;bottom:1024px;letter-spacing:0.13px;}
#t1e_3835{left:678px;bottom:1025px;letter-spacing:0.03px;}
#t1f_3835{left:356px;bottom:1024px;letter-spacing:0.13px;}
#t1g_3835{left:343px;bottom:1024px;letter-spacing:0.13px;}
#t1h_3835{left:331px;bottom:1024px;letter-spacing:0.03px;}
#t1i_3835{left:317px;bottom:1024px;letter-spacing:0.03px;}
#t1j_3835{left:639px;bottom:1025px;letter-spacing:0.13px;}
#t1k_3835{left:588px;bottom:1025px;letter-spacing:0.03px;}
#t1l_3835{left:259px;bottom:915px;letter-spacing:0.13px;}
#t1m_3835{left:658px;bottom:914px;}
#t1n_3835{left:438px;bottom:892px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1o_3835{left:205px;bottom:1040px;letter-spacing:-0.16px;word-spacing:-0.14px;}
#t1p_3835{left:627px;bottom:561px;letter-spacing:0.06px;}
#t1q_3835{left:243px;bottom:669px;letter-spacing:0.11px;word-spacing:-0.62px;}
#t1r_3835{left:395px;bottom:669px;letter-spacing:0.12px;}
#t1s_3835{left:237px;bottom:559px;letter-spacing:0.12px;word-spacing:-0.72px;}
#t1t_3835{left:400px;bottom:559px;letter-spacing:0.14px;}
#t1u_3835{left:243px;bottom:586px;letter-spacing:0.11px;}
#t1v_3835{left:269px;bottom:655px;letter-spacing:0.03px;}
#t1w_3835{left:667px;bottom:655px;}
#t1x_3835{left:332px;bottom:655px;letter-spacing:0.13px;}
#t1y_3835{left:307px;bottom:655px;letter-spacing:0.13px;}
#t1z_3835{left:253px;bottom:546px;letter-spacing:0.13px;}
#t20_3835{left:654px;bottom:546px;}
#t21_3835{left:409px;bottom:523px;letter-spacing:-0.14px;}

.s1_3835{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3835{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3835{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3835{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3835{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3835{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3835{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3835{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3835{font-size:9px;font-family:Arial_b5v;color:#000;}
.sa_3835{font-size:12px;font-family:Arial_b5v;color:#000;}
.sb_3835{font-size:11px;font-family:Arial_b5v;color:#000;}
.sc_3835{font-size:14px;font-family:Arial_b5v;color:#000;}
.t.v0_3835{transform:scaleX(0.902);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3835" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3835Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3835" style="-webkit-user-select: none;"><object width="935" height="1210" data="3835/3835.svg" type="image/svg+xml" id="pdf3835" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3835" class="t s1_3835">Vol. 3B </span><span id="t2_3835" class="t s1_3835">20-127 </span>
<span id="t3_3835" class="t s2_3835">PERFORMANCE MONITORING </span>
<span id="t4_3835" class="t s3_3835">• </span><span id="t5_3835" class="t s4_3835">IBUSQ Latency event — </span><span id="t6_3835" class="t s5_3835">This event accumulates weighted cycle counts for latency measurement of transac- </span>
<span id="t7_3835" class="t s5_3835">tions in the iBUSQ unit. The count is enabled by setting MSR_IFSB_CTRL6[bit </span><span id="t8_3835" class="t s5_3835">26] to 1; the count freezes after </span>
<span id="t9_3835" class="t s5_3835">software sets MSR_IFSB_CTRL6[bit </span><span id="ta_3835" class="t s5_3835">26] to 0. MSR_IFSB_CNTR7 acts as a 64-bit event counter for this event. </span>
<span id="tb_3835" class="t s5_3835">See Figure 20-57. </span>
<span id="tc_3835" class="t s6_3835">20.6.7 </span><span id="td_3835" class="t s6_3835">Performance Monitoring on L3 and Caching Bus Controller Sub-Systems </span>
<span id="te_3835" class="t s5_3835">The Intel Xeon processor 7400 series and Dual-Core Intel Xeon processor 7100 series employ a distinct L3/caching </span>
<span id="tf_3835" class="t s5_3835">bus controller sub-system. These sub-system have a unique set of performance monitoring capability and </span>
<span id="tg_3835" class="t s5_3835">programming interfaces that are largely common between these two processor families. </span>
<span id="th_3835" class="t s5_3835">Intel Xeon processor 7400 series are based on 45 nm enhanced Intel Core microarchitecture. The CPUID signature </span>
<span id="ti_3835" class="t s5_3835">is indicated by DisplayFamily_DisplayModel value of 06_1DH (see the CPUID instruction in Chapter 3, “Instruction </span>
<span id="tj_3835" class="t s5_3835">Set Reference, A-L‚” of the Intel </span>
<span id="tk_3835" class="t s7_3835">® </span>
<span id="tl_3835" class="t s5_3835">64 and IA-32 Architectures Software Developer’s Manual, Volume 2A). Intel Xeon </span>
<span id="tm_3835" class="t s5_3835">processor 7400 series have six processor cores that share an L3 cache. </span>
<span id="tn_3835" class="t s5_3835">Dual-Core Intel Xeon processor 7100 series are based on Intel NetBurst microarchitecture, have a CPUID signature </span>
<span id="to_3835" class="t s5_3835">of family [0FH], model [06H] and a unified L3 cache shared between two cores. Each core in an Intel Xeon </span>
<span id="tp_3835" class="t s5_3835">processor 7100 series supports Intel Hyper-Threading Technology, providing two logical processors per core. </span>
<span id="tq_3835" class="t s5_3835">Both Intel Xeon processor 7400 series and Intel Xeon processor 7100 series support multi-processor configurations </span>
<span id="tr_3835" class="t s5_3835">using system bus interfaces. In Intel Xeon processor 7400 series, the L3/caching bus controller sub-system </span>
<span id="ts_3835" class="t s5_3835">provides three Simple Direct Interface (SDI) to service transactions originated the XQ-replacement SDI logic in </span>
<span id="tt_3835" class="t s5_3835">each dual-core modules. In Intel Xeon processor 7100 series, the IOQ logic in each processor core is replaced with </span>
<span id="tu_3835" class="t s5_3835">a Simple Direct Interface (SDI) logic. The L3 cache is connected between the system bus and the SDI through </span>
<span id="tv_3835" class="t s5_3835">additional control logic. See Figure </span><span id="tw_3835" class="t s5_3835">20-58 for the block configuration of six processor cores and the L3/Caching bus </span>
<span id="tx_3835" class="t s8_3835">Figure 20-56. </span><span id="ty_3835" class="t s8_3835">MSR_EFSB_DRDYx, Addresses: 107D0H and 107D1H </span>
<span id="tz_3835" class="t s8_3835">Figure 20-57. </span><span id="t10_3835" class="t s8_3835">MSR_IFSB_CTL6, Address: 107D2H; MSR_IFSB_CNTR7, Address: 107D3H </span>
<span id="t11_3835" class="t s1_3835">Other </span>
<span id="t12_3835" class="t s9_3835">49 </span><span id="t13_3835" class="t s9_3835">38 </span><span id="t14_3835" class="t s9_3835">50 </span><span id="t15_3835" class="t s9_3835">37 36 </span><span id="t16_3835" class="t s9_3835">33 </span><span id="t17_3835" class="t s9_3835">34 </span>
<span id="t18_3835" class="t sa_3835">Saturate </span>
<span id="t19_3835" class="t sa_3835">Own </span>
<span id="t1a_3835" class="t sa_3835">Reserved </span>
<span id="t1b_3835" class="t s9_3835">63 </span><span id="t1c_3835" class="t s9_3835">56 55 </span><span id="t1d_3835" class="t s9_3835">48 </span><span id="t1e_3835" class="t s9_3835">32 </span><span id="t1f_3835" class="t s9_3835">57 </span><span id="t1g_3835" class="t s9_3835">58 </span><span id="t1h_3835" class="t s9_3835">59 </span><span id="t1i_3835" class="t s9_3835">60 </span><span id="t1j_3835" class="t s9_3835">35 </span><span id="t1k_3835" class="t s9_3835">39 </span>
<span id="t1l_3835" class="t s9_3835">31 </span><span id="t1m_3835" class="t s9_3835">0 </span>
<span id="t1n_3835" class="t sb_3835">32 bit event count </span>
<span id="t1o_3835" class="t sc_3835">MSR_EFSB_DRDYx, Addresses: 107D0H and 107D1H </span>
<span id="t1p_3835" class="t v0_3835 sa_3835">Reserved </span>
<span id="t1q_3835" class="t sa_3835">MSR_IFSB_CTL6 Address: </span><span id="t1r_3835" class="t sa_3835">107D2H </span>
<span id="t1s_3835" class="t sa_3835">MSR_IFSB_CNTR7 Address: </span><span id="t1t_3835" class="t sa_3835">107D3H </span>
<span id="t1u_3835" class="t sa_3835">Enable </span>
<span id="t1v_3835" class="t s9_3835">63 </span><span id="t1w_3835" class="t s9_3835">0 </span><span id="t1x_3835" class="t s9_3835">57 </span><span id="t1y_3835" class="t s9_3835">59 </span>
<span id="t1z_3835" class="t s9_3835">63 </span><span id="t20_3835" class="t s9_3835">0 </span>
<span id="t21_3835" class="t sb_3835">64 bit event count </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
