// Seed: 1897324476
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output wor id_2,
    input wor id_3,
    input supply0 id_4,
    input tri1 id_5
    , id_8,
    output supply1 id_6
);
  wire id_9, id_10, id_11;
  logic [7:0][-1 : 1] id_12;
endmodule
module module_1 #(
    parameter id_0 = 32'd82
) (
    input supply1 _id_0,
    input tri0 id_1#(
        .id_7 (1),
        .id_8 (-1),
        .id_9 (-1),
        .id_10(-1),
        .id_11(1 == 1)
    ),
    output wor id_2,
    output wor id_3,
    input supply1 id_4,
    input wire id_5
    , id_12
);
  wire [-1 : id_0] id_13, id_14;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_4,
      id_1,
      id_4,
      id_3
  );
endmodule
