{"Source Block": ["oh/elink/dv/dv_elink.v@113:123@HdlIdDef", "   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n   // End of automatics\n\n   wire \t\temaxi_emrq_rd_en;\t// From emaxi of emaxi.v\n   wire \t\temaxi_emwr_rd_en;\t// From emaxi of emaxi.v\n   wire \t\temaxi_emrq_access;\t// To emaxi of emaxi.v\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@110:120", "   wire\t\t\telink_axi_wvalid;\t// From elink of elink.v\n   wire\t\t\tframe_n;\t\t// From elink of elink.v\n   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n   // End of automatics\n\n"], ["oh/elink/dv/dv_elink.v@109:119", "   wire [7:0]\t\telink_axi_wstrb;\t// From elink of elink.v\n   wire\t\t\telink_axi_wvalid;\t// From elink of elink.v\n   wire\t\t\tframe_n;\t\t// From elink of elink.v\n   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n   // End of automatics\n"], ["oh/elink/dv/dv_elink.v@112:122", "   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n   // End of automatics\n\n   wire \t\temaxi_emrq_rd_en;\t// From emaxi of emaxi.v\n   wire \t\temaxi_emwr_rd_en;\t// From emaxi of emaxi.v\n"], ["oh/elink/dv/dv_elink.v@111:121", "   wire\t\t\tframe_n;\t\t// From elink of elink.v\n   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n   // End of automatics\n\n   wire \t\temaxi_emrq_rd_en;\t// From emaxi of emaxi.v\n"]], "Diff Content": {"Delete": [], "Add": [[118, "   wire [63:0] \t\tdv_axi_rdata; //restricted to 32 bits here\n"]]}}