strict digraph "" {
	node [label="\N"];
	"33:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fdd8cac8050>",
		fillcolor=turquoise,
		label="33:BL
next_state = (x == 1)? S101 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fdd8cadcd50>]",
		style=filled,
		typ=Block];
	"Leaf_24:AL"	[def_var="['next_state']",
		label="Leaf_24:AL"];
	"33:BL" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fdd8cac8090>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fdd8cac8110>",
		fillcolor=turquoise,
		label="30:BL
next_state = (x == 0)? S10 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fdd8cac8150>]",
		style=filled,
		typ=Block];
	"30:CA" -> "30:BL"	[cond="[]",
		lineno=None];
	"24:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fdd8cac8b50>",
		clk_sens=False,
		fillcolor=gold,
		label="24:AL",
		sens="['x', 'IDLE']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'IDLE', 'present_state']"];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fdd8cac8c50>",
		fillcolor=turquoise,
		label="25:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"24:AL" -> "25:BL"	[cond="[]",
		lineno=None];
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fdd8cadc090>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"33:CA" -> "33:BL"	[cond="[]",
		lineno=None];
	"30:BL" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"26:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fdd8cac8650>",
		fillcolor=linen,
		label="26:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"26:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"26:CS" -> "33:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"36:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fdd8cac83d0>",
		fillcolor=lightcyan,
		label="36:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:CS" -> "36:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fdd8cac8750>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:CS" -> "27:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fdd8cac87d0>",
		fillcolor=turquoise,
		label="27:BL
next_state = (x == 1)? S1 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fdd8cac8810>]",
		style=filled,
		typ=Block];
	"27:BL" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"36:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fdd8cac8450>",
		fillcolor=turquoise,
		label="36:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fdd8cac8490>]",
		style=filled,
		typ=Block];
	"36:CA" -> "36:BL"	[cond="[]",
		lineno=None];
	"27:CA" -> "27:BL"	[cond="[]",
		lineno=None];
	"25:BL" -> "26:CS"	[cond="[]",
		lineno=None];
	"36:BL" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
}
