{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711399573828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711399573830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 14:46:13 2024 " "Processing started: Mon Mar 25 14:46:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711399573830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399573830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Deliverable_4 -c Deliverable_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Deliverable_4 -c Deliverable_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399573830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711399574157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711399574157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upconv.v 1 1 " "Found 1 design units, including 1 entities, in source file upconv.v" { { "Info" "ISGN_ENTITY_NAME" "1 upconv " "Found entity 1: upconv" {  } { { "upconv.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/upconv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578278 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "up_sampler_4.v(21) " "Verilog HDL information at up_sampler_4.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "up_sampler_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711399578286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_sampler_4.v 1 1 " "Found 1 design units, including 1 entities, in source file up_sampler_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_sampler_4 " "Found entity 1: up_sampler_4" {  } { { "up_sampler_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578287 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "up_sampler_2_2.v(21) " "Verilog HDL information at up_sampler_2_2.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "up_sampler_2_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711399578295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_sampler_2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file up_sampler_2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_sampler_2_2 " "Found entity 1: up_sampler_2_2" {  } { { "up_sampler_2_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578296 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "up_sampler_2_1.v(21) " "Verilog HDL information at up_sampler_2_1.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "up_sampler_2_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711399578303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_sampler_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file up_sampler_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_sampler_2_1 " "Found entity 1: up_sampler_2_1" {  } { { "up_sampler_2_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_practical.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_practical.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_practical " "Found entity 1: tx_practical" {  } { { "tx_practical.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/tx_practical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_error.v 1 1 " "Found 1 design units, including 1 entities, in source file square_error.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_error " "Found entity 1: square_error" {  } { { "square_error.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slicer.v 1 1 " "Found 1 design units, including 1 entities, in source file slicer.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer " "Found entity 1: slicer" {  } { { "slicer.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_red2.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_red2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_red2 " "Found entity 1: rx_red2" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mer_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mer_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mer_test " "Found entity 1: mer_test" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper_power.v 1 1 " "Found 1 design units, including 1 entities, in source file mapper_power.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_power " "Found entity 1: mapper_power" {  } { { "mapper_power.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578356 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lfsr.v(22) " "Verilog HDL information at lfsr.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "lfsr.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711399578363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_band_filter_2.v 1 1 " "Found 1 design units, including 1 entities, in source file half_band_filter_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_band_filter_2 " "Found entity 1: half_band_filter_2" {  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_band_filter_1.v 1 1 " "Found 1 design units, including 1 entities, in source file half_band_filter_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_band_filter_1 " "Found entity 1: half_band_filter_1" {  } { { "half_band_filter_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gs_rx_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file gs_rx_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 gs_rx_filter " "Found entity 1: gs_rx_filter" {  } { { "gs_rx_filter.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/gs_rx_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_sampler_4.v 1 1 " "Found 1 design units, including 1 entities, in source file down_sampler_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_sampler_4 " "Found entity 1: down_sampler_4" {  } { { "down_sampler_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_sampler_2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file down_sampler_2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_sampler_2_2 " "Found entity 1: down_sampler_2_2" {  } { { "down_sampler_2_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_sampler_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file down_sampler_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_sampler_2_1 " "Found entity 1: down_sampler_2_1" {  } { { "down_sampler_2_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578413 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Deliverable_4.v(162) " "Verilog HDL error at Deliverable_4.v(162): constant value overflow" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 162 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1711399578421 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Deliverable_4.v(170) " "Verilog HDL error at Deliverable_4.v(170): constant value overflow" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 170 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1711399578421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Deliverable_4.v 1 1 " "Found 1 design units, including 1 entities, in source file Deliverable_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Deliverable_4 " "Found entity 1: Deliverable_4" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_error.v 1 1 " "Found 1 design units, including 1 entities, in source file dc_error.v" { { "Info" "ISGN_ENTITY_NAME" "1 dc_error " "Found entity 1: dc_error" {  } { { "dc_error.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/dc_error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "up1 UP1 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"up1\" differs only in case from object \"UP1\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399578442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half1 HALF1 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"half1\" differs only in case from object \"HALF1\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399578442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "up2 UP2 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"up2\" differs only in case from object \"UP2\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399578442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half2 HALF2 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"half2\" differs only in case from object \"HALF2\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399578442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half3 HALF3 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"half3\" differs only in case from object \"HALF3\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399578442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "down1 DOWN1 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"down1\" differs only in case from object \"DOWN1\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399578442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half4 HALF4 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"half4\" differs only in case from object \"HALF4\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399578442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "down2 DOWN2 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"down2\" differs only in case from object \"DOWN2\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399578442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comm_SUT.v 1 1 " "Found 1 design units, including 1 entities, in source file comm_SUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 comm_SUT " "Found entity 1: comm_SUT" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_50 Deliverable_4.v(190) " "Verilog HDL Implicit Net warning at Deliverable_4.v(190): created implicit net for \"clk_50\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399578443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw Deliverable_4.v(193) " "Verilog HDL Implicit Net warning at Deliverable_4.v(193): created implicit net for \"sw\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399578443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Deliverable_4 " "Elaborating entity \"Deliverable_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711399578783 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_A Deliverable_4.v(22) " "Verilog HDL or VHDL warning at Deliverable_4.v(22): object \"registered_ADC_A\" assigned a value but never read" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399578784 "|Deliverable_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_B Deliverable_4.v(23) " "Verilog HDL or VHDL warning at Deliverable_4.v(23): object \"registered_ADC_B\" assigned a value but never read" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399578784 "|Deliverable_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_input_q Deliverable_4.v(81) " "Verilog HDL or VHDL warning at Deliverable_4.v(81): object \"x_input_q\" assigned a value but never read" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399578784 "|Deliverable_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "down_q Deliverable_4.v(252) " "Verilog HDL Always Construct warning at Deliverable_4.v(252): inferring latch(es) for variable \"down_q\", which holds its previous value in one or more paths through the always construct" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711399578786 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[0\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[0\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578788 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[1\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[1\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578788 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[2\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[2\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578788 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[3\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[3\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578788 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[4\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[4\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578788 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[5\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[5\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578788 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[6\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[6\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578788 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[7\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[7\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578788 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[8\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[8\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578788 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[9\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[9\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578788 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[10\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[10\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578789 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[11\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[11\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578789 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[12\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[12\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578789 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[13\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[13\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578789 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[14\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[14\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578789 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[15\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[15\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578789 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[16\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[16\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578789 "|Deliverable_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "down_q\[17\] Deliverable_4.v(252) " "Inferred latch for \"down_q\[17\]\" at Deliverable_4.v(252)" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578789 "|Deliverable_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:SUT " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:SUT\"" {  } { { "Deliverable_4.v" "SUT" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399578831 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear_accum lfsr.v(29) " "Verilog HDL Always Construct warning at lfsr.v(29): inferring latch(es) for variable \"clear_accum\", which holds its previous value in one or more paths through the always construct" {  } { { "lfsr.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711399578832 "|Deliverable_4|lfsr:SUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_accum lfsr.v(29) " "Inferred latch for \"clear_accum\" at lfsr.v(29)" {  } { { "lfsr.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399578832 "|Deliverable_4|lfsr:SUT"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "up1 UP1 i_tx.v(37) " "Verilog HDL Declaration information at i_tx.v(37): object \"up1\" differs only in case from object \"UP1\" in the same scope" {  } { { "i_tx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399578860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half1 HALF1 i_tx.v(37) " "Verilog HDL Declaration information at i_tx.v(37): object \"half1\" differs only in case from object \"HALF1\" in the same scope" {  } { { "i_tx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399578860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "up2 UP2 i_tx.v(37) " "Verilog HDL Declaration information at i_tx.v(37): object \"up2\" differs only in case from object \"UP2\" in the same scope" {  } { { "i_tx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399578860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half2 HALF2 i_tx.v(37) " "Verilog HDL Declaration information at i_tx.v(37): object \"half2\" differs only in case from object \"HALF2\" in the same scope" {  } { { "i_tx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399578860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i_tx.v 1 1 " "Using design file i_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i_tx " "Found entity 1: i_tx" {  } { { "i_tx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399578862 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711399578862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_tx i_tx:TXI " "Elaborating entity \"i_tx\" for hierarchy \"i_tx:TXI\"" {  } { { "Deliverable_4.v" "TXI" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399578862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_sampler_4 i_tx:TXI\|up_sampler_4:UPPER " "Elaborating entity \"up_sampler_4\" for hierarchy \"i_tx:TXI\|up_sampler_4:UPPER\"" {  } { { "i_tx.v" "UPPER" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399578878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sampler up_sampler_4.v(10) " "Verilog HDL or VHDL warning at up_sampler_4.v(10): object \"sampler\" assigned a value but never read" {  } { { "up_sampler_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399578879 "|Deliverable_4|i_tx:TXI|up_sampler_4:UPPER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_practical i_tx:TXI\|tx_practical:TRANSMITTER " "Elaborating entity \"tx_practical\" for hierarchy \"i_tx:TXI\|tx_practical:TRANSMITTER\"" {  } { { "i_tx.v" "TRANSMITTER" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399578891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_sampler_2_1 i_tx:TXI\|up_sampler_2_1:UP1 " "Elaborating entity \"up_sampler_2_1\" for hierarchy \"i_tx:TXI\|up_sampler_2_1:UP1\"" {  } { { "i_tx.v" "UP1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579266 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sampler up_sampler_2_1.v(11) " "Verilog HDL or VHDL warning at up_sampler_2_1.v(11): object \"sampler\" assigned a value but never read" {  } { { "up_sampler_2_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399579266 "|Deliverable_4|i_tx:TXI|up_sampler_2_1:UP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_band_filter_1 i_tx:TXI\|half_band_filter_1:HALF1 " "Elaborating entity \"half_band_filter_1\" for hierarchy \"i_tx:TXI\|half_band_filter_1:HALF1\"" {  } { { "i_tx.v" "HALF1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_sampler_2_2 i_tx:TXI\|up_sampler_2_2:UP2 " "Elaborating entity \"up_sampler_2_2\" for hierarchy \"i_tx:TXI\|up_sampler_2_2:UP2\"" {  } { { "i_tx.v" "UP2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579346 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sampler up_sampler_2_2.v(11) " "Verilog HDL or VHDL warning at up_sampler_2_2.v(11): object \"sampler\" assigned a value but never read" {  } { { "up_sampler_2_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399579346 "|Deliverable_4|i_tx:TXI|up_sampler_2_2:UP2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_band_filter_2 i_tx:TXI\|half_band_filter_2:HALF2 " "Elaborating entity \"half_band_filter_2\" for hierarchy \"i_tx:TXI\|half_band_filter_2:HALF2\"" {  } { { "i_tx.v" "HALF2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "up1 UP1 q_tx.v(37) " "Verilog HDL Declaration information at q_tx.v(37): object \"up1\" differs only in case from object \"UP1\" in the same scope" {  } { { "q_tx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_tx.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399579413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half1 HALF1 q_tx.v(37) " "Verilog HDL Declaration information at q_tx.v(37): object \"half1\" differs only in case from object \"HALF1\" in the same scope" {  } { { "q_tx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_tx.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399579413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "up2 UP2 q_tx.v(37) " "Verilog HDL Declaration information at q_tx.v(37): object \"up2\" differs only in case from object \"UP2\" in the same scope" {  } { { "q_tx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_tx.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399579413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half2 HALF2 q_tx.v(37) " "Verilog HDL Declaration information at q_tx.v(37): object \"half2\" differs only in case from object \"HALF2\" in the same scope" {  } { { "q_tx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_tx.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399579413 ""}
{ "Warning" "WSGN_SEARCH_FILE" "q_tx.v 1 1 " "Using design file q_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 q_tx " "Found entity 1: q_tx" {  } { { "q_tx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399579415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711399579415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_tx q_tx:TXQ " "Elaborating entity \"q_tx\" for hierarchy \"q_tx:TXQ\"" {  } { { "Deliverable_4.v" "TXQ" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579415 ""}
{ "Warning" "WSGN_SEARCH_FILE" "channel.v 1 1 " "Using design file channel.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "channel.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/channel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399579448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711399579448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel channel:CH " "Elaborating entity \"channel\" for hierarchy \"channel:CH\"" {  } { { "Deliverable_4.v" "CH" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half3 HALF3 i_rx.v(45) " "Verilog HDL Declaration information at i_rx.v(45): object \"half3\" differs only in case from object \"HALF3\" in the same scope" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399579475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "down1 DOWN1 i_rx.v(45) " "Verilog HDL Declaration information at i_rx.v(45): object \"down1\" differs only in case from object \"DOWN1\" in the same scope" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399579475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half4 HALF4 i_rx.v(45) " "Verilog HDL Declaration information at i_rx.v(45): object \"half4\" differs only in case from object \"HALF4\" in the same scope" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399579475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "down2 DOWN2 i_rx.v(45) " "Verilog HDL Declaration information at i_rx.v(45): object \"down2\" differs only in case from object \"DOWN2\" in the same scope" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399579475 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i_rx.v 1 1 " "Using design file i_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i_rx " "Found entity 1: i_rx" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399579476 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711399579476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_rx i_rx:RXI " "Elaborating entity \"i_rx\" for hierarchy \"i_rx:RXI\"" {  } { { "Deliverable_4.v" "RXI" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579477 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "half4_delay i_rx.v(71) " "Verilog HDL or VHDL warning at i_rx.v(71): object \"half4_delay\" assigned a value but never read" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399579477 "|Deliverable_4|i_rx:RXI"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "i_rx.v(35) " "Verilog HDL Case Statement warning at i_rx.v(35): incomplete case statement has no default case item" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711399579477 "|Deliverable_4|i_rx:RXI"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx i_rx.v(35) " "Verilog HDL Always Construct warning at i_rx.v(35): inferring latch(es) for variable \"rx\", which holds its previous value in one or more paths through the always construct" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711399579478 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[0\] i_rx.v(35) " "Inferred latch for \"rx\[0\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579479 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[1\] i_rx.v(35) " "Inferred latch for \"rx\[1\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579479 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[2\] i_rx.v(35) " "Inferred latch for \"rx\[2\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579479 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[3\] i_rx.v(35) " "Inferred latch for \"rx\[3\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579479 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[4\] i_rx.v(35) " "Inferred latch for \"rx\[4\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579479 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[5\] i_rx.v(35) " "Inferred latch for \"rx\[5\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579479 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[6\] i_rx.v(35) " "Inferred latch for \"rx\[6\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579479 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[7\] i_rx.v(35) " "Inferred latch for \"rx\[7\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579479 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[8\] i_rx.v(35) " "Inferred latch for \"rx\[8\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579479 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[9\] i_rx.v(35) " "Inferred latch for \"rx\[9\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579480 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[10\] i_rx.v(35) " "Inferred latch for \"rx\[10\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579480 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[11\] i_rx.v(35) " "Inferred latch for \"rx\[11\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579480 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[12\] i_rx.v(35) " "Inferred latch for \"rx\[12\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579480 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[13\] i_rx.v(35) " "Inferred latch for \"rx\[13\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579480 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[14\] i_rx.v(35) " "Inferred latch for \"rx\[14\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579480 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[15\] i_rx.v(35) " "Inferred latch for \"rx\[15\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579480 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[16\] i_rx.v(35) " "Inferred latch for \"rx\[16\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579480 "|Deliverable_4|i_rx:RXI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[17\] i_rx.v(35) " "Inferred latch for \"rx\[17\]\" at i_rx.v(35)" {  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579480 "|Deliverable_4|i_rx:RXI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_sampler_2_1 i_rx:RXI\|down_sampler_2_1:DOWN1 " "Elaborating entity \"down_sampler_2_1\" for hierarchy \"i_rx:RXI\|down_sampler_2_1:DOWN1\"" {  } { { "i_rx.v" "DOWN1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_sampler_2_2 i_rx:RXI\|down_sampler_2_2:DOWN2 " "Elaborating entity \"down_sampler_2_2\" for hierarchy \"i_rx:RXI\|down_sampler_2_2:DOWN2\"" {  } { { "i_rx.v" "DOWN2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_red2 i_rx:RXI\|rx_red2:RECEIVER " "Elaborating entity \"rx_red2\" for hierarchy \"i_rx:RXI\|rx_red2:RECEIVER\"" {  } { { "i_rx.v" "RECEIVER" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_sampler_4 i_rx:RXI\|down_sampler_4:DOWNER " "Elaborating entity \"down_sampler_4\" for hierarchy \"i_rx:RXI\|down_sampler_4:DOWNER\"" {  } { { "i_rx.v" "DOWNER" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half3 HALF3 q_rx.v(45) " "Verilog HDL Declaration information at q_rx.v(45): object \"half3\" differs only in case from object \"HALF3\" in the same scope" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399579921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "down1 DOWN1 q_rx.v(45) " "Verilog HDL Declaration information at q_rx.v(45): object \"down1\" differs only in case from object \"DOWN1\" in the same scope" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399579921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half4 HALF4 q_rx.v(45) " "Verilog HDL Declaration information at q_rx.v(45): object \"half4\" differs only in case from object \"HALF4\" in the same scope" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399579921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "down2 DOWN2 q_rx.v(45) " "Verilog HDL Declaration information at q_rx.v(45): object \"down2\" differs only in case from object \"DOWN2\" in the same scope" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711399579921 ""}
{ "Warning" "WSGN_SEARCH_FILE" "q_rx.v 1 1 " "Using design file q_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 q_rx " "Found entity 1: q_rx" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399579922 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711399579922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_rx q_rx:RXQ " "Elaborating entity \"q_rx\" for hierarchy \"q_rx:RXQ\"" {  } { { "Deliverable_4.v" "RXQ" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579922 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "q_rx.v(35) " "Verilog HDL Case Statement warning at q_rx.v(35): incomplete case statement has no default case item" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711399579923 "|Deliverable_4|q_rx:RXQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx q_rx.v(35) " "Verilog HDL Always Construct warning at q_rx.v(35): inferring latch(es) for variable \"rx\", which holds its previous value in one or more paths through the always construct" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711399579923 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[0\] q_rx.v(35) " "Inferred latch for \"rx\[0\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[1\] q_rx.v(35) " "Inferred latch for \"rx\[1\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[2\] q_rx.v(35) " "Inferred latch for \"rx\[2\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[3\] q_rx.v(35) " "Inferred latch for \"rx\[3\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[4\] q_rx.v(35) " "Inferred latch for \"rx\[4\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[5\] q_rx.v(35) " "Inferred latch for \"rx\[5\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[6\] q_rx.v(35) " "Inferred latch for \"rx\[6\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[7\] q_rx.v(35) " "Inferred latch for \"rx\[7\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[8\] q_rx.v(35) " "Inferred latch for \"rx\[8\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[9\] q_rx.v(35) " "Inferred latch for \"rx\[9\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[10\] q_rx.v(35) " "Inferred latch for \"rx\[10\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[11\] q_rx.v(35) " "Inferred latch for \"rx\[11\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[12\] q_rx.v(35) " "Inferred latch for \"rx\[12\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[13\] q_rx.v(35) " "Inferred latch for \"rx\[13\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[14\] q_rx.v(35) " "Inferred latch for \"rx\[14\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[15\] q_rx.v(35) " "Inferred latch for \"rx\[15\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[16\] q_rx.v(35) " "Inferred latch for \"rx\[16\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[17\] q_rx.v(35) " "Inferred latch for \"rx\[17\]\" at q_rx.v(35)" {  } { { "q_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399579925 "|Deliverable_4|q_rx:RXQ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_error square_error:SQERR_I " "Elaborating entity \"square_error\" for hierarchy \"square_error:SQERR_I\"" {  } { { "Deliverable_4.v" "SQERR_I" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_error dc_error:DCERR_I " "Elaborating entity \"dc_error\" for hierarchy \"dc_error:DCERR_I\"" {  } { { "Deliverable_4.v" "DCERR_I" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399579972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_power mapper_power:MAPPOW_I " "Elaborating entity \"mapper_power\" for hierarchy \"mapper_power:MAPPOW_I\"" {  } { { "Deliverable_4.v" "MAPPOW_I" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399580043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mer_test mer_test:MER_I " "Elaborating entity \"mer_test\" for hierarchy \"mer_test:MER_I\"" {  } { { "Deliverable_4.v" "MER_I" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399580081 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decision_var mer_test.v(19) " "Verilog HDL or VHDL warning at mer_test.v(19): object \"decision_var\" assigned a value but never read" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399580081 "|Deliverable_4|mer_test:MER_I"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "input_to_mapper mer_test.v(19) " "Verilog HDL warning at mer_test.v(19): object input_to_mapper used but never assigned" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1711399580082 "|Deliverable_4|mer_test:MER_I"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 2 mer_test.v(51) " "Verilog HDL assignment warning at mer_test.v(51): truncated value with size 18 to match size of target (2)" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711399580082 "|Deliverable_4|mer_test:MER_I"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "input_to_mapper\[1..0\] 0 mer_test.v(19) " "Net \"input_to_mapper\[1..0\]\" at mer_test.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711399580083 "|Deliverable_4|mer_test:MER_I"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "slice mer_test.v(10) " "Output port \"slice\" at mer_test.v(10) has no driver" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711399580083 "|Deliverable_4|mer_test:MER_I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slicer mer_test:MER_I\|slicer:SLIC " "Elaborating entity \"slicer\" for hierarchy \"mer_test:MER_I\|slicer:SLIC\"" {  } { { "mer_test.v" "SLIC" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399580097 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slice_out slicer.v(12) " "Verilog HDL Always Construct warning at slicer.v(12): inferring latch(es) for variable \"slice_out\", which holds its previous value in one or more paths through the always construct" {  } { { "slicer.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711399580098 "|Deliverable_4|mer_test:MER_I|slicer:SLIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slice_out\[0\] slicer.v(12) " "Inferred latch for \"slice_out\[0\]\" at slicer.v(12)" {  } { { "slicer.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399580098 "|Deliverable_4|mer_test:MER_I|slicer:SLIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slice_out\[1\] slicer.v(12) " "Inferred latch for \"slice_out\[1\]\" at slicer.v(12)" {  } { { "slicer.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399580098 "|Deliverable_4|mer_test:MER_I|slicer:SLIC"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50 " "Net \"clk_50\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "clk_50" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 190 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711399580814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sw " "Net \"sw\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "sw" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 193 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711399580814 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711399580814 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50 " "Net \"clk_50\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "clk_50" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 190 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711399580815 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sw " "Net \"sw\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "sw" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 193 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711399580815 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711399580815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4e24 " "Found entity 1: altsyncram_4e24" {  } { { "db/altsyncram_4e24.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/altsyncram_4e24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399583210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399583210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399583482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399583482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399583562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399583562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fii " "Found entity 1: cntr_fii" {  } { { "db/cntr_fii.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_fii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399583735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399583735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399583790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399583790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399583864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399583864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399583990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399583990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399584041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399584041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399584113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399584113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399584166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399584166 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399584656 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711399584752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.25.14:46:26 Progress: Loading sld4f823103/alt_sld_fab_wrapper_hw.tcl " "2024.03.25.14:46:26 Progress: Loading sld4f823103/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399586307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399587089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399587196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399587621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399587688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399587756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399587831 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399587837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399587841 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711399588478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4f823103/alt_sld_fab.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399588622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399588622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399588688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399588688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399588695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399588695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399588737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399588737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399588801 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399588801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399588801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399588847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399588847 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "i_rx:RXI\|delayed_in_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"i_rx:RXI\|delayed_in_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399593251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399593251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 17 " "Parameter WIDTH set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399593251 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593251 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711399593251 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "25 " "Inferred 25 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|half_band_filter_2:HALF3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|half_band_filter_2:HALF3\|Mult1\"" {  } { { "half_band_filter_2.v" "Mult1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|half_band_filter_2:HALF3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|half_band_filter_2:HALF3\|Mult0\"" {  } { { "half_band_filter_2.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_tx:TXI\|half_band_filter_2:HALF2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_tx:TXI\|half_band_filter_2:HALF2\|Mult1\"" {  } { { "half_band_filter_2.v" "Mult1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_tx:TXI\|half_band_filter_2:HALF2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_tx:TXI\|half_band_filter_2:HALF2\|Mult0\"" {  } { { "half_band_filter_2.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mapper_power:MAPPOW_I\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mapper_power:MAPPOW_I\|Mult0\"" {  } { { "mapper_power.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "square_error:SQERR_I\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"square_error:SQERR_I\|Mult0\"" {  } { { "square_error.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|half_band_filter_1:HALF4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|half_band_filter_1:HALF4\|Mult0\"" {  } { { "half_band_filter_1.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult15\"" {  } { { "rx_red2.v" "Mult15" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 547 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult14\"" {  } { { "rx_red2.v" "Mult14" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 543 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult13\"" {  } { { "rx_red2.v" "Mult13" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 539 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult12\"" {  } { { "rx_red2.v" "Mult12" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 535 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult11\"" {  } { { "rx_red2.v" "Mult11" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 531 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_tx:TXI\|half_band_filter_1:HALF1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_tx:TXI\|half_band_filter_1:HALF1\|Mult0\"" {  } { { "half_band_filter_1.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult10\"" {  } { { "rx_red2.v" "Mult10" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 527 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult9\"" {  } { { "rx_red2.v" "Mult9" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 523 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult7\"" {  } { { "rx_red2.v" "Mult7" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 515 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult8\"" {  } { { "rx_red2.v" "Mult8" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 519 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult5\"" {  } { { "rx_red2.v" "Mult5" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 507 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult6\"" {  } { { "rx_red2.v" "Mult6" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 511 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult16\"" {  } { { "rx_red2.v" "Mult16" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 661 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult2\"" {  } { { "rx_red2.v" "Mult2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 495 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult3\"" {  } { { "rx_red2.v" "Mult3" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 499 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult4\"" {  } { { "rx_red2.v" "Mult4" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 503 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult0\"" {  } { { "rx_red2.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 487 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i_rx:RXI\|rx_red2:RECEIVER\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i_rx:RXI\|rx_red2:RECEIVER\|Mult1\"" {  } { { "rx_red2.v" "Mult1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 491 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399593253 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711399593253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|altshift_taps:delayed_in_rtl_0 " "Elaborated megafunction instantiation \"i_rx:RXI\|altshift_taps:delayed_in_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399593333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|altshift_taps:delayed_in_rtl_0 " "Instantiated megafunction \"i_rx:RXI\|altshift_taps:delayed_in_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 17 " "Parameter \"WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593333 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399593333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d6m " "Found entity 1: shift_taps_d6m" {  } { { "db/shift_taps_d6m.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/shift_taps_d6m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399593373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399593373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5l31 " "Found entity 1: altsyncram_5l31" {  } { { "db/altsyncram_5l31.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/altsyncram_5l31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399593426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399593426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399593483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399593483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399593535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399593535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399593589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399593589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|half_band_filter_2:HALF3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"i_rx:RXI\|half_band_filter_2:HALF3\|lpm_mult:Mult1\"" {  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399593634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|half_band_filter_2:HALF3\|lpm_mult:Mult1 " "Instantiated megafunction \"i_rx:RXI\|half_band_filter_2:HALF3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593634 ""}  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399593634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s9t " "Found entity 1: mult_s9t" {  } { { "db/mult_s9t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_s9t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399593672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399593672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|half_band_filter_2:HALF3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i_rx:RXI\|half_band_filter_2:HALF3\|lpm_mult:Mult0\"" {  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399593701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|half_band_filter_2:HALF3\|lpm_mult:Mult0 " "Instantiated megafunction \"i_rx:RXI\|half_band_filter_2:HALF3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593701 ""}  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399593701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0at " "Found entity 1: mult_0at" {  } { { "db/mult_0at.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_0at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399593741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399593741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mapper_power:MAPPOW_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapper_power:MAPPOW_I\|lpm_mult:Mult0\"" {  } { { "mapper_power.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399593775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mapper_power:MAPPOW_I\|lpm_mult:Mult0 " "Instantiated megafunction \"mapper_power:MAPPOW_I\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593775 ""}  } { { "mapper_power.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399593775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399593809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399593809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "square_error:SQERR_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"square_error:SQERR_I\|lpm_mult:Mult0\"" {  } { { "square_error.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399593838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "square_error:SQERR_I\|lpm_mult:Mult0 " "Instantiated megafunction \"square_error:SQERR_I\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593838 ""}  } { { "square_error.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399593838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|half_band_filter_1:HALF4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i_rx:RXI\|half_band_filter_1:HALF4\|lpm_mult:Mult0\"" {  } { { "half_band_filter_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399593855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|half_band_filter_1:HALF4\|lpm_mult:Mult0 " "Instantiated megafunction \"i_rx:RXI\|half_band_filter_1:HALF4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593855 ""}  } { { "half_band_filter_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399593855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult15\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 547 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399593873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult15 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593873 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 547 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399593873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_86t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399593910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399593910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult14\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 543 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399593940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult14 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399593940 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 543 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399593940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_46t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399593978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399593978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult13\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 539 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult13 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594007 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 539 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_26t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399594041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399594041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult12\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 535 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult12 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594073 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 535 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult11\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 531 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult11 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594092 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 531 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_06t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399594135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399594135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult10\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 527 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult10 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594168 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 527 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult9\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 523 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult9 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594185 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 523 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_76t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399594223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399594223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult7\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 515 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult7 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594254 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 515 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_56t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399594291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399594291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult8\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 519 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult8 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594322 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 519 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult5\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 507 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult5 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594341 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 507 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s4t " "Found entity 1: mult_s4t" {  } { { "db/mult_s4t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_s4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399594377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399594377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult6\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 511 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult6 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594408 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 511 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult16\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 661 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult16 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594424 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 661 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r9t " "Found entity 1: mult_r9t" {  } { { "db/mult_r9t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_r9t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399594477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399594477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult3\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 499 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult3 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594511 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 499 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult4\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 503 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult4 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594534 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 503 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult0\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 487 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult0 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594559 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 487 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q4t " "Found entity 1: mult_q4t" {  } { { "db/mult_q4t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_q4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399594622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399594622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult1\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 491 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399594677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult1 " "Instantiated megafunction \"i_rx:RXI\|rx_red2:RECEIVER\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399594677 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 491 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399594677 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711399595216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[0\] " "Latch i_rx:RXI\|rx\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595379 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[10\] " "Latch i_rx:RXI\|rx\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595379 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[11\] " "Latch i_rx:RXI\|rx\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595379 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[12\] " "Latch i_rx:RXI\|rx\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595379 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[13\] " "Latch i_rx:RXI\|rx\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595379 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[14\] " "Latch i_rx:RXI\|rx\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595379 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[15\] " "Latch i_rx:RXI\|rx\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595379 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[16\] " "Latch i_rx:RXI\|rx\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595379 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[17\] " "Latch i_rx:RXI\|rx\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595379 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[1\] " "Latch i_rx:RXI\|rx\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595379 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[2\] " "Latch i_rx:RXI\|rx\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595379 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[3\] " "Latch i_rx:RXI\|rx\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595379 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[4\] " "Latch i_rx:RXI\|rx\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595380 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[5\] " "Latch i_rx:RXI\|rx\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595380 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[6\] " "Latch i_rx:RXI\|rx\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595380 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[7\] " "Latch i_rx:RXI\|rx\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595380 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[8\] " "Latch i_rx:RXI\|rx\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595380 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_rx:RXI\|rx\[9\] " "Latch i_rx:RXI\|rx\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711399595380 ""}  } { { "i_rx.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711399595380 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A VCC " "Pin \"ADC_OEB_A\" is stuck at VCC" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711399596530 "|Deliverable_4|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B VCC " "Pin \"ADC_OEB_B\" is stuck at VCC" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711399596530 "|Deliverable_4|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711399596530 "|Deliverable_4|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711399596530 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399596792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.map.smsg " "Generated suppressed messages file /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399599010 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 585 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 585 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1711399600399 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711399600629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399600629 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[1\] " "No output dependent on input pin \"PHYS_KEY\[1\]\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399601670 "|Deliverable_4|PHYS_KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[2\] " "No output dependent on input pin \"PHYS_KEY\[2\]\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399601670 "|Deliverable_4|PHYS_KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[3\] " "No output dependent on input pin \"PHYS_KEY\[3\]\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399601670 "|Deliverable_4|PHYS_KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[3\] " "No output dependent on input pin \"PHYS_SW\[3\]\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711399601670 "|Deliverable_4|PHYS_SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711399601670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15851 " "Implemented 15851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711399601670 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711399601670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15406 " "Implemented 15406 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711399601670 ""} { "Info" "ICUT_CUT_TM_RAMS" "293 " "Implemented 293 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711399601670 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "50 " "Implemented 50 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1711399601670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711399601670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711399601879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 14:46:41 2024 " "Processing ended: Mon Mar 25 14:46:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711399601879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711399601879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711399601879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399601879 ""}
