$date
	Tue Sep 23 22:09:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_sub_tb $end
$var wire 1 ! diff_st $end
$var wire 1 " diff_df $end
$var wire 1 # diff_bh $end
$var wire 1 $ bout_st $end
$var wire 1 % bout_df $end
$var wire 1 & bout_bh $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) bin $end
$var integer 32 * i [31:0] $end
$scope module u1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) bin $end
$var wire 1 % bout $end
$var wire 1 " diff $end
$upscope $end
$scope module u2 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) bin $end
$var reg 1 & bout $end
$var reg 1 # diff $end
$upscope $end
$scope module u3 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) bin $end
$var wire 1 $ bout $end
$var wire 1 ! diff $end
$var wire 1 + d2 $end
$var wire 1 , d1 $end
$var wire 1 - b2 $end
$var wire 1 . b1 $end
$scope module hs1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 . borrow $end
$var wire 1 , diff $end
$upscope $end
$scope module hs2 $end
$var wire 1 , a $end
$var wire 1 ) b $end
$var wire 1 - borrow $end
$var wire 1 + diff $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
0-
0,
0+
b0 *
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1%
1$
1"
1&
1#
1!
1+
1-
1)
b1 *
#20000
1,
1.
1"
1!
1+
0-
1(
0)
b10 *
#30000
0"
0#
0!
0+
1)
b11 *
#40000
0%
0$
0.
1"
0&
1#
1!
1+
1'
0(
0)
b100 *
#50000
0"
0#
0!
0+
1)
b101 *
#60000
0,
0"
0!
0+
1(
0)
b110 *
#70000
1%
1$
1"
1&
1#
1!
1+
1-
1)
b111 *
#80000
b1000 *
