// Seed: 3185328766
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  assign module_1.id_4 = 0;
  input wire id_1;
  wire id_16;
  ;
  assign id_15 = !-1;
  logic id_17;
  ;
  wire id_18;
  localparam id_19 = -1;
  assign id_15 = id_10#(.id_10(1));
  always_latch @(id_12) module_0 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1
    , id_8,
    input wire id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input supply0 id_6
);
  parameter id_9 = "";
  wire id_10;
  ;
  wire id_11 = id_10;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10,
      id_8,
      id_10,
      id_10,
      id_10,
      id_8,
      id_9,
      id_11,
      id_8
  );
  parameter id_12 = 1;
endmodule
