/dts-v1/;

#include "mt7621.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	compatible = "xwrt,t-cpe1201k-v01", "mediatek,mt7621-soc";
	model = "T-CPE1201K V01";

	aliases {
		led-boot = &led_wps;
		led-failsafe = &led_wps;
		led-running = &led_wps;
		led-upgrade = &led_wps;
		label-mac-device = &ethernet;
	};

	chosen {
		bootargs = "console=ttyS0,57600";
	};

	leds {
		compatible = "gpio-leds";

		led_wps: wps {
			label = "green:wps";
			gpios = <&gpio 3 GPIO_ACTIVE_LOW>;
		};

		net_red {
			label = "red:lte_fail";
			gpios = <&gpio 22 GPIO_ACTIVE_LOW>;
		};

		net_green {
			label = "green:lte_fdd";
			gpios = <&gpio 27 GPIO_ACTIVE_LOW>;
		};

		net_blue {
			label = "blue:lte_other";
			gpios = <&gpio 26 GPIO_ACTIVE_LOW>;
		};

		wlan2g {
			label = "green:wlan2g";
			gpios = <&gpio 28 GPIO_ACTIVE_LOW>;
		};

		wlan5g {
			label = "green:wlan5g";
			gpios = <&gpio 29 GPIO_ACTIVE_LOW>;
		};
	};

	keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			gpios = <&gpio 18 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};

		wps {
			label = "wps";
			gpios = <&gpio 12 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_WPS_BUTTON>;
		};
	};

	gpio_export {
		compatible = "gpio-export";
		#size-cells = <0>;

		pd8_switch_ec20 {
			gpio-export,name = "pd8_switch_ec20";
			gpio-export,output = <1>;
			gpios = <&gpio 25 GPIO_ACTIVE_HIGH>;
		};

		pd9_reset_ec20 {
			gpio-export,name = "pd9_reset_ec20";
			gpio-export,output = <1>;
			gpios = <&gpio 24 GPIO_ACTIVE_HIGH>;
		};

		4v_en {
			gpio-export,name = "4v_en";
			gpio-export,output = <1>;
			gpios = <&gpio 23 GPIO_ACTIVE_HIGH>;
		};
	};
};

&sdhci {
	status = "okay";
};

&spi0 {
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0x30000>;
				read-only;
			};

			partition@30000 {
				label = "u-boot-env";
				reg = <0x30000 0x10000>;
				read-only;
			};

			factory: partition@40000 {
				label = "factory";
				reg = <0x40000 0x10000>;
			};

			partition@50000 {
				compatible = "denx,uimage";
				label = "firmware";
				reg = <0x50000 0xfa0000>;
			};

			partition@ff0000 {
				label = "fota";
				reg = <0xff0000 0x10000>;
			};
		};
	};
};

&pcie {
	status = "okay";
};

&pcie0 {
	wifi@0,0 {
		compatible = "mediatek,mt76";
		reg = <0x0 0 0 0 0>;
		mediatek,mtd-eeprom = <&factory 0x0>;
		ieee80211-freq-limit = <2400000 2500000>;
	};
};

&pcie1 {
	wifi@0,0 {
		compatible = "mediatek,mt76";
		reg = <0x0 0 0 0 0>;
		mediatek,mtd-eeprom = <&factory 0x8000>;
		ieee80211-freq-limit = <5000000 6000000>;
	};
};

&ethernet {
	compatible = "mediatek,ralink-mt7621-eth";
	mediatek,switch = <&gsw>;
	mtd-mac-address = <&factory 0x28>;
	nvmem-cells = <&macaddr_factory_28>;
	nvmem-cell-names = "mac-address";
};

&switch0 {
	/* must delete compatible property */
	/delete-property/ compatible;
	phy-mode = "rgmii";
};

&gsw {
	compatible = "mediatek,ralink-mt7621-gsw";
};

&pinctrl {
	state_default: pinctrl0 {
		gpio {
			groups = "wdt", "rgmii2", "uart2", "uart3";
			function = "gpio";
		};
	};
};

&factory {
	compatible = "nvmem-cells";
	#address-cells = <1>;
	#size-cells = <1>;

	macaddr_factory_28: macaddr@28 {
		reg = <0x28 0x6>;
	};
};
