{
  "module_name": "radeon_drm.h",
  "hash_id": "b4f17e853662cf531fb20f79dc0b1192483e6ca88591168d68af2dba0f63a581",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/radeon_drm.h",
  "human_readable_source": " \n\n#ifndef __RADEON_DRM_H__\n#define __RADEON_DRM_H__\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\n \n#ifndef __RADEON_SAREA_DEFINES__\n#define __RADEON_SAREA_DEFINES__\n\n \n#define RADEON_UPLOAD_CONTEXT\t\t0x00000001\n#define RADEON_UPLOAD_VERTFMT\t\t0x00000002\n#define RADEON_UPLOAD_LINE\t\t0x00000004\n#define RADEON_UPLOAD_BUMPMAP\t\t0x00000008\n#define RADEON_UPLOAD_MASKS\t\t0x00000010\n#define RADEON_UPLOAD_VIEWPORT\t\t0x00000020\n#define RADEON_UPLOAD_SETUP\t\t0x00000040\n#define RADEON_UPLOAD_TCL\t\t0x00000080\n#define RADEON_UPLOAD_MISC\t\t0x00000100\n#define RADEON_UPLOAD_TEX0\t\t0x00000200\n#define RADEON_UPLOAD_TEX1\t\t0x00000400\n#define RADEON_UPLOAD_TEX2\t\t0x00000800\n#define RADEON_UPLOAD_TEX0IMAGES\t0x00001000\n#define RADEON_UPLOAD_TEX1IMAGES\t0x00002000\n#define RADEON_UPLOAD_TEX2IMAGES\t0x00004000\n#define RADEON_UPLOAD_CLIPRECTS\t\t0x00008000\t \n#define RADEON_REQUIRE_QUIESCENCE\t0x00010000\n#define RADEON_UPLOAD_ZBIAS\t\t0x00020000\t \n#define RADEON_UPLOAD_ALL\t\t0x003effff\n#define RADEON_UPLOAD_CONTEXT_ALL       0x003e01ff\n\n \n#define RADEON_EMIT_PP_MISC                         0\t \n#define RADEON_EMIT_PP_CNTL                         1\t \n#define RADEON_EMIT_RB3D_COLORPITCH                 2\t \n#define RADEON_EMIT_RE_LINE_PATTERN                 3\t \n#define RADEON_EMIT_SE_LINE_WIDTH                   4\t \n#define RADEON_EMIT_PP_LUM_MATRIX                   5\t \n#define RADEON_EMIT_PP_ROT_MATRIX_0                 6\t \n#define RADEON_EMIT_RB3D_STENCILREFMASK             7\t \n#define RADEON_EMIT_SE_VPORT_XSCALE                 8\t \n#define RADEON_EMIT_SE_CNTL                         9\t \n#define RADEON_EMIT_SE_CNTL_STATUS                  10\t \n#define RADEON_EMIT_RE_MISC                         11\t \n#define RADEON_EMIT_PP_TXFILTER_0                   12\t \n#define RADEON_EMIT_PP_BORDER_COLOR_0               13\t \n#define RADEON_EMIT_PP_TXFILTER_1                   14\t \n#define RADEON_EMIT_PP_BORDER_COLOR_1               15\t \n#define RADEON_EMIT_PP_TXFILTER_2                   16\t \n#define RADEON_EMIT_PP_BORDER_COLOR_2               17\t \n#define RADEON_EMIT_SE_ZBIAS_FACTOR                 18\t \n#define RADEON_EMIT_SE_TCL_OUTPUT_VTX_FMT           19\t \n#define RADEON_EMIT_SE_TCL_MATERIAL_EMMISSIVE_RED   20\t \n#define R200_EMIT_PP_TXCBLEND_0                     21\t \n#define R200_EMIT_PP_TXCBLEND_1                     22\t \n#define R200_EMIT_PP_TXCBLEND_2                     23\t \n#define R200_EMIT_PP_TXCBLEND_3                     24\t \n#define R200_EMIT_PP_TXCBLEND_4                     25\t \n#define R200_EMIT_PP_TXCBLEND_5                     26\t \n#define R200_EMIT_PP_TXCBLEND_6                     27\t \n#define R200_EMIT_PP_TXCBLEND_7                     28\t \n#define R200_EMIT_TCL_LIGHT_MODEL_CTL_0             29\t \n#define R200_EMIT_TFACTOR_0                         30\t \n#define R200_EMIT_VTX_FMT_0                         31\t \n#define R200_EMIT_VAP_CTL                           32\t \n#define R200_EMIT_MATRIX_SELECT_0                   33\t \n#define R200_EMIT_TEX_PROC_CTL_2                    34\t \n#define R200_EMIT_TCL_UCP_VERT_BLEND_CTL            35\t \n#define R200_EMIT_PP_TXFILTER_0                     36\t \n#define R200_EMIT_PP_TXFILTER_1                     37\t \n#define R200_EMIT_PP_TXFILTER_2                     38\t \n#define R200_EMIT_PP_TXFILTER_3                     39\t \n#define R200_EMIT_PP_TXFILTER_4                     40\t \n#define R200_EMIT_PP_TXFILTER_5                     41\t \n#define R200_EMIT_PP_TXOFFSET_0                     42\t \n#define R200_EMIT_PP_TXOFFSET_1                     43\t \n#define R200_EMIT_PP_TXOFFSET_2                     44\t \n#define R200_EMIT_PP_TXOFFSET_3                     45\t \n#define R200_EMIT_PP_TXOFFSET_4                     46\t \n#define R200_EMIT_PP_TXOFFSET_5                     47\t \n#define R200_EMIT_VTE_CNTL                          48\t \n#define R200_EMIT_OUTPUT_VTX_COMP_SEL               49\t \n#define R200_EMIT_PP_TAM_DEBUG3                     50\t \n#define R200_EMIT_PP_CNTL_X                         51\t \n#define R200_EMIT_RB3D_DEPTHXY_OFFSET               52\t \n#define R200_EMIT_RE_AUX_SCISSOR_CNTL               53\t \n#define R200_EMIT_RE_SCISSOR_TL_0                   54\t \n#define R200_EMIT_RE_SCISSOR_TL_1                   55\t \n#define R200_EMIT_RE_SCISSOR_TL_2                   56\t \n#define R200_EMIT_SE_VAP_CNTL_STATUS                57\t \n#define R200_EMIT_SE_VTX_STATE_CNTL                 58\t \n#define R200_EMIT_RE_POINTSIZE                      59\t \n#define R200_EMIT_TCL_INPUT_VTX_VECTOR_ADDR_0       60\t \n#define R200_EMIT_PP_CUBIC_FACES_0                  61\n#define R200_EMIT_PP_CUBIC_OFFSETS_0                62\n#define R200_EMIT_PP_CUBIC_FACES_1                  63\n#define R200_EMIT_PP_CUBIC_OFFSETS_1                64\n#define R200_EMIT_PP_CUBIC_FACES_2                  65\n#define R200_EMIT_PP_CUBIC_OFFSETS_2                66\n#define R200_EMIT_PP_CUBIC_FACES_3                  67\n#define R200_EMIT_PP_CUBIC_OFFSETS_3                68\n#define R200_EMIT_PP_CUBIC_FACES_4                  69\n#define R200_EMIT_PP_CUBIC_OFFSETS_4                70\n#define R200_EMIT_PP_CUBIC_FACES_5                  71\n#define R200_EMIT_PP_CUBIC_OFFSETS_5                72\n#define RADEON_EMIT_PP_TEX_SIZE_0                   73\n#define RADEON_EMIT_PP_TEX_SIZE_1                   74\n#define RADEON_EMIT_PP_TEX_SIZE_2                   75\n#define R200_EMIT_RB3D_BLENDCOLOR                   76\n#define R200_EMIT_TCL_POINT_SPRITE_CNTL             77\n#define RADEON_EMIT_PP_CUBIC_FACES_0                78\n#define RADEON_EMIT_PP_CUBIC_OFFSETS_T0             79\n#define RADEON_EMIT_PP_CUBIC_FACES_1                80\n#define RADEON_EMIT_PP_CUBIC_OFFSETS_T1             81\n#define RADEON_EMIT_PP_CUBIC_FACES_2                82\n#define RADEON_EMIT_PP_CUBIC_OFFSETS_T2             83\n#define R200_EMIT_PP_TRI_PERF_CNTL                  84\n#define R200_EMIT_PP_AFS_0                          85\n#define R200_EMIT_PP_AFS_1                          86\n#define R200_EMIT_ATF_TFACTOR                       87\n#define R200_EMIT_PP_TXCTLALL_0                     88\n#define R200_EMIT_PP_TXCTLALL_1                     89\n#define R200_EMIT_PP_TXCTLALL_2                     90\n#define R200_EMIT_PP_TXCTLALL_3                     91\n#define R200_EMIT_PP_TXCTLALL_4                     92\n#define R200_EMIT_PP_TXCTLALL_5                     93\n#define R200_EMIT_VAP_PVS_CNTL                      94\n#define RADEON_MAX_STATE_PACKETS                    95\n\n \n#define RADEON_CMD_PACKET      1\t \n#define RADEON_CMD_SCALARS     2\t \n#define RADEON_CMD_VECTORS     3\t \n#define RADEON_CMD_DMA_DISCARD 4\t \n#define RADEON_CMD_PACKET3     5\t \n#define RADEON_CMD_PACKET3_CLIP 6\t \n#define RADEON_CMD_SCALARS2     7\t \n#define RADEON_CMD_WAIT         8\t \n#define RADEON_CMD_VECLINEAR\t9        \n\ntypedef union {\n\tint i;\n\tstruct {\n\t\tunsigned char cmd_type, pad0, pad1, pad2;\n\t} header;\n\tstruct {\n\t\tunsigned char cmd_type, packet_id, pad0, pad1;\n\t} packet;\n\tstruct {\n\t\tunsigned char cmd_type, offset, stride, count;\n\t} scalars;\n\tstruct {\n\t\tunsigned char cmd_type, offset, stride, count;\n\t} vectors;\n\tstruct {\n\t\tunsigned char cmd_type, addr_lo, addr_hi, count;\n\t} veclinear;\n\tstruct {\n\t\tunsigned char cmd_type, buf_idx, pad0, pad1;\n\t} dma;\n\tstruct {\n\t\tunsigned char cmd_type, flags, pad0, pad1;\n\t} wait;\n} drm_radeon_cmd_header_t;\n\n#define RADEON_WAIT_2D  0x1\n#define RADEON_WAIT_3D  0x2\n\n \n#define R300_CMD_PACKET3_CLEAR\t\t0\n#define R300_CMD_PACKET3_RAW\t\t1\n\n \n#define R300_CMD_PACKET0\t\t1\n#define R300_CMD_VPU\t\t\t2\t \n#define R300_CMD_PACKET3\t\t3\t \n#define R300_CMD_END3D\t\t\t4\t \n#define R300_CMD_CP_DELAY\t\t5\n#define R300_CMD_DMA_DISCARD\t\t6\n#define R300_CMD_WAIT\t\t\t7\n#\tdefine R300_WAIT_2D\t\t0x1\n#\tdefine R300_WAIT_3D\t\t0x2\n \n#\tdefine R300_WAIT_2D_CLEAN\t0x3\n#\tdefine R300_WAIT_3D_CLEAN\t0x4\n\n#\tdefine R300_NEW_WAIT_2D_3D\t0x3\n#\tdefine R300_NEW_WAIT_2D_2D_CLEAN\t0x4\n#\tdefine R300_NEW_WAIT_3D_3D_CLEAN\t0x6\n#\tdefine R300_NEW_WAIT_2D_2D_CLEAN_3D_3D_CLEAN\t0x8\n\n#define R300_CMD_SCRATCH\t\t8\n#define R300_CMD_R500FP                 9\n\ntypedef union {\n\tunsigned int u;\n\tstruct {\n\t\tunsigned char cmd_type, pad0, pad1, pad2;\n\t} header;\n\tstruct {\n\t\tunsigned char cmd_type, count, reglo, reghi;\n\t} packet0;\n\tstruct {\n\t\tunsigned char cmd_type, count, adrlo, adrhi;\n\t} vpu;\n\tstruct {\n\t\tunsigned char cmd_type, packet, pad0, pad1;\n\t} packet3;\n\tstruct {\n\t\tunsigned char cmd_type, packet;\n\t\tunsigned short count;\t \n\t} delay;\n\tstruct {\n\t\tunsigned char cmd_type, buf_idx, pad0, pad1;\n\t} dma;\n\tstruct {\n\t\tunsigned char cmd_type, flags, pad0, pad1;\n\t} wait;\n\tstruct {\n\t\tunsigned char cmd_type, reg, n_bufs, flags;\n\t} scratch;\n\tstruct {\n\t\tunsigned char cmd_type, count, adrlo, adrhi_flags;\n\t} r500fp;\n} drm_r300_cmd_header_t;\n\n#define RADEON_FRONT\t\t\t0x1\n#define RADEON_BACK\t\t\t0x2\n#define RADEON_DEPTH\t\t\t0x4\n#define RADEON_STENCIL\t\t\t0x8\n#define RADEON_CLEAR_FASTZ\t\t0x80000000\n#define RADEON_USE_HIERZ\t\t0x40000000\n#define RADEON_USE_COMP_ZBUF\t\t0x20000000\n\n#define R500FP_CONSTANT_TYPE  (1 << 1)\n#define R500FP_CONSTANT_CLAMP (1 << 2)\n\n \n#define RADEON_POINTS\t\t\t0x1\n#define RADEON_LINES\t\t\t0x2\n#define RADEON_LINE_STRIP\t\t0x3\n#define RADEON_TRIANGLES\t\t0x4\n#define RADEON_TRIANGLE_FAN\t\t0x5\n#define RADEON_TRIANGLE_STRIP\t\t0x6\n\n \n#define RADEON_BUFFER_SIZE\t\t65536\n\n \n#define RADEON_INDEX_PRIM_OFFSET\t20\n\n#define RADEON_SCRATCH_REG_OFFSET\t32\n\n#define R600_SCRATCH_REG_OFFSET         256\n\n#define RADEON_NR_SAREA_CLIPRECTS\t12\n\n \n#define RADEON_LOCAL_TEX_HEAP\t\t0\n#define RADEON_GART_TEX_HEAP\t\t1\n#define RADEON_NR_TEX_HEAPS\t\t2\n#define RADEON_NR_TEX_REGIONS\t\t64\n#define RADEON_LOG_TEX_GRANULARITY\t16\n\n#define RADEON_MAX_TEXTURE_LEVELS\t12\n#define RADEON_MAX_TEXTURE_UNITS\t3\n\n#define RADEON_MAX_SURFACES\t\t8\n\n \n#define RADEON_OFFSET_SHIFT             10\n#define RADEON_OFFSET_ALIGN             (1 << RADEON_OFFSET_SHIFT)\n#define RADEON_OFFSET_MASK              (RADEON_OFFSET_ALIGN - 1)\n\n#endif\t\t\t\t \n\ntypedef struct {\n\tunsigned int red;\n\tunsigned int green;\n\tunsigned int blue;\n\tunsigned int alpha;\n} radeon_color_regs_t;\n\ntypedef struct {\n\t \n\tunsigned int pp_misc;\t \n\tunsigned int pp_fog_color;\n\tunsigned int re_solid_color;\n\tunsigned int rb3d_blendcntl;\n\tunsigned int rb3d_depthoffset;\n\tunsigned int rb3d_depthpitch;\n\tunsigned int rb3d_zstencilcntl;\n\n\tunsigned int pp_cntl;\t \n\tunsigned int rb3d_cntl;\n\tunsigned int rb3d_coloroffset;\n\tunsigned int re_width_height;\n\tunsigned int rb3d_colorpitch;\n\tunsigned int se_cntl;\n\n\t \n\tunsigned int se_coord_fmt;\t \n\n\t \n\tunsigned int re_line_pattern;\t \n\tunsigned int re_line_state;\n\n\tunsigned int se_line_width;\t \n\n\t \n\tunsigned int pp_lum_matrix;\t \n\n\tunsigned int pp_rot_matrix_0;\t \n\tunsigned int pp_rot_matrix_1;\n\n\t \n\tunsigned int rb3d_stencilrefmask;\t \n\tunsigned int rb3d_ropcntl;\n\tunsigned int rb3d_planemask;\n\n\t \n\tunsigned int se_vport_xscale;\t \n\tunsigned int se_vport_xoffset;\n\tunsigned int se_vport_yscale;\n\tunsigned int se_vport_yoffset;\n\tunsigned int se_vport_zscale;\n\tunsigned int se_vport_zoffset;\n\n\t \n\tunsigned int se_cntl_status;\t \n\n\t \n\tunsigned int re_top_left;\t \n\tunsigned int re_misc;\n} drm_radeon_context_regs_t;\n\ntypedef struct {\n\t \n\tunsigned int se_zbias_factor;\t \n\tunsigned int se_zbias_constant;\n} drm_radeon_context2_regs_t;\n\n \ntypedef struct {\n\tunsigned int pp_txfilter;\n\tunsigned int pp_txformat;\n\tunsigned int pp_txoffset;\n\tunsigned int pp_txcblend;\n\tunsigned int pp_txablend;\n\tunsigned int pp_tfactor;\n\tunsigned int pp_border_color;\n} drm_radeon_texture_regs_t;\n\ntypedef struct {\n\tunsigned int start;\n\tunsigned int finish;\n\tunsigned int prim:8;\n\tunsigned int stateidx:8;\n\tunsigned int numverts:16;\t \n\tunsigned int vc_format;\t \n} drm_radeon_prim_t;\n\ntypedef struct {\n\tdrm_radeon_context_regs_t context;\n\tdrm_radeon_texture_regs_t tex[RADEON_MAX_TEXTURE_UNITS];\n\tdrm_radeon_context2_regs_t context2;\n\tunsigned int dirty;\n} drm_radeon_state_t;\n\ntypedef struct {\n\t \n\tdrm_radeon_context_regs_t context_state;\n\tdrm_radeon_texture_regs_t tex_state[RADEON_MAX_TEXTURE_UNITS];\n\tunsigned int dirty;\n\tunsigned int vertsize;\n\tunsigned int vc_format;\n\n\t \n\tstruct drm_clip_rect boxes[RADEON_NR_SAREA_CLIPRECTS];\n\tunsigned int nbox;\n\n\t \n\tunsigned int last_frame;\n\tunsigned int last_dispatch;\n\tunsigned int last_clear;\n\n\tstruct drm_tex_region tex_list[RADEON_NR_TEX_HEAPS][RADEON_NR_TEX_REGIONS +\n\t\t\t\t\t\t       1];\n\tunsigned int tex_age[RADEON_NR_TEX_HEAPS];\n\tint ctx_owner;\n\tint pfState;\t\t \n\tint pfCurrentPage;\t \n\tint crtc2_base;\t\t \n\tint tiling_enabled;\t \n} drm_radeon_sarea_t;\n\n \n\n \n#define DRM_RADEON_CP_INIT    0x00\n#define DRM_RADEON_CP_START   0x01\n#define DRM_RADEON_CP_STOP    0x02\n#define DRM_RADEON_CP_RESET   0x03\n#define DRM_RADEON_CP_IDLE    0x04\n#define DRM_RADEON_RESET      0x05\n#define DRM_RADEON_FULLSCREEN 0x06\n#define DRM_RADEON_SWAP       0x07\n#define DRM_RADEON_CLEAR      0x08\n#define DRM_RADEON_VERTEX     0x09\n#define DRM_RADEON_INDICES    0x0A\n#define DRM_RADEON_NOT_USED\n#define DRM_RADEON_STIPPLE    0x0C\n#define DRM_RADEON_INDIRECT   0x0D\n#define DRM_RADEON_TEXTURE    0x0E\n#define DRM_RADEON_VERTEX2    0x0F\n#define DRM_RADEON_CMDBUF     0x10\n#define DRM_RADEON_GETPARAM   0x11\n#define DRM_RADEON_FLIP       0x12\n#define DRM_RADEON_ALLOC      0x13\n#define DRM_RADEON_FREE       0x14\n#define DRM_RADEON_INIT_HEAP  0x15\n#define DRM_RADEON_IRQ_EMIT   0x16\n#define DRM_RADEON_IRQ_WAIT   0x17\n#define DRM_RADEON_CP_RESUME  0x18\n#define DRM_RADEON_SETPARAM   0x19\n#define DRM_RADEON_SURF_ALLOC 0x1a\n#define DRM_RADEON_SURF_FREE  0x1b\n \n#define DRM_RADEON_GEM_INFO\t\t0x1c\n#define DRM_RADEON_GEM_CREATE\t\t0x1d\n#define DRM_RADEON_GEM_MMAP\t\t0x1e\n#define DRM_RADEON_GEM_PREAD\t\t0x21\n#define DRM_RADEON_GEM_PWRITE\t\t0x22\n#define DRM_RADEON_GEM_SET_DOMAIN\t0x23\n#define DRM_RADEON_GEM_WAIT_IDLE\t0x24\n#define DRM_RADEON_CS\t\t\t0x26\n#define DRM_RADEON_INFO\t\t\t0x27\n#define DRM_RADEON_GEM_SET_TILING\t0x28\n#define DRM_RADEON_GEM_GET_TILING\t0x29\n#define DRM_RADEON_GEM_BUSY\t\t0x2a\n#define DRM_RADEON_GEM_VA\t\t0x2b\n#define DRM_RADEON_GEM_OP\t\t0x2c\n#define DRM_RADEON_GEM_USERPTR\t\t0x2d\n\n#define DRM_IOCTL_RADEON_CP_INIT    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CP_INIT, drm_radeon_init_t)\n#define DRM_IOCTL_RADEON_CP_START   DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_CP_START)\n#define DRM_IOCTL_RADEON_CP_STOP    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CP_STOP, drm_radeon_cp_stop_t)\n#define DRM_IOCTL_RADEON_CP_RESET   DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_CP_RESET)\n#define DRM_IOCTL_RADEON_CP_IDLE    DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_CP_IDLE)\n#define DRM_IOCTL_RADEON_RESET      DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_RESET)\n#define DRM_IOCTL_RADEON_FULLSCREEN DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_FULLSCREEN, drm_radeon_fullscreen_t)\n#define DRM_IOCTL_RADEON_SWAP       DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_SWAP)\n#define DRM_IOCTL_RADEON_CLEAR      DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CLEAR, drm_radeon_clear_t)\n#define DRM_IOCTL_RADEON_VERTEX     DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_VERTEX, drm_radeon_vertex_t)\n#define DRM_IOCTL_RADEON_INDICES    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_INDICES, drm_radeon_indices_t)\n#define DRM_IOCTL_RADEON_STIPPLE    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_STIPPLE, drm_radeon_stipple_t)\n#define DRM_IOCTL_RADEON_INDIRECT   DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_INDIRECT, drm_radeon_indirect_t)\n#define DRM_IOCTL_RADEON_TEXTURE    DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_TEXTURE, drm_radeon_texture_t)\n#define DRM_IOCTL_RADEON_VERTEX2    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_VERTEX2, drm_radeon_vertex2_t)\n#define DRM_IOCTL_RADEON_CMDBUF     DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CMDBUF, drm_radeon_cmd_buffer_t)\n#define DRM_IOCTL_RADEON_GETPARAM   DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GETPARAM, drm_radeon_getparam_t)\n#define DRM_IOCTL_RADEON_FLIP       DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_FLIP)\n#define DRM_IOCTL_RADEON_ALLOC      DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_ALLOC, drm_radeon_mem_alloc_t)\n#define DRM_IOCTL_RADEON_FREE       DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_FREE, drm_radeon_mem_free_t)\n#define DRM_IOCTL_RADEON_INIT_HEAP  DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_INIT_HEAP, drm_radeon_mem_init_heap_t)\n#define DRM_IOCTL_RADEON_IRQ_EMIT   DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_IRQ_EMIT, drm_radeon_irq_emit_t)\n#define DRM_IOCTL_RADEON_IRQ_WAIT   DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_IRQ_WAIT, drm_radeon_irq_wait_t)\n#define DRM_IOCTL_RADEON_CP_RESUME  DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_CP_RESUME)\n#define DRM_IOCTL_RADEON_SETPARAM   DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_SETPARAM, drm_radeon_setparam_t)\n#define DRM_IOCTL_RADEON_SURF_ALLOC DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_SURF_ALLOC, drm_radeon_surface_alloc_t)\n#define DRM_IOCTL_RADEON_SURF_FREE  DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_SURF_FREE, drm_radeon_surface_free_t)\n \n#define DRM_IOCTL_RADEON_GEM_INFO\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_INFO, struct drm_radeon_gem_info)\n#define DRM_IOCTL_RADEON_GEM_CREATE\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_CREATE, struct drm_radeon_gem_create)\n#define DRM_IOCTL_RADEON_GEM_MMAP\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_MMAP, struct drm_radeon_gem_mmap)\n#define DRM_IOCTL_RADEON_GEM_PREAD\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_PREAD, struct drm_radeon_gem_pread)\n#define DRM_IOCTL_RADEON_GEM_PWRITE\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_PWRITE, struct drm_radeon_gem_pwrite)\n#define DRM_IOCTL_RADEON_GEM_SET_DOMAIN\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_SET_DOMAIN, struct drm_radeon_gem_set_domain)\n#define DRM_IOCTL_RADEON_GEM_WAIT_IDLE\tDRM_IOW(DRM_COMMAND_BASE + DRM_RADEON_GEM_WAIT_IDLE, struct drm_radeon_gem_wait_idle)\n#define DRM_IOCTL_RADEON_CS\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_CS, struct drm_radeon_cs)\n#define DRM_IOCTL_RADEON_INFO\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_INFO, struct drm_radeon_info)\n#define DRM_IOCTL_RADEON_GEM_SET_TILING\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_SET_TILING, struct drm_radeon_gem_set_tiling)\n#define DRM_IOCTL_RADEON_GEM_GET_TILING\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_GET_TILING, struct drm_radeon_gem_get_tiling)\n#define DRM_IOCTL_RADEON_GEM_BUSY\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_BUSY, struct drm_radeon_gem_busy)\n#define DRM_IOCTL_RADEON_GEM_VA\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_VA, struct drm_radeon_gem_va)\n#define DRM_IOCTL_RADEON_GEM_OP\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_OP, struct drm_radeon_gem_op)\n#define DRM_IOCTL_RADEON_GEM_USERPTR\tDRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_USERPTR, struct drm_radeon_gem_userptr)\n\ntypedef struct drm_radeon_init {\n\tenum {\n\t\tRADEON_INIT_CP = 0x01,\n\t\tRADEON_CLEANUP_CP = 0x02,\n\t\tRADEON_INIT_R200_CP = 0x03,\n\t\tRADEON_INIT_R300_CP = 0x04,\n\t\tRADEON_INIT_R600_CP = 0x05\n\t} func;\n\tunsigned long sarea_priv_offset;\n\tint is_pci;\n\tint cp_mode;\n\tint gart_size;\n\tint ring_size;\n\tint usec_timeout;\n\n\tunsigned int fb_bpp;\n\tunsigned int front_offset, front_pitch;\n\tunsigned int back_offset, back_pitch;\n\tunsigned int depth_bpp;\n\tunsigned int depth_offset, depth_pitch;\n\n\tunsigned long fb_offset;\n\tunsigned long mmio_offset;\n\tunsigned long ring_offset;\n\tunsigned long ring_rptr_offset;\n\tunsigned long buffers_offset;\n\tunsigned long gart_textures_offset;\n} drm_radeon_init_t;\n\ntypedef struct drm_radeon_cp_stop {\n\tint flush;\n\tint idle;\n} drm_radeon_cp_stop_t;\n\ntypedef struct drm_radeon_fullscreen {\n\tenum {\n\t\tRADEON_INIT_FULLSCREEN = 0x01,\n\t\tRADEON_CLEANUP_FULLSCREEN = 0x02\n\t} func;\n} drm_radeon_fullscreen_t;\n\n#define CLEAR_X1\t0\n#define CLEAR_Y1\t1\n#define CLEAR_X2\t2\n#define CLEAR_Y2\t3\n#define CLEAR_DEPTH\t4\n\ntypedef union drm_radeon_clear_rect {\n\tfloat f[5];\n\tunsigned int ui[5];\n} drm_radeon_clear_rect_t;\n\ntypedef struct drm_radeon_clear {\n\tunsigned int flags;\n\tunsigned int clear_color;\n\tunsigned int clear_depth;\n\tunsigned int color_mask;\n\tunsigned int depth_mask;\t \n\tdrm_radeon_clear_rect_t __user *depth_boxes;\n} drm_radeon_clear_t;\n\ntypedef struct drm_radeon_vertex {\n\tint prim;\n\tint idx;\t\t \n\tint count;\t\t \n\tint discard;\t\t \n} drm_radeon_vertex_t;\n\ntypedef struct drm_radeon_indices {\n\tint prim;\n\tint idx;\n\tint start;\n\tint end;\n\tint discard;\t\t \n} drm_radeon_indices_t;\n\n \ntypedef struct drm_radeon_vertex2 {\n\tint idx;\t\t \n\tint discard;\t\t \n\tint nr_states;\n\tdrm_radeon_state_t __user *state;\n\tint nr_prims;\n\tdrm_radeon_prim_t __user *prim;\n} drm_radeon_vertex2_t;\n\n \ntypedef struct drm_radeon_cmd_buffer {\n\tint bufsz;\n\tchar __user *buf;\n\tint nbox;\n\tstruct drm_clip_rect __user *boxes;\n} drm_radeon_cmd_buffer_t;\n\ntypedef struct drm_radeon_tex_image {\n\tunsigned int x, y;\t \n\tunsigned int width, height;\n\tconst void __user *data;\n} drm_radeon_tex_image_t;\n\ntypedef struct drm_radeon_texture {\n\tunsigned int offset;\n\tint pitch;\n\tint format;\n\tint width;\t\t \n\tint height;\n\tdrm_radeon_tex_image_t __user *image;\n} drm_radeon_texture_t;\n\ntypedef struct drm_radeon_stipple {\n\tunsigned int __user *mask;\n} drm_radeon_stipple_t;\n\ntypedef struct drm_radeon_indirect {\n\tint idx;\n\tint start;\n\tint end;\n\tint discard;\n} drm_radeon_indirect_t;\n\n \n#define RADEON_CARD_PCI 0\n#define RADEON_CARD_AGP 1\n#define RADEON_CARD_PCIE 2\n\n \n#define RADEON_PARAM_GART_BUFFER_OFFSET    1\t \n#define RADEON_PARAM_LAST_FRAME            2\n#define RADEON_PARAM_LAST_DISPATCH         3\n#define RADEON_PARAM_LAST_CLEAR            4\n \n#define RADEON_PARAM_IRQ_NR                5\n#define RADEON_PARAM_GART_BASE             6\t \n \n#define RADEON_PARAM_REGISTER_HANDLE       7\t \n#define RADEON_PARAM_STATUS_HANDLE         8\n#define RADEON_PARAM_SAREA_HANDLE          9\n#define RADEON_PARAM_GART_TEX_HANDLE       10\n#define RADEON_PARAM_SCRATCH_OFFSET        11\n#define RADEON_PARAM_CARD_TYPE             12\n#define RADEON_PARAM_VBLANK_CRTC           13    \n#define RADEON_PARAM_FB_LOCATION           14    \n#define RADEON_PARAM_NUM_GB_PIPES          15    \n#define RADEON_PARAM_DEVICE_ID             16\n#define RADEON_PARAM_NUM_Z_PIPES           17    \n\ntypedef struct drm_radeon_getparam {\n\tint param;\n\tvoid __user *value;\n} drm_radeon_getparam_t;\n\n \n#define RADEON_MEM_REGION_GART 1\n#define RADEON_MEM_REGION_FB   2\n\ntypedef struct drm_radeon_mem_alloc {\n\tint region;\n\tint alignment;\n\tint size;\n\tint __user *region_offset;\t \n} drm_radeon_mem_alloc_t;\n\ntypedef struct drm_radeon_mem_free {\n\tint region;\n\tint region_offset;\n} drm_radeon_mem_free_t;\n\ntypedef struct drm_radeon_mem_init_heap {\n\tint region;\n\tint size;\n\tint start;\n} drm_radeon_mem_init_heap_t;\n\n \ntypedef struct drm_radeon_irq_emit {\n\tint __user *irq_seq;\n} drm_radeon_irq_emit_t;\n\ntypedef struct drm_radeon_irq_wait {\n\tint irq_seq;\n} drm_radeon_irq_wait_t;\n\n \n\ntypedef struct drm_radeon_setparam {\n\tunsigned int param;\n\t__s64 value;\n} drm_radeon_setparam_t;\n\n#define RADEON_SETPARAM_FB_LOCATION    1\t \n#define RADEON_SETPARAM_SWITCH_TILING  2\t \n#define RADEON_SETPARAM_PCIGART_LOCATION 3\t \n#define RADEON_SETPARAM_NEW_MEMMAP 4\t\t \n#define RADEON_SETPARAM_PCIGART_TABLE_SIZE 5     \n#define RADEON_SETPARAM_VBLANK_CRTC 6            \n \ntypedef struct drm_radeon_surface_alloc {\n\tunsigned int address;\n\tunsigned int size;\n\tunsigned int flags;\n} drm_radeon_surface_alloc_t;\n\ntypedef struct drm_radeon_surface_free {\n\tunsigned int address;\n} drm_radeon_surface_free_t;\n\n#define\tDRM_RADEON_VBLANK_CRTC1\t\t1\n#define\tDRM_RADEON_VBLANK_CRTC2\t\t2\n\n \n#define RADEON_GEM_DOMAIN_CPU\t\t0x1\n#define RADEON_GEM_DOMAIN_GTT\t\t0x2\n#define RADEON_GEM_DOMAIN_VRAM\t\t0x4\n\nstruct drm_radeon_gem_info {\n\t__u64\tgart_size;\n\t__u64\tvram_size;\n\t__u64\tvram_visible;\n};\n\n#define RADEON_GEM_NO_BACKING_STORE\t(1 << 0)\n#define RADEON_GEM_GTT_UC\t\t(1 << 1)\n#define RADEON_GEM_GTT_WC\t\t(1 << 2)\n \n#define RADEON_GEM_CPU_ACCESS\t\t(1 << 3)\n \n#define RADEON_GEM_NO_CPU_ACCESS\t(1 << 4)\n\nstruct drm_radeon_gem_create {\n\t__u64\tsize;\n\t__u64\talignment;\n\t__u32\thandle;\n\t__u32\tinitial_domain;\n\t__u32\tflags;\n};\n\n \n#define RADEON_GEM_USERPTR_READONLY\t(1 << 0)\n#define RADEON_GEM_USERPTR_ANONONLY\t(1 << 1)\n#define RADEON_GEM_USERPTR_VALIDATE\t(1 << 2)\n#define RADEON_GEM_USERPTR_REGISTER\t(1 << 3)\n\nstruct drm_radeon_gem_userptr {\n\t__u64\t\taddr;\n\t__u64\t\tsize;\n\t__u32\t\tflags;\n\t__u32\t\thandle;\n};\n\n#define RADEON_TILING_MACRO\t\t\t\t0x1\n#define RADEON_TILING_MICRO\t\t\t\t0x2\n#define RADEON_TILING_SWAP_16BIT\t\t\t0x4\n#define RADEON_TILING_SWAP_32BIT\t\t\t0x8\n \n#define RADEON_TILING_SURFACE\t\t\t\t0x10\n#define RADEON_TILING_MICRO_SQUARE\t\t\t0x20\n#define RADEON_TILING_EG_BANKW_SHIFT\t\t\t8\n#define RADEON_TILING_EG_BANKW_MASK\t\t\t0xf\n#define RADEON_TILING_EG_BANKH_SHIFT\t\t\t12\n#define RADEON_TILING_EG_BANKH_MASK\t\t\t0xf\n#define RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT\t16\n#define RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK\t\t0xf\n#define RADEON_TILING_EG_TILE_SPLIT_SHIFT\t\t24\n#define RADEON_TILING_EG_TILE_SPLIT_MASK\t\t0xf\n#define RADEON_TILING_EG_STENCIL_TILE_SPLIT_SHIFT\t28\n#define RADEON_TILING_EG_STENCIL_TILE_SPLIT_MASK\t0xf\n\nstruct drm_radeon_gem_set_tiling {\n\t__u32\thandle;\n\t__u32\ttiling_flags;\n\t__u32\tpitch;\n};\n\nstruct drm_radeon_gem_get_tiling {\n\t__u32\thandle;\n\t__u32\ttiling_flags;\n\t__u32\tpitch;\n};\n\nstruct drm_radeon_gem_mmap {\n\t__u32\thandle;\n\t__u32\tpad;\n\t__u64\toffset;\n\t__u64\tsize;\n\t__u64\taddr_ptr;\n};\n\nstruct drm_radeon_gem_set_domain {\n\t__u32\thandle;\n\t__u32\tread_domains;\n\t__u32\twrite_domain;\n};\n\nstruct drm_radeon_gem_wait_idle {\n\t__u32\thandle;\n\t__u32\tpad;\n};\n\nstruct drm_radeon_gem_busy {\n\t__u32\thandle;\n\t__u32        domain;\n};\n\nstruct drm_radeon_gem_pread {\n\t \n\t__u32 handle;\n\t__u32 pad;\n\t \n\t__u64 offset;\n\t \n\t__u64 size;\n\t \n\t \n\t__u64 data_ptr;\n};\n\nstruct drm_radeon_gem_pwrite {\n\t \n\t__u32 handle;\n\t__u32 pad;\n\t \n\t__u64 offset;\n\t \n\t__u64 size;\n\t \n\t \n\t__u64 data_ptr;\n};\n\n \nstruct drm_radeon_gem_op {\n\t__u32\thandle;  \n\t__u32\top;      \n\t__u64\tvalue;   \n};\n\n#define RADEON_GEM_OP_GET_INITIAL_DOMAIN\t0\n#define RADEON_GEM_OP_SET_INITIAL_DOMAIN\t1\n\n#define RADEON_VA_MAP\t\t\t1\n#define RADEON_VA_UNMAP\t\t\t2\n\n#define RADEON_VA_RESULT_OK\t\t0\n#define RADEON_VA_RESULT_ERROR\t\t1\n#define RADEON_VA_RESULT_VA_EXIST\t2\n\n#define RADEON_VM_PAGE_VALID\t\t(1 << 0)\n#define RADEON_VM_PAGE_READABLE\t\t(1 << 1)\n#define RADEON_VM_PAGE_WRITEABLE\t(1 << 2)\n#define RADEON_VM_PAGE_SYSTEM\t\t(1 << 3)\n#define RADEON_VM_PAGE_SNOOPED\t\t(1 << 4)\n\nstruct drm_radeon_gem_va {\n\t__u32\t\thandle;\n\t__u32\t\toperation;\n\t__u32\t\tvm_id;\n\t__u32\t\tflags;\n\t__u64\t\toffset;\n};\n\n#define RADEON_CHUNK_ID_RELOCS\t0x01\n#define RADEON_CHUNK_ID_IB\t0x02\n#define RADEON_CHUNK_ID_FLAGS\t0x03\n#define RADEON_CHUNK_ID_CONST_IB\t0x04\n\n \n#define RADEON_CS_KEEP_TILING_FLAGS 0x01\n#define RADEON_CS_USE_VM            0x02\n#define RADEON_CS_END_OF_FRAME      0x04  \n \n#define RADEON_CS_RING_GFX          0\n#define RADEON_CS_RING_COMPUTE      1\n#define RADEON_CS_RING_DMA          2\n#define RADEON_CS_RING_UVD          3\n#define RADEON_CS_RING_VCE          4\n \n \n\nstruct drm_radeon_cs_chunk {\n\t__u32\t\tchunk_id;\n\t__u32\t\tlength_dw;\n\t__u64\t\tchunk_data;\n};\n\n \n#define RADEON_RELOC_PRIO_MASK\t\t(0xf << 0)\n\nstruct drm_radeon_cs_reloc {\n\t__u32\t\thandle;\n\t__u32\t\tread_domains;\n\t__u32\t\twrite_domain;\n\t__u32\t\tflags;\n};\n\nstruct drm_radeon_cs {\n\t__u32\t\tnum_chunks;\n\t__u32\t\tcs_id;\n\t \n\t__u64\t\tchunks;\n\t \n\t__u64\t\tgart_limit;\n\t__u64\t\tvram_limit;\n};\n\n#define RADEON_INFO_DEVICE_ID\t\t0x00\n#define RADEON_INFO_NUM_GB_PIPES\t0x01\n#define RADEON_INFO_NUM_Z_PIPES \t0x02\n#define RADEON_INFO_ACCEL_WORKING\t0x03\n#define RADEON_INFO_CRTC_FROM_ID\t0x04\n#define RADEON_INFO_ACCEL_WORKING2\t0x05\n#define RADEON_INFO_TILING_CONFIG\t0x06\n#define RADEON_INFO_WANT_HYPERZ\t\t0x07\n#define RADEON_INFO_WANT_CMASK\t\t0x08  \n#define RADEON_INFO_CLOCK_CRYSTAL_FREQ\t0x09  \n#define RADEON_INFO_NUM_BACKENDS\t0x0a  \n#define RADEON_INFO_NUM_TILE_PIPES\t0x0b  \n#define RADEON_INFO_FUSION_GART_WORKING\t0x0c  \n#define RADEON_INFO_BACKEND_MAP\t\t0x0d  \n \n#define RADEON_INFO_VA_START\t\t0x0e\n \n#define RADEON_INFO_IB_VM_MAX_SIZE\t0x0f\n \n#define RADEON_INFO_MAX_PIPES\t\t0x10\n \n#define RADEON_INFO_TIMESTAMP\t\t0x11\n \n#define RADEON_INFO_MAX_SE\t\t0x12\n \n#define RADEON_INFO_MAX_SH_PER_SE\t0x13\n \n#define RADEON_INFO_FASTFB_WORKING\t0x14\n \n#define RADEON_INFO_RING_WORKING\t0x15\n \n#define RADEON_INFO_SI_TILE_MODE_ARRAY\t0x16\n \n#define RADEON_INFO_SI_CP_DMA_COMPUTE\t0x17\n \n#define RADEON_INFO_CIK_MACROTILE_MODE_ARRAY\t0x18\n \n#define RADEON_INFO_SI_BACKEND_ENABLED_MASK\t0x19\n \n#define RADEON_INFO_MAX_SCLK\t\t0x1a\n \n#define RADEON_INFO_VCE_FW_VERSION\t0x1b\n \n#define RADEON_INFO_VCE_FB_VERSION\t0x1c\n#define RADEON_INFO_NUM_BYTES_MOVED\t0x1d\n#define RADEON_INFO_VRAM_USAGE\t\t0x1e\n#define RADEON_INFO_GTT_USAGE\t\t0x1f\n#define RADEON_INFO_ACTIVE_CU_COUNT\t0x20\n#define RADEON_INFO_CURRENT_GPU_TEMP\t0x21\n#define RADEON_INFO_CURRENT_GPU_SCLK\t0x22\n#define RADEON_INFO_CURRENT_GPU_MCLK\t0x23\n#define RADEON_INFO_READ_REG\t\t0x24\n#define RADEON_INFO_VA_UNMAP_WORKING\t0x25\n#define RADEON_INFO_GPU_RESET_COUNTER\t0x26\n\nstruct drm_radeon_info {\n\t__u32\t\trequest;\n\t__u32\t\tpad;\n\t__u64\t\tvalue;\n};\n\n \n#define SI_TILE_MODE_COLOR_LINEAR_ALIGNED\t8\n#define SI_TILE_MODE_COLOR_1D\t\t\t13\n#define SI_TILE_MODE_COLOR_1D_SCANOUT\t\t9\n#define SI_TILE_MODE_COLOR_2D_8BPP\t\t14\n#define SI_TILE_MODE_COLOR_2D_16BPP\t\t15\n#define SI_TILE_MODE_COLOR_2D_32BPP\t\t16\n#define SI_TILE_MODE_COLOR_2D_64BPP\t\t17\n#define SI_TILE_MODE_COLOR_2D_SCANOUT_16BPP\t11\n#define SI_TILE_MODE_COLOR_2D_SCANOUT_32BPP\t12\n#define SI_TILE_MODE_DEPTH_STENCIL_1D\t\t4\n#define SI_TILE_MODE_DEPTH_STENCIL_2D\t\t0\n#define SI_TILE_MODE_DEPTH_STENCIL_2D_2AA\t3\n#define SI_TILE_MODE_DEPTH_STENCIL_2D_4AA\t3\n#define SI_TILE_MODE_DEPTH_STENCIL_2D_8AA\t2\n\n#define CIK_TILE_MODE_DEPTH_STENCIL_1D\t\t5\n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}