
use pgc_defs, pgc_floorplan_funcs, pgc7k_defs;

floorplan
schematic floorplan_view draw_logic_resource of device devPGC7K
{
    // Tile index variable
    unsigned int tx, ty;
    
    
    // draw clm
    foreach tx ( L_CLMS_TILES_X )
    {
        foreach ty ( L_CLMS_TILES_Y )
        {
          draw_clm_tile_fp( tx, ty);
        }
    }
    foreach tx ( L_CLMSS_TILES_X )
    {
        foreach ty ( L_CLMSS_TILES_Y )
        {
          draw_clmss_tile_fp( tx, ty);
        }
    }
    
    // draw drm
    foreach tx ( L_DRM_TILES_X )
    {
        foreach ty ( L_DRM_TILES_Y )
        {
          draw_drm_tile_fp( tx, ty );
        }
    }
    
    //draw DLL
    foreach tx ( {DLL_TILE0_X} )
    {
        foreach ty ( {DLL_TILE0_Y} )
        {
            draw_dll_tile_fp( tx, ty);
        }  
    } 

    foreach tx ( {DLL_TILE1_X} )
    {
        foreach ty ( {DLL_TILE1_Y} )
        {
            draw_dll_tile_fp( tx, ty);
        }  
    }
    
    //draw PLL
    foreach tx ( {PLL_TILE_X} )
    {
        foreach ty ( L_PLL_TILES_Y )
        {
            draw_pll_tile_fp( tx, ty);
        }  
    }
    
    //draw CCS
    draw_ccs_7k_tile_fp(CCS_TILE_X,CCS_TILE_Y,PLL_TILE_X,2,PLL_TILE_X,38);
    
    draw_analog_tile_fp( ANALOG_TILE_X, ANALOG_TILE_Y, CCS_TILE_Y, 0);
    
    //draw USCM
    unsigned int L_USCM_TILES_X[] = {USCM_TILE_X};
    unsigned int L_USCM_TILES_Y[] = {USCM_TILE_Y};
    int tx_srb = USCM_TILE_X - 1;
    int ty_srb = USCM_TILE_Y - 2;
    
    foreach tx ( L_USCM_TILES_X )
    {
        foreach ty ( L_USCM_TILES_Y )
        {
            draw_uscm_tile_fp( tx, ty, tx_srb, ty_srb);
        }      
    } 
    
    //draw iock and so on
    foreach tx ( L_IOCK_TILES_X )
    {
        foreach ty ( {IOCK_TILE_Y} )
        {
            draw_iock_tile_fp( tx, ty );
        }      
    } 
    
    foreach tx ( L_IOCK_7K_TILES_X )
    {
        foreach ty ( {IOCK_7K_TILE_Y} )
        {
            draw_iock_7k_tile_fp( tx, ty );
        }      
    }
    
    //draw clkdly
    draw_clkdlyb_tile_fp(CLKDLYB_TILE_X,CLKDLYB_TILE_Y);
    draw_clkdlyt_tile_fp(CLKDLYT_TILE_X,CLKDLYT_TILE_Y);
    
    // draw iol
    foreach tx ( L_IOL_TILES_X )
    {
        foreach ty ( {40} )
        {
            draw_iol_tile_fp( tx, ty, 0);
        }  
    } 
    foreach tx ( L_IOLC_TILES_X )
    {
        foreach ty ( {40} )
        {
            draw_iol_tile_fp( tx, ty, 1);
        }  
    } 
    foreach tx ( L_IOLL_TILES_X )
    {
        foreach ty ( L_IOLL_TILES_Y )
        {
            draw_iol_tile_fp( tx, ty, 2);
        }  
    } 
    foreach tx ( L_IOLR_TILES_X )
    {
        foreach ty ( L_IOLR_TILES_Y )
        {
            draw_iol_tile_fp( tx, ty, 3);
        }  
    } 
    foreach tx ( L_IOL_TILES_X )
    {
        foreach ty ( {1} )
        {
            draw_iol_tile_fp( tx, ty, 4);
        }  
    } 
    foreach tx ( L_IOLC_TILES_X )
    {
        foreach ty ( {1} )
        {
            draw_iol_tile_fp( tx, ty, 5);
        }  
    } 
    
    // draw iob
    draw_ioblr_tile_fp( IOB0_TILE_X, IOB0_TILE_Y, 0);
    
    draw_ioblr_tile_fp( IOB2_TILE_X, IOB2_TILE_Y, 1);
    
    draw_iobt_tile_fp( IOB1_TILE_X, IOB1_TILE_Y);
    
    draw_iobb_tile_fp( IOB3_TILE_X, IOB3_TILE_Y, 0);
    
    draw_iobb_tile_fp( IOB4_TILE_X, IOB4_TILE_Y, 1);
    
    draw_iobb_tile_fp( IOB5_TILE_X, IOB5_TILE_Y, 2);


}; // end of schematic floorplan_view
