{
  "module_name": "vce_2_0_d.h",
  "hash_id": "1d90191866c23527a55e39c720e65a9501150b3f021c446aad624221ce583cfa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/vce/vce_2_0_d.h",
  "human_readable_source": " \n\n#ifndef VCE_2_0_D_H\n#define VCE_2_0_D_H\n\n#define mmVCE_STATUS                                                            0x8001\n#define mmVCE_VCPU_CNTL                                                         0x8005\n#define mmVCE_VCPU_CACHE_OFFSET0                                                0x8009\n#define mmVCE_VCPU_CACHE_SIZE0                                                  0x800a\n#define mmVCE_VCPU_CACHE_OFFSET1                                                0x800b\n#define mmVCE_VCPU_CACHE_SIZE1                                                  0x800c\n#define mmVCE_VCPU_CACHE_OFFSET2                                                0x800d\n#define mmVCE_VCPU_CACHE_SIZE2                                                  0x800e\n#define mmVCE_SOFT_RESET                                                        0x8048\n#define mmVCE_RB_BASE_LO2                                                       0x805b\n#define mmVCE_RB_BASE_HI2                                                       0x805c\n#define mmVCE_RB_SIZE2                                                          0x805d\n#define mmVCE_RB_RPTR2                                                          0x805e\n#define mmVCE_RB_WPTR2                                                          0x805f\n#define mmVCE_RB_BASE_LO                                                        0x8060\n#define mmVCE_RB_BASE_HI                                                        0x8061\n#define mmVCE_RB_SIZE                                                           0x8062\n#define mmVCE_RB_RPTR                                                           0x8063\n#define mmVCE_RB_WPTR                                                           0x8064\n#define mmVCE_RB_ARB_CTRL                                                       0x809f\n#define mmVCE_CLOCK_GATING_A                                                    0x80be\n#define mmVCE_CLOCK_GATING_B                                                    0x80bf\n#define mmVCE_UENC_DMA_DCLK_CTRL                                                0x8390\n#define mmVCE_CGTT_CLK_OVERRIDE                                                 0x81e8\n#define mmVCE_UENC_CLOCK_GATING                                                 0x81ef\n#define mmVCE_UENC_REG_CLOCK_GATING                                             0x81f0\n#define mmVCE_SYS_INT_EN                                                        0x84c0\n#define mmVCE_SYS_INT_STATUS                                                    0x84c1\n#define mmVCE_SYS_INT_ACK                                                       0x84c1\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR                                          0x8517\n#define mmVCE_LMI_CTRL2                                                         0x851d\n#define mmVCE_LMI_SWAP_CNTL3                                                    0x851e\n#define mmVCE_LMI_CTRL                                                          0x8526\n#define mmVCE_LMI_STATUS                                                        0x8527\n#define mmVCE_LMI_VM_CTRL                                                       0x8528\n#define mmVCE_LMI_SWAP_CNTL                                                     0x852d\n#define mmVCE_LMI_SWAP_CNTL1                                                    0x852e\n#define mmVCE_LMI_SWAP_CNTL2                                                    0x8533\n#define mmVCE_LMI_MISC_CTRL                                                     0x8535\n#define mmVCE_LMI_CACHE_CTRL                                                    0x853d\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}