<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="170" />
   <clocksource preferredWidth="170" />
   <frequency preferredWidth="151" />
  </columns>
 </clocktable>
 <window width="1920" height="1030" x="0" y="0" />
 <library
   expandedCategories="Library,Library/Peripherals/Microcontroller Peripherals,Library/Peripherals,Project" />
 <generation synthesis="VHDL" simulation="VHDL" path="D:/dossier" />
</preferences>
