Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Aug  8 18:03:27 2023
| Host         : zen-sav running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Reveal_Top_timing_summary_routed.rpt -pb Reveal_Top_timing_summary_routed.pb -rpx Reveal_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Reveal_Top
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks        1           
TIMING-7   Critical Warning  No common node between related clocks                 1           
TIMING-17  Critical Warning  Non-clocked sequential cell                           56          
LUTAR-1    Warning           LUT drives async reset alert                          2           
TIMING-16  Warning           Large setup violation                                 32          
TIMING-18  Warning           Missing input or output delay                         16          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  2           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           
XDCC-8     Warning           User Clock constraint overwritten on the same source  1           
XDCH-1     Warning           Hold option missing in multicycle path constraint     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (132)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: dividedClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (132)
--------------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.753      -83.496                     32                 2596        0.063        0.000                      0                 2588        1.100        0.000                       0                  1203  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
okUH0                 {0.000 4.960}        9.920           100.806         
  mmcm0_clk0          {1.488 6.448}        9.920           100.806         
  mmcm0_clkfb         {0.000 4.960}        9.920           100.806         
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_100_clk_wiz_0   {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okUH0                                                                                                                                                                   2.960        0.000                       0                     1  
  mmcm0_clk0                1.374        0.000                      0                 1890        0.063        0.000                      0                 1890        3.710        0.000                       0                   902  
  mmcm0_clkfb                                                                                                                                                           7.765        0.000                       0                     3  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_100_clk_wiz_0         4.049        0.000                      0                  505        0.122        0.000                      0                  505        4.020        0.000                       0                   293  
  clkfbout_clk_wiz_0                                                                                                                                                    2.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0         okUH0                    4.607        0.000                      0                   34        1.029        0.000                      0                   34  
okUH0              mmcm0_clk0               0.208        0.000                      0                   36        1.262        0.000                      0                   36  
                   clk_100_clk_wiz_0      998.821        0.000                      0                    4                                                                        
mmcm0_clk0         clk_100_clk_wiz_0       -2.753      -83.496                     32                   32        0.298        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0               6.305        0.000                      0                   91        0.543        0.000                      0                   91  
**default**        clk_100_clk_wiz_0                           8.995        0.000                      0                    4                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_100_clk_wiz_0                     
(none)                                clk_100_clk_wiz_0  
(none)             mmcm0_clk0         mmcm0_clk0         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_100_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)              mmcm0_clk0                              
(none)              mmcm0_clkfb                             
(none)                                  clk_100_clk_wiz_0   
(none)                                  mmcm0_clk0          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        1.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.033ns  (logic 3.443ns (42.862%)  route 4.590ns (57.138%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 9.386 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.682     0.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.205     3.837    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X8Y62          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.990 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.003     4.993    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.363     5.356 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.123     6.478    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X7Y63          LUT5 (Prop_lut5_I1_O)        0.355     6.833 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.695     7.528    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.118     7.646 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.564     8.210    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X8Y66          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.514     9.386    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]/C
                         clock pessimism              0.642    10.028    
                         clock uncertainty           -0.073     9.955    
    SLICE_X8Y66          FDRE (Setup_fdre_C_CE)      -0.371     9.584    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]
  -------------------------------------------------------------------
                         required time                          9.584    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.033ns  (logic 3.443ns (42.862%)  route 4.590ns (57.138%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 9.386 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.682     0.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.205     3.837    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X8Y62          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.990 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.003     4.993    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.363     5.356 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.123     6.478    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X7Y63          LUT5 (Prop_lut5_I1_O)        0.355     6.833 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.695     7.528    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.118     7.646 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.564     8.210    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X8Y66          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.514     9.386    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]/C
                         clock pessimism              0.642    10.028    
                         clock uncertainty           -0.073     9.955    
    SLICE_X8Y66          FDRE (Setup_fdre_C_CE)      -0.371     9.584    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]
  -------------------------------------------------------------------
                         required time                          9.584    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.033ns  (logic 3.443ns (42.862%)  route 4.590ns (57.138%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 9.386 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.682     0.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.205     3.837    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X8Y62          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.990 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.003     4.993    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.363     5.356 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.123     6.478    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X7Y63          LUT5 (Prop_lut5_I1_O)        0.355     6.833 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.695     7.528    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.118     7.646 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.564     8.210    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X8Y66          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.514     9.386    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[18]/C
                         clock pessimism              0.642    10.028    
                         clock uncertainty           -0.073     9.955    
    SLICE_X8Y66          FDRE (Setup_fdre_C_CE)      -0.371     9.584    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[18]
  -------------------------------------------------------------------
                         required time                          9.584    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.033ns  (logic 3.443ns (42.862%)  route 4.590ns (57.138%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 9.386 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.682     0.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.205     3.837    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X8Y62          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.990 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.003     4.993    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.363     5.356 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.123     6.478    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X7Y63          LUT5 (Prop_lut5_I1_O)        0.355     6.833 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.695     7.528    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.118     7.646 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.564     8.210    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X8Y66          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.514     9.386    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[19]/C
                         clock pessimism              0.642    10.028    
                         clock uncertainty           -0.073     9.955    
    SLICE_X8Y66          FDRE (Setup_fdre_C_CE)      -0.371     9.584    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[19]
  -------------------------------------------------------------------
                         required time                          9.584    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.225ns  (logic 3.449ns (41.932%)  route 4.776ns (58.068%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 9.388 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.682     0.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.205     3.837    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X8Y62          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.990 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.003     4.993    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.363     5.356 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.123     6.478    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X7Y63          LUT5 (Prop_lut5_I1_O)        0.355     6.833 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.695     7.528    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.124     7.652 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           0.751     8.403    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X8Y64          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.516     9.388    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y64          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[10]/C
                         clock pessimism              0.642    10.030    
                         clock uncertainty           -0.073     9.957    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.169     9.788    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[10]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.225ns  (logic 3.449ns (41.932%)  route 4.776ns (58.068%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 9.388 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.682     0.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.205     3.837    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X8Y62          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.990 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.003     4.993    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.363     5.356 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.123     6.478    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X7Y63          LUT5 (Prop_lut5_I1_O)        0.355     6.833 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.695     7.528    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.124     7.652 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           0.751     8.403    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X8Y64          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.516     9.388    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y64          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[11]/C
                         clock pessimism              0.642    10.030    
                         clock uncertainty           -0.073     9.957    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.169     9.788    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[11]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.225ns  (logic 3.449ns (41.932%)  route 4.776ns (58.068%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 9.388 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.682     0.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.205     3.837    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X8Y62          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.990 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.003     4.993    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.363     5.356 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.123     6.478    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X7Y63          LUT5 (Prop_lut5_I1_O)        0.355     6.833 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.695     7.528    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.124     7.652 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           0.751     8.403    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X8Y64          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.516     9.388    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y64          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[12]/C
                         clock pessimism              0.642    10.030    
                         clock uncertainty           -0.073     9.957    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.169     9.788    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[12]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.225ns  (logic 3.449ns (41.932%)  route 4.776ns (58.068%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 9.388 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.682     0.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.205     3.837    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X8Y62          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.990 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.003     4.993    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.363     5.356 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.123     6.478    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X7Y63          LUT5 (Prop_lut5_I1_O)        0.355     6.833 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.695     7.528    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.124     7.652 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           0.751     8.403    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X8Y64          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.516     9.388    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y64          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[13]/C
                         clock pessimism              0.642    10.030    
                         clock uncertainty           -0.073     9.957    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.169     9.788    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[13]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.225ns  (logic 3.449ns (41.932%)  route 4.776ns (58.068%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 9.388 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.682     0.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.205     3.837    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X8Y62          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.990 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.003     4.993    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.363     5.356 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.123     6.478    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X7Y63          LUT5 (Prop_lut5_I1_O)        0.355     6.833 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.695     7.528    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.124     7.652 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           0.751     8.403    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X8Y64          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.516     9.388    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y64          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[14]/C
                         clock pessimism              0.642    10.030    
                         clock uncertainty           -0.073     9.957    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.169     9.788    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[14]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.225ns  (logic 3.449ns (41.932%)  route 4.776ns (58.068%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 9.388 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.310ns = ( 0.178 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.682     0.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.632 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.205     3.837    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X8Y62          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.990 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.003     4.993    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.363     5.356 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.123     6.478    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X7Y63          LUT5 (Prop_lut5_I1_O)        0.355     6.833 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.695     7.528    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.124     7.652 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           0.751     8.403    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X8Y64          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.516     9.388    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y64          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[15]/C
                         clock pessimism              0.642    10.030    
                         clock uncertainty           -0.073     9.957    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.169     9.788    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[15]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  1.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.632%)  route 0.161ns (53.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 0.711 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 0.908 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.570     0.908    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y62          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  okHI/core0/core0/a0/pc0/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.161     1.211    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[8]
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.881     0.711    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.254     0.965    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.148    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.060%)  route 0.172ns (54.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 0.711 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 0.909 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.571     0.909    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y61          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     1.050 r  okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.172     1.222    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[6]
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.881     0.711    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y25         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.254     0.965    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.148    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[2].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.153%)  route 0.140ns (49.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 0.672 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 0.909 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.571     0.909    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y60          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[2].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     1.050 r  okHI/core0/core0/a0/pc0/address_loop[2].pc_flop/Q
                         net (fo=3, routed)           0.140     1.190    okHI/core0/core0/a0/pc0/stack_ram_low/DID0
    SLICE_X10Y60         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.842     0.672    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y60         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/CLK
                         clock pessimism              0.275     0.946    
    SLICE_X10Y60         RAMS32 (Hold_rams32_CLK_I)
                                                      0.144     1.090    okHI/core0/core0/a0/pc0/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.328%)  route 0.300ns (64.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 0.672 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.572     0.910    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y59          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.074 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.300     1.374    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y60         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.842     0.672    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y60         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
                         clock pessimism              0.275     0.946    
    SLICE_X10Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.256    okHI/core0/core0/a0/pc0/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.328%)  route 0.300ns (64.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 0.672 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.572     0.910    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y59          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.074 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.300     1.374    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y60         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.842     0.672    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y60         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.275     0.946    
    SLICE_X10Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.256    okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.328%)  route 0.300ns (64.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 0.672 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.572     0.910    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y59          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.074 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.300     1.374    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y60         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.842     0.672    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y60         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/CLK
                         clock pessimism              0.275     0.946    
    SLICE_X10Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.256    okHI/core0/core0/a0/pc0/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.328%)  route 0.300ns (64.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 0.672 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.572     0.910    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y59          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.074 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.300     1.374    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y60         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.842     0.672    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y60         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.275     0.946    
    SLICE_X10Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.256    okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.328%)  route 0.300ns (64.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 0.672 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.572     0.910    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y59          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.074 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.300     1.374    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y60         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.842     0.672    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y60         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/CLK
                         clock pessimism              0.275     0.946    
    SLICE_X10Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.256    okHI/core0/core0/a0/pc0/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.328%)  route 0.300ns (64.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 0.672 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.572     0.910    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y59          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.074 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.300     1.374    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y60         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.842     0.672    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y60         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.275     0.946    
    SLICE_X10Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.256    okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.328%)  route 0.300ns (64.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 0.672 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 0.910 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.572     0.910    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y59          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.074 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.300     1.374    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y60         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.842     0.672    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y60         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/CLK
                         clock pessimism              0.275     0.946    
    SLICE_X10Y60         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.256    okHI/core0/core0/a0/pc0/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y24     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y24     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB18_X0Y25     okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y14     okHI/core0/core0/r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y14     okHI/core0/core0/r0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.920       7.765      BUFGCTRL_X0Y0    okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y79     okHI/iob_regs[0].regin0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y79     okHI/iob_regs[0].regout0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y79     okHI/iob_regs[0].regvalid/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y91     okHI/iob_regs[10].regin0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y62      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y62      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y61      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y62      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y62      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y4    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  clock_base/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  clock_base/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clock_base/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clock_base/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clock_base/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clock_base/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 i2cSystem/i2c_master_inst/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2cSystem/i2c_master_inst/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.371ns (25.573%)  route 3.990ns (74.427%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 8.029 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.637    -1.392    i2cSystem/i2c_master_inst/clk_100
    SLICE_X8Y84          FDRE                                         r  i2cSystem/i2c_master_inst/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.914 f  i2cSystem/i2c_master_inst/bit_counter_reg[1]/Q
                         net (fo=14, routed)          1.188     0.274    i2cSystem/i2c_master_inst/bit_counter[1]
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.317     0.591 f  i2cSystem/i2c_master_inst/bit_counter[7]_i_4/O
                         net (fo=4, routed)           0.680     1.271    i2cSystem/i2c_master_inst/bit_counter[7]_i_4_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.328     1.599 r  i2cSystem/i2c_master_inst/post_state[3]_i_3/O
                         net (fo=9, routed)           0.563     2.162    i2cSystem/i2c_master_inst/post_state[3]_i_3_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I5_O)        0.124     2.286 f  i2cSystem/i2c_master_inst/bit_counter[5]_i_8/O
                         net (fo=5, routed)           1.005     3.291    i2cSystem/i2c_master_inst/bit_counter[5]_i_8_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I4_O)        0.124     3.415 r  i2cSystem/i2c_master_inst/bit_counter[5]_i_1/O
                         net (fo=5, routed)           0.554     3.969    i2cSystem/i2c_master_inst/bit_counter[5]_i_1_n_0
    SLICE_X8Y84          FDRE                                         r  i2cSystem/i2c_master_inst/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W11                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635     4.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.515     8.029    i2cSystem/i2c_master_inst/clk_100
    SLICE_X8Y84          FDRE                                         r  i2cSystem/i2c_master_inst/bit_counter_reg[0]/C
                         clock pessimism              0.579     8.608    
                         clock uncertainty           -0.066     8.542    
    SLICE_X8Y84          FDRE (Setup_fdre_C_R)       -0.524     8.018    i2cSystem/i2c_master_inst/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.018    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 i2cSystem/i2c_master_inst/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2cSystem/i2c_master_inst/bit_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.371ns (25.573%)  route 3.990ns (74.427%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 8.029 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.637    -1.392    i2cSystem/i2c_master_inst/clk_100
    SLICE_X8Y84          FDRE                                         r  i2cSystem/i2c_master_inst/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.914 f  i2cSystem/i2c_master_inst/bit_counter_reg[1]/Q
                         net (fo=14, routed)          1.188     0.274    i2cSystem/i2c_master_inst/bit_counter[1]
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.317     0.591 f  i2cSystem/i2c_master_inst/bit_counter[7]_i_4/O
                         net (fo=4, routed)           0.680     1.271    i2cSystem/i2c_master_inst/bit_counter[7]_i_4_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.328     1.599 r  i2cSystem/i2c_master_inst/post_state[3]_i_3/O
                         net (fo=9, routed)           0.563     2.162    i2cSystem/i2c_master_inst/post_state[3]_i_3_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I5_O)        0.124     2.286 f  i2cSystem/i2c_master_inst/bit_counter[5]_i_8/O
                         net (fo=5, routed)           1.005     3.291    i2cSystem/i2c_master_inst/bit_counter[5]_i_8_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I4_O)        0.124     3.415 r  i2cSystem/i2c_master_inst/bit_counter[5]_i_1/O
                         net (fo=5, routed)           0.554     3.969    i2cSystem/i2c_master_inst/bit_counter[5]_i_1_n_0
    SLICE_X8Y84          FDRE                                         r  i2cSystem/i2c_master_inst/bit_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W11                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635     4.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.515     8.029    i2cSystem/i2c_master_inst/clk_100
    SLICE_X8Y84          FDRE                                         r  i2cSystem/i2c_master_inst/bit_counter_reg[1]/C
                         clock pessimism              0.579     8.608    
                         clock uncertainty           -0.066     8.542    
    SLICE_X8Y84          FDRE (Setup_fdre_C_R)       -0.524     8.018    i2cSystem/i2c_master_inst/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.018    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevData_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 0.738ns (12.984%)  route 4.946ns (87.016%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 8.100 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.637    -1.392    clk
    SLICE_X12Y84         FDRE                                         r  dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518    -0.874 r  dividedClk_reg/Q
                         net (fo=1, routed)           1.596     0.722    dividedClk_reg_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.818 r  dividedClk_reg_n_0_BUFG_inst/O
                         net (fo=57, routed)          2.129     2.947    dividedClk_reg_n_0_BUFG
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.071 r  prevData[31]_i_1/O
                         net (fo=32, routed)          1.221     4.292    prevData
    SLICE_X5Y77          FDRE                                         r  prevData_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W11                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635     4.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.586     8.100    clk
    SLICE_X5Y77          FDRE                                         r  prevData_reg[22]/C
                         clock pessimism              0.537     8.637    
                         clock uncertainty           -0.066     8.571    
    SLICE_X5Y77          FDRE (Setup_fdre_C_CE)      -0.205     8.366    prevData_reg[22]
  -------------------------------------------------------------------
                         required time                          8.366    
                         arrival time                          -4.292    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevData_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.738ns (13.170%)  route 4.866ns (86.830%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.637    -1.392    clk
    SLICE_X12Y84         FDRE                                         r  dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518    -0.874 r  dividedClk_reg/Q
                         net (fo=1, routed)           1.596     0.722    dividedClk_reg_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.818 r  dividedClk_reg_n_0_BUFG_inst/O
                         net (fo=57, routed)          2.129     2.947    dividedClk_reg_n_0_BUFG
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.071 r  prevData[31]_i_1/O
                         net (fo=32, routed)          1.141     4.212    prevData
    SLICE_X4Y75          FDRE                                         r  prevData_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W11                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635     4.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.583     8.097    clk
    SLICE_X4Y75          FDRE                                         r  prevData_reg[10]/C
                         clock pessimism              0.537     8.634    
                         clock uncertainty           -0.066     8.568    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.205     8.363    prevData_reg[10]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevData_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.738ns (13.170%)  route 4.866ns (86.830%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.637    -1.392    clk
    SLICE_X12Y84         FDRE                                         r  dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518    -0.874 r  dividedClk_reg/Q
                         net (fo=1, routed)           1.596     0.722    dividedClk_reg_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.818 r  dividedClk_reg_n_0_BUFG_inst/O
                         net (fo=57, routed)          2.129     2.947    dividedClk_reg_n_0_BUFG
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.071 r  prevData[31]_i_1/O
                         net (fo=32, routed)          1.141     4.212    prevData
    SLICE_X4Y75          FDRE                                         r  prevData_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W11                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635     4.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.583     8.097    clk
    SLICE_X4Y75          FDRE                                         r  prevData_reg[11]/C
                         clock pessimism              0.537     8.634    
                         clock uncertainty           -0.066     8.568    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.205     8.363    prevData_reg[11]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevData_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.738ns (13.170%)  route 4.866ns (86.830%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.637    -1.392    clk
    SLICE_X12Y84         FDRE                                         r  dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518    -0.874 r  dividedClk_reg/Q
                         net (fo=1, routed)           1.596     0.722    dividedClk_reg_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.818 r  dividedClk_reg_n_0_BUFG_inst/O
                         net (fo=57, routed)          2.129     2.947    dividedClk_reg_n_0_BUFG
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.071 r  prevData[31]_i_1/O
                         net (fo=32, routed)          1.141     4.212    prevData
    SLICE_X4Y75          FDRE                                         r  prevData_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W11                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635     4.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.583     8.097    clk
    SLICE_X4Y75          FDRE                                         r  prevData_reg[16]/C
                         clock pessimism              0.537     8.634    
                         clock uncertainty           -0.066     8.568    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.205     8.363    prevData_reg[16]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevData_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.738ns (13.170%)  route 4.866ns (86.830%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.637    -1.392    clk
    SLICE_X12Y84         FDRE                                         r  dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518    -0.874 r  dividedClk_reg/Q
                         net (fo=1, routed)           1.596     0.722    dividedClk_reg_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.818 r  dividedClk_reg_n_0_BUFG_inst/O
                         net (fo=57, routed)          2.129     2.947    dividedClk_reg_n_0_BUFG
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.071 r  prevData[31]_i_1/O
                         net (fo=32, routed)          1.141     4.212    prevData
    SLICE_X4Y75          FDRE                                         r  prevData_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W11                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635     4.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.583     8.097    clk
    SLICE_X4Y75          FDRE                                         r  prevData_reg[19]/C
                         clock pessimism              0.537     8.634    
                         clock uncertainty           -0.066     8.568    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.205     8.363    prevData_reg[19]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevData_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.738ns (13.170%)  route 4.866ns (86.830%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.637    -1.392    clk
    SLICE_X12Y84         FDRE                                         r  dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518    -0.874 r  dividedClk_reg/Q
                         net (fo=1, routed)           1.596     0.722    dividedClk_reg_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.818 r  dividedClk_reg_n_0_BUFG_inst/O
                         net (fo=57, routed)          2.129     2.947    dividedClk_reg_n_0_BUFG
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.071 r  prevData[31]_i_1/O
                         net (fo=32, routed)          1.141     4.212    prevData
    SLICE_X4Y75          FDRE                                         r  prevData_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W11                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635     4.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.583     8.097    clk
    SLICE_X4Y75          FDRE                                         r  prevData_reg[21]/C
                         clock pessimism              0.537     8.634    
                         clock uncertainty           -0.066     8.568    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.205     8.363    prevData_reg[21]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevData_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.738ns (13.170%)  route 4.866ns (86.830%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.637    -1.392    clk
    SLICE_X12Y84         FDRE                                         r  dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518    -0.874 r  dividedClk_reg/Q
                         net (fo=1, routed)           1.596     0.722    dividedClk_reg_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.818 r  dividedClk_reg_n_0_BUFG_inst/O
                         net (fo=57, routed)          2.129     2.947    dividedClk_reg_n_0_BUFG
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.071 r  prevData[31]_i_1/O
                         net (fo=32, routed)          1.141     4.212    prevData
    SLICE_X4Y75          FDRE                                         r  prevData_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W11                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635     4.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.583     8.097    clk
    SLICE_X4Y75          FDRE                                         r  prevData_reg[24]/C
                         clock pessimism              0.537     8.634    
                         clock uncertainty           -0.066     8.568    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.205     8.363    prevData_reg[24]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.738ns (13.170%)  route 4.866ns (86.830%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.637    -1.392    clk
    SLICE_X12Y84         FDRE                                         r  dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518    -0.874 r  dividedClk_reg/Q
                         net (fo=1, routed)           1.596     0.722    dividedClk_reg_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.818 r  dividedClk_reg_n_0_BUFG_inst/O
                         net (fo=57, routed)          2.129     2.947    dividedClk_reg_n_0_BUFG
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.071 r  prevData[31]_i_1/O
                         net (fo=32, routed)          1.141     4.212    prevData
    SLICE_X4Y75          FDRE                                         r  prevData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W11                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635     4.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.583     8.097    clk
    SLICE_X4Y75          FDRE                                         r  prevData_reg[8]/C
                         clock pessimism              0.537     8.634    
                         clock uncertainty           -0.066     8.568    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.205     8.363    prevData_reg[8]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  4.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.561    -0.395    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y73         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.198    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X13Y73         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.829    -0.788    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y73         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.393    -0.395    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.075    -0.320    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.560    -0.396    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.255 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.199    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X13Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.828    -0.789    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.393    -0.396    
    SLICE_X13Y74         FDRE (Hold_fdre_C_D)         0.075    -0.321    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.563    -0.393    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X13Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.252 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.196    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X13Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.831    -0.786    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X13Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.393    -0.393    
    SLICE_X13Y72         FDRE (Hold_fdre_C_D)         0.075    -0.318    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.560    -0.396    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y75         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.255 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.078    -0.177    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X13Y75         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.828    -0.789    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y75         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.393    -0.396    
    SLICE_X13Y75         FDRE (Hold_fdre_C_D)         0.071    -0.325    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 subCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            subCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.884%)  route 0.096ns (34.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.569    -0.387    clk
    SLICE_X13Y84         FDRE                                         r  subCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.246 r  subCount_reg[4]/Q
                         net (fo=7, routed)           0.096    -0.150    subCount_reg_n_0_[4]
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.045    -0.105 r  subCount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    subCount[5]
    SLICE_X12Y84         FDRE                                         r  subCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.838    -0.779    clk
    SLICE_X12Y84         FDRE                                         r  subCount_reg[5]/C
                         clock pessimism              0.405    -0.374    
    SLICE_X12Y84         FDRE (Hold_fdre_C_D)         0.121    -0.253    subCount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 subCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            subCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.569    -0.387    clk
    SLICE_X13Y84         FDRE                                         r  subCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.246 r  subCount_reg[4]/Q
                         net (fo=7, routed)           0.098    -0.148    subCount_reg_n_0_[4]
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.045    -0.103 r  subCount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    subCount[3]
    SLICE_X12Y84         FDRE                                         r  subCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.838    -0.779    clk
    SLICE_X12Y84         FDRE                                         r  subCount_reg[3]/C
                         clock pessimism              0.405    -0.374    
    SLICE_X12Y84         FDRE (Hold_fdre_C_D)         0.121    -0.253    subCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/shift_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.561    -0.395    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X10Y76         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.231 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.181    SPItest/rd_data[13]
    SLICE_X11Y76         LUT4 (Prop_lut4_I2_O)        0.045    -0.136 r  SPItest/shift_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    SPItest/shift_out[13]
    SLICE_X11Y76         FDRE                                         r  SPItest/shift_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.829    -0.788    SPItest/clk_100
    SLICE_X11Y76         FDRE                                         r  SPItest/shift_out_reg[13]/C
                         clock pessimism              0.406    -0.382    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.092    -0.290    SPItest/shift_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.563    -0.393    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.229 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.173    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext[0]
    SLICE_X12Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.831    -0.786    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.393    -0.393    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.064    -0.329    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.560    -0.396    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.176    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X12Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.828    -0.789    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.393    -0.396    
    SLICE_X12Y74         FDRE (Hold_fdre_C_D)         0.060    -0.336    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.563    -0.393    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X12Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.229 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.173    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X12Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.831    -0.786    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X12Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism              0.393    -0.393    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.060    -0.333    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_base/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30     SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock_base/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_base/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y84     dividedClk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y78      prevData_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y75      prevData_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y75      prevData_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y79      prevData_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y80      prevData_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y78      prevData_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_base/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y76     SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y76     SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     dividedClk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     dividedClk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y78      prevData_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y78      prevData_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      prevData_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      prevData_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      prevData_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      prevData_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y76     SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y76     SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     dividedClk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y84     dividedClk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y78      prevData_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y78      prevData_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      prevData_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      prevData_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      prevData_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      prevData_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_base/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    clock_base/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  clock_base/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  clock_base/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  clock_base/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  clock_base/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[14].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.730     0.225    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y97         FDRE                                         r  okHI/iob_regs[14].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[14].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[14]
    R22                                                               r  okUHU[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[15].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[15]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.730     0.225    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[15].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[15]
    P22                                                               r  okUHU[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.730     0.225    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[12].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.729     0.224    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y95         FDRE                                         r  okHI/iob_regs[12].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y95         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[12].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[12]
    R21                                                               r  okUHU[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.729     0.224    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y96         FDRE                                         r  okHI/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.729     0.224    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[10].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.728     0.223    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y91         FDRE                                         r  okHI/iob_regs[10].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[10].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[11].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.728     0.223    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y92         FDRE                                         r  okHI/iob_regs[11].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[11].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.728     0.223    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.728     0.223    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 okHI/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.768ns  (logic 0.767ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.594     0.932    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.575     1.700 r  okHI/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.700    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.769ns  (logic 0.768ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.594     0.932    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.576     1.701 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.701    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.772ns  (logic 0.771ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.594     0.932    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.579     1.704 r  okHI/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.770ns  (logic 0.769ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.596     0.934    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.192     1.126 f  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     1.127    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.577     1.704 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.777ns  (logic 0.776ns (99.871%)  route 0.001ns (0.129%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.594     0.932    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.584     1.709 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.709    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 okHI/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.788ns  (logic 0.787ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.594     0.932    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.595     1.720 r  okHI/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.720    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 okHI/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.792ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.594     0.932    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.600     1.725 r  okHI/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.725    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.796ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.594     0.932    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.604     1.729 r  okHI/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.796ns  (logic 0.795ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.555ns = ( 0.933 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.595     0.933    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.192     1.125 f  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     1.126    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.603     1.729 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 okHI/iob_regs[7].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[7]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.798ns  (logic 0.797ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.594     0.932    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y87         FDRE                                         r  okHI/iob_regs[7].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[7].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.605     1.730 r  okHI/iob_regs[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.730    okUHU[7]
    T20                                                               r  okUHU[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 1.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.051     9.051 r  okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.051    okHI/iobf0_o_0
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.570     9.441    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 1.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.050     9.050 r  okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.050    okHI/iobf0_o_1
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.570     9.441    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y80         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 1.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.047     9.047 r  okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.047    okHI/iobf0_o_3
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.576     9.447    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 okUHU[17]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[17].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( -0.482 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W20                                               0.000     8.000 r  okUHU[17] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[17].iobf0/IO
    W20                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  okHI/iob_regs[17].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    okHI/iobf0_o_17
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.567     9.438    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/C
                         clock pessimism              0.000     9.438    
                         clock uncertainty           -0.171     9.267    
    ILOGIC_X0Y75         FDRE (Setup_fdre_C_D)       -0.011     9.256    okHI/iob_regs[17].regin0
  -------------------------------------------------------------------
                         required time                          9.256    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 1.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.043     9.043 r  okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.043    okHI/iobf0_o_4
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.576     9.447    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 1.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.040     9.040 r  okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.040    okHI/iobf0_o_2
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.574     9.445    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 okUHU[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 1.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB20                                              0.000     8.000 r  okUHU[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[27].iobf0/IO
    AB20                 IBUF (Prop_ibuf_I_O)         1.034     9.034 r  okHI/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.034    okHI/iobf0_o_27
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.570     9.441    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y69         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 okUHU[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y21                                               0.000     8.000 r  okUHU[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[18].iobf0/IO
    Y21                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  okHI/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    okHI/iobf0_o_18
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.574     9.445    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y82         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 1.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( -0.472 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.036     9.036 r  okHI/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.036    okHI/iobf0_o_6
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.577     9.448    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.448    
                         clock uncertainty           -0.171     9.277    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.011     9.266    okHI/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 okUHU[23]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[23].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 1.027ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( -0.480 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    V20                                               0.000     8.000 r  okUHU[23] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[23].iobf0/IO
    V20                  IBUF (Prop_ibuf_I_O)         1.027     9.027 r  okHI/iob_regs[23].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.027    okHI/iobf0_o_23
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.569     9.440    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/C
                         clock pessimism              0.000     9.440    
                         clock uncertainty           -0.171     9.269    
    ILOGIC_X0Y77         FDRE (Setup_fdre_C_D)       -0.011     9.258    okHI/iob_regs[23].regin0
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 okUHU[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P16                                               0.000    11.920 r  okUHU[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[24].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  okHI/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    okHI/iobf0_o_24
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.869    10.619    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y52         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 okUHU[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.199ns  (logic 0.199ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T18                                               0.000    11.920 r  okUHU[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[25].iobf0/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.199    12.119 r  okHI/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    okHI/iobf0_o_25
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.867    10.617    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y59         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.119    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 okUHU[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N17                                               0.000    11.920 r  okUHU[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[21].iobf0/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  okHI/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    okHI/iobf0_o_21
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.867    10.617    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y58         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 okUHU[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R14                                               0.000    11.920 r  okUHU[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[16].iobf0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  okHI/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    okHI/iobf0_o_16
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.867    10.617    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y61         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 okUHU[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.207ns  (logic 0.207ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P17                                               0.000    11.920 r  okUHU[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[19].iobf0/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.207    12.127 r  okHI/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.127    okHI/iobf0_o_19
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.867    10.617    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y57         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.127    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.219    12.139 r  okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.139    okHI/iobf0_o_9
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.867    10.617    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y90         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.223    12.143 r  okHI/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.143    okHI/iobf0_o_8
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.867    10.617    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.143    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 okUHU[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.698 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N14                                               0.000    11.920 r  okUHU[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[22].iobf0/IO
    N14                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  okHI/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    okHI/iobf0_o_22
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.868    10.618    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.618    
                         clock uncertainty            0.171    10.789    
    ILOGIC_X0Y53         FDRE (Hold_fdre_C_D)         0.068    10.857    okHI/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -10.857    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 okUHU[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P15                                               0.000    11.920 r  okUHU[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[28].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  okHI/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    okHI/iobf0_o_28
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.867    10.617    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y56         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 okUHU[15]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[15].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P22                                               0.000    11.920 r  okUHU[15] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[15].iobf0/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  okHI/iob_regs[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    okHI/iobf0_o_15
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.869    10.619    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[15].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.292    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      998.821ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.821ns  (required time - arrival time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.084ns  (logic 0.456ns (42.076%)  route 0.628ns (57.924%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.628     1.084    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X13Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X13Y74         FDRE (Setup_fdre_C_D)       -0.095   999.905    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                998.821    

Slack (MET) :             998.844ns  (required time - arrival time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.996%)  route 0.605ns (57.004%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.605     1.061    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X13Y73         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X13Y73         FDRE (Setup_fdre_C_D)       -0.095   999.905    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                998.844    

Slack (MET) :             998.850ns  (required time - arrival time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.932ns  (logic 0.419ns (44.955%)  route 0.513ns (55.045%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.513     0.932    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X12Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)       -0.218   999.782    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                998.850    

Slack (MET) :             998.856ns  (required time - arrival time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.641     1.097    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X12Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)       -0.047   999.953    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                998.856    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  clk_100_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack       -2.753ns,  Total Violation      -83.496ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.753ns  (required time - arrival time)
  Source:                 wi00/ep_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_100_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        1.868ns  (logic 0.456ns (24.410%)  route 1.412ns (75.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 188.103 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.283ns = ( 188.685 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037   191.005 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   185.169 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710   186.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.976 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.709   188.685    wi00/okHE[40]
    SLICE_X7Y79          FDRE                                         r  wi00/ep_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456   189.141 r  wi00/ep_dataout_reg[18]/Q
                         net (fo=3, routed)           1.412   190.553    select[18]
    SLICE_X6Y79          FDRE                                         r  prevData_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    W11                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   190.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973   190.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   192.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   184.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   186.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   186.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.589   188.103    clk
    SLICE_X6Y79          FDRE                                         r  prevData_reg[18]/C
                         clock pessimism              0.000   188.103    
                         clock uncertainty           -0.258   187.845    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)       -0.045   187.800    prevData_reg[18]
  -------------------------------------------------------------------
                         required time                        187.800    
                         arrival time                        -190.553    
  -------------------------------------------------------------------
                         slack                                 -2.753    

Slack (VIOLATED) :        -2.698ns  (required time - arrival time)
  Source:                 wi00/ep_dataout_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_100_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        1.765ns  (logic 0.518ns (29.354%)  route 1.247ns (70.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 188.102 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.284ns = ( 188.684 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037   191.005 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   185.169 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710   186.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.976 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.708   188.684    wi00/okHE[40]
    SLICE_X6Y78          FDRE                                         r  wi00/ep_dataout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518   189.202 r  wi00/ep_dataout_reg[26]/Q
                         net (fo=3, routed)           1.247   190.449    select[26]
    SLICE_X7Y78          FDRE                                         r  prevData_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    W11                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   190.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973   190.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   192.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   184.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   186.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   186.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.588   188.102    clk
    SLICE_X7Y78          FDRE                                         r  prevData_reg[26]/C
                         clock pessimism              0.000   188.102    
                         clock uncertainty           -0.258   187.844    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.093   187.751    prevData_reg[26]
  -------------------------------------------------------------------
                         required time                        187.751    
                         arrival time                        -190.449    
  -------------------------------------------------------------------
                         slack                                 -2.698    

Slack (VIOLATED) :        -2.682ns  (required time - arrival time)
  Source:                 wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_100_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        1.797ns  (logic 0.456ns (25.376%)  route 1.341ns (74.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 188.103 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.283ns = ( 188.685 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037   191.005 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   185.169 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710   186.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.976 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.709   188.685    wi00/okHE[40]
    SLICE_X4Y79          FDRE                                         r  wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456   189.141 r  wi00/ep_dataout_reg[2]/Q
                         net (fo=4, routed)           1.341   190.482    select[2]
    SLICE_X6Y79          FDRE                                         r  prevData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    W11                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   190.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973   190.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   192.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   184.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   186.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   186.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.589   188.103    clk
    SLICE_X6Y79          FDRE                                         r  prevData_reg[2]/C
                         clock pessimism              0.000   188.103    
                         clock uncertainty           -0.258   187.845    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)       -0.045   187.800    prevData_reg[2]
  -------------------------------------------------------------------
                         required time                        187.800    
                         arrival time                        -190.482    
  -------------------------------------------------------------------
                         slack                                 -2.682    

Slack (VIOLATED) :        -2.676ns  (required time - arrival time)
  Source:                 wi00/ep_dataout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_100_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        1.742ns  (logic 0.456ns (26.184%)  route 1.286ns (73.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 188.097 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.288ns = ( 188.680 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037   191.005 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   185.169 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710   186.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.976 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.704   188.680    wi00/okHE[40]
    SLICE_X4Y73          FDRE                                         r  wi00/ep_dataout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456   189.136 r  wi00/ep_dataout_reg[21]/Q
                         net (fo=3, routed)           1.286   190.422    select[21]
    SLICE_X4Y75          FDRE                                         r  prevData_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    W11                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   190.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973   190.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   192.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   184.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   186.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   186.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.583   188.097    clk
    SLICE_X4Y75          FDRE                                         r  prevData_reg[21]/C
                         clock pessimism              0.000   188.097    
                         clock uncertainty           -0.258   187.839    
    SLICE_X4Y75          FDRE (Setup_fdre_C_D)       -0.093   187.746    prevData_reg[21]
  -------------------------------------------------------------------
                         required time                        187.746    
                         arrival time                        -190.422    
  -------------------------------------------------------------------
                         slack                                 -2.676    

Slack (VIOLATED) :        -2.668ns  (required time - arrival time)
  Source:                 wi00/ep_dataout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_100_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        1.734ns  (logic 0.518ns (29.870%)  route 1.216ns (70.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 188.100 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.287ns = ( 188.681 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037   191.005 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   185.169 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710   186.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.976 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.705   188.681    wi00/okHE[40]
    SLICE_X6Y77          FDRE                                         r  wi00/ep_dataout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518   189.199 r  wi00/ep_dataout_reg[17]/Q
                         net (fo=3, routed)           1.216   190.415    select[17]
    SLICE_X7Y77          FDRE                                         r  prevData_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    W11                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   190.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973   190.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   192.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   184.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   186.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   186.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.586   188.100    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[17]/C
                         clock pessimism              0.000   188.100    
                         clock uncertainty           -0.258   187.842    
    SLICE_X7Y77          FDRE (Setup_fdre_C_D)       -0.095   187.747    prevData_reg[17]
  -------------------------------------------------------------------
                         required time                        187.747    
                         arrival time                        -190.415    
  -------------------------------------------------------------------
                         slack                                 -2.668    

Slack (VIOLATED) :        -2.664ns  (required time - arrival time)
  Source:                 wi00/ep_dataout_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_100_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        1.808ns  (logic 0.456ns (25.217%)  route 1.352ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 188.103 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.283ns = ( 188.685 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037   191.005 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   185.169 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710   186.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.976 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.709   188.685    wi00/okHE[40]
    SLICE_X4Y79          FDRE                                         r  wi00/ep_dataout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456   189.141 r  wi00/ep_dataout_reg[30]/Q
                         net (fo=3, routed)           1.352   190.493    select[30]
    SLICE_X6Y79          FDRE                                         r  prevData_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    W11                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   190.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973   190.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   192.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   184.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   186.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   186.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.589   188.103    clk
    SLICE_X6Y79          FDRE                                         r  prevData_reg[30]/C
                         clock pessimism              0.000   188.103    
                         clock uncertainty           -0.258   187.845    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)       -0.016   187.829    prevData_reg[30]
  -------------------------------------------------------------------
                         required time                        187.829    
                         arrival time                        -190.493    
  -------------------------------------------------------------------
                         slack                                 -2.664    

Slack (VIOLATED) :        -2.660ns  (required time - arrival time)
  Source:                 wi00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_100_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        1.724ns  (logic 0.456ns (26.454%)  route 1.268ns (73.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 188.102 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.283ns = ( 188.685 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037   191.005 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   185.169 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710   186.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.976 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.709   188.685    wi00/okHE[40]
    SLICE_X7Y79          FDRE                                         r  wi00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456   189.141 r  wi00/ep_dataout_reg[0]/Q
                         net (fo=4, routed)           1.268   190.409    select[0]
    SLICE_X7Y78          FDRE                                         r  prevData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    W11                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   190.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973   190.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   192.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   184.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   186.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   186.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.588   188.102    clk
    SLICE_X7Y78          FDRE                                         r  prevData_reg[0]/C
                         clock pessimism              0.000   188.102    
                         clock uncertainty           -0.258   187.844    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.095   187.749    prevData_reg[0]
  -------------------------------------------------------------------
                         required time                        187.749    
                         arrival time                        -190.409    
  -------------------------------------------------------------------
                         slack                                 -2.660    

Slack (VIOLATED) :        -2.641ns  (required time - arrival time)
  Source:                 wi00/ep_dataout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_100_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        1.583ns  (logic 0.478ns (30.193%)  route 1.105ns (69.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 188.100 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.287ns = ( 188.681 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037   191.005 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   185.169 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710   186.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.976 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.705   188.681    wi00/okHE[40]
    SLICE_X6Y77          FDRE                                         r  wi00/ep_dataout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.478   189.159 r  wi00/ep_dataout_reg[5]/Q
                         net (fo=4, routed)           1.105   190.264    select[5]
    SLICE_X7Y77          FDRE                                         r  prevData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    W11                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   190.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973   190.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   192.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   184.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   186.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   186.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.586   188.100    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[5]/C
                         clock pessimism              0.000   188.100    
                         clock uncertainty           -0.258   187.842    
    SLICE_X7Y77          FDRE (Setup_fdre_C_D)       -0.219   187.623    prevData_reg[5]
  -------------------------------------------------------------------
                         required time                        187.623    
                         arrival time                        -190.264    
  -------------------------------------------------------------------
                         slack                                 -2.641    

Slack (VIOLATED) :        -2.629ns  (required time - arrival time)
  Source:                 wi00/ep_dataout_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_100_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        1.696ns  (logic 0.518ns (30.543%)  route 1.178ns (69.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 188.102 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.284ns = ( 188.684 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037   191.005 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   185.169 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710   186.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.976 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.708   188.684    wi00/okHE[40]
    SLICE_X6Y78          FDRE                                         r  wi00/ep_dataout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518   189.202 r  wi00/ep_dataout_reg[20]/Q
                         net (fo=3, routed)           1.178   190.380    select[20]
    SLICE_X7Y78          FDRE                                         r  prevData_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    W11                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   190.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973   190.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   192.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   184.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   186.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   186.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.588   188.102    clk
    SLICE_X7Y78          FDRE                                         r  prevData_reg[20]/C
                         clock pessimism              0.000   188.102    
                         clock uncertainty           -0.258   187.844    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.093   187.751    prevData_reg[20]
  -------------------------------------------------------------------
                         required time                        187.751    
                         arrival time                        -190.380    
  -------------------------------------------------------------------
                         slack                                 -2.629    

Slack (VIOLATED) :        -2.628ns  (required time - arrival time)
  Source:                 wi00/ep_dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_100_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        1.694ns  (logic 0.456ns (26.923%)  route 1.238ns (73.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 188.097 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.290ns = ( 188.678 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037   191.005 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   185.169 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710   186.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.976 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.702   188.678    wi00/okHE[40]
    SLICE_X7Y75          FDRE                                         r  wi00/ep_dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456   189.134 r  wi00/ep_dataout_reg[10]/Q
                         net (fo=3, routed)           1.238   190.372    select[10]
    SLICE_X4Y75          FDRE                                         r  prevData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    W11                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   190.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973   190.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   192.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   184.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   186.423    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   186.514 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.583   188.097    clk
    SLICE_X4Y75          FDRE                                         r  prevData_reg[10]/C
                         clock pessimism              0.000   188.097    
                         clock uncertainty           -0.258   187.839    
    SLICE_X4Y75          FDRE (Setup_fdre_C_D)       -0.095   187.744    prevData_reg[10]
  -------------------------------------------------------------------
                         required time                        187.744    
                         arrival time                        -190.372    
  -------------------------------------------------------------------
                         slack                                 -2.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 wi00/ep_dataout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_100_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        1.314ns  (logic 0.418ns (31.817%)  route 0.896ns (68.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 178.673 - 180.000 ) 
    Source Clock Delay      (SCD):    -1.953ns = ( 178.095 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903   180.951 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   174.790 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630   176.420    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.511 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.583   178.095    wi00/okHE[40]
    SLICE_X6Y75          FDRE                                         r  wi00/ep_dataout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.418   178.513 r  wi00/ep_dataout_reg[24]/Q
                         net (fo=3, routed)           0.896   179.408    select[24]
    SLICE_X4Y75          FDRE                                         r  prevData_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    W11                                               0.000   180.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   180.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017   181.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233   182.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   174.856 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   176.875    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   176.971 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.702   178.673    clk
    SLICE_X4Y75          FDRE                                         r  prevData_reg[24]/C
                         clock pessimism              0.000   178.673    
                         clock uncertainty            0.258   178.932    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.179   179.111    prevData_reg[24]
  -------------------------------------------------------------------
                         required time                       -179.111    
                         arrival time                         179.408    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 wi00/ep_dataout_reg[23]_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_100_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        1.375ns  (logic 0.418ns (30.410%)  route 0.957ns (69.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 178.676 - 180.000 ) 
    Source Clock Delay      (SCD):    -1.951ns = ( 178.097 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903   180.951 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   174.790 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630   176.420    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.511 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.585   178.097    wi00/okHE[40]
    SLICE_X6Y76          FDRE                                         r  wi00/ep_dataout_reg[23]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.418   178.515 r  wi00/ep_dataout_reg[23]_replica/Q
                         net (fo=1, routed)           0.957   179.471    ep_dataout[23]_repN_alias
    SLICE_X7Y77          FDRE                                         r  prevData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    W11                                               0.000   180.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   180.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017   181.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233   182.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   174.856 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   176.875    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   176.971 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.705   178.676    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[23]/C
                         clock pessimism              0.000   178.676    
                         clock uncertainty            0.258   178.935    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.179   179.114    prevData_reg[23]
  -------------------------------------------------------------------
                         required time                       -179.114    
                         arrival time                         179.471    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 wi00/ep_dataout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_100_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        1.404ns  (logic 0.367ns (26.142%)  route 1.037ns (73.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 178.681 - 180.000 ) 
    Source Clock Delay      (SCD):    -1.946ns = ( 178.102 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903   180.951 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   174.790 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630   176.420    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.511 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.590   178.102    wi00/okHE[40]
    SLICE_X7Y81          FDRE                                         r  wi00/ep_dataout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.367   178.469 r  wi00/ep_dataout_reg[29]/Q
                         net (fo=3, routed)           1.037   179.505    select[29]
    SLICE_X5Y80          FDRE                                         r  prevData_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    W11                                               0.000   180.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   180.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017   181.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233   182.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   174.856 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   176.875    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   176.971 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.710   178.681    clk
    SLICE_X5Y80          FDRE                                         r  prevData_reg[29]/C
                         clock pessimism              0.000   178.681    
                         clock uncertainty            0.258   178.940    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.197   179.137    prevData_reg[29]
  -------------------------------------------------------------------
                         required time                       -179.137    
                         arrival time                         179.505    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 wi00/ep_dataout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_100_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        1.400ns  (logic 0.367ns (26.205%)  route 1.033ns (73.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 178.673 - 180.000 ) 
    Source Clock Delay      (SCD):    -1.953ns = ( 178.095 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903   180.951 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   174.790 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630   176.420    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.511 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.583   178.095    wi00/okHE[40]
    SLICE_X7Y75          FDRE                                         r  wi00/ep_dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.367   178.462 r  wi00/ep_dataout_reg[8]/Q
                         net (fo=3, routed)           1.033   179.495    select[8]
    SLICE_X4Y75          FDRE                                         r  prevData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    W11                                               0.000   180.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   180.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017   181.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233   182.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   174.856 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   176.875    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   176.971 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.702   178.673    clk
    SLICE_X4Y75          FDRE                                         r  prevData_reg[8]/C
                         clock pessimism              0.000   178.673    
                         clock uncertainty            0.258   178.932    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.194   179.126    prevData_reg[8]
  -------------------------------------------------------------------
                         required time                       -179.126    
                         arrival time                         179.495    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 wi00/ep_dataout_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_100_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        1.382ns  (logic 0.418ns (30.254%)  route 0.964ns (69.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 178.676 - 180.000 ) 
    Source Clock Delay      (SCD):    -1.950ns = ( 178.098 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903   180.951 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   174.790 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630   176.420    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.511 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.586   178.098    wi00/okHE[40]
    SLICE_X6Y77          FDRE                                         r  wi00/ep_dataout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.418   178.516 r  wi00/ep_dataout_reg[25]/Q
                         net (fo=3, routed)           0.964   179.479    select[25]
    SLICE_X7Y77          FDRE                                         r  prevData_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    W11                                               0.000   180.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   180.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017   181.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233   182.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   174.856 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   176.875    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   176.971 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.705   178.676    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[25]/C
                         clock pessimism              0.000   178.676    
                         clock uncertainty            0.258   178.935    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.170   179.105    prevData_reg[25]
  -------------------------------------------------------------------
                         required time                       -179.105    
                         arrival time                         179.479    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 wi00/ep_dataout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_100_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        1.407ns  (logic 0.367ns (26.091%)  route 1.040ns (73.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 178.681 - 180.000 ) 
    Source Clock Delay      (SCD):    -1.947ns = ( 178.101 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903   180.951 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   174.790 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630   176.420    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.511 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.589   178.101    wi00/okHE[40]
    SLICE_X7Y79          FDRE                                         r  wi00/ep_dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.367   178.468 r  wi00/ep_dataout_reg[6]/Q
                         net (fo=4, routed)           1.040   179.507    select[6]
    SLICE_X5Y80          FDRE                                         r  prevData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    W11                                               0.000   180.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   180.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017   181.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233   182.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   174.856 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   176.875    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   176.971 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.710   178.681    clk
    SLICE_X5Y80          FDRE                                         r  prevData_reg[6]/C
                         clock pessimism              0.000   178.681    
                         clock uncertainty            0.258   178.940    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.192   179.132    prevData_reg[6]
  -------------------------------------------------------------------
                         required time                       -179.132    
                         arrival time                         179.507    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 wi00/ep_dataout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_100_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        1.414ns  (logic 0.418ns (29.568%)  route 0.996ns (70.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 178.676 - 180.000 ) 
    Source Clock Delay      (SCD):    -1.948ns = ( 178.100 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903   180.951 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   174.790 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630   176.420    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.511 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.588   178.100    wi00/okHE[40]
    SLICE_X6Y78          FDRE                                         r  wi00/ep_dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.418   178.518 r  wi00/ep_dataout_reg[7]/Q
                         net (fo=4, routed)           0.996   179.513    select[7]
    SLICE_X7Y77          FDRE                                         r  prevData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    W11                                               0.000   180.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   180.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017   181.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233   182.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   174.856 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   176.875    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   176.971 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.705   178.676    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[7]/C
                         clock pessimism              0.000   178.676    
                         clock uncertainty            0.258   178.935    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.197   179.132    prevData_reg[7]
  -------------------------------------------------------------------
                         required time                       -179.132    
                         arrival time                         179.513    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 wi00/ep_dataout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_100_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        1.400ns  (logic 0.367ns (26.214%)  route 1.033ns (73.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 178.673 - 180.000 ) 
    Source Clock Delay      (SCD):    -1.953ns = ( 178.095 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903   180.951 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   174.790 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630   176.420    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.511 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.583   178.095    wi00/okHE[40]
    SLICE_X7Y75          FDRE                                         r  wi00/ep_dataout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.367   178.462 r  wi00/ep_dataout_reg[11]/Q
                         net (fo=3, routed)           1.033   179.495    select[11]
    SLICE_X4Y75          FDRE                                         r  prevData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    W11                                               0.000   180.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   180.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017   181.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233   182.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   174.856 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   176.875    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   176.971 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.702   178.673    clk
    SLICE_X4Y75          FDRE                                         r  prevData_reg[11]/C
                         clock pessimism              0.000   178.673    
                         clock uncertainty            0.258   178.932    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.170   179.102    prevData_reg[11]
  -------------------------------------------------------------------
                         required time                       -179.102    
                         arrival time                         179.495    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 wi00/ep_dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_100_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        1.415ns  (logic 0.367ns (25.933%)  route 1.048ns (74.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 178.679 - 180.000 ) 
    Source Clock Delay      (SCD):    -1.947ns = ( 178.101 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903   180.951 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   174.790 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630   176.420    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.511 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.589   178.101    wi00/okHE[40]
    SLICE_X7Y79          FDRE                                         r  wi00/ep_dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.367   178.468 r  wi00/ep_dataout_reg[4]/Q
                         net (fo=4, routed)           1.048   179.516    select[4]
    SLICE_X7Y78          FDRE                                         r  prevData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    W11                                               0.000   180.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   180.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017   181.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233   182.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   174.856 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   176.875    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   176.971 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.708   178.679    clk
    SLICE_X7Y78          FDRE                                         r  prevData_reg[4]/C
                         clock pessimism              0.000   178.679    
                         clock uncertainty            0.258   178.938    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.179   179.117    prevData_reg[4]
  -------------------------------------------------------------------
                         required time                       -179.117    
                         arrival time                         179.516    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 wi00/ep_dataout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            prevData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_100_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        1.346ns  (logic 0.337ns (25.037%)  route 1.009ns (74.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 178.680 - 180.000 ) 
    Source Clock Delay      (SCD):    -1.947ns = ( 178.101 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.133ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903   180.951 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   174.790 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630   176.420    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.511 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.589   178.101    wi00/okHE[40]
    SLICE_X7Y79          FDRE                                         r  wi00/ep_dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.337   178.438 r  wi00/ep_dataout_reg[9]/Q
                         net (fo=3, routed)           1.009   179.447    select[9]
    SLICE_X6Y79          FDRE                                         r  prevData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    W11                                               0.000   180.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   180.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017   181.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233   182.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   174.856 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   176.875    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   176.971 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.709   178.680    clk
    SLICE_X6Y79          FDRE                                         r  prevData_reg[9]/C
                         clock pessimism              0.000   178.680    
                         clock uncertainty            0.258   178.939    
    SLICE_X6Y79          FDRE (Hold_fdre_C_D)         0.097   179.036    prevData_reg[9]
  -------------------------------------------------------------------
                         required time                       -179.036    
                         arrival time                         179.447    
  -------------------------------------------------------------------
                         slack                                  0.411    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.097ns  (logic 0.779ns (25.152%)  route 2.318ns (74.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 9.470 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.274ns = ( 0.214 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.718     0.214    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.478     0.692 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.332     2.024    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.301     2.325 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.986     3.311    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X4Y59          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.598     9.470    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X4Y59          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.624    10.094    
                         clock uncertainty           -0.073    10.021    
    SLICE_X4Y59          FDCE (Recov_fdce_C_CLR)     -0.405     9.616    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.097ns  (logic 0.779ns (25.152%)  route 2.318ns (74.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 9.470 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.274ns = ( 0.214 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.718     0.214    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.478     0.692 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.332     2.024    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.301     2.325 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.986     3.311    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X4Y59          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.598     9.470    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X4Y59          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.624    10.094    
                         clock uncertainty           -0.073    10.021    
    SLICE_X4Y59          FDCE (Recov_fdce_C_CLR)     -0.405     9.616    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.097ns  (logic 0.779ns (25.152%)  route 2.318ns (74.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 9.470 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.274ns = ( 0.214 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.718     0.214    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.478     0.692 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.332     2.024    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.301     2.325 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.986     3.311    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X4Y59          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.598     9.470    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X4Y59          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.624    10.094    
                         clock uncertainty           -0.073    10.021    
    SLICE_X4Y59          FDPE (Recov_fdpe_C_PRE)     -0.359     9.662    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.662    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.762ns  (logic 0.779ns (28.205%)  route 1.983ns (71.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 9.472 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.274ns = ( 0.214 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.718     0.214    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.478     0.692 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.332     2.024    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.301     2.325 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.651     2.976    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X3Y59          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.600     9.472    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y59          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.640    10.112    
                         clock uncertainty           -0.073    10.039    
    SLICE_X3Y59          FDCE (Recov_fdce_C_CLR)     -0.405     9.634    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.762ns  (logic 0.779ns (28.205%)  route 1.983ns (71.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 9.472 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.274ns = ( 0.214 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.718     0.214    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.478     0.692 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.332     2.024    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.301     2.325 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.651     2.976    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X3Y59          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.600     9.472    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y59          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.640    10.112    
                         clock uncertainty           -0.073    10.039    
    SLICE_X3Y59          FDCE (Recov_fdce_C_CLR)     -0.405     9.634    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.762ns  (logic 0.779ns (28.205%)  route 1.983ns (71.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 9.472 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.274ns = ( 0.214 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.718     0.214    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.478     0.692 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.332     2.024    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.301     2.325 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.651     2.976    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X3Y59          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.600     9.472    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y59          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.640    10.112    
                         clock uncertainty           -0.073    10.039    
    SLICE_X3Y59          FDCE (Recov_fdce_C_CLR)     -0.405     9.634    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.762ns  (logic 0.779ns (28.205%)  route 1.983ns (71.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 9.472 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.274ns = ( 0.214 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.718     0.214    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.478     0.692 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.332     2.024    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.301     2.325 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.651     2.976    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X3Y59          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.600     9.472    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y59          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.640    10.112    
                         clock uncertainty           -0.073    10.039    
    SLICE_X3Y59          FDCE (Recov_fdce_C_CLR)     -0.405     9.634    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.762ns  (logic 0.779ns (28.205%)  route 1.983ns (71.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 9.472 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.274ns = ( 0.214 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.718     0.214    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.478     0.692 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.332     2.024    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.301     2.325 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.651     2.976    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X3Y59          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.600     9.472    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y59          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.640    10.112    
                         clock uncertainty           -0.073    10.039    
    SLICE_X3Y59          FDCE (Recov_fdce_C_CLR)     -0.405     9.634    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.762ns  (logic 0.779ns (28.205%)  route 1.983ns (71.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 9.472 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.274ns = ( 0.214 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.718     0.214    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.478     0.692 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.332     2.024    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.301     2.325 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.651     2.976    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X3Y59          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.600     9.472    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y59          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.640    10.112    
                         clock uncertainty           -0.073    10.039    
    SLICE_X3Y59          FDCE (Recov_fdce_C_CLR)     -0.405     9.634    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.762ns  (logic 0.779ns (28.205%)  route 1.983ns (71.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 9.472 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.274ns = ( 0.214 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.718     0.214    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.478     0.692 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.332     2.024    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.301     2.325 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.651     2.976    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X3Y59          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.600     9.472    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y59          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.640    10.112    
                         clock uncertainty           -0.073    10.039    
    SLICE_X3Y59          FDCE (Recov_fdce_C_CLR)     -0.405     9.634    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                  6.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.755%)  route 0.302ns (70.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 0.700 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.600     0.938    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X0Y61          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.128     1.066 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.302     1.368    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X5Y60          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.870     0.700    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y60          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.275     0.974    
    SLICE_X5Y60          FDPE (Remov_fdpe_C_PRE)     -0.149     0.825    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.755%)  route 0.302ns (70.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 0.700 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.600     0.938    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X0Y61          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.128     1.066 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.302     1.368    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X5Y60          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.870     0.700    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y60          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.275     0.974    
    SLICE_X5Y60          FDPE (Remov_fdpe_C_PRE)     -0.149     0.825    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.472ns  (logic 0.148ns (31.353%)  route 0.324ns (68.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 0.936 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.598     0.936    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.148     1.084 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.324     1.408    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.873     0.703    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X0Y61          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.252     0.954    
    SLICE_X0Y61          FDPE (Remov_fdpe_C_PRE)     -0.149     0.805    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.472ns  (logic 0.148ns (31.353%)  route 0.324ns (68.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 0.936 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.598     0.936    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.148     1.084 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.324     1.408    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.873     0.703    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X0Y61          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.252     0.954    
    SLICE_X0Y61          FDPE (Remov_fdpe_C_PRE)     -0.149     0.805    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.472ns  (logic 0.148ns (31.353%)  route 0.324ns (68.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 0.936 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.598     0.936    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.148     1.084 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.324     1.408    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.873     0.703    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X0Y61          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.252     0.954    
    SLICE_X0Y61          FDPE (Remov_fdpe_C_PRE)     -0.149     0.805    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.977%)  route 0.378ns (67.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.600     0.938    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X1Y61          FDRE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.242     1.322    okHI/core0/core0/a0/cb0/U0/sckt_wr_rst_cc[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I1_O)        0.045     1.367 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.136     1.502    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X1Y60          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.873     0.703    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X1Y60          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.252     0.954    
    SLICE_X1Y60          FDCE (Remov_fdce_C_CLR)     -0.092     0.862    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.977%)  route 0.378ns (67.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.600     0.938    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X1Y61          FDRE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.242     1.322    okHI/core0/core0/a0/cb0/U0/sckt_wr_rst_cc[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I1_O)        0.045     1.367 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.136     1.502    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X1Y60          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.873     0.703    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X1Y60          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.252     0.954    
    SLICE_X1Y60          FDCE (Remov_fdce_C_CLR)     -0.092     0.862    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.724%)  route 0.382ns (67.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.600     0.938    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X1Y61          FDRE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.242     1.322    okHI/core0/core0/a0/cb0/U0/sckt_wr_rst_cc[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I1_O)        0.045     1.367 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.140     1.507    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X0Y60          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.873     0.703    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X0Y60          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.252     0.954    
    SLICE_X0Y60          FDCE (Remov_fdce_C_CLR)     -0.092     0.862    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.724%)  route 0.382ns (67.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.600     0.938    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X1Y61          FDRE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.242     1.322    okHI/core0/core0/a0/cb0/U0/sckt_wr_rst_cc[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I1_O)        0.045     1.367 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.140     1.507    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X0Y60          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.873     0.703    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X0Y60          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.252     0.954    
    SLICE_X0Y60          FDCE (Remov_fdce_C_CLR)     -0.092     0.862    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.049%)  route 0.413ns (68.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 0.690 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 0.929 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.591     0.929    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y71          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     1.070 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.219     1.289    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.334 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.194     1.528    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y71          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.860     0.690    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y71          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/C
                         clock pessimism              0.253     0.942    
    SLICE_X6Y71          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.653    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_100_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.995ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.995ns  (required time - arrival time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.960ns  (logic 0.518ns (53.941%)  route 0.442ns (46.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74                                      0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.442     0.960    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y73         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y73         FDRE (Setup_fdre_C_D)       -0.045     9.955    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                  8.995    

Slack (MET) :             9.008ns  (required time - arrival time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.127%)  route 0.491ns (51.873%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74                                      0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.491     0.947    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X10Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)       -0.045     9.955    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  9.008    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.753ns  (logic 0.419ns (55.631%)  route 0.334ns (44.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75                                      0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.334     0.753    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X10Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)       -0.218     9.782    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.162ns  (required time - arrival time)
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.791ns  (logic 0.456ns (57.680%)  route 0.335ns (42.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75                                      0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.335     0.791    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X10Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)       -0.047     9.953    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                  9.162    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.204ns (54.910%)  route 0.168ns (45.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.831    -0.786    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.204    -0.582 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=47, routed)          0.168    -0.415    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X12Y73         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.622ns  (logic 0.337ns (54.165%)  route 0.285ns (45.835%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -5.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -3.577    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.486 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.507    -1.979    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X11Y75         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.337    -1.642 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.285    -1.357    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X10Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.652ns  (logic 0.367ns (56.326%)  route 0.285ns (43.674%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -5.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -3.577    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.486 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.507    -1.979    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X11Y75         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.367    -1.612 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.285    -1.327    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X10Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.710ns  (logic 0.418ns (58.913%)  route 0.292ns (41.087%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -5.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -3.577    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.486 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.507    -1.979    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.418    -1.561 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=47, routed)          0.292    -1.269    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X12Y73         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.778ns  (logic 0.367ns (47.143%)  route 0.411ns (52.857%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -5.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -3.577    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.486 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.507    -1.979    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X11Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.367    -1.612 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.411    -1.200    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X10Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.789ns  (logic 0.418ns (52.958%)  route 0.371ns (47.042%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -5.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -3.577    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.486 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.504    -1.982    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X12Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.418    -1.564 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.371    -1.192    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y73         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.877ns  (logic 0.518ns (59.080%)  route 0.359ns (40.920%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.359     0.877    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X12Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -5.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -3.577    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.486 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.507    -1.979    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X12Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.732%)  route 0.166ns (50.268%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.166     0.330    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X12Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.831    -0.786    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X12Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.096%)  route 0.217ns (62.904%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.217     0.345    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X12Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.828    -0.789    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.997%)  route 0.221ns (61.003%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.221     0.362    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X13Y73         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.829    -0.788    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y73         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.922%)  route 0.263ns (65.078%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.263     0.404    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X13Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.828    -0.789    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.495%)  route 0.268ns (65.505%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.268     0.409    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X12Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.828    -0.789    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.655%)  route 0.639ns (58.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( -0.451 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.275ns = ( 0.213 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.717     0.213    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y63          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     0.669 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=2, routed)           0.639     1.308    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y63          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.597    -0.451    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.655%)  route 0.639ns (58.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( -0.451 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.275ns = ( 0.213 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.717     0.213    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y63          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     0.669 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=2, routed)           0.639     1.308    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y63          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.597    -0.451    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.905ns  (logic 0.367ns (40.566%)  route 0.538ns (59.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 0.214 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.941ns = ( -0.453 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.595    -0.453    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y63          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367    -0.086 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=2, routed)           0.538     0.451    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y63          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.718     0.214    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.905ns  (logic 0.367ns (40.566%)  route 0.538ns (59.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 0.214 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.941ns = ( -0.453 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.595    -0.453    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y63          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367    -0.086 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=2, routed)           0.538     0.451    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y63          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.718     0.214    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y63          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_DO
                            (input port)
  Destination:            TEST_IO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.051ns  (logic 5.091ns (63.234%)  route 2.960ns (36.766%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  SPI_DO (IN)
                         net (fo=0)                   0.000     0.000    SPI_DO
    L5                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  SPI_DO_IBUF_inst/O
                         net (fo=1, routed)           2.960     4.448    TEST_IO_OBUF[1]
    Y3                   OBUF (Prop_obuf_I_O)         3.603     8.051 r  TEST_IO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.051    TEST_IO[1]
    Y3                                                                r  TEST_IO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.283ns  (logic 0.766ns (23.332%)  route 2.517ns (76.668%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=2, routed)           0.988     1.506    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124     1.630 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5/O
                         net (fo=1, routed)           0.999     2.629    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ram_full_fb_i_reg_2
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     2.753 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ram_full_i_i_1/O
                         net (fo=2, routed)           0.530     3.283    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X9Y73          FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.235ns  (logic 0.766ns (23.681%)  route 2.469ns (76.319%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=2, routed)           0.988     1.506    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124     1.630 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5/O
                         net (fo=1, routed)           0.999     2.629    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ram_full_fb_i_reg_2
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     2.753 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ram_full_i_i_1/O
                         net (fo=2, routed)           0.482     3.235    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X8Y73          FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.618ns  (logic 0.610ns (23.303%)  route 2.008ns (76.697%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.974     1.430    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.154     1.584 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          1.034     2.618    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.513ns  (logic 0.610ns (24.273%)  route 1.903ns (75.727%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.974     1.430    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.154     1.584 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.929     2.513    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.513ns  (logic 0.610ns (24.273%)  route 1.903ns (75.727%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.974     1.430    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.154     1.584 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.929     2.513    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.417ns  (logic 0.610ns (25.240%)  route 1.807ns (74.760%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.974     1.430    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.154     1.584 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.833     2.417    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 0.799ns (34.556%)  route 1.513ns (65.444%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           1.513     1.991    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.321     2.312 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.312    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp[3]
    SLICE_X8Y74          FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.215ns  (logic 0.580ns (26.182%)  route 1.635ns (73.818%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.974     1.430    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.124     1.554 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.661     2.215    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 0.610ns (28.003%)  route 1.568ns (71.997%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.974     1.430    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.154     1.584 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.594     2.178    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y74          FDSE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X11Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.220    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X10Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.220    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X10Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.220    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X10Y74         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     0.220    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    SLICE_X10Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X12Y73         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X11Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119     0.267    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[1]
    SLICE_X12Y73         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.121     0.285    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X8Y74          FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.148ns (49.783%)  route 0.149ns (50.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE                         0.000     0.000 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/Q
                         net (fo=3, routed)           0.149     0.297    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext[1]
    SLICE_X10Y72         FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clk_wiz_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prevData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_IO[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.073ns  (logic 5.258ns (47.482%)  route 5.816ns (52.518%))
  Logic Levels:           5  (CARRY4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.709    -1.320    clk
    SLICE_X6Y79          FDRE                                         r  prevData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518    -0.802 r  prevData_reg[2]/Q
                         net (fo=1, routed)           1.329     0.527    SPItest/TEST_IO_OBUF[4]_inst_i_1_0[2]
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.124     0.651 r  SPItest/TEST_IO_OBUF[4]_inst_i_14/O
                         net (fo=1, routed)           0.000     0.651    SPItest/TEST_IO_OBUF[4]_inst_i_14_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.183 r  SPItest/TEST_IO_OBUF[4]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.183    SPItest/TEST_IO_OBUF[4]_inst_i_6_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.297 r  SPItest/TEST_IO_OBUF[4]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.297    SPItest/TEST_IO_OBUF[4]_inst_i_2_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.525 r  SPItest/TEST_IO_OBUF[4]_inst_i_1/CO[2]
                         net (fo=4, routed)           4.487     6.012    TEST_IO_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.742     9.754 r  TEST_IO_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.754    TEST_IO[4]
    U5                                                                r  TEST_IO[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/SPI_SS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_IO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.936ns  (logic 5.246ns (47.969%)  route 5.690ns (52.031%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.632    -1.397    SPItest/clk_100
    SLICE_X10Y79         FDRE                                         r  SPItest/SPI_SS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.879 r  SPItest/SPI_SS_reg[8]/Q
                         net (fo=2, routed)           0.834    -0.045    i2cSystem/TEST_IO_OBUF[1]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.124     0.079 r  i2cSystem/diff1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.079    i2cSystem/diff1_carry_i_4_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.592 r  i2cSystem/diff1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.592    i2cSystem/diff1_carry_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.749 r  i2cSystem/diff1_carry__0/CO[1]
                         net (fo=15, routed)          1.180     1.929    i2cSystem/i2c_master_inst/CO[0]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.332     2.261 r  i2cSystem/i2c_master_inst/TEST_IO_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           3.677     5.938    TEST_IO_OBUF[0]
    AA3                  OBUF (Prop_obuf_I_O)         3.602     9.540 r  TEST_IO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.540    TEST_IO[0]
    AA3                                                               r  TEST_IO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cSystem/i2c_master_inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.133ns  (logic 4.379ns (43.214%)  route 5.754ns (56.786%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.641    -1.388    i2cSystem/i2c_master_inst/clk_100
    SLICE_X9Y88          FDRE                                         r  i2cSystem/i2c_master_inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  i2cSystem/i2c_master_inst/state_reg[3]/Q
                         net (fo=32, routed)          1.394     0.462    i2cSystem/i2c_master_inst/state[3]
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.148     0.610 f  i2cSystem/i2c_master_inst/IO_SDA_IOBUF_inst_i_2/O
                         net (fo=1, routed)           4.360     4.970    IO_SDA_IOBUF_inst/T
    P5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.775     8.745 r  IO_SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.745    IO_SDA
    P5                                                                r  IO_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cSystem/i2c_master_inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.871ns  (logic 4.147ns (42.016%)  route 5.724ns (57.984%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.641    -1.388    i2cSystem/i2c_master_inst/clk_100
    SLICE_X9Y88          FDRE                                         r  i2cSystem/i2c_master_inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  i2cSystem/i2c_master_inst/state_reg[3]/Q
                         net (fo=32, routed)          1.394     0.462    i2cSystem/i2c_master_inst/state[3]
    SLICE_X12Y89         LUT4 (Prop_lut4_I1_O)        0.124     0.586 f  i2cSystem/i2c_master_inst/IO_SCL_IOBUF_inst_i_2/O
                         net (fo=1, routed)           4.330     4.916    IO_SCL_IOBUF_inst/T
    P4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.567     8.483 r  IO_SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.483    IO_SCL
    P4                                                                r  IO_SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/shift_out_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 3.995ns (45.958%)  route 4.698ns (54.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.630    -1.399    SPItest/clk_100
    SLICE_X13Y78         FDRE                                         r  SPItest/shift_out_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.943 r  SPItest/shift_out_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           4.698     3.755    lopt_2
    L4                   OBUF (Prop_obuf_I_O)         3.539     7.295 r  SPI_DI_OBUF_inst/O
                         net (fo=0)                   0.000     7.295    SPI_DI
    L4                                                                r  SPI_DI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/SPI_CLK_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_IO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.465ns  (logic 4.100ns (48.436%)  route 4.365ns (51.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.631    -1.398    SPItest/clk_100
    SLICE_X12Y79         FDRE                                         r  SPItest/SPI_CLK_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.880 r  SPItest/SPI_CLK_reg_lopt_replica_2/Q
                         net (fo=1, routed)           4.365     3.485    lopt_1
    R3                   OBUF (Prop_obuf_I_O)         3.582     7.067 r  TEST_IO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.067    TEST_IO[3]
    R3                                                                r  TEST_IO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/SPI_CLK_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 4.208ns (49.742%)  route 4.251ns (50.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.631    -1.398    SPItest/clk_100
    SLICE_X12Y79         FDRE                                         r  SPItest/SPI_CLK_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.920 r  SPItest/SPI_CLK_reg_lopt_replica/Q
                         net (fo=1, routed)           4.251     3.332    lopt
    L3                   OBUF (Prop_obuf_I_O)         3.730     7.061 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     7.061    SCLK
    L3                                                                r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/shift_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_IO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.412ns  (logic 4.037ns (47.994%)  route 4.375ns (52.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.630    -1.399    SPItest/clk_100
    SLICE_X13Y78         FDRE                                         r  SPItest/shift_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.943 r  SPItest/shift_out_reg[15]/Q
                         net (fo=1, routed)           4.375     3.432    SPI_DI_OBUF
    R2                   OBUF (Prop_obuf_I_O)         3.581     7.013 r  TEST_IO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.013    TEST_IO[2]
    R2                                                                r  TEST_IO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/SPI_SS_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_IO[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 4.206ns (50.972%)  route 4.045ns (49.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.631    -1.398    SPItest/clk_100
    SLICE_X12Y79         FDRE                                         r  SPItest/SPI_SS_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.920 r  SPItest/SPI_SS_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.045     3.126    lopt_4
    T5                   OBUF (Prop_obuf_I_O)         3.728     6.854 r  TEST_IO_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.854    TEST_IO[5]
    T5                                                                r  TEST_IO[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPItest/SPI_SS_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_IO[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.543ns  (logic 4.154ns (55.081%)  route 3.388ns (44.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.250    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -5.144 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -3.125    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.029 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.624    -1.405    SPItest/clk_100
    SLICE_X13Y74         FDRE                                         r  SPItest/SPI_SS_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.986 r  SPItest/SPI_SS_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           3.388     2.402    lopt_5
    V5                   OBUF (Prop_obuf_I_O)         3.735     6.138 r  TEST_IO_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.138    TEST_IO[6]
    V5                                                                r  TEST_IO[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prevData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.402ns  (logic 0.449ns (32.033%)  route 0.953ns (67.967%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.591    -0.365    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.224 r  prevData_reg[25]/Q
                         net (fo=1, routed)           0.096    -0.128    SPItest/TEST_IO_OBUF[4]_inst_i_1_0[25]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.083 r  SPItest/TEST_IO_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000    -0.083    SPItest/TEST_IO_OBUF[4]_inst_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     0.071 r  SPItest/TEST_IO_OBUF[4]_inst_i_1/CO[2]
                         net (fo=4, routed)           0.708     0.779    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y74          LUT2 (Prop_lut2_I0_O)        0.109     0.888 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.149     1.037    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y74          FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prevData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.402ns  (logic 0.449ns (32.033%)  route 0.953ns (67.967%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.591    -0.365    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.224 r  prevData_reg[25]/Q
                         net (fo=1, routed)           0.096    -0.128    SPItest/TEST_IO_OBUF[4]_inst_i_1_0[25]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.083 r  SPItest/TEST_IO_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000    -0.083    SPItest/TEST_IO_OBUF[4]_inst_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     0.071 r  SPItest/TEST_IO_OBUF[4]_inst_i_1/CO[2]
                         net (fo=4, routed)           0.708     0.779    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y74          LUT2 (Prop_lut2_I0_O)        0.109     0.888 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.149     1.037    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y74          FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prevData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.402ns  (logic 0.449ns (32.033%)  route 0.953ns (67.967%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.591    -0.365    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.224 r  prevData_reg[25]/Q
                         net (fo=1, routed)           0.096    -0.128    SPItest/TEST_IO_OBUF[4]_inst_i_1_0[25]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.083 r  SPItest/TEST_IO_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000    -0.083    SPItest/TEST_IO_OBUF[4]_inst_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     0.071 r  SPItest/TEST_IO_OBUF[4]_inst_i_1/CO[2]
                         net (fo=4, routed)           0.708     0.779    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y74          LUT2 (Prop_lut2_I0_O)        0.109     0.888 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.149     1.037    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y74          FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prevData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.402ns  (logic 0.449ns (32.033%)  route 0.953ns (67.967%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.591    -0.365    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.224 r  prevData_reg[25]/Q
                         net (fo=1, routed)           0.096    -0.128    SPItest/TEST_IO_OBUF[4]_inst_i_1_0[25]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.083 r  SPItest/TEST_IO_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000    -0.083    SPItest/TEST_IO_OBUF[4]_inst_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     0.071 r  SPItest/TEST_IO_OBUF[4]_inst_i_1/CO[2]
                         net (fo=4, routed)           0.708     0.779    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y74          LUT2 (Prop_lut2_I0_O)        0.109     0.888 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.149     1.037    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y74          FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prevData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.402ns  (logic 0.449ns (32.033%)  route 0.953ns (67.967%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.591    -0.365    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.224 r  prevData_reg[25]/Q
                         net (fo=1, routed)           0.096    -0.128    SPItest/TEST_IO_OBUF[4]_inst_i_1_0[25]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.083 r  SPItest/TEST_IO_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000    -0.083    SPItest/TEST_IO_OBUF[4]_inst_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     0.071 r  SPItest/TEST_IO_OBUF[4]_inst_i_1/CO[2]
                         net (fo=4, routed)           0.708     0.779    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y74          LUT2 (Prop_lut2_I0_O)        0.109     0.888 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.149     1.037    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y74          FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prevData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.402ns  (logic 0.449ns (32.033%)  route 0.953ns (67.967%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.591    -0.365    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.224 r  prevData_reg[25]/Q
                         net (fo=1, routed)           0.096    -0.128    SPItest/TEST_IO_OBUF[4]_inst_i_1_0[25]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.083 r  SPItest/TEST_IO_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000    -0.083    SPItest/TEST_IO_OBUF[4]_inst_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     0.071 r  SPItest/TEST_IO_OBUF[4]_inst_i_1/CO[2]
                         net (fo=4, routed)           0.708     0.779    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y74          LUT2 (Prop_lut2_I0_O)        0.109     0.888 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.149     1.037    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y74          FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prevData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.402ns  (logic 0.449ns (32.033%)  route 0.953ns (67.967%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.591    -0.365    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.224 r  prevData_reg[25]/Q
                         net (fo=1, routed)           0.096    -0.128    SPItest/TEST_IO_OBUF[4]_inst_i_1_0[25]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.083 r  SPItest/TEST_IO_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000    -0.083    SPItest/TEST_IO_OBUF[4]_inst_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     0.071 r  SPItest/TEST_IO_OBUF[4]_inst_i_1/CO[2]
                         net (fo=4, routed)           0.708     0.779    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y74          LUT2 (Prop_lut2_I0_O)        0.109     0.888 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.149     1.037    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y74          FDSE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prevData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.473ns  (logic 0.449ns (30.478%)  route 1.024ns (69.522%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.591    -0.365    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.224 r  prevData_reg[25]/Q
                         net (fo=1, routed)           0.096    -0.128    SPItest/TEST_IO_OBUF[4]_inst_i_1_0[25]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.083 r  SPItest/TEST_IO_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000    -0.083    SPItest/TEST_IO_OBUF[4]_inst_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     0.071 r  SPItest/TEST_IO_OBUF[4]_inst_i_1/CO[2]
                         net (fo=4, routed)           0.708     0.779    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y74          LUT2 (Prop_lut2_I0_O)        0.109     0.888 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.220     1.108    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y74          FDSE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prevData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.473ns  (logic 0.449ns (30.478%)  route 1.024ns (69.522%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.591    -0.365    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.224 r  prevData_reg[25]/Q
                         net (fo=1, routed)           0.096    -0.128    SPItest/TEST_IO_OBUF[4]_inst_i_1_0[25]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.083 r  SPItest/TEST_IO_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000    -0.083    SPItest/TEST_IO_OBUF[4]_inst_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     0.071 r  SPItest/TEST_IO_OBUF[4]_inst_i_1/CO[2]
                         net (fo=4, routed)           0.708     0.779    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y74          LUT2 (Prop_lut2_I0_O)        0.109     0.888 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.220     1.108    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y74          FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prevData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.473ns  (logic 0.449ns (30.478%)  route 1.024ns (69.522%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.885    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.629 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.982    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.956 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.591    -0.365    clk
    SLICE_X7Y77          FDRE                                         r  prevData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.224 r  prevData_reg[25]/Q
                         net (fo=1, routed)           0.096    -0.128    SPItest/TEST_IO_OBUF[4]_inst_i_1_0[25]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.083 r  SPItest/TEST_IO_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000    -0.083    SPItest/TEST_IO_OBUF[4]_inst_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     0.071 r  SPItest/TEST_IO_OBUF[4]_inst_i_1/CO[2]
                         net (fo=4, routed)           0.708     0.779    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y74          LUT2 (Prop_lut2_I0_O)        0.109     0.888 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=16, routed)          0.220     1.108    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y74          FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_base/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_base/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 0.029ns (1.785%)  route 1.596ns (98.215%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    W11                                               0.000     2.500 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     2.980 f  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     3.460    clock_base/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.306     0.154 f  clock_base/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.700     0.854    clock_base/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.883 f  clock_base/inst/clkf_buf/O
                         net (fo=1, routed)           0.896     1.779    clock_base/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock_base/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_base/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_base/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.091ns (2.463%)  route 3.603ns (97.537%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.135    clock_base/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.635    -5.500 r  clock_base/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.923    -3.577    clock_base/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.486 r  clock_base/inst/clkf_buf/O
                         net (fo=1, routed)           1.680    -1.806    clock_base/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock_base/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wi00/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            TEST_IO[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.236ns  (logic 5.408ns (48.127%)  route 5.829ns (51.873%))
  Logic Levels:           5  (CARRY4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.708     0.204    wi00/okHE[40]
    SLICE_X6Y78          FDRE                                         r  wi00/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.478     0.682 r  wi00/ep_dataout_reg[3]/Q
                         net (fo=4, routed)           1.342     2.024    SPItest/D[3]
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.296     2.320 r  SPItest/TEST_IO_OBUF[4]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.320    SPItest/TEST_IO_OBUF[4]_inst_i_13_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.870 r  SPItest/TEST_IO_OBUF[4]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.870    SPItest/TEST_IO_OBUF[4]_inst_i_6_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.984 r  SPItest/TEST_IO_OBUF[4]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.984    SPItest/TEST_IO_OBUF[4]_inst_i_2_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.212 r  SPItest/TEST_IO_OBUF[4]_inst_i_1/CO[2]
                         net (fo=4, routed)           4.487     7.699    TEST_IO_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.742    11.440 r  TEST_IO_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.440    TEST_IO[4]
    U5                                                                r  TEST_IO[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.364ns  (logic 3.238ns (31.242%)  route 7.126ns (68.758%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.708     0.204    wi00/okHE[40]
    SLICE_X6Y78          FDRE                                         r  wi00/ep_dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518     0.722 f  wi00/ep_dataout_reg[7]/Q
                         net (fo=4, routed)           1.337     2.059    select[7]
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.149     2.208 r  led_OBUFT[7]_inst_i_1/O
                         net (fo=1, routed)           5.789     7.997    led_TRI[7]
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.571    10.568 r  led_OBUFT[7]_inst/O
                         net (fo=0)                   0.000    10.568    led[7]
    B17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.255ns  (logic 3.137ns (30.590%)  route 7.118ns (69.410%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.708     0.204    wi00/okHE[40]
    SLICE_X6Y78          FDRE                                         r  wi00/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.478     0.682 f  wi00/ep_dataout_reg[3]/Q
                         net (fo=4, routed)           0.974     1.656    select[3]
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.296     1.952 r  led_OBUFT[3]_inst_i_1/O
                         net (fo=1, routed)           6.144     8.096    led_TRI[3]
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363    10.459 r  led_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    10.459    led[3]
    A15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.166ns  (logic 2.943ns (28.949%)  route 7.223ns (71.051%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.709     0.205    wi00/okHE[40]
    SLICE_X7Y79          FDRE                                         r  wi00/ep_dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     0.661 f  wi00/ep_dataout_reg[6]/Q
                         net (fo=4, routed)           1.107     1.768    select[6]
    SLICE_X6Y79          LUT1 (Prop_lut1_I0_O)        0.124     1.892 r  led_OBUFT[6]_inst_i_1/O
                         net (fo=1, routed)           6.116     8.008    led_TRI[6]
    B16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363    10.371 r  led_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    10.371    led[6]
    B16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.792ns  (logic 2.943ns (30.056%)  route 6.849ns (69.944%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.709     0.205    wi00/okHE[40]
    SLICE_X7Y79          FDRE                                         r  wi00/ep_dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     0.661 f  wi00/ep_dataout_reg[4]/Q
                         net (fo=4, routed)           1.110     1.771    select[4]
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  led_OBUFT[4]_inst_i_1/O
                         net (fo=1, routed)           5.739     7.634    led_TRI[4]
    B15                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.997 r  led_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     9.997    led[4]
    B15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.628ns  (logic 2.943ns (30.567%)  route 6.685ns (69.433%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.709     0.205    wi00/okHE[40]
    SLICE_X7Y79          FDRE                                         r  wi00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     0.661 f  wi00/ep_dataout_reg[0]/Q
                         net (fo=4, routed)           1.291     1.952    select[0]
    SLICE_X4Y77          LUT1 (Prop_lut1_I0_O)        0.124     2.076 r  led_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           5.394     7.470    led_TRI[0]
    A13                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.833 r  led_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     9.833    led[0]
    A13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.327ns  (logic 3.238ns (38.884%)  route 5.089ns (61.116%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.705     0.201    wi00/okHE[40]
    SLICE_X6Y77          FDRE                                         r  wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     0.719 f  wi00/ep_dataout_reg[1]/Q
                         net (fo=4, routed)           0.826     1.545    select[1]
    SLICE_X4Y77          LUT1 (Prop_lut1_I0_O)        0.149     1.694 r  led_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           4.263     5.957    led_TRI[1]
    B13                  OBUFT (TriStatD_obuft_T_O)
                                                      2.571     8.528 r  led_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     8.528    led[1]
    B13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.777ns  (logic 3.336ns (42.898%)  route 4.441ns (57.102%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.705     0.201    wi00/okHE[40]
    SLICE_X6Y77          FDRE                                         r  wi00/ep_dataout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.478     0.679 f  wi00/ep_dataout_reg[5]/Q
                         net (fo=4, routed)           0.604     1.283    select[5]
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.292     1.575 r  led_OBUFT[5]_inst_i_1/O
                         net (fo=1, routed)           3.837     5.412    led_TRI[5]
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.566     7.978 r  led_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     7.978    led[5]
    A16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.245ns  (logic 2.943ns (40.619%)  route 4.302ns (59.381%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.709     0.205    wi00/okHE[40]
    SLICE_X4Y79          FDRE                                         r  wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     0.661 f  wi00/ep_dataout_reg[2]/Q
                         net (fo=4, routed)           0.457     1.118    select[2]
    SLICE_X6Y79          LUT1 (Prop_lut1_I0_O)        0.124     1.242 r  led_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           3.845     5.087    led_TRI[2]
    A14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     7.450 r  led_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     7.450    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.046ns  (logic 2.103ns (34.785%)  route 3.943ns (65.215%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.708     0.204    wi00/okHE[40]
    SLICE_X6Y78          FDRE                                         r  wi00/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.478     0.682 r  wi00/ep_dataout_reg[3]/Q
                         net (fo=4, routed)           1.342     2.024    SPItest/D[3]
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.296     2.320 r  SPItest/TEST_IO_OBUF[4]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.320    SPItest/TEST_IO_OBUF[4]_inst_i_13_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.870 r  SPItest/TEST_IO_OBUF[4]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.870    SPItest/TEST_IO_OBUF[4]_inst_i_6_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.984 r  SPItest/TEST_IO_OBUF[4]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.984    SPItest/TEST_IO_OBUF[4]_inst_i_2_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.212 r  SPItest/TEST_IO_OBUF[4]_inst_i_1/CO[2]
                         net (fo=4, routed)           1.545     4.757    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X9Y74          LUT4 (Prop_lut4_I1_O)        0.313     5.070 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_i_3/O
                         net (fo=1, routed)           0.526     5.596    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ram_full_fb_i_reg_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I2_O)        0.124     5.720 r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ram_full_i_i_1/O
                         net (fo=2, routed)           0.530     6.250    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X9Y73          FDRE                                         r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wi00/ep_dataout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.751ns  (logic 0.385ns (51.240%)  route 0.366ns (48.760%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.586    -0.462    wi00/okHE[40]
    SLICE_X6Y77          FDRE                                         r  wi00/ep_dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.385    -0.077 r  wi00/ep_dataout_reg[23]/Q
                         net (fo=2, routed)           0.366     0.289    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[23]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.777ns  (logic 0.418ns (53.822%)  route 0.359ns (46.178%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.583    -0.465    wi00/okHE[40]
    SLICE_X6Y75          FDRE                                         r  wi00/ep_dataout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.418    -0.047 r  wi00/ep_dataout_reg[24]/Q
                         net (fo=3, routed)           0.359     0.311    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[24]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.888ns  (logic 0.367ns (41.321%)  route 0.521ns (58.679%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.585    -0.463    wi00/okHE[40]
    SLICE_X4Y73          FDRE                                         r  wi00/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.367    -0.096 r  wi00/ep_dataout_reg[19]/Q
                         net (fo=3, routed)           0.521     0.425    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[19]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.886ns  (logic 0.385ns (43.447%)  route 0.501ns (56.553%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.588    -0.460    wi00/okHE[40]
    SLICE_X6Y78          FDRE                                         r  wi00/ep_dataout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.385    -0.075 r  wi00/ep_dataout_reg[14]/Q
                         net (fo=3, routed)           0.501     0.426    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.889ns  (logic 0.385ns (43.329%)  route 0.504ns (56.671%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.586    -0.462    wi00/okHE[40]
    SLICE_X6Y77          FDRE                                         r  wi00/ep_dataout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.385    -0.077 r  wi00/ep_dataout_reg[27]/Q
                         net (fo=3, routed)           0.504     0.426    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[27]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.897ns  (logic 0.385ns (42.903%)  route 0.512ns (57.097%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.586    -0.462    wi00/okHE[40]
    SLICE_X6Y77          FDRE                                         r  wi00/ep_dataout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.385    -0.077 r  wi00/ep_dataout_reg[5]/Q
                         net (fo=4, routed)           0.512     0.435    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.910ns  (logic 0.418ns (45.915%)  route 0.492ns (54.085%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.586    -0.462    wi00/okHE[40]
    SLICE_X6Y77          FDRE                                         r  wi00/ep_dataout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.418    -0.044 r  wi00/ep_dataout_reg[25]/Q
                         net (fo=3, routed)           0.492     0.448    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[25]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.972ns  (logic 0.367ns (37.739%)  route 0.605ns (62.261%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.589    -0.459    wi00/okHE[40]
    SLICE_X5Y79          FDRE                                         r  wi00/ep_dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.367    -0.092 r  wi00/ep_dataout_reg[31]/Q
                         net (fo=3, routed)           0.605     0.513    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[31]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.979ns  (logic 0.367ns (37.469%)  route 0.612ns (62.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.589    -0.459    wi00/okHE[40]
    SLICE_X5Y79          FDRE                                         r  wi00/ep_dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.367    -0.092 r  wi00/ep_dataout_reg[28]/Q
                         net (fo=3, routed)           0.612     0.520    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[28]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wi00/ep_dataout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.367ns (36.999%)  route 0.625ns (63.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.585    -0.463    wi00/okHE[40]
    SLICE_X4Y73          FDRE                                         r  wi00/ep_dataout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.367    -0.096 r  wi00/ep_dataout_reg[21]/Q
                         net (fo=3, routed)           0.625     0.528    SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[21]
    RAMB18_X0Y30         RAMB18E1                                     r  SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.394ns  (logic 0.029ns (2.080%)  route 1.365ns (97.920%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                      4.960     4.960 f  
    W19                                               0.000     4.960 f  okUH[0] (IN)
                         net (fo=0)                   0.000     4.960    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     5.415 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     5.895    okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.161     2.734 f  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.540     3.273    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.302 f  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.826     4.128    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.235ns  (logic 0.091ns (2.813%)  route 3.143ns (97.187%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  okUH[0] (IN)
                         net (fo=0)                   0.000     0.000    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     0.903 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     2.065    okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.322    -5.258 r  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.630    -3.628    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.537 r  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.513    -2.023    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_SCL
                            (input port)
  Destination:            i2cSystem/i2c_master_inst/proc_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 2.397ns (30.869%)  route 5.369ns (69.131%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 f  IO_SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    IO_SCL_IOBUF_inst/IO
    P4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 f  IO_SCL_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           3.855     5.352    i2cSystem/i2c_master_inst/IO_SCL_IBUF
    SLICE_X12Y89         LUT3 (Prop_lut3_I2_O)        0.150     5.502 r  i2cSystem/i2c_master_inst/proc_counter[1]_i_4/O
                         net (fo=1, routed)           0.815     6.318    i2cSystem/i2c_master_inst/proc_counter[1]_i_4_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I0_O)        0.376     6.694 r  i2cSystem/i2c_master_inst/proc_counter[1]_i_3/O
                         net (fo=2, routed)           0.699     7.392    i2cSystem/i2c_master_inst/proc_counter[1]_i_3_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I3_O)        0.374     7.766 r  i2cSystem/i2c_master_inst/proc_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.766    i2cSystem/i2c_master_inst/proc_counter[1]_i_1_n_0
    SLICE_X12Y88         FDRE                                         r  i2cSystem/i2c_master_inst/proc_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -5.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -3.577    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.486 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.518    -1.968    i2cSystem/i2c_master_inst/clk_100
    SLICE_X12Y88         FDRE                                         r  i2cSystem/i2c_master_inst/proc_counter_reg[1]/C

Slack:                    inf
  Source:                 IO_SCL
                            (input port)
  Destination:            i2cSystem/i2c_master_inst/proc_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.342ns  (logic 2.371ns (32.297%)  route 4.971ns (67.703%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 f  IO_SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    IO_SCL_IOBUF_inst/IO
    P4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 f  IO_SCL_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           3.855     5.352    i2cSystem/i2c_master_inst/IO_SCL_IBUF
    SLICE_X12Y89         LUT3 (Prop_lut3_I2_O)        0.150     5.502 r  i2cSystem/i2c_master_inst/proc_counter[1]_i_4/O
                         net (fo=1, routed)           0.815     6.318    i2cSystem/i2c_master_inst/proc_counter[1]_i_4_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I0_O)        0.376     6.694 r  i2cSystem/i2c_master_inst/proc_counter[1]_i_3/O
                         net (fo=2, routed)           0.301     6.994    i2cSystem/i2c_master_inst/proc_counter[1]_i_3_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.348     7.342 r  i2cSystem/i2c_master_inst/proc_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.342    i2cSystem/i2c_master_inst/proc_counter[0]_i_1_n_0
    SLICE_X12Y88         FDRE                                         r  i2cSystem/i2c_master_inst/proc_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -5.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -3.577    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.486 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.518    -1.968    i2cSystem/i2c_master_inst/clk_100
    SLICE_X12Y88         FDRE                                         r  i2cSystem/i2c_master_inst/proc_counter_reg[0]/C

Slack:                    inf
  Source:                 IO_SCL
                            (input port)
  Destination:            i2cSystem/i2c_master_inst/ack_recieved_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.032ns  (logic 1.993ns (28.347%)  route 5.038ns (71.653%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  IO_SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    IO_SCL_IOBUF_inst/IO
    P4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IO_SCL_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           3.855     5.352    i2cSystem/i2c_master_inst/IO_SCL_IBUF
    SLICE_X12Y89         LUT3 (Prop_lut3_I2_O)        0.124     5.476 r  i2cSystem/i2c_master_inst/ack_recieved_i_4/O
                         net (fo=2, routed)           0.342     5.818    i2cSystem/i2c_master_inst/ack_recieved_i_4_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.942 f  i2cSystem/i2c_master_inst/ack_recieved_i_5/O
                         net (fo=1, routed)           0.425     6.367    i2cSystem/i2c_master_inst/ack_recieved_i_5_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  i2cSystem/i2c_master_inst/ack_recieved_i_3/O
                         net (fo=1, routed)           0.416     6.908    i2cSystem/i2c_master_inst/ack_recieved_i_3_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.032 r  i2cSystem/i2c_master_inst/ack_recieved_i_1/O
                         net (fo=1, routed)           0.000     7.032    i2cSystem/i2c_master_inst/ack_recieved_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  i2cSystem/i2c_master_inst/ack_recieved_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.135    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -5.500 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -3.577    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.486 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         1.521    -1.965    i2cSystem/i2c_master_inst/clk_100
    SLICE_X10Y88         FDRE                                         r  i2cSystem/i2c_master_inst/ack_recieved_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_SDA
                            (input port)
  Destination:            i2cSystem/i2c_master_inst/ack_recieved_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.403ns (22.190%)  route 1.415ns (77.810%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  IO_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    IO_SDA_IOBUF_inst/IO
    P5                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  IO_SDA_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.129     1.398    i2cSystem/i2c_master_inst/IO_SDA_IBUF
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.443 f  i2cSystem/i2c_master_inst/ack_recieved_i_5/O
                         net (fo=1, routed)           0.144     1.587    i2cSystem/i2c_master_inst/ack_recieved_i_5_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.632 r  i2cSystem/i2c_master_inst/ack_recieved_i_3/O
                         net (fo=1, routed)           0.141     1.773    i2cSystem/i2c_master_inst/ack_recieved_i_3_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  i2cSystem/i2c_master_inst/ack_recieved_i_1/O
                         net (fo=1, routed)           0.000     1.818    i2cSystem/i2c_master_inst/ack_recieved_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  i2cSystem/i2c_master_inst/ack_recieved_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.842    -0.775    i2cSystem/i2c_master_inst/clk_100
    SLICE_X10Y88         FDRE                                         r  i2cSystem/i2c_master_inst/ack_recieved_reg/C

Slack:                    inf
  Source:                 IO_SCL
                            (input port)
  Destination:            i2cSystem/i2c_master_inst/proc_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.719ns  (logic 0.548ns (20.155%)  route 2.171ns (79.845%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 f  IO_SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    IO_SCL_IOBUF_inst/IO
    P4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 f  IO_SCL_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           1.781     2.046    i2cSystem/i2c_master_inst/IO_SCL_IBUF
    SLICE_X12Y89         LUT3 (Prop_lut3_I2_O)        0.047     2.093 r  i2cSystem/i2c_master_inst/proc_counter[1]_i_4/O
                         net (fo=1, routed)           0.282     2.375    i2cSystem/i2c_master_inst/proc_counter[1]_i_4_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I0_O)        0.118     2.493 r  i2cSystem/i2c_master_inst/proc_counter[1]_i_3/O
                         net (fo=2, routed)           0.108     2.601    i2cSystem/i2c_master_inst/proc_counter[1]_i_3_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.118     2.719 r  i2cSystem/i2c_master_inst/proc_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.719    i2cSystem/i2c_master_inst/proc_counter[0]_i_1_n_0
    SLICE_X12Y88         FDRE                                         r  i2cSystem/i2c_master_inst/proc_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.842    -0.775    i2cSystem/i2c_master_inst/clk_100
    SLICE_X12Y88         FDRE                                         r  i2cSystem/i2c_master_inst/proc_counter_reg[0]/C

Slack:                    inf
  Source:                 IO_SCL
                            (input port)
  Destination:            i2cSystem/i2c_master_inst/proc_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.858ns  (logic 0.547ns (19.139%)  route 2.311ns (80.861%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 f  IO_SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    IO_SCL_IOBUF_inst/IO
    P4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 f  IO_SCL_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           1.781     2.046    i2cSystem/i2c_master_inst/IO_SCL_IBUF
    SLICE_X12Y89         LUT3 (Prop_lut3_I2_O)        0.047     2.093 r  i2cSystem/i2c_master_inst/proc_counter[1]_i_4/O
                         net (fo=1, routed)           0.282     2.375    i2cSystem/i2c_master_inst/proc_counter[1]_i_4_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I0_O)        0.118     2.493 r  i2cSystem/i2c_master_inst/proc_counter[1]_i_3/O
                         net (fo=2, routed)           0.248     2.741    i2cSystem/i2c_master_inst/proc_counter[1]_i_3_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I3_O)        0.117     2.858 r  i2cSystem/i2c_master_inst/proc_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.858    i2cSystem/i2c_master_inst/proc_counter[1]_i_1_n_0
    SLICE_X12Y88         FDRE                                         r  i2cSystem/i2c_master_inst/proc_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clock_base/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  clock_base/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.960    clock_base/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.346 r  clock_base/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.646    clock_base/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.617 r  clock_base/inst/clkout1_buf/O
                         net (fo=291, routed)         0.842    -0.775    i2cSystem/i2c_master_inst/clk_100
    SLICE_X12Y88         FDRE                                         r  i2cSystem/i2c_master_inst/proc_counter_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.052ns  (logic 3.214ns (63.613%)  route 1.838ns (36.387%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     3.214 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.838     5.052    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X13Y69         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.510    -0.538    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y69         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C

Slack:                    inf
  Source:                 okAA
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.589ns  (logic 0.989ns (38.208%)  route 1.600ns (61.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -0.456 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  okAA (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           1.600     2.589    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X2Y68          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         1.592    -0.456    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y68          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okAA
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.218ns (25.976%)  route 0.621ns (74.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 0.696 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  okAA (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.621     0.839    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X2Y68          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.866     0.696    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y68          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.666ns  (logic 1.862ns (69.832%)  route 0.804ns (30.168%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     1.862 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           0.804     2.666    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X13Y69         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=900, routed)         0.834     0.664    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y69         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C





