
*** Running vivado
    with args -log SADP.vds -m64 -mode batch -messageDb vivado.pb -notrace -source SADP.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source SADP.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top SADP -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1168 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 296.125 ; gain = 90.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SADP' [E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/SADP.v:23]
INFO: [Synth 8-638] synthesizing module 'shreg' [E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/shreg.v:23]
INFO: [Synth 8-256] done synthesizing module 'shreg' (1#1) [E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/shreg.v:23]
INFO: [Synth 8-638] synthesizing module 'fulladder' [E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/fulladder.v:23]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (2#1) [E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/fulladder.v:23]
INFO: [Synth 8-638] synthesizing module 'shregn' [E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/shregn.v:23]
ERROR: [Synth 8-91] ambiguous clock in event control [E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/shregn.v:24]
ERROR: [Synth 8-285] failed synthesizing module 'shregn' [E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/shregn.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'SADP' [E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/SADP.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 333.617 ; gain = 127.543
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 7 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 22:01:30 2020...
