============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 20:24:35 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 662 feed throughs used by 442 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  11.858021s wall, 11.703125s user + 0.359375s system = 12.062500s CPU (101.7%)

RUN-1004 : used memory is 766 MB, reserved memory is 749 MB, peak memory is 805 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.734647s wall, 1.734375s user + 0.062500s system = 1.796875s CPU (103.6%)

RUN-1004 : used memory is 839 MB, reserved memory is 817 MB, peak memory is 839 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.797910s wall, 2.781250s user + 0.078125s system = 2.859375s CPU (102.2%)

RUN-1004 : used memory is 792 MB, reserved memory is 777 MB, peak memory is 898 MB
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 662 feed throughs used by 442 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  8.296409s wall, 8.125000s user + 0.281250s system = 8.406250s CPU (101.3%)

RUN-1004 : used memory is 833 MB, reserved memory is 810 MB, peak memory is 898 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.773492s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (104.8%)

RUN-1004 : used memory is 862 MB, reserved memory is 841 MB, peak memory is 898 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.828897s wall, 2.875000s user + 0.046875s system = 2.921875s CPU (103.3%)

RUN-1004 : used memory is 855 MB, reserved memory is 844 MB, peak memory is 919 MB
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.043421s wall, 0.390625s user + 0.734375s system = 1.125000s CPU (16.0%)

RUN-1004 : used memory is 913 MB, reserved memory is 888 MB, peak memory is 932 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.269028s wall, 0.546875s user + 0.734375s system = 1.281250s CPU (17.6%)

RUN-1004 : used memory is 913 MB, reserved memory is 888 MB, peak memory is 932 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1360)
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
TMR-3509 : Import timing summary.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 497 feed throughs used by 320 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  8.101421s wall, 7.937500s user + 0.328125s system = 8.265625s CPU (102.0%)

RUN-1004 : used memory is 872 MB, reserved memory is 844 MB, peak memory is 932 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.715411s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (99.3%)

RUN-1004 : used memory is 907 MB, reserved memory is 879 MB, peak memory is 932 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.787549s wall, 2.718750s user + 0.062500s system = 2.781250s CPU (99.8%)

RUN-1004 : used memory is 957 MB, reserved memory is 930 MB, peak memory is 957 MB
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1341)
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file al_ip/RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1341)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../rtl/UART/FIFO.v
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.933305s wall, 0.343750s user + 0.843750s system = 1.187500s CPU (17.1%)

RUN-1004 : used memory is 975 MB, reserved memory is 948 MB, peak memory is 993 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.164160s wall, 0.500000s user + 0.890625s system = 1.390625s CPU (19.4%)

RUN-1004 : used memory is 975 MB, reserved memory is 948 MB, peak memory is 993 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-8007 ERROR: 'Curve_Gamma_2P2_inst' is already declared in ../rtl/CortexM0_SoC.v(1333)
HDL-1007 : previous declaration of 'Curve_Gamma_2P2_inst' is from here in ../rtl/CortexM0_SoC.v(1323)
HDL-8007 ERROR: 'Curve_Gamma_2P2_inst' is already declared in ../rtl/CortexM0_SoC.v(1343)
HDL-1007 : previous declaration of 'Curve_Gamma_2P2_inst' is from here in ../rtl/CortexM0_SoC.v(1333)
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1364)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1364)
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
TMR-3509 : Import timing summary.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-6001 WARNING: phy_1: run failed.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_place.db" in  2.463217s wall, 2.343750s user + 0.140625s system = 2.484375s CPU (100.9%)

RUN-1004 : used memory is 578 MB, reserved memory is 623 MB, peak memory is 993 MB
RUN-1002 : start command "report_timing -mode manhattan"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.831654s wall, 1.859375s user + 0.031250s system = 1.890625s CPU (103.2%)

RUN-1004 : used memory is 654 MB, reserved memory is 698 MB, peak memory is 993 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode manhattan" in  2.454010s wall, 2.484375s user + 0.031250s system = 2.515625s CPU (102.5%)

RUN-1004 : used memory is 707 MB, reserved memory is 742 MB, peak memory is 993 MB
