
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000343                       # Number of seconds simulated
sim_ticks                                   343293000                       # Number of ticks simulated
final_tick                                  343293000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  36044                       # Simulator instruction rate (inst/s)
host_op_rate                                    66924                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               88736457                       # Simulator tick rate (ticks/s)
host_mem_usage                                 678656                       # Number of bytes of host memory used
host_seconds                                     3.87                       # Real time elapsed on the host
sim_insts                                      139440                       # Number of instructions simulated
sim_ops                                        258908                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          70976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         153792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             224768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        70976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         70976                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3512                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         206750502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         447990492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             654740994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    206750502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        206750502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        206750502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        447990492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            654740994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7078                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3512                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 224768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  224768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     343167000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3512                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    362.184168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.678276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.164360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          203     32.79%     32.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          127     20.52%     53.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           76     12.28%     65.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           41      6.62%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      3.72%     75.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      3.23%     79.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      2.58%     81.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      1.62%     83.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          103     16.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          619                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        70976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       153792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 206750501.757973521948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 447990492.086934506893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36011000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     77744000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32471.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32352.89                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     47905000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               113755000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   17560000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13640.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32390.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       654.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    654.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2890                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      97712.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2577540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1366200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                15086820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             30421470                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               766080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       120000390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4387680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              201650340                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            587.400093                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            274523750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       377000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     11425750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      56887750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    263162500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1863540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   982905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9988860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20501760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1952640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       109137900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        15011040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          4109040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              189362565                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            551.606252                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            293026500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     14819750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     39089250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35327250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    239336750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   87109                       # Number of BP lookups
system.cpu.branchPred.condPredicted             87109                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7453                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                71819                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2030                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                399                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           71819                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              29422                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42397                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4066                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       65403                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       14224                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1784                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           103                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       46291                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           145                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    31                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       343293000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           343294                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              75201                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         389455                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       87109                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              31452                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        210934                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15018                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           296                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     46249                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2397                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             294169                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.475506                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.447148                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   180467     61.35%     61.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8473      2.88%     64.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3528      1.20%     65.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     8191      2.78%     68.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5232      1.78%     69.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     6780      2.30%     72.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6660      2.26%     74.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5377      1.83%     76.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    69461     23.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               294169                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.253745                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.134465                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    59850                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                133539                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     81689                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 11582                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7509                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 659466                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7509                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    66927                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   99746                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2014                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     84631                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 33342                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 624916                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1683                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9703                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    906                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19630                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              784199                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1604689                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           923910                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13713                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                326528                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   457671                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                100                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             72                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     42994                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                76736                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               18611                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               882                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              223                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     563752                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 108                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    468844                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2455                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          304951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       438542                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             73                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        294169                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.593791                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.347689                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              176634     60.05%     60.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               18463      6.28%     66.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               14261      4.85%     71.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17858      6.07%     77.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               18129      6.16%     83.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               17708      6.02%     89.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               16828      5.72%     95.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8043      2.73%     97.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6245      2.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          294169                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7354     83.98%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.01%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.18%     84.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.15%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.02%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    889     10.15%     94.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   412      4.70%     99.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                26      0.30%     99.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               44      0.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3102      0.66%      0.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                376826     80.37%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   36      0.01%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1183      0.25%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 243      0.05%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  431      0.09%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  917      0.20%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1052      0.22%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 643      0.14%     82.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                252      0.05%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                67394     14.37%     96.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               14608      3.12%     99.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1679      0.36%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            474      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 468844                       # Type of FU issued
system.cpu.iq.rate                           1.365722                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        8757                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018678                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1231301                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            856883                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       433523                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               11768                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              11979                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5242                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 468615                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5884                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2423                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        41595                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7906                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           231                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7509                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   77424                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4364                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              563860                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               198                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 76736                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                18611                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 76                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    914                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3121                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             54                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2029                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7496                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9525                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                451919                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 65367                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16925                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        79589                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    43092                       # Number of branches executed
system.cpu.iew.exec_stores                      14222                       # Number of stores executed
system.cpu.iew.exec_rate                     1.316420                       # Inst execution rate
system.cpu.iew.wb_sent                         444274                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        438765                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    349941                       # num instructions producing a value
system.cpu.iew.wb_consumers                    565656                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.278103                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.618646                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          304996                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7471                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       248829                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.040506                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.149306                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       178697     71.82%     71.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        19937      8.01%     79.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7749      3.11%     82.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14315      5.75%     88.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6224      2.50%     91.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4470      1.80%     92.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2500      1.00%     94.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1214      0.49%     94.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        13723      5.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       248829                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               139440                       # Number of instructions committed
system.cpu.commit.committedOps                 258908                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          45846                       # Number of memory references committed
system.cpu.commit.loads                         35141                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      29924                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3347                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    255718                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  664                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1252      0.48%      0.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           208525     80.54%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              20      0.01%     81.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1120      0.43%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             35      0.01%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             308      0.12%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             455      0.18%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             704      0.27%     82.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            512      0.20%     82.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           128      0.05%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           34384     13.28%     95.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          10313      3.98%     99.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          757      0.29%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          392      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            258908                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 13723                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       799010                       # The number of ROB reads
system.cpu.rob.rob_writes                     1173672                       # The number of ROB writes
system.cpu.timesIdled                             704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           49125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      139440                       # Number of Instructions Simulated
system.cpu.committedOps                        258908                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.461948                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.461948                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.406182                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.406182                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   612487                       # number of integer regfile reads
system.cpu.int_regfile_writes                  380096                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8093                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4383                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    233085                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   158872                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  186024                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      8                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           802.112281                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               60707                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2784                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.805675                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   802.112281                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.783313                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.783313                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          567                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            146260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           146260                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        47735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           47735                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        10187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          10187                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        57922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            57922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        57922                       # number of overall hits
system.cpu.dcache.overall_hits::total           57922                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13298                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          518                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          518                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        13816                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13816                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13816                       # number of overall misses
system.cpu.dcache.overall_misses::total         13816                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1034851000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1034851000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     51182000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     51182000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1086033000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1086033000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1086033000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1086033000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        61033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        61033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        10705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        10705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        71738                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        71738                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        71738                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        71738                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.217882                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.217882                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.048389                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048389                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.192590                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.192590                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.192590                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.192590                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77820.048128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77820.048128                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 98806.949807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98806.949807                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78606.905038                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78606.905038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78606.905038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78606.905038                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8078                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          198                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               182                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.384615                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    24.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          598                       # number of writebacks
system.cpu.dcache.writebacks::total               598                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11025                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11025                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11031                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11031                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2273                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2273                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          512                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         2785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2785                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2785                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    216093000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    216093000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     49607000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49607000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    265700000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    265700000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    265700000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    265700000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.047828                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047828                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038822                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038822                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038822                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 95069.511659                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95069.511659                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96888.671875                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96888.671875                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95403.949731                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95403.949731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95403.949731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95403.949731                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1760                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           615.197753                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               45892                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1132                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.540636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   615.197753                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.600779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.600779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          850                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          652                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             93628                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            93628                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        44760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           44760                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        44760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            44760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        44760                       # number of overall hits
system.cpu.icache.overall_hits::total           44760                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1488                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1488                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1488                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1488                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1488                       # number of overall misses
system.cpu.icache.overall_misses::total          1488                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    149519998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    149519998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    149519998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    149519998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    149519998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    149519998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        46248                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        46248                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        46248                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        46248                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        46248                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        46248                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032174                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032174                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032174                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032174                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032174                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100483.869624                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100483.869624                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100483.869624                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100483.869624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100483.869624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100483.869624                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          663                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          281                       # number of writebacks
system.cpu.icache.writebacks::total               281                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          356                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          356                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          356                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          356                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          356                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          356                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1132                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1132                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1132                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1132                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1132                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1132                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    118998999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118998999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    118998999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118998999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    118998999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118998999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024477                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024477                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024477                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024477                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024477                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024477                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105122.790636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105122.790636                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105122.790636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105122.790636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105122.790636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105122.790636                       # average overall mshr miss latency
system.cpu.icache.replacements                    281                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2035.496499                       # Cycle average of tags in use
system.l2.tags.total_refs                        5952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3512                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.694761                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       696.645858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1338.850641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.021260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.040858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.062118                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2723                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.107178                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     51128                       # Number of tag accesses
system.l2.tags.data_accesses                    51128                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          598                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              598                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          280                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              280                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data                54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    54                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               327                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  381                       # number of demand (read+write) hits
system.l2.demand_hits::total                      403                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data                 381                       # number of overall hits
system.l2.overall_hits::total                     403                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 457                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1109                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1946                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2403                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3512                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1109                       # number of overall misses
system.l2.overall_misses::.cpu.data              2403                       # number of overall misses
system.l2.overall_misses::total                  3512                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     46871000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      46871000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    115100000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115100000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    202293000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    202293000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    115100000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    249164000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        364264000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    115100000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    249164000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       364264000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          280                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          280                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         2273                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2273                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1131                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2784                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3915                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1131                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2784                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3915                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.894325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894325                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.980548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980548                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.856137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856137                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.980548                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.863147                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.897063                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.980548                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.863147                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.897063                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102562.363239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102562.363239                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103787.195672                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103787.195672                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103953.237410                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103953.237410                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 103787.195672                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103688.722430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103719.817768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103787.195672                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103688.722430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103719.817768                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            457                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1109                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1109                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1946                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3512                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3512                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     37731000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37731000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     92920000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92920000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    163373000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    163373000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     92920000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    201104000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    294024000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     92920000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    201104000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    294024000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.894325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.894325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.980548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.856137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.856137                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.980548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.863147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.897063                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.980548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.863147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.897063                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82562.363239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82562.363239                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83787.195672                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83787.195672                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83953.237410                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83953.237410                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83787.195672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83688.722430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83719.817768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83787.195672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83688.722430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83719.817768                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3512                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3055                       # Transaction distribution
system.membus.trans_dist::ReadExReq               457                       # Transaction distribution
system.membus.trans_dist::ReadExResp              457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3055                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       224768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       224768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  224768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3512                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3512    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3512                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3512000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18606500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         5958                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    343293000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3405                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          281                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1162                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1132                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2273                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       216448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 306816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3917                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002553                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050469                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3907     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3917                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7716000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3398997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8353000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
