// Seed: 433735036
module module_0 #(
    parameter id_4 = 32'd86,
    parameter id_5 = 32'd77
) (
    output supply1 id_0,
    input wand id_1,
    output wand id_2
);
  defparam id_4.id_5 = 1'h0;
  wire id_6;
endmodule
module module_1 (
    input logic id_0,
    output uwire id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output logic id_5,
    output wor id_6,
    output wire id_7
);
  assign id_1 = 1'b0;
  always @(*) begin : LABEL_0
    id_5 <= 1;
  end
  assign id_1 = 1;
  assign id_5 = {1{id_0}};
  xor primCall (id_5, id_4, id_0, id_2);
  module_0 modCall_1 (
      id_7,
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
