// Seed: 21904262
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5[-1==-1] = 1;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  wire id_3;
  generate
    if (-1 ~^ -1'h0) logic [7:0] id_4;
    ;
  endgenerate
  logic id_5;
  wire  id_6;
  logic id_7;
  ;
  assign id_3 = id_4;
  wire id_8;
  logic [7:0] id_9;
  wire id_10;
  for (id_11 = -1; id_0; id_5 = "" >= id_7)
  for (id_12 = 1; 1; id_11++) begin : LABEL_0
    wire id_13 = id_9, id_14;
  end
  logic id_15;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_3,
      id_9
  );
  wire id_16;
  assign id_15 = id_5;
  logic id_17;
  logic id_18 = {1'b0, id_4[1] <= id_9[-1]};
endmodule
