// Seed: 1164991768
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output uwire id_2
);
  id_4(
      .id_0(1'b0), .id_1(id_2), .id_2((1)), .id_3(1)
  );
  assign id_0 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    output wor id_8,
    input wor id_9,
    output tri1 id_10,
    input uwire id_11,
    output tri id_12,
    input tri id_13,
    output wor id_14
);
  wire id_16;
  wire id_17, id_18;
  module_0(
      id_14, id_11, id_0
  );
endmodule
