[dumpfile] "clock_gater__testbench.vcd"
[savefile] "clock_gater__testbench.gtkw"
[timestart] 0
[size] 1728 1051
[pos] -1 -1
*-12.935914 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[sst_width] 200
[signals_width] 300
[sst_expanded] 1
[sst_vpaned_height] 300
@28
clock_gater__testbench.clock_in
clock_gater__testbench.enable
clock_gater__testbench.test_enable
clock_gater__testbench.clock_out
[pattern_trace] 1
[pattern_trace] 0
