
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: LAB223J

Implementation : impl_1

# Written on Thu Dec  5 11:43:43 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "Z:\ES4\ES4-fruit-salad-game\impl_1\fruitSalad_impl_1_cpe.ldc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                         Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                        200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                                
0 -       mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     258  
                                                                                                                                                
0 -       nesclk_top|clk_inferred_clock                                 200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     17   
                                                                                                                                                
0 -       nesclk_top|CTRLclk_inferred_clock                             200.0 MHz     5.000         inferred     Inferred_clkgroup_0_4     8    
                                                                                                                                                
0 -       nesclk_top|un1_output_inferred_clock                          200.0 MHz     5.000         inferred     Inferred_clkgroup_0_3     8    
================================================================================================================================================


Clock Load Summary
******************

                                                              Clock     Source                                                Clock Pin                         Non-clock Pin     Non-clock Pin
Clock                                                         Load      Pin                                                   Seq Example                       Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                        0         -                                                     -                                 -                 -            
                                                                                                                                                                                               
mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     258       firstblock.lscc_pll_inst.u_PLL_B.OUTGLOBAL(PLL_B)     thirdblock.button_prev[7:0].C     -                 -            
                                                                                                                                                                                               
nesclk_top|clk_inferred_clock                                 17        nesblock.instanceosc.CLKHF(HSOSC)                     nesblock.counter[16:0].C          -                 -            
                                                                                                                                                                                               
nesclk_top|CTRLclk_inferred_clock                             8         nesblock.CTRLclk.OUT(and)                             nesblock.instanceshift.in0.C      -                 -            
                                                                                                                                                                                               
nesclk_top|un1_output_inferred_clock                          8         nesblock.un1_output.OUT(and)                          nesblock.output[7:0].C            -                 -            
===============================================================================================================================================================================================
