
BTL_HTN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f24  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ab0  0800a0c8  0800a0c8  0001a0c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab78  0800ab78  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab78  0800ab78  0001ab78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab80  0800ab80  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab80  0800ab80  0001ab80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab84  0800ab84  0001ab84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800ab88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a34  200001ec  0800ad74  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c20  0800ad74  00020c20  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014b74  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029fa  00000000  00000000  00034d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a8  00000000  00000000  00037790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011b8  00000000  00000000  00038a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019c40  00000000  00000000  00039bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001648a  00000000  00000000  00053830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e365  00000000  00000000  00069cba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010801f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006510  00000000  00000000  00108070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a0ac 	.word	0x0800a0ac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	0800a0ac 	.word	0x0800a0ac

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <MQ135_getVoltage>:

#include "Libs_Mq135.h"

float Vs = (float) Vin / (Res - 1);

float MQ135_getVoltage(uint32_t ADC_val) {
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
	return ADC_val * Vs;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	ee07 3a90 	vmov	s15, r3
 8000f6a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f6e:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <MQ135_getVoltage+0x2c>)
 8000f70:	edd3 7a00 	vldr	s15, [r3]
 8000f74:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8000f78:	eeb0 0a67 	vmov.f32	s0, s15
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	20000000 	.word	0x20000000
 8000f8c:	00000000 	.word	0x00000000

08000f90 <MQ135_getCorrectionFactor>:

float MQ135_getCorrectionFactor(float tem, float hum) {
 8000f90:	b5b0      	push	{r4, r5, r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f9a:	edc7 0a00 	vstr	s1, [r7]
	return (CorrA * pow(tem, 3) + CorrB * pow(tem, 2) - CorrC * tem + CorrD
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f7ff fada 	bl	8000558 <__aeabi_f2d>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8001088 <MQ135_getCorrectionFactor+0xf8>
 8000fac:	ec43 2b10 	vmov	d0, r2, r3
 8000fb0:	f008 f960 	bl	8009274 <pow>
 8000fb4:	ec51 0b10 	vmov	r0, r1, d0
 8000fb8:	a337      	add	r3, pc, #220	; (adr r3, 8001098 <MQ135_getCorrectionFactor+0x108>)
 8000fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fbe:	f7ff fb23 	bl	8000608 <__aeabi_dmul>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	4614      	mov	r4, r2
 8000fc8:	461d      	mov	r5, r3
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f7ff fac4 	bl	8000558 <__aeabi_f2d>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	460b      	mov	r3, r1
 8000fd4:	ed9f 1b2e 	vldr	d1, [pc, #184]	; 8001090 <MQ135_getCorrectionFactor+0x100>
 8000fd8:	ec43 2b10 	vmov	d0, r2, r3
 8000fdc:	f008 f94a 	bl	8009274 <pow>
 8000fe0:	ec51 0b10 	vmov	r0, r1, d0
 8000fe4:	a32e      	add	r3, pc, #184	; (adr r3, 80010a0 <MQ135_getCorrectionFactor+0x110>)
 8000fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fea:	f7ff fb0d 	bl	8000608 <__aeabi_dmul>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	4620      	mov	r0, r4
 8000ff4:	4629      	mov	r1, r5
 8000ff6:	f7ff f951 	bl	800029c <__adddf3>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	4614      	mov	r4, r2
 8001000:	461d      	mov	r5, r3
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f7ff faa8 	bl	8000558 <__aeabi_f2d>
 8001008:	a327      	add	r3, pc, #156	; (adr r3, 80010a8 <MQ135_getCorrectionFactor+0x118>)
 800100a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800100e:	f7ff fafb 	bl	8000608 <__aeabi_dmul>
 8001012:	4602      	mov	r2, r0
 8001014:	460b      	mov	r3, r1
 8001016:	4620      	mov	r0, r4
 8001018:	4629      	mov	r1, r5
 800101a:	f7ff f93d 	bl	8000298 <__aeabi_dsub>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	4610      	mov	r0, r2
 8001024:	4619      	mov	r1, r3
 8001026:	a322      	add	r3, pc, #136	; (adr r3, 80010b0 <MQ135_getCorrectionFactor+0x120>)
 8001028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800102c:	f7ff f936 	bl	800029c <__adddf3>
 8001030:	4602      	mov	r2, r0
 8001032:	460b      	mov	r3, r1
 8001034:	4614      	mov	r4, r2
 8001036:	461d      	mov	r5, r3
			- (CorrE * hum - CorrE * 33));
 8001038:	6838      	ldr	r0, [r7, #0]
 800103a:	f7ff fa8d 	bl	8000558 <__aeabi_f2d>
 800103e:	a31e      	add	r3, pc, #120	; (adr r3, 80010b8 <MQ135_getCorrectionFactor+0x128>)
 8001040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001044:	f7ff fae0 	bl	8000608 <__aeabi_dmul>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4610      	mov	r0, r2
 800104e:	4619      	mov	r1, r3
 8001050:	a31b      	add	r3, pc, #108	; (adr r3, 80010c0 <MQ135_getCorrectionFactor+0x130>)
 8001052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001056:	f7ff f91f 	bl	8000298 <__aeabi_dsub>
 800105a:	4602      	mov	r2, r0
 800105c:	460b      	mov	r3, r1
 800105e:	4620      	mov	r0, r4
 8001060:	4629      	mov	r1, r5
 8001062:	f7ff f919 	bl	8000298 <__aeabi_dsub>
 8001066:	4602      	mov	r2, r0
 8001068:	460b      	mov	r3, r1
 800106a:	4610      	mov	r0, r2
 800106c:	4619      	mov	r1, r3
 800106e:	f7ff fda3 	bl	8000bb8 <__aeabi_d2f>
 8001072:	4603      	mov	r3, r0
 8001074:	ee07 3a90 	vmov	s15, r3
}
 8001078:	eeb0 0a67 	vmov.f32	s0, s15
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bdb0      	pop	{r4, r5, r7, pc}
 8001082:	bf00      	nop
 8001084:	f3af 8000 	nop.w
 8001088:	00000000 	.word	0x00000000
 800108c:	40080000 	.word	0x40080000
 8001090:	00000000 	.word	0x00000000
 8001094:	40000000 	.word	0x40000000
 8001098:	df0c3774 	.word	0xdf0c3774
 800109c:	bec4b66d 	.word	0xbec4b66d
 80010a0:	35d19cb8 	.word	0x35d19cb8
 80010a4:	3f3f8deb 	.word	0x3f3f8deb
 80010a8:	f9cdf9d8 	.word	0xf9cdf9d8
 80010ac:	3f9c10af 	.word	0x3f9c10af
 80010b0:	a272ad5b 	.word	0xa272ad5b
 80010b4:	3ff60143 	.word	0x3ff60143
 80010b8:	192a133c 	.word	0x192a133c
 80010bc:	3f5f81f8 	.word	0x3f5f81f8
 80010c0:	ecf9b1eb 	.word	0xecf9b1eb
 80010c4:	3fb03f03 	.word	0x3fb03f03

080010c8 <MQ135_getResistance>:

float MQ135_getResistance(uint32_t ADC_val) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
	float vol = MQ135_getVoltage(ADC_val);
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff ff43 	bl	8000f5c <MQ135_getVoltage>
 80010d6:	ed87 0a03 	vstr	s0, [r7, #12]
	float rs = ((Vin * RL) / vol) - RL;
 80010da:	68f8      	ldr	r0, [r7, #12]
 80010dc:	f7ff fa3c 	bl	8000558 <__aeabi_f2d>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	f04f 0000 	mov.w	r0, #0
 80010e8:	4912      	ldr	r1, [pc, #72]	; (8001134 <MQ135_getResistance+0x6c>)
 80010ea:	f7ff fbb7 	bl	800085c <__aeabi_ddiv>
 80010ee:	4602      	mov	r2, r0
 80010f0:	460b      	mov	r3, r1
 80010f2:	4610      	mov	r0, r2
 80010f4:	4619      	mov	r1, r3
 80010f6:	f04f 0200 	mov.w	r2, #0
 80010fa:	4b0f      	ldr	r3, [pc, #60]	; (8001138 <MQ135_getResistance+0x70>)
 80010fc:	f7ff f8cc 	bl	8000298 <__aeabi_dsub>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4610      	mov	r0, r2
 8001106:	4619      	mov	r1, r3
 8001108:	f7ff fd56 	bl	8000bb8 <__aeabi_d2f>
 800110c:	4603      	mov	r3, r0
 800110e:	60bb      	str	r3, [r7, #8]
	if (rs > 0) {
 8001110:	edd7 7a02 	vldr	s15, [r7, #8]
 8001114:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111c:	dd01      	ble.n	8001122 <MQ135_getResistance+0x5a>
		return rs;
 800111e:	68bb      	ldr	r3, [r7, #8]
 8001120:	e001      	b.n	8001126 <MQ135_getResistance+0x5e>
	} else
		return 0;
 8001122:	f04f 0300 	mov.w	r3, #0
}
 8001126:	ee07 3a90 	vmov	s15, r3
 800112a:	eeb0 0a67 	vmov.f32	s0, s15
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	40408000 	.word	0x40408000
 8001138:	40240000 	.word	0x40240000

0800113c <MQ135_getCorrectResistance>:

float MQ135_getCorrectResistance(float tem, float hum, uint32_t ADC_val) {
 800113c:	b580      	push	{r7, lr}
 800113e:	ed2d 8b02 	vpush	{d8}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	ed87 0a03 	vstr	s0, [r7, #12]
 800114a:	edc7 0a02 	vstr	s1, [r7, #8]
 800114e:	6078      	str	r0, [r7, #4]
	return MQ135_getResistance(ADC_val) / MQ135_getCorrectionFactor(tem, hum);
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff ffb9 	bl	80010c8 <MQ135_getResistance>
 8001156:	eeb0 8a40 	vmov.f32	s16, s0
 800115a:	edd7 0a02 	vldr	s1, [r7, #8]
 800115e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001162:	f7ff ff15 	bl	8000f90 <MQ135_getCorrectionFactor>
 8001166:	eef0 7a40 	vmov.f32	s15, s0
 800116a:	ee88 7a27 	vdiv.f32	s14, s16, s15
 800116e:	eef0 7a47 	vmov.f32	s15, s14
}
 8001172:	eeb0 0a67 	vmov.f32	s0, s15
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	ecbd 8b02 	vpop	{d8}
 800117e:	bd80      	pop	{r7, pc}

08001180 <MQ135_getCorrectPPM>:
	else
		return 0;
}

float MQ135_getCorrectPPM(float a, float b, float tem, float hum,
		uint32_t ADC_val) {
 8001180:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001184:	b088      	sub	sp, #32
 8001186:	af00      	add	r7, sp, #0
 8001188:	ed87 0a05 	vstr	s0, [r7, #20]
 800118c:	edc7 0a04 	vstr	s1, [r7, #16]
 8001190:	ed87 1a03 	vstr	s2, [r7, #12]
 8001194:	edc7 1a02 	vstr	s3, [r7, #8]
 8001198:	6078      	str	r0, [r7, #4]
	float ratio = MQ135_getCorrectResistance(tem, hum, ADC_val) / R0;
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	edd7 0a02 	vldr	s1, [r7, #8]
 80011a0:	ed97 0a03 	vldr	s0, [r7, #12]
 80011a4:	f7ff ffca 	bl	800113c <MQ135_getCorrectResistance>
 80011a8:	ee10 3a10 	vmov	r3, s0
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff f9d3 	bl	8000558 <__aeabi_f2d>
 80011b2:	a31d      	add	r3, pc, #116	; (adr r3, 8001228 <MQ135_getCorrectPPM+0xa8>)
 80011b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b8:	f7ff fb50 	bl	800085c <__aeabi_ddiv>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4610      	mov	r0, r2
 80011c2:	4619      	mov	r1, r3
 80011c4:	f7ff fcf8 	bl	8000bb8 <__aeabi_d2f>
 80011c8:	4603      	mov	r3, r0
 80011ca:	61fb      	str	r3, [r7, #28]
	float ppm = a * pow(ratio, b);
 80011cc:	6978      	ldr	r0, [r7, #20]
 80011ce:	f7ff f9c3 	bl	8000558 <__aeabi_f2d>
 80011d2:	4604      	mov	r4, r0
 80011d4:	460d      	mov	r5, r1
 80011d6:	69f8      	ldr	r0, [r7, #28]
 80011d8:	f7ff f9be 	bl	8000558 <__aeabi_f2d>
 80011dc:	4680      	mov	r8, r0
 80011de:	4689      	mov	r9, r1
 80011e0:	6938      	ldr	r0, [r7, #16]
 80011e2:	f7ff f9b9 	bl	8000558 <__aeabi_f2d>
 80011e6:	4602      	mov	r2, r0
 80011e8:	460b      	mov	r3, r1
 80011ea:	ec43 2b11 	vmov	d1, r2, r3
 80011ee:	ec49 8b10 	vmov	d0, r8, r9
 80011f2:	f008 f83f 	bl	8009274 <pow>
 80011f6:	ec53 2b10 	vmov	r2, r3, d0
 80011fa:	4620      	mov	r0, r4
 80011fc:	4629      	mov	r1, r5
 80011fe:	f7ff fa03 	bl	8000608 <__aeabi_dmul>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	4610      	mov	r0, r2
 8001208:	4619      	mov	r1, r3
 800120a:	f7ff fcd5 	bl	8000bb8 <__aeabi_d2f>
 800120e:	4603      	mov	r3, r0
 8001210:	61bb      	str	r3, [r7, #24]
	return ppm;
 8001212:	69bb      	ldr	r3, [r7, #24]
 8001214:	ee07 3a90 	vmov	s15, r3
}
 8001218:	eeb0 0a67 	vmov.f32	s0, s15
 800121c:	3720      	adds	r7, #32
 800121e:	46bd      	mov	sp, r7
 8001220:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001224:	f3af 8000 	nop.w
 8001228:	eb851eb8 	.word	0xeb851eb8
 800122c:	40532851 	.word	0x40532851

08001230 <MQ135_getCorrectCO2>:

float MQ135_getCO2(uint32_t ADC_val) {
	return MQ135_getPPM(110.47, -2.862, ADC_val) + ATMOCO2;
}

float MQ135_getCorrectCO2(float tem, float hum, uint32_t ADC_val) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	ed87 0a03 	vstr	s0, [r7, #12]
 800123a:	edc7 0a02 	vstr	s1, [r7, #8]
 800123e:	6078      	str	r0, [r7, #4]
	return MQ135_getCorrectPPM(110.47, -2.862, tem, hum, ADC_val) + ATMOCO2;
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	edd7 1a02 	vldr	s3, [r7, #8]
 8001246:	ed97 1a03 	vldr	s2, [r7, #12]
 800124a:	eddf 0a11 	vldr	s1, [pc, #68]	; 8001290 <MQ135_getCorrectCO2+0x60>
 800124e:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8001294 <MQ135_getCorrectCO2+0x64>
 8001252:	f7ff ff95 	bl	8001180 <MQ135_getCorrectPPM>
 8001256:	ee10 3a10 	vmov	r3, s0
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff f97c 	bl	8000558 <__aeabi_f2d>
 8001260:	a309      	add	r3, pc, #36	; (adr r3, 8001288 <MQ135_getCorrectCO2+0x58>)
 8001262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001266:	f7ff f819 	bl	800029c <__adddf3>
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	4610      	mov	r0, r2
 8001270:	4619      	mov	r1, r3
 8001272:	f7ff fca1 	bl	8000bb8 <__aeabi_d2f>
 8001276:	4603      	mov	r3, r0
 8001278:	ee07 3a90 	vmov	s15, r3
}
 800127c:	eeb0 0a67 	vmov.f32	s0, s15
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	7ae147ae 	.word	0x7ae147ae
 800128c:	4078d214 	.word	0x4078d214
 8001290:	c0372b02 	.word	0xc0372b02
 8001294:	42dcf0a4 	.word	0x42dcf0a4

08001298 <Libs_Ssd1306_WriteCommand>:

/************************************
 * GLOBAL FUNCTIONS
 ************************************/
// Send a byte to the command register
void Libs_Ssd1306_WriteCommand(uint8_t byte) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af04      	add	r7, sp, #16
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
	Libs_I2c_Mem_Write(SSD1306_I2C_ADDR, 0x00, 1, &byte, 1);
 80012a2:	f04f 33ff 	mov.w	r3, #4294967295
 80012a6:	9302      	str	r3, [sp, #8]
 80012a8:	2301      	movs	r3, #1
 80012aa:	9301      	str	r3, [sp, #4]
 80012ac:	1dfb      	adds	r3, r7, #7
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	2301      	movs	r3, #1
 80012b2:	2200      	movs	r2, #0
 80012b4:	2178      	movs	r1, #120	; 0x78
 80012b6:	4803      	ldr	r0, [pc, #12]	; (80012c4 <Libs_Ssd1306_WriteCommand+0x2c>)
 80012b8:	f002 fbf2 	bl	8003aa0 <HAL_I2C_Mem_Write>
}
 80012bc:	bf00      	nop
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000ae0 	.word	0x20000ae0

080012c8 <Libs_Ssd1306_WriteData>:

// Send data
void Libs_Ssd1306_WriteData(uint8_t *buffer, uint32_t buff_size) {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af04      	add	r7, sp, #16
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
	Libs_I2c_Mem_Write(SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size);
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	f04f 32ff 	mov.w	r2, #4294967295
 80012da:	9202      	str	r2, [sp, #8]
 80012dc:	9301      	str	r3, [sp, #4]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	9300      	str	r3, [sp, #0]
 80012e2:	2301      	movs	r3, #1
 80012e4:	2240      	movs	r2, #64	; 0x40
 80012e6:	2178      	movs	r1, #120	; 0x78
 80012e8:	4803      	ldr	r0, [pc, #12]	; (80012f8 <Libs_Ssd1306_WriteData+0x30>)
 80012ea:	f002 fbd9 	bl	8003aa0 <HAL_I2C_Mem_Write>

}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000ae0 	.word	0x20000ae0

080012fc <Libs_Ssd1306_Init>:
	}
	return ret;
}

/* Initialize the oled screen */
void Libs_Ssd1306_Init() {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0

	// Init OLED
	Libs_Ssd1306_SetDisplayOn(0);             //display off
 8001300:	2000      	movs	r0, #0
 8001302:	f000 f9db 	bl	80016bc <Libs_Ssd1306_SetDisplayOn>

	Libs_Ssd1306_WriteCommand(0x20);          //Set Memory Addressing Mode
 8001306:	2020      	movs	r0, #32
 8001308:	f7ff ffc6 	bl	8001298 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800130c:	2000      	movs	r0, #0
 800130e:	f7ff ffc3 	bl	8001298 <Libs_Ssd1306_WriteCommand>
									 // 10b,Page Addressing Mode (RESET); 11b,Invalid

	Libs_Ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001312:	20b0      	movs	r0, #176	; 0xb0
 8001314:	f7ff ffc0 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xC8);          //Set COM Output Scan Direction
 8001318:	20c8      	movs	r0, #200	; 0xc8
 800131a:	f7ff ffbd 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0x00);          //---set low column address
 800131e:	2000      	movs	r0, #0
 8001320:	f7ff ffba 	bl	8001298 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0x10);          //---set high column address
 8001324:	2010      	movs	r0, #16
 8001326:	f7ff ffb7 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0x40);          //--set start line address - CHECK
 800132a:	2040      	movs	r0, #64	; 0x40
 800132c:	f7ff ffb4 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_SetContrast(0xFF);
 8001330:	20ff      	movs	r0, #255	; 0xff
 8001332:	f000 f9af 	bl	8001694 <Libs_Ssd1306_SetContrast>

	Libs_Ssd1306_WriteCommand(0xA1);     //--set segment re-map 0 to 127 - CHECK
 8001336:	20a1      	movs	r0, #161	; 0xa1
 8001338:	f7ff ffae 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xA6);          //--set normal color
 800133c:	20a6      	movs	r0, #166	; 0xa6
 800133e:	f7ff ffab 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xA8);     //--set multiplex ratio(1 to 64) - CHEC
 8001342:	20a8      	movs	r0, #168	; 0xa8
 8001344:	f7ff ffa8 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0x3F);
 8001348:	203f      	movs	r0, #63	; 0x3f
 800134a:	f7ff ffa5 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800134e:	20a4      	movs	r0, #164	; 0xa4
 8001350:	f7ff ffa2 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xD3);          //-set display offset - CHECK
 8001354:	20d3      	movs	r0, #211	; 0xd3
 8001356:	f7ff ff9f 	bl	8001298 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0x00);          //-not offset
 800135a:	2000      	movs	r0, #0
 800135c:	f7ff ff9c 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001360:	20d5      	movs	r0, #213	; 0xd5
 8001362:	f7ff ff99 	bl	8001298 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0xF0);          //--set divide ratio
 8001366:	20f0      	movs	r0, #240	; 0xf0
 8001368:	f7ff ff96 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xD9);          //--set pre-charge period
 800136c:	20d9      	movs	r0, #217	; 0xd9
 800136e:	f7ff ff93 	bl	8001298 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0x22);
 8001372:	2022      	movs	r0, #34	; 0x22
 8001374:	f7ff ff90 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001378:	20da      	movs	r0, #218	; 0xda
 800137a:	f7ff ff8d 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0x12);
 800137e:	2012      	movs	r0, #18
 8001380:	f7ff ff8a 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xDB);          //--set vcomh
 8001384:	20db      	movs	r0, #219	; 0xdb
 8001386:	f7ff ff87 	bl	8001298 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0x20);          //0x20,0.77xVcc
 800138a:	2020      	movs	r0, #32
 800138c:	f7ff ff84 	bl	8001298 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0x8D);          //--set DC-DC enable
 8001390:	208d      	movs	r0, #141	; 0x8d
 8001392:	f7ff ff81 	bl	8001298 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0x14);
 8001396:	2014      	movs	r0, #20
 8001398:	f7ff ff7e 	bl	8001298 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_SetDisplayOn(1);             //--turn on SSD1306 panel
 800139c:	2001      	movs	r0, #1
 800139e:	f000 f98d 	bl	80016bc <Libs_Ssd1306_SetDisplayOn>

	// Clear screen
	Libs_Ssd1306_Fill(SSD1306_BLACK);
 80013a2:	2000      	movs	r0, #0
 80013a4:	f000 f810 	bl	80013c8 <Libs_Ssd1306_Fill>

	// Flush buffer to screen
	Libs_Ssd1306_UpdateScreen();
 80013a8:	f000 f832 	bl	8001410 <Libs_Ssd1306_UpdateScreen>

	// Set default values for screen object
	SSD1306.CurrentX = 0;
 80013ac:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <Libs_Ssd1306_Init+0xc8>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80013b2:	4b04      	ldr	r3, [pc, #16]	; (80013c4 <Libs_Ssd1306_Init+0xc8>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	805a      	strh	r2, [r3, #2]

	SSD1306.Initialized = 1;
 80013b8:	4b02      	ldr	r3, [pc, #8]	; (80013c4 <Libs_Ssd1306_Init+0xc8>)
 80013ba:	2201      	movs	r2, #1
 80013bc:	711a      	strb	r2, [r3, #4]
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000608 	.word	0x20000608

080013c8 <Libs_Ssd1306_Fill>:

/* Fill the whole screen with the given color */
void Libs_Ssd1306_Fill(SSD1306_COLOR color) {
 80013c8:	b480      	push	{r7}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
	uint32_t i;

	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80013d2:	2300      	movs	r3, #0
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	e00d      	b.n	80013f4 <Libs_Ssd1306_Fill+0x2c>
		SSD1306_Buffer[i] = (color == SSD1306_BLACK) ? 0x00 : 0xFF;
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <Libs_Ssd1306_Fill+0x1a>
 80013de:	2100      	movs	r1, #0
 80013e0:	e000      	b.n	80013e4 <Libs_Ssd1306_Fill+0x1c>
 80013e2:	21ff      	movs	r1, #255	; 0xff
 80013e4:	4a09      	ldr	r2, [pc, #36]	; (800140c <Libs_Ssd1306_Fill+0x44>)
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	4413      	add	r3, r2
 80013ea:	460a      	mov	r2, r1
 80013ec:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	3301      	adds	r3, #1
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013fa:	d3ed      	bcc.n	80013d8 <Libs_Ssd1306_Fill+0x10>
	}
}
 80013fc:	bf00      	nop
 80013fe:	bf00      	nop
 8001400:	3714      	adds	r7, #20
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	20000208 	.word	0x20000208

08001410 <Libs_Ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void Libs_Ssd1306_UpdateScreen() {
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
	// depends on the screen height:
	//
	//  * 32px   ==  4 pages
	//  * 64px   ==  8 pages
	//  * 128px  ==  16 pages
	for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++) {
 8001416:	2300      	movs	r3, #0
 8001418:	71fb      	strb	r3, [r7, #7]
 800141a:	e016      	b.n	800144a <Libs_Ssd1306_UpdateScreen+0x3a>
		Libs_Ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	3b50      	subs	r3, #80	; 0x50
 8001420:	b2db      	uxtb	r3, r3
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff ff38 	bl	8001298 <Libs_Ssd1306_WriteCommand>
		Libs_Ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001428:	2000      	movs	r0, #0
 800142a:	f7ff ff35 	bl	8001298 <Libs_Ssd1306_WriteCommand>
		Libs_Ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800142e:	2010      	movs	r0, #16
 8001430:	f7ff ff32 	bl	8001298 <Libs_Ssd1306_WriteCommand>
		Libs_Ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH * i],
 8001434:	79fb      	ldrb	r3, [r7, #7]
 8001436:	01db      	lsls	r3, r3, #7
 8001438:	4a08      	ldr	r2, [pc, #32]	; (800145c <Libs_Ssd1306_UpdateScreen+0x4c>)
 800143a:	4413      	add	r3, r2
 800143c:	2180      	movs	r1, #128	; 0x80
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff ff42 	bl	80012c8 <Libs_Ssd1306_WriteData>
	for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++) {
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	3301      	adds	r3, #1
 8001448:	71fb      	strb	r3, [r7, #7]
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	2b07      	cmp	r3, #7
 800144e:	d9e5      	bls.n	800141c <Libs_Ssd1306_UpdateScreen+0xc>
				SSD1306_WIDTH);
	}
}
 8001450:	bf00      	nop
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000208 	.word	0x20000208

08001460 <Libs_Ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void Libs_Ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	71fb      	strb	r3, [r7, #7]
 800146a:	460b      	mov	r3, r1
 800146c:	71bb      	strb	r3, [r7, #6]
 800146e:	4613      	mov	r3, r2
 8001470:	717b      	strb	r3, [r7, #5]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001476:	2b00      	cmp	r3, #0
 8001478:	db3d      	blt.n	80014f6 <Libs_Ssd1306_DrawPixel+0x96>
 800147a:	79bb      	ldrb	r3, [r7, #6]
 800147c:	2b3f      	cmp	r3, #63	; 0x3f
 800147e:	d83a      	bhi.n	80014f6 <Libs_Ssd1306_DrawPixel+0x96>
		// Don't write outside the buffer
		return;
	}

	// Draw in the right color
	if (color == SSD1306_WHITE) {
 8001480:	797b      	ldrb	r3, [r7, #5]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d11a      	bne.n	80014bc <Libs_Ssd1306_DrawPixel+0x5c>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001486:	79fa      	ldrb	r2, [r7, #7]
 8001488:	79bb      	ldrb	r3, [r7, #6]
 800148a:	08db      	lsrs	r3, r3, #3
 800148c:	b2d8      	uxtb	r0, r3
 800148e:	4603      	mov	r3, r0
 8001490:	01db      	lsls	r3, r3, #7
 8001492:	4413      	add	r3, r2
 8001494:	4a1b      	ldr	r2, [pc, #108]	; (8001504 <Libs_Ssd1306_DrawPixel+0xa4>)
 8001496:	5cd3      	ldrb	r3, [r2, r3]
 8001498:	b25a      	sxtb	r2, r3
 800149a:	79bb      	ldrb	r3, [r7, #6]
 800149c:	f003 0307 	and.w	r3, r3, #7
 80014a0:	2101      	movs	r1, #1
 80014a2:	fa01 f303 	lsl.w	r3, r1, r3
 80014a6:	b25b      	sxtb	r3, r3
 80014a8:	4313      	orrs	r3, r2
 80014aa:	b259      	sxtb	r1, r3
 80014ac:	79fa      	ldrb	r2, [r7, #7]
 80014ae:	4603      	mov	r3, r0
 80014b0:	01db      	lsls	r3, r3, #7
 80014b2:	4413      	add	r3, r2
 80014b4:	b2c9      	uxtb	r1, r1
 80014b6:	4a13      	ldr	r2, [pc, #76]	; (8001504 <Libs_Ssd1306_DrawPixel+0xa4>)
 80014b8:	54d1      	strb	r1, [r2, r3]
 80014ba:	e01d      	b.n	80014f8 <Libs_Ssd1306_DrawPixel+0x98>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80014bc:	79fa      	ldrb	r2, [r7, #7]
 80014be:	79bb      	ldrb	r3, [r7, #6]
 80014c0:	08db      	lsrs	r3, r3, #3
 80014c2:	b2d8      	uxtb	r0, r3
 80014c4:	4603      	mov	r3, r0
 80014c6:	01db      	lsls	r3, r3, #7
 80014c8:	4413      	add	r3, r2
 80014ca:	4a0e      	ldr	r2, [pc, #56]	; (8001504 <Libs_Ssd1306_DrawPixel+0xa4>)
 80014cc:	5cd3      	ldrb	r3, [r2, r3]
 80014ce:	b25a      	sxtb	r2, r3
 80014d0:	79bb      	ldrb	r3, [r7, #6]
 80014d2:	f003 0307 	and.w	r3, r3, #7
 80014d6:	2101      	movs	r1, #1
 80014d8:	fa01 f303 	lsl.w	r3, r1, r3
 80014dc:	b25b      	sxtb	r3, r3
 80014de:	43db      	mvns	r3, r3
 80014e0:	b25b      	sxtb	r3, r3
 80014e2:	4013      	ands	r3, r2
 80014e4:	b259      	sxtb	r1, r3
 80014e6:	79fa      	ldrb	r2, [r7, #7]
 80014e8:	4603      	mov	r3, r0
 80014ea:	01db      	lsls	r3, r3, #7
 80014ec:	4413      	add	r3, r2
 80014ee:	b2c9      	uxtb	r1, r1
 80014f0:	4a04      	ldr	r2, [pc, #16]	; (8001504 <Libs_Ssd1306_DrawPixel+0xa4>)
 80014f2:	54d1      	strb	r1, [r2, r3]
 80014f4:	e000      	b.n	80014f8 <Libs_Ssd1306_DrawPixel+0x98>
		return;
 80014f6:	bf00      	nop
	}
}
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	20000208 	.word	0x20000208

08001508 <Libs_Ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char Libs_Ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001508:	b590      	push	{r4, r7, lr}
 800150a:	b089      	sub	sp, #36	; 0x24
 800150c:	af00      	add	r7, sp, #0
 800150e:	4604      	mov	r4, r0
 8001510:	1d38      	adds	r0, r7, #4
 8001512:	e880 0006 	stmia.w	r0, {r1, r2}
 8001516:	461a      	mov	r2, r3
 8001518:	4623      	mov	r3, r4
 800151a:	73fb      	strb	r3, [r7, #15]
 800151c:	4613      	mov	r3, r2
 800151e:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;

	// Check if character is valid
	if (ch < 32 || ch > 126)
 8001520:	7bfb      	ldrb	r3, [r7, #15]
 8001522:	2b1f      	cmp	r3, #31
 8001524:	d902      	bls.n	800152c <Libs_Ssd1306_WriteChar+0x24>
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	2b7e      	cmp	r3, #126	; 0x7e
 800152a:	d901      	bls.n	8001530 <Libs_Ssd1306_WriteChar+0x28>
		return 0;
 800152c:	2300      	movs	r3, #0
 800152e:	e06d      	b.n	800160c <Libs_Ssd1306_WriteChar+0x104>

	// Check remaining space on current line
	if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth)
 8001530:	4b38      	ldr	r3, [pc, #224]	; (8001614 <Libs_Ssd1306_WriteChar+0x10c>)
 8001532:	881b      	ldrh	r3, [r3, #0]
 8001534:	461a      	mov	r2, r3
 8001536:	793b      	ldrb	r3, [r7, #4]
 8001538:	4413      	add	r3, r2
 800153a:	2b80      	cmp	r3, #128	; 0x80
 800153c:	dc06      	bgt.n	800154c <Libs_Ssd1306_WriteChar+0x44>
			|| SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight)) {
 800153e:	4b35      	ldr	r3, [pc, #212]	; (8001614 <Libs_Ssd1306_WriteChar+0x10c>)
 8001540:	885b      	ldrh	r3, [r3, #2]
 8001542:	461a      	mov	r2, r3
 8001544:	797b      	ldrb	r3, [r7, #5]
 8001546:	4413      	add	r3, r2
 8001548:	2b40      	cmp	r3, #64	; 0x40
 800154a:	dd01      	ble.n	8001550 <Libs_Ssd1306_WriteChar+0x48>
		// Not enough space on current line
		return 0;
 800154c:	2300      	movs	r3, #0
 800154e:	e05d      	b.n	800160c <Libs_Ssd1306_WriteChar+0x104>
	}

	// Use the font to write
	for (i = 0; i < Font.FontHeight; i++) {
 8001550:	2300      	movs	r3, #0
 8001552:	61fb      	str	r3, [r7, #28]
 8001554:	e04c      	b.n	80015f0 <Libs_Ssd1306_WriteChar+0xe8>
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001556:	68ba      	ldr	r2, [r7, #8]
 8001558:	7bfb      	ldrb	r3, [r7, #15]
 800155a:	3b20      	subs	r3, #32
 800155c:	7979      	ldrb	r1, [r7, #5]
 800155e:	fb01 f303 	mul.w	r3, r1, r3
 8001562:	4619      	mov	r1, r3
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	440b      	add	r3, r1
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	4413      	add	r3, r2
 800156c:	881b      	ldrh	r3, [r3, #0]
 800156e:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++) {
 8001570:	2300      	movs	r3, #0
 8001572:	61bb      	str	r3, [r7, #24]
 8001574:	e034      	b.n	80015e0 <Libs_Ssd1306_WriteChar+0xd8>
			if ((b << j) & 0x8000) {
 8001576:	697a      	ldr	r2, [r7, #20]
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d012      	beq.n	80015ac <Libs_Ssd1306_WriteChar+0xa4>
				Libs_Ssd1306_DrawPixel(SSD1306.CurrentX + j,
 8001586:	4b23      	ldr	r3, [pc, #140]	; (8001614 <Libs_Ssd1306_WriteChar+0x10c>)
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	b2da      	uxtb	r2, r3
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	b2db      	uxtb	r3, r3
 8001590:	4413      	add	r3, r2
 8001592:	b2d8      	uxtb	r0, r3
						(SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001594:	4b1f      	ldr	r3, [pc, #124]	; (8001614 <Libs_Ssd1306_WriteChar+0x10c>)
 8001596:	885b      	ldrh	r3, [r3, #2]
				Libs_Ssd1306_DrawPixel(SSD1306.CurrentX + j,
 8001598:	b2da      	uxtb	r2, r3
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	b2db      	uxtb	r3, r3
 800159e:	4413      	add	r3, r2
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	7bba      	ldrb	r2, [r7, #14]
 80015a4:	4619      	mov	r1, r3
 80015a6:	f7ff ff5b 	bl	8001460 <Libs_Ssd1306_DrawPixel>
 80015aa:	e016      	b.n	80015da <Libs_Ssd1306_WriteChar+0xd2>
			} else {
				Libs_Ssd1306_DrawPixel(SSD1306.CurrentX + j,
 80015ac:	4b19      	ldr	r3, [pc, #100]	; (8001614 <Libs_Ssd1306_WriteChar+0x10c>)
 80015ae:	881b      	ldrh	r3, [r3, #0]
 80015b0:	b2da      	uxtb	r2, r3
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	4413      	add	r3, r2
 80015b8:	b2d8      	uxtb	r0, r3
						(SSD1306.CurrentY + i), (SSD1306_COLOR) !color);
 80015ba:	4b16      	ldr	r3, [pc, #88]	; (8001614 <Libs_Ssd1306_WriteChar+0x10c>)
 80015bc:	885b      	ldrh	r3, [r3, #2]
				Libs_Ssd1306_DrawPixel(SSD1306.CurrentX + j,
 80015be:	b2da      	uxtb	r2, r3
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	4413      	add	r3, r2
 80015c6:	b2d9      	uxtb	r1, r3
 80015c8:	7bbb      	ldrb	r3, [r7, #14]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	bf0c      	ite	eq
 80015ce:	2301      	moveq	r3, #1
 80015d0:	2300      	movne	r3, #0
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	461a      	mov	r2, r3
 80015d6:	f7ff ff43 	bl	8001460 <Libs_Ssd1306_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++) {
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	3301      	adds	r3, #1
 80015de:	61bb      	str	r3, [r7, #24]
 80015e0:	793b      	ldrb	r3, [r7, #4]
 80015e2:	461a      	mov	r2, r3
 80015e4:	69bb      	ldr	r3, [r7, #24]
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d3c5      	bcc.n	8001576 <Libs_Ssd1306_WriteChar+0x6e>
	for (i = 0; i < Font.FontHeight; i++) {
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	3301      	adds	r3, #1
 80015ee:	61fb      	str	r3, [r7, #28]
 80015f0:	797b      	ldrb	r3, [r7, #5]
 80015f2:	461a      	mov	r2, r3
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d3ad      	bcc.n	8001556 <Libs_Ssd1306_WriteChar+0x4e>
			}
		}
	}

	// The current space is now taken
	SSD1306.CurrentX += Font.FontWidth;
 80015fa:	4b06      	ldr	r3, [pc, #24]	; (8001614 <Libs_Ssd1306_WriteChar+0x10c>)
 80015fc:	881a      	ldrh	r2, [r3, #0]
 80015fe:	793b      	ldrb	r3, [r7, #4]
 8001600:	b29b      	uxth	r3, r3
 8001602:	4413      	add	r3, r2
 8001604:	b29a      	uxth	r2, r3
 8001606:	4b03      	ldr	r3, [pc, #12]	; (8001614 <Libs_Ssd1306_WriteChar+0x10c>)
 8001608:	801a      	strh	r2, [r3, #0]

	// Return written char for validation
	return ch;
 800160a:	7bfb      	ldrb	r3, [r7, #15]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3724      	adds	r7, #36	; 0x24
 8001610:	46bd      	mov	sp, r7
 8001612:	bd90      	pop	{r4, r7, pc}
 8001614:	20000608 	.word	0x20000608

08001618 <Libs_Ssd1306_WriteString>:

/* Write full string to screenbuffer */
char Libs_Ssd1306_WriteString(char *str, FontDef Font, SSD1306_COLOR color) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	1d38      	adds	r0, r7, #4
 8001622:	e880 0006 	stmia.w	r0, {r1, r2}
 8001626:	70fb      	strb	r3, [r7, #3]
	while (*str) {
 8001628:	e012      	b.n	8001650 <Libs_Ssd1306_WriteString+0x38>
		if (Libs_Ssd1306_WriteChar(*str, Font, color) != *str) {
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	7818      	ldrb	r0, [r3, #0]
 800162e:	78fb      	ldrb	r3, [r7, #3]
 8001630:	1d3a      	adds	r2, r7, #4
 8001632:	ca06      	ldmia	r2, {r1, r2}
 8001634:	f7ff ff68 	bl	8001508 <Libs_Ssd1306_WriteChar>
 8001638:	4603      	mov	r3, r0
 800163a:	461a      	mov	r2, r3
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	429a      	cmp	r2, r3
 8001642:	d002      	beq.n	800164a <Libs_Ssd1306_WriteString+0x32>
			// Char could not be written
			return *str;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	e008      	b.n	800165c <Libs_Ssd1306_WriteString+0x44>
		}
		str++;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	3301      	adds	r3, #1
 800164e:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1e8      	bne.n	800162a <Libs_Ssd1306_WriteString+0x12>
	}

	// Everything ok
	return *str;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	781b      	ldrb	r3, [r3, #0]
}
 800165c:	4618      	mov	r0, r3
 800165e:	3710      	adds	r7, #16
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}

08001664 <Libs_Ssd1306_SetCursor>:

/* Position the cursor */
void Libs_Ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	460a      	mov	r2, r1
 800166e:	71fb      	strb	r3, [r7, #7]
 8001670:	4613      	mov	r3, r2
 8001672:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	b29a      	uxth	r2, r3
 8001678:	4b05      	ldr	r3, [pc, #20]	; (8001690 <Libs_Ssd1306_SetCursor+0x2c>)
 800167a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 800167c:	79bb      	ldrb	r3, [r7, #6]
 800167e:	b29a      	uxth	r2, r3
 8001680:	4b03      	ldr	r3, [pc, #12]	; (8001690 <Libs_Ssd1306_SetCursor+0x2c>)
 8001682:	805a      	strh	r2, [r3, #2]
}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	20000608 	.word	0x20000608

08001694 <Libs_Ssd1306_SetContrast>:
		}
	}
	return;
}

void Libs_Ssd1306_SetContrast(const uint8_t value) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	71fb      	strb	r3, [r7, #7]
	const uint8_t kSetContrastControlRegister = 0x81;
 800169e:	2381      	movs	r3, #129	; 0x81
 80016a0:	73fb      	strb	r3, [r7, #15]
	Libs_Ssd1306_WriteCommand(kSetContrastControlRegister);
 80016a2:	7bfb      	ldrb	r3, [r7, #15]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff fdf7 	bl	8001298 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(value);
 80016aa:	79fb      	ldrb	r3, [r7, #7]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff fdf3 	bl	8001298 <Libs_Ssd1306_WriteCommand>
}
 80016b2:	bf00      	nop
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
	...

080016bc <Libs_Ssd1306_SetDisplayOn>:

void Libs_Ssd1306_SetDisplayOn(const uint8_t on) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
	uint8_t value;
	if (on) {
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d005      	beq.n	80016d8 <Libs_Ssd1306_SetDisplayOn+0x1c>
		value = 0xAF;   // Display on
 80016cc:	23af      	movs	r3, #175	; 0xaf
 80016ce:	73fb      	strb	r3, [r7, #15]
		SSD1306.DisplayOn = 1;
 80016d0:	4b08      	ldr	r3, [pc, #32]	; (80016f4 <Libs_Ssd1306_SetDisplayOn+0x38>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	715a      	strb	r2, [r3, #5]
 80016d6:	e004      	b.n	80016e2 <Libs_Ssd1306_SetDisplayOn+0x26>
	} else {
		value = 0xAE;   // Display off
 80016d8:	23ae      	movs	r3, #174	; 0xae
 80016da:	73fb      	strb	r3, [r7, #15]
		SSD1306.DisplayOn = 0;
 80016dc:	4b05      	ldr	r3, [pc, #20]	; (80016f4 <Libs_Ssd1306_SetDisplayOn+0x38>)
 80016de:	2200      	movs	r2, #0
 80016e0:	715a      	strb	r2, [r3, #5]
	}
	Libs_Ssd1306_WriteCommand(value);
 80016e2:	7bfb      	ldrb	r3, [r7, #15]
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7ff fdd7 	bl	8001298 <Libs_Ssd1306_WriteCommand>
}
 80016ea:	bf00      	nop
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000608 	.word	0x20000608

080016f8 <Mq135_GetCo2Ppm>:

// mq135 sensor
uint32_t adc_val = 0;
uint32_t co2_ppm;

static inline void Mq135_GetCo2Ppm(float tem, float hum) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001702:	edc7 0a00 	vstr	s1, [r7]
	getADC_value();
 8001706:	f000 f935 	bl	8001974 <getADC_value>
	co2_ppm = (uint32_t) MQ135_getCorrectCO2(tem, hum, adc_val);
 800170a:	4b0a      	ldr	r3, [pc, #40]	; (8001734 <Mq135_GetCo2Ppm+0x3c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4618      	mov	r0, r3
 8001710:	edd7 0a00 	vldr	s1, [r7]
 8001714:	ed97 0a01 	vldr	s0, [r7, #4]
 8001718:	f7ff fd8a 	bl	8001230 <MQ135_getCorrectCO2>
 800171c:	eef0 7a40 	vmov.f32	s15, s0
 8001720:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001724:	ee17 2a90 	vmov	r2, s15
 8001728:	4b03      	ldr	r3, [pc, #12]	; (8001738 <Mq135_GetCo2Ppm+0x40>)
 800172a:	601a      	str	r2, [r3, #0]
}
 800172c:	bf00      	nop
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000a90 	.word	0x20000a90
 8001738:	20000a94 	.word	0x20000a94

0800173c <Air_Monitor_Main>:

void Air_Monitor_Main() {
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &uart_chr, sizeof(uart_chr));
 8001740:	2201      	movs	r2, #1
 8001742:	491a      	ldr	r1, [pc, #104]	; (80017ac <Air_Monitor_Main+0x70>)
 8001744:	481a      	ldr	r0, [pc, #104]	; (80017b0 <Air_Monitor_Main+0x74>)
 8001746:	f003 fe42 	bl	80053ce <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start(&htim2);
 800174a:	481a      	ldr	r0, [pc, #104]	; (80017b4 <Air_Monitor_Main+0x78>)
 800174c:	f003 f968 	bl	8004a20 <HAL_TIM_Base_Start>
	init_dht22();
 8001750:	f000 f974 	bl	8001a3c <init_dht22>
	clear_uart_buf();
 8001754:	f000 fb00 	bl	8001d58 <clear_uart_buf>
	/* Print init ssd1306 screen */
	HAL_Delay(100);
 8001758:	2064      	movs	r0, #100	; 0x64
 800175a:	f001 f8e5 	bl	8002928 <HAL_Delay>
	Libs_Ssd1306_Init();
 800175e:	f7ff fdcd 	bl	80012fc <Libs_Ssd1306_Init>
	Libs_Ssd1306_Fill(SSD1306_WHITE);
 8001762:	2001      	movs	r0, #1
 8001764:	f7ff fe30 	bl	80013c8 <Libs_Ssd1306_Fill>
	Libs_Ssd1306_UpdateScreen();
 8001768:	f7ff fe52 	bl	8001410 <Libs_Ssd1306_UpdateScreen>
	HAL_Delay(1000);
 800176c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001770:	f001 f8da 	bl	8002928 <HAL_Delay>

	while (1) {
		Handle_Command();
 8001774:	f000 fa4a 	bl	8001c0c <Handle_Command>
		dht22_GetValue(&dht);
 8001778:	480f      	ldr	r0, [pc, #60]	; (80017b8 <Air_Monitor_Main+0x7c>)
 800177a:	f000 f96d 	bl	8001a58 <dht22_GetValue>
		Mq135_GetCo2Ppm(tem, hum);
 800177e:	4b0f      	ldr	r3, [pc, #60]	; (80017bc <Air_Monitor_Main+0x80>)
 8001780:	edd3 7a00 	vldr	s15, [r3]
 8001784:	4b0e      	ldr	r3, [pc, #56]	; (80017c0 <Air_Monitor_Main+0x84>)
 8001786:	ed93 7a00 	vldr	s14, [r3]
 800178a:	eef0 0a47 	vmov.f32	s1, s14
 800178e:	eeb0 0a67 	vmov.f32	s0, s15
 8001792:	f7ff ffb1 	bl	80016f8 <Mq135_GetCo2Ppm>
		misting_control();
 8001796:	f000 f89f 	bl	80018d8 <misting_control>
		Update_Screen();
 800179a:	f000 faf1 	bl	8001d80 <Update_Screen>
		HAL_Delay(1000);
 800179e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017a2:	f001 f8c1 	bl	8002928 <HAL_Delay>
		Response();
 80017a6:	f000 f83f 	bl	8001828 <Response>
		Handle_Command();
 80017aa:	e7e3      	b.n	8001774 <Air_Monitor_Main+0x38>
 80017ac:	20000a75 	.word	0x20000a75
 80017b0:	20000bc4 	.word	0x20000bc4
 80017b4:	20000b34 	.word	0x20000b34
 80017b8:	20000a78 	.word	0x20000a78
 80017bc:	20000a80 	.word	0x20000a80
 80017c0:	20000a84 	.word	0x20000a84

080017c4 <HAL_GPIO_EXTI_Callback>:
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	80fb      	strh	r3, [r7, #6]
	UNUSED(GPIO_Pin);
	if (GPIO_Pin == TOUTCH_SENSOR_PIN) {
 80017ce:	88fb      	ldrh	r3, [r7, #6]
 80017d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017d4:	d11b      	bne.n	800180e <HAL_GPIO_EXTI_Callback+0x4a>
		if (HAL_GetTick() - button_tick >= 300) {
 80017d6:	f001 f89b 	bl	8002910 <HAL_GetTick>
 80017da:	4603      	mov	r3, r0
 80017dc:	4a0e      	ldr	r2, [pc, #56]	; (8001818 <HAL_GPIO_EXTI_Callback+0x54>)
 80017de:	7812      	ldrb	r2, [r2, #0]
 80017e0:	1a9b      	subs	r3, r3, r2
 80017e2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80017e6:	d312      	bcc.n	800180e <HAL_GPIO_EXTI_Callback+0x4a>
			device_done = 1;
 80017e8:	4b0c      	ldr	r3, [pc, #48]	; (800181c <HAL_GPIO_EXTI_Callback+0x58>)
 80017ea:	2201      	movs	r2, #1
 80017ec:	701a      	strb	r2, [r3, #0]
			device_mode = DEVICE_MODE_MANUAL;
 80017ee:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <HAL_GPIO_EXTI_Callback+0x5c>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	701a      	strb	r2, [r3, #0]
			device_state ^= 1;
 80017f4:	4b0b      	ldr	r3, [pc, #44]	; (8001824 <HAL_GPIO_EXTI_Callback+0x60>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	f083 0301 	eor.w	r3, r3, #1
 80017fc:	b2da      	uxtb	r2, r3
 80017fe:	4b09      	ldr	r3, [pc, #36]	; (8001824 <HAL_GPIO_EXTI_Callback+0x60>)
 8001800:	701a      	strb	r2, [r3, #0]
			button_tick = HAL_GetTick();
 8001802:	f001 f885 	bl	8002910 <HAL_GetTick>
 8001806:	4603      	mov	r3, r0
 8001808:	b2da      	uxtb	r2, r3
 800180a:	4b03      	ldr	r3, [pc, #12]	; (8001818 <HAL_GPIO_EXTI_Callback+0x54>)
 800180c:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000a8f 	.word	0x20000a8f
 800181c:	20000a8e 	.word	0x20000a8e
 8001820:	20000a8d 	.word	0x20000a8d
 8001824:	20000a8c 	.word	0x20000a8c

08001828 <Response>:

void Response() {
 8001828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800182a:	b089      	sub	sp, #36	; 0x24
 800182c:	af06      	add	r7, sp, #24
	dht22_GetValue(&dht);
 800182e:	4820      	ldr	r0, [pc, #128]	; (80018b0 <Response+0x88>)
 8001830:	f000 f912 	bl	8001a58 <dht22_GetValue>
//	getADC_value();
	if (tem != -1) {
 8001834:	4b1f      	ldr	r3, [pc, #124]	; (80018b4 <Response+0x8c>)
 8001836:	edd3 7a00 	vldr	s15, [r3]
 800183a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800183e:	eef4 7a47 	vcmp.f32	s15, s14
 8001842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001846:	d02e      	beq.n	80018a6 <Response+0x7e>
		sprintf((char*) tx,
 8001848:	4b1a      	ldr	r3, [pc, #104]	; (80018b4 <Response+0x8c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4618      	mov	r0, r3
 800184e:	f7fe fe83 	bl	8000558 <__aeabi_f2d>
 8001852:	4604      	mov	r4, r0
 8001854:	460d      	mov	r5, r1
 8001856:	4b18      	ldr	r3, [pc, #96]	; (80018b8 <Response+0x90>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4618      	mov	r0, r3
 800185c:	f7fe fe7c 	bl	8000558 <__aeabi_f2d>
 8001860:	4602      	mov	r2, r0
 8001862:	460b      	mov	r3, r1
 8001864:	4915      	ldr	r1, [pc, #84]	; (80018bc <Response+0x94>)
 8001866:	6809      	ldr	r1, [r1, #0]
 8001868:	4815      	ldr	r0, [pc, #84]	; (80018c0 <Response+0x98>)
 800186a:	7800      	ldrb	r0, [r0, #0]
 800186c:	4606      	mov	r6, r0
 800186e:	4815      	ldr	r0, [pc, #84]	; (80018c4 <Response+0x9c>)
 8001870:	7800      	ldrb	r0, [r0, #0]
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	4814      	ldr	r0, [pc, #80]	; (80018c8 <Response+0xa0>)
 8001876:	7800      	ldrb	r0, [r0, #0]
 8001878:	9005      	str	r0, [sp, #20]
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	9004      	str	r0, [sp, #16]
 800187e:	9603      	str	r6, [sp, #12]
 8001880:	9102      	str	r1, [sp, #8]
 8001882:	e9cd 2300 	strd	r2, r3, [sp]
 8001886:	4622      	mov	r2, r4
 8001888:	462b      	mov	r3, r5
 800188a:	4910      	ldr	r1, [pc, #64]	; (80018cc <Response+0xa4>)
 800188c:	4810      	ldr	r0, [pc, #64]	; (80018d0 <Response+0xa8>)
 800188e:	f005 f9e5 	bl	8006c5c <siprintf>
				"tem:%.1f hum:%.1f mq2:%lu mod:%u state:%u ht:%02u\n", tem,
				hum,
				co2_ppm, device_mode, device_state, device_threshold);
		HAL_UART_Transmit(&huart2, tx, strlen((char*) tx), 200);
 8001892:	480f      	ldr	r0, [pc, #60]	; (80018d0 <Response+0xa8>)
 8001894:	f7fe fca4 	bl	80001e0 <strlen>
 8001898:	4603      	mov	r3, r0
 800189a:	b29a      	uxth	r2, r3
 800189c:	23c8      	movs	r3, #200	; 0xc8
 800189e:	490c      	ldr	r1, [pc, #48]	; (80018d0 <Response+0xa8>)
 80018a0:	480c      	ldr	r0, [pc, #48]	; (80018d4 <Response+0xac>)
 80018a2:	f003 fd02 	bl	80052aa <HAL_UART_Transmit>

	}
}
 80018a6:	bf00      	nop
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000a78 	.word	0x20000a78
 80018b4:	20000a80 	.word	0x20000a80
 80018b8:	20000a84 	.word	0x20000a84
 80018bc:	20000a94 	.word	0x20000a94
 80018c0:	20000a8d 	.word	0x20000a8d
 80018c4:	20000a8c 	.word	0x20000a8c
 80018c8:	2000000c 	.word	0x2000000c
 80018cc:	0800a0c8 	.word	0x0800a0c8
 80018d0:	20000674 	.word	0x20000674
 80018d4:	20000bc4 	.word	0x20000bc4

080018d8 <misting_control>:

void misting_control(void) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
	if ((int) hum != DHT_ERROR_VAL && device_mode == DEVICE_MODE_AUTO) {
 80018dc:	4b1f      	ldr	r3, [pc, #124]	; (800195c <misting_control+0x84>)
 80018de:	edd3 7a00 	vldr	s15, [r3]
 80018e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018e6:	ee17 3a90 	vmov	r3, s15
 80018ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ee:	d022      	beq.n	8001936 <misting_control+0x5e>
 80018f0:	4b1b      	ldr	r3, [pc, #108]	; (8001960 <misting_control+0x88>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d11e      	bne.n	8001936 <misting_control+0x5e>
		if ((int) hum <= device_threshold) {
 80018f8:	4b18      	ldr	r3, [pc, #96]	; (800195c <misting_control+0x84>)
 80018fa:	edd3 7a00 	vldr	s15, [r3]
 80018fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001902:	ee17 2a90 	vmov	r2, s15
 8001906:	4b17      	ldr	r3, [pc, #92]	; (8001964 <misting_control+0x8c>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	429a      	cmp	r2, r3
 800190c:	dc09      	bgt.n	8001922 <misting_control+0x4a>
			HAL_GPIO_WritePin(RELAY_PORT, RELAY_PIN, DEVICE_STATE_ON);
 800190e:	2201      	movs	r2, #1
 8001910:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001914:	4814      	ldr	r0, [pc, #80]	; (8001968 <misting_control+0x90>)
 8001916:	f001 ff4d 	bl	80037b4 <HAL_GPIO_WritePin>
			device_state = DEVICE_STATE_ON;
 800191a:	4b14      	ldr	r3, [pc, #80]	; (800196c <misting_control+0x94>)
 800191c:	2201      	movs	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]
		if ((int) hum <= device_threshold) {
 8001920:	e01a      	b.n	8001958 <misting_control+0x80>
		} else {
			HAL_GPIO_WritePin(RELAY_PORT, RELAY_PIN, DEVICE_STATE_OFF);
 8001922:	2200      	movs	r2, #0
 8001924:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001928:	480f      	ldr	r0, [pc, #60]	; (8001968 <misting_control+0x90>)
 800192a:	f001 ff43 	bl	80037b4 <HAL_GPIO_WritePin>
			device_state = DEVICE_STATE_OFF;
 800192e:	4b0f      	ldr	r3, [pc, #60]	; (800196c <misting_control+0x94>)
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
		if ((int) hum <= device_threshold) {
 8001934:	e010      	b.n	8001958 <misting_control+0x80>
		}
	} else if (device_done && device_mode == DEVICE_MODE_MANUAL) {
 8001936:	4b0e      	ldr	r3, [pc, #56]	; (8001970 <misting_control+0x98>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00c      	beq.n	8001958 <misting_control+0x80>
 800193e:	4b08      	ldr	r3, [pc, #32]	; (8001960 <misting_control+0x88>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d108      	bne.n	8001958 <misting_control+0x80>
		HAL_GPIO_WritePin(RELAY_PORT, RELAY_PIN, device_state);
 8001946:	4b09      	ldr	r3, [pc, #36]	; (800196c <misting_control+0x94>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	461a      	mov	r2, r3
 800194c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001950:	4805      	ldr	r0, [pc, #20]	; (8001968 <misting_control+0x90>)
 8001952:	f001 ff2f 	bl	80037b4 <HAL_GPIO_WritePin>
	}
}
 8001956:	e7ff      	b.n	8001958 <misting_control+0x80>
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000a84 	.word	0x20000a84
 8001960:	20000a8d 	.word	0x20000a8d
 8001964:	2000000c 	.word	0x2000000c
 8001968:	40020800 	.word	0x40020800
 800196c:	20000a8c 	.word	0x20000a8c
 8001970:	20000a8e 	.word	0x20000a8e

08001974 <getADC_value>:

void getADC_value() {
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8001978:	4809      	ldr	r0, [pc, #36]	; (80019a0 <getADC_value+0x2c>)
 800197a:	f001 f83d 	bl	80029f8 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 800197e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001982:	4807      	ldr	r0, [pc, #28]	; (80019a0 <getADC_value+0x2c>)
 8001984:	f001 f91f 	bl	8002bc6 <HAL_ADC_PollForConversion>
	adc_val = HAL_ADC_GetValue(&hadc1);
 8001988:	4805      	ldr	r0, [pc, #20]	; (80019a0 <getADC_value+0x2c>)
 800198a:	f001 f9a7 	bl	8002cdc <HAL_ADC_GetValue>
 800198e:	4603      	mov	r3, r0
 8001990:	4a04      	ldr	r2, [pc, #16]	; (80019a4 <getADC_value+0x30>)
 8001992:	6013      	str	r3, [r2, #0]
	HAL_ADC_Stop(&hadc1);
 8001994:	4802      	ldr	r0, [pc, #8]	; (80019a0 <getADC_value+0x2c>)
 8001996:	f001 f8e3 	bl	8002b60 <HAL_ADC_Stop>
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000a98 	.word	0x20000a98
 80019a4:	20000a90 	.word	0x20000a90

080019a8 <gpio_set_mode>:

void gpio_set_mode(uint8_t mode) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b088      	sub	sp, #32
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	4603      	mov	r3, r0
 80019b0:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80019b2:	f107 030c 	add.w	r3, r7, #12
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	605a      	str	r2, [r3, #4]
 80019bc:	609a      	str	r2, [r3, #8]
 80019be:	60da      	str	r2, [r3, #12]
 80019c0:	611a      	str	r2, [r3, #16]
	if (mode) {						// output
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d00e      	beq.n	80019e6 <gpio_set_mode+0x3e>
		GPIO_InitStruct.Pin = DHT22_PIN;
 80019c8:	2304      	movs	r3, #4
 80019ca:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019cc:	2301      	movs	r3, #1
 80019ce:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019d4:	2302      	movs	r3, #2
 80019d6:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStruct);
 80019d8:	f107 030c 	add.w	r3, r7, #12
 80019dc:	4619      	mov	r1, r3
 80019de:	480a      	ldr	r0, [pc, #40]	; (8001a08 <gpio_set_mode+0x60>)
 80019e0:	f001 fd4c 	bl	800347c <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = DHT22_PIN;
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStruct);
	}
}
 80019e4:	e00b      	b.n	80019fe <gpio_set_mode+0x56>
		GPIO_InitStruct.Pin = DHT22_PIN;
 80019e6:	2304      	movs	r3, #4
 80019e8:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ea:	2300      	movs	r3, #0
 80019ec:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStruct);
 80019f2:	f107 030c 	add.w	r3, r7, #12
 80019f6:	4619      	mov	r1, r3
 80019f8:	4803      	ldr	r0, [pc, #12]	; (8001a08 <gpio_set_mode+0x60>)
 80019fa:	f001 fd3f 	bl	800347c <HAL_GPIO_Init>
}
 80019fe:	bf00      	nop
 8001a00:	3720      	adds	r7, #32
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40020400 	.word	0x40020400

08001a0c <delay_us>:

void delay_us(uint32_t us) {
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCounter(&htim2, 0);
 8001a14:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <delay_us+0x2c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GetCounter(&htim2) < us)
 8001a1c:	bf00      	nop
 8001a1e:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <delay_us+0x2c>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d8f9      	bhi.n	8001a1e <delay_us+0x12>
		;
}
 8001a2a:	bf00      	nop
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr
 8001a38:	20000b34 	.word	0x20000b34

08001a3c <init_dht22>:

void init_dht22() {
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
	gpio_set_mode(OUTPUT);
 8001a40:	2001      	movs	r0, #1
 8001a42:	f7ff ffb1 	bl	80019a8 <gpio_set_mode>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 1);
 8001a46:	2201      	movs	r2, #1
 8001a48:	2104      	movs	r1, #4
 8001a4a:	4802      	ldr	r0, [pc, #8]	; (8001a54 <init_dht22+0x18>)
 8001a4c:	f001 feb2 	bl	80037b4 <HAL_GPIO_WritePin>
}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	40020400 	.word	0x40020400

08001a58 <dht22_GetValue>:

void dht22_GetValue(dht22 *dht) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b088      	sub	sp, #32
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
	uint8_t bytes[5];

	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 0);
 8001a60:	2200      	movs	r2, #0
 8001a62:	2104      	movs	r1, #4
 8001a64:	4865      	ldr	r0, [pc, #404]	; (8001bfc <dht22_GetValue+0x1a4>)
 8001a66:	f001 fea5 	bl	80037b4 <HAL_GPIO_WritePin>
	delay_us(1000);
 8001a6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a6e:	f7ff ffcd 	bl	8001a0c <delay_us>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 1);
 8001a72:	2201      	movs	r2, #1
 8001a74:	2104      	movs	r1, #4
 8001a76:	4861      	ldr	r0, [pc, #388]	; (8001bfc <dht22_GetValue+0x1a4>)
 8001a78:	f001 fe9c 	bl	80037b4 <HAL_GPIO_WritePin>
	delay_us(20);
 8001a7c:	2014      	movs	r0, #20
 8001a7e:	f7ff ffc5 	bl	8001a0c <delay_us>

	gpio_set_mode(INPUT);
 8001a82:	2000      	movs	r0, #0
 8001a84:	f7ff ff90 	bl	80019a8 <gpio_set_mode>

	delay_us(120);
 8001a88:	2078      	movs	r0, #120	; 0x78
 8001a8a:	f7ff ffbf 	bl	8001a0c <delay_us>

	for (int j = 0; j < 5; j++) {
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61fb      	str	r3, [r7, #28]
 8001a92:	e058      	b.n	8001b46 <dht22_GetValue+0xee>
		uint8_t result = 0;
 8001a94:	2300      	movs	r3, #0
 8001a96:	76fb      	strb	r3, [r7, #27]
		for (int i = 0; i < 8; i++) { //for each bit in each byte (8 total)
 8001a98:	2300      	movs	r3, #0
 8001a9a:	617b      	str	r3, [r7, #20]
 8001a9c:	e047      	b.n	8001b2e <dht22_GetValue+0xd6>
			time_out = HAL_GetTick();				// wait input become high
 8001a9e:	f000 ff37 	bl	8002910 <HAL_GetTick>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	4a56      	ldr	r2, [pc, #344]	; (8001c00 <dht22_GetValue+0x1a8>)
 8001aa6:	6013      	str	r3, [r2, #0]
			while (!HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) {
 8001aa8:	e00a      	b.n	8001ac0 <dht22_GetValue+0x68>
				if (HAL_GetTick() - time_out >= DHT_TIMEOUT) {
 8001aaa:	f000 ff31 	bl	8002910 <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	4b53      	ldr	r3, [pc, #332]	; (8001c00 <dht22_GetValue+0x1a8>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d902      	bls.n	8001ac0 <dht22_GetValue+0x68>
					// 	sprintf((char*) tx, "Err3");
					// 	HAL_UART_Transmit(&huart2, tx, strlen((char*) tx), 200);
					// }
//					tem = -1;
//					hum = -1;
					init_dht22();
 8001aba:	f7ff ffbf 	bl	8001a3c <init_dht22>
					return;
 8001abe:	e09a      	b.n	8001bf6 <dht22_GetValue+0x19e>
			while (!HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) {
 8001ac0:	2104      	movs	r1, #4
 8001ac2:	484e      	ldr	r0, [pc, #312]	; (8001bfc <dht22_GetValue+0x1a4>)
 8001ac4:	f001 fe5e 	bl	8003784 <HAL_GPIO_ReadPin>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d0ed      	beq.n	8001aaa <dht22_GetValue+0x52>
				}
			}
			delay_us(30);
 8001ace:	201e      	movs	r0, #30
 8001ad0:	f7ff ff9c 	bl	8001a0c <delay_us>
			if (HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))// if input still high after 30us -> bit 1
 8001ad4:	2104      	movs	r1, #4
 8001ad6:	4849      	ldr	r0, [pc, #292]	; (8001bfc <dht22_GetValue+0x1a4>)
 8001ad8:	f001 fe54 	bl	8003784 <HAL_GPIO_ReadPin>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d007      	beq.n	8001af2 <dht22_GetValue+0x9a>
				//result |= (1 << (7-i));
				result = (result << 1) | 0x01;
 8001ae2:	7efb      	ldrb	r3, [r7, #27]
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	b25b      	sxtb	r3, r3
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	b25b      	sxtb	r3, r3
 8001aee:	76fb      	strb	r3, [r7, #27]
 8001af0:	e002      	b.n	8001af8 <dht22_GetValue+0xa0>
			else
				// else bit 0
				result = result << 1;
 8001af2:	7efb      	ldrb	r3, [r7, #27]
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	76fb      	strb	r3, [r7, #27]
			time_out = HAL_GetTick();
 8001af8:	f000 ff0a 	bl	8002910 <HAL_GetTick>
 8001afc:	4603      	mov	r3, r0
 8001afe:	4a40      	ldr	r2, [pc, #256]	; (8001c00 <dht22_GetValue+0x1a8>)
 8001b00:	6013      	str	r3, [r2, #0]
			while (HAL_GPIO_ReadPin(GPIOB, DHT22_PIN))// wait dht22 transmit bit 1 complete
 8001b02:	e00a      	b.n	8001b1a <dht22_GetValue+0xc2>
			{
				if (HAL_GetTick() - time_out >= DHT_TIMEOUT) {
 8001b04:	f000 ff04 	bl	8002910 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	4b3d      	ldr	r3, [pc, #244]	; (8001c00 <dht22_GetValue+0x1a8>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d902      	bls.n	8001b1a <dht22_GetValue+0xc2>
					// 	sprintf((char*) tx, "Err3");
					// 	HAL_UART_Transmit(&huart2, tx, strlen((char*) tx), 200);
					// }
//					tem = -1;
//					hum = -1;
					init_dht22();
 8001b14:	f7ff ff92 	bl	8001a3c <init_dht22>
					return;
 8001b18:	e06d      	b.n	8001bf6 <dht22_GetValue+0x19e>
			while (HAL_GPIO_ReadPin(GPIOB, DHT22_PIN))// wait dht22 transmit bit 1 complete
 8001b1a:	2104      	movs	r1, #4
 8001b1c:	4837      	ldr	r0, [pc, #220]	; (8001bfc <dht22_GetValue+0x1a4>)
 8001b1e:	f001 fe31 	bl	8003784 <HAL_GPIO_ReadPin>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d1ed      	bne.n	8001b04 <dht22_GetValue+0xac>
		for (int i = 0; i < 8; i++) { //for each bit in each byte (8 total)
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	617b      	str	r3, [r7, #20]
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	2b07      	cmp	r3, #7
 8001b32:	ddb4      	ble.n	8001a9e <dht22_GetValue+0x46>
				}
			}
		}
		bytes[j] = result;
 8001b34:	f107 0208 	add.w	r2, r7, #8
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	7efa      	ldrb	r2, [r7, #27]
 8001b3e:	701a      	strb	r2, [r3, #0]
	for (int j = 0; j < 5; j++) {
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	3301      	adds	r3, #1
 8001b44:	61fb      	str	r3, [r7, #28]
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	2b04      	cmp	r3, #4
 8001b4a:	dda3      	ble.n	8001a94 <dht22_GetValue+0x3c>
	}

	init_dht22();
 8001b4c:	f7ff ff76 	bl	8001a3c <init_dht22>

	dht->hum = bytes[0];
 8001b50:	7a3a      	ldrb	r2, [r7, #8]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	701a      	strb	r2, [r3, #0]
	dht->hum0 = bytes[1];
 8001b56:	7a7a      	ldrb	r2, [r7, #9]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	705a      	strb	r2, [r3, #1]
	dht->tem = bytes[2];
 8001b5c:	7aba      	ldrb	r2, [r7, #10]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	709a      	strb	r2, [r3, #2]
	dht->tem0 = bytes[3];
 8001b62:	7afa      	ldrb	r2, [r7, #11]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	70da      	strb	r2, [r3, #3]
	dht->check_sum = bytes[4];
 8001b68:	7b3a      	ldrb	r2, [r7, #12]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	711a      	strb	r2, [r3, #4]

	uint16_t check = (uint16_t) bytes[0] + (uint16_t) bytes[1]
 8001b6e:	7a3b      	ldrb	r3, [r7, #8]
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	7a7b      	ldrb	r3, [r7, #9]
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	4413      	add	r3, r2
 8001b78:	b29a      	uxth	r2, r3
			+ (uint16_t) bytes[2] + (uint16_t) bytes[3];
 8001b7a:	7abb      	ldrb	r3, [r7, #10]
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	4413      	add	r3, r2
 8001b80:	b29a      	uxth	r2, r3
 8001b82:	7afb      	ldrb	r3, [r7, #11]
 8001b84:	b29b      	uxth	r3, r3
	uint16_t check = (uint16_t) bytes[0] + (uint16_t) bytes[1]
 8001b86:	4413      	add	r3, r2
 8001b88:	827b      	strh	r3, [r7, #18]
	if ((check % 256) != bytes[4]) {
 8001b8a:	8a7b      	ldrh	r3, [r7, #18]
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	7b3b      	ldrb	r3, [r7, #12]
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d002      	beq.n	8001b9e <dht22_GetValue+0x146>
		// 	sprintf((char*) tx, "Err4");
		// 	HAL_UART_Transmit(&huart2, tx, strlen((char*) tx), 200);
		// }
//		tem = -1;
//		hum = -1;
		init_dht22();
 8001b98:	f7ff ff50 	bl	8001a3c <init_dht22>
		return;							// incorrect checksum
 8001b9c:	e02b      	b.n	8001bf6 <dht22_GetValue+0x19e>
	}

	uint16_t t = ((uint16_t) dht->tem << 8) | ((uint16_t) dht->tem0);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	789b      	ldrb	r3, [r3, #2]
 8001ba2:	021b      	lsls	r3, r3, #8
 8001ba4:	b21a      	sxth	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	78db      	ldrb	r3, [r3, #3]
 8001baa:	b21b      	sxth	r3, r3
 8001bac:	4313      	orrs	r3, r2
 8001bae:	b21b      	sxth	r3, r3
 8001bb0:	823b      	strh	r3, [r7, #16]
	uint16_t h = ((uint16_t) dht->hum << 8) | ((uint16_t) dht->hum0);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	021b      	lsls	r3, r3, #8
 8001bb8:	b21a      	sxth	r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	785b      	ldrb	r3, [r3, #1]
 8001bbe:	b21b      	sxth	r3, r3
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	b21b      	sxth	r3, r3
 8001bc4:	81fb      	strh	r3, [r7, #14]

	tem = (float) t / 10;
 8001bc6:	8a3b      	ldrh	r3, [r7, #16]
 8001bc8:	ee07 3a90 	vmov	s15, r3
 8001bcc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001bd0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001bd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bd8:	4b0a      	ldr	r3, [pc, #40]	; (8001c04 <dht22_GetValue+0x1ac>)
 8001bda:	edc3 7a00 	vstr	s15, [r3]
	hum = (float) h / 10;
 8001bde:	89fb      	ldrh	r3, [r7, #14]
 8001be0:	ee07 3a90 	vmov	s15, r3
 8001be4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001be8:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001bec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bf0:	4b05      	ldr	r3, [pc, #20]	; (8001c08 <dht22_GetValue+0x1b0>)
 8001bf2:	edc3 7a00 	vstr	s15, [r3]
}
 8001bf6:	3720      	adds	r7, #32
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40020400 	.word	0x40020400
 8001c00:	20000a88 	.word	0x20000a88
 8001c04:	20000a80 	.word	0x20000a80
 8001c08:	20000a84 	.word	0x20000a84

08001c0c <Handle_Command>:

void Handle_Command() {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
	if (HAL_GetTick() - uart_last_rcv >= (uint32_t) 20
 8001c12:	f000 fe7d 	bl	8002910 <HAL_GetTick>
 8001c16:	4603      	mov	r3, r0
 8001c18:	4a29      	ldr	r2, [pc, #164]	; (8001cc0 <Handle_Command+0xb4>)
 8001c1a:	7812      	ldrb	r2, [r2, #0]
 8001c1c:	1a9b      	subs	r3, r3, r2
 8001c1e:	2b13      	cmp	r3, #19
 8001c20:	d946      	bls.n	8001cb0 <Handle_Command+0xa4>
			&& strlen((char*) uart_buf) >= 3) {
 8001c22:	4828      	ldr	r0, [pc, #160]	; (8001cc4 <Handle_Command+0xb8>)
 8001c24:	f7fe fadc 	bl	80001e0 <strlen>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d940      	bls.n	8001cb0 <Handle_Command+0xa4>
		if (strlen((char*) uart_buf) == 6
 8001c2e:	4825      	ldr	r0, [pc, #148]	; (8001cc4 <Handle_Command+0xb8>)
 8001c30:	f7fe fad6 	bl	80001e0 <strlen>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b06      	cmp	r3, #6
 8001c38:	d137      	bne.n	8001caa <Handle_Command+0x9e>
				&& strncmp((char*) uart_buf, "c:", 2) == 0) {
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	4922      	ldr	r1, [pc, #136]	; (8001cc8 <Handle_Command+0xbc>)
 8001c3e:	4821      	ldr	r0, [pc, #132]	; (8001cc4 <Handle_Command+0xb8>)
 8001c40:	f005 f82c 	bl	8006c9c <strncmp>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d12f      	bne.n	8001caa <Handle_Command+0x9e>
			int temp = atoi((char*) uart_buf + 2);
 8001c4a:	4b20      	ldr	r3, [pc, #128]	; (8001ccc <Handle_Command+0xc0>)
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f004 fb57 	bl	8006300 <atoi>
 8001c52:	6078      	str	r0, [r7, #4]
			device_mode = temp / 1000;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a1e      	ldr	r2, [pc, #120]	; (8001cd0 <Handle_Command+0xc4>)
 8001c58:	fb82 1203 	smull	r1, r2, r2, r3
 8001c5c:	1192      	asrs	r2, r2, #6
 8001c5e:	17db      	asrs	r3, r3, #31
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	4b1b      	ldr	r3, [pc, #108]	; (8001cd4 <Handle_Command+0xc8>)
 8001c66:	701a      	strb	r2, [r3, #0]
			device_state = atoi((char*) uart_buf + 3) / 100;
 8001c68:	4b1b      	ldr	r3, [pc, #108]	; (8001cd8 <Handle_Command+0xcc>)
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f004 fb48 	bl	8006300 <atoi>
 8001c70:	4603      	mov	r3, r0
 8001c72:	4a1a      	ldr	r2, [pc, #104]	; (8001cdc <Handle_Command+0xd0>)
 8001c74:	fb82 1203 	smull	r1, r2, r2, r3
 8001c78:	1152      	asrs	r2, r2, #5
 8001c7a:	17db      	asrs	r3, r3, #31
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	b2da      	uxtb	r2, r3
 8001c80:	4b17      	ldr	r3, [pc, #92]	; (8001ce0 <Handle_Command+0xd4>)
 8001c82:	701a      	strb	r2, [r3, #0]
			device_threshold = atoi((char*) uart_buf + 4);
 8001c84:	4b17      	ldr	r3, [pc, #92]	; (8001ce4 <Handle_Command+0xd8>)
 8001c86:	4618      	mov	r0, r3
 8001c88:	f004 fb3a 	bl	8006300 <atoi>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	b2da      	uxtb	r2, r3
 8001c90:	4b15      	ldr	r3, [pc, #84]	; (8001ce8 <Handle_Command+0xdc>)
 8001c92:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 8001c94:	f000 f860 	bl	8001d58 <clear_uart_buf>
			Response();
 8001c98:	f7ff fdc6 	bl	8001828 <Response>
			device_done = 1;
 8001c9c:	4b13      	ldr	r3, [pc, #76]	; (8001cec <Handle_Command+0xe0>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 8001ca2:	f000 f859 	bl	8001d58 <clear_uart_buf>
				&& strncmp((char*) uart_buf, "c:", 2) == 0) {
 8001ca6:	bf00      	nop
		if (strlen((char*) uart_buf) == 6
 8001ca8:	e005      	b.n	8001cb6 <Handle_Command+0xaa>
//			sprintf((char*) tx, "%d %d\n", device_mode, device_state);
//			HAL_UART_Transmit(&huart2, tx, strlen((char*) tx), 200);
		}
		else {
			clear_uart_buf();
 8001caa:	f000 f855 	bl	8001d58 <clear_uart_buf>
		if (strlen((char*) uart_buf) == 6
 8001cae:	e002      	b.n	8001cb6 <Handle_Command+0xaa>
		}
	} else {
		clear_uart_buf();
 8001cb0:	f000 f852 	bl	8001d58 <clear_uart_buf>
//			sprintf((char*) tx, "Invalid Command!\n");
//			HAL_UART_Transmit(&huart2, tx, strlen((char*) tx), 200);
	}
}
 8001cb4:	bf00      	nop
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000a76 	.word	0x20000a76
 8001cc4:	20000610 	.word	0x20000610
 8001cc8:	0800a0fc 	.word	0x0800a0fc
 8001ccc:	20000612 	.word	0x20000612
 8001cd0:	10624dd3 	.word	0x10624dd3
 8001cd4:	20000a8d 	.word	0x20000a8d
 8001cd8:	20000613 	.word	0x20000613
 8001cdc:	51eb851f 	.word	0x51eb851f
 8001ce0:	20000a8c 	.word	0x20000a8c
 8001ce4:	20000614 	.word	0x20000614
 8001ce8:	2000000c 	.word	0x2000000c
 8001cec:	20000a8e 	.word	0x20000a8e

08001cf0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart2.Instance) {
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	4b11      	ldr	r3, [pc, #68]	; (8001d44 <HAL_UART_RxCpltCallback+0x54>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d11b      	bne.n	8001d3c <HAL_UART_RxCpltCallback+0x4c>
		if (uart_buf_cnt < sizeof(uart_buf)) {
 8001d04:	4b10      	ldr	r3, [pc, #64]	; (8001d48 <HAL_UART_RxCpltCallback+0x58>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b63      	cmp	r3, #99	; 0x63
 8001d0a:	d806      	bhi.n	8001d1a <HAL_UART_RxCpltCallback+0x2a>
			uart_buf[uart_buf_cnt] = uart_chr;
 8001d0c:	4b0e      	ldr	r3, [pc, #56]	; (8001d48 <HAL_UART_RxCpltCallback+0x58>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	461a      	mov	r2, r3
 8001d12:	4b0e      	ldr	r3, [pc, #56]	; (8001d4c <HAL_UART_RxCpltCallback+0x5c>)
 8001d14:	7819      	ldrb	r1, [r3, #0]
 8001d16:	4b0e      	ldr	r3, [pc, #56]	; (8001d50 <HAL_UART_RxCpltCallback+0x60>)
 8001d18:	5499      	strb	r1, [r3, r2]
		}
		uart_last_rcv = HAL_GetTick();
 8001d1a:	f000 fdf9 	bl	8002910 <HAL_GetTick>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	b2da      	uxtb	r2, r3
 8001d22:	4b0c      	ldr	r3, [pc, #48]	; (8001d54 <HAL_UART_RxCpltCallback+0x64>)
 8001d24:	701a      	strb	r2, [r3, #0]
		uart_buf_cnt++;
 8001d26:	4b08      	ldr	r3, [pc, #32]	; (8001d48 <HAL_UART_RxCpltCallback+0x58>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	b2da      	uxtb	r2, r3
 8001d2e:	4b06      	ldr	r3, [pc, #24]	; (8001d48 <HAL_UART_RxCpltCallback+0x58>)
 8001d30:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &uart_chr, sizeof(uart_chr));
 8001d32:	2201      	movs	r2, #1
 8001d34:	4905      	ldr	r1, [pc, #20]	; (8001d4c <HAL_UART_RxCpltCallback+0x5c>)
 8001d36:	4803      	ldr	r0, [pc, #12]	; (8001d44 <HAL_UART_RxCpltCallback+0x54>)
 8001d38:	f003 fb49 	bl	80053ce <HAL_UART_Receive_IT>
	}
}
 8001d3c:	bf00      	nop
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20000bc4 	.word	0x20000bc4
 8001d48:	20000a74 	.word	0x20000a74
 8001d4c:	20000a75 	.word	0x20000a75
 8001d50:	20000610 	.word	0x20000610
 8001d54:	20000a76 	.word	0x20000a76

08001d58 <clear_uart_buf>:
void clear_uart_buf() {
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
	memset(uart_buf, 0, strlen((char*) uart_buf));
 8001d5c:	4806      	ldr	r0, [pc, #24]	; (8001d78 <clear_uart_buf+0x20>)
 8001d5e:	f7fe fa3f 	bl	80001e0 <strlen>
 8001d62:	4603      	mov	r3, r0
 8001d64:	461a      	mov	r2, r3
 8001d66:	2100      	movs	r1, #0
 8001d68:	4803      	ldr	r0, [pc, #12]	; (8001d78 <clear_uart_buf+0x20>)
 8001d6a:	f004 fb05 	bl	8006378 <memset>
	uart_buf_cnt = 0;
 8001d6e:	4b03      	ldr	r3, [pc, #12]	; (8001d7c <clear_uart_buf+0x24>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	701a      	strb	r2, [r3, #0]
}
 8001d74:	bf00      	nop
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20000610 	.word	0x20000610
 8001d7c:	20000a74 	.word	0x20000a74

08001d80 <Update_Screen>:

void Update_Screen() {
 8001d80:	b5b0      	push	{r4, r5, r7, lr}
 8001d82:	b088      	sub	sp, #32
 8001d84:	af02      	add	r7, sp, #8
	char line[24];

	Libs_Ssd1306_Fill(SSD1306_BLACK);
 8001d86:	2000      	movs	r0, #0
 8001d88:	f7ff fb1e 	bl	80013c8 <Libs_Ssd1306_Fill>

	sprintf(line, "tem:%2.1f hum:%3.1f", tem, hum);
 8001d8c:	4b3a      	ldr	r3, [pc, #232]	; (8001e78 <Update_Screen+0xf8>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7fe fbe1 	bl	8000558 <__aeabi_f2d>
 8001d96:	4604      	mov	r4, r0
 8001d98:	460d      	mov	r5, r1
 8001d9a:	4b38      	ldr	r3, [pc, #224]	; (8001e7c <Update_Screen+0xfc>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7fe fbda 	bl	8000558 <__aeabi_f2d>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4638      	mov	r0, r7
 8001daa:	e9cd 2300 	strd	r2, r3, [sp]
 8001dae:	4622      	mov	r2, r4
 8001db0:	462b      	mov	r3, r5
 8001db2:	4933      	ldr	r1, [pc, #204]	; (8001e80 <Update_Screen+0x100>)
 8001db4:	f004 ff52 	bl	8006c5c <siprintf>
	Libs_Ssd1306_SetCursor(2, 0);
 8001db8:	2100      	movs	r1, #0
 8001dba:	2002      	movs	r0, #2
 8001dbc:	f7ff fc52 	bl	8001664 <Libs_Ssd1306_SetCursor>
	Libs_Ssd1306_WriteString(line, Font_6x8, SSD1306_WHITE);
 8001dc0:	4a30      	ldr	r2, [pc, #192]	; (8001e84 <Update_Screen+0x104>)
 8001dc2:	4638      	mov	r0, r7
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	ca06      	ldmia	r2, {r1, r2}
 8001dc8:	f7ff fc26 	bl	8001618 <Libs_Ssd1306_WriteString>

	sprintf((char*) line, "co2:%4ld ppm", co2_ppm);
 8001dcc:	4b2e      	ldr	r3, [pc, #184]	; (8001e88 <Update_Screen+0x108>)
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	463b      	mov	r3, r7
 8001dd2:	492e      	ldr	r1, [pc, #184]	; (8001e8c <Update_Screen+0x10c>)
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f004 ff41 	bl	8006c5c <siprintf>
	Libs_Ssd1306_SetCursor(2, 9);
 8001dda:	2109      	movs	r1, #9
 8001ddc:	2002      	movs	r0, #2
 8001dde:	f7ff fc41 	bl	8001664 <Libs_Ssd1306_SetCursor>
	Libs_Ssd1306_WriteString(line, Font_6x8, SSD1306_WHITE);
 8001de2:	4a28      	ldr	r2, [pc, #160]	; (8001e84 <Update_Screen+0x104>)
 8001de4:	4638      	mov	r0, r7
 8001de6:	2301      	movs	r3, #1
 8001de8:	ca06      	ldmia	r2, {r1, r2}
 8001dea:	f7ff fc15 	bl	8001618 <Libs_Ssd1306_WriteString>

	sprintf((char*) line, "mode:%s", device_mode ? "auto" : "manual");
 8001dee:	4b28      	ldr	r3, [pc, #160]	; (8001e90 <Update_Screen+0x110>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <Update_Screen+0x7a>
 8001df6:	4a27      	ldr	r2, [pc, #156]	; (8001e94 <Update_Screen+0x114>)
 8001df8:	e000      	b.n	8001dfc <Update_Screen+0x7c>
 8001dfa:	4a27      	ldr	r2, [pc, #156]	; (8001e98 <Update_Screen+0x118>)
 8001dfc:	463b      	mov	r3, r7
 8001dfe:	4927      	ldr	r1, [pc, #156]	; (8001e9c <Update_Screen+0x11c>)
 8001e00:	4618      	mov	r0, r3
 8001e02:	f004 ff2b 	bl	8006c5c <siprintf>
	Libs_Ssd1306_SetCursor(2, 18);
 8001e06:	2112      	movs	r1, #18
 8001e08:	2002      	movs	r0, #2
 8001e0a:	f7ff fc2b 	bl	8001664 <Libs_Ssd1306_SetCursor>
	Libs_Ssd1306_WriteString(line, Font_6x8, SSD1306_WHITE);
 8001e0e:	4a1d      	ldr	r2, [pc, #116]	; (8001e84 <Update_Screen+0x104>)
 8001e10:	4638      	mov	r0, r7
 8001e12:	2301      	movs	r3, #1
 8001e14:	ca06      	ldmia	r2, {r1, r2}
 8001e16:	f7ff fbff 	bl	8001618 <Libs_Ssd1306_WriteString>

	sprintf((char*) line, "state:%s", device_state ? "on" : "off");
 8001e1a:	4b21      	ldr	r3, [pc, #132]	; (8001ea0 <Update_Screen+0x120>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <Update_Screen+0xa6>
 8001e22:	4a20      	ldr	r2, [pc, #128]	; (8001ea4 <Update_Screen+0x124>)
 8001e24:	e000      	b.n	8001e28 <Update_Screen+0xa8>
 8001e26:	4a20      	ldr	r2, [pc, #128]	; (8001ea8 <Update_Screen+0x128>)
 8001e28:	463b      	mov	r3, r7
 8001e2a:	4920      	ldr	r1, [pc, #128]	; (8001eac <Update_Screen+0x12c>)
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f004 ff15 	bl	8006c5c <siprintf>
	Libs_Ssd1306_SetCursor(2, 27);
 8001e32:	211b      	movs	r1, #27
 8001e34:	2002      	movs	r0, #2
 8001e36:	f7ff fc15 	bl	8001664 <Libs_Ssd1306_SetCursor>
	Libs_Ssd1306_WriteString(line, Font_6x8, SSD1306_WHITE);
 8001e3a:	4a12      	ldr	r2, [pc, #72]	; (8001e84 <Update_Screen+0x104>)
 8001e3c:	4638      	mov	r0, r7
 8001e3e:	2301      	movs	r3, #1
 8001e40:	ca06      	ldmia	r2, {r1, r2}
 8001e42:	f7ff fbe9 	bl	8001618 <Libs_Ssd1306_WriteString>

	sprintf((char*) line, "hum th:%d %%", device_threshold);
 8001e46:	4b1a      	ldr	r3, [pc, #104]	; (8001eb0 <Update_Screen+0x130>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	463b      	mov	r3, r7
 8001e4e:	4919      	ldr	r1, [pc, #100]	; (8001eb4 <Update_Screen+0x134>)
 8001e50:	4618      	mov	r0, r3
 8001e52:	f004 ff03 	bl	8006c5c <siprintf>
	Libs_Ssd1306_SetCursor(2, 36);
 8001e56:	2124      	movs	r1, #36	; 0x24
 8001e58:	2002      	movs	r0, #2
 8001e5a:	f7ff fc03 	bl	8001664 <Libs_Ssd1306_SetCursor>
	Libs_Ssd1306_WriteString(line, Font_6x8, SSD1306_WHITE);
 8001e5e:	4a09      	ldr	r2, [pc, #36]	; (8001e84 <Update_Screen+0x104>)
 8001e60:	4638      	mov	r0, r7
 8001e62:	2301      	movs	r3, #1
 8001e64:	ca06      	ldmia	r2, {r1, r2}
 8001e66:	f7ff fbd7 	bl	8001618 <Libs_Ssd1306_WriteString>

	Libs_Ssd1306_UpdateScreen();
 8001e6a:	f7ff fad1 	bl	8001410 <Libs_Ssd1306_UpdateScreen>
}
 8001e6e:	bf00      	nop
 8001e70:	3718      	adds	r7, #24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bdb0      	pop	{r4, r5, r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000a80 	.word	0x20000a80
 8001e7c:	20000a84 	.word	0x20000a84
 8001e80:	0800a100 	.word	0x0800a100
 8001e84:	20000004 	.word	0x20000004
 8001e88:	20000a94 	.word	0x20000a94
 8001e8c:	0800a114 	.word	0x0800a114
 8001e90:	20000a8d 	.word	0x20000a8d
 8001e94:	0800a124 	.word	0x0800a124
 8001e98:	0800a12c 	.word	0x0800a12c
 8001e9c:	0800a134 	.word	0x0800a134
 8001ea0:	20000a8c 	.word	0x20000a8c
 8001ea4:	0800a13c 	.word	0x0800a13c
 8001ea8:	0800a140 	.word	0x0800a140
 8001eac:	0800a144 	.word	0x0800a144
 8001eb0:	2000000c 	.word	0x2000000c
 8001eb4:	0800a150 	.word	0x0800a150

08001eb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ebc:	f000 fcc2 	bl	8002844 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ec0:	f000 f810 	bl	8001ee4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ec4:	f000 f9b2 	bl	800222c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001ec8:	f000 f86c 	bl	8001fa4 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001ecc:	f000 f936 	bl	800213c <MX_TIM3_Init>
  MX_TIM2_Init();
 8001ed0:	f000 f8e8 	bl	80020a4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001ed4:	f000 f8b8 	bl	8002048 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001ed8:	f000 f97e 	bl	80021d8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	Air_Monitor_Main();
 8001edc:	f7ff fc2e 	bl	800173c <Air_Monitor_Main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ee0:	e7fe      	b.n	8001ee0 <main+0x28>
	...

08001ee4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b094      	sub	sp, #80	; 0x50
 8001ee8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eea:	f107 0320 	add.w	r3, r7, #32
 8001eee:	2230      	movs	r2, #48	; 0x30
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f004 fa40 	bl	8006378 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ef8:	f107 030c 	add.w	r3, r7, #12
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]
 8001f00:	605a      	str	r2, [r3, #4]
 8001f02:	609a      	str	r2, [r3, #8]
 8001f04:	60da      	str	r2, [r3, #12]
 8001f06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60bb      	str	r3, [r7, #8]
 8001f0c:	4b23      	ldr	r3, [pc, #140]	; (8001f9c <SystemClock_Config+0xb8>)
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f10:	4a22      	ldr	r2, [pc, #136]	; (8001f9c <SystemClock_Config+0xb8>)
 8001f12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f16:	6413      	str	r3, [r2, #64]	; 0x40
 8001f18:	4b20      	ldr	r3, [pc, #128]	; (8001f9c <SystemClock_Config+0xb8>)
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f20:	60bb      	str	r3, [r7, #8]
 8001f22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f24:	2300      	movs	r3, #0
 8001f26:	607b      	str	r3, [r7, #4]
 8001f28:	4b1d      	ldr	r3, [pc, #116]	; (8001fa0 <SystemClock_Config+0xbc>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001f30:	4a1b      	ldr	r2, [pc, #108]	; (8001fa0 <SystemClock_Config+0xbc>)
 8001f32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f36:	6013      	str	r3, [r2, #0]
 8001f38:	4b19      	ldr	r3, [pc, #100]	; (8001fa0 <SystemClock_Config+0xbc>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001f40:	607b      	str	r3, [r7, #4]
 8001f42:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f44:	2302      	movs	r3, #2
 8001f46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f4c:	2310      	movs	r3, #16
 8001f4e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001f50:	2300      	movs	r3, #0
 8001f52:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f54:	f107 0320 	add.w	r3, r7, #32
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f002 f8b9 	bl	80040d0 <HAL_RCC_OscConfig>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001f64:	f000 f9e0 	bl	8002328 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f68:	230f      	movs	r3, #15
 8001f6a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f74:	2300      	movs	r3, #0
 8001f76:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001f7c:	f107 030c 	add.w	r3, r7, #12
 8001f80:	2100      	movs	r1, #0
 8001f82:	4618      	mov	r0, r3
 8001f84:	f002 fb1c 	bl	80045c0 <HAL_RCC_ClockConfig>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001f8e:	f000 f9cb 	bl	8002328 <Error_Handler>
  }
}
 8001f92:	bf00      	nop
 8001f94:	3750      	adds	r7, #80	; 0x50
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40007000 	.word	0x40007000

08001fa4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001faa:	463b      	mov	r3, r7
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001fb6:	4b21      	ldr	r3, [pc, #132]	; (800203c <MX_ADC1_Init+0x98>)
 8001fb8:	4a21      	ldr	r2, [pc, #132]	; (8002040 <MX_ADC1_Init+0x9c>)
 8001fba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001fbc:	4b1f      	ldr	r3, [pc, #124]	; (800203c <MX_ADC1_Init+0x98>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001fc2:	4b1e      	ldr	r3, [pc, #120]	; (800203c <MX_ADC1_Init+0x98>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001fc8:	4b1c      	ldr	r3, [pc, #112]	; (800203c <MX_ADC1_Init+0x98>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001fce:	4b1b      	ldr	r3, [pc, #108]	; (800203c <MX_ADC1_Init+0x98>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001fd4:	4b19      	ldr	r3, [pc, #100]	; (800203c <MX_ADC1_Init+0x98>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001fdc:	4b17      	ldr	r3, [pc, #92]	; (800203c <MX_ADC1_Init+0x98>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001fe2:	4b16      	ldr	r3, [pc, #88]	; (800203c <MX_ADC1_Init+0x98>)
 8001fe4:	4a17      	ldr	r2, [pc, #92]	; (8002044 <MX_ADC1_Init+0xa0>)
 8001fe6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001fe8:	4b14      	ldr	r3, [pc, #80]	; (800203c <MX_ADC1_Init+0x98>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001fee:	4b13      	ldr	r3, [pc, #76]	; (800203c <MX_ADC1_Init+0x98>)
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ff4:	4b11      	ldr	r3, [pc, #68]	; (800203c <MX_ADC1_Init+0x98>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ffc:	4b0f      	ldr	r3, [pc, #60]	; (800203c <MX_ADC1_Init+0x98>)
 8001ffe:	2201      	movs	r2, #1
 8002000:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002002:	480e      	ldr	r0, [pc, #56]	; (800203c <MX_ADC1_Init+0x98>)
 8002004:	f000 fcb4 	bl	8002970 <HAL_ADC_Init>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800200e:	f000 f98b 	bl	8002328 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002012:	2300      	movs	r3, #0
 8002014:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002016:	2301      	movs	r3, #1
 8002018:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800201e:	463b      	mov	r3, r7
 8002020:	4619      	mov	r1, r3
 8002022:	4806      	ldr	r0, [pc, #24]	; (800203c <MX_ADC1_Init+0x98>)
 8002024:	f000 fe68 	bl	8002cf8 <HAL_ADC_ConfigChannel>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800202e:	f000 f97b 	bl	8002328 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002032:	bf00      	nop
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20000a98 	.word	0x20000a98
 8002040:	40012000 	.word	0x40012000
 8002044:	0f000001 	.word	0x0f000001

08002048 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800204c:	4b12      	ldr	r3, [pc, #72]	; (8002098 <MX_I2C1_Init+0x50>)
 800204e:	4a13      	ldr	r2, [pc, #76]	; (800209c <MX_I2C1_Init+0x54>)
 8002050:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002052:	4b11      	ldr	r3, [pc, #68]	; (8002098 <MX_I2C1_Init+0x50>)
 8002054:	4a12      	ldr	r2, [pc, #72]	; (80020a0 <MX_I2C1_Init+0x58>)
 8002056:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002058:	4b0f      	ldr	r3, [pc, #60]	; (8002098 <MX_I2C1_Init+0x50>)
 800205a:	2200      	movs	r2, #0
 800205c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800205e:	4b0e      	ldr	r3, [pc, #56]	; (8002098 <MX_I2C1_Init+0x50>)
 8002060:	2200      	movs	r2, #0
 8002062:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002064:	4b0c      	ldr	r3, [pc, #48]	; (8002098 <MX_I2C1_Init+0x50>)
 8002066:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800206a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800206c:	4b0a      	ldr	r3, [pc, #40]	; (8002098 <MX_I2C1_Init+0x50>)
 800206e:	2200      	movs	r2, #0
 8002070:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002072:	4b09      	ldr	r3, [pc, #36]	; (8002098 <MX_I2C1_Init+0x50>)
 8002074:	2200      	movs	r2, #0
 8002076:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002078:	4b07      	ldr	r3, [pc, #28]	; (8002098 <MX_I2C1_Init+0x50>)
 800207a:	2200      	movs	r2, #0
 800207c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800207e:	4b06      	ldr	r3, [pc, #24]	; (8002098 <MX_I2C1_Init+0x50>)
 8002080:	2200      	movs	r2, #0
 8002082:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002084:	4804      	ldr	r0, [pc, #16]	; (8002098 <MX_I2C1_Init+0x50>)
 8002086:	f001 fbc7 	bl	8003818 <HAL_I2C_Init>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002090:	f000 f94a 	bl	8002328 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002094:	bf00      	nop
 8002096:	bd80      	pop	{r7, pc}
 8002098:	20000ae0 	.word	0x20000ae0
 800209c:	40005400 	.word	0x40005400
 80020a0:	000186a0 	.word	0x000186a0

080020a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b086      	sub	sp, #24
 80020a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020aa:	f107 0308 	add.w	r3, r7, #8
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]
 80020b2:	605a      	str	r2, [r3, #4]
 80020b4:	609a      	str	r2, [r3, #8]
 80020b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020b8:	463b      	mov	r3, r7
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020c0:	4b1d      	ldr	r3, [pc, #116]	; (8002138 <MX_TIM2_Init+0x94>)
 80020c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 80020c8:	4b1b      	ldr	r3, [pc, #108]	; (8002138 <MX_TIM2_Init+0x94>)
 80020ca:	220f      	movs	r2, #15
 80020cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ce:	4b1a      	ldr	r3, [pc, #104]	; (8002138 <MX_TIM2_Init+0x94>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80020d4:	4b18      	ldr	r3, [pc, #96]	; (8002138 <MX_TIM2_Init+0x94>)
 80020d6:	f04f 32ff 	mov.w	r2, #4294967295
 80020da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020dc:	4b16      	ldr	r3, [pc, #88]	; (8002138 <MX_TIM2_Init+0x94>)
 80020de:	2200      	movs	r2, #0
 80020e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020e2:	4b15      	ldr	r3, [pc, #84]	; (8002138 <MX_TIM2_Init+0x94>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020e8:	4813      	ldr	r0, [pc, #76]	; (8002138 <MX_TIM2_Init+0x94>)
 80020ea:	f002 fc49 	bl	8004980 <HAL_TIM_Base_Init>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80020f4:	f000 f918 	bl	8002328 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020fe:	f107 0308 	add.w	r3, r7, #8
 8002102:	4619      	mov	r1, r3
 8002104:	480c      	ldr	r0, [pc, #48]	; (8002138 <MX_TIM2_Init+0x94>)
 8002106:	f002 fded 	bl	8004ce4 <HAL_TIM_ConfigClockSource>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002110:	f000 f90a 	bl	8002328 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002114:	2300      	movs	r3, #0
 8002116:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002118:	2300      	movs	r3, #0
 800211a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800211c:	463b      	mov	r3, r7
 800211e:	4619      	mov	r1, r3
 8002120:	4805      	ldr	r0, [pc, #20]	; (8002138 <MX_TIM2_Init+0x94>)
 8002122:	f002 fff3 	bl	800510c <HAL_TIMEx_MasterConfigSynchronization>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800212c:	f000 f8fc 	bl	8002328 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002130:	bf00      	nop
 8002132:	3718      	adds	r7, #24
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	20000b34 	.word	0x20000b34

0800213c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b086      	sub	sp, #24
 8002140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002142:	f107 0308 	add.w	r3, r7, #8
 8002146:	2200      	movs	r2, #0
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	605a      	str	r2, [r3, #4]
 800214c:	609a      	str	r2, [r3, #8]
 800214e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002150:	463b      	mov	r3, r7
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002158:	4b1d      	ldr	r3, [pc, #116]	; (80021d0 <MX_TIM3_Init+0x94>)
 800215a:	4a1e      	ldr	r2, [pc, #120]	; (80021d4 <MX_TIM3_Init+0x98>)
 800215c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 799;
 800215e:	4b1c      	ldr	r3, [pc, #112]	; (80021d0 <MX_TIM3_Init+0x94>)
 8002160:	f240 321f 	movw	r2, #799	; 0x31f
 8002164:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002166:	4b1a      	ldr	r3, [pc, #104]	; (80021d0 <MX_TIM3_Init+0x94>)
 8002168:	2200      	movs	r2, #0
 800216a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 800216c:	4b18      	ldr	r3, [pc, #96]	; (80021d0 <MX_TIM3_Init+0x94>)
 800216e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002172:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002174:	4b16      	ldr	r3, [pc, #88]	; (80021d0 <MX_TIM3_Init+0x94>)
 8002176:	2200      	movs	r2, #0
 8002178:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800217a:	4b15      	ldr	r3, [pc, #84]	; (80021d0 <MX_TIM3_Init+0x94>)
 800217c:	2200      	movs	r2, #0
 800217e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002180:	4813      	ldr	r0, [pc, #76]	; (80021d0 <MX_TIM3_Init+0x94>)
 8002182:	f002 fbfd 	bl	8004980 <HAL_TIM_Base_Init>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800218c:	f000 f8cc 	bl	8002328 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002190:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002194:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002196:	f107 0308 	add.w	r3, r7, #8
 800219a:	4619      	mov	r1, r3
 800219c:	480c      	ldr	r0, [pc, #48]	; (80021d0 <MX_TIM3_Init+0x94>)
 800219e:	f002 fda1 	bl	8004ce4 <HAL_TIM_ConfigClockSource>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80021a8:	f000 f8be 	bl	8002328 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ac:	2300      	movs	r3, #0
 80021ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021b0:	2300      	movs	r3, #0
 80021b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021b4:	463b      	mov	r3, r7
 80021b6:	4619      	mov	r1, r3
 80021b8:	4805      	ldr	r0, [pc, #20]	; (80021d0 <MX_TIM3_Init+0x94>)
 80021ba:	f002 ffa7 	bl	800510c <HAL_TIMEx_MasterConfigSynchronization>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80021c4:	f000 f8b0 	bl	8002328 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021c8:	bf00      	nop
 80021ca:	3718      	adds	r7, #24
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	20000b7c 	.word	0x20000b7c
 80021d4:	40000400 	.word	0x40000400

080021d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021dc:	4b11      	ldr	r3, [pc, #68]	; (8002224 <MX_USART2_UART_Init+0x4c>)
 80021de:	4a12      	ldr	r2, [pc, #72]	; (8002228 <MX_USART2_UART_Init+0x50>)
 80021e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80021e2:	4b10      	ldr	r3, [pc, #64]	; (8002224 <MX_USART2_UART_Init+0x4c>)
 80021e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021ea:	4b0e      	ldr	r3, [pc, #56]	; (8002224 <MX_USART2_UART_Init+0x4c>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021f0:	4b0c      	ldr	r3, [pc, #48]	; (8002224 <MX_USART2_UART_Init+0x4c>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021f6:	4b0b      	ldr	r3, [pc, #44]	; (8002224 <MX_USART2_UART_Init+0x4c>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021fc:	4b09      	ldr	r3, [pc, #36]	; (8002224 <MX_USART2_UART_Init+0x4c>)
 80021fe:	220c      	movs	r2, #12
 8002200:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002202:	4b08      	ldr	r3, [pc, #32]	; (8002224 <MX_USART2_UART_Init+0x4c>)
 8002204:	2200      	movs	r2, #0
 8002206:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002208:	4b06      	ldr	r3, [pc, #24]	; (8002224 <MX_USART2_UART_Init+0x4c>)
 800220a:	2200      	movs	r2, #0
 800220c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800220e:	4805      	ldr	r0, [pc, #20]	; (8002224 <MX_USART2_UART_Init+0x4c>)
 8002210:	f002 fffe 	bl	8005210 <HAL_UART_Init>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800221a:	f000 f885 	bl	8002328 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800221e:	bf00      	nop
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	20000bc4 	.word	0x20000bc4
 8002228:	40004400 	.word	0x40004400

0800222c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b088      	sub	sp, #32
 8002230:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002232:	f107 030c 	add.w	r3, r7, #12
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	605a      	str	r2, [r3, #4]
 800223c:	609a      	str	r2, [r3, #8]
 800223e:	60da      	str	r2, [r3, #12]
 8002240:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002242:	2300      	movs	r3, #0
 8002244:	60bb      	str	r3, [r7, #8]
 8002246:	4b35      	ldr	r3, [pc, #212]	; (800231c <MX_GPIO_Init+0xf0>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224a:	4a34      	ldr	r2, [pc, #208]	; (800231c <MX_GPIO_Init+0xf0>)
 800224c:	f043 0304 	orr.w	r3, r3, #4
 8002250:	6313      	str	r3, [r2, #48]	; 0x30
 8002252:	4b32      	ldr	r3, [pc, #200]	; (800231c <MX_GPIO_Init+0xf0>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	f003 0304 	and.w	r3, r3, #4
 800225a:	60bb      	str	r3, [r7, #8]
 800225c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	607b      	str	r3, [r7, #4]
 8002262:	4b2e      	ldr	r3, [pc, #184]	; (800231c <MX_GPIO_Init+0xf0>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002266:	4a2d      	ldr	r2, [pc, #180]	; (800231c <MX_GPIO_Init+0xf0>)
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	6313      	str	r3, [r2, #48]	; 0x30
 800226e:	4b2b      	ldr	r3, [pc, #172]	; (800231c <MX_GPIO_Init+0xf0>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	607b      	str	r3, [r7, #4]
 8002278:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	603b      	str	r3, [r7, #0]
 800227e:	4b27      	ldr	r3, [pc, #156]	; (800231c <MX_GPIO_Init+0xf0>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002282:	4a26      	ldr	r2, [pc, #152]	; (800231c <MX_GPIO_Init+0xf0>)
 8002284:	f043 0302 	orr.w	r3, r3, #2
 8002288:	6313      	str	r3, [r2, #48]	; 0x30
 800228a:	4b24      	ldr	r3, [pc, #144]	; (800231c <MX_GPIO_Init+0xf0>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	603b      	str	r3, [r7, #0]
 8002294:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 8002296:	2200      	movs	r2, #0
 8002298:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800229c:	4820      	ldr	r0, [pc, #128]	; (8002320 <MX_GPIO_Init+0xf4>)
 800229e:	f001 fa89 	bl	80037b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT_GPIO_Port, DHT_Pin, GPIO_PIN_RESET);
 80022a2:	2200      	movs	r2, #0
 80022a4:	2104      	movs	r1, #4
 80022a6:	481f      	ldr	r0, [pc, #124]	; (8002324 <MX_GPIO_Init+0xf8>)
 80022a8:	f001 fa84 	bl	80037b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RELAY_Pin */
  GPIO_InitStruct.Pin = RELAY_Pin;
 80022ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022b2:	2301      	movs	r3, #1
 80022b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b6:	2300      	movs	r3, #0
 80022b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ba:	2300      	movs	r3, #0
 80022bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RELAY_GPIO_Port, &GPIO_InitStruct);
 80022be:	f107 030c 	add.w	r3, r7, #12
 80022c2:	4619      	mov	r1, r3
 80022c4:	4816      	ldr	r0, [pc, #88]	; (8002320 <MX_GPIO_Init+0xf4>)
 80022c6:	f001 f8d9 	bl	800347c <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT_Pin */
  GPIO_InitStruct.Pin = DHT_Pin;
 80022ca:	2304      	movs	r3, #4
 80022cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ce:	2301      	movs	r3, #1
 80022d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d2:	2300      	movs	r3, #0
 80022d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d6:	2300      	movs	r3, #0
 80022d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DHT_GPIO_Port, &GPIO_InitStruct);
 80022da:	f107 030c 	add.w	r3, r7, #12
 80022de:	4619      	mov	r1, r3
 80022e0:	4810      	ldr	r0, [pc, #64]	; (8002324 <MX_GPIO_Init+0xf8>)
 80022e2:	f001 f8cb 	bl	800347c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80022e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80022ec:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80022f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022f6:	f107 030c 	add.w	r3, r7, #12
 80022fa:	4619      	mov	r1, r3
 80022fc:	4809      	ldr	r0, [pc, #36]	; (8002324 <MX_GPIO_Init+0xf8>)
 80022fe:	f001 f8bd 	bl	800347c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 7, 0);
 8002302:	2200      	movs	r2, #0
 8002304:	2107      	movs	r1, #7
 8002306:	2028      	movs	r0, #40	; 0x28
 8002308:	f000 ffef 	bl	80032ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800230c:	2028      	movs	r0, #40	; 0x28
 800230e:	f001 f808 	bl	8003322 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002312:	bf00      	nop
 8002314:	3720      	adds	r7, #32
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40023800 	.word	0x40023800
 8002320:	40020800 	.word	0x40020800
 8002324:	40020400 	.word	0x40020400

08002328 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800232c:	b672      	cpsid	i
}
 800232e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002330:	e7fe      	b.n	8002330 <Error_Handler+0x8>
	...

08002334 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	607b      	str	r3, [r7, #4]
 800233e:	4b10      	ldr	r3, [pc, #64]	; (8002380 <HAL_MspInit+0x4c>)
 8002340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002342:	4a0f      	ldr	r2, [pc, #60]	; (8002380 <HAL_MspInit+0x4c>)
 8002344:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002348:	6453      	str	r3, [r2, #68]	; 0x44
 800234a:	4b0d      	ldr	r3, [pc, #52]	; (8002380 <HAL_MspInit+0x4c>)
 800234c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800234e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002352:	607b      	str	r3, [r7, #4]
 8002354:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	603b      	str	r3, [r7, #0]
 800235a:	4b09      	ldr	r3, [pc, #36]	; (8002380 <HAL_MspInit+0x4c>)
 800235c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235e:	4a08      	ldr	r2, [pc, #32]	; (8002380 <HAL_MspInit+0x4c>)
 8002360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002364:	6413      	str	r3, [r2, #64]	; 0x40
 8002366:	4b06      	ldr	r3, [pc, #24]	; (8002380 <HAL_MspInit+0x4c>)
 8002368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800236e:	603b      	str	r3, [r7, #0]
 8002370:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002372:	bf00      	nop
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	40023800 	.word	0x40023800

08002384 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08a      	sub	sp, #40	; 0x28
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 0314 	add.w	r3, r7, #20
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
 800239a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a17      	ldr	r2, [pc, #92]	; (8002400 <HAL_ADC_MspInit+0x7c>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d127      	bne.n	80023f6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	613b      	str	r3, [r7, #16]
 80023aa:	4b16      	ldr	r3, [pc, #88]	; (8002404 <HAL_ADC_MspInit+0x80>)
 80023ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ae:	4a15      	ldr	r2, [pc, #84]	; (8002404 <HAL_ADC_MspInit+0x80>)
 80023b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023b4:	6453      	str	r3, [r2, #68]	; 0x44
 80023b6:	4b13      	ldr	r3, [pc, #76]	; (8002404 <HAL_ADC_MspInit+0x80>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023be:	613b      	str	r3, [r7, #16]
 80023c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	60fb      	str	r3, [r7, #12]
 80023c6:	4b0f      	ldr	r3, [pc, #60]	; (8002404 <HAL_ADC_MspInit+0x80>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4a0e      	ldr	r2, [pc, #56]	; (8002404 <HAL_ADC_MspInit+0x80>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	6313      	str	r3, [r2, #48]	; 0x30
 80023d2:	4b0c      	ldr	r3, [pc, #48]	; (8002404 <HAL_ADC_MspInit+0x80>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80023de:	2301      	movs	r3, #1
 80023e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023e2:	2303      	movs	r3, #3
 80023e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ea:	f107 0314 	add.w	r3, r7, #20
 80023ee:	4619      	mov	r1, r3
 80023f0:	4805      	ldr	r0, [pc, #20]	; (8002408 <HAL_ADC_MspInit+0x84>)
 80023f2:	f001 f843 	bl	800347c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80023f6:	bf00      	nop
 80023f8:	3728      	adds	r7, #40	; 0x28
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	40012000 	.word	0x40012000
 8002404:	40023800 	.word	0x40023800
 8002408:	40020000 	.word	0x40020000

0800240c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b08a      	sub	sp, #40	; 0x28
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002414:	f107 0314 	add.w	r3, r7, #20
 8002418:	2200      	movs	r2, #0
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	605a      	str	r2, [r3, #4]
 800241e:	609a      	str	r2, [r3, #8]
 8002420:	60da      	str	r2, [r3, #12]
 8002422:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a19      	ldr	r2, [pc, #100]	; (8002490 <HAL_I2C_MspInit+0x84>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d12b      	bne.n	8002486 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	613b      	str	r3, [r7, #16]
 8002432:	4b18      	ldr	r3, [pc, #96]	; (8002494 <HAL_I2C_MspInit+0x88>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002436:	4a17      	ldr	r2, [pc, #92]	; (8002494 <HAL_I2C_MspInit+0x88>)
 8002438:	f043 0302 	orr.w	r3, r3, #2
 800243c:	6313      	str	r3, [r2, #48]	; 0x30
 800243e:	4b15      	ldr	r3, [pc, #84]	; (8002494 <HAL_I2C_MspInit+0x88>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	613b      	str	r3, [r7, #16]
 8002448:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800244a:	23c0      	movs	r3, #192	; 0xc0
 800244c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800244e:	2312      	movs	r3, #18
 8002450:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002452:	2300      	movs	r3, #0
 8002454:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002456:	2303      	movs	r3, #3
 8002458:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800245a:	2304      	movs	r3, #4
 800245c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800245e:	f107 0314 	add.w	r3, r7, #20
 8002462:	4619      	mov	r1, r3
 8002464:	480c      	ldr	r0, [pc, #48]	; (8002498 <HAL_I2C_MspInit+0x8c>)
 8002466:	f001 f809 	bl	800347c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	4b09      	ldr	r3, [pc, #36]	; (8002494 <HAL_I2C_MspInit+0x88>)
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	4a08      	ldr	r2, [pc, #32]	; (8002494 <HAL_I2C_MspInit+0x88>)
 8002474:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002478:	6413      	str	r3, [r2, #64]	; 0x40
 800247a:	4b06      	ldr	r3, [pc, #24]	; (8002494 <HAL_I2C_MspInit+0x88>)
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002486:	bf00      	nop
 8002488:	3728      	adds	r7, #40	; 0x28
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	40005400 	.word	0x40005400
 8002494:	40023800 	.word	0x40023800
 8002498:	40020400 	.word	0x40020400

0800249c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024ac:	d10e      	bne.n	80024cc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024ae:	2300      	movs	r3, #0
 80024b0:	60fb      	str	r3, [r7, #12]
 80024b2:	4b16      	ldr	r3, [pc, #88]	; (800250c <HAL_TIM_Base_MspInit+0x70>)
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	4a15      	ldr	r2, [pc, #84]	; (800250c <HAL_TIM_Base_MspInit+0x70>)
 80024b8:	f043 0301 	orr.w	r3, r3, #1
 80024bc:	6413      	str	r3, [r2, #64]	; 0x40
 80024be:	4b13      	ldr	r3, [pc, #76]	; (800250c <HAL_TIM_Base_MspInit+0x70>)
 80024c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	60fb      	str	r3, [r7, #12]
 80024c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80024ca:	e01a      	b.n	8002502 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a0f      	ldr	r2, [pc, #60]	; (8002510 <HAL_TIM_Base_MspInit+0x74>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d115      	bne.n	8002502 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024d6:	2300      	movs	r3, #0
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	4b0c      	ldr	r3, [pc, #48]	; (800250c <HAL_TIM_Base_MspInit+0x70>)
 80024dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024de:	4a0b      	ldr	r2, [pc, #44]	; (800250c <HAL_TIM_Base_MspInit+0x70>)
 80024e0:	f043 0302 	orr.w	r3, r3, #2
 80024e4:	6413      	str	r3, [r2, #64]	; 0x40
 80024e6:	4b09      	ldr	r3, [pc, #36]	; (800250c <HAL_TIM_Base_MspInit+0x70>)
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	60bb      	str	r3, [r7, #8]
 80024f0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80024f2:	2200      	movs	r2, #0
 80024f4:	2105      	movs	r1, #5
 80024f6:	201d      	movs	r0, #29
 80024f8:	f000 fef7 	bl	80032ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80024fc:	201d      	movs	r0, #29
 80024fe:	f000 ff10 	bl	8003322 <HAL_NVIC_EnableIRQ>
}
 8002502:	bf00      	nop
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40023800 	.word	0x40023800
 8002510:	40000400 	.word	0x40000400

08002514 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b08a      	sub	sp, #40	; 0x28
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800251c:	f107 0314 	add.w	r3, r7, #20
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]
 8002524:	605a      	str	r2, [r3, #4]
 8002526:	609a      	str	r2, [r3, #8]
 8002528:	60da      	str	r2, [r3, #12]
 800252a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a1d      	ldr	r2, [pc, #116]	; (80025a8 <HAL_UART_MspInit+0x94>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d133      	bne.n	800259e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002536:	2300      	movs	r3, #0
 8002538:	613b      	str	r3, [r7, #16]
 800253a:	4b1c      	ldr	r3, [pc, #112]	; (80025ac <HAL_UART_MspInit+0x98>)
 800253c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253e:	4a1b      	ldr	r2, [pc, #108]	; (80025ac <HAL_UART_MspInit+0x98>)
 8002540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002544:	6413      	str	r3, [r2, #64]	; 0x40
 8002546:	4b19      	ldr	r3, [pc, #100]	; (80025ac <HAL_UART_MspInit+0x98>)
 8002548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254e:	613b      	str	r3, [r7, #16]
 8002550:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	4b15      	ldr	r3, [pc, #84]	; (80025ac <HAL_UART_MspInit+0x98>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255a:	4a14      	ldr	r2, [pc, #80]	; (80025ac <HAL_UART_MspInit+0x98>)
 800255c:	f043 0301 	orr.w	r3, r3, #1
 8002560:	6313      	str	r3, [r2, #48]	; 0x30
 8002562:	4b12      	ldr	r3, [pc, #72]	; (80025ac <HAL_UART_MspInit+0x98>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800256e:	230c      	movs	r3, #12
 8002570:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002572:	2302      	movs	r3, #2
 8002574:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002576:	2300      	movs	r3, #0
 8002578:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800257a:	2303      	movs	r3, #3
 800257c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800257e:	2307      	movs	r3, #7
 8002580:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002582:	f107 0314 	add.w	r3, r7, #20
 8002586:	4619      	mov	r1, r3
 8002588:	4809      	ldr	r0, [pc, #36]	; (80025b0 <HAL_UART_MspInit+0x9c>)
 800258a:	f000 ff77 	bl	800347c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 800258e:	2200      	movs	r2, #0
 8002590:	2103      	movs	r1, #3
 8002592:	2026      	movs	r0, #38	; 0x26
 8002594:	f000 fea9 	bl	80032ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002598:	2026      	movs	r0, #38	; 0x26
 800259a:	f000 fec2 	bl	8003322 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800259e:	bf00      	nop
 80025a0:	3728      	adds	r7, #40	; 0x28
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40004400 	.word	0x40004400
 80025ac:	40023800 	.word	0x40023800
 80025b0:	40020000 	.word	0x40020000

080025b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025b8:	e7fe      	b.n	80025b8 <NMI_Handler+0x4>

080025ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025ba:	b480      	push	{r7}
 80025bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025be:	e7fe      	b.n	80025be <HardFault_Handler+0x4>

080025c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025c4:	e7fe      	b.n	80025c4 <MemManage_Handler+0x4>

080025c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025c6:	b480      	push	{r7}
 80025c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025ca:	e7fe      	b.n	80025ca <BusFault_Handler+0x4>

080025cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025d0:	e7fe      	b.n	80025d0 <UsageFault_Handler+0x4>

080025d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025d2:	b480      	push	{r7}
 80025d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025e4:	bf00      	nop
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr

080025ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025ee:	b480      	push	{r7}
 80025f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025f2:	bf00      	nop
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002600:	f000 f972 	bl	80028e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002604:	bf00      	nop
 8002606:	bd80      	pop	{r7, pc}

08002608 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800260c:	4802      	ldr	r0, [pc, #8]	; (8002618 <TIM3_IRQHandler+0x10>)
 800260e:	f002 fa61 	bl	8004ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	20000b7c 	.word	0x20000b7c

0800261c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002620:	4802      	ldr	r0, [pc, #8]	; (800262c <USART2_IRQHandler+0x10>)
 8002622:	f002 ff05 	bl	8005430 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002626:	bf00      	nop
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	20000bc4 	.word	0x20000bc4

08002630 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002634:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002638:	f001 f8d6 	bl	80037e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800263c:	bf00      	nop
 800263e:	bd80      	pop	{r7, pc}

08002640 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  return 1;
 8002644:	2301      	movs	r3, #1
}
 8002646:	4618      	mov	r0, r3
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <_kill>:

int _kill(int pid, int sig)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800265a:	f003 fe55 	bl	8006308 <__errno>
 800265e:	4603      	mov	r3, r0
 8002660:	2216      	movs	r2, #22
 8002662:	601a      	str	r2, [r3, #0]
  return -1;
 8002664:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002668:	4618      	mov	r0, r3
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <_exit>:

void _exit (int status)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002678:	f04f 31ff 	mov.w	r1, #4294967295
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f7ff ffe7 	bl	8002650 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002682:	e7fe      	b.n	8002682 <_exit+0x12>

08002684 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002690:	2300      	movs	r3, #0
 8002692:	617b      	str	r3, [r7, #20]
 8002694:	e00a      	b.n	80026ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002696:	f3af 8000 	nop.w
 800269a:	4601      	mov	r1, r0
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	1c5a      	adds	r2, r3, #1
 80026a0:	60ba      	str	r2, [r7, #8]
 80026a2:	b2ca      	uxtb	r2, r1
 80026a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	3301      	adds	r3, #1
 80026aa:	617b      	str	r3, [r7, #20]
 80026ac:	697a      	ldr	r2, [r7, #20]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	dbf0      	blt.n	8002696 <_read+0x12>
  }

  return len;
 80026b4:	687b      	ldr	r3, [r7, #4]
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3718      	adds	r7, #24
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b086      	sub	sp, #24
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	60f8      	str	r0, [r7, #12]
 80026c6:	60b9      	str	r1, [r7, #8]
 80026c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ca:	2300      	movs	r3, #0
 80026cc:	617b      	str	r3, [r7, #20]
 80026ce:	e009      	b.n	80026e4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	1c5a      	adds	r2, r3, #1
 80026d4:	60ba      	str	r2, [r7, #8]
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	4618      	mov	r0, r3
 80026da:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	3301      	adds	r3, #1
 80026e2:	617b      	str	r3, [r7, #20]
 80026e4:	697a      	ldr	r2, [r7, #20]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	dbf1      	blt.n	80026d0 <_write+0x12>
  }
  return len;
 80026ec:	687b      	ldr	r3, [r7, #4]
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3718      	adds	r7, #24
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <_close>:

int _close(int file)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b083      	sub	sp, #12
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002702:	4618      	mov	r0, r3
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
 8002716:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800271e:	605a      	str	r2, [r3, #4]
  return 0;
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr

0800272e <_isatty>:

int _isatty(int file)
{
 800272e:	b480      	push	{r7}
 8002730:	b083      	sub	sp, #12
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002736:	2301      	movs	r3, #1
}
 8002738:	4618      	mov	r0, r3
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002744:	b480      	push	{r7}
 8002746:	b085      	sub	sp, #20
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3714      	adds	r7, #20
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
	...

08002760 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b086      	sub	sp, #24
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002768:	4a14      	ldr	r2, [pc, #80]	; (80027bc <_sbrk+0x5c>)
 800276a:	4b15      	ldr	r3, [pc, #84]	; (80027c0 <_sbrk+0x60>)
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002774:	4b13      	ldr	r3, [pc, #76]	; (80027c4 <_sbrk+0x64>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d102      	bne.n	8002782 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800277c:	4b11      	ldr	r3, [pc, #68]	; (80027c4 <_sbrk+0x64>)
 800277e:	4a12      	ldr	r2, [pc, #72]	; (80027c8 <_sbrk+0x68>)
 8002780:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002782:	4b10      	ldr	r3, [pc, #64]	; (80027c4 <_sbrk+0x64>)
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4413      	add	r3, r2
 800278a:	693a      	ldr	r2, [r7, #16]
 800278c:	429a      	cmp	r2, r3
 800278e:	d207      	bcs.n	80027a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002790:	f003 fdba 	bl	8006308 <__errno>
 8002794:	4603      	mov	r3, r0
 8002796:	220c      	movs	r2, #12
 8002798:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800279a:	f04f 33ff 	mov.w	r3, #4294967295
 800279e:	e009      	b.n	80027b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027a0:	4b08      	ldr	r3, [pc, #32]	; (80027c4 <_sbrk+0x64>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027a6:	4b07      	ldr	r3, [pc, #28]	; (80027c4 <_sbrk+0x64>)
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4413      	add	r3, r2
 80027ae:	4a05      	ldr	r2, [pc, #20]	; (80027c4 <_sbrk+0x64>)
 80027b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027b2:	68fb      	ldr	r3, [r7, #12]
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3718      	adds	r7, #24
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	20018000 	.word	0x20018000
 80027c0:	00000400 	.word	0x00000400
 80027c4:	20000c08 	.word	0x20000c08
 80027c8:	20000c20 	.word	0x20000c20

080027cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027d0:	4b06      	ldr	r3, [pc, #24]	; (80027ec <SystemInit+0x20>)
 80027d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027d6:	4a05      	ldr	r2, [pc, #20]	; (80027ec <SystemInit+0x20>)
 80027d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027e0:	bf00      	nop
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	e000ed00 	.word	0xe000ed00

080027f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80027f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002828 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027f4:	480d      	ldr	r0, [pc, #52]	; (800282c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80027f6:	490e      	ldr	r1, [pc, #56]	; (8002830 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80027f8:	4a0e      	ldr	r2, [pc, #56]	; (8002834 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027fc:	e002      	b.n	8002804 <LoopCopyDataInit>

080027fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002800:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002802:	3304      	adds	r3, #4

08002804 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002804:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002806:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002808:	d3f9      	bcc.n	80027fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800280a:	4a0b      	ldr	r2, [pc, #44]	; (8002838 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800280c:	4c0b      	ldr	r4, [pc, #44]	; (800283c <LoopFillZerobss+0x26>)
  movs r3, #0
 800280e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002810:	e001      	b.n	8002816 <LoopFillZerobss>

08002812 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002812:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002814:	3204      	adds	r2, #4

08002816 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002816:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002818:	d3fb      	bcc.n	8002812 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800281a:	f7ff ffd7 	bl	80027cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800281e:	f003 fd79 	bl	8006314 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002822:	f7ff fb49 	bl	8001eb8 <main>
  bx  lr    
 8002826:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002828:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800282c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002830:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002834:	0800ab88 	.word	0x0800ab88
  ldr r2, =_sbss
 8002838:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 800283c:	20000c20 	.word	0x20000c20

08002840 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002840:	e7fe      	b.n	8002840 <ADC_IRQHandler>
	...

08002844 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002848:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <HAL_Init+0x40>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a0d      	ldr	r2, [pc, #52]	; (8002884 <HAL_Init+0x40>)
 800284e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002852:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002854:	4b0b      	ldr	r3, [pc, #44]	; (8002884 <HAL_Init+0x40>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a0a      	ldr	r2, [pc, #40]	; (8002884 <HAL_Init+0x40>)
 800285a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800285e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002860:	4b08      	ldr	r3, [pc, #32]	; (8002884 <HAL_Init+0x40>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a07      	ldr	r2, [pc, #28]	; (8002884 <HAL_Init+0x40>)
 8002866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800286a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800286c:	2003      	movs	r0, #3
 800286e:	f000 fd31 	bl	80032d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002872:	200f      	movs	r0, #15
 8002874:	f000 f808 	bl	8002888 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002878:	f7ff fd5c 	bl	8002334 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40023c00 	.word	0x40023c00

08002888 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002890:	4b12      	ldr	r3, [pc, #72]	; (80028dc <HAL_InitTick+0x54>)
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	4b12      	ldr	r3, [pc, #72]	; (80028e0 <HAL_InitTick+0x58>)
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	4619      	mov	r1, r3
 800289a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800289e:	fbb3 f3f1 	udiv	r3, r3, r1
 80028a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a6:	4618      	mov	r0, r3
 80028a8:	f000 fd49 	bl	800333e <HAL_SYSTICK_Config>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e00e      	b.n	80028d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b0f      	cmp	r3, #15
 80028ba:	d80a      	bhi.n	80028d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028bc:	2200      	movs	r2, #0
 80028be:	6879      	ldr	r1, [r7, #4]
 80028c0:	f04f 30ff 	mov.w	r0, #4294967295
 80028c4:	f000 fd11 	bl	80032ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028c8:	4a06      	ldr	r2, [pc, #24]	; (80028e4 <HAL_InitTick+0x5c>)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
 80028d0:	e000      	b.n	80028d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	20000010 	.word	0x20000010
 80028e0:	20000018 	.word	0x20000018
 80028e4:	20000014 	.word	0x20000014

080028e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028ec:	4b06      	ldr	r3, [pc, #24]	; (8002908 <HAL_IncTick+0x20>)
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	461a      	mov	r2, r3
 80028f2:	4b06      	ldr	r3, [pc, #24]	; (800290c <HAL_IncTick+0x24>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4413      	add	r3, r2
 80028f8:	4a04      	ldr	r2, [pc, #16]	; (800290c <HAL_IncTick+0x24>)
 80028fa:	6013      	str	r3, [r2, #0]
}
 80028fc:	bf00      	nop
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	20000018 	.word	0x20000018
 800290c:	20000c0c 	.word	0x20000c0c

08002910 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  return uwTick;
 8002914:	4b03      	ldr	r3, [pc, #12]	; (8002924 <HAL_GetTick+0x14>)
 8002916:	681b      	ldr	r3, [r3, #0]
}
 8002918:	4618      	mov	r0, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	20000c0c 	.word	0x20000c0c

08002928 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002930:	f7ff ffee 	bl	8002910 <HAL_GetTick>
 8002934:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002940:	d005      	beq.n	800294e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002942:	4b0a      	ldr	r3, [pc, #40]	; (800296c <HAL_Delay+0x44>)
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	461a      	mov	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	4413      	add	r3, r2
 800294c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800294e:	bf00      	nop
 8002950:	f7ff ffde 	bl	8002910 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	68fa      	ldr	r2, [r7, #12]
 800295c:	429a      	cmp	r2, r3
 800295e:	d8f7      	bhi.n	8002950 <HAL_Delay+0x28>
  {
  }
}
 8002960:	bf00      	nop
 8002962:	bf00      	nop
 8002964:	3710      	adds	r7, #16
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	20000018 	.word	0x20000018

08002970 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002978:	2300      	movs	r3, #0
 800297a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e033      	b.n	80029ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298a:	2b00      	cmp	r3, #0
 800298c:	d109      	bne.n	80029a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f7ff fcf8 	bl	8002384 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	f003 0310 	and.w	r3, r3, #16
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d118      	bne.n	80029e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80029b6:	f023 0302 	bic.w	r3, r3, #2
 80029ba:	f043 0202 	orr.w	r2, r3, #2
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 faba 	bl	8002f3c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d2:	f023 0303 	bic.w	r3, r3, #3
 80029d6:	f043 0201 	orr.w	r2, r3, #1
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	641a      	str	r2, [r3, #64]	; 0x40
 80029de:	e001      	b.n	80029e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80029ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3710      	adds	r7, #16
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
	...

080029f8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d101      	bne.n	8002a12 <HAL_ADC_Start+0x1a>
 8002a0e:	2302      	movs	r3, #2
 8002a10:	e097      	b.n	8002b42 <HAL_ADC_Start+0x14a>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2201      	movs	r2, #1
 8002a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f003 0301 	and.w	r3, r3, #1
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d018      	beq.n	8002a5a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	689a      	ldr	r2, [r3, #8]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f042 0201 	orr.w	r2, r2, #1
 8002a36:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a38:	4b45      	ldr	r3, [pc, #276]	; (8002b50 <HAL_ADC_Start+0x158>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a45      	ldr	r2, [pc, #276]	; (8002b54 <HAL_ADC_Start+0x15c>)
 8002a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a42:	0c9a      	lsrs	r2, r3, #18
 8002a44:	4613      	mov	r3, r2
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	4413      	add	r3, r2
 8002a4a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002a4c:	e002      	b.n	8002a54 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	3b01      	subs	r3, #1
 8002a52:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1f9      	bne.n	8002a4e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f003 0301 	and.w	r3, r3, #1
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d15f      	bne.n	8002b28 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002a70:	f023 0301 	bic.w	r3, r3, #1
 8002a74:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d007      	beq.n	8002a9a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a92:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aa6:	d106      	bne.n	8002ab6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aac:	f023 0206 	bic.w	r2, r3, #6
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	645a      	str	r2, [r3, #68]	; 0x44
 8002ab4:	e002      	b.n	8002abc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ac4:	4b24      	ldr	r3, [pc, #144]	; (8002b58 <HAL_ADC_Start+0x160>)
 8002ac6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002ad0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f003 031f 	and.w	r3, r3, #31
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d10f      	bne.n	8002afe <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d129      	bne.n	8002b40 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	689a      	ldr	r2, [r3, #8]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	e020      	b.n	8002b40 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a16      	ldr	r2, [pc, #88]	; (8002b5c <HAL_ADC_Start+0x164>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d11b      	bne.n	8002b40 <HAL_ADC_Start+0x148>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d114      	bne.n	8002b40 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689a      	ldr	r2, [r3, #8]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002b24:	609a      	str	r2, [r3, #8]
 8002b26:	e00b      	b.n	8002b40 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2c:	f043 0210 	orr.w	r2, r3, #16
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b38:	f043 0201 	orr.w	r2, r3, #1
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3714      	adds	r7, #20
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	20000010 	.word	0x20000010
 8002b54:	431bde83 	.word	0x431bde83
 8002b58:	40012300 	.word	0x40012300
 8002b5c:	40012000 	.word	0x40012000

08002b60 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d101      	bne.n	8002b76 <HAL_ADC_Stop+0x16>
 8002b72:	2302      	movs	r3, #2
 8002b74:	e021      	b.n	8002bba <HAL_ADC_Stop+0x5a>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 0201 	bic.w	r2, r2, #1
 8002b8c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f003 0301 	and.w	r3, r3, #1
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d109      	bne.n	8002bb0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ba4:	f023 0301 	bic.w	r3, r3, #1
 8002ba8:	f043 0201 	orr.w	r2, r3, #1
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr

08002bc6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002bc6:	b580      	push	{r7, lr}
 8002bc8:	b084      	sub	sp, #16
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
 8002bce:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002be2:	d113      	bne.n	8002c0c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002bee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bf2:	d10b      	bne.n	8002c0c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf8:	f043 0220 	orr.w	r2, r3, #32
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e063      	b.n	8002cd4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002c0c:	f7ff fe80 	bl	8002910 <HAL_GetTick>
 8002c10:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c12:	e021      	b.n	8002c58 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c1a:	d01d      	beq.n	8002c58 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d007      	beq.n	8002c32 <HAL_ADC_PollForConversion+0x6c>
 8002c22:	f7ff fe75 	bl	8002910 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	683a      	ldr	r2, [r7, #0]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d212      	bcs.n	8002c58 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0302 	and.w	r3, r3, #2
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d00b      	beq.n	8002c58 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c44:	f043 0204 	orr.w	r2, r3, #4
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e03d      	b.n	8002cd4 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d1d6      	bne.n	8002c14 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f06f 0212 	mvn.w	r2, #18
 8002c6e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c74:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d123      	bne.n	8002cd2 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d11f      	bne.n	8002cd2 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c98:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d006      	beq.n	8002cae <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d111      	bne.n	8002cd2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d105      	bne.n	8002cd2 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	f043 0201 	orr.w	r2, r3, #1
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
	...

08002cf8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d02:	2300      	movs	r3, #0
 8002d04:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d101      	bne.n	8002d14 <HAL_ADC_ConfigChannel+0x1c>
 8002d10:	2302      	movs	r3, #2
 8002d12:	e105      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x228>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2b09      	cmp	r3, #9
 8002d22:	d925      	bls.n	8002d70 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68d9      	ldr	r1, [r3, #12]
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	461a      	mov	r2, r3
 8002d32:	4613      	mov	r3, r2
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	4413      	add	r3, r2
 8002d38:	3b1e      	subs	r3, #30
 8002d3a:	2207      	movs	r2, #7
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	43da      	mvns	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	400a      	ands	r2, r1
 8002d48:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	68d9      	ldr	r1, [r3, #12]
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	4403      	add	r3, r0
 8002d62:	3b1e      	subs	r3, #30
 8002d64:	409a      	lsls	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	60da      	str	r2, [r3, #12]
 8002d6e:	e022      	b.n	8002db6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	6919      	ldr	r1, [r3, #16]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	4613      	mov	r3, r2
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	4413      	add	r3, r2
 8002d84:	2207      	movs	r2, #7
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	43da      	mvns	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	400a      	ands	r2, r1
 8002d92:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	6919      	ldr	r1, [r3, #16]
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	689a      	ldr	r2, [r3, #8]
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	4618      	mov	r0, r3
 8002da6:	4603      	mov	r3, r0
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	4403      	add	r3, r0
 8002dac:	409a      	lsls	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	2b06      	cmp	r3, #6
 8002dbc:	d824      	bhi.n	8002e08 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685a      	ldr	r2, [r3, #4]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	4413      	add	r3, r2
 8002dce:	3b05      	subs	r3, #5
 8002dd0:	221f      	movs	r2, #31
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	43da      	mvns	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	400a      	ands	r2, r1
 8002dde:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	4618      	mov	r0, r3
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	685a      	ldr	r2, [r3, #4]
 8002df2:	4613      	mov	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	4413      	add	r3, r2
 8002df8:	3b05      	subs	r3, #5
 8002dfa:	fa00 f203 	lsl.w	r2, r0, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	430a      	orrs	r2, r1
 8002e04:	635a      	str	r2, [r3, #52]	; 0x34
 8002e06:	e04c      	b.n	8002ea2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	2b0c      	cmp	r3, #12
 8002e0e:	d824      	bhi.n	8002e5a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	685a      	ldr	r2, [r3, #4]
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	4413      	add	r3, r2
 8002e20:	3b23      	subs	r3, #35	; 0x23
 8002e22:	221f      	movs	r2, #31
 8002e24:	fa02 f303 	lsl.w	r3, r2, r3
 8002e28:	43da      	mvns	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	400a      	ands	r2, r1
 8002e30:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	4618      	mov	r0, r3
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	685a      	ldr	r2, [r3, #4]
 8002e44:	4613      	mov	r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	4413      	add	r3, r2
 8002e4a:	3b23      	subs	r3, #35	; 0x23
 8002e4c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	430a      	orrs	r2, r1
 8002e56:	631a      	str	r2, [r3, #48]	; 0x30
 8002e58:	e023      	b.n	8002ea2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	4613      	mov	r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4413      	add	r3, r2
 8002e6a:	3b41      	subs	r3, #65	; 0x41
 8002e6c:	221f      	movs	r2, #31
 8002e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e72:	43da      	mvns	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	400a      	ands	r2, r1
 8002e7a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	4618      	mov	r0, r3
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685a      	ldr	r2, [r3, #4]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	4413      	add	r3, r2
 8002e94:	3b41      	subs	r3, #65	; 0x41
 8002e96:	fa00 f203 	lsl.w	r2, r0, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ea2:	4b22      	ldr	r3, [pc, #136]	; (8002f2c <HAL_ADC_ConfigChannel+0x234>)
 8002ea4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a21      	ldr	r2, [pc, #132]	; (8002f30 <HAL_ADC_ConfigChannel+0x238>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d109      	bne.n	8002ec4 <HAL_ADC_ConfigChannel+0x1cc>
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2b12      	cmp	r3, #18
 8002eb6:	d105      	bne.n	8002ec4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a19      	ldr	r2, [pc, #100]	; (8002f30 <HAL_ADC_ConfigChannel+0x238>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d123      	bne.n	8002f16 <HAL_ADC_ConfigChannel+0x21e>
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2b10      	cmp	r3, #16
 8002ed4:	d003      	beq.n	8002ede <HAL_ADC_ConfigChannel+0x1e6>
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2b11      	cmp	r3, #17
 8002edc:	d11b      	bne.n	8002f16 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2b10      	cmp	r3, #16
 8002ef0:	d111      	bne.n	8002f16 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ef2:	4b10      	ldr	r3, [pc, #64]	; (8002f34 <HAL_ADC_ConfigChannel+0x23c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a10      	ldr	r2, [pc, #64]	; (8002f38 <HAL_ADC_ConfigChannel+0x240>)
 8002ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8002efc:	0c9a      	lsrs	r2, r3, #18
 8002efe:	4613      	mov	r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4413      	add	r3, r2
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002f08:	e002      	b.n	8002f10 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d1f9      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3714      	adds	r7, #20
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	40012300 	.word	0x40012300
 8002f30:	40012000 	.word	0x40012000
 8002f34:	20000010 	.word	0x20000010
 8002f38:	431bde83 	.word	0x431bde83

08002f3c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b085      	sub	sp, #20
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f44:	4b79      	ldr	r3, [pc, #484]	; (800312c <ADC_Init+0x1f0>)
 8002f46:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	431a      	orrs	r2, r3
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6859      	ldr	r1, [r3, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	021a      	lsls	r2, r3, #8
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	685a      	ldr	r2, [r3, #4]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002f94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6859      	ldr	r1, [r3, #4]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689a      	ldr	r2, [r3, #8]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6899      	ldr	r1, [r3, #8]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	68da      	ldr	r2, [r3, #12]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fce:	4a58      	ldr	r2, [pc, #352]	; (8003130 <ADC_Init+0x1f4>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d022      	beq.n	800301a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	689a      	ldr	r2, [r3, #8]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002fe2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	6899      	ldr	r1, [r3, #8]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003004:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	6899      	ldr	r1, [r3, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	430a      	orrs	r2, r1
 8003016:	609a      	str	r2, [r3, #8]
 8003018:	e00f      	b.n	800303a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	689a      	ldr	r2, [r3, #8]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003028:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003038:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 0202 	bic.w	r2, r2, #2
 8003048:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6899      	ldr	r1, [r3, #8]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	7e1b      	ldrb	r3, [r3, #24]
 8003054:	005a      	lsls	r2, r3, #1
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	430a      	orrs	r2, r1
 800305c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d01b      	beq.n	80030a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	685a      	ldr	r2, [r3, #4]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003076:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685a      	ldr	r2, [r3, #4]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003086:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6859      	ldr	r1, [r3, #4]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003092:	3b01      	subs	r3, #1
 8003094:	035a      	lsls	r2, r3, #13
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	430a      	orrs	r2, r1
 800309c:	605a      	str	r2, [r3, #4]
 800309e:	e007      	b.n	80030b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80030be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	69db      	ldr	r3, [r3, #28]
 80030ca:	3b01      	subs	r3, #1
 80030cc:	051a      	lsls	r2, r3, #20
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	430a      	orrs	r2, r1
 80030d4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80030e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	6899      	ldr	r1, [r3, #8]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030f2:	025a      	lsls	r2, r3, #9
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	689a      	ldr	r2, [r3, #8]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800310a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6899      	ldr	r1, [r3, #8]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	695b      	ldr	r3, [r3, #20]
 8003116:	029a      	lsls	r2, r3, #10
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	609a      	str	r2, [r3, #8]
}
 8003120:	bf00      	nop
 8003122:	3714      	adds	r7, #20
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	40012300 	.word	0x40012300
 8003130:	0f000001 	.word	0x0f000001

08003134 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003134:	b480      	push	{r7}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f003 0307 	and.w	r3, r3, #7
 8003142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003144:	4b0c      	ldr	r3, [pc, #48]	; (8003178 <__NVIC_SetPriorityGrouping+0x44>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800314a:	68ba      	ldr	r2, [r7, #8]
 800314c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003150:	4013      	ands	r3, r2
 8003152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800315c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003160:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003164:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003166:	4a04      	ldr	r2, [pc, #16]	; (8003178 <__NVIC_SetPriorityGrouping+0x44>)
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	60d3      	str	r3, [r2, #12]
}
 800316c:	bf00      	nop
 800316e:	3714      	adds	r7, #20
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr
 8003178:	e000ed00 	.word	0xe000ed00

0800317c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003180:	4b04      	ldr	r3, [pc, #16]	; (8003194 <__NVIC_GetPriorityGrouping+0x18>)
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	0a1b      	lsrs	r3, r3, #8
 8003186:	f003 0307 	and.w	r3, r3, #7
}
 800318a:	4618      	mov	r0, r3
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	e000ed00 	.word	0xe000ed00

08003198 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	db0b      	blt.n	80031c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031aa:	79fb      	ldrb	r3, [r7, #7]
 80031ac:	f003 021f 	and.w	r2, r3, #31
 80031b0:	4907      	ldr	r1, [pc, #28]	; (80031d0 <__NVIC_EnableIRQ+0x38>)
 80031b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b6:	095b      	lsrs	r3, r3, #5
 80031b8:	2001      	movs	r0, #1
 80031ba:	fa00 f202 	lsl.w	r2, r0, r2
 80031be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	e000e100 	.word	0xe000e100

080031d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	4603      	mov	r3, r0
 80031dc:	6039      	str	r1, [r7, #0]
 80031de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	db0a      	blt.n	80031fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	b2da      	uxtb	r2, r3
 80031ec:	490c      	ldr	r1, [pc, #48]	; (8003220 <__NVIC_SetPriority+0x4c>)
 80031ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f2:	0112      	lsls	r2, r2, #4
 80031f4:	b2d2      	uxtb	r2, r2
 80031f6:	440b      	add	r3, r1
 80031f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031fc:	e00a      	b.n	8003214 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	b2da      	uxtb	r2, r3
 8003202:	4908      	ldr	r1, [pc, #32]	; (8003224 <__NVIC_SetPriority+0x50>)
 8003204:	79fb      	ldrb	r3, [r7, #7]
 8003206:	f003 030f 	and.w	r3, r3, #15
 800320a:	3b04      	subs	r3, #4
 800320c:	0112      	lsls	r2, r2, #4
 800320e:	b2d2      	uxtb	r2, r2
 8003210:	440b      	add	r3, r1
 8003212:	761a      	strb	r2, [r3, #24]
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	e000e100 	.word	0xe000e100
 8003224:	e000ed00 	.word	0xe000ed00

08003228 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003228:	b480      	push	{r7}
 800322a:	b089      	sub	sp, #36	; 0x24
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f003 0307 	and.w	r3, r3, #7
 800323a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	f1c3 0307 	rsb	r3, r3, #7
 8003242:	2b04      	cmp	r3, #4
 8003244:	bf28      	it	cs
 8003246:	2304      	movcs	r3, #4
 8003248:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	3304      	adds	r3, #4
 800324e:	2b06      	cmp	r3, #6
 8003250:	d902      	bls.n	8003258 <NVIC_EncodePriority+0x30>
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	3b03      	subs	r3, #3
 8003256:	e000      	b.n	800325a <NVIC_EncodePriority+0x32>
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800325c:	f04f 32ff 	mov.w	r2, #4294967295
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	43da      	mvns	r2, r3
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	401a      	ands	r2, r3
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003270:	f04f 31ff 	mov.w	r1, #4294967295
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	fa01 f303 	lsl.w	r3, r1, r3
 800327a:	43d9      	mvns	r1, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003280:	4313      	orrs	r3, r2
         );
}
 8003282:	4618      	mov	r0, r3
 8003284:	3724      	adds	r7, #36	; 0x24
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
	...

08003290 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	3b01      	subs	r3, #1
 800329c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032a0:	d301      	bcc.n	80032a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032a2:	2301      	movs	r3, #1
 80032a4:	e00f      	b.n	80032c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032a6:	4a0a      	ldr	r2, [pc, #40]	; (80032d0 <SysTick_Config+0x40>)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	3b01      	subs	r3, #1
 80032ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032ae:	210f      	movs	r1, #15
 80032b0:	f04f 30ff 	mov.w	r0, #4294967295
 80032b4:	f7ff ff8e 	bl	80031d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032b8:	4b05      	ldr	r3, [pc, #20]	; (80032d0 <SysTick_Config+0x40>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032be:	4b04      	ldr	r3, [pc, #16]	; (80032d0 <SysTick_Config+0x40>)
 80032c0:	2207      	movs	r2, #7
 80032c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	e000e010 	.word	0xe000e010

080032d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f7ff ff29 	bl	8003134 <__NVIC_SetPriorityGrouping>
}
 80032e2:	bf00      	nop
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}

080032ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b086      	sub	sp, #24
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	4603      	mov	r3, r0
 80032f2:	60b9      	str	r1, [r7, #8]
 80032f4:	607a      	str	r2, [r7, #4]
 80032f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032f8:	2300      	movs	r3, #0
 80032fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032fc:	f7ff ff3e 	bl	800317c <__NVIC_GetPriorityGrouping>
 8003300:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	68b9      	ldr	r1, [r7, #8]
 8003306:	6978      	ldr	r0, [r7, #20]
 8003308:	f7ff ff8e 	bl	8003228 <NVIC_EncodePriority>
 800330c:	4602      	mov	r2, r0
 800330e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003312:	4611      	mov	r1, r2
 8003314:	4618      	mov	r0, r3
 8003316:	f7ff ff5d 	bl	80031d4 <__NVIC_SetPriority>
}
 800331a:	bf00      	nop
 800331c:	3718      	adds	r7, #24
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b082      	sub	sp, #8
 8003326:	af00      	add	r7, sp, #0
 8003328:	4603      	mov	r3, r0
 800332a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800332c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff ff31 	bl	8003198 <__NVIC_EnableIRQ>
}
 8003336:	bf00      	nop
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b082      	sub	sp, #8
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f7ff ffa2 	bl	8003290 <SysTick_Config>
 800334c:	4603      	mov	r3, r0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b084      	sub	sp, #16
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003362:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003364:	f7ff fad4 	bl	8002910 <HAL_GetTick>
 8003368:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d008      	beq.n	8003388 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2280      	movs	r2, #128	; 0x80
 800337a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e052      	b.n	800342e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 0216 	bic.w	r2, r2, #22
 8003396:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	695a      	ldr	r2, [r3, #20]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033a6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d103      	bne.n	80033b8 <HAL_DMA_Abort+0x62>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d007      	beq.n	80033c8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f022 0208 	bic.w	r2, r2, #8
 80033c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f022 0201 	bic.w	r2, r2, #1
 80033d6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033d8:	e013      	b.n	8003402 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033da:	f7ff fa99 	bl	8002910 <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b05      	cmp	r3, #5
 80033e6:	d90c      	bls.n	8003402 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2220      	movs	r2, #32
 80033ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2203      	movs	r2, #3
 80033f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e015      	b.n	800342e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	2b00      	cmp	r3, #0
 800340e:	d1e4      	bne.n	80033da <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003414:	223f      	movs	r2, #63	; 0x3f
 8003416:	409a      	lsls	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3710      	adds	r7, #16
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}

08003436 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003436:	b480      	push	{r7}
 8003438:	b083      	sub	sp, #12
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b02      	cmp	r3, #2
 8003448:	d004      	beq.n	8003454 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2280      	movs	r2, #128	; 0x80
 800344e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e00c      	b.n	800346e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2205      	movs	r2, #5
 8003458:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f022 0201 	bic.w	r2, r2, #1
 800346a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	370c      	adds	r7, #12
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
	...

0800347c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800347c:	b480      	push	{r7}
 800347e:	b089      	sub	sp, #36	; 0x24
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003486:	2300      	movs	r3, #0
 8003488:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800348a:	2300      	movs	r3, #0
 800348c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800348e:	2300      	movs	r3, #0
 8003490:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003492:	2300      	movs	r3, #0
 8003494:	61fb      	str	r3, [r7, #28]
 8003496:	e159      	b.n	800374c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003498:	2201      	movs	r2, #1
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	fa02 f303 	lsl.w	r3, r2, r3
 80034a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	4013      	ands	r3, r2
 80034aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034ac:	693a      	ldr	r2, [r7, #16]
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	f040 8148 	bne.w	8003746 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f003 0303 	and.w	r3, r3, #3
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d005      	beq.n	80034ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d130      	bne.n	8003530 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	2203      	movs	r2, #3
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	43db      	mvns	r3, r3
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	4013      	ands	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	68da      	ldr	r2, [r3, #12]
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	005b      	lsls	r3, r3, #1
 80034ee:	fa02 f303 	lsl.w	r3, r2, r3
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	69ba      	ldr	r2, [r7, #24]
 80034fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003504:	2201      	movs	r2, #1
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	fa02 f303 	lsl.w	r3, r2, r3
 800350c:	43db      	mvns	r3, r3
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4013      	ands	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	091b      	lsrs	r3, r3, #4
 800351a:	f003 0201 	and.w	r2, r3, #1
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	fa02 f303 	lsl.w	r3, r2, r3
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	4313      	orrs	r3, r2
 8003528:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f003 0303 	and.w	r3, r3, #3
 8003538:	2b03      	cmp	r3, #3
 800353a:	d017      	beq.n	800356c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	2203      	movs	r2, #3
 8003548:	fa02 f303 	lsl.w	r3, r2, r3
 800354c:	43db      	mvns	r3, r3
 800354e:	69ba      	ldr	r2, [r7, #24]
 8003550:	4013      	ands	r3, r2
 8003552:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	689a      	ldr	r2, [r3, #8]
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	fa02 f303 	lsl.w	r3, r2, r3
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	4313      	orrs	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 0303 	and.w	r3, r3, #3
 8003574:	2b02      	cmp	r3, #2
 8003576:	d123      	bne.n	80035c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	08da      	lsrs	r2, r3, #3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	3208      	adds	r2, #8
 8003580:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003584:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	f003 0307 	and.w	r3, r3, #7
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	220f      	movs	r2, #15
 8003590:	fa02 f303 	lsl.w	r3, r2, r3
 8003594:	43db      	mvns	r3, r3
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	4013      	ands	r3, r2
 800359a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	691a      	ldr	r2, [r3, #16]
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	f003 0307 	and.w	r3, r3, #7
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ac:	69ba      	ldr	r2, [r7, #24]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	08da      	lsrs	r2, r3, #3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	3208      	adds	r2, #8
 80035ba:	69b9      	ldr	r1, [r7, #24]
 80035bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	005b      	lsls	r3, r3, #1
 80035ca:	2203      	movs	r2, #3
 80035cc:	fa02 f303 	lsl.w	r3, r2, r3
 80035d0:	43db      	mvns	r3, r3
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	4013      	ands	r3, r2
 80035d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f003 0203 	and.w	r2, r3, #3
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	005b      	lsls	r3, r3, #1
 80035e4:	fa02 f303 	lsl.w	r3, r2, r3
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	69ba      	ldr	r2, [r7, #24]
 80035f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	f000 80a2 	beq.w	8003746 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003602:	2300      	movs	r3, #0
 8003604:	60fb      	str	r3, [r7, #12]
 8003606:	4b57      	ldr	r3, [pc, #348]	; (8003764 <HAL_GPIO_Init+0x2e8>)
 8003608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800360a:	4a56      	ldr	r2, [pc, #344]	; (8003764 <HAL_GPIO_Init+0x2e8>)
 800360c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003610:	6453      	str	r3, [r2, #68]	; 0x44
 8003612:	4b54      	ldr	r3, [pc, #336]	; (8003764 <HAL_GPIO_Init+0x2e8>)
 8003614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003616:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800361a:	60fb      	str	r3, [r7, #12]
 800361c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800361e:	4a52      	ldr	r2, [pc, #328]	; (8003768 <HAL_GPIO_Init+0x2ec>)
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	089b      	lsrs	r3, r3, #2
 8003624:	3302      	adds	r3, #2
 8003626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800362a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	f003 0303 	and.w	r3, r3, #3
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	220f      	movs	r2, #15
 8003636:	fa02 f303 	lsl.w	r3, r2, r3
 800363a:	43db      	mvns	r3, r3
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	4013      	ands	r3, r2
 8003640:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a49      	ldr	r2, [pc, #292]	; (800376c <HAL_GPIO_Init+0x2f0>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d019      	beq.n	800367e <HAL_GPIO_Init+0x202>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a48      	ldr	r2, [pc, #288]	; (8003770 <HAL_GPIO_Init+0x2f4>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d013      	beq.n	800367a <HAL_GPIO_Init+0x1fe>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a47      	ldr	r2, [pc, #284]	; (8003774 <HAL_GPIO_Init+0x2f8>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d00d      	beq.n	8003676 <HAL_GPIO_Init+0x1fa>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a46      	ldr	r2, [pc, #280]	; (8003778 <HAL_GPIO_Init+0x2fc>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d007      	beq.n	8003672 <HAL_GPIO_Init+0x1f6>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a45      	ldr	r2, [pc, #276]	; (800377c <HAL_GPIO_Init+0x300>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d101      	bne.n	800366e <HAL_GPIO_Init+0x1f2>
 800366a:	2304      	movs	r3, #4
 800366c:	e008      	b.n	8003680 <HAL_GPIO_Init+0x204>
 800366e:	2307      	movs	r3, #7
 8003670:	e006      	b.n	8003680 <HAL_GPIO_Init+0x204>
 8003672:	2303      	movs	r3, #3
 8003674:	e004      	b.n	8003680 <HAL_GPIO_Init+0x204>
 8003676:	2302      	movs	r3, #2
 8003678:	e002      	b.n	8003680 <HAL_GPIO_Init+0x204>
 800367a:	2301      	movs	r3, #1
 800367c:	e000      	b.n	8003680 <HAL_GPIO_Init+0x204>
 800367e:	2300      	movs	r3, #0
 8003680:	69fa      	ldr	r2, [r7, #28]
 8003682:	f002 0203 	and.w	r2, r2, #3
 8003686:	0092      	lsls	r2, r2, #2
 8003688:	4093      	lsls	r3, r2
 800368a:	69ba      	ldr	r2, [r7, #24]
 800368c:	4313      	orrs	r3, r2
 800368e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003690:	4935      	ldr	r1, [pc, #212]	; (8003768 <HAL_GPIO_Init+0x2ec>)
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	089b      	lsrs	r3, r3, #2
 8003696:	3302      	adds	r3, #2
 8003698:	69ba      	ldr	r2, [r7, #24]
 800369a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800369e:	4b38      	ldr	r3, [pc, #224]	; (8003780 <HAL_GPIO_Init+0x304>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	43db      	mvns	r3, r3
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	4013      	ands	r3, r2
 80036ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d003      	beq.n	80036c2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80036ba:	69ba      	ldr	r2, [r7, #24]
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	4313      	orrs	r3, r2
 80036c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036c2:	4a2f      	ldr	r2, [pc, #188]	; (8003780 <HAL_GPIO_Init+0x304>)
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036c8:	4b2d      	ldr	r3, [pc, #180]	; (8003780 <HAL_GPIO_Init+0x304>)
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	43db      	mvns	r3, r3
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	4013      	ands	r3, r2
 80036d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d003      	beq.n	80036ec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036ec:	4a24      	ldr	r2, [pc, #144]	; (8003780 <HAL_GPIO_Init+0x304>)
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036f2:	4b23      	ldr	r3, [pc, #140]	; (8003780 <HAL_GPIO_Init+0x304>)
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	43db      	mvns	r3, r3
 80036fc:	69ba      	ldr	r2, [r7, #24]
 80036fe:	4013      	ands	r3, r2
 8003700:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d003      	beq.n	8003716 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800370e:	69ba      	ldr	r2, [r7, #24]
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	4313      	orrs	r3, r2
 8003714:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003716:	4a1a      	ldr	r2, [pc, #104]	; (8003780 <HAL_GPIO_Init+0x304>)
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800371c:	4b18      	ldr	r3, [pc, #96]	; (8003780 <HAL_GPIO_Init+0x304>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	43db      	mvns	r3, r3
 8003726:	69ba      	ldr	r2, [r7, #24]
 8003728:	4013      	ands	r3, r2
 800372a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d003      	beq.n	8003740 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003738:	69ba      	ldr	r2, [r7, #24]
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003740:	4a0f      	ldr	r2, [pc, #60]	; (8003780 <HAL_GPIO_Init+0x304>)
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	3301      	adds	r3, #1
 800374a:	61fb      	str	r3, [r7, #28]
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	2b0f      	cmp	r3, #15
 8003750:	f67f aea2 	bls.w	8003498 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003754:	bf00      	nop
 8003756:	bf00      	nop
 8003758:	3724      	adds	r7, #36	; 0x24
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	40023800 	.word	0x40023800
 8003768:	40013800 	.word	0x40013800
 800376c:	40020000 	.word	0x40020000
 8003770:	40020400 	.word	0x40020400
 8003774:	40020800 	.word	0x40020800
 8003778:	40020c00 	.word	0x40020c00
 800377c:	40021000 	.word	0x40021000
 8003780:	40013c00 	.word	0x40013c00

08003784 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	460b      	mov	r3, r1
 800378e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	691a      	ldr	r2, [r3, #16]
 8003794:	887b      	ldrh	r3, [r7, #2]
 8003796:	4013      	ands	r3, r2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d002      	beq.n	80037a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800379c:	2301      	movs	r3, #1
 800379e:	73fb      	strb	r3, [r7, #15]
 80037a0:	e001      	b.n	80037a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037a2:	2300      	movs	r3, #0
 80037a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3714      	adds	r7, #20
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	460b      	mov	r3, r1
 80037be:	807b      	strh	r3, [r7, #2]
 80037c0:	4613      	mov	r3, r2
 80037c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037c4:	787b      	ldrb	r3, [r7, #1]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d003      	beq.n	80037d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037ca:	887a      	ldrh	r2, [r7, #2]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037d0:	e003      	b.n	80037da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037d2:	887b      	ldrh	r3, [r7, #2]
 80037d4:	041a      	lsls	r2, r3, #16
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	619a      	str	r2, [r3, #24]
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
	...

080037e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80037f2:	4b08      	ldr	r3, [pc, #32]	; (8003814 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037f4:	695a      	ldr	r2, [r3, #20]
 80037f6:	88fb      	ldrh	r3, [r7, #6]
 80037f8:	4013      	ands	r3, r2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d006      	beq.n	800380c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037fe:	4a05      	ldr	r2, [pc, #20]	; (8003814 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003800:	88fb      	ldrh	r3, [r7, #6]
 8003802:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003804:	88fb      	ldrh	r3, [r7, #6]
 8003806:	4618      	mov	r0, r3
 8003808:	f7fd ffdc 	bl	80017c4 <HAL_GPIO_EXTI_Callback>
  }
}
 800380c:	bf00      	nop
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	40013c00 	.word	0x40013c00

08003818 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d101      	bne.n	800382a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e12b      	b.n	8003a82 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d106      	bne.n	8003844 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f7fe fde4 	bl	800240c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2224      	movs	r2, #36	; 0x24
 8003848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f022 0201 	bic.w	r2, r2, #1
 800385a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800386a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800387a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800387c:	f001 f858 	bl	8004930 <HAL_RCC_GetPCLK1Freq>
 8003880:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	4a81      	ldr	r2, [pc, #516]	; (8003a8c <HAL_I2C_Init+0x274>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d807      	bhi.n	800389c <HAL_I2C_Init+0x84>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	4a80      	ldr	r2, [pc, #512]	; (8003a90 <HAL_I2C_Init+0x278>)
 8003890:	4293      	cmp	r3, r2
 8003892:	bf94      	ite	ls
 8003894:	2301      	movls	r3, #1
 8003896:	2300      	movhi	r3, #0
 8003898:	b2db      	uxtb	r3, r3
 800389a:	e006      	b.n	80038aa <HAL_I2C_Init+0x92>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	4a7d      	ldr	r2, [pc, #500]	; (8003a94 <HAL_I2C_Init+0x27c>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	bf94      	ite	ls
 80038a4:	2301      	movls	r3, #1
 80038a6:	2300      	movhi	r3, #0
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d001      	beq.n	80038b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e0e7      	b.n	8003a82 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	4a78      	ldr	r2, [pc, #480]	; (8003a98 <HAL_I2C_Init+0x280>)
 80038b6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ba:	0c9b      	lsrs	r3, r3, #18
 80038bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68ba      	ldr	r2, [r7, #8]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	6a1b      	ldr	r3, [r3, #32]
 80038d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	4a6a      	ldr	r2, [pc, #424]	; (8003a8c <HAL_I2C_Init+0x274>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d802      	bhi.n	80038ec <HAL_I2C_Init+0xd4>
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	3301      	adds	r3, #1
 80038ea:	e009      	b.n	8003900 <HAL_I2C_Init+0xe8>
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80038f2:	fb02 f303 	mul.w	r3, r2, r3
 80038f6:	4a69      	ldr	r2, [pc, #420]	; (8003a9c <HAL_I2C_Init+0x284>)
 80038f8:	fba2 2303 	umull	r2, r3, r2, r3
 80038fc:	099b      	lsrs	r3, r3, #6
 80038fe:	3301      	adds	r3, #1
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	6812      	ldr	r2, [r2, #0]
 8003904:	430b      	orrs	r3, r1
 8003906:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	69db      	ldr	r3, [r3, #28]
 800390e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003912:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	495c      	ldr	r1, [pc, #368]	; (8003a8c <HAL_I2C_Init+0x274>)
 800391c:	428b      	cmp	r3, r1
 800391e:	d819      	bhi.n	8003954 <HAL_I2C_Init+0x13c>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	1e59      	subs	r1, r3, #1
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	fbb1 f3f3 	udiv	r3, r1, r3
 800392e:	1c59      	adds	r1, r3, #1
 8003930:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003934:	400b      	ands	r3, r1
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00a      	beq.n	8003950 <HAL_I2C_Init+0x138>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	1e59      	subs	r1, r3, #1
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	fbb1 f3f3 	udiv	r3, r1, r3
 8003948:	3301      	adds	r3, #1
 800394a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800394e:	e051      	b.n	80039f4 <HAL_I2C_Init+0x1dc>
 8003950:	2304      	movs	r3, #4
 8003952:	e04f      	b.n	80039f4 <HAL_I2C_Init+0x1dc>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d111      	bne.n	8003980 <HAL_I2C_Init+0x168>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	1e58      	subs	r0, r3, #1
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6859      	ldr	r1, [r3, #4]
 8003964:	460b      	mov	r3, r1
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	440b      	add	r3, r1
 800396a:	fbb0 f3f3 	udiv	r3, r0, r3
 800396e:	3301      	adds	r3, #1
 8003970:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003974:	2b00      	cmp	r3, #0
 8003976:	bf0c      	ite	eq
 8003978:	2301      	moveq	r3, #1
 800397a:	2300      	movne	r3, #0
 800397c:	b2db      	uxtb	r3, r3
 800397e:	e012      	b.n	80039a6 <HAL_I2C_Init+0x18e>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	1e58      	subs	r0, r3, #1
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6859      	ldr	r1, [r3, #4]
 8003988:	460b      	mov	r3, r1
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	440b      	add	r3, r1
 800398e:	0099      	lsls	r1, r3, #2
 8003990:	440b      	add	r3, r1
 8003992:	fbb0 f3f3 	udiv	r3, r0, r3
 8003996:	3301      	adds	r3, #1
 8003998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800399c:	2b00      	cmp	r3, #0
 800399e:	bf0c      	ite	eq
 80039a0:	2301      	moveq	r3, #1
 80039a2:	2300      	movne	r3, #0
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d001      	beq.n	80039ae <HAL_I2C_Init+0x196>
 80039aa:	2301      	movs	r3, #1
 80039ac:	e022      	b.n	80039f4 <HAL_I2C_Init+0x1dc>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d10e      	bne.n	80039d4 <HAL_I2C_Init+0x1bc>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	1e58      	subs	r0, r3, #1
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6859      	ldr	r1, [r3, #4]
 80039be:	460b      	mov	r3, r1
 80039c0:	005b      	lsls	r3, r3, #1
 80039c2:	440b      	add	r3, r1
 80039c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80039c8:	3301      	adds	r3, #1
 80039ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039d2:	e00f      	b.n	80039f4 <HAL_I2C_Init+0x1dc>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	1e58      	subs	r0, r3, #1
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6859      	ldr	r1, [r3, #4]
 80039dc:	460b      	mov	r3, r1
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	440b      	add	r3, r1
 80039e2:	0099      	lsls	r1, r3, #2
 80039e4:	440b      	add	r3, r1
 80039e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039ea:	3301      	adds	r3, #1
 80039ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039f4:	6879      	ldr	r1, [r7, #4]
 80039f6:	6809      	ldr	r1, [r1, #0]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69da      	ldr	r2, [r3, #28]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
 8003a0e:	431a      	orrs	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	430a      	orrs	r2, r1
 8003a16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003a22:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	6911      	ldr	r1, [r2, #16]
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	68d2      	ldr	r2, [r2, #12]
 8003a2e:	4311      	orrs	r1, r2
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	6812      	ldr	r2, [r2, #0]
 8003a34:	430b      	orrs	r3, r1
 8003a36:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	695a      	ldr	r2, [r3, #20]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	431a      	orrs	r2, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	430a      	orrs	r2, r1
 8003a52:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f042 0201 	orr.w	r2, r2, #1
 8003a62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2220      	movs	r2, #32
 8003a6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	000186a0 	.word	0x000186a0
 8003a90:	001e847f 	.word	0x001e847f
 8003a94:	003d08ff 	.word	0x003d08ff
 8003a98:	431bde83 	.word	0x431bde83
 8003a9c:	10624dd3 	.word	0x10624dd3

08003aa0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b088      	sub	sp, #32
 8003aa4:	af02      	add	r7, sp, #8
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	4608      	mov	r0, r1
 8003aaa:	4611      	mov	r1, r2
 8003aac:	461a      	mov	r2, r3
 8003aae:	4603      	mov	r3, r0
 8003ab0:	817b      	strh	r3, [r7, #10]
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	813b      	strh	r3, [r7, #8]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003aba:	f7fe ff29 	bl	8002910 <HAL_GetTick>
 8003abe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	2b20      	cmp	r3, #32
 8003aca:	f040 80d9 	bne.w	8003c80 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	9300      	str	r3, [sp, #0]
 8003ad2:	2319      	movs	r3, #25
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	496d      	ldr	r1, [pc, #436]	; (8003c8c <HAL_I2C_Mem_Write+0x1ec>)
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f000 f971 	bl	8003dc0 <I2C_WaitOnFlagUntilTimeout>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d001      	beq.n	8003ae8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003ae4:	2302      	movs	r3, #2
 8003ae6:	e0cc      	b.n	8003c82 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d101      	bne.n	8003af6 <HAL_I2C_Mem_Write+0x56>
 8003af2:	2302      	movs	r3, #2
 8003af4:	e0c5      	b.n	8003c82 <HAL_I2C_Mem_Write+0x1e2>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0301 	and.w	r3, r3, #1
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d007      	beq.n	8003b1c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f042 0201 	orr.w	r2, r2, #1
 8003b1a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b2a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2221      	movs	r2, #33	; 0x21
 8003b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2240      	movs	r2, #64	; 0x40
 8003b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6a3a      	ldr	r2, [r7, #32]
 8003b46:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003b4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b52:	b29a      	uxth	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	4a4d      	ldr	r2, [pc, #308]	; (8003c90 <HAL_I2C_Mem_Write+0x1f0>)
 8003b5c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b5e:	88f8      	ldrh	r0, [r7, #6]
 8003b60:	893a      	ldrh	r2, [r7, #8]
 8003b62:	8979      	ldrh	r1, [r7, #10]
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	9301      	str	r3, [sp, #4]
 8003b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b6a:	9300      	str	r3, [sp, #0]
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	68f8      	ldr	r0, [r7, #12]
 8003b70:	f000 f890 	bl	8003c94 <I2C_RequestMemoryWrite>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d052      	beq.n	8003c20 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e081      	b.n	8003c82 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b7e:	697a      	ldr	r2, [r7, #20]
 8003b80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b82:	68f8      	ldr	r0, [r7, #12]
 8003b84:	f000 f9f2 	bl	8003f6c <I2C_WaitOnTXEFlagUntilTimeout>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00d      	beq.n	8003baa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b92:	2b04      	cmp	r3, #4
 8003b94:	d107      	bne.n	8003ba6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ba4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e06b      	b.n	8003c82 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	781a      	ldrb	r2, [r3, #0]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bba:	1c5a      	adds	r2, r3, #1
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	b29a      	uxth	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	3b01      	subs	r3, #1
 8003bd4:	b29a      	uxth	r2, r3
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	695b      	ldr	r3, [r3, #20]
 8003be0:	f003 0304 	and.w	r3, r3, #4
 8003be4:	2b04      	cmp	r3, #4
 8003be6:	d11b      	bne.n	8003c20 <HAL_I2C_Mem_Write+0x180>
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d017      	beq.n	8003c20 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf4:	781a      	ldrb	r2, [r3, #0]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1aa      	bne.n	8003b7e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c28:	697a      	ldr	r2, [r7, #20]
 8003c2a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f000 f9de 	bl	8003fee <I2C_WaitOnBTFFlagUntilTimeout>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d00d      	beq.n	8003c54 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3c:	2b04      	cmp	r3, #4
 8003c3e:	d107      	bne.n	8003c50 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c4e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e016      	b.n	8003c82 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2220      	movs	r2, #32
 8003c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	e000      	b.n	8003c82 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003c80:	2302      	movs	r3, #2
  }
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3718      	adds	r7, #24
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	00100002 	.word	0x00100002
 8003c90:	ffff0000 	.word	0xffff0000

08003c94 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b088      	sub	sp, #32
 8003c98:	af02      	add	r7, sp, #8
 8003c9a:	60f8      	str	r0, [r7, #12]
 8003c9c:	4608      	mov	r0, r1
 8003c9e:	4611      	mov	r1, r2
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	817b      	strh	r3, [r7, #10]
 8003ca6:	460b      	mov	r3, r1
 8003ca8:	813b      	strh	r3, [r7, #8]
 8003caa:	4613      	mov	r3, r2
 8003cac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003cbc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc0:	9300      	str	r3, [sp, #0]
 8003cc2:	6a3b      	ldr	r3, [r7, #32]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f000 f878 	bl	8003dc0 <I2C_WaitOnFlagUntilTimeout>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00d      	beq.n	8003cf2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ce4:	d103      	bne.n	8003cee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e05f      	b.n	8003db2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003cf2:	897b      	ldrh	r3, [r7, #10]
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d00:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d04:	6a3a      	ldr	r2, [r7, #32]
 8003d06:	492d      	ldr	r1, [pc, #180]	; (8003dbc <I2C_RequestMemoryWrite+0x128>)
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f000 f8b0 	bl	8003e6e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d001      	beq.n	8003d18 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e04c      	b.n	8003db2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d18:	2300      	movs	r3, #0
 8003d1a:	617b      	str	r3, [r7, #20]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	695b      	ldr	r3, [r3, #20]
 8003d22:	617b      	str	r3, [r7, #20]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	699b      	ldr	r3, [r3, #24]
 8003d2a:	617b      	str	r3, [r7, #20]
 8003d2c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d30:	6a39      	ldr	r1, [r7, #32]
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f000 f91a 	bl	8003f6c <I2C_WaitOnTXEFlagUntilTimeout>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00d      	beq.n	8003d5a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d42:	2b04      	cmp	r3, #4
 8003d44:	d107      	bne.n	8003d56 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d54:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e02b      	b.n	8003db2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d5a:	88fb      	ldrh	r3, [r7, #6]
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d105      	bne.n	8003d6c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d60:	893b      	ldrh	r3, [r7, #8]
 8003d62:	b2da      	uxtb	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	611a      	str	r2, [r3, #16]
 8003d6a:	e021      	b.n	8003db0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d6c:	893b      	ldrh	r3, [r7, #8]
 8003d6e:	0a1b      	lsrs	r3, r3, #8
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	b2da      	uxtb	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d7c:	6a39      	ldr	r1, [r7, #32]
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f000 f8f4 	bl	8003f6c <I2C_WaitOnTXEFlagUntilTimeout>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00d      	beq.n	8003da6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8e:	2b04      	cmp	r3, #4
 8003d90:	d107      	bne.n	8003da2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003da0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e005      	b.n	8003db2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003da6:	893b      	ldrh	r3, [r7, #8]
 8003da8:	b2da      	uxtb	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3718      	adds	r7, #24
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	00010002 	.word	0x00010002

08003dc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	60b9      	str	r1, [r7, #8]
 8003dca:	603b      	str	r3, [r7, #0]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dd0:	e025      	b.n	8003e1e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dd8:	d021      	beq.n	8003e1e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dda:	f7fe fd99 	bl	8002910 <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	683a      	ldr	r2, [r7, #0]
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d302      	bcc.n	8003df0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d116      	bne.n	8003e1e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2220      	movs	r2, #32
 8003dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0a:	f043 0220 	orr.w	r2, r3, #32
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e023      	b.n	8003e66 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	0c1b      	lsrs	r3, r3, #16
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d10d      	bne.n	8003e44 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	43da      	mvns	r2, r3
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	4013      	ands	r3, r2
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	bf0c      	ite	eq
 8003e3a:	2301      	moveq	r3, #1
 8003e3c:	2300      	movne	r3, #0
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	461a      	mov	r2, r3
 8003e42:	e00c      	b.n	8003e5e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	43da      	mvns	r2, r3
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	4013      	ands	r3, r2
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	bf0c      	ite	eq
 8003e56:	2301      	moveq	r3, #1
 8003e58:	2300      	movne	r3, #0
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	79fb      	ldrb	r3, [r7, #7]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d0b6      	beq.n	8003dd2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b084      	sub	sp, #16
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	60f8      	str	r0, [r7, #12]
 8003e76:	60b9      	str	r1, [r7, #8]
 8003e78:	607a      	str	r2, [r7, #4]
 8003e7a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e7c:	e051      	b.n	8003f22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e8c:	d123      	bne.n	8003ed6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e9c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ea6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2220      	movs	r2, #32
 8003eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec2:	f043 0204 	orr.w	r2, r3, #4
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e046      	b.n	8003f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003edc:	d021      	beq.n	8003f22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ede:	f7fe fd17 	bl	8002910 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d302      	bcc.n	8003ef4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d116      	bne.n	8003f22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2220      	movs	r2, #32
 8003efe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0e:	f043 0220 	orr.w	r2, r3, #32
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e020      	b.n	8003f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	0c1b      	lsrs	r3, r3, #16
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d10c      	bne.n	8003f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	43da      	mvns	r2, r3
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	4013      	ands	r3, r2
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	bf14      	ite	ne
 8003f3e:	2301      	movne	r3, #1
 8003f40:	2300      	moveq	r3, #0
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	e00b      	b.n	8003f5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	43da      	mvns	r2, r3
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	4013      	ands	r3, r2
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	bf14      	ite	ne
 8003f58:	2301      	movne	r3, #1
 8003f5a:	2300      	moveq	r3, #0
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d18d      	bne.n	8003e7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3710      	adds	r7, #16
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	60b9      	str	r1, [r7, #8]
 8003f76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f78:	e02d      	b.n	8003fd6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f000 f878 	bl	8004070 <I2C_IsAcknowledgeFailed>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e02d      	b.n	8003fe6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f90:	d021      	beq.n	8003fd6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f92:	f7fe fcbd 	bl	8002910 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	68ba      	ldr	r2, [r7, #8]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d302      	bcc.n	8003fa8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d116      	bne.n	8003fd6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2220      	movs	r2, #32
 8003fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc2:	f043 0220 	orr.w	r2, r3, #32
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e007      	b.n	8003fe6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	695b      	ldr	r3, [r3, #20]
 8003fdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fe0:	2b80      	cmp	r3, #128	; 0x80
 8003fe2:	d1ca      	bne.n	8003f7a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b084      	sub	sp, #16
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	60f8      	str	r0, [r7, #12]
 8003ff6:	60b9      	str	r1, [r7, #8]
 8003ff8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ffa:	e02d      	b.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ffc:	68f8      	ldr	r0, [r7, #12]
 8003ffe:	f000 f837 	bl	8004070 <I2C_IsAcknowledgeFailed>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d001      	beq.n	800400c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e02d      	b.n	8004068 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004012:	d021      	beq.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004014:	f7fe fc7c 	bl	8002910 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	68ba      	ldr	r2, [r7, #8]
 8004020:	429a      	cmp	r2, r3
 8004022:	d302      	bcc.n	800402a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d116      	bne.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2220      	movs	r2, #32
 8004034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004044:	f043 0220 	orr.w	r2, r3, #32
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e007      	b.n	8004068 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	f003 0304 	and.w	r3, r3, #4
 8004062:	2b04      	cmp	r3, #4
 8004064:	d1ca      	bne.n	8003ffc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	3710      	adds	r7, #16
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004082:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004086:	d11b      	bne.n	80040c0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004090:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2220      	movs	r2, #32
 800409c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ac:	f043 0204 	orr.w	r2, r3, #4
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e000      	b.n	80040c2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	370c      	adds	r7, #12
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
	...

080040d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b086      	sub	sp, #24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e267      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d075      	beq.n	80041da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80040ee:	4b88      	ldr	r3, [pc, #544]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f003 030c 	and.w	r3, r3, #12
 80040f6:	2b04      	cmp	r3, #4
 80040f8:	d00c      	beq.n	8004114 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040fa:	4b85      	ldr	r3, [pc, #532]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004102:	2b08      	cmp	r3, #8
 8004104:	d112      	bne.n	800412c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004106:	4b82      	ldr	r3, [pc, #520]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800410e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004112:	d10b      	bne.n	800412c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004114:	4b7e      	ldr	r3, [pc, #504]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d05b      	beq.n	80041d8 <HAL_RCC_OscConfig+0x108>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d157      	bne.n	80041d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e242      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004134:	d106      	bne.n	8004144 <HAL_RCC_OscConfig+0x74>
 8004136:	4b76      	ldr	r3, [pc, #472]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a75      	ldr	r2, [pc, #468]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 800413c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004140:	6013      	str	r3, [r2, #0]
 8004142:	e01d      	b.n	8004180 <HAL_RCC_OscConfig+0xb0>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800414c:	d10c      	bne.n	8004168 <HAL_RCC_OscConfig+0x98>
 800414e:	4b70      	ldr	r3, [pc, #448]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a6f      	ldr	r2, [pc, #444]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 8004154:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004158:	6013      	str	r3, [r2, #0]
 800415a:	4b6d      	ldr	r3, [pc, #436]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a6c      	ldr	r2, [pc, #432]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 8004160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004164:	6013      	str	r3, [r2, #0]
 8004166:	e00b      	b.n	8004180 <HAL_RCC_OscConfig+0xb0>
 8004168:	4b69      	ldr	r3, [pc, #420]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a68      	ldr	r2, [pc, #416]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 800416e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004172:	6013      	str	r3, [r2, #0]
 8004174:	4b66      	ldr	r3, [pc, #408]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a65      	ldr	r2, [pc, #404]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 800417a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800417e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d013      	beq.n	80041b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004188:	f7fe fbc2 	bl	8002910 <HAL_GetTick>
 800418c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800418e:	e008      	b.n	80041a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004190:	f7fe fbbe 	bl	8002910 <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	2b64      	cmp	r3, #100	; 0x64
 800419c:	d901      	bls.n	80041a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e207      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041a2:	4b5b      	ldr	r3, [pc, #364]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d0f0      	beq.n	8004190 <HAL_RCC_OscConfig+0xc0>
 80041ae:	e014      	b.n	80041da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b0:	f7fe fbae 	bl	8002910 <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041b6:	e008      	b.n	80041ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041b8:	f7fe fbaa 	bl	8002910 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b64      	cmp	r3, #100	; 0x64
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e1f3      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041ca:	4b51      	ldr	r3, [pc, #324]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1f0      	bne.n	80041b8 <HAL_RCC_OscConfig+0xe8>
 80041d6:	e000      	b.n	80041da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0302 	and.w	r3, r3, #2
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d063      	beq.n	80042ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041e6:	4b4a      	ldr	r3, [pc, #296]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	f003 030c 	and.w	r3, r3, #12
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d00b      	beq.n	800420a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041f2:	4b47      	ldr	r3, [pc, #284]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041fa:	2b08      	cmp	r3, #8
 80041fc:	d11c      	bne.n	8004238 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041fe:	4b44      	ldr	r3, [pc, #272]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d116      	bne.n	8004238 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800420a:	4b41      	ldr	r3, [pc, #260]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b00      	cmp	r3, #0
 8004214:	d005      	beq.n	8004222 <HAL_RCC_OscConfig+0x152>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	2b01      	cmp	r3, #1
 800421c:	d001      	beq.n	8004222 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e1c7      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004222:	4b3b      	ldr	r3, [pc, #236]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	00db      	lsls	r3, r3, #3
 8004230:	4937      	ldr	r1, [pc, #220]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 8004232:	4313      	orrs	r3, r2
 8004234:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004236:	e03a      	b.n	80042ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d020      	beq.n	8004282 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004240:	4b34      	ldr	r3, [pc, #208]	; (8004314 <HAL_RCC_OscConfig+0x244>)
 8004242:	2201      	movs	r2, #1
 8004244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004246:	f7fe fb63 	bl	8002910 <HAL_GetTick>
 800424a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800424c:	e008      	b.n	8004260 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800424e:	f7fe fb5f 	bl	8002910 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	2b02      	cmp	r3, #2
 800425a:	d901      	bls.n	8004260 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e1a8      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004260:	4b2b      	ldr	r3, [pc, #172]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d0f0      	beq.n	800424e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800426c:	4b28      	ldr	r3, [pc, #160]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	00db      	lsls	r3, r3, #3
 800427a:	4925      	ldr	r1, [pc, #148]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 800427c:	4313      	orrs	r3, r2
 800427e:	600b      	str	r3, [r1, #0]
 8004280:	e015      	b.n	80042ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004282:	4b24      	ldr	r3, [pc, #144]	; (8004314 <HAL_RCC_OscConfig+0x244>)
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004288:	f7fe fb42 	bl	8002910 <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004290:	f7fe fb3e 	bl	8002910 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b02      	cmp	r3, #2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e187      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042a2:	4b1b      	ldr	r3, [pc, #108]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d1f0      	bne.n	8004290 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0308 	and.w	r3, r3, #8
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d036      	beq.n	8004328 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d016      	beq.n	80042f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042c2:	4b15      	ldr	r3, [pc, #84]	; (8004318 <HAL_RCC_OscConfig+0x248>)
 80042c4:	2201      	movs	r2, #1
 80042c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042c8:	f7fe fb22 	bl	8002910 <HAL_GetTick>
 80042cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042ce:	e008      	b.n	80042e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042d0:	f7fe fb1e 	bl	8002910 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e167      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042e2:	4b0b      	ldr	r3, [pc, #44]	; (8004310 <HAL_RCC_OscConfig+0x240>)
 80042e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042e6:	f003 0302 	and.w	r3, r3, #2
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d0f0      	beq.n	80042d0 <HAL_RCC_OscConfig+0x200>
 80042ee:	e01b      	b.n	8004328 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042f0:	4b09      	ldr	r3, [pc, #36]	; (8004318 <HAL_RCC_OscConfig+0x248>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042f6:	f7fe fb0b 	bl	8002910 <HAL_GetTick>
 80042fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042fc:	e00e      	b.n	800431c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042fe:	f7fe fb07 	bl	8002910 <HAL_GetTick>
 8004302:	4602      	mov	r2, r0
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	2b02      	cmp	r3, #2
 800430a:	d907      	bls.n	800431c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e150      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
 8004310:	40023800 	.word	0x40023800
 8004314:	42470000 	.word	0x42470000
 8004318:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800431c:	4b88      	ldr	r3, [pc, #544]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 800431e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004320:	f003 0302 	and.w	r3, r3, #2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d1ea      	bne.n	80042fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	2b00      	cmp	r3, #0
 8004332:	f000 8097 	beq.w	8004464 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004336:	2300      	movs	r3, #0
 8004338:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800433a:	4b81      	ldr	r3, [pc, #516]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 800433c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d10f      	bne.n	8004366 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004346:	2300      	movs	r3, #0
 8004348:	60bb      	str	r3, [r7, #8]
 800434a:	4b7d      	ldr	r3, [pc, #500]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 800434c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434e:	4a7c      	ldr	r2, [pc, #496]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 8004350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004354:	6413      	str	r3, [r2, #64]	; 0x40
 8004356:	4b7a      	ldr	r3, [pc, #488]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 8004358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800435e:	60bb      	str	r3, [r7, #8]
 8004360:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004362:	2301      	movs	r3, #1
 8004364:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004366:	4b77      	ldr	r3, [pc, #476]	; (8004544 <HAL_RCC_OscConfig+0x474>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800436e:	2b00      	cmp	r3, #0
 8004370:	d118      	bne.n	80043a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004372:	4b74      	ldr	r3, [pc, #464]	; (8004544 <HAL_RCC_OscConfig+0x474>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a73      	ldr	r2, [pc, #460]	; (8004544 <HAL_RCC_OscConfig+0x474>)
 8004378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800437c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800437e:	f7fe fac7 	bl	8002910 <HAL_GetTick>
 8004382:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004384:	e008      	b.n	8004398 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004386:	f7fe fac3 	bl	8002910 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	2b02      	cmp	r3, #2
 8004392:	d901      	bls.n	8004398 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e10c      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004398:	4b6a      	ldr	r3, [pc, #424]	; (8004544 <HAL_RCC_OscConfig+0x474>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d0f0      	beq.n	8004386 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d106      	bne.n	80043ba <HAL_RCC_OscConfig+0x2ea>
 80043ac:	4b64      	ldr	r3, [pc, #400]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 80043ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043b0:	4a63      	ldr	r2, [pc, #396]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 80043b2:	f043 0301 	orr.w	r3, r3, #1
 80043b6:	6713      	str	r3, [r2, #112]	; 0x70
 80043b8:	e01c      	b.n	80043f4 <HAL_RCC_OscConfig+0x324>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	2b05      	cmp	r3, #5
 80043c0:	d10c      	bne.n	80043dc <HAL_RCC_OscConfig+0x30c>
 80043c2:	4b5f      	ldr	r3, [pc, #380]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 80043c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043c6:	4a5e      	ldr	r2, [pc, #376]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 80043c8:	f043 0304 	orr.w	r3, r3, #4
 80043cc:	6713      	str	r3, [r2, #112]	; 0x70
 80043ce:	4b5c      	ldr	r3, [pc, #368]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 80043d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043d2:	4a5b      	ldr	r2, [pc, #364]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 80043d4:	f043 0301 	orr.w	r3, r3, #1
 80043d8:	6713      	str	r3, [r2, #112]	; 0x70
 80043da:	e00b      	b.n	80043f4 <HAL_RCC_OscConfig+0x324>
 80043dc:	4b58      	ldr	r3, [pc, #352]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 80043de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043e0:	4a57      	ldr	r2, [pc, #348]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 80043e2:	f023 0301 	bic.w	r3, r3, #1
 80043e6:	6713      	str	r3, [r2, #112]	; 0x70
 80043e8:	4b55      	ldr	r3, [pc, #340]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 80043ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043ec:	4a54      	ldr	r2, [pc, #336]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 80043ee:	f023 0304 	bic.w	r3, r3, #4
 80043f2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d015      	beq.n	8004428 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043fc:	f7fe fa88 	bl	8002910 <HAL_GetTick>
 8004400:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004402:	e00a      	b.n	800441a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004404:	f7fe fa84 	bl	8002910 <HAL_GetTick>
 8004408:	4602      	mov	r2, r0
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004412:	4293      	cmp	r3, r2
 8004414:	d901      	bls.n	800441a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e0cb      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800441a:	4b49      	ldr	r3, [pc, #292]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 800441c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d0ee      	beq.n	8004404 <HAL_RCC_OscConfig+0x334>
 8004426:	e014      	b.n	8004452 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004428:	f7fe fa72 	bl	8002910 <HAL_GetTick>
 800442c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800442e:	e00a      	b.n	8004446 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004430:	f7fe fa6e 	bl	8002910 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	f241 3288 	movw	r2, #5000	; 0x1388
 800443e:	4293      	cmp	r3, r2
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e0b5      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004446:	4b3e      	ldr	r3, [pc, #248]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 8004448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1ee      	bne.n	8004430 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004452:	7dfb      	ldrb	r3, [r7, #23]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d105      	bne.n	8004464 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004458:	4b39      	ldr	r3, [pc, #228]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 800445a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445c:	4a38      	ldr	r2, [pc, #224]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 800445e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004462:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	699b      	ldr	r3, [r3, #24]
 8004468:	2b00      	cmp	r3, #0
 800446a:	f000 80a1 	beq.w	80045b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800446e:	4b34      	ldr	r3, [pc, #208]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f003 030c 	and.w	r3, r3, #12
 8004476:	2b08      	cmp	r3, #8
 8004478:	d05c      	beq.n	8004534 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	2b02      	cmp	r3, #2
 8004480:	d141      	bne.n	8004506 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004482:	4b31      	ldr	r3, [pc, #196]	; (8004548 <HAL_RCC_OscConfig+0x478>)
 8004484:	2200      	movs	r2, #0
 8004486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004488:	f7fe fa42 	bl	8002910 <HAL_GetTick>
 800448c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800448e:	e008      	b.n	80044a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004490:	f7fe fa3e 	bl	8002910 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b02      	cmp	r3, #2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e087      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044a2:	4b27      	ldr	r3, [pc, #156]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d1f0      	bne.n	8004490 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	69da      	ldr	r2, [r3, #28]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a1b      	ldr	r3, [r3, #32]
 80044b6:	431a      	orrs	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044bc:	019b      	lsls	r3, r3, #6
 80044be:	431a      	orrs	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c4:	085b      	lsrs	r3, r3, #1
 80044c6:	3b01      	subs	r3, #1
 80044c8:	041b      	lsls	r3, r3, #16
 80044ca:	431a      	orrs	r2, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d0:	061b      	lsls	r3, r3, #24
 80044d2:	491b      	ldr	r1, [pc, #108]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044d8:	4b1b      	ldr	r3, [pc, #108]	; (8004548 <HAL_RCC_OscConfig+0x478>)
 80044da:	2201      	movs	r2, #1
 80044dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044de:	f7fe fa17 	bl	8002910 <HAL_GetTick>
 80044e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044e4:	e008      	b.n	80044f8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044e6:	f7fe fa13 	bl	8002910 <HAL_GetTick>
 80044ea:	4602      	mov	r2, r0
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d901      	bls.n	80044f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	e05c      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044f8:	4b11      	ldr	r3, [pc, #68]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d0f0      	beq.n	80044e6 <HAL_RCC_OscConfig+0x416>
 8004504:	e054      	b.n	80045b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004506:	4b10      	ldr	r3, [pc, #64]	; (8004548 <HAL_RCC_OscConfig+0x478>)
 8004508:	2200      	movs	r2, #0
 800450a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800450c:	f7fe fa00 	bl	8002910 <HAL_GetTick>
 8004510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004512:	e008      	b.n	8004526 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004514:	f7fe f9fc 	bl	8002910 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	2b02      	cmp	r3, #2
 8004520:	d901      	bls.n	8004526 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e045      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004526:	4b06      	ldr	r3, [pc, #24]	; (8004540 <HAL_RCC_OscConfig+0x470>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1f0      	bne.n	8004514 <HAL_RCC_OscConfig+0x444>
 8004532:	e03d      	b.n	80045b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	699b      	ldr	r3, [r3, #24]
 8004538:	2b01      	cmp	r3, #1
 800453a:	d107      	bne.n	800454c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e038      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
 8004540:	40023800 	.word	0x40023800
 8004544:	40007000 	.word	0x40007000
 8004548:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800454c:	4b1b      	ldr	r3, [pc, #108]	; (80045bc <HAL_RCC_OscConfig+0x4ec>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	2b01      	cmp	r3, #1
 8004558:	d028      	beq.n	80045ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004564:	429a      	cmp	r2, r3
 8004566:	d121      	bne.n	80045ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004572:	429a      	cmp	r2, r3
 8004574:	d11a      	bne.n	80045ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004576:	68fa      	ldr	r2, [r7, #12]
 8004578:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800457c:	4013      	ands	r3, r2
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004582:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004584:	4293      	cmp	r3, r2
 8004586:	d111      	bne.n	80045ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004592:	085b      	lsrs	r3, r3, #1
 8004594:	3b01      	subs	r3, #1
 8004596:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004598:	429a      	cmp	r2, r3
 800459a:	d107      	bne.n	80045ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d001      	beq.n	80045b0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e000      	b.n	80045b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3718      	adds	r7, #24
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	40023800 	.word	0x40023800

080045c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d101      	bne.n	80045d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e0cc      	b.n	800476e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045d4:	4b68      	ldr	r3, [pc, #416]	; (8004778 <HAL_RCC_ClockConfig+0x1b8>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0307 	and.w	r3, r3, #7
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d90c      	bls.n	80045fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045e2:	4b65      	ldr	r3, [pc, #404]	; (8004778 <HAL_RCC_ClockConfig+0x1b8>)
 80045e4:	683a      	ldr	r2, [r7, #0]
 80045e6:	b2d2      	uxtb	r2, r2
 80045e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ea:	4b63      	ldr	r3, [pc, #396]	; (8004778 <HAL_RCC_ClockConfig+0x1b8>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0307 	and.w	r3, r3, #7
 80045f2:	683a      	ldr	r2, [r7, #0]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d001      	beq.n	80045fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e0b8      	b.n	800476e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0302 	and.w	r3, r3, #2
 8004604:	2b00      	cmp	r3, #0
 8004606:	d020      	beq.n	800464a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0304 	and.w	r3, r3, #4
 8004610:	2b00      	cmp	r3, #0
 8004612:	d005      	beq.n	8004620 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004614:	4b59      	ldr	r3, [pc, #356]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	4a58      	ldr	r2, [pc, #352]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 800461a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800461e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0308 	and.w	r3, r3, #8
 8004628:	2b00      	cmp	r3, #0
 800462a:	d005      	beq.n	8004638 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800462c:	4b53      	ldr	r3, [pc, #332]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	4a52      	ldr	r2, [pc, #328]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 8004632:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004636:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004638:	4b50      	ldr	r3, [pc, #320]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	494d      	ldr	r1, [pc, #308]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 8004646:	4313      	orrs	r3, r2
 8004648:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0301 	and.w	r3, r3, #1
 8004652:	2b00      	cmp	r3, #0
 8004654:	d044      	beq.n	80046e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d107      	bne.n	800466e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800465e:	4b47      	ldr	r3, [pc, #284]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d119      	bne.n	800469e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e07f      	b.n	800476e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	2b02      	cmp	r3, #2
 8004674:	d003      	beq.n	800467e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800467a:	2b03      	cmp	r3, #3
 800467c:	d107      	bne.n	800468e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800467e:	4b3f      	ldr	r3, [pc, #252]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d109      	bne.n	800469e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e06f      	b.n	800476e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800468e:	4b3b      	ldr	r3, [pc, #236]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0302 	and.w	r3, r3, #2
 8004696:	2b00      	cmp	r3, #0
 8004698:	d101      	bne.n	800469e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e067      	b.n	800476e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800469e:	4b37      	ldr	r3, [pc, #220]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f023 0203 	bic.w	r2, r3, #3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	4934      	ldr	r1, [pc, #208]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046b0:	f7fe f92e 	bl	8002910 <HAL_GetTick>
 80046b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046b6:	e00a      	b.n	80046ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046b8:	f7fe f92a 	bl	8002910 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d901      	bls.n	80046ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	e04f      	b.n	800476e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ce:	4b2b      	ldr	r3, [pc, #172]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	f003 020c 	and.w	r2, r3, #12
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	429a      	cmp	r2, r3
 80046de:	d1eb      	bne.n	80046b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046e0:	4b25      	ldr	r3, [pc, #148]	; (8004778 <HAL_RCC_ClockConfig+0x1b8>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0307 	and.w	r3, r3, #7
 80046e8:	683a      	ldr	r2, [r7, #0]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d20c      	bcs.n	8004708 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ee:	4b22      	ldr	r3, [pc, #136]	; (8004778 <HAL_RCC_ClockConfig+0x1b8>)
 80046f0:	683a      	ldr	r2, [r7, #0]
 80046f2:	b2d2      	uxtb	r2, r2
 80046f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046f6:	4b20      	ldr	r3, [pc, #128]	; (8004778 <HAL_RCC_ClockConfig+0x1b8>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0307 	and.w	r3, r3, #7
 80046fe:	683a      	ldr	r2, [r7, #0]
 8004700:	429a      	cmp	r2, r3
 8004702:	d001      	beq.n	8004708 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e032      	b.n	800476e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0304 	and.w	r3, r3, #4
 8004710:	2b00      	cmp	r3, #0
 8004712:	d008      	beq.n	8004726 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004714:	4b19      	ldr	r3, [pc, #100]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	4916      	ldr	r1, [pc, #88]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 8004722:	4313      	orrs	r3, r2
 8004724:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0308 	and.w	r3, r3, #8
 800472e:	2b00      	cmp	r3, #0
 8004730:	d009      	beq.n	8004746 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004732:	4b12      	ldr	r3, [pc, #72]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	00db      	lsls	r3, r3, #3
 8004740:	490e      	ldr	r1, [pc, #56]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 8004742:	4313      	orrs	r3, r2
 8004744:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004746:	f000 f821 	bl	800478c <HAL_RCC_GetSysClockFreq>
 800474a:	4602      	mov	r2, r0
 800474c:	4b0b      	ldr	r3, [pc, #44]	; (800477c <HAL_RCC_ClockConfig+0x1bc>)
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	091b      	lsrs	r3, r3, #4
 8004752:	f003 030f 	and.w	r3, r3, #15
 8004756:	490a      	ldr	r1, [pc, #40]	; (8004780 <HAL_RCC_ClockConfig+0x1c0>)
 8004758:	5ccb      	ldrb	r3, [r1, r3]
 800475a:	fa22 f303 	lsr.w	r3, r2, r3
 800475e:	4a09      	ldr	r2, [pc, #36]	; (8004784 <HAL_RCC_ClockConfig+0x1c4>)
 8004760:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004762:	4b09      	ldr	r3, [pc, #36]	; (8004788 <HAL_RCC_ClockConfig+0x1c8>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4618      	mov	r0, r3
 8004768:	f7fe f88e 	bl	8002888 <HAL_InitTick>

  return HAL_OK;
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	40023c00 	.word	0x40023c00
 800477c:	40023800 	.word	0x40023800
 8004780:	0800a750 	.word	0x0800a750
 8004784:	20000010 	.word	0x20000010
 8004788:	20000014 	.word	0x20000014

0800478c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800478c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004790:	b090      	sub	sp, #64	; 0x40
 8004792:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004794:	2300      	movs	r3, #0
 8004796:	637b      	str	r3, [r7, #52]	; 0x34
 8004798:	2300      	movs	r3, #0
 800479a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800479c:	2300      	movs	r3, #0
 800479e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80047a0:	2300      	movs	r3, #0
 80047a2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047a4:	4b59      	ldr	r3, [pc, #356]	; (800490c <HAL_RCC_GetSysClockFreq+0x180>)
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	f003 030c 	and.w	r3, r3, #12
 80047ac:	2b08      	cmp	r3, #8
 80047ae:	d00d      	beq.n	80047cc <HAL_RCC_GetSysClockFreq+0x40>
 80047b0:	2b08      	cmp	r3, #8
 80047b2:	f200 80a1 	bhi.w	80048f8 <HAL_RCC_GetSysClockFreq+0x16c>
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d002      	beq.n	80047c0 <HAL_RCC_GetSysClockFreq+0x34>
 80047ba:	2b04      	cmp	r3, #4
 80047bc:	d003      	beq.n	80047c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80047be:	e09b      	b.n	80048f8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047c0:	4b53      	ldr	r3, [pc, #332]	; (8004910 <HAL_RCC_GetSysClockFreq+0x184>)
 80047c2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80047c4:	e09b      	b.n	80048fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047c6:	4b53      	ldr	r3, [pc, #332]	; (8004914 <HAL_RCC_GetSysClockFreq+0x188>)
 80047c8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80047ca:	e098      	b.n	80048fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047cc:	4b4f      	ldr	r3, [pc, #316]	; (800490c <HAL_RCC_GetSysClockFreq+0x180>)
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047d4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047d6:	4b4d      	ldr	r3, [pc, #308]	; (800490c <HAL_RCC_GetSysClockFreq+0x180>)
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d028      	beq.n	8004834 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047e2:	4b4a      	ldr	r3, [pc, #296]	; (800490c <HAL_RCC_GetSysClockFreq+0x180>)
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	099b      	lsrs	r3, r3, #6
 80047e8:	2200      	movs	r2, #0
 80047ea:	623b      	str	r3, [r7, #32]
 80047ec:	627a      	str	r2, [r7, #36]	; 0x24
 80047ee:	6a3b      	ldr	r3, [r7, #32]
 80047f0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80047f4:	2100      	movs	r1, #0
 80047f6:	4b47      	ldr	r3, [pc, #284]	; (8004914 <HAL_RCC_GetSysClockFreq+0x188>)
 80047f8:	fb03 f201 	mul.w	r2, r3, r1
 80047fc:	2300      	movs	r3, #0
 80047fe:	fb00 f303 	mul.w	r3, r0, r3
 8004802:	4413      	add	r3, r2
 8004804:	4a43      	ldr	r2, [pc, #268]	; (8004914 <HAL_RCC_GetSysClockFreq+0x188>)
 8004806:	fba0 1202 	umull	r1, r2, r0, r2
 800480a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800480c:	460a      	mov	r2, r1
 800480e:	62ba      	str	r2, [r7, #40]	; 0x28
 8004810:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004812:	4413      	add	r3, r2
 8004814:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004818:	2200      	movs	r2, #0
 800481a:	61bb      	str	r3, [r7, #24]
 800481c:	61fa      	str	r2, [r7, #28]
 800481e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004822:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004826:	f7fc fa17 	bl	8000c58 <__aeabi_uldivmod>
 800482a:	4602      	mov	r2, r0
 800482c:	460b      	mov	r3, r1
 800482e:	4613      	mov	r3, r2
 8004830:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004832:	e053      	b.n	80048dc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004834:	4b35      	ldr	r3, [pc, #212]	; (800490c <HAL_RCC_GetSysClockFreq+0x180>)
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	099b      	lsrs	r3, r3, #6
 800483a:	2200      	movs	r2, #0
 800483c:	613b      	str	r3, [r7, #16]
 800483e:	617a      	str	r2, [r7, #20]
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004846:	f04f 0b00 	mov.w	fp, #0
 800484a:	4652      	mov	r2, sl
 800484c:	465b      	mov	r3, fp
 800484e:	f04f 0000 	mov.w	r0, #0
 8004852:	f04f 0100 	mov.w	r1, #0
 8004856:	0159      	lsls	r1, r3, #5
 8004858:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800485c:	0150      	lsls	r0, r2, #5
 800485e:	4602      	mov	r2, r0
 8004860:	460b      	mov	r3, r1
 8004862:	ebb2 080a 	subs.w	r8, r2, sl
 8004866:	eb63 090b 	sbc.w	r9, r3, fp
 800486a:	f04f 0200 	mov.w	r2, #0
 800486e:	f04f 0300 	mov.w	r3, #0
 8004872:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004876:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800487a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800487e:	ebb2 0408 	subs.w	r4, r2, r8
 8004882:	eb63 0509 	sbc.w	r5, r3, r9
 8004886:	f04f 0200 	mov.w	r2, #0
 800488a:	f04f 0300 	mov.w	r3, #0
 800488e:	00eb      	lsls	r3, r5, #3
 8004890:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004894:	00e2      	lsls	r2, r4, #3
 8004896:	4614      	mov	r4, r2
 8004898:	461d      	mov	r5, r3
 800489a:	eb14 030a 	adds.w	r3, r4, sl
 800489e:	603b      	str	r3, [r7, #0]
 80048a0:	eb45 030b 	adc.w	r3, r5, fp
 80048a4:	607b      	str	r3, [r7, #4]
 80048a6:	f04f 0200 	mov.w	r2, #0
 80048aa:	f04f 0300 	mov.w	r3, #0
 80048ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048b2:	4629      	mov	r1, r5
 80048b4:	028b      	lsls	r3, r1, #10
 80048b6:	4621      	mov	r1, r4
 80048b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80048bc:	4621      	mov	r1, r4
 80048be:	028a      	lsls	r2, r1, #10
 80048c0:	4610      	mov	r0, r2
 80048c2:	4619      	mov	r1, r3
 80048c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048c6:	2200      	movs	r2, #0
 80048c8:	60bb      	str	r3, [r7, #8]
 80048ca:	60fa      	str	r2, [r7, #12]
 80048cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80048d0:	f7fc f9c2 	bl	8000c58 <__aeabi_uldivmod>
 80048d4:	4602      	mov	r2, r0
 80048d6:	460b      	mov	r3, r1
 80048d8:	4613      	mov	r3, r2
 80048da:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80048dc:	4b0b      	ldr	r3, [pc, #44]	; (800490c <HAL_RCC_GetSysClockFreq+0x180>)
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	0c1b      	lsrs	r3, r3, #16
 80048e2:	f003 0303 	and.w	r3, r3, #3
 80048e6:	3301      	adds	r3, #1
 80048e8:	005b      	lsls	r3, r3, #1
 80048ea:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80048ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80048ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80048f6:	e002      	b.n	80048fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048f8:	4b05      	ldr	r3, [pc, #20]	; (8004910 <HAL_RCC_GetSysClockFreq+0x184>)
 80048fa:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80048fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004900:	4618      	mov	r0, r3
 8004902:	3740      	adds	r7, #64	; 0x40
 8004904:	46bd      	mov	sp, r7
 8004906:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800490a:	bf00      	nop
 800490c:	40023800 	.word	0x40023800
 8004910:	00f42400 	.word	0x00f42400
 8004914:	017d7840 	.word	0x017d7840

08004918 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800491c:	4b03      	ldr	r3, [pc, #12]	; (800492c <HAL_RCC_GetHCLKFreq+0x14>)
 800491e:	681b      	ldr	r3, [r3, #0]
}
 8004920:	4618      	mov	r0, r3
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	20000010 	.word	0x20000010

08004930 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004934:	f7ff fff0 	bl	8004918 <HAL_RCC_GetHCLKFreq>
 8004938:	4602      	mov	r2, r0
 800493a:	4b05      	ldr	r3, [pc, #20]	; (8004950 <HAL_RCC_GetPCLK1Freq+0x20>)
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	0a9b      	lsrs	r3, r3, #10
 8004940:	f003 0307 	and.w	r3, r3, #7
 8004944:	4903      	ldr	r1, [pc, #12]	; (8004954 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004946:	5ccb      	ldrb	r3, [r1, r3]
 8004948:	fa22 f303 	lsr.w	r3, r2, r3
}
 800494c:	4618      	mov	r0, r3
 800494e:	bd80      	pop	{r7, pc}
 8004950:	40023800 	.word	0x40023800
 8004954:	0800a760 	.word	0x0800a760

08004958 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800495c:	f7ff ffdc 	bl	8004918 <HAL_RCC_GetHCLKFreq>
 8004960:	4602      	mov	r2, r0
 8004962:	4b05      	ldr	r3, [pc, #20]	; (8004978 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	0b5b      	lsrs	r3, r3, #13
 8004968:	f003 0307 	and.w	r3, r3, #7
 800496c:	4903      	ldr	r1, [pc, #12]	; (800497c <HAL_RCC_GetPCLK2Freq+0x24>)
 800496e:	5ccb      	ldrb	r3, [r1, r3]
 8004970:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004974:	4618      	mov	r0, r3
 8004976:	bd80      	pop	{r7, pc}
 8004978:	40023800 	.word	0x40023800
 800497c:	0800a760 	.word	0x0800a760

08004980 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b082      	sub	sp, #8
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e041      	b.n	8004a16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d106      	bne.n	80049ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f7fd fd78 	bl	800249c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	3304      	adds	r3, #4
 80049bc:	4619      	mov	r1, r3
 80049be:	4610      	mov	r0, r2
 80049c0:	f000 fa8a 	bl	8004ed8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3708      	adds	r7, #8
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}
	...

08004a20 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d001      	beq.n	8004a38 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e03c      	b.n	8004ab2 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a1e      	ldr	r2, [pc, #120]	; (8004ac0 <HAL_TIM_Base_Start+0xa0>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d018      	beq.n	8004a7c <HAL_TIM_Base_Start+0x5c>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a52:	d013      	beq.n	8004a7c <HAL_TIM_Base_Start+0x5c>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a1a      	ldr	r2, [pc, #104]	; (8004ac4 <HAL_TIM_Base_Start+0xa4>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d00e      	beq.n	8004a7c <HAL_TIM_Base_Start+0x5c>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a19      	ldr	r2, [pc, #100]	; (8004ac8 <HAL_TIM_Base_Start+0xa8>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d009      	beq.n	8004a7c <HAL_TIM_Base_Start+0x5c>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a17      	ldr	r2, [pc, #92]	; (8004acc <HAL_TIM_Base_Start+0xac>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d004      	beq.n	8004a7c <HAL_TIM_Base_Start+0x5c>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a16      	ldr	r2, [pc, #88]	; (8004ad0 <HAL_TIM_Base_Start+0xb0>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d111      	bne.n	8004aa0 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	f003 0307 	and.w	r3, r3, #7
 8004a86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2b06      	cmp	r3, #6
 8004a8c:	d010      	beq.n	8004ab0 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f042 0201 	orr.w	r2, r2, #1
 8004a9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a9e:	e007      	b.n	8004ab0 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f042 0201 	orr.w	r2, r2, #1
 8004aae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3714      	adds	r7, #20
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop
 8004ac0:	40010000 	.word	0x40010000
 8004ac4:	40000400 	.word	0x40000400
 8004ac8:	40000800 	.word	0x40000800
 8004acc:	40000c00 	.word	0x40000c00
 8004ad0:	40014000 	.word	0x40014000

08004ad4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f003 0302 	and.w	r3, r3, #2
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d122      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f003 0302 	and.w	r3, r3, #2
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d11b      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f06f 0202 	mvn.w	r2, #2
 8004b00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2201      	movs	r2, #1
 8004b06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f9bf 	bl	8004e9a <HAL_TIM_IC_CaptureCallback>
 8004b1c:	e005      	b.n	8004b2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 f9b1 	bl	8004e86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 f9c2 	bl	8004eae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	f003 0304 	and.w	r3, r3, #4
 8004b3a:	2b04      	cmp	r3, #4
 8004b3c:	d122      	bne.n	8004b84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	f003 0304 	and.w	r3, r3, #4
 8004b48:	2b04      	cmp	r3, #4
 8004b4a:	d11b      	bne.n	8004b84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f06f 0204 	mvn.w	r2, #4
 8004b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2202      	movs	r2, #2
 8004b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	699b      	ldr	r3, [r3, #24]
 8004b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f995 	bl	8004e9a <HAL_TIM_IC_CaptureCallback>
 8004b70:	e005      	b.n	8004b7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 f987 	bl	8004e86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 f998 	bl	8004eae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	f003 0308 	and.w	r3, r3, #8
 8004b8e:	2b08      	cmp	r3, #8
 8004b90:	d122      	bne.n	8004bd8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	f003 0308 	and.w	r3, r3, #8
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	d11b      	bne.n	8004bd8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f06f 0208 	mvn.w	r2, #8
 8004ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2204      	movs	r2, #4
 8004bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	69db      	ldr	r3, [r3, #28]
 8004bb6:	f003 0303 	and.w	r3, r3, #3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d003      	beq.n	8004bc6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 f96b 	bl	8004e9a <HAL_TIM_IC_CaptureCallback>
 8004bc4:	e005      	b.n	8004bd2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 f95d 	bl	8004e86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f000 f96e 	bl	8004eae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	f003 0310 	and.w	r3, r3, #16
 8004be2:	2b10      	cmp	r3, #16
 8004be4:	d122      	bne.n	8004c2c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	f003 0310 	and.w	r3, r3, #16
 8004bf0:	2b10      	cmp	r3, #16
 8004bf2:	d11b      	bne.n	8004c2c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f06f 0210 	mvn.w	r2, #16
 8004bfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2208      	movs	r2, #8
 8004c02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	69db      	ldr	r3, [r3, #28]
 8004c0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d003      	beq.n	8004c1a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f941 	bl	8004e9a <HAL_TIM_IC_CaptureCallback>
 8004c18:	e005      	b.n	8004c26 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 f933 	bl	8004e86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f000 f944 	bl	8004eae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d10e      	bne.n	8004c58 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	f003 0301 	and.w	r3, r3, #1
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d107      	bne.n	8004c58 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f06f 0201 	mvn.w	r2, #1
 8004c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f90d 	bl	8004e72 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c62:	2b80      	cmp	r3, #128	; 0x80
 8004c64:	d10e      	bne.n	8004c84 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c70:	2b80      	cmp	r3, #128	; 0x80
 8004c72:	d107      	bne.n	8004c84 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 fabc 	bl	80051fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	691b      	ldr	r3, [r3, #16]
 8004c8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c8e:	2b40      	cmp	r3, #64	; 0x40
 8004c90:	d10e      	bne.n	8004cb0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c9c:	2b40      	cmp	r3, #64	; 0x40
 8004c9e:	d107      	bne.n	8004cb0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f000 f909 	bl	8004ec2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	f003 0320 	and.w	r3, r3, #32
 8004cba:	2b20      	cmp	r3, #32
 8004cbc:	d10e      	bne.n	8004cdc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	f003 0320 	and.w	r3, r3, #32
 8004cc8:	2b20      	cmp	r3, #32
 8004cca:	d107      	bne.n	8004cdc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f06f 0220 	mvn.w	r2, #32
 8004cd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f000 fa86 	bl	80051e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004cdc:	bf00      	nop
 8004cde:	3708      	adds	r7, #8
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d101      	bne.n	8004d00 <HAL_TIM_ConfigClockSource+0x1c>
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	e0b4      	b.n	8004e6a <HAL_TIM_ConfigClockSource+0x186>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2202      	movs	r2, #2
 8004d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004d1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68ba      	ldr	r2, [r7, #8]
 8004d2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d38:	d03e      	beq.n	8004db8 <HAL_TIM_ConfigClockSource+0xd4>
 8004d3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d3e:	f200 8087 	bhi.w	8004e50 <HAL_TIM_ConfigClockSource+0x16c>
 8004d42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d46:	f000 8086 	beq.w	8004e56 <HAL_TIM_ConfigClockSource+0x172>
 8004d4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d4e:	d87f      	bhi.n	8004e50 <HAL_TIM_ConfigClockSource+0x16c>
 8004d50:	2b70      	cmp	r3, #112	; 0x70
 8004d52:	d01a      	beq.n	8004d8a <HAL_TIM_ConfigClockSource+0xa6>
 8004d54:	2b70      	cmp	r3, #112	; 0x70
 8004d56:	d87b      	bhi.n	8004e50 <HAL_TIM_ConfigClockSource+0x16c>
 8004d58:	2b60      	cmp	r3, #96	; 0x60
 8004d5a:	d050      	beq.n	8004dfe <HAL_TIM_ConfigClockSource+0x11a>
 8004d5c:	2b60      	cmp	r3, #96	; 0x60
 8004d5e:	d877      	bhi.n	8004e50 <HAL_TIM_ConfigClockSource+0x16c>
 8004d60:	2b50      	cmp	r3, #80	; 0x50
 8004d62:	d03c      	beq.n	8004dde <HAL_TIM_ConfigClockSource+0xfa>
 8004d64:	2b50      	cmp	r3, #80	; 0x50
 8004d66:	d873      	bhi.n	8004e50 <HAL_TIM_ConfigClockSource+0x16c>
 8004d68:	2b40      	cmp	r3, #64	; 0x40
 8004d6a:	d058      	beq.n	8004e1e <HAL_TIM_ConfigClockSource+0x13a>
 8004d6c:	2b40      	cmp	r3, #64	; 0x40
 8004d6e:	d86f      	bhi.n	8004e50 <HAL_TIM_ConfigClockSource+0x16c>
 8004d70:	2b30      	cmp	r3, #48	; 0x30
 8004d72:	d064      	beq.n	8004e3e <HAL_TIM_ConfigClockSource+0x15a>
 8004d74:	2b30      	cmp	r3, #48	; 0x30
 8004d76:	d86b      	bhi.n	8004e50 <HAL_TIM_ConfigClockSource+0x16c>
 8004d78:	2b20      	cmp	r3, #32
 8004d7a:	d060      	beq.n	8004e3e <HAL_TIM_ConfigClockSource+0x15a>
 8004d7c:	2b20      	cmp	r3, #32
 8004d7e:	d867      	bhi.n	8004e50 <HAL_TIM_ConfigClockSource+0x16c>
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d05c      	beq.n	8004e3e <HAL_TIM_ConfigClockSource+0x15a>
 8004d84:	2b10      	cmp	r3, #16
 8004d86:	d05a      	beq.n	8004e3e <HAL_TIM_ConfigClockSource+0x15a>
 8004d88:	e062      	b.n	8004e50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6818      	ldr	r0, [r3, #0]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	6899      	ldr	r1, [r3, #8]
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	68db      	ldr	r3, [r3, #12]
 8004d9a:	f000 f997 	bl	80050cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004dac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	609a      	str	r2, [r3, #8]
      break;
 8004db6:	e04f      	b.n	8004e58 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6818      	ldr	r0, [r3, #0]
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	6899      	ldr	r1, [r3, #8]
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	685a      	ldr	r2, [r3, #4]
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	f000 f980 	bl	80050cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	689a      	ldr	r2, [r3, #8]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004dda:	609a      	str	r2, [r3, #8]
      break;
 8004ddc:	e03c      	b.n	8004e58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6818      	ldr	r0, [r3, #0]
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	6859      	ldr	r1, [r3, #4]
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	461a      	mov	r2, r3
 8004dec:	f000 f8f4 	bl	8004fd8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	2150      	movs	r1, #80	; 0x50
 8004df6:	4618      	mov	r0, r3
 8004df8:	f000 f94d 	bl	8005096 <TIM_ITRx_SetConfig>
      break;
 8004dfc:	e02c      	b.n	8004e58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6818      	ldr	r0, [r3, #0]
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	6859      	ldr	r1, [r3, #4]
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	f000 f913 	bl	8005036 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2160      	movs	r1, #96	; 0x60
 8004e16:	4618      	mov	r0, r3
 8004e18:	f000 f93d 	bl	8005096 <TIM_ITRx_SetConfig>
      break;
 8004e1c:	e01c      	b.n	8004e58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6818      	ldr	r0, [r3, #0]
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	6859      	ldr	r1, [r3, #4]
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	f000 f8d4 	bl	8004fd8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	2140      	movs	r1, #64	; 0x40
 8004e36:	4618      	mov	r0, r3
 8004e38:	f000 f92d 	bl	8005096 <TIM_ITRx_SetConfig>
      break;
 8004e3c:	e00c      	b.n	8004e58 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4619      	mov	r1, r3
 8004e48:	4610      	mov	r0, r2
 8004e4a:	f000 f924 	bl	8005096 <TIM_ITRx_SetConfig>
      break;
 8004e4e:	e003      	b.n	8004e58 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	73fb      	strb	r3, [r7, #15]
      break;
 8004e54:	e000      	b.n	8004e58 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004e56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3710      	adds	r7, #16
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e72:	b480      	push	{r7}
 8004e74:	b083      	sub	sp, #12
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004e7a:	bf00      	nop
 8004e7c:	370c      	adds	r7, #12
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b083      	sub	sp, #12
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e8e:	bf00      	nop
 8004e90:	370c      	adds	r7, #12
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr

08004e9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e9a:	b480      	push	{r7}
 8004e9c:	b083      	sub	sp, #12
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ea2:	bf00      	nop
 8004ea4:	370c      	adds	r7, #12
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr

08004eae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004eae:	b480      	push	{r7}
 8004eb0:	b083      	sub	sp, #12
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004eb6:	bf00      	nop
 8004eb8:	370c      	adds	r7, #12
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr

08004ec2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ec2:	b480      	push	{r7}
 8004ec4:	b083      	sub	sp, #12
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004eca:	bf00      	nop
 8004ecc:	370c      	adds	r7, #12
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr
	...

08004ed8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b085      	sub	sp, #20
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a34      	ldr	r2, [pc, #208]	; (8004fbc <TIM_Base_SetConfig+0xe4>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d00f      	beq.n	8004f10 <TIM_Base_SetConfig+0x38>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ef6:	d00b      	beq.n	8004f10 <TIM_Base_SetConfig+0x38>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a31      	ldr	r2, [pc, #196]	; (8004fc0 <TIM_Base_SetConfig+0xe8>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d007      	beq.n	8004f10 <TIM_Base_SetConfig+0x38>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	4a30      	ldr	r2, [pc, #192]	; (8004fc4 <TIM_Base_SetConfig+0xec>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d003      	beq.n	8004f10 <TIM_Base_SetConfig+0x38>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a2f      	ldr	r2, [pc, #188]	; (8004fc8 <TIM_Base_SetConfig+0xf0>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d108      	bne.n	8004f22 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	68fa      	ldr	r2, [r7, #12]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4a25      	ldr	r2, [pc, #148]	; (8004fbc <TIM_Base_SetConfig+0xe4>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d01b      	beq.n	8004f62 <TIM_Base_SetConfig+0x8a>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f30:	d017      	beq.n	8004f62 <TIM_Base_SetConfig+0x8a>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a22      	ldr	r2, [pc, #136]	; (8004fc0 <TIM_Base_SetConfig+0xe8>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d013      	beq.n	8004f62 <TIM_Base_SetConfig+0x8a>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	4a21      	ldr	r2, [pc, #132]	; (8004fc4 <TIM_Base_SetConfig+0xec>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d00f      	beq.n	8004f62 <TIM_Base_SetConfig+0x8a>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	4a20      	ldr	r2, [pc, #128]	; (8004fc8 <TIM_Base_SetConfig+0xf0>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d00b      	beq.n	8004f62 <TIM_Base_SetConfig+0x8a>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	4a1f      	ldr	r2, [pc, #124]	; (8004fcc <TIM_Base_SetConfig+0xf4>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d007      	beq.n	8004f62 <TIM_Base_SetConfig+0x8a>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	4a1e      	ldr	r2, [pc, #120]	; (8004fd0 <TIM_Base_SetConfig+0xf8>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d003      	beq.n	8004f62 <TIM_Base_SetConfig+0x8a>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a1d      	ldr	r2, [pc, #116]	; (8004fd4 <TIM_Base_SetConfig+0xfc>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d108      	bne.n	8004f74 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	689a      	ldr	r2, [r3, #8]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4a08      	ldr	r2, [pc, #32]	; (8004fbc <TIM_Base_SetConfig+0xe4>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d103      	bne.n	8004fa8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	691a      	ldr	r2, [r3, #16]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	615a      	str	r2, [r3, #20]
}
 8004fae:	bf00      	nop
 8004fb0:	3714      	adds	r7, #20
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	40010000 	.word	0x40010000
 8004fc0:	40000400 	.word	0x40000400
 8004fc4:	40000800 	.word	0x40000800
 8004fc8:	40000c00 	.word	0x40000c00
 8004fcc:	40014000 	.word	0x40014000
 8004fd0:	40014400 	.word	0x40014400
 8004fd4:	40014800 	.word	0x40014800

08004fd8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b087      	sub	sp, #28
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6a1b      	ldr	r3, [r3, #32]
 8004fe8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6a1b      	ldr	r3, [r3, #32]
 8004fee:	f023 0201 	bic.w	r2, r3, #1
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	699b      	ldr	r3, [r3, #24]
 8004ffa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005002:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	011b      	lsls	r3, r3, #4
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	4313      	orrs	r3, r2
 800500c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f023 030a 	bic.w	r3, r3, #10
 8005014:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005016:	697a      	ldr	r2, [r7, #20]
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	4313      	orrs	r3, r2
 800501c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	693a      	ldr	r2, [r7, #16]
 8005022:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	697a      	ldr	r2, [r7, #20]
 8005028:	621a      	str	r2, [r3, #32]
}
 800502a:	bf00      	nop
 800502c:	371c      	adds	r7, #28
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr

08005036 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005036:	b480      	push	{r7}
 8005038:	b087      	sub	sp, #28
 800503a:	af00      	add	r7, sp, #0
 800503c:	60f8      	str	r0, [r7, #12]
 800503e:	60b9      	str	r1, [r7, #8]
 8005040:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	f023 0210 	bic.w	r2, r3, #16
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6a1b      	ldr	r3, [r3, #32]
 8005058:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005060:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	031b      	lsls	r3, r3, #12
 8005066:	697a      	ldr	r2, [r7, #20]
 8005068:	4313      	orrs	r3, r2
 800506a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005072:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	011b      	lsls	r3, r3, #4
 8005078:	693a      	ldr	r2, [r7, #16]
 800507a:	4313      	orrs	r3, r2
 800507c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	693a      	ldr	r2, [r7, #16]
 8005088:	621a      	str	r2, [r3, #32]
}
 800508a:	bf00      	nop
 800508c:	371c      	adds	r7, #28
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr

08005096 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005096:	b480      	push	{r7}
 8005098:	b085      	sub	sp, #20
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
 800509e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80050ae:	683a      	ldr	r2, [r7, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	f043 0307 	orr.w	r3, r3, #7
 80050b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	609a      	str	r2, [r3, #8]
}
 80050c0:	bf00      	nop
 80050c2:	3714      	adds	r7, #20
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr

080050cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b087      	sub	sp, #28
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
 80050d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	021a      	lsls	r2, r3, #8
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	431a      	orrs	r2, r3
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	697a      	ldr	r2, [r7, #20]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	697a      	ldr	r2, [r7, #20]
 80050fe:	609a      	str	r2, [r3, #8]
}
 8005100:	bf00      	nop
 8005102:	371c      	adds	r7, #28
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr

0800510c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800510c:	b480      	push	{r7}
 800510e:	b085      	sub	sp, #20
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800511c:	2b01      	cmp	r3, #1
 800511e:	d101      	bne.n	8005124 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005120:	2302      	movs	r3, #2
 8005122:	e050      	b.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2202      	movs	r2, #2
 8005130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800514a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68fa      	ldr	r2, [r7, #12]
 8005152:	4313      	orrs	r3, r2
 8005154:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a1c      	ldr	r2, [pc, #112]	; (80051d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d018      	beq.n	800519a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005170:	d013      	beq.n	800519a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a18      	ldr	r2, [pc, #96]	; (80051d8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d00e      	beq.n	800519a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a16      	ldr	r2, [pc, #88]	; (80051dc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d009      	beq.n	800519a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a15      	ldr	r2, [pc, #84]	; (80051e0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d004      	beq.n	800519a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a13      	ldr	r2, [pc, #76]	; (80051e4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d10c      	bne.n	80051b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	68ba      	ldr	r2, [r7, #8]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68ba      	ldr	r2, [r7, #8]
 80051b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3714      	adds	r7, #20
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr
 80051d2:	bf00      	nop
 80051d4:	40010000 	.word	0x40010000
 80051d8:	40000400 	.word	0x40000400
 80051dc:	40000800 	.word	0x40000800
 80051e0:	40000c00 	.word	0x40000c00
 80051e4:	40014000 	.word	0x40014000

080051e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051f0:	bf00      	nop
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b083      	sub	sp, #12
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005204:	bf00      	nop
 8005206:	370c      	adds	r7, #12
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr

08005210 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d101      	bne.n	8005222 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e03f      	b.n	80052a2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005228:	b2db      	uxtb	r3, r3
 800522a:	2b00      	cmp	r3, #0
 800522c:	d106      	bne.n	800523c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f7fd f96c 	bl	8002514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2224      	movs	r2, #36	; 0x24
 8005240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68da      	ldr	r2, [r3, #12]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005252:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f000 fddf 	bl	8005e18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	691a      	ldr	r2, [r3, #16]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005268:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	695a      	ldr	r2, [r3, #20]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005278:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	68da      	ldr	r2, [r3, #12]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005288:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2220      	movs	r2, #32
 8005294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2220      	movs	r2, #32
 800529c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b08a      	sub	sp, #40	; 0x28
 80052ae:	af02      	add	r7, sp, #8
 80052b0:	60f8      	str	r0, [r7, #12]
 80052b2:	60b9      	str	r1, [r7, #8]
 80052b4:	603b      	str	r3, [r7, #0]
 80052b6:	4613      	mov	r3, r2
 80052b8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052ba:	2300      	movs	r3, #0
 80052bc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b20      	cmp	r3, #32
 80052c8:	d17c      	bne.n	80053c4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d002      	beq.n	80052d6 <HAL_UART_Transmit+0x2c>
 80052d0:	88fb      	ldrh	r3, [r7, #6]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e075      	b.n	80053c6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d101      	bne.n	80052e8 <HAL_UART_Transmit+0x3e>
 80052e4:	2302      	movs	r3, #2
 80052e6:	e06e      	b.n	80053c6 <HAL_UART_Transmit+0x11c>
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2200      	movs	r2, #0
 80052f4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2221      	movs	r2, #33	; 0x21
 80052fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052fe:	f7fd fb07 	bl	8002910 <HAL_GetTick>
 8005302:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	88fa      	ldrh	r2, [r7, #6]
 8005308:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	88fa      	ldrh	r2, [r7, #6]
 800530e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005318:	d108      	bne.n	800532c <HAL_UART_Transmit+0x82>
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	691b      	ldr	r3, [r3, #16]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d104      	bne.n	800532c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005322:	2300      	movs	r3, #0
 8005324:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	61bb      	str	r3, [r7, #24]
 800532a:	e003      	b.n	8005334 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005330:	2300      	movs	r3, #0
 8005332:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800533c:	e02a      	b.n	8005394 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	9300      	str	r3, [sp, #0]
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	2200      	movs	r2, #0
 8005346:	2180      	movs	r1, #128	; 0x80
 8005348:	68f8      	ldr	r0, [r7, #12]
 800534a:	f000 fb1f 	bl	800598c <UART_WaitOnFlagUntilTimeout>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d001      	beq.n	8005358 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	e036      	b.n	80053c6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005358:	69fb      	ldr	r3, [r7, #28]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d10b      	bne.n	8005376 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	881b      	ldrh	r3, [r3, #0]
 8005362:	461a      	mov	r2, r3
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800536c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	3302      	adds	r3, #2
 8005372:	61bb      	str	r3, [r7, #24]
 8005374:	e007      	b.n	8005386 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	781a      	ldrb	r2, [r3, #0]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	3301      	adds	r3, #1
 8005384:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800538a:	b29b      	uxth	r3, r3
 800538c:	3b01      	subs	r3, #1
 800538e:	b29a      	uxth	r2, r3
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005398:	b29b      	uxth	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	d1cf      	bne.n	800533e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	9300      	str	r3, [sp, #0]
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	2200      	movs	r2, #0
 80053a6:	2140      	movs	r1, #64	; 0x40
 80053a8:	68f8      	ldr	r0, [r7, #12]
 80053aa:	f000 faef 	bl	800598c <UART_WaitOnFlagUntilTimeout>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d001      	beq.n	80053b8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	e006      	b.n	80053c6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2220      	movs	r2, #32
 80053bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80053c0:	2300      	movs	r3, #0
 80053c2:	e000      	b.n	80053c6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80053c4:	2302      	movs	r3, #2
  }
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3720      	adds	r7, #32
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053ce:	b580      	push	{r7, lr}
 80053d0:	b084      	sub	sp, #16
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	60f8      	str	r0, [r7, #12]
 80053d6:	60b9      	str	r1, [r7, #8]
 80053d8:	4613      	mov	r3, r2
 80053da:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	2b20      	cmp	r3, #32
 80053e6:	d11d      	bne.n	8005424 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d002      	beq.n	80053f4 <HAL_UART_Receive_IT+0x26>
 80053ee:	88fb      	ldrh	r3, [r7, #6]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d101      	bne.n	80053f8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e016      	b.n	8005426 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d101      	bne.n	8005406 <HAL_UART_Receive_IT+0x38>
 8005402:	2302      	movs	r3, #2
 8005404:	e00f      	b.n	8005426 <HAL_UART_Receive_IT+0x58>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2201      	movs	r2, #1
 800540a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005414:	88fb      	ldrh	r3, [r7, #6]
 8005416:	461a      	mov	r2, r3
 8005418:	68b9      	ldr	r1, [r7, #8]
 800541a:	68f8      	ldr	r0, [r7, #12]
 800541c:	f000 fb24 	bl	8005a68 <UART_Start_Receive_IT>
 8005420:	4603      	mov	r3, r0
 8005422:	e000      	b.n	8005426 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005424:	2302      	movs	r3, #2
  }
}
 8005426:	4618      	mov	r0, r3
 8005428:	3710      	adds	r7, #16
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
	...

08005430 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b0ba      	sub	sp, #232	; 0xe8
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	695b      	ldr	r3, [r3, #20]
 8005452:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005456:	2300      	movs	r3, #0
 8005458:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800545c:	2300      	movs	r3, #0
 800545e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005466:	f003 030f 	and.w	r3, r3, #15
 800546a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800546e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005472:	2b00      	cmp	r3, #0
 8005474:	d10f      	bne.n	8005496 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800547a:	f003 0320 	and.w	r3, r3, #32
 800547e:	2b00      	cmp	r3, #0
 8005480:	d009      	beq.n	8005496 <HAL_UART_IRQHandler+0x66>
 8005482:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005486:	f003 0320 	and.w	r3, r3, #32
 800548a:	2b00      	cmp	r3, #0
 800548c:	d003      	beq.n	8005496 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 fc07 	bl	8005ca2 <UART_Receive_IT>
      return;
 8005494:	e256      	b.n	8005944 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005496:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800549a:	2b00      	cmp	r3, #0
 800549c:	f000 80de 	beq.w	800565c <HAL_UART_IRQHandler+0x22c>
 80054a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054a4:	f003 0301 	and.w	r3, r3, #1
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d106      	bne.n	80054ba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80054ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054b0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	f000 80d1 	beq.w	800565c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80054ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d00b      	beq.n	80054de <HAL_UART_IRQHandler+0xae>
 80054c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d005      	beq.n	80054de <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d6:	f043 0201 	orr.w	r2, r3, #1
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054e2:	f003 0304 	and.w	r3, r3, #4
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00b      	beq.n	8005502 <HAL_UART_IRQHandler+0xd2>
 80054ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054ee:	f003 0301 	and.w	r3, r3, #1
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d005      	beq.n	8005502 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fa:	f043 0202 	orr.w	r2, r3, #2
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005502:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005506:	f003 0302 	and.w	r3, r3, #2
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00b      	beq.n	8005526 <HAL_UART_IRQHandler+0xf6>
 800550e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005512:	f003 0301 	and.w	r3, r3, #1
 8005516:	2b00      	cmp	r3, #0
 8005518:	d005      	beq.n	8005526 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551e:	f043 0204 	orr.w	r2, r3, #4
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800552a:	f003 0308 	and.w	r3, r3, #8
 800552e:	2b00      	cmp	r3, #0
 8005530:	d011      	beq.n	8005556 <HAL_UART_IRQHandler+0x126>
 8005532:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005536:	f003 0320 	and.w	r3, r3, #32
 800553a:	2b00      	cmp	r3, #0
 800553c:	d105      	bne.n	800554a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800553e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005542:	f003 0301 	and.w	r3, r3, #1
 8005546:	2b00      	cmp	r3, #0
 8005548:	d005      	beq.n	8005556 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800554e:	f043 0208 	orr.w	r2, r3, #8
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555a:	2b00      	cmp	r3, #0
 800555c:	f000 81ed 	beq.w	800593a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005564:	f003 0320 	and.w	r3, r3, #32
 8005568:	2b00      	cmp	r3, #0
 800556a:	d008      	beq.n	800557e <HAL_UART_IRQHandler+0x14e>
 800556c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005570:	f003 0320 	and.w	r3, r3, #32
 8005574:	2b00      	cmp	r3, #0
 8005576:	d002      	beq.n	800557e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 fb92 	bl	8005ca2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005588:	2b40      	cmp	r3, #64	; 0x40
 800558a:	bf0c      	ite	eq
 800558c:	2301      	moveq	r3, #1
 800558e:	2300      	movne	r3, #0
 8005590:	b2db      	uxtb	r3, r3
 8005592:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800559a:	f003 0308 	and.w	r3, r3, #8
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d103      	bne.n	80055aa <HAL_UART_IRQHandler+0x17a>
 80055a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d04f      	beq.n	800564a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f000 fa9a 	bl	8005ae4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ba:	2b40      	cmp	r3, #64	; 0x40
 80055bc:	d141      	bne.n	8005642 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	3314      	adds	r3, #20
 80055c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80055cc:	e853 3f00 	ldrex	r3, [r3]
 80055d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80055d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80055d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	3314      	adds	r3, #20
 80055e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80055ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80055ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80055f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80055fa:	e841 2300 	strex	r3, r2, [r1]
 80055fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005602:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1d9      	bne.n	80055be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800560e:	2b00      	cmp	r3, #0
 8005610:	d013      	beq.n	800563a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005616:	4a7d      	ldr	r2, [pc, #500]	; (800580c <HAL_UART_IRQHandler+0x3dc>)
 8005618:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800561e:	4618      	mov	r0, r3
 8005620:	f7fd ff09 	bl	8003436 <HAL_DMA_Abort_IT>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d016      	beq.n	8005658 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800562e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005634:	4610      	mov	r0, r2
 8005636:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005638:	e00e      	b.n	8005658 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f000 f990 	bl	8005960 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005640:	e00a      	b.n	8005658 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 f98c 	bl	8005960 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005648:	e006      	b.n	8005658 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 f988 	bl	8005960 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005656:	e170      	b.n	800593a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005658:	bf00      	nop
    return;
 800565a:	e16e      	b.n	800593a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005660:	2b01      	cmp	r3, #1
 8005662:	f040 814a 	bne.w	80058fa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800566a:	f003 0310 	and.w	r3, r3, #16
 800566e:	2b00      	cmp	r3, #0
 8005670:	f000 8143 	beq.w	80058fa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005674:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005678:	f003 0310 	and.w	r3, r3, #16
 800567c:	2b00      	cmp	r3, #0
 800567e:	f000 813c 	beq.w	80058fa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005682:	2300      	movs	r3, #0
 8005684:	60bb      	str	r3, [r7, #8]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	60bb      	str	r3, [r7, #8]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	60bb      	str	r3, [r7, #8]
 8005696:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	695b      	ldr	r3, [r3, #20]
 800569e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056a2:	2b40      	cmp	r3, #64	; 0x40
 80056a4:	f040 80b4 	bne.w	8005810 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80056b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	f000 8140 	beq.w	800593e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80056c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80056c6:	429a      	cmp	r2, r3
 80056c8:	f080 8139 	bcs.w	800593e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80056d2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d8:	69db      	ldr	r3, [r3, #28]
 80056da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056de:	f000 8088 	beq.w	80057f2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	330c      	adds	r3, #12
 80056e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80056f0:	e853 3f00 	ldrex	r3, [r3]
 80056f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80056f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80056fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005700:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	330c      	adds	r3, #12
 800570a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800570e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005712:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005716:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800571a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800571e:	e841 2300 	strex	r3, r2, [r1]
 8005722:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005726:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1d9      	bne.n	80056e2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	3314      	adds	r3, #20
 8005734:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005736:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005738:	e853 3f00 	ldrex	r3, [r3]
 800573c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800573e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005740:	f023 0301 	bic.w	r3, r3, #1
 8005744:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	3314      	adds	r3, #20
 800574e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005752:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005756:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005758:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800575a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800575e:	e841 2300 	strex	r3, r2, [r1]
 8005762:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005764:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005766:	2b00      	cmp	r3, #0
 8005768:	d1e1      	bne.n	800572e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	3314      	adds	r3, #20
 8005770:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005772:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005774:	e853 3f00 	ldrex	r3, [r3]
 8005778:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800577a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800577c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005780:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	3314      	adds	r3, #20
 800578a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800578e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005790:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005792:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005794:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005796:	e841 2300 	strex	r3, r2, [r1]
 800579a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800579c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d1e3      	bne.n	800576a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2220      	movs	r2, #32
 80057a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	330c      	adds	r3, #12
 80057b6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057ba:	e853 3f00 	ldrex	r3, [r3]
 80057be:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80057c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057c2:	f023 0310 	bic.w	r3, r3, #16
 80057c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	330c      	adds	r3, #12
 80057d0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80057d4:	65ba      	str	r2, [r7, #88]	; 0x58
 80057d6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80057da:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80057dc:	e841 2300 	strex	r3, r2, [r1]
 80057e0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80057e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d1e3      	bne.n	80057b0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ec:	4618      	mov	r0, r3
 80057ee:	f7fd fdb2 	bl	8003356 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	b29b      	uxth	r3, r3
 8005800:	4619      	mov	r1, r3
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f000 f8b6 	bl	8005974 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005808:	e099      	b.n	800593e <HAL_UART_IRQHandler+0x50e>
 800580a:	bf00      	nop
 800580c:	08005bab 	.word	0x08005bab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005818:	b29b      	uxth	r3, r3
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005824:	b29b      	uxth	r3, r3
 8005826:	2b00      	cmp	r3, #0
 8005828:	f000 808b 	beq.w	8005942 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800582c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005830:	2b00      	cmp	r3, #0
 8005832:	f000 8086 	beq.w	8005942 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	330c      	adds	r3, #12
 800583c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005840:	e853 3f00 	ldrex	r3, [r3]
 8005844:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005848:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800584c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	330c      	adds	r3, #12
 8005856:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800585a:	647a      	str	r2, [r7, #68]	; 0x44
 800585c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005860:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005862:	e841 2300 	strex	r3, r2, [r1]
 8005866:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1e3      	bne.n	8005836 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	3314      	adds	r3, #20
 8005874:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005878:	e853 3f00 	ldrex	r3, [r3]
 800587c:	623b      	str	r3, [r7, #32]
   return(result);
 800587e:	6a3b      	ldr	r3, [r7, #32]
 8005880:	f023 0301 	bic.w	r3, r3, #1
 8005884:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	3314      	adds	r3, #20
 800588e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005892:	633a      	str	r2, [r7, #48]	; 0x30
 8005894:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005896:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005898:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800589a:	e841 2300 	strex	r3, r2, [r1]
 800589e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80058a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1e3      	bne.n	800586e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2220      	movs	r2, #32
 80058aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	330c      	adds	r3, #12
 80058ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	e853 3f00 	ldrex	r3, [r3]
 80058c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f023 0310 	bic.w	r3, r3, #16
 80058ca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	330c      	adds	r3, #12
 80058d4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80058d8:	61fa      	str	r2, [r7, #28]
 80058da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058dc:	69b9      	ldr	r1, [r7, #24]
 80058de:	69fa      	ldr	r2, [r7, #28]
 80058e0:	e841 2300 	strex	r3, r2, [r1]
 80058e4:	617b      	str	r3, [r7, #20]
   return(result);
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1e3      	bne.n	80058b4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80058f0:	4619      	mov	r1, r3
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 f83e 	bl	8005974 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058f8:	e023      	b.n	8005942 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005902:	2b00      	cmp	r3, #0
 8005904:	d009      	beq.n	800591a <HAL_UART_IRQHandler+0x4ea>
 8005906:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800590a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800590e:	2b00      	cmp	r3, #0
 8005910:	d003      	beq.n	800591a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 f95d 	bl	8005bd2 <UART_Transmit_IT>
    return;
 8005918:	e014      	b.n	8005944 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800591a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800591e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00e      	beq.n	8005944 <HAL_UART_IRQHandler+0x514>
 8005926:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800592a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800592e:	2b00      	cmp	r3, #0
 8005930:	d008      	beq.n	8005944 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 f99d 	bl	8005c72 <UART_EndTransmit_IT>
    return;
 8005938:	e004      	b.n	8005944 <HAL_UART_IRQHandler+0x514>
    return;
 800593a:	bf00      	nop
 800593c:	e002      	b.n	8005944 <HAL_UART_IRQHandler+0x514>
      return;
 800593e:	bf00      	nop
 8005940:	e000      	b.n	8005944 <HAL_UART_IRQHandler+0x514>
      return;
 8005942:	bf00      	nop
  }
}
 8005944:	37e8      	adds	r7, #232	; 0xe8
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop

0800594c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005968:	bf00      	nop
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	460b      	mov	r3, r1
 800597e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b090      	sub	sp, #64	; 0x40
 8005990:	af00      	add	r7, sp, #0
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	60b9      	str	r1, [r7, #8]
 8005996:	603b      	str	r3, [r7, #0]
 8005998:	4613      	mov	r3, r2
 800599a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800599c:	e050      	b.n	8005a40 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800599e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059a4:	d04c      	beq.n	8005a40 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80059a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d007      	beq.n	80059bc <UART_WaitOnFlagUntilTimeout+0x30>
 80059ac:	f7fc ffb0 	bl	8002910 <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d241      	bcs.n	8005a40 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	330c      	adds	r3, #12
 80059c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c6:	e853 3f00 	ldrex	r3, [r3]
 80059ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ce:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80059d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	330c      	adds	r3, #12
 80059da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80059dc:	637a      	str	r2, [r7, #52]	; 0x34
 80059de:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059e4:	e841 2300 	strex	r3, r2, [r1]
 80059e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80059ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d1e5      	bne.n	80059bc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	3314      	adds	r3, #20
 80059f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	e853 3f00 	ldrex	r3, [r3]
 80059fe:	613b      	str	r3, [r7, #16]
   return(result);
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	f023 0301 	bic.w	r3, r3, #1
 8005a06:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	3314      	adds	r3, #20
 8005a0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a10:	623a      	str	r2, [r7, #32]
 8005a12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a14:	69f9      	ldr	r1, [r7, #28]
 8005a16:	6a3a      	ldr	r2, [r7, #32]
 8005a18:	e841 2300 	strex	r3, r2, [r1]
 8005a1c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d1e5      	bne.n	80059f0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2220      	movs	r2, #32
 8005a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2200      	movs	r2, #0
 8005a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e00f      	b.n	8005a60 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	4013      	ands	r3, r2
 8005a4a:	68ba      	ldr	r2, [r7, #8]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	bf0c      	ite	eq
 8005a50:	2301      	moveq	r3, #1
 8005a52:	2300      	movne	r3, #0
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	461a      	mov	r2, r3
 8005a58:	79fb      	ldrb	r3, [r7, #7]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d09f      	beq.n	800599e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3740      	adds	r7, #64	; 0x40
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b085      	sub	sp, #20
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	4613      	mov	r3, r2
 8005a74:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	68ba      	ldr	r2, [r7, #8]
 8005a7a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	88fa      	ldrh	r2, [r7, #6]
 8005a80:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	88fa      	ldrh	r2, [r7, #6]
 8005a86:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2222      	movs	r2, #34	; 0x22
 8005a92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d007      	beq.n	8005ab6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	68da      	ldr	r2, [r3, #12]
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ab4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	695a      	ldr	r2, [r3, #20]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f042 0201 	orr.w	r2, r2, #1
 8005ac4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68da      	ldr	r2, [r3, #12]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f042 0220 	orr.w	r2, r2, #32
 8005ad4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005ad6:	2300      	movs	r3, #0
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3714      	adds	r7, #20
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr

08005ae4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b095      	sub	sp, #84	; 0x54
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	330c      	adds	r3, #12
 8005af2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005af6:	e853 3f00 	ldrex	r3, [r3]
 8005afa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005afe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	330c      	adds	r3, #12
 8005b0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b0c:	643a      	str	r2, [r7, #64]	; 0x40
 8005b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b10:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b12:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005b14:	e841 2300 	strex	r3, r2, [r1]
 8005b18:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d1e5      	bne.n	8005aec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	3314      	adds	r3, #20
 8005b26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b28:	6a3b      	ldr	r3, [r7, #32]
 8005b2a:	e853 3f00 	ldrex	r3, [r3]
 8005b2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	f023 0301 	bic.w	r3, r3, #1
 8005b36:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	3314      	adds	r3, #20
 8005b3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b40:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b48:	e841 2300 	strex	r3, r2, [r1]
 8005b4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d1e5      	bne.n	8005b20 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d119      	bne.n	8005b90 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	330c      	adds	r3, #12
 8005b62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	e853 3f00 	ldrex	r3, [r3]
 8005b6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	f023 0310 	bic.w	r3, r3, #16
 8005b72:	647b      	str	r3, [r7, #68]	; 0x44
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	330c      	adds	r3, #12
 8005b7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b7c:	61ba      	str	r2, [r7, #24]
 8005b7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b80:	6979      	ldr	r1, [r7, #20]
 8005b82:	69ba      	ldr	r2, [r7, #24]
 8005b84:	e841 2300 	strex	r3, r2, [r1]
 8005b88:	613b      	str	r3, [r7, #16]
   return(result);
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d1e5      	bne.n	8005b5c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2220      	movs	r2, #32
 8005b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005b9e:	bf00      	nop
 8005ba0:	3754      	adds	r7, #84	; 0x54
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr

08005baa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005baa:	b580      	push	{r7, lr}
 8005bac:	b084      	sub	sp, #16
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005bc4:	68f8      	ldr	r0, [r7, #12]
 8005bc6:	f7ff fecb 	bl	8005960 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bca:	bf00      	nop
 8005bcc:	3710      	adds	r7, #16
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005bd2:	b480      	push	{r7}
 8005bd4:	b085      	sub	sp, #20
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	2b21      	cmp	r3, #33	; 0x21
 8005be4:	d13e      	bne.n	8005c64 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bee:	d114      	bne.n	8005c1a <UART_Transmit_IT+0x48>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d110      	bne.n	8005c1a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6a1b      	ldr	r3, [r3, #32]
 8005bfc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	881b      	ldrh	r3, [r3, #0]
 8005c02:	461a      	mov	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c0c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a1b      	ldr	r3, [r3, #32]
 8005c12:	1c9a      	adds	r2, r3, #2
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	621a      	str	r2, [r3, #32]
 8005c18:	e008      	b.n	8005c2c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a1b      	ldr	r3, [r3, #32]
 8005c1e:	1c59      	adds	r1, r3, #1
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	6211      	str	r1, [r2, #32]
 8005c24:	781a      	ldrb	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	3b01      	subs	r3, #1
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	4619      	mov	r1, r3
 8005c3a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10f      	bne.n	8005c60 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	68da      	ldr	r2, [r3, #12]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c4e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	68da      	ldr	r2, [r3, #12]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c5e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c60:	2300      	movs	r3, #0
 8005c62:	e000      	b.n	8005c66 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c64:	2302      	movs	r3, #2
  }
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr

08005c72 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c72:	b580      	push	{r7, lr}
 8005c74:	b082      	sub	sp, #8
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	68da      	ldr	r2, [r3, #12]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c88:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f7ff fe5a 	bl	800594c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005ca2:	b580      	push	{r7, lr}
 8005ca4:	b08c      	sub	sp, #48	; 0x30
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b22      	cmp	r3, #34	; 0x22
 8005cb4:	f040 80ab 	bne.w	8005e0e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cc0:	d117      	bne.n	8005cf2 <UART_Receive_IT+0x50>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d113      	bne.n	8005cf2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ce0:	b29a      	uxth	r2, r3
 8005ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ce4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cea:	1c9a      	adds	r2, r3, #2
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	629a      	str	r2, [r3, #40]	; 0x28
 8005cf0:	e026      	b.n	8005d40 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d04:	d007      	beq.n	8005d16 <UART_Receive_IT+0x74>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d10a      	bne.n	8005d24 <UART_Receive_IT+0x82>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d106      	bne.n	8005d24 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	b2da      	uxtb	r2, r3
 8005d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d20:	701a      	strb	r2, [r3, #0]
 8005d22:	e008      	b.n	8005d36 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d30:	b2da      	uxtb	r2, r3
 8005d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d34:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d3a:	1c5a      	adds	r2, r3, #1
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	3b01      	subs	r3, #1
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	687a      	ldr	r2, [r7, #4]
 8005d4c:	4619      	mov	r1, r3
 8005d4e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d15a      	bne.n	8005e0a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68da      	ldr	r2, [r3, #12]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f022 0220 	bic.w	r2, r2, #32
 8005d62:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	68da      	ldr	r2, [r3, #12]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d72:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	695a      	ldr	r2, [r3, #20]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0201 	bic.w	r2, r2, #1
 8005d82:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2220      	movs	r2, #32
 8005d88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d135      	bne.n	8005e00 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	330c      	adds	r3, #12
 8005da0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	e853 3f00 	ldrex	r3, [r3]
 8005da8:	613b      	str	r3, [r7, #16]
   return(result);
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	f023 0310 	bic.w	r3, r3, #16
 8005db0:	627b      	str	r3, [r7, #36]	; 0x24
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	330c      	adds	r3, #12
 8005db8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dba:	623a      	str	r2, [r7, #32]
 8005dbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dbe:	69f9      	ldr	r1, [r7, #28]
 8005dc0:	6a3a      	ldr	r2, [r7, #32]
 8005dc2:	e841 2300 	strex	r3, r2, [r1]
 8005dc6:	61bb      	str	r3, [r7, #24]
   return(result);
 8005dc8:	69bb      	ldr	r3, [r7, #24]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d1e5      	bne.n	8005d9a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 0310 	and.w	r3, r3, #16
 8005dd8:	2b10      	cmp	r3, #16
 8005dda:	d10a      	bne.n	8005df2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ddc:	2300      	movs	r3, #0
 8005dde:	60fb      	str	r3, [r7, #12]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	60fb      	str	r3, [r7, #12]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	60fb      	str	r3, [r7, #12]
 8005df0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005df6:	4619      	mov	r1, r3
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f7ff fdbb 	bl	8005974 <HAL_UARTEx_RxEventCallback>
 8005dfe:	e002      	b.n	8005e06 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f7fb ff75 	bl	8001cf0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005e06:	2300      	movs	r3, #0
 8005e08:	e002      	b.n	8005e10 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	e000      	b.n	8005e10 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005e0e:	2302      	movs	r3, #2
  }
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3730      	adds	r7, #48	; 0x30
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e1c:	b0c0      	sub	sp, #256	; 0x100
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e34:	68d9      	ldr	r1, [r3, #12]
 8005e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	ea40 0301 	orr.w	r3, r0, r1
 8005e40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e46:	689a      	ldr	r2, [r3, #8]
 8005e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e4c:	691b      	ldr	r3, [r3, #16]
 8005e4e:	431a      	orrs	r2, r3
 8005e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e54:	695b      	ldr	r3, [r3, #20]
 8005e56:	431a      	orrs	r2, r3
 8005e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e5c:	69db      	ldr	r3, [r3, #28]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e70:	f021 010c 	bic.w	r1, r1, #12
 8005e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e7e:	430b      	orrs	r3, r1
 8005e80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e92:	6999      	ldr	r1, [r3, #24]
 8005e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	ea40 0301 	orr.w	r3, r0, r1
 8005e9e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	4b8f      	ldr	r3, [pc, #572]	; (80060e4 <UART_SetConfig+0x2cc>)
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d005      	beq.n	8005eb8 <UART_SetConfig+0xa0>
 8005eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	4b8d      	ldr	r3, [pc, #564]	; (80060e8 <UART_SetConfig+0x2d0>)
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d104      	bne.n	8005ec2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005eb8:	f7fe fd4e 	bl	8004958 <HAL_RCC_GetPCLK2Freq>
 8005ebc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005ec0:	e003      	b.n	8005eca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ec2:	f7fe fd35 	bl	8004930 <HAL_RCC_GetPCLK1Freq>
 8005ec6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005eca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ece:	69db      	ldr	r3, [r3, #28]
 8005ed0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ed4:	f040 810c 	bne.w	80060f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ed8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005edc:	2200      	movs	r2, #0
 8005ede:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005ee2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005ee6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005eea:	4622      	mov	r2, r4
 8005eec:	462b      	mov	r3, r5
 8005eee:	1891      	adds	r1, r2, r2
 8005ef0:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ef2:	415b      	adcs	r3, r3
 8005ef4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ef6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005efa:	4621      	mov	r1, r4
 8005efc:	eb12 0801 	adds.w	r8, r2, r1
 8005f00:	4629      	mov	r1, r5
 8005f02:	eb43 0901 	adc.w	r9, r3, r1
 8005f06:	f04f 0200 	mov.w	r2, #0
 8005f0a:	f04f 0300 	mov.w	r3, #0
 8005f0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f1a:	4690      	mov	r8, r2
 8005f1c:	4699      	mov	r9, r3
 8005f1e:	4623      	mov	r3, r4
 8005f20:	eb18 0303 	adds.w	r3, r8, r3
 8005f24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005f28:	462b      	mov	r3, r5
 8005f2a:	eb49 0303 	adc.w	r3, r9, r3
 8005f2e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005f3e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005f42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005f46:	460b      	mov	r3, r1
 8005f48:	18db      	adds	r3, r3, r3
 8005f4a:	653b      	str	r3, [r7, #80]	; 0x50
 8005f4c:	4613      	mov	r3, r2
 8005f4e:	eb42 0303 	adc.w	r3, r2, r3
 8005f52:	657b      	str	r3, [r7, #84]	; 0x54
 8005f54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005f58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005f5c:	f7fa fe7c 	bl	8000c58 <__aeabi_uldivmod>
 8005f60:	4602      	mov	r2, r0
 8005f62:	460b      	mov	r3, r1
 8005f64:	4b61      	ldr	r3, [pc, #388]	; (80060ec <UART_SetConfig+0x2d4>)
 8005f66:	fba3 2302 	umull	r2, r3, r3, r2
 8005f6a:	095b      	lsrs	r3, r3, #5
 8005f6c:	011c      	lsls	r4, r3, #4
 8005f6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f72:	2200      	movs	r2, #0
 8005f74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f78:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005f7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005f80:	4642      	mov	r2, r8
 8005f82:	464b      	mov	r3, r9
 8005f84:	1891      	adds	r1, r2, r2
 8005f86:	64b9      	str	r1, [r7, #72]	; 0x48
 8005f88:	415b      	adcs	r3, r3
 8005f8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005f90:	4641      	mov	r1, r8
 8005f92:	eb12 0a01 	adds.w	sl, r2, r1
 8005f96:	4649      	mov	r1, r9
 8005f98:	eb43 0b01 	adc.w	fp, r3, r1
 8005f9c:	f04f 0200 	mov.w	r2, #0
 8005fa0:	f04f 0300 	mov.w	r3, #0
 8005fa4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005fa8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005fac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005fb0:	4692      	mov	sl, r2
 8005fb2:	469b      	mov	fp, r3
 8005fb4:	4643      	mov	r3, r8
 8005fb6:	eb1a 0303 	adds.w	r3, sl, r3
 8005fba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005fbe:	464b      	mov	r3, r9
 8005fc0:	eb4b 0303 	adc.w	r3, fp, r3
 8005fc4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005fd4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005fd8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005fdc:	460b      	mov	r3, r1
 8005fde:	18db      	adds	r3, r3, r3
 8005fe0:	643b      	str	r3, [r7, #64]	; 0x40
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	eb42 0303 	adc.w	r3, r2, r3
 8005fe8:	647b      	str	r3, [r7, #68]	; 0x44
 8005fea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005fee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005ff2:	f7fa fe31 	bl	8000c58 <__aeabi_uldivmod>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	4611      	mov	r1, r2
 8005ffc:	4b3b      	ldr	r3, [pc, #236]	; (80060ec <UART_SetConfig+0x2d4>)
 8005ffe:	fba3 2301 	umull	r2, r3, r3, r1
 8006002:	095b      	lsrs	r3, r3, #5
 8006004:	2264      	movs	r2, #100	; 0x64
 8006006:	fb02 f303 	mul.w	r3, r2, r3
 800600a:	1acb      	subs	r3, r1, r3
 800600c:	00db      	lsls	r3, r3, #3
 800600e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006012:	4b36      	ldr	r3, [pc, #216]	; (80060ec <UART_SetConfig+0x2d4>)
 8006014:	fba3 2302 	umull	r2, r3, r3, r2
 8006018:	095b      	lsrs	r3, r3, #5
 800601a:	005b      	lsls	r3, r3, #1
 800601c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006020:	441c      	add	r4, r3
 8006022:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006026:	2200      	movs	r2, #0
 8006028:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800602c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006030:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006034:	4642      	mov	r2, r8
 8006036:	464b      	mov	r3, r9
 8006038:	1891      	adds	r1, r2, r2
 800603a:	63b9      	str	r1, [r7, #56]	; 0x38
 800603c:	415b      	adcs	r3, r3
 800603e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006040:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006044:	4641      	mov	r1, r8
 8006046:	1851      	adds	r1, r2, r1
 8006048:	6339      	str	r1, [r7, #48]	; 0x30
 800604a:	4649      	mov	r1, r9
 800604c:	414b      	adcs	r3, r1
 800604e:	637b      	str	r3, [r7, #52]	; 0x34
 8006050:	f04f 0200 	mov.w	r2, #0
 8006054:	f04f 0300 	mov.w	r3, #0
 8006058:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800605c:	4659      	mov	r1, fp
 800605e:	00cb      	lsls	r3, r1, #3
 8006060:	4651      	mov	r1, sl
 8006062:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006066:	4651      	mov	r1, sl
 8006068:	00ca      	lsls	r2, r1, #3
 800606a:	4610      	mov	r0, r2
 800606c:	4619      	mov	r1, r3
 800606e:	4603      	mov	r3, r0
 8006070:	4642      	mov	r2, r8
 8006072:	189b      	adds	r3, r3, r2
 8006074:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006078:	464b      	mov	r3, r9
 800607a:	460a      	mov	r2, r1
 800607c:	eb42 0303 	adc.w	r3, r2, r3
 8006080:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006090:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006094:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006098:	460b      	mov	r3, r1
 800609a:	18db      	adds	r3, r3, r3
 800609c:	62bb      	str	r3, [r7, #40]	; 0x28
 800609e:	4613      	mov	r3, r2
 80060a0:	eb42 0303 	adc.w	r3, r2, r3
 80060a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80060aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80060ae:	f7fa fdd3 	bl	8000c58 <__aeabi_uldivmod>
 80060b2:	4602      	mov	r2, r0
 80060b4:	460b      	mov	r3, r1
 80060b6:	4b0d      	ldr	r3, [pc, #52]	; (80060ec <UART_SetConfig+0x2d4>)
 80060b8:	fba3 1302 	umull	r1, r3, r3, r2
 80060bc:	095b      	lsrs	r3, r3, #5
 80060be:	2164      	movs	r1, #100	; 0x64
 80060c0:	fb01 f303 	mul.w	r3, r1, r3
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	00db      	lsls	r3, r3, #3
 80060c8:	3332      	adds	r3, #50	; 0x32
 80060ca:	4a08      	ldr	r2, [pc, #32]	; (80060ec <UART_SetConfig+0x2d4>)
 80060cc:	fba2 2303 	umull	r2, r3, r2, r3
 80060d0:	095b      	lsrs	r3, r3, #5
 80060d2:	f003 0207 	and.w	r2, r3, #7
 80060d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4422      	add	r2, r4
 80060de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060e0:	e105      	b.n	80062ee <UART_SetConfig+0x4d6>
 80060e2:	bf00      	nop
 80060e4:	40011000 	.word	0x40011000
 80060e8:	40011400 	.word	0x40011400
 80060ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060f4:	2200      	movs	r2, #0
 80060f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80060fa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80060fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006102:	4642      	mov	r2, r8
 8006104:	464b      	mov	r3, r9
 8006106:	1891      	adds	r1, r2, r2
 8006108:	6239      	str	r1, [r7, #32]
 800610a:	415b      	adcs	r3, r3
 800610c:	627b      	str	r3, [r7, #36]	; 0x24
 800610e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006112:	4641      	mov	r1, r8
 8006114:	1854      	adds	r4, r2, r1
 8006116:	4649      	mov	r1, r9
 8006118:	eb43 0501 	adc.w	r5, r3, r1
 800611c:	f04f 0200 	mov.w	r2, #0
 8006120:	f04f 0300 	mov.w	r3, #0
 8006124:	00eb      	lsls	r3, r5, #3
 8006126:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800612a:	00e2      	lsls	r2, r4, #3
 800612c:	4614      	mov	r4, r2
 800612e:	461d      	mov	r5, r3
 8006130:	4643      	mov	r3, r8
 8006132:	18e3      	adds	r3, r4, r3
 8006134:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006138:	464b      	mov	r3, r9
 800613a:	eb45 0303 	adc.w	r3, r5, r3
 800613e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800614e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006152:	f04f 0200 	mov.w	r2, #0
 8006156:	f04f 0300 	mov.w	r3, #0
 800615a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800615e:	4629      	mov	r1, r5
 8006160:	008b      	lsls	r3, r1, #2
 8006162:	4621      	mov	r1, r4
 8006164:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006168:	4621      	mov	r1, r4
 800616a:	008a      	lsls	r2, r1, #2
 800616c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006170:	f7fa fd72 	bl	8000c58 <__aeabi_uldivmod>
 8006174:	4602      	mov	r2, r0
 8006176:	460b      	mov	r3, r1
 8006178:	4b60      	ldr	r3, [pc, #384]	; (80062fc <UART_SetConfig+0x4e4>)
 800617a:	fba3 2302 	umull	r2, r3, r3, r2
 800617e:	095b      	lsrs	r3, r3, #5
 8006180:	011c      	lsls	r4, r3, #4
 8006182:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006186:	2200      	movs	r2, #0
 8006188:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800618c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006190:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006194:	4642      	mov	r2, r8
 8006196:	464b      	mov	r3, r9
 8006198:	1891      	adds	r1, r2, r2
 800619a:	61b9      	str	r1, [r7, #24]
 800619c:	415b      	adcs	r3, r3
 800619e:	61fb      	str	r3, [r7, #28]
 80061a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061a4:	4641      	mov	r1, r8
 80061a6:	1851      	adds	r1, r2, r1
 80061a8:	6139      	str	r1, [r7, #16]
 80061aa:	4649      	mov	r1, r9
 80061ac:	414b      	adcs	r3, r1
 80061ae:	617b      	str	r3, [r7, #20]
 80061b0:	f04f 0200 	mov.w	r2, #0
 80061b4:	f04f 0300 	mov.w	r3, #0
 80061b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061bc:	4659      	mov	r1, fp
 80061be:	00cb      	lsls	r3, r1, #3
 80061c0:	4651      	mov	r1, sl
 80061c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061c6:	4651      	mov	r1, sl
 80061c8:	00ca      	lsls	r2, r1, #3
 80061ca:	4610      	mov	r0, r2
 80061cc:	4619      	mov	r1, r3
 80061ce:	4603      	mov	r3, r0
 80061d0:	4642      	mov	r2, r8
 80061d2:	189b      	adds	r3, r3, r2
 80061d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80061d8:	464b      	mov	r3, r9
 80061da:	460a      	mov	r2, r1
 80061dc:	eb42 0303 	adc.w	r3, r2, r3
 80061e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80061e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80061ee:	67fa      	str	r2, [r7, #124]	; 0x7c
 80061f0:	f04f 0200 	mov.w	r2, #0
 80061f4:	f04f 0300 	mov.w	r3, #0
 80061f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80061fc:	4649      	mov	r1, r9
 80061fe:	008b      	lsls	r3, r1, #2
 8006200:	4641      	mov	r1, r8
 8006202:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006206:	4641      	mov	r1, r8
 8006208:	008a      	lsls	r2, r1, #2
 800620a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800620e:	f7fa fd23 	bl	8000c58 <__aeabi_uldivmod>
 8006212:	4602      	mov	r2, r0
 8006214:	460b      	mov	r3, r1
 8006216:	4b39      	ldr	r3, [pc, #228]	; (80062fc <UART_SetConfig+0x4e4>)
 8006218:	fba3 1302 	umull	r1, r3, r3, r2
 800621c:	095b      	lsrs	r3, r3, #5
 800621e:	2164      	movs	r1, #100	; 0x64
 8006220:	fb01 f303 	mul.w	r3, r1, r3
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	011b      	lsls	r3, r3, #4
 8006228:	3332      	adds	r3, #50	; 0x32
 800622a:	4a34      	ldr	r2, [pc, #208]	; (80062fc <UART_SetConfig+0x4e4>)
 800622c:	fba2 2303 	umull	r2, r3, r2, r3
 8006230:	095b      	lsrs	r3, r3, #5
 8006232:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006236:	441c      	add	r4, r3
 8006238:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800623c:	2200      	movs	r2, #0
 800623e:	673b      	str	r3, [r7, #112]	; 0x70
 8006240:	677a      	str	r2, [r7, #116]	; 0x74
 8006242:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006246:	4642      	mov	r2, r8
 8006248:	464b      	mov	r3, r9
 800624a:	1891      	adds	r1, r2, r2
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	415b      	adcs	r3, r3
 8006250:	60fb      	str	r3, [r7, #12]
 8006252:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006256:	4641      	mov	r1, r8
 8006258:	1851      	adds	r1, r2, r1
 800625a:	6039      	str	r1, [r7, #0]
 800625c:	4649      	mov	r1, r9
 800625e:	414b      	adcs	r3, r1
 8006260:	607b      	str	r3, [r7, #4]
 8006262:	f04f 0200 	mov.w	r2, #0
 8006266:	f04f 0300 	mov.w	r3, #0
 800626a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800626e:	4659      	mov	r1, fp
 8006270:	00cb      	lsls	r3, r1, #3
 8006272:	4651      	mov	r1, sl
 8006274:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006278:	4651      	mov	r1, sl
 800627a:	00ca      	lsls	r2, r1, #3
 800627c:	4610      	mov	r0, r2
 800627e:	4619      	mov	r1, r3
 8006280:	4603      	mov	r3, r0
 8006282:	4642      	mov	r2, r8
 8006284:	189b      	adds	r3, r3, r2
 8006286:	66bb      	str	r3, [r7, #104]	; 0x68
 8006288:	464b      	mov	r3, r9
 800628a:	460a      	mov	r2, r1
 800628c:	eb42 0303 	adc.w	r3, r2, r3
 8006290:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	663b      	str	r3, [r7, #96]	; 0x60
 800629c:	667a      	str	r2, [r7, #100]	; 0x64
 800629e:	f04f 0200 	mov.w	r2, #0
 80062a2:	f04f 0300 	mov.w	r3, #0
 80062a6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80062aa:	4649      	mov	r1, r9
 80062ac:	008b      	lsls	r3, r1, #2
 80062ae:	4641      	mov	r1, r8
 80062b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062b4:	4641      	mov	r1, r8
 80062b6:	008a      	lsls	r2, r1, #2
 80062b8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80062bc:	f7fa fccc 	bl	8000c58 <__aeabi_uldivmod>
 80062c0:	4602      	mov	r2, r0
 80062c2:	460b      	mov	r3, r1
 80062c4:	4b0d      	ldr	r3, [pc, #52]	; (80062fc <UART_SetConfig+0x4e4>)
 80062c6:	fba3 1302 	umull	r1, r3, r3, r2
 80062ca:	095b      	lsrs	r3, r3, #5
 80062cc:	2164      	movs	r1, #100	; 0x64
 80062ce:	fb01 f303 	mul.w	r3, r1, r3
 80062d2:	1ad3      	subs	r3, r2, r3
 80062d4:	011b      	lsls	r3, r3, #4
 80062d6:	3332      	adds	r3, #50	; 0x32
 80062d8:	4a08      	ldr	r2, [pc, #32]	; (80062fc <UART_SetConfig+0x4e4>)
 80062da:	fba2 2303 	umull	r2, r3, r2, r3
 80062de:	095b      	lsrs	r3, r3, #5
 80062e0:	f003 020f 	and.w	r2, r3, #15
 80062e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4422      	add	r2, r4
 80062ec:	609a      	str	r2, [r3, #8]
}
 80062ee:	bf00      	nop
 80062f0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80062f4:	46bd      	mov	sp, r7
 80062f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062fa:	bf00      	nop
 80062fc:	51eb851f 	.word	0x51eb851f

08006300 <atoi>:
 8006300:	220a      	movs	r2, #10
 8006302:	2100      	movs	r1, #0
 8006304:	f000 bd60 	b.w	8006dc8 <strtol>

08006308 <__errno>:
 8006308:	4b01      	ldr	r3, [pc, #4]	; (8006310 <__errno+0x8>)
 800630a:	6818      	ldr	r0, [r3, #0]
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	2000001c 	.word	0x2000001c

08006314 <__libc_init_array>:
 8006314:	b570      	push	{r4, r5, r6, lr}
 8006316:	4d0d      	ldr	r5, [pc, #52]	; (800634c <__libc_init_array+0x38>)
 8006318:	4c0d      	ldr	r4, [pc, #52]	; (8006350 <__libc_init_array+0x3c>)
 800631a:	1b64      	subs	r4, r4, r5
 800631c:	10a4      	asrs	r4, r4, #2
 800631e:	2600      	movs	r6, #0
 8006320:	42a6      	cmp	r6, r4
 8006322:	d109      	bne.n	8006338 <__libc_init_array+0x24>
 8006324:	4d0b      	ldr	r5, [pc, #44]	; (8006354 <__libc_init_array+0x40>)
 8006326:	4c0c      	ldr	r4, [pc, #48]	; (8006358 <__libc_init_array+0x44>)
 8006328:	f003 fec0 	bl	800a0ac <_init>
 800632c:	1b64      	subs	r4, r4, r5
 800632e:	10a4      	asrs	r4, r4, #2
 8006330:	2600      	movs	r6, #0
 8006332:	42a6      	cmp	r6, r4
 8006334:	d105      	bne.n	8006342 <__libc_init_array+0x2e>
 8006336:	bd70      	pop	{r4, r5, r6, pc}
 8006338:	f855 3b04 	ldr.w	r3, [r5], #4
 800633c:	4798      	blx	r3
 800633e:	3601      	adds	r6, #1
 8006340:	e7ee      	b.n	8006320 <__libc_init_array+0xc>
 8006342:	f855 3b04 	ldr.w	r3, [r5], #4
 8006346:	4798      	blx	r3
 8006348:	3601      	adds	r6, #1
 800634a:	e7f2      	b.n	8006332 <__libc_init_array+0x1e>
 800634c:	0800ab80 	.word	0x0800ab80
 8006350:	0800ab80 	.word	0x0800ab80
 8006354:	0800ab80 	.word	0x0800ab80
 8006358:	0800ab84 	.word	0x0800ab84

0800635c <memcpy>:
 800635c:	440a      	add	r2, r1
 800635e:	4291      	cmp	r1, r2
 8006360:	f100 33ff 	add.w	r3, r0, #4294967295
 8006364:	d100      	bne.n	8006368 <memcpy+0xc>
 8006366:	4770      	bx	lr
 8006368:	b510      	push	{r4, lr}
 800636a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800636e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006372:	4291      	cmp	r1, r2
 8006374:	d1f9      	bne.n	800636a <memcpy+0xe>
 8006376:	bd10      	pop	{r4, pc}

08006378 <memset>:
 8006378:	4402      	add	r2, r0
 800637a:	4603      	mov	r3, r0
 800637c:	4293      	cmp	r3, r2
 800637e:	d100      	bne.n	8006382 <memset+0xa>
 8006380:	4770      	bx	lr
 8006382:	f803 1b01 	strb.w	r1, [r3], #1
 8006386:	e7f9      	b.n	800637c <memset+0x4>

08006388 <__cvt>:
 8006388:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800638c:	ec55 4b10 	vmov	r4, r5, d0
 8006390:	2d00      	cmp	r5, #0
 8006392:	460e      	mov	r6, r1
 8006394:	4619      	mov	r1, r3
 8006396:	462b      	mov	r3, r5
 8006398:	bfbb      	ittet	lt
 800639a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800639e:	461d      	movlt	r5, r3
 80063a0:	2300      	movge	r3, #0
 80063a2:	232d      	movlt	r3, #45	; 0x2d
 80063a4:	700b      	strb	r3, [r1, #0]
 80063a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80063ac:	4691      	mov	r9, r2
 80063ae:	f023 0820 	bic.w	r8, r3, #32
 80063b2:	bfbc      	itt	lt
 80063b4:	4622      	movlt	r2, r4
 80063b6:	4614      	movlt	r4, r2
 80063b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063bc:	d005      	beq.n	80063ca <__cvt+0x42>
 80063be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80063c2:	d100      	bne.n	80063c6 <__cvt+0x3e>
 80063c4:	3601      	adds	r6, #1
 80063c6:	2102      	movs	r1, #2
 80063c8:	e000      	b.n	80063cc <__cvt+0x44>
 80063ca:	2103      	movs	r1, #3
 80063cc:	ab03      	add	r3, sp, #12
 80063ce:	9301      	str	r3, [sp, #4]
 80063d0:	ab02      	add	r3, sp, #8
 80063d2:	9300      	str	r3, [sp, #0]
 80063d4:	ec45 4b10 	vmov	d0, r4, r5
 80063d8:	4653      	mov	r3, sl
 80063da:	4632      	mov	r2, r6
 80063dc:	f000 fd8c 	bl	8006ef8 <_dtoa_r>
 80063e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80063e4:	4607      	mov	r7, r0
 80063e6:	d102      	bne.n	80063ee <__cvt+0x66>
 80063e8:	f019 0f01 	tst.w	r9, #1
 80063ec:	d022      	beq.n	8006434 <__cvt+0xac>
 80063ee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063f2:	eb07 0906 	add.w	r9, r7, r6
 80063f6:	d110      	bne.n	800641a <__cvt+0x92>
 80063f8:	783b      	ldrb	r3, [r7, #0]
 80063fa:	2b30      	cmp	r3, #48	; 0x30
 80063fc:	d10a      	bne.n	8006414 <__cvt+0x8c>
 80063fe:	2200      	movs	r2, #0
 8006400:	2300      	movs	r3, #0
 8006402:	4620      	mov	r0, r4
 8006404:	4629      	mov	r1, r5
 8006406:	f7fa fb67 	bl	8000ad8 <__aeabi_dcmpeq>
 800640a:	b918      	cbnz	r0, 8006414 <__cvt+0x8c>
 800640c:	f1c6 0601 	rsb	r6, r6, #1
 8006410:	f8ca 6000 	str.w	r6, [sl]
 8006414:	f8da 3000 	ldr.w	r3, [sl]
 8006418:	4499      	add	r9, r3
 800641a:	2200      	movs	r2, #0
 800641c:	2300      	movs	r3, #0
 800641e:	4620      	mov	r0, r4
 8006420:	4629      	mov	r1, r5
 8006422:	f7fa fb59 	bl	8000ad8 <__aeabi_dcmpeq>
 8006426:	b108      	cbz	r0, 800642c <__cvt+0xa4>
 8006428:	f8cd 900c 	str.w	r9, [sp, #12]
 800642c:	2230      	movs	r2, #48	; 0x30
 800642e:	9b03      	ldr	r3, [sp, #12]
 8006430:	454b      	cmp	r3, r9
 8006432:	d307      	bcc.n	8006444 <__cvt+0xbc>
 8006434:	9b03      	ldr	r3, [sp, #12]
 8006436:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006438:	1bdb      	subs	r3, r3, r7
 800643a:	4638      	mov	r0, r7
 800643c:	6013      	str	r3, [r2, #0]
 800643e:	b004      	add	sp, #16
 8006440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006444:	1c59      	adds	r1, r3, #1
 8006446:	9103      	str	r1, [sp, #12]
 8006448:	701a      	strb	r2, [r3, #0]
 800644a:	e7f0      	b.n	800642e <__cvt+0xa6>

0800644c <__exponent>:
 800644c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800644e:	4603      	mov	r3, r0
 8006450:	2900      	cmp	r1, #0
 8006452:	bfb8      	it	lt
 8006454:	4249      	neglt	r1, r1
 8006456:	f803 2b02 	strb.w	r2, [r3], #2
 800645a:	bfb4      	ite	lt
 800645c:	222d      	movlt	r2, #45	; 0x2d
 800645e:	222b      	movge	r2, #43	; 0x2b
 8006460:	2909      	cmp	r1, #9
 8006462:	7042      	strb	r2, [r0, #1]
 8006464:	dd2a      	ble.n	80064bc <__exponent+0x70>
 8006466:	f10d 0407 	add.w	r4, sp, #7
 800646a:	46a4      	mov	ip, r4
 800646c:	270a      	movs	r7, #10
 800646e:	46a6      	mov	lr, r4
 8006470:	460a      	mov	r2, r1
 8006472:	fb91 f6f7 	sdiv	r6, r1, r7
 8006476:	fb07 1516 	mls	r5, r7, r6, r1
 800647a:	3530      	adds	r5, #48	; 0x30
 800647c:	2a63      	cmp	r2, #99	; 0x63
 800647e:	f104 34ff 	add.w	r4, r4, #4294967295
 8006482:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006486:	4631      	mov	r1, r6
 8006488:	dcf1      	bgt.n	800646e <__exponent+0x22>
 800648a:	3130      	adds	r1, #48	; 0x30
 800648c:	f1ae 0502 	sub.w	r5, lr, #2
 8006490:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006494:	1c44      	adds	r4, r0, #1
 8006496:	4629      	mov	r1, r5
 8006498:	4561      	cmp	r1, ip
 800649a:	d30a      	bcc.n	80064b2 <__exponent+0x66>
 800649c:	f10d 0209 	add.w	r2, sp, #9
 80064a0:	eba2 020e 	sub.w	r2, r2, lr
 80064a4:	4565      	cmp	r5, ip
 80064a6:	bf88      	it	hi
 80064a8:	2200      	movhi	r2, #0
 80064aa:	4413      	add	r3, r2
 80064ac:	1a18      	subs	r0, r3, r0
 80064ae:	b003      	add	sp, #12
 80064b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064b6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80064ba:	e7ed      	b.n	8006498 <__exponent+0x4c>
 80064bc:	2330      	movs	r3, #48	; 0x30
 80064be:	3130      	adds	r1, #48	; 0x30
 80064c0:	7083      	strb	r3, [r0, #2]
 80064c2:	70c1      	strb	r1, [r0, #3]
 80064c4:	1d03      	adds	r3, r0, #4
 80064c6:	e7f1      	b.n	80064ac <__exponent+0x60>

080064c8 <_printf_float>:
 80064c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064cc:	ed2d 8b02 	vpush	{d8}
 80064d0:	b08d      	sub	sp, #52	; 0x34
 80064d2:	460c      	mov	r4, r1
 80064d4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80064d8:	4616      	mov	r6, r2
 80064da:	461f      	mov	r7, r3
 80064dc:	4605      	mov	r5, r0
 80064de:	f001 faf9 	bl	8007ad4 <_localeconv_r>
 80064e2:	f8d0 a000 	ldr.w	sl, [r0]
 80064e6:	4650      	mov	r0, sl
 80064e8:	f7f9 fe7a 	bl	80001e0 <strlen>
 80064ec:	2300      	movs	r3, #0
 80064ee:	930a      	str	r3, [sp, #40]	; 0x28
 80064f0:	6823      	ldr	r3, [r4, #0]
 80064f2:	9305      	str	r3, [sp, #20]
 80064f4:	f8d8 3000 	ldr.w	r3, [r8]
 80064f8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80064fc:	3307      	adds	r3, #7
 80064fe:	f023 0307 	bic.w	r3, r3, #7
 8006502:	f103 0208 	add.w	r2, r3, #8
 8006506:	f8c8 2000 	str.w	r2, [r8]
 800650a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800650e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006512:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006516:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800651a:	9307      	str	r3, [sp, #28]
 800651c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006520:	ee08 0a10 	vmov	s16, r0
 8006524:	4b9f      	ldr	r3, [pc, #636]	; (80067a4 <_printf_float+0x2dc>)
 8006526:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800652a:	f04f 32ff 	mov.w	r2, #4294967295
 800652e:	f7fa fb05 	bl	8000b3c <__aeabi_dcmpun>
 8006532:	bb88      	cbnz	r0, 8006598 <_printf_float+0xd0>
 8006534:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006538:	4b9a      	ldr	r3, [pc, #616]	; (80067a4 <_printf_float+0x2dc>)
 800653a:	f04f 32ff 	mov.w	r2, #4294967295
 800653e:	f7fa fadf 	bl	8000b00 <__aeabi_dcmple>
 8006542:	bb48      	cbnz	r0, 8006598 <_printf_float+0xd0>
 8006544:	2200      	movs	r2, #0
 8006546:	2300      	movs	r3, #0
 8006548:	4640      	mov	r0, r8
 800654a:	4649      	mov	r1, r9
 800654c:	f7fa face 	bl	8000aec <__aeabi_dcmplt>
 8006550:	b110      	cbz	r0, 8006558 <_printf_float+0x90>
 8006552:	232d      	movs	r3, #45	; 0x2d
 8006554:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006558:	4b93      	ldr	r3, [pc, #588]	; (80067a8 <_printf_float+0x2e0>)
 800655a:	4894      	ldr	r0, [pc, #592]	; (80067ac <_printf_float+0x2e4>)
 800655c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006560:	bf94      	ite	ls
 8006562:	4698      	movls	r8, r3
 8006564:	4680      	movhi	r8, r0
 8006566:	2303      	movs	r3, #3
 8006568:	6123      	str	r3, [r4, #16]
 800656a:	9b05      	ldr	r3, [sp, #20]
 800656c:	f023 0204 	bic.w	r2, r3, #4
 8006570:	6022      	str	r2, [r4, #0]
 8006572:	f04f 0900 	mov.w	r9, #0
 8006576:	9700      	str	r7, [sp, #0]
 8006578:	4633      	mov	r3, r6
 800657a:	aa0b      	add	r2, sp, #44	; 0x2c
 800657c:	4621      	mov	r1, r4
 800657e:	4628      	mov	r0, r5
 8006580:	f000 f9d8 	bl	8006934 <_printf_common>
 8006584:	3001      	adds	r0, #1
 8006586:	f040 8090 	bne.w	80066aa <_printf_float+0x1e2>
 800658a:	f04f 30ff 	mov.w	r0, #4294967295
 800658e:	b00d      	add	sp, #52	; 0x34
 8006590:	ecbd 8b02 	vpop	{d8}
 8006594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006598:	4642      	mov	r2, r8
 800659a:	464b      	mov	r3, r9
 800659c:	4640      	mov	r0, r8
 800659e:	4649      	mov	r1, r9
 80065a0:	f7fa facc 	bl	8000b3c <__aeabi_dcmpun>
 80065a4:	b140      	cbz	r0, 80065b8 <_printf_float+0xf0>
 80065a6:	464b      	mov	r3, r9
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	bfbc      	itt	lt
 80065ac:	232d      	movlt	r3, #45	; 0x2d
 80065ae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80065b2:	487f      	ldr	r0, [pc, #508]	; (80067b0 <_printf_float+0x2e8>)
 80065b4:	4b7f      	ldr	r3, [pc, #508]	; (80067b4 <_printf_float+0x2ec>)
 80065b6:	e7d1      	b.n	800655c <_printf_float+0x94>
 80065b8:	6863      	ldr	r3, [r4, #4]
 80065ba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80065be:	9206      	str	r2, [sp, #24]
 80065c0:	1c5a      	adds	r2, r3, #1
 80065c2:	d13f      	bne.n	8006644 <_printf_float+0x17c>
 80065c4:	2306      	movs	r3, #6
 80065c6:	6063      	str	r3, [r4, #4]
 80065c8:	9b05      	ldr	r3, [sp, #20]
 80065ca:	6861      	ldr	r1, [r4, #4]
 80065cc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80065d0:	2300      	movs	r3, #0
 80065d2:	9303      	str	r3, [sp, #12]
 80065d4:	ab0a      	add	r3, sp, #40	; 0x28
 80065d6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80065da:	ab09      	add	r3, sp, #36	; 0x24
 80065dc:	ec49 8b10 	vmov	d0, r8, r9
 80065e0:	9300      	str	r3, [sp, #0]
 80065e2:	6022      	str	r2, [r4, #0]
 80065e4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80065e8:	4628      	mov	r0, r5
 80065ea:	f7ff fecd 	bl	8006388 <__cvt>
 80065ee:	9b06      	ldr	r3, [sp, #24]
 80065f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065f2:	2b47      	cmp	r3, #71	; 0x47
 80065f4:	4680      	mov	r8, r0
 80065f6:	d108      	bne.n	800660a <_printf_float+0x142>
 80065f8:	1cc8      	adds	r0, r1, #3
 80065fa:	db02      	blt.n	8006602 <_printf_float+0x13a>
 80065fc:	6863      	ldr	r3, [r4, #4]
 80065fe:	4299      	cmp	r1, r3
 8006600:	dd41      	ble.n	8006686 <_printf_float+0x1be>
 8006602:	f1ab 0b02 	sub.w	fp, fp, #2
 8006606:	fa5f fb8b 	uxtb.w	fp, fp
 800660a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800660e:	d820      	bhi.n	8006652 <_printf_float+0x18a>
 8006610:	3901      	subs	r1, #1
 8006612:	465a      	mov	r2, fp
 8006614:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006618:	9109      	str	r1, [sp, #36]	; 0x24
 800661a:	f7ff ff17 	bl	800644c <__exponent>
 800661e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006620:	1813      	adds	r3, r2, r0
 8006622:	2a01      	cmp	r2, #1
 8006624:	4681      	mov	r9, r0
 8006626:	6123      	str	r3, [r4, #16]
 8006628:	dc02      	bgt.n	8006630 <_printf_float+0x168>
 800662a:	6822      	ldr	r2, [r4, #0]
 800662c:	07d2      	lsls	r2, r2, #31
 800662e:	d501      	bpl.n	8006634 <_printf_float+0x16c>
 8006630:	3301      	adds	r3, #1
 8006632:	6123      	str	r3, [r4, #16]
 8006634:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006638:	2b00      	cmp	r3, #0
 800663a:	d09c      	beq.n	8006576 <_printf_float+0xae>
 800663c:	232d      	movs	r3, #45	; 0x2d
 800663e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006642:	e798      	b.n	8006576 <_printf_float+0xae>
 8006644:	9a06      	ldr	r2, [sp, #24]
 8006646:	2a47      	cmp	r2, #71	; 0x47
 8006648:	d1be      	bne.n	80065c8 <_printf_float+0x100>
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1bc      	bne.n	80065c8 <_printf_float+0x100>
 800664e:	2301      	movs	r3, #1
 8006650:	e7b9      	b.n	80065c6 <_printf_float+0xfe>
 8006652:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006656:	d118      	bne.n	800668a <_printf_float+0x1c2>
 8006658:	2900      	cmp	r1, #0
 800665a:	6863      	ldr	r3, [r4, #4]
 800665c:	dd0b      	ble.n	8006676 <_printf_float+0x1ae>
 800665e:	6121      	str	r1, [r4, #16]
 8006660:	b913      	cbnz	r3, 8006668 <_printf_float+0x1a0>
 8006662:	6822      	ldr	r2, [r4, #0]
 8006664:	07d0      	lsls	r0, r2, #31
 8006666:	d502      	bpl.n	800666e <_printf_float+0x1a6>
 8006668:	3301      	adds	r3, #1
 800666a:	440b      	add	r3, r1
 800666c:	6123      	str	r3, [r4, #16]
 800666e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006670:	f04f 0900 	mov.w	r9, #0
 8006674:	e7de      	b.n	8006634 <_printf_float+0x16c>
 8006676:	b913      	cbnz	r3, 800667e <_printf_float+0x1b6>
 8006678:	6822      	ldr	r2, [r4, #0]
 800667a:	07d2      	lsls	r2, r2, #31
 800667c:	d501      	bpl.n	8006682 <_printf_float+0x1ba>
 800667e:	3302      	adds	r3, #2
 8006680:	e7f4      	b.n	800666c <_printf_float+0x1a4>
 8006682:	2301      	movs	r3, #1
 8006684:	e7f2      	b.n	800666c <_printf_float+0x1a4>
 8006686:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800668a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800668c:	4299      	cmp	r1, r3
 800668e:	db05      	blt.n	800669c <_printf_float+0x1d4>
 8006690:	6823      	ldr	r3, [r4, #0]
 8006692:	6121      	str	r1, [r4, #16]
 8006694:	07d8      	lsls	r0, r3, #31
 8006696:	d5ea      	bpl.n	800666e <_printf_float+0x1a6>
 8006698:	1c4b      	adds	r3, r1, #1
 800669a:	e7e7      	b.n	800666c <_printf_float+0x1a4>
 800669c:	2900      	cmp	r1, #0
 800669e:	bfd4      	ite	le
 80066a0:	f1c1 0202 	rsble	r2, r1, #2
 80066a4:	2201      	movgt	r2, #1
 80066a6:	4413      	add	r3, r2
 80066a8:	e7e0      	b.n	800666c <_printf_float+0x1a4>
 80066aa:	6823      	ldr	r3, [r4, #0]
 80066ac:	055a      	lsls	r2, r3, #21
 80066ae:	d407      	bmi.n	80066c0 <_printf_float+0x1f8>
 80066b0:	6923      	ldr	r3, [r4, #16]
 80066b2:	4642      	mov	r2, r8
 80066b4:	4631      	mov	r1, r6
 80066b6:	4628      	mov	r0, r5
 80066b8:	47b8      	blx	r7
 80066ba:	3001      	adds	r0, #1
 80066bc:	d12c      	bne.n	8006718 <_printf_float+0x250>
 80066be:	e764      	b.n	800658a <_printf_float+0xc2>
 80066c0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80066c4:	f240 80e0 	bls.w	8006888 <_printf_float+0x3c0>
 80066c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80066cc:	2200      	movs	r2, #0
 80066ce:	2300      	movs	r3, #0
 80066d0:	f7fa fa02 	bl	8000ad8 <__aeabi_dcmpeq>
 80066d4:	2800      	cmp	r0, #0
 80066d6:	d034      	beq.n	8006742 <_printf_float+0x27a>
 80066d8:	4a37      	ldr	r2, [pc, #220]	; (80067b8 <_printf_float+0x2f0>)
 80066da:	2301      	movs	r3, #1
 80066dc:	4631      	mov	r1, r6
 80066de:	4628      	mov	r0, r5
 80066e0:	47b8      	blx	r7
 80066e2:	3001      	adds	r0, #1
 80066e4:	f43f af51 	beq.w	800658a <_printf_float+0xc2>
 80066e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066ec:	429a      	cmp	r2, r3
 80066ee:	db02      	blt.n	80066f6 <_printf_float+0x22e>
 80066f0:	6823      	ldr	r3, [r4, #0]
 80066f2:	07d8      	lsls	r0, r3, #31
 80066f4:	d510      	bpl.n	8006718 <_printf_float+0x250>
 80066f6:	ee18 3a10 	vmov	r3, s16
 80066fa:	4652      	mov	r2, sl
 80066fc:	4631      	mov	r1, r6
 80066fe:	4628      	mov	r0, r5
 8006700:	47b8      	blx	r7
 8006702:	3001      	adds	r0, #1
 8006704:	f43f af41 	beq.w	800658a <_printf_float+0xc2>
 8006708:	f04f 0800 	mov.w	r8, #0
 800670c:	f104 091a 	add.w	r9, r4, #26
 8006710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006712:	3b01      	subs	r3, #1
 8006714:	4543      	cmp	r3, r8
 8006716:	dc09      	bgt.n	800672c <_printf_float+0x264>
 8006718:	6823      	ldr	r3, [r4, #0]
 800671a:	079b      	lsls	r3, r3, #30
 800671c:	f100 8105 	bmi.w	800692a <_printf_float+0x462>
 8006720:	68e0      	ldr	r0, [r4, #12]
 8006722:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006724:	4298      	cmp	r0, r3
 8006726:	bfb8      	it	lt
 8006728:	4618      	movlt	r0, r3
 800672a:	e730      	b.n	800658e <_printf_float+0xc6>
 800672c:	2301      	movs	r3, #1
 800672e:	464a      	mov	r2, r9
 8006730:	4631      	mov	r1, r6
 8006732:	4628      	mov	r0, r5
 8006734:	47b8      	blx	r7
 8006736:	3001      	adds	r0, #1
 8006738:	f43f af27 	beq.w	800658a <_printf_float+0xc2>
 800673c:	f108 0801 	add.w	r8, r8, #1
 8006740:	e7e6      	b.n	8006710 <_printf_float+0x248>
 8006742:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006744:	2b00      	cmp	r3, #0
 8006746:	dc39      	bgt.n	80067bc <_printf_float+0x2f4>
 8006748:	4a1b      	ldr	r2, [pc, #108]	; (80067b8 <_printf_float+0x2f0>)
 800674a:	2301      	movs	r3, #1
 800674c:	4631      	mov	r1, r6
 800674e:	4628      	mov	r0, r5
 8006750:	47b8      	blx	r7
 8006752:	3001      	adds	r0, #1
 8006754:	f43f af19 	beq.w	800658a <_printf_float+0xc2>
 8006758:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800675c:	4313      	orrs	r3, r2
 800675e:	d102      	bne.n	8006766 <_printf_float+0x29e>
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	07d9      	lsls	r1, r3, #31
 8006764:	d5d8      	bpl.n	8006718 <_printf_float+0x250>
 8006766:	ee18 3a10 	vmov	r3, s16
 800676a:	4652      	mov	r2, sl
 800676c:	4631      	mov	r1, r6
 800676e:	4628      	mov	r0, r5
 8006770:	47b8      	blx	r7
 8006772:	3001      	adds	r0, #1
 8006774:	f43f af09 	beq.w	800658a <_printf_float+0xc2>
 8006778:	f04f 0900 	mov.w	r9, #0
 800677c:	f104 0a1a 	add.w	sl, r4, #26
 8006780:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006782:	425b      	negs	r3, r3
 8006784:	454b      	cmp	r3, r9
 8006786:	dc01      	bgt.n	800678c <_printf_float+0x2c4>
 8006788:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800678a:	e792      	b.n	80066b2 <_printf_float+0x1ea>
 800678c:	2301      	movs	r3, #1
 800678e:	4652      	mov	r2, sl
 8006790:	4631      	mov	r1, r6
 8006792:	4628      	mov	r0, r5
 8006794:	47b8      	blx	r7
 8006796:	3001      	adds	r0, #1
 8006798:	f43f aef7 	beq.w	800658a <_printf_float+0xc2>
 800679c:	f109 0901 	add.w	r9, r9, #1
 80067a0:	e7ee      	b.n	8006780 <_printf_float+0x2b8>
 80067a2:	bf00      	nop
 80067a4:	7fefffff 	.word	0x7fefffff
 80067a8:	0800a76c 	.word	0x0800a76c
 80067ac:	0800a770 	.word	0x0800a770
 80067b0:	0800a778 	.word	0x0800a778
 80067b4:	0800a774 	.word	0x0800a774
 80067b8:	0800a77c 	.word	0x0800a77c
 80067bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067c0:	429a      	cmp	r2, r3
 80067c2:	bfa8      	it	ge
 80067c4:	461a      	movge	r2, r3
 80067c6:	2a00      	cmp	r2, #0
 80067c8:	4691      	mov	r9, r2
 80067ca:	dc37      	bgt.n	800683c <_printf_float+0x374>
 80067cc:	f04f 0b00 	mov.w	fp, #0
 80067d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067d4:	f104 021a 	add.w	r2, r4, #26
 80067d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067da:	9305      	str	r3, [sp, #20]
 80067dc:	eba3 0309 	sub.w	r3, r3, r9
 80067e0:	455b      	cmp	r3, fp
 80067e2:	dc33      	bgt.n	800684c <_printf_float+0x384>
 80067e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067e8:	429a      	cmp	r2, r3
 80067ea:	db3b      	blt.n	8006864 <_printf_float+0x39c>
 80067ec:	6823      	ldr	r3, [r4, #0]
 80067ee:	07da      	lsls	r2, r3, #31
 80067f0:	d438      	bmi.n	8006864 <_printf_float+0x39c>
 80067f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067f4:	9a05      	ldr	r2, [sp, #20]
 80067f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067f8:	1a9a      	subs	r2, r3, r2
 80067fa:	eba3 0901 	sub.w	r9, r3, r1
 80067fe:	4591      	cmp	r9, r2
 8006800:	bfa8      	it	ge
 8006802:	4691      	movge	r9, r2
 8006804:	f1b9 0f00 	cmp.w	r9, #0
 8006808:	dc35      	bgt.n	8006876 <_printf_float+0x3ae>
 800680a:	f04f 0800 	mov.w	r8, #0
 800680e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006812:	f104 0a1a 	add.w	sl, r4, #26
 8006816:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800681a:	1a9b      	subs	r3, r3, r2
 800681c:	eba3 0309 	sub.w	r3, r3, r9
 8006820:	4543      	cmp	r3, r8
 8006822:	f77f af79 	ble.w	8006718 <_printf_float+0x250>
 8006826:	2301      	movs	r3, #1
 8006828:	4652      	mov	r2, sl
 800682a:	4631      	mov	r1, r6
 800682c:	4628      	mov	r0, r5
 800682e:	47b8      	blx	r7
 8006830:	3001      	adds	r0, #1
 8006832:	f43f aeaa 	beq.w	800658a <_printf_float+0xc2>
 8006836:	f108 0801 	add.w	r8, r8, #1
 800683a:	e7ec      	b.n	8006816 <_printf_float+0x34e>
 800683c:	4613      	mov	r3, r2
 800683e:	4631      	mov	r1, r6
 8006840:	4642      	mov	r2, r8
 8006842:	4628      	mov	r0, r5
 8006844:	47b8      	blx	r7
 8006846:	3001      	adds	r0, #1
 8006848:	d1c0      	bne.n	80067cc <_printf_float+0x304>
 800684a:	e69e      	b.n	800658a <_printf_float+0xc2>
 800684c:	2301      	movs	r3, #1
 800684e:	4631      	mov	r1, r6
 8006850:	4628      	mov	r0, r5
 8006852:	9205      	str	r2, [sp, #20]
 8006854:	47b8      	blx	r7
 8006856:	3001      	adds	r0, #1
 8006858:	f43f ae97 	beq.w	800658a <_printf_float+0xc2>
 800685c:	9a05      	ldr	r2, [sp, #20]
 800685e:	f10b 0b01 	add.w	fp, fp, #1
 8006862:	e7b9      	b.n	80067d8 <_printf_float+0x310>
 8006864:	ee18 3a10 	vmov	r3, s16
 8006868:	4652      	mov	r2, sl
 800686a:	4631      	mov	r1, r6
 800686c:	4628      	mov	r0, r5
 800686e:	47b8      	blx	r7
 8006870:	3001      	adds	r0, #1
 8006872:	d1be      	bne.n	80067f2 <_printf_float+0x32a>
 8006874:	e689      	b.n	800658a <_printf_float+0xc2>
 8006876:	9a05      	ldr	r2, [sp, #20]
 8006878:	464b      	mov	r3, r9
 800687a:	4442      	add	r2, r8
 800687c:	4631      	mov	r1, r6
 800687e:	4628      	mov	r0, r5
 8006880:	47b8      	blx	r7
 8006882:	3001      	adds	r0, #1
 8006884:	d1c1      	bne.n	800680a <_printf_float+0x342>
 8006886:	e680      	b.n	800658a <_printf_float+0xc2>
 8006888:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800688a:	2a01      	cmp	r2, #1
 800688c:	dc01      	bgt.n	8006892 <_printf_float+0x3ca>
 800688e:	07db      	lsls	r3, r3, #31
 8006890:	d538      	bpl.n	8006904 <_printf_float+0x43c>
 8006892:	2301      	movs	r3, #1
 8006894:	4642      	mov	r2, r8
 8006896:	4631      	mov	r1, r6
 8006898:	4628      	mov	r0, r5
 800689a:	47b8      	blx	r7
 800689c:	3001      	adds	r0, #1
 800689e:	f43f ae74 	beq.w	800658a <_printf_float+0xc2>
 80068a2:	ee18 3a10 	vmov	r3, s16
 80068a6:	4652      	mov	r2, sl
 80068a8:	4631      	mov	r1, r6
 80068aa:	4628      	mov	r0, r5
 80068ac:	47b8      	blx	r7
 80068ae:	3001      	adds	r0, #1
 80068b0:	f43f ae6b 	beq.w	800658a <_printf_float+0xc2>
 80068b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068b8:	2200      	movs	r2, #0
 80068ba:	2300      	movs	r3, #0
 80068bc:	f7fa f90c 	bl	8000ad8 <__aeabi_dcmpeq>
 80068c0:	b9d8      	cbnz	r0, 80068fa <_printf_float+0x432>
 80068c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068c4:	f108 0201 	add.w	r2, r8, #1
 80068c8:	3b01      	subs	r3, #1
 80068ca:	4631      	mov	r1, r6
 80068cc:	4628      	mov	r0, r5
 80068ce:	47b8      	blx	r7
 80068d0:	3001      	adds	r0, #1
 80068d2:	d10e      	bne.n	80068f2 <_printf_float+0x42a>
 80068d4:	e659      	b.n	800658a <_printf_float+0xc2>
 80068d6:	2301      	movs	r3, #1
 80068d8:	4652      	mov	r2, sl
 80068da:	4631      	mov	r1, r6
 80068dc:	4628      	mov	r0, r5
 80068de:	47b8      	blx	r7
 80068e0:	3001      	adds	r0, #1
 80068e2:	f43f ae52 	beq.w	800658a <_printf_float+0xc2>
 80068e6:	f108 0801 	add.w	r8, r8, #1
 80068ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068ec:	3b01      	subs	r3, #1
 80068ee:	4543      	cmp	r3, r8
 80068f0:	dcf1      	bgt.n	80068d6 <_printf_float+0x40e>
 80068f2:	464b      	mov	r3, r9
 80068f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80068f8:	e6dc      	b.n	80066b4 <_printf_float+0x1ec>
 80068fa:	f04f 0800 	mov.w	r8, #0
 80068fe:	f104 0a1a 	add.w	sl, r4, #26
 8006902:	e7f2      	b.n	80068ea <_printf_float+0x422>
 8006904:	2301      	movs	r3, #1
 8006906:	4642      	mov	r2, r8
 8006908:	e7df      	b.n	80068ca <_printf_float+0x402>
 800690a:	2301      	movs	r3, #1
 800690c:	464a      	mov	r2, r9
 800690e:	4631      	mov	r1, r6
 8006910:	4628      	mov	r0, r5
 8006912:	47b8      	blx	r7
 8006914:	3001      	adds	r0, #1
 8006916:	f43f ae38 	beq.w	800658a <_printf_float+0xc2>
 800691a:	f108 0801 	add.w	r8, r8, #1
 800691e:	68e3      	ldr	r3, [r4, #12]
 8006920:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006922:	1a5b      	subs	r3, r3, r1
 8006924:	4543      	cmp	r3, r8
 8006926:	dcf0      	bgt.n	800690a <_printf_float+0x442>
 8006928:	e6fa      	b.n	8006720 <_printf_float+0x258>
 800692a:	f04f 0800 	mov.w	r8, #0
 800692e:	f104 0919 	add.w	r9, r4, #25
 8006932:	e7f4      	b.n	800691e <_printf_float+0x456>

08006934 <_printf_common>:
 8006934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006938:	4616      	mov	r6, r2
 800693a:	4699      	mov	r9, r3
 800693c:	688a      	ldr	r2, [r1, #8]
 800693e:	690b      	ldr	r3, [r1, #16]
 8006940:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006944:	4293      	cmp	r3, r2
 8006946:	bfb8      	it	lt
 8006948:	4613      	movlt	r3, r2
 800694a:	6033      	str	r3, [r6, #0]
 800694c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006950:	4607      	mov	r7, r0
 8006952:	460c      	mov	r4, r1
 8006954:	b10a      	cbz	r2, 800695a <_printf_common+0x26>
 8006956:	3301      	adds	r3, #1
 8006958:	6033      	str	r3, [r6, #0]
 800695a:	6823      	ldr	r3, [r4, #0]
 800695c:	0699      	lsls	r1, r3, #26
 800695e:	bf42      	ittt	mi
 8006960:	6833      	ldrmi	r3, [r6, #0]
 8006962:	3302      	addmi	r3, #2
 8006964:	6033      	strmi	r3, [r6, #0]
 8006966:	6825      	ldr	r5, [r4, #0]
 8006968:	f015 0506 	ands.w	r5, r5, #6
 800696c:	d106      	bne.n	800697c <_printf_common+0x48>
 800696e:	f104 0a19 	add.w	sl, r4, #25
 8006972:	68e3      	ldr	r3, [r4, #12]
 8006974:	6832      	ldr	r2, [r6, #0]
 8006976:	1a9b      	subs	r3, r3, r2
 8006978:	42ab      	cmp	r3, r5
 800697a:	dc26      	bgt.n	80069ca <_printf_common+0x96>
 800697c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006980:	1e13      	subs	r3, r2, #0
 8006982:	6822      	ldr	r2, [r4, #0]
 8006984:	bf18      	it	ne
 8006986:	2301      	movne	r3, #1
 8006988:	0692      	lsls	r2, r2, #26
 800698a:	d42b      	bmi.n	80069e4 <_printf_common+0xb0>
 800698c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006990:	4649      	mov	r1, r9
 8006992:	4638      	mov	r0, r7
 8006994:	47c0      	blx	r8
 8006996:	3001      	adds	r0, #1
 8006998:	d01e      	beq.n	80069d8 <_printf_common+0xa4>
 800699a:	6823      	ldr	r3, [r4, #0]
 800699c:	68e5      	ldr	r5, [r4, #12]
 800699e:	6832      	ldr	r2, [r6, #0]
 80069a0:	f003 0306 	and.w	r3, r3, #6
 80069a4:	2b04      	cmp	r3, #4
 80069a6:	bf08      	it	eq
 80069a8:	1aad      	subeq	r5, r5, r2
 80069aa:	68a3      	ldr	r3, [r4, #8]
 80069ac:	6922      	ldr	r2, [r4, #16]
 80069ae:	bf0c      	ite	eq
 80069b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069b4:	2500      	movne	r5, #0
 80069b6:	4293      	cmp	r3, r2
 80069b8:	bfc4      	itt	gt
 80069ba:	1a9b      	subgt	r3, r3, r2
 80069bc:	18ed      	addgt	r5, r5, r3
 80069be:	2600      	movs	r6, #0
 80069c0:	341a      	adds	r4, #26
 80069c2:	42b5      	cmp	r5, r6
 80069c4:	d11a      	bne.n	80069fc <_printf_common+0xc8>
 80069c6:	2000      	movs	r0, #0
 80069c8:	e008      	b.n	80069dc <_printf_common+0xa8>
 80069ca:	2301      	movs	r3, #1
 80069cc:	4652      	mov	r2, sl
 80069ce:	4649      	mov	r1, r9
 80069d0:	4638      	mov	r0, r7
 80069d2:	47c0      	blx	r8
 80069d4:	3001      	adds	r0, #1
 80069d6:	d103      	bne.n	80069e0 <_printf_common+0xac>
 80069d8:	f04f 30ff 	mov.w	r0, #4294967295
 80069dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069e0:	3501      	adds	r5, #1
 80069e2:	e7c6      	b.n	8006972 <_printf_common+0x3e>
 80069e4:	18e1      	adds	r1, r4, r3
 80069e6:	1c5a      	adds	r2, r3, #1
 80069e8:	2030      	movs	r0, #48	; 0x30
 80069ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069ee:	4422      	add	r2, r4
 80069f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80069f8:	3302      	adds	r3, #2
 80069fa:	e7c7      	b.n	800698c <_printf_common+0x58>
 80069fc:	2301      	movs	r3, #1
 80069fe:	4622      	mov	r2, r4
 8006a00:	4649      	mov	r1, r9
 8006a02:	4638      	mov	r0, r7
 8006a04:	47c0      	blx	r8
 8006a06:	3001      	adds	r0, #1
 8006a08:	d0e6      	beq.n	80069d8 <_printf_common+0xa4>
 8006a0a:	3601      	adds	r6, #1
 8006a0c:	e7d9      	b.n	80069c2 <_printf_common+0x8e>
	...

08006a10 <_printf_i>:
 8006a10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a14:	7e0f      	ldrb	r7, [r1, #24]
 8006a16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a18:	2f78      	cmp	r7, #120	; 0x78
 8006a1a:	4691      	mov	r9, r2
 8006a1c:	4680      	mov	r8, r0
 8006a1e:	460c      	mov	r4, r1
 8006a20:	469a      	mov	sl, r3
 8006a22:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006a26:	d807      	bhi.n	8006a38 <_printf_i+0x28>
 8006a28:	2f62      	cmp	r7, #98	; 0x62
 8006a2a:	d80a      	bhi.n	8006a42 <_printf_i+0x32>
 8006a2c:	2f00      	cmp	r7, #0
 8006a2e:	f000 80d8 	beq.w	8006be2 <_printf_i+0x1d2>
 8006a32:	2f58      	cmp	r7, #88	; 0x58
 8006a34:	f000 80a3 	beq.w	8006b7e <_printf_i+0x16e>
 8006a38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a40:	e03a      	b.n	8006ab8 <_printf_i+0xa8>
 8006a42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a46:	2b15      	cmp	r3, #21
 8006a48:	d8f6      	bhi.n	8006a38 <_printf_i+0x28>
 8006a4a:	a101      	add	r1, pc, #4	; (adr r1, 8006a50 <_printf_i+0x40>)
 8006a4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a50:	08006aa9 	.word	0x08006aa9
 8006a54:	08006abd 	.word	0x08006abd
 8006a58:	08006a39 	.word	0x08006a39
 8006a5c:	08006a39 	.word	0x08006a39
 8006a60:	08006a39 	.word	0x08006a39
 8006a64:	08006a39 	.word	0x08006a39
 8006a68:	08006abd 	.word	0x08006abd
 8006a6c:	08006a39 	.word	0x08006a39
 8006a70:	08006a39 	.word	0x08006a39
 8006a74:	08006a39 	.word	0x08006a39
 8006a78:	08006a39 	.word	0x08006a39
 8006a7c:	08006bc9 	.word	0x08006bc9
 8006a80:	08006aed 	.word	0x08006aed
 8006a84:	08006bab 	.word	0x08006bab
 8006a88:	08006a39 	.word	0x08006a39
 8006a8c:	08006a39 	.word	0x08006a39
 8006a90:	08006beb 	.word	0x08006beb
 8006a94:	08006a39 	.word	0x08006a39
 8006a98:	08006aed 	.word	0x08006aed
 8006a9c:	08006a39 	.word	0x08006a39
 8006aa0:	08006a39 	.word	0x08006a39
 8006aa4:	08006bb3 	.word	0x08006bb3
 8006aa8:	682b      	ldr	r3, [r5, #0]
 8006aaa:	1d1a      	adds	r2, r3, #4
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	602a      	str	r2, [r5, #0]
 8006ab0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ab4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e0a3      	b.n	8006c04 <_printf_i+0x1f4>
 8006abc:	6820      	ldr	r0, [r4, #0]
 8006abe:	6829      	ldr	r1, [r5, #0]
 8006ac0:	0606      	lsls	r6, r0, #24
 8006ac2:	f101 0304 	add.w	r3, r1, #4
 8006ac6:	d50a      	bpl.n	8006ade <_printf_i+0xce>
 8006ac8:	680e      	ldr	r6, [r1, #0]
 8006aca:	602b      	str	r3, [r5, #0]
 8006acc:	2e00      	cmp	r6, #0
 8006ace:	da03      	bge.n	8006ad8 <_printf_i+0xc8>
 8006ad0:	232d      	movs	r3, #45	; 0x2d
 8006ad2:	4276      	negs	r6, r6
 8006ad4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ad8:	485e      	ldr	r0, [pc, #376]	; (8006c54 <_printf_i+0x244>)
 8006ada:	230a      	movs	r3, #10
 8006adc:	e019      	b.n	8006b12 <_printf_i+0x102>
 8006ade:	680e      	ldr	r6, [r1, #0]
 8006ae0:	602b      	str	r3, [r5, #0]
 8006ae2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006ae6:	bf18      	it	ne
 8006ae8:	b236      	sxthne	r6, r6
 8006aea:	e7ef      	b.n	8006acc <_printf_i+0xbc>
 8006aec:	682b      	ldr	r3, [r5, #0]
 8006aee:	6820      	ldr	r0, [r4, #0]
 8006af0:	1d19      	adds	r1, r3, #4
 8006af2:	6029      	str	r1, [r5, #0]
 8006af4:	0601      	lsls	r1, r0, #24
 8006af6:	d501      	bpl.n	8006afc <_printf_i+0xec>
 8006af8:	681e      	ldr	r6, [r3, #0]
 8006afa:	e002      	b.n	8006b02 <_printf_i+0xf2>
 8006afc:	0646      	lsls	r6, r0, #25
 8006afe:	d5fb      	bpl.n	8006af8 <_printf_i+0xe8>
 8006b00:	881e      	ldrh	r6, [r3, #0]
 8006b02:	4854      	ldr	r0, [pc, #336]	; (8006c54 <_printf_i+0x244>)
 8006b04:	2f6f      	cmp	r7, #111	; 0x6f
 8006b06:	bf0c      	ite	eq
 8006b08:	2308      	moveq	r3, #8
 8006b0a:	230a      	movne	r3, #10
 8006b0c:	2100      	movs	r1, #0
 8006b0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b12:	6865      	ldr	r5, [r4, #4]
 8006b14:	60a5      	str	r5, [r4, #8]
 8006b16:	2d00      	cmp	r5, #0
 8006b18:	bfa2      	ittt	ge
 8006b1a:	6821      	ldrge	r1, [r4, #0]
 8006b1c:	f021 0104 	bicge.w	r1, r1, #4
 8006b20:	6021      	strge	r1, [r4, #0]
 8006b22:	b90e      	cbnz	r6, 8006b28 <_printf_i+0x118>
 8006b24:	2d00      	cmp	r5, #0
 8006b26:	d04d      	beq.n	8006bc4 <_printf_i+0x1b4>
 8006b28:	4615      	mov	r5, r2
 8006b2a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006b2e:	fb03 6711 	mls	r7, r3, r1, r6
 8006b32:	5dc7      	ldrb	r7, [r0, r7]
 8006b34:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006b38:	4637      	mov	r7, r6
 8006b3a:	42bb      	cmp	r3, r7
 8006b3c:	460e      	mov	r6, r1
 8006b3e:	d9f4      	bls.n	8006b2a <_printf_i+0x11a>
 8006b40:	2b08      	cmp	r3, #8
 8006b42:	d10b      	bne.n	8006b5c <_printf_i+0x14c>
 8006b44:	6823      	ldr	r3, [r4, #0]
 8006b46:	07de      	lsls	r6, r3, #31
 8006b48:	d508      	bpl.n	8006b5c <_printf_i+0x14c>
 8006b4a:	6923      	ldr	r3, [r4, #16]
 8006b4c:	6861      	ldr	r1, [r4, #4]
 8006b4e:	4299      	cmp	r1, r3
 8006b50:	bfde      	ittt	le
 8006b52:	2330      	movle	r3, #48	; 0x30
 8006b54:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b58:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006b5c:	1b52      	subs	r2, r2, r5
 8006b5e:	6122      	str	r2, [r4, #16]
 8006b60:	f8cd a000 	str.w	sl, [sp]
 8006b64:	464b      	mov	r3, r9
 8006b66:	aa03      	add	r2, sp, #12
 8006b68:	4621      	mov	r1, r4
 8006b6a:	4640      	mov	r0, r8
 8006b6c:	f7ff fee2 	bl	8006934 <_printf_common>
 8006b70:	3001      	adds	r0, #1
 8006b72:	d14c      	bne.n	8006c0e <_printf_i+0x1fe>
 8006b74:	f04f 30ff 	mov.w	r0, #4294967295
 8006b78:	b004      	add	sp, #16
 8006b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b7e:	4835      	ldr	r0, [pc, #212]	; (8006c54 <_printf_i+0x244>)
 8006b80:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006b84:	6829      	ldr	r1, [r5, #0]
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	f851 6b04 	ldr.w	r6, [r1], #4
 8006b8c:	6029      	str	r1, [r5, #0]
 8006b8e:	061d      	lsls	r5, r3, #24
 8006b90:	d514      	bpl.n	8006bbc <_printf_i+0x1ac>
 8006b92:	07df      	lsls	r7, r3, #31
 8006b94:	bf44      	itt	mi
 8006b96:	f043 0320 	orrmi.w	r3, r3, #32
 8006b9a:	6023      	strmi	r3, [r4, #0]
 8006b9c:	b91e      	cbnz	r6, 8006ba6 <_printf_i+0x196>
 8006b9e:	6823      	ldr	r3, [r4, #0]
 8006ba0:	f023 0320 	bic.w	r3, r3, #32
 8006ba4:	6023      	str	r3, [r4, #0]
 8006ba6:	2310      	movs	r3, #16
 8006ba8:	e7b0      	b.n	8006b0c <_printf_i+0xfc>
 8006baa:	6823      	ldr	r3, [r4, #0]
 8006bac:	f043 0320 	orr.w	r3, r3, #32
 8006bb0:	6023      	str	r3, [r4, #0]
 8006bb2:	2378      	movs	r3, #120	; 0x78
 8006bb4:	4828      	ldr	r0, [pc, #160]	; (8006c58 <_printf_i+0x248>)
 8006bb6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006bba:	e7e3      	b.n	8006b84 <_printf_i+0x174>
 8006bbc:	0659      	lsls	r1, r3, #25
 8006bbe:	bf48      	it	mi
 8006bc0:	b2b6      	uxthmi	r6, r6
 8006bc2:	e7e6      	b.n	8006b92 <_printf_i+0x182>
 8006bc4:	4615      	mov	r5, r2
 8006bc6:	e7bb      	b.n	8006b40 <_printf_i+0x130>
 8006bc8:	682b      	ldr	r3, [r5, #0]
 8006bca:	6826      	ldr	r6, [r4, #0]
 8006bcc:	6961      	ldr	r1, [r4, #20]
 8006bce:	1d18      	adds	r0, r3, #4
 8006bd0:	6028      	str	r0, [r5, #0]
 8006bd2:	0635      	lsls	r5, r6, #24
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	d501      	bpl.n	8006bdc <_printf_i+0x1cc>
 8006bd8:	6019      	str	r1, [r3, #0]
 8006bda:	e002      	b.n	8006be2 <_printf_i+0x1d2>
 8006bdc:	0670      	lsls	r0, r6, #25
 8006bde:	d5fb      	bpl.n	8006bd8 <_printf_i+0x1c8>
 8006be0:	8019      	strh	r1, [r3, #0]
 8006be2:	2300      	movs	r3, #0
 8006be4:	6123      	str	r3, [r4, #16]
 8006be6:	4615      	mov	r5, r2
 8006be8:	e7ba      	b.n	8006b60 <_printf_i+0x150>
 8006bea:	682b      	ldr	r3, [r5, #0]
 8006bec:	1d1a      	adds	r2, r3, #4
 8006bee:	602a      	str	r2, [r5, #0]
 8006bf0:	681d      	ldr	r5, [r3, #0]
 8006bf2:	6862      	ldr	r2, [r4, #4]
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	4628      	mov	r0, r5
 8006bf8:	f7f9 fafa 	bl	80001f0 <memchr>
 8006bfc:	b108      	cbz	r0, 8006c02 <_printf_i+0x1f2>
 8006bfe:	1b40      	subs	r0, r0, r5
 8006c00:	6060      	str	r0, [r4, #4]
 8006c02:	6863      	ldr	r3, [r4, #4]
 8006c04:	6123      	str	r3, [r4, #16]
 8006c06:	2300      	movs	r3, #0
 8006c08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c0c:	e7a8      	b.n	8006b60 <_printf_i+0x150>
 8006c0e:	6923      	ldr	r3, [r4, #16]
 8006c10:	462a      	mov	r2, r5
 8006c12:	4649      	mov	r1, r9
 8006c14:	4640      	mov	r0, r8
 8006c16:	47d0      	blx	sl
 8006c18:	3001      	adds	r0, #1
 8006c1a:	d0ab      	beq.n	8006b74 <_printf_i+0x164>
 8006c1c:	6823      	ldr	r3, [r4, #0]
 8006c1e:	079b      	lsls	r3, r3, #30
 8006c20:	d413      	bmi.n	8006c4a <_printf_i+0x23a>
 8006c22:	68e0      	ldr	r0, [r4, #12]
 8006c24:	9b03      	ldr	r3, [sp, #12]
 8006c26:	4298      	cmp	r0, r3
 8006c28:	bfb8      	it	lt
 8006c2a:	4618      	movlt	r0, r3
 8006c2c:	e7a4      	b.n	8006b78 <_printf_i+0x168>
 8006c2e:	2301      	movs	r3, #1
 8006c30:	4632      	mov	r2, r6
 8006c32:	4649      	mov	r1, r9
 8006c34:	4640      	mov	r0, r8
 8006c36:	47d0      	blx	sl
 8006c38:	3001      	adds	r0, #1
 8006c3a:	d09b      	beq.n	8006b74 <_printf_i+0x164>
 8006c3c:	3501      	adds	r5, #1
 8006c3e:	68e3      	ldr	r3, [r4, #12]
 8006c40:	9903      	ldr	r1, [sp, #12]
 8006c42:	1a5b      	subs	r3, r3, r1
 8006c44:	42ab      	cmp	r3, r5
 8006c46:	dcf2      	bgt.n	8006c2e <_printf_i+0x21e>
 8006c48:	e7eb      	b.n	8006c22 <_printf_i+0x212>
 8006c4a:	2500      	movs	r5, #0
 8006c4c:	f104 0619 	add.w	r6, r4, #25
 8006c50:	e7f5      	b.n	8006c3e <_printf_i+0x22e>
 8006c52:	bf00      	nop
 8006c54:	0800a77e 	.word	0x0800a77e
 8006c58:	0800a78f 	.word	0x0800a78f

08006c5c <siprintf>:
 8006c5c:	b40e      	push	{r1, r2, r3}
 8006c5e:	b500      	push	{lr}
 8006c60:	b09c      	sub	sp, #112	; 0x70
 8006c62:	ab1d      	add	r3, sp, #116	; 0x74
 8006c64:	9002      	str	r0, [sp, #8]
 8006c66:	9006      	str	r0, [sp, #24]
 8006c68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006c6c:	4809      	ldr	r0, [pc, #36]	; (8006c94 <siprintf+0x38>)
 8006c6e:	9107      	str	r1, [sp, #28]
 8006c70:	9104      	str	r1, [sp, #16]
 8006c72:	4909      	ldr	r1, [pc, #36]	; (8006c98 <siprintf+0x3c>)
 8006c74:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c78:	9105      	str	r1, [sp, #20]
 8006c7a:	6800      	ldr	r0, [r0, #0]
 8006c7c:	9301      	str	r3, [sp, #4]
 8006c7e:	a902      	add	r1, sp, #8
 8006c80:	f001 fc0a 	bl	8008498 <_svfiprintf_r>
 8006c84:	9b02      	ldr	r3, [sp, #8]
 8006c86:	2200      	movs	r2, #0
 8006c88:	701a      	strb	r2, [r3, #0]
 8006c8a:	b01c      	add	sp, #112	; 0x70
 8006c8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c90:	b003      	add	sp, #12
 8006c92:	4770      	bx	lr
 8006c94:	2000001c 	.word	0x2000001c
 8006c98:	ffff0208 	.word	0xffff0208

08006c9c <strncmp>:
 8006c9c:	b510      	push	{r4, lr}
 8006c9e:	b17a      	cbz	r2, 8006cc0 <strncmp+0x24>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	3901      	subs	r1, #1
 8006ca4:	1884      	adds	r4, r0, r2
 8006ca6:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006caa:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006cae:	4290      	cmp	r0, r2
 8006cb0:	d101      	bne.n	8006cb6 <strncmp+0x1a>
 8006cb2:	42a3      	cmp	r3, r4
 8006cb4:	d101      	bne.n	8006cba <strncmp+0x1e>
 8006cb6:	1a80      	subs	r0, r0, r2
 8006cb8:	bd10      	pop	{r4, pc}
 8006cba:	2800      	cmp	r0, #0
 8006cbc:	d1f3      	bne.n	8006ca6 <strncmp+0xa>
 8006cbe:	e7fa      	b.n	8006cb6 <strncmp+0x1a>
 8006cc0:	4610      	mov	r0, r2
 8006cc2:	e7f9      	b.n	8006cb8 <strncmp+0x1c>

08006cc4 <_strtol_l.constprop.0>:
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cca:	d001      	beq.n	8006cd0 <_strtol_l.constprop.0+0xc>
 8006ccc:	2b24      	cmp	r3, #36	; 0x24
 8006cce:	d906      	bls.n	8006cde <_strtol_l.constprop.0+0x1a>
 8006cd0:	f7ff fb1a 	bl	8006308 <__errno>
 8006cd4:	2316      	movs	r3, #22
 8006cd6:	6003      	str	r3, [r0, #0]
 8006cd8:	2000      	movs	r0, #0
 8006cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cde:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006dc4 <_strtol_l.constprop.0+0x100>
 8006ce2:	460d      	mov	r5, r1
 8006ce4:	462e      	mov	r6, r5
 8006ce6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006cea:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006cee:	f017 0708 	ands.w	r7, r7, #8
 8006cf2:	d1f7      	bne.n	8006ce4 <_strtol_l.constprop.0+0x20>
 8006cf4:	2c2d      	cmp	r4, #45	; 0x2d
 8006cf6:	d132      	bne.n	8006d5e <_strtol_l.constprop.0+0x9a>
 8006cf8:	782c      	ldrb	r4, [r5, #0]
 8006cfa:	2701      	movs	r7, #1
 8006cfc:	1cb5      	adds	r5, r6, #2
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d05b      	beq.n	8006dba <_strtol_l.constprop.0+0xf6>
 8006d02:	2b10      	cmp	r3, #16
 8006d04:	d109      	bne.n	8006d1a <_strtol_l.constprop.0+0x56>
 8006d06:	2c30      	cmp	r4, #48	; 0x30
 8006d08:	d107      	bne.n	8006d1a <_strtol_l.constprop.0+0x56>
 8006d0a:	782c      	ldrb	r4, [r5, #0]
 8006d0c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006d10:	2c58      	cmp	r4, #88	; 0x58
 8006d12:	d14d      	bne.n	8006db0 <_strtol_l.constprop.0+0xec>
 8006d14:	786c      	ldrb	r4, [r5, #1]
 8006d16:	2310      	movs	r3, #16
 8006d18:	3502      	adds	r5, #2
 8006d1a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006d1e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006d22:	f04f 0c00 	mov.w	ip, #0
 8006d26:	fbb8 f9f3 	udiv	r9, r8, r3
 8006d2a:	4666      	mov	r6, ip
 8006d2c:	fb03 8a19 	mls	sl, r3, r9, r8
 8006d30:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006d34:	f1be 0f09 	cmp.w	lr, #9
 8006d38:	d816      	bhi.n	8006d68 <_strtol_l.constprop.0+0xa4>
 8006d3a:	4674      	mov	r4, lr
 8006d3c:	42a3      	cmp	r3, r4
 8006d3e:	dd24      	ble.n	8006d8a <_strtol_l.constprop.0+0xc6>
 8006d40:	f1bc 0f00 	cmp.w	ip, #0
 8006d44:	db1e      	blt.n	8006d84 <_strtol_l.constprop.0+0xc0>
 8006d46:	45b1      	cmp	r9, r6
 8006d48:	d31c      	bcc.n	8006d84 <_strtol_l.constprop.0+0xc0>
 8006d4a:	d101      	bne.n	8006d50 <_strtol_l.constprop.0+0x8c>
 8006d4c:	45a2      	cmp	sl, r4
 8006d4e:	db19      	blt.n	8006d84 <_strtol_l.constprop.0+0xc0>
 8006d50:	fb06 4603 	mla	r6, r6, r3, r4
 8006d54:	f04f 0c01 	mov.w	ip, #1
 8006d58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006d5c:	e7e8      	b.n	8006d30 <_strtol_l.constprop.0+0x6c>
 8006d5e:	2c2b      	cmp	r4, #43	; 0x2b
 8006d60:	bf04      	itt	eq
 8006d62:	782c      	ldrbeq	r4, [r5, #0]
 8006d64:	1cb5      	addeq	r5, r6, #2
 8006d66:	e7ca      	b.n	8006cfe <_strtol_l.constprop.0+0x3a>
 8006d68:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006d6c:	f1be 0f19 	cmp.w	lr, #25
 8006d70:	d801      	bhi.n	8006d76 <_strtol_l.constprop.0+0xb2>
 8006d72:	3c37      	subs	r4, #55	; 0x37
 8006d74:	e7e2      	b.n	8006d3c <_strtol_l.constprop.0+0x78>
 8006d76:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006d7a:	f1be 0f19 	cmp.w	lr, #25
 8006d7e:	d804      	bhi.n	8006d8a <_strtol_l.constprop.0+0xc6>
 8006d80:	3c57      	subs	r4, #87	; 0x57
 8006d82:	e7db      	b.n	8006d3c <_strtol_l.constprop.0+0x78>
 8006d84:	f04f 3cff 	mov.w	ip, #4294967295
 8006d88:	e7e6      	b.n	8006d58 <_strtol_l.constprop.0+0x94>
 8006d8a:	f1bc 0f00 	cmp.w	ip, #0
 8006d8e:	da05      	bge.n	8006d9c <_strtol_l.constprop.0+0xd8>
 8006d90:	2322      	movs	r3, #34	; 0x22
 8006d92:	6003      	str	r3, [r0, #0]
 8006d94:	4646      	mov	r6, r8
 8006d96:	b942      	cbnz	r2, 8006daa <_strtol_l.constprop.0+0xe6>
 8006d98:	4630      	mov	r0, r6
 8006d9a:	e79e      	b.n	8006cda <_strtol_l.constprop.0+0x16>
 8006d9c:	b107      	cbz	r7, 8006da0 <_strtol_l.constprop.0+0xdc>
 8006d9e:	4276      	negs	r6, r6
 8006da0:	2a00      	cmp	r2, #0
 8006da2:	d0f9      	beq.n	8006d98 <_strtol_l.constprop.0+0xd4>
 8006da4:	f1bc 0f00 	cmp.w	ip, #0
 8006da8:	d000      	beq.n	8006dac <_strtol_l.constprop.0+0xe8>
 8006daa:	1e69      	subs	r1, r5, #1
 8006dac:	6011      	str	r1, [r2, #0]
 8006dae:	e7f3      	b.n	8006d98 <_strtol_l.constprop.0+0xd4>
 8006db0:	2430      	movs	r4, #48	; 0x30
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d1b1      	bne.n	8006d1a <_strtol_l.constprop.0+0x56>
 8006db6:	2308      	movs	r3, #8
 8006db8:	e7af      	b.n	8006d1a <_strtol_l.constprop.0+0x56>
 8006dba:	2c30      	cmp	r4, #48	; 0x30
 8006dbc:	d0a5      	beq.n	8006d0a <_strtol_l.constprop.0+0x46>
 8006dbe:	230a      	movs	r3, #10
 8006dc0:	e7ab      	b.n	8006d1a <_strtol_l.constprop.0+0x56>
 8006dc2:	bf00      	nop
 8006dc4:	0800a7a1 	.word	0x0800a7a1

08006dc8 <strtol>:
 8006dc8:	4613      	mov	r3, r2
 8006dca:	460a      	mov	r2, r1
 8006dcc:	4601      	mov	r1, r0
 8006dce:	4802      	ldr	r0, [pc, #8]	; (8006dd8 <strtol+0x10>)
 8006dd0:	6800      	ldr	r0, [r0, #0]
 8006dd2:	f7ff bf77 	b.w	8006cc4 <_strtol_l.constprop.0>
 8006dd6:	bf00      	nop
 8006dd8:	2000001c 	.word	0x2000001c

08006ddc <quorem>:
 8006ddc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006de0:	6903      	ldr	r3, [r0, #16]
 8006de2:	690c      	ldr	r4, [r1, #16]
 8006de4:	42a3      	cmp	r3, r4
 8006de6:	4607      	mov	r7, r0
 8006de8:	f2c0 8081 	blt.w	8006eee <quorem+0x112>
 8006dec:	3c01      	subs	r4, #1
 8006dee:	f101 0814 	add.w	r8, r1, #20
 8006df2:	f100 0514 	add.w	r5, r0, #20
 8006df6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006dfa:	9301      	str	r3, [sp, #4]
 8006dfc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006e00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e04:	3301      	adds	r3, #1
 8006e06:	429a      	cmp	r2, r3
 8006e08:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006e0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006e10:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e14:	d331      	bcc.n	8006e7a <quorem+0x9e>
 8006e16:	f04f 0e00 	mov.w	lr, #0
 8006e1a:	4640      	mov	r0, r8
 8006e1c:	46ac      	mov	ip, r5
 8006e1e:	46f2      	mov	sl, lr
 8006e20:	f850 2b04 	ldr.w	r2, [r0], #4
 8006e24:	b293      	uxth	r3, r2
 8006e26:	fb06 e303 	mla	r3, r6, r3, lr
 8006e2a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	ebaa 0303 	sub.w	r3, sl, r3
 8006e34:	f8dc a000 	ldr.w	sl, [ip]
 8006e38:	0c12      	lsrs	r2, r2, #16
 8006e3a:	fa13 f38a 	uxtah	r3, r3, sl
 8006e3e:	fb06 e202 	mla	r2, r6, r2, lr
 8006e42:	9300      	str	r3, [sp, #0]
 8006e44:	9b00      	ldr	r3, [sp, #0]
 8006e46:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006e4a:	b292      	uxth	r2, r2
 8006e4c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006e50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e54:	f8bd 3000 	ldrh.w	r3, [sp]
 8006e58:	4581      	cmp	r9, r0
 8006e5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e5e:	f84c 3b04 	str.w	r3, [ip], #4
 8006e62:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006e66:	d2db      	bcs.n	8006e20 <quorem+0x44>
 8006e68:	f855 300b 	ldr.w	r3, [r5, fp]
 8006e6c:	b92b      	cbnz	r3, 8006e7a <quorem+0x9e>
 8006e6e:	9b01      	ldr	r3, [sp, #4]
 8006e70:	3b04      	subs	r3, #4
 8006e72:	429d      	cmp	r5, r3
 8006e74:	461a      	mov	r2, r3
 8006e76:	d32e      	bcc.n	8006ed6 <quorem+0xfa>
 8006e78:	613c      	str	r4, [r7, #16]
 8006e7a:	4638      	mov	r0, r7
 8006e7c:	f001 f8b8 	bl	8007ff0 <__mcmp>
 8006e80:	2800      	cmp	r0, #0
 8006e82:	db24      	blt.n	8006ece <quorem+0xf2>
 8006e84:	3601      	adds	r6, #1
 8006e86:	4628      	mov	r0, r5
 8006e88:	f04f 0c00 	mov.w	ip, #0
 8006e8c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006e90:	f8d0 e000 	ldr.w	lr, [r0]
 8006e94:	b293      	uxth	r3, r2
 8006e96:	ebac 0303 	sub.w	r3, ip, r3
 8006e9a:	0c12      	lsrs	r2, r2, #16
 8006e9c:	fa13 f38e 	uxtah	r3, r3, lr
 8006ea0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006ea4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006eae:	45c1      	cmp	r9, r8
 8006eb0:	f840 3b04 	str.w	r3, [r0], #4
 8006eb4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006eb8:	d2e8      	bcs.n	8006e8c <quorem+0xb0>
 8006eba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ebe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ec2:	b922      	cbnz	r2, 8006ece <quorem+0xf2>
 8006ec4:	3b04      	subs	r3, #4
 8006ec6:	429d      	cmp	r5, r3
 8006ec8:	461a      	mov	r2, r3
 8006eca:	d30a      	bcc.n	8006ee2 <quorem+0x106>
 8006ecc:	613c      	str	r4, [r7, #16]
 8006ece:	4630      	mov	r0, r6
 8006ed0:	b003      	add	sp, #12
 8006ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ed6:	6812      	ldr	r2, [r2, #0]
 8006ed8:	3b04      	subs	r3, #4
 8006eda:	2a00      	cmp	r2, #0
 8006edc:	d1cc      	bne.n	8006e78 <quorem+0x9c>
 8006ede:	3c01      	subs	r4, #1
 8006ee0:	e7c7      	b.n	8006e72 <quorem+0x96>
 8006ee2:	6812      	ldr	r2, [r2, #0]
 8006ee4:	3b04      	subs	r3, #4
 8006ee6:	2a00      	cmp	r2, #0
 8006ee8:	d1f0      	bne.n	8006ecc <quorem+0xf0>
 8006eea:	3c01      	subs	r4, #1
 8006eec:	e7eb      	b.n	8006ec6 <quorem+0xea>
 8006eee:	2000      	movs	r0, #0
 8006ef0:	e7ee      	b.n	8006ed0 <quorem+0xf4>
 8006ef2:	0000      	movs	r0, r0
 8006ef4:	0000      	movs	r0, r0
	...

08006ef8 <_dtoa_r>:
 8006ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006efc:	ed2d 8b04 	vpush	{d8-d9}
 8006f00:	ec57 6b10 	vmov	r6, r7, d0
 8006f04:	b093      	sub	sp, #76	; 0x4c
 8006f06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006f08:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006f0c:	9106      	str	r1, [sp, #24]
 8006f0e:	ee10 aa10 	vmov	sl, s0
 8006f12:	4604      	mov	r4, r0
 8006f14:	9209      	str	r2, [sp, #36]	; 0x24
 8006f16:	930c      	str	r3, [sp, #48]	; 0x30
 8006f18:	46bb      	mov	fp, r7
 8006f1a:	b975      	cbnz	r5, 8006f3a <_dtoa_r+0x42>
 8006f1c:	2010      	movs	r0, #16
 8006f1e:	f000 fddd 	bl	8007adc <malloc>
 8006f22:	4602      	mov	r2, r0
 8006f24:	6260      	str	r0, [r4, #36]	; 0x24
 8006f26:	b920      	cbnz	r0, 8006f32 <_dtoa_r+0x3a>
 8006f28:	4ba7      	ldr	r3, [pc, #668]	; (80071c8 <_dtoa_r+0x2d0>)
 8006f2a:	21ea      	movs	r1, #234	; 0xea
 8006f2c:	48a7      	ldr	r0, [pc, #668]	; (80071cc <_dtoa_r+0x2d4>)
 8006f2e:	f001 fbc3 	bl	80086b8 <__assert_func>
 8006f32:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006f36:	6005      	str	r5, [r0, #0]
 8006f38:	60c5      	str	r5, [r0, #12]
 8006f3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f3c:	6819      	ldr	r1, [r3, #0]
 8006f3e:	b151      	cbz	r1, 8006f56 <_dtoa_r+0x5e>
 8006f40:	685a      	ldr	r2, [r3, #4]
 8006f42:	604a      	str	r2, [r1, #4]
 8006f44:	2301      	movs	r3, #1
 8006f46:	4093      	lsls	r3, r2
 8006f48:	608b      	str	r3, [r1, #8]
 8006f4a:	4620      	mov	r0, r4
 8006f4c:	f000 fe0e 	bl	8007b6c <_Bfree>
 8006f50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f52:	2200      	movs	r2, #0
 8006f54:	601a      	str	r2, [r3, #0]
 8006f56:	1e3b      	subs	r3, r7, #0
 8006f58:	bfaa      	itet	ge
 8006f5a:	2300      	movge	r3, #0
 8006f5c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006f60:	f8c8 3000 	strge.w	r3, [r8]
 8006f64:	4b9a      	ldr	r3, [pc, #616]	; (80071d0 <_dtoa_r+0x2d8>)
 8006f66:	bfbc      	itt	lt
 8006f68:	2201      	movlt	r2, #1
 8006f6a:	f8c8 2000 	strlt.w	r2, [r8]
 8006f6e:	ea33 030b 	bics.w	r3, r3, fp
 8006f72:	d11b      	bne.n	8006fac <_dtoa_r+0xb4>
 8006f74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f76:	f242 730f 	movw	r3, #9999	; 0x270f
 8006f7a:	6013      	str	r3, [r2, #0]
 8006f7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006f80:	4333      	orrs	r3, r6
 8006f82:	f000 8592 	beq.w	8007aaa <_dtoa_r+0xbb2>
 8006f86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f88:	b963      	cbnz	r3, 8006fa4 <_dtoa_r+0xac>
 8006f8a:	4b92      	ldr	r3, [pc, #584]	; (80071d4 <_dtoa_r+0x2dc>)
 8006f8c:	e022      	b.n	8006fd4 <_dtoa_r+0xdc>
 8006f8e:	4b92      	ldr	r3, [pc, #584]	; (80071d8 <_dtoa_r+0x2e0>)
 8006f90:	9301      	str	r3, [sp, #4]
 8006f92:	3308      	adds	r3, #8
 8006f94:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006f96:	6013      	str	r3, [r2, #0]
 8006f98:	9801      	ldr	r0, [sp, #4]
 8006f9a:	b013      	add	sp, #76	; 0x4c
 8006f9c:	ecbd 8b04 	vpop	{d8-d9}
 8006fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fa4:	4b8b      	ldr	r3, [pc, #556]	; (80071d4 <_dtoa_r+0x2dc>)
 8006fa6:	9301      	str	r3, [sp, #4]
 8006fa8:	3303      	adds	r3, #3
 8006faa:	e7f3      	b.n	8006f94 <_dtoa_r+0x9c>
 8006fac:	2200      	movs	r2, #0
 8006fae:	2300      	movs	r3, #0
 8006fb0:	4650      	mov	r0, sl
 8006fb2:	4659      	mov	r1, fp
 8006fb4:	f7f9 fd90 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fb8:	ec4b ab19 	vmov	d9, sl, fp
 8006fbc:	4680      	mov	r8, r0
 8006fbe:	b158      	cbz	r0, 8006fd8 <_dtoa_r+0xe0>
 8006fc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	6013      	str	r3, [r2, #0]
 8006fc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f000 856b 	beq.w	8007aa4 <_dtoa_r+0xbac>
 8006fce:	4883      	ldr	r0, [pc, #524]	; (80071dc <_dtoa_r+0x2e4>)
 8006fd0:	6018      	str	r0, [r3, #0]
 8006fd2:	1e43      	subs	r3, r0, #1
 8006fd4:	9301      	str	r3, [sp, #4]
 8006fd6:	e7df      	b.n	8006f98 <_dtoa_r+0xa0>
 8006fd8:	ec4b ab10 	vmov	d0, sl, fp
 8006fdc:	aa10      	add	r2, sp, #64	; 0x40
 8006fde:	a911      	add	r1, sp, #68	; 0x44
 8006fe0:	4620      	mov	r0, r4
 8006fe2:	f001 f8ab 	bl	800813c <__d2b>
 8006fe6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006fea:	ee08 0a10 	vmov	s16, r0
 8006fee:	2d00      	cmp	r5, #0
 8006ff0:	f000 8084 	beq.w	80070fc <_dtoa_r+0x204>
 8006ff4:	ee19 3a90 	vmov	r3, s19
 8006ff8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ffc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007000:	4656      	mov	r6, sl
 8007002:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007006:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800700a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800700e:	4b74      	ldr	r3, [pc, #464]	; (80071e0 <_dtoa_r+0x2e8>)
 8007010:	2200      	movs	r2, #0
 8007012:	4630      	mov	r0, r6
 8007014:	4639      	mov	r1, r7
 8007016:	f7f9 f93f 	bl	8000298 <__aeabi_dsub>
 800701a:	a365      	add	r3, pc, #404	; (adr r3, 80071b0 <_dtoa_r+0x2b8>)
 800701c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007020:	f7f9 faf2 	bl	8000608 <__aeabi_dmul>
 8007024:	a364      	add	r3, pc, #400	; (adr r3, 80071b8 <_dtoa_r+0x2c0>)
 8007026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800702a:	f7f9 f937 	bl	800029c <__adddf3>
 800702e:	4606      	mov	r6, r0
 8007030:	4628      	mov	r0, r5
 8007032:	460f      	mov	r7, r1
 8007034:	f7f9 fa7e 	bl	8000534 <__aeabi_i2d>
 8007038:	a361      	add	r3, pc, #388	; (adr r3, 80071c0 <_dtoa_r+0x2c8>)
 800703a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703e:	f7f9 fae3 	bl	8000608 <__aeabi_dmul>
 8007042:	4602      	mov	r2, r0
 8007044:	460b      	mov	r3, r1
 8007046:	4630      	mov	r0, r6
 8007048:	4639      	mov	r1, r7
 800704a:	f7f9 f927 	bl	800029c <__adddf3>
 800704e:	4606      	mov	r6, r0
 8007050:	460f      	mov	r7, r1
 8007052:	f7f9 fd89 	bl	8000b68 <__aeabi_d2iz>
 8007056:	2200      	movs	r2, #0
 8007058:	9000      	str	r0, [sp, #0]
 800705a:	2300      	movs	r3, #0
 800705c:	4630      	mov	r0, r6
 800705e:	4639      	mov	r1, r7
 8007060:	f7f9 fd44 	bl	8000aec <__aeabi_dcmplt>
 8007064:	b150      	cbz	r0, 800707c <_dtoa_r+0x184>
 8007066:	9800      	ldr	r0, [sp, #0]
 8007068:	f7f9 fa64 	bl	8000534 <__aeabi_i2d>
 800706c:	4632      	mov	r2, r6
 800706e:	463b      	mov	r3, r7
 8007070:	f7f9 fd32 	bl	8000ad8 <__aeabi_dcmpeq>
 8007074:	b910      	cbnz	r0, 800707c <_dtoa_r+0x184>
 8007076:	9b00      	ldr	r3, [sp, #0]
 8007078:	3b01      	subs	r3, #1
 800707a:	9300      	str	r3, [sp, #0]
 800707c:	9b00      	ldr	r3, [sp, #0]
 800707e:	2b16      	cmp	r3, #22
 8007080:	d85a      	bhi.n	8007138 <_dtoa_r+0x240>
 8007082:	9a00      	ldr	r2, [sp, #0]
 8007084:	4b57      	ldr	r3, [pc, #348]	; (80071e4 <_dtoa_r+0x2ec>)
 8007086:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800708a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800708e:	ec51 0b19 	vmov	r0, r1, d9
 8007092:	f7f9 fd2b 	bl	8000aec <__aeabi_dcmplt>
 8007096:	2800      	cmp	r0, #0
 8007098:	d050      	beq.n	800713c <_dtoa_r+0x244>
 800709a:	9b00      	ldr	r3, [sp, #0]
 800709c:	3b01      	subs	r3, #1
 800709e:	9300      	str	r3, [sp, #0]
 80070a0:	2300      	movs	r3, #0
 80070a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80070a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80070a6:	1b5d      	subs	r5, r3, r5
 80070a8:	1e6b      	subs	r3, r5, #1
 80070aa:	9305      	str	r3, [sp, #20]
 80070ac:	bf45      	ittet	mi
 80070ae:	f1c5 0301 	rsbmi	r3, r5, #1
 80070b2:	9304      	strmi	r3, [sp, #16]
 80070b4:	2300      	movpl	r3, #0
 80070b6:	2300      	movmi	r3, #0
 80070b8:	bf4c      	ite	mi
 80070ba:	9305      	strmi	r3, [sp, #20]
 80070bc:	9304      	strpl	r3, [sp, #16]
 80070be:	9b00      	ldr	r3, [sp, #0]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	db3d      	blt.n	8007140 <_dtoa_r+0x248>
 80070c4:	9b05      	ldr	r3, [sp, #20]
 80070c6:	9a00      	ldr	r2, [sp, #0]
 80070c8:	920a      	str	r2, [sp, #40]	; 0x28
 80070ca:	4413      	add	r3, r2
 80070cc:	9305      	str	r3, [sp, #20]
 80070ce:	2300      	movs	r3, #0
 80070d0:	9307      	str	r3, [sp, #28]
 80070d2:	9b06      	ldr	r3, [sp, #24]
 80070d4:	2b09      	cmp	r3, #9
 80070d6:	f200 8089 	bhi.w	80071ec <_dtoa_r+0x2f4>
 80070da:	2b05      	cmp	r3, #5
 80070dc:	bfc4      	itt	gt
 80070de:	3b04      	subgt	r3, #4
 80070e0:	9306      	strgt	r3, [sp, #24]
 80070e2:	9b06      	ldr	r3, [sp, #24]
 80070e4:	f1a3 0302 	sub.w	r3, r3, #2
 80070e8:	bfcc      	ite	gt
 80070ea:	2500      	movgt	r5, #0
 80070ec:	2501      	movle	r5, #1
 80070ee:	2b03      	cmp	r3, #3
 80070f0:	f200 8087 	bhi.w	8007202 <_dtoa_r+0x30a>
 80070f4:	e8df f003 	tbb	[pc, r3]
 80070f8:	59383a2d 	.word	0x59383a2d
 80070fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007100:	441d      	add	r5, r3
 8007102:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007106:	2b20      	cmp	r3, #32
 8007108:	bfc1      	itttt	gt
 800710a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800710e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007112:	fa0b f303 	lslgt.w	r3, fp, r3
 8007116:	fa26 f000 	lsrgt.w	r0, r6, r0
 800711a:	bfda      	itte	le
 800711c:	f1c3 0320 	rsble	r3, r3, #32
 8007120:	fa06 f003 	lslle.w	r0, r6, r3
 8007124:	4318      	orrgt	r0, r3
 8007126:	f7f9 f9f5 	bl	8000514 <__aeabi_ui2d>
 800712a:	2301      	movs	r3, #1
 800712c:	4606      	mov	r6, r0
 800712e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007132:	3d01      	subs	r5, #1
 8007134:	930e      	str	r3, [sp, #56]	; 0x38
 8007136:	e76a      	b.n	800700e <_dtoa_r+0x116>
 8007138:	2301      	movs	r3, #1
 800713a:	e7b2      	b.n	80070a2 <_dtoa_r+0x1aa>
 800713c:	900b      	str	r0, [sp, #44]	; 0x2c
 800713e:	e7b1      	b.n	80070a4 <_dtoa_r+0x1ac>
 8007140:	9b04      	ldr	r3, [sp, #16]
 8007142:	9a00      	ldr	r2, [sp, #0]
 8007144:	1a9b      	subs	r3, r3, r2
 8007146:	9304      	str	r3, [sp, #16]
 8007148:	4253      	negs	r3, r2
 800714a:	9307      	str	r3, [sp, #28]
 800714c:	2300      	movs	r3, #0
 800714e:	930a      	str	r3, [sp, #40]	; 0x28
 8007150:	e7bf      	b.n	80070d2 <_dtoa_r+0x1da>
 8007152:	2300      	movs	r3, #0
 8007154:	9308      	str	r3, [sp, #32]
 8007156:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007158:	2b00      	cmp	r3, #0
 800715a:	dc55      	bgt.n	8007208 <_dtoa_r+0x310>
 800715c:	2301      	movs	r3, #1
 800715e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007162:	461a      	mov	r2, r3
 8007164:	9209      	str	r2, [sp, #36]	; 0x24
 8007166:	e00c      	b.n	8007182 <_dtoa_r+0x28a>
 8007168:	2301      	movs	r3, #1
 800716a:	e7f3      	b.n	8007154 <_dtoa_r+0x25c>
 800716c:	2300      	movs	r3, #0
 800716e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007170:	9308      	str	r3, [sp, #32]
 8007172:	9b00      	ldr	r3, [sp, #0]
 8007174:	4413      	add	r3, r2
 8007176:	9302      	str	r3, [sp, #8]
 8007178:	3301      	adds	r3, #1
 800717a:	2b01      	cmp	r3, #1
 800717c:	9303      	str	r3, [sp, #12]
 800717e:	bfb8      	it	lt
 8007180:	2301      	movlt	r3, #1
 8007182:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007184:	2200      	movs	r2, #0
 8007186:	6042      	str	r2, [r0, #4]
 8007188:	2204      	movs	r2, #4
 800718a:	f102 0614 	add.w	r6, r2, #20
 800718e:	429e      	cmp	r6, r3
 8007190:	6841      	ldr	r1, [r0, #4]
 8007192:	d93d      	bls.n	8007210 <_dtoa_r+0x318>
 8007194:	4620      	mov	r0, r4
 8007196:	f000 fca9 	bl	8007aec <_Balloc>
 800719a:	9001      	str	r0, [sp, #4]
 800719c:	2800      	cmp	r0, #0
 800719e:	d13b      	bne.n	8007218 <_dtoa_r+0x320>
 80071a0:	4b11      	ldr	r3, [pc, #68]	; (80071e8 <_dtoa_r+0x2f0>)
 80071a2:	4602      	mov	r2, r0
 80071a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80071a8:	e6c0      	b.n	8006f2c <_dtoa_r+0x34>
 80071aa:	2301      	movs	r3, #1
 80071ac:	e7df      	b.n	800716e <_dtoa_r+0x276>
 80071ae:	bf00      	nop
 80071b0:	636f4361 	.word	0x636f4361
 80071b4:	3fd287a7 	.word	0x3fd287a7
 80071b8:	8b60c8b3 	.word	0x8b60c8b3
 80071bc:	3fc68a28 	.word	0x3fc68a28
 80071c0:	509f79fb 	.word	0x509f79fb
 80071c4:	3fd34413 	.word	0x3fd34413
 80071c8:	0800a8ae 	.word	0x0800a8ae
 80071cc:	0800a8c5 	.word	0x0800a8c5
 80071d0:	7ff00000 	.word	0x7ff00000
 80071d4:	0800a8aa 	.word	0x0800a8aa
 80071d8:	0800a8a1 	.word	0x0800a8a1
 80071dc:	0800a77d 	.word	0x0800a77d
 80071e0:	3ff80000 	.word	0x3ff80000
 80071e4:	0800a9b8 	.word	0x0800a9b8
 80071e8:	0800a920 	.word	0x0800a920
 80071ec:	2501      	movs	r5, #1
 80071ee:	2300      	movs	r3, #0
 80071f0:	9306      	str	r3, [sp, #24]
 80071f2:	9508      	str	r5, [sp, #32]
 80071f4:	f04f 33ff 	mov.w	r3, #4294967295
 80071f8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80071fc:	2200      	movs	r2, #0
 80071fe:	2312      	movs	r3, #18
 8007200:	e7b0      	b.n	8007164 <_dtoa_r+0x26c>
 8007202:	2301      	movs	r3, #1
 8007204:	9308      	str	r3, [sp, #32]
 8007206:	e7f5      	b.n	80071f4 <_dtoa_r+0x2fc>
 8007208:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800720a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800720e:	e7b8      	b.n	8007182 <_dtoa_r+0x28a>
 8007210:	3101      	adds	r1, #1
 8007212:	6041      	str	r1, [r0, #4]
 8007214:	0052      	lsls	r2, r2, #1
 8007216:	e7b8      	b.n	800718a <_dtoa_r+0x292>
 8007218:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800721a:	9a01      	ldr	r2, [sp, #4]
 800721c:	601a      	str	r2, [r3, #0]
 800721e:	9b03      	ldr	r3, [sp, #12]
 8007220:	2b0e      	cmp	r3, #14
 8007222:	f200 809d 	bhi.w	8007360 <_dtoa_r+0x468>
 8007226:	2d00      	cmp	r5, #0
 8007228:	f000 809a 	beq.w	8007360 <_dtoa_r+0x468>
 800722c:	9b00      	ldr	r3, [sp, #0]
 800722e:	2b00      	cmp	r3, #0
 8007230:	dd32      	ble.n	8007298 <_dtoa_r+0x3a0>
 8007232:	4ab7      	ldr	r2, [pc, #732]	; (8007510 <_dtoa_r+0x618>)
 8007234:	f003 030f 	and.w	r3, r3, #15
 8007238:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800723c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007240:	9b00      	ldr	r3, [sp, #0]
 8007242:	05d8      	lsls	r0, r3, #23
 8007244:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007248:	d516      	bpl.n	8007278 <_dtoa_r+0x380>
 800724a:	4bb2      	ldr	r3, [pc, #712]	; (8007514 <_dtoa_r+0x61c>)
 800724c:	ec51 0b19 	vmov	r0, r1, d9
 8007250:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007254:	f7f9 fb02 	bl	800085c <__aeabi_ddiv>
 8007258:	f007 070f 	and.w	r7, r7, #15
 800725c:	4682      	mov	sl, r0
 800725e:	468b      	mov	fp, r1
 8007260:	2503      	movs	r5, #3
 8007262:	4eac      	ldr	r6, [pc, #688]	; (8007514 <_dtoa_r+0x61c>)
 8007264:	b957      	cbnz	r7, 800727c <_dtoa_r+0x384>
 8007266:	4642      	mov	r2, r8
 8007268:	464b      	mov	r3, r9
 800726a:	4650      	mov	r0, sl
 800726c:	4659      	mov	r1, fp
 800726e:	f7f9 faf5 	bl	800085c <__aeabi_ddiv>
 8007272:	4682      	mov	sl, r0
 8007274:	468b      	mov	fp, r1
 8007276:	e028      	b.n	80072ca <_dtoa_r+0x3d2>
 8007278:	2502      	movs	r5, #2
 800727a:	e7f2      	b.n	8007262 <_dtoa_r+0x36a>
 800727c:	07f9      	lsls	r1, r7, #31
 800727e:	d508      	bpl.n	8007292 <_dtoa_r+0x39a>
 8007280:	4640      	mov	r0, r8
 8007282:	4649      	mov	r1, r9
 8007284:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007288:	f7f9 f9be 	bl	8000608 <__aeabi_dmul>
 800728c:	3501      	adds	r5, #1
 800728e:	4680      	mov	r8, r0
 8007290:	4689      	mov	r9, r1
 8007292:	107f      	asrs	r7, r7, #1
 8007294:	3608      	adds	r6, #8
 8007296:	e7e5      	b.n	8007264 <_dtoa_r+0x36c>
 8007298:	f000 809b 	beq.w	80073d2 <_dtoa_r+0x4da>
 800729c:	9b00      	ldr	r3, [sp, #0]
 800729e:	4f9d      	ldr	r7, [pc, #628]	; (8007514 <_dtoa_r+0x61c>)
 80072a0:	425e      	negs	r6, r3
 80072a2:	4b9b      	ldr	r3, [pc, #620]	; (8007510 <_dtoa_r+0x618>)
 80072a4:	f006 020f 	and.w	r2, r6, #15
 80072a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b0:	ec51 0b19 	vmov	r0, r1, d9
 80072b4:	f7f9 f9a8 	bl	8000608 <__aeabi_dmul>
 80072b8:	1136      	asrs	r6, r6, #4
 80072ba:	4682      	mov	sl, r0
 80072bc:	468b      	mov	fp, r1
 80072be:	2300      	movs	r3, #0
 80072c0:	2502      	movs	r5, #2
 80072c2:	2e00      	cmp	r6, #0
 80072c4:	d17a      	bne.n	80073bc <_dtoa_r+0x4c4>
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d1d3      	bne.n	8007272 <_dtoa_r+0x37a>
 80072ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f000 8082 	beq.w	80073d6 <_dtoa_r+0x4de>
 80072d2:	4b91      	ldr	r3, [pc, #580]	; (8007518 <_dtoa_r+0x620>)
 80072d4:	2200      	movs	r2, #0
 80072d6:	4650      	mov	r0, sl
 80072d8:	4659      	mov	r1, fp
 80072da:	f7f9 fc07 	bl	8000aec <__aeabi_dcmplt>
 80072de:	2800      	cmp	r0, #0
 80072e0:	d079      	beq.n	80073d6 <_dtoa_r+0x4de>
 80072e2:	9b03      	ldr	r3, [sp, #12]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d076      	beq.n	80073d6 <_dtoa_r+0x4de>
 80072e8:	9b02      	ldr	r3, [sp, #8]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	dd36      	ble.n	800735c <_dtoa_r+0x464>
 80072ee:	9b00      	ldr	r3, [sp, #0]
 80072f0:	4650      	mov	r0, sl
 80072f2:	4659      	mov	r1, fp
 80072f4:	1e5f      	subs	r7, r3, #1
 80072f6:	2200      	movs	r2, #0
 80072f8:	4b88      	ldr	r3, [pc, #544]	; (800751c <_dtoa_r+0x624>)
 80072fa:	f7f9 f985 	bl	8000608 <__aeabi_dmul>
 80072fe:	9e02      	ldr	r6, [sp, #8]
 8007300:	4682      	mov	sl, r0
 8007302:	468b      	mov	fp, r1
 8007304:	3501      	adds	r5, #1
 8007306:	4628      	mov	r0, r5
 8007308:	f7f9 f914 	bl	8000534 <__aeabi_i2d>
 800730c:	4652      	mov	r2, sl
 800730e:	465b      	mov	r3, fp
 8007310:	f7f9 f97a 	bl	8000608 <__aeabi_dmul>
 8007314:	4b82      	ldr	r3, [pc, #520]	; (8007520 <_dtoa_r+0x628>)
 8007316:	2200      	movs	r2, #0
 8007318:	f7f8 ffc0 	bl	800029c <__adddf3>
 800731c:	46d0      	mov	r8, sl
 800731e:	46d9      	mov	r9, fp
 8007320:	4682      	mov	sl, r0
 8007322:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007326:	2e00      	cmp	r6, #0
 8007328:	d158      	bne.n	80073dc <_dtoa_r+0x4e4>
 800732a:	4b7e      	ldr	r3, [pc, #504]	; (8007524 <_dtoa_r+0x62c>)
 800732c:	2200      	movs	r2, #0
 800732e:	4640      	mov	r0, r8
 8007330:	4649      	mov	r1, r9
 8007332:	f7f8 ffb1 	bl	8000298 <__aeabi_dsub>
 8007336:	4652      	mov	r2, sl
 8007338:	465b      	mov	r3, fp
 800733a:	4680      	mov	r8, r0
 800733c:	4689      	mov	r9, r1
 800733e:	f7f9 fbf3 	bl	8000b28 <__aeabi_dcmpgt>
 8007342:	2800      	cmp	r0, #0
 8007344:	f040 8295 	bne.w	8007872 <_dtoa_r+0x97a>
 8007348:	4652      	mov	r2, sl
 800734a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800734e:	4640      	mov	r0, r8
 8007350:	4649      	mov	r1, r9
 8007352:	f7f9 fbcb 	bl	8000aec <__aeabi_dcmplt>
 8007356:	2800      	cmp	r0, #0
 8007358:	f040 8289 	bne.w	800786e <_dtoa_r+0x976>
 800735c:	ec5b ab19 	vmov	sl, fp, d9
 8007360:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007362:	2b00      	cmp	r3, #0
 8007364:	f2c0 8148 	blt.w	80075f8 <_dtoa_r+0x700>
 8007368:	9a00      	ldr	r2, [sp, #0]
 800736a:	2a0e      	cmp	r2, #14
 800736c:	f300 8144 	bgt.w	80075f8 <_dtoa_r+0x700>
 8007370:	4b67      	ldr	r3, [pc, #412]	; (8007510 <_dtoa_r+0x618>)
 8007372:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007376:	e9d3 8900 	ldrd	r8, r9, [r3]
 800737a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800737c:	2b00      	cmp	r3, #0
 800737e:	f280 80d5 	bge.w	800752c <_dtoa_r+0x634>
 8007382:	9b03      	ldr	r3, [sp, #12]
 8007384:	2b00      	cmp	r3, #0
 8007386:	f300 80d1 	bgt.w	800752c <_dtoa_r+0x634>
 800738a:	f040 826f 	bne.w	800786c <_dtoa_r+0x974>
 800738e:	4b65      	ldr	r3, [pc, #404]	; (8007524 <_dtoa_r+0x62c>)
 8007390:	2200      	movs	r2, #0
 8007392:	4640      	mov	r0, r8
 8007394:	4649      	mov	r1, r9
 8007396:	f7f9 f937 	bl	8000608 <__aeabi_dmul>
 800739a:	4652      	mov	r2, sl
 800739c:	465b      	mov	r3, fp
 800739e:	f7f9 fbb9 	bl	8000b14 <__aeabi_dcmpge>
 80073a2:	9e03      	ldr	r6, [sp, #12]
 80073a4:	4637      	mov	r7, r6
 80073a6:	2800      	cmp	r0, #0
 80073a8:	f040 8245 	bne.w	8007836 <_dtoa_r+0x93e>
 80073ac:	9d01      	ldr	r5, [sp, #4]
 80073ae:	2331      	movs	r3, #49	; 0x31
 80073b0:	f805 3b01 	strb.w	r3, [r5], #1
 80073b4:	9b00      	ldr	r3, [sp, #0]
 80073b6:	3301      	adds	r3, #1
 80073b8:	9300      	str	r3, [sp, #0]
 80073ba:	e240      	b.n	800783e <_dtoa_r+0x946>
 80073bc:	07f2      	lsls	r2, r6, #31
 80073be:	d505      	bpl.n	80073cc <_dtoa_r+0x4d4>
 80073c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073c4:	f7f9 f920 	bl	8000608 <__aeabi_dmul>
 80073c8:	3501      	adds	r5, #1
 80073ca:	2301      	movs	r3, #1
 80073cc:	1076      	asrs	r6, r6, #1
 80073ce:	3708      	adds	r7, #8
 80073d0:	e777      	b.n	80072c2 <_dtoa_r+0x3ca>
 80073d2:	2502      	movs	r5, #2
 80073d4:	e779      	b.n	80072ca <_dtoa_r+0x3d2>
 80073d6:	9f00      	ldr	r7, [sp, #0]
 80073d8:	9e03      	ldr	r6, [sp, #12]
 80073da:	e794      	b.n	8007306 <_dtoa_r+0x40e>
 80073dc:	9901      	ldr	r1, [sp, #4]
 80073de:	4b4c      	ldr	r3, [pc, #304]	; (8007510 <_dtoa_r+0x618>)
 80073e0:	4431      	add	r1, r6
 80073e2:	910d      	str	r1, [sp, #52]	; 0x34
 80073e4:	9908      	ldr	r1, [sp, #32]
 80073e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80073ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80073ee:	2900      	cmp	r1, #0
 80073f0:	d043      	beq.n	800747a <_dtoa_r+0x582>
 80073f2:	494d      	ldr	r1, [pc, #308]	; (8007528 <_dtoa_r+0x630>)
 80073f4:	2000      	movs	r0, #0
 80073f6:	f7f9 fa31 	bl	800085c <__aeabi_ddiv>
 80073fa:	4652      	mov	r2, sl
 80073fc:	465b      	mov	r3, fp
 80073fe:	f7f8 ff4b 	bl	8000298 <__aeabi_dsub>
 8007402:	9d01      	ldr	r5, [sp, #4]
 8007404:	4682      	mov	sl, r0
 8007406:	468b      	mov	fp, r1
 8007408:	4649      	mov	r1, r9
 800740a:	4640      	mov	r0, r8
 800740c:	f7f9 fbac 	bl	8000b68 <__aeabi_d2iz>
 8007410:	4606      	mov	r6, r0
 8007412:	f7f9 f88f 	bl	8000534 <__aeabi_i2d>
 8007416:	4602      	mov	r2, r0
 8007418:	460b      	mov	r3, r1
 800741a:	4640      	mov	r0, r8
 800741c:	4649      	mov	r1, r9
 800741e:	f7f8 ff3b 	bl	8000298 <__aeabi_dsub>
 8007422:	3630      	adds	r6, #48	; 0x30
 8007424:	f805 6b01 	strb.w	r6, [r5], #1
 8007428:	4652      	mov	r2, sl
 800742a:	465b      	mov	r3, fp
 800742c:	4680      	mov	r8, r0
 800742e:	4689      	mov	r9, r1
 8007430:	f7f9 fb5c 	bl	8000aec <__aeabi_dcmplt>
 8007434:	2800      	cmp	r0, #0
 8007436:	d163      	bne.n	8007500 <_dtoa_r+0x608>
 8007438:	4642      	mov	r2, r8
 800743a:	464b      	mov	r3, r9
 800743c:	4936      	ldr	r1, [pc, #216]	; (8007518 <_dtoa_r+0x620>)
 800743e:	2000      	movs	r0, #0
 8007440:	f7f8 ff2a 	bl	8000298 <__aeabi_dsub>
 8007444:	4652      	mov	r2, sl
 8007446:	465b      	mov	r3, fp
 8007448:	f7f9 fb50 	bl	8000aec <__aeabi_dcmplt>
 800744c:	2800      	cmp	r0, #0
 800744e:	f040 80b5 	bne.w	80075bc <_dtoa_r+0x6c4>
 8007452:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007454:	429d      	cmp	r5, r3
 8007456:	d081      	beq.n	800735c <_dtoa_r+0x464>
 8007458:	4b30      	ldr	r3, [pc, #192]	; (800751c <_dtoa_r+0x624>)
 800745a:	2200      	movs	r2, #0
 800745c:	4650      	mov	r0, sl
 800745e:	4659      	mov	r1, fp
 8007460:	f7f9 f8d2 	bl	8000608 <__aeabi_dmul>
 8007464:	4b2d      	ldr	r3, [pc, #180]	; (800751c <_dtoa_r+0x624>)
 8007466:	4682      	mov	sl, r0
 8007468:	468b      	mov	fp, r1
 800746a:	4640      	mov	r0, r8
 800746c:	4649      	mov	r1, r9
 800746e:	2200      	movs	r2, #0
 8007470:	f7f9 f8ca 	bl	8000608 <__aeabi_dmul>
 8007474:	4680      	mov	r8, r0
 8007476:	4689      	mov	r9, r1
 8007478:	e7c6      	b.n	8007408 <_dtoa_r+0x510>
 800747a:	4650      	mov	r0, sl
 800747c:	4659      	mov	r1, fp
 800747e:	f7f9 f8c3 	bl	8000608 <__aeabi_dmul>
 8007482:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007484:	9d01      	ldr	r5, [sp, #4]
 8007486:	930f      	str	r3, [sp, #60]	; 0x3c
 8007488:	4682      	mov	sl, r0
 800748a:	468b      	mov	fp, r1
 800748c:	4649      	mov	r1, r9
 800748e:	4640      	mov	r0, r8
 8007490:	f7f9 fb6a 	bl	8000b68 <__aeabi_d2iz>
 8007494:	4606      	mov	r6, r0
 8007496:	f7f9 f84d 	bl	8000534 <__aeabi_i2d>
 800749a:	3630      	adds	r6, #48	; 0x30
 800749c:	4602      	mov	r2, r0
 800749e:	460b      	mov	r3, r1
 80074a0:	4640      	mov	r0, r8
 80074a2:	4649      	mov	r1, r9
 80074a4:	f7f8 fef8 	bl	8000298 <__aeabi_dsub>
 80074a8:	f805 6b01 	strb.w	r6, [r5], #1
 80074ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074ae:	429d      	cmp	r5, r3
 80074b0:	4680      	mov	r8, r0
 80074b2:	4689      	mov	r9, r1
 80074b4:	f04f 0200 	mov.w	r2, #0
 80074b8:	d124      	bne.n	8007504 <_dtoa_r+0x60c>
 80074ba:	4b1b      	ldr	r3, [pc, #108]	; (8007528 <_dtoa_r+0x630>)
 80074bc:	4650      	mov	r0, sl
 80074be:	4659      	mov	r1, fp
 80074c0:	f7f8 feec 	bl	800029c <__adddf3>
 80074c4:	4602      	mov	r2, r0
 80074c6:	460b      	mov	r3, r1
 80074c8:	4640      	mov	r0, r8
 80074ca:	4649      	mov	r1, r9
 80074cc:	f7f9 fb2c 	bl	8000b28 <__aeabi_dcmpgt>
 80074d0:	2800      	cmp	r0, #0
 80074d2:	d173      	bne.n	80075bc <_dtoa_r+0x6c4>
 80074d4:	4652      	mov	r2, sl
 80074d6:	465b      	mov	r3, fp
 80074d8:	4913      	ldr	r1, [pc, #76]	; (8007528 <_dtoa_r+0x630>)
 80074da:	2000      	movs	r0, #0
 80074dc:	f7f8 fedc 	bl	8000298 <__aeabi_dsub>
 80074e0:	4602      	mov	r2, r0
 80074e2:	460b      	mov	r3, r1
 80074e4:	4640      	mov	r0, r8
 80074e6:	4649      	mov	r1, r9
 80074e8:	f7f9 fb00 	bl	8000aec <__aeabi_dcmplt>
 80074ec:	2800      	cmp	r0, #0
 80074ee:	f43f af35 	beq.w	800735c <_dtoa_r+0x464>
 80074f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80074f4:	1e6b      	subs	r3, r5, #1
 80074f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80074f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80074fc:	2b30      	cmp	r3, #48	; 0x30
 80074fe:	d0f8      	beq.n	80074f2 <_dtoa_r+0x5fa>
 8007500:	9700      	str	r7, [sp, #0]
 8007502:	e049      	b.n	8007598 <_dtoa_r+0x6a0>
 8007504:	4b05      	ldr	r3, [pc, #20]	; (800751c <_dtoa_r+0x624>)
 8007506:	f7f9 f87f 	bl	8000608 <__aeabi_dmul>
 800750a:	4680      	mov	r8, r0
 800750c:	4689      	mov	r9, r1
 800750e:	e7bd      	b.n	800748c <_dtoa_r+0x594>
 8007510:	0800a9b8 	.word	0x0800a9b8
 8007514:	0800a990 	.word	0x0800a990
 8007518:	3ff00000 	.word	0x3ff00000
 800751c:	40240000 	.word	0x40240000
 8007520:	401c0000 	.word	0x401c0000
 8007524:	40140000 	.word	0x40140000
 8007528:	3fe00000 	.word	0x3fe00000
 800752c:	9d01      	ldr	r5, [sp, #4]
 800752e:	4656      	mov	r6, sl
 8007530:	465f      	mov	r7, fp
 8007532:	4642      	mov	r2, r8
 8007534:	464b      	mov	r3, r9
 8007536:	4630      	mov	r0, r6
 8007538:	4639      	mov	r1, r7
 800753a:	f7f9 f98f 	bl	800085c <__aeabi_ddiv>
 800753e:	f7f9 fb13 	bl	8000b68 <__aeabi_d2iz>
 8007542:	4682      	mov	sl, r0
 8007544:	f7f8 fff6 	bl	8000534 <__aeabi_i2d>
 8007548:	4642      	mov	r2, r8
 800754a:	464b      	mov	r3, r9
 800754c:	f7f9 f85c 	bl	8000608 <__aeabi_dmul>
 8007550:	4602      	mov	r2, r0
 8007552:	460b      	mov	r3, r1
 8007554:	4630      	mov	r0, r6
 8007556:	4639      	mov	r1, r7
 8007558:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800755c:	f7f8 fe9c 	bl	8000298 <__aeabi_dsub>
 8007560:	f805 6b01 	strb.w	r6, [r5], #1
 8007564:	9e01      	ldr	r6, [sp, #4]
 8007566:	9f03      	ldr	r7, [sp, #12]
 8007568:	1bae      	subs	r6, r5, r6
 800756a:	42b7      	cmp	r7, r6
 800756c:	4602      	mov	r2, r0
 800756e:	460b      	mov	r3, r1
 8007570:	d135      	bne.n	80075de <_dtoa_r+0x6e6>
 8007572:	f7f8 fe93 	bl	800029c <__adddf3>
 8007576:	4642      	mov	r2, r8
 8007578:	464b      	mov	r3, r9
 800757a:	4606      	mov	r6, r0
 800757c:	460f      	mov	r7, r1
 800757e:	f7f9 fad3 	bl	8000b28 <__aeabi_dcmpgt>
 8007582:	b9d0      	cbnz	r0, 80075ba <_dtoa_r+0x6c2>
 8007584:	4642      	mov	r2, r8
 8007586:	464b      	mov	r3, r9
 8007588:	4630      	mov	r0, r6
 800758a:	4639      	mov	r1, r7
 800758c:	f7f9 faa4 	bl	8000ad8 <__aeabi_dcmpeq>
 8007590:	b110      	cbz	r0, 8007598 <_dtoa_r+0x6a0>
 8007592:	f01a 0f01 	tst.w	sl, #1
 8007596:	d110      	bne.n	80075ba <_dtoa_r+0x6c2>
 8007598:	4620      	mov	r0, r4
 800759a:	ee18 1a10 	vmov	r1, s16
 800759e:	f000 fae5 	bl	8007b6c <_Bfree>
 80075a2:	2300      	movs	r3, #0
 80075a4:	9800      	ldr	r0, [sp, #0]
 80075a6:	702b      	strb	r3, [r5, #0]
 80075a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075aa:	3001      	adds	r0, #1
 80075ac:	6018      	str	r0, [r3, #0]
 80075ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	f43f acf1 	beq.w	8006f98 <_dtoa_r+0xa0>
 80075b6:	601d      	str	r5, [r3, #0]
 80075b8:	e4ee      	b.n	8006f98 <_dtoa_r+0xa0>
 80075ba:	9f00      	ldr	r7, [sp, #0]
 80075bc:	462b      	mov	r3, r5
 80075be:	461d      	mov	r5, r3
 80075c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075c4:	2a39      	cmp	r2, #57	; 0x39
 80075c6:	d106      	bne.n	80075d6 <_dtoa_r+0x6de>
 80075c8:	9a01      	ldr	r2, [sp, #4]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d1f7      	bne.n	80075be <_dtoa_r+0x6c6>
 80075ce:	9901      	ldr	r1, [sp, #4]
 80075d0:	2230      	movs	r2, #48	; 0x30
 80075d2:	3701      	adds	r7, #1
 80075d4:	700a      	strb	r2, [r1, #0]
 80075d6:	781a      	ldrb	r2, [r3, #0]
 80075d8:	3201      	adds	r2, #1
 80075da:	701a      	strb	r2, [r3, #0]
 80075dc:	e790      	b.n	8007500 <_dtoa_r+0x608>
 80075de:	4ba6      	ldr	r3, [pc, #664]	; (8007878 <_dtoa_r+0x980>)
 80075e0:	2200      	movs	r2, #0
 80075e2:	f7f9 f811 	bl	8000608 <__aeabi_dmul>
 80075e6:	2200      	movs	r2, #0
 80075e8:	2300      	movs	r3, #0
 80075ea:	4606      	mov	r6, r0
 80075ec:	460f      	mov	r7, r1
 80075ee:	f7f9 fa73 	bl	8000ad8 <__aeabi_dcmpeq>
 80075f2:	2800      	cmp	r0, #0
 80075f4:	d09d      	beq.n	8007532 <_dtoa_r+0x63a>
 80075f6:	e7cf      	b.n	8007598 <_dtoa_r+0x6a0>
 80075f8:	9a08      	ldr	r2, [sp, #32]
 80075fa:	2a00      	cmp	r2, #0
 80075fc:	f000 80d7 	beq.w	80077ae <_dtoa_r+0x8b6>
 8007600:	9a06      	ldr	r2, [sp, #24]
 8007602:	2a01      	cmp	r2, #1
 8007604:	f300 80ba 	bgt.w	800777c <_dtoa_r+0x884>
 8007608:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800760a:	2a00      	cmp	r2, #0
 800760c:	f000 80b2 	beq.w	8007774 <_dtoa_r+0x87c>
 8007610:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007614:	9e07      	ldr	r6, [sp, #28]
 8007616:	9d04      	ldr	r5, [sp, #16]
 8007618:	9a04      	ldr	r2, [sp, #16]
 800761a:	441a      	add	r2, r3
 800761c:	9204      	str	r2, [sp, #16]
 800761e:	9a05      	ldr	r2, [sp, #20]
 8007620:	2101      	movs	r1, #1
 8007622:	441a      	add	r2, r3
 8007624:	4620      	mov	r0, r4
 8007626:	9205      	str	r2, [sp, #20]
 8007628:	f000 fb58 	bl	8007cdc <__i2b>
 800762c:	4607      	mov	r7, r0
 800762e:	2d00      	cmp	r5, #0
 8007630:	dd0c      	ble.n	800764c <_dtoa_r+0x754>
 8007632:	9b05      	ldr	r3, [sp, #20]
 8007634:	2b00      	cmp	r3, #0
 8007636:	dd09      	ble.n	800764c <_dtoa_r+0x754>
 8007638:	42ab      	cmp	r3, r5
 800763a:	9a04      	ldr	r2, [sp, #16]
 800763c:	bfa8      	it	ge
 800763e:	462b      	movge	r3, r5
 8007640:	1ad2      	subs	r2, r2, r3
 8007642:	9204      	str	r2, [sp, #16]
 8007644:	9a05      	ldr	r2, [sp, #20]
 8007646:	1aed      	subs	r5, r5, r3
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	9305      	str	r3, [sp, #20]
 800764c:	9b07      	ldr	r3, [sp, #28]
 800764e:	b31b      	cbz	r3, 8007698 <_dtoa_r+0x7a0>
 8007650:	9b08      	ldr	r3, [sp, #32]
 8007652:	2b00      	cmp	r3, #0
 8007654:	f000 80af 	beq.w	80077b6 <_dtoa_r+0x8be>
 8007658:	2e00      	cmp	r6, #0
 800765a:	dd13      	ble.n	8007684 <_dtoa_r+0x78c>
 800765c:	4639      	mov	r1, r7
 800765e:	4632      	mov	r2, r6
 8007660:	4620      	mov	r0, r4
 8007662:	f000 fbfb 	bl	8007e5c <__pow5mult>
 8007666:	ee18 2a10 	vmov	r2, s16
 800766a:	4601      	mov	r1, r0
 800766c:	4607      	mov	r7, r0
 800766e:	4620      	mov	r0, r4
 8007670:	f000 fb4a 	bl	8007d08 <__multiply>
 8007674:	ee18 1a10 	vmov	r1, s16
 8007678:	4680      	mov	r8, r0
 800767a:	4620      	mov	r0, r4
 800767c:	f000 fa76 	bl	8007b6c <_Bfree>
 8007680:	ee08 8a10 	vmov	s16, r8
 8007684:	9b07      	ldr	r3, [sp, #28]
 8007686:	1b9a      	subs	r2, r3, r6
 8007688:	d006      	beq.n	8007698 <_dtoa_r+0x7a0>
 800768a:	ee18 1a10 	vmov	r1, s16
 800768e:	4620      	mov	r0, r4
 8007690:	f000 fbe4 	bl	8007e5c <__pow5mult>
 8007694:	ee08 0a10 	vmov	s16, r0
 8007698:	2101      	movs	r1, #1
 800769a:	4620      	mov	r0, r4
 800769c:	f000 fb1e 	bl	8007cdc <__i2b>
 80076a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	4606      	mov	r6, r0
 80076a6:	f340 8088 	ble.w	80077ba <_dtoa_r+0x8c2>
 80076aa:	461a      	mov	r2, r3
 80076ac:	4601      	mov	r1, r0
 80076ae:	4620      	mov	r0, r4
 80076b0:	f000 fbd4 	bl	8007e5c <__pow5mult>
 80076b4:	9b06      	ldr	r3, [sp, #24]
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	4606      	mov	r6, r0
 80076ba:	f340 8081 	ble.w	80077c0 <_dtoa_r+0x8c8>
 80076be:	f04f 0800 	mov.w	r8, #0
 80076c2:	6933      	ldr	r3, [r6, #16]
 80076c4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80076c8:	6918      	ldr	r0, [r3, #16]
 80076ca:	f000 fab7 	bl	8007c3c <__hi0bits>
 80076ce:	f1c0 0020 	rsb	r0, r0, #32
 80076d2:	9b05      	ldr	r3, [sp, #20]
 80076d4:	4418      	add	r0, r3
 80076d6:	f010 001f 	ands.w	r0, r0, #31
 80076da:	f000 8092 	beq.w	8007802 <_dtoa_r+0x90a>
 80076de:	f1c0 0320 	rsb	r3, r0, #32
 80076e2:	2b04      	cmp	r3, #4
 80076e4:	f340 808a 	ble.w	80077fc <_dtoa_r+0x904>
 80076e8:	f1c0 001c 	rsb	r0, r0, #28
 80076ec:	9b04      	ldr	r3, [sp, #16]
 80076ee:	4403      	add	r3, r0
 80076f0:	9304      	str	r3, [sp, #16]
 80076f2:	9b05      	ldr	r3, [sp, #20]
 80076f4:	4403      	add	r3, r0
 80076f6:	4405      	add	r5, r0
 80076f8:	9305      	str	r3, [sp, #20]
 80076fa:	9b04      	ldr	r3, [sp, #16]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	dd07      	ble.n	8007710 <_dtoa_r+0x818>
 8007700:	ee18 1a10 	vmov	r1, s16
 8007704:	461a      	mov	r2, r3
 8007706:	4620      	mov	r0, r4
 8007708:	f000 fc02 	bl	8007f10 <__lshift>
 800770c:	ee08 0a10 	vmov	s16, r0
 8007710:	9b05      	ldr	r3, [sp, #20]
 8007712:	2b00      	cmp	r3, #0
 8007714:	dd05      	ble.n	8007722 <_dtoa_r+0x82a>
 8007716:	4631      	mov	r1, r6
 8007718:	461a      	mov	r2, r3
 800771a:	4620      	mov	r0, r4
 800771c:	f000 fbf8 	bl	8007f10 <__lshift>
 8007720:	4606      	mov	r6, r0
 8007722:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007724:	2b00      	cmp	r3, #0
 8007726:	d06e      	beq.n	8007806 <_dtoa_r+0x90e>
 8007728:	ee18 0a10 	vmov	r0, s16
 800772c:	4631      	mov	r1, r6
 800772e:	f000 fc5f 	bl	8007ff0 <__mcmp>
 8007732:	2800      	cmp	r0, #0
 8007734:	da67      	bge.n	8007806 <_dtoa_r+0x90e>
 8007736:	9b00      	ldr	r3, [sp, #0]
 8007738:	3b01      	subs	r3, #1
 800773a:	ee18 1a10 	vmov	r1, s16
 800773e:	9300      	str	r3, [sp, #0]
 8007740:	220a      	movs	r2, #10
 8007742:	2300      	movs	r3, #0
 8007744:	4620      	mov	r0, r4
 8007746:	f000 fa33 	bl	8007bb0 <__multadd>
 800774a:	9b08      	ldr	r3, [sp, #32]
 800774c:	ee08 0a10 	vmov	s16, r0
 8007750:	2b00      	cmp	r3, #0
 8007752:	f000 81b1 	beq.w	8007ab8 <_dtoa_r+0xbc0>
 8007756:	2300      	movs	r3, #0
 8007758:	4639      	mov	r1, r7
 800775a:	220a      	movs	r2, #10
 800775c:	4620      	mov	r0, r4
 800775e:	f000 fa27 	bl	8007bb0 <__multadd>
 8007762:	9b02      	ldr	r3, [sp, #8]
 8007764:	2b00      	cmp	r3, #0
 8007766:	4607      	mov	r7, r0
 8007768:	f300 808e 	bgt.w	8007888 <_dtoa_r+0x990>
 800776c:	9b06      	ldr	r3, [sp, #24]
 800776e:	2b02      	cmp	r3, #2
 8007770:	dc51      	bgt.n	8007816 <_dtoa_r+0x91e>
 8007772:	e089      	b.n	8007888 <_dtoa_r+0x990>
 8007774:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007776:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800777a:	e74b      	b.n	8007614 <_dtoa_r+0x71c>
 800777c:	9b03      	ldr	r3, [sp, #12]
 800777e:	1e5e      	subs	r6, r3, #1
 8007780:	9b07      	ldr	r3, [sp, #28]
 8007782:	42b3      	cmp	r3, r6
 8007784:	bfbf      	itttt	lt
 8007786:	9b07      	ldrlt	r3, [sp, #28]
 8007788:	9607      	strlt	r6, [sp, #28]
 800778a:	1af2      	sublt	r2, r6, r3
 800778c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800778e:	bfb6      	itet	lt
 8007790:	189b      	addlt	r3, r3, r2
 8007792:	1b9e      	subge	r6, r3, r6
 8007794:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007796:	9b03      	ldr	r3, [sp, #12]
 8007798:	bfb8      	it	lt
 800779a:	2600      	movlt	r6, #0
 800779c:	2b00      	cmp	r3, #0
 800779e:	bfb7      	itett	lt
 80077a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80077a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80077a8:	1a9d      	sublt	r5, r3, r2
 80077aa:	2300      	movlt	r3, #0
 80077ac:	e734      	b.n	8007618 <_dtoa_r+0x720>
 80077ae:	9e07      	ldr	r6, [sp, #28]
 80077b0:	9d04      	ldr	r5, [sp, #16]
 80077b2:	9f08      	ldr	r7, [sp, #32]
 80077b4:	e73b      	b.n	800762e <_dtoa_r+0x736>
 80077b6:	9a07      	ldr	r2, [sp, #28]
 80077b8:	e767      	b.n	800768a <_dtoa_r+0x792>
 80077ba:	9b06      	ldr	r3, [sp, #24]
 80077bc:	2b01      	cmp	r3, #1
 80077be:	dc18      	bgt.n	80077f2 <_dtoa_r+0x8fa>
 80077c0:	f1ba 0f00 	cmp.w	sl, #0
 80077c4:	d115      	bne.n	80077f2 <_dtoa_r+0x8fa>
 80077c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80077ca:	b993      	cbnz	r3, 80077f2 <_dtoa_r+0x8fa>
 80077cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80077d0:	0d1b      	lsrs	r3, r3, #20
 80077d2:	051b      	lsls	r3, r3, #20
 80077d4:	b183      	cbz	r3, 80077f8 <_dtoa_r+0x900>
 80077d6:	9b04      	ldr	r3, [sp, #16]
 80077d8:	3301      	adds	r3, #1
 80077da:	9304      	str	r3, [sp, #16]
 80077dc:	9b05      	ldr	r3, [sp, #20]
 80077de:	3301      	adds	r3, #1
 80077e0:	9305      	str	r3, [sp, #20]
 80077e2:	f04f 0801 	mov.w	r8, #1
 80077e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	f47f af6a 	bne.w	80076c2 <_dtoa_r+0x7ca>
 80077ee:	2001      	movs	r0, #1
 80077f0:	e76f      	b.n	80076d2 <_dtoa_r+0x7da>
 80077f2:	f04f 0800 	mov.w	r8, #0
 80077f6:	e7f6      	b.n	80077e6 <_dtoa_r+0x8ee>
 80077f8:	4698      	mov	r8, r3
 80077fa:	e7f4      	b.n	80077e6 <_dtoa_r+0x8ee>
 80077fc:	f43f af7d 	beq.w	80076fa <_dtoa_r+0x802>
 8007800:	4618      	mov	r0, r3
 8007802:	301c      	adds	r0, #28
 8007804:	e772      	b.n	80076ec <_dtoa_r+0x7f4>
 8007806:	9b03      	ldr	r3, [sp, #12]
 8007808:	2b00      	cmp	r3, #0
 800780a:	dc37      	bgt.n	800787c <_dtoa_r+0x984>
 800780c:	9b06      	ldr	r3, [sp, #24]
 800780e:	2b02      	cmp	r3, #2
 8007810:	dd34      	ble.n	800787c <_dtoa_r+0x984>
 8007812:	9b03      	ldr	r3, [sp, #12]
 8007814:	9302      	str	r3, [sp, #8]
 8007816:	9b02      	ldr	r3, [sp, #8]
 8007818:	b96b      	cbnz	r3, 8007836 <_dtoa_r+0x93e>
 800781a:	4631      	mov	r1, r6
 800781c:	2205      	movs	r2, #5
 800781e:	4620      	mov	r0, r4
 8007820:	f000 f9c6 	bl	8007bb0 <__multadd>
 8007824:	4601      	mov	r1, r0
 8007826:	4606      	mov	r6, r0
 8007828:	ee18 0a10 	vmov	r0, s16
 800782c:	f000 fbe0 	bl	8007ff0 <__mcmp>
 8007830:	2800      	cmp	r0, #0
 8007832:	f73f adbb 	bgt.w	80073ac <_dtoa_r+0x4b4>
 8007836:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007838:	9d01      	ldr	r5, [sp, #4]
 800783a:	43db      	mvns	r3, r3
 800783c:	9300      	str	r3, [sp, #0]
 800783e:	f04f 0800 	mov.w	r8, #0
 8007842:	4631      	mov	r1, r6
 8007844:	4620      	mov	r0, r4
 8007846:	f000 f991 	bl	8007b6c <_Bfree>
 800784a:	2f00      	cmp	r7, #0
 800784c:	f43f aea4 	beq.w	8007598 <_dtoa_r+0x6a0>
 8007850:	f1b8 0f00 	cmp.w	r8, #0
 8007854:	d005      	beq.n	8007862 <_dtoa_r+0x96a>
 8007856:	45b8      	cmp	r8, r7
 8007858:	d003      	beq.n	8007862 <_dtoa_r+0x96a>
 800785a:	4641      	mov	r1, r8
 800785c:	4620      	mov	r0, r4
 800785e:	f000 f985 	bl	8007b6c <_Bfree>
 8007862:	4639      	mov	r1, r7
 8007864:	4620      	mov	r0, r4
 8007866:	f000 f981 	bl	8007b6c <_Bfree>
 800786a:	e695      	b.n	8007598 <_dtoa_r+0x6a0>
 800786c:	2600      	movs	r6, #0
 800786e:	4637      	mov	r7, r6
 8007870:	e7e1      	b.n	8007836 <_dtoa_r+0x93e>
 8007872:	9700      	str	r7, [sp, #0]
 8007874:	4637      	mov	r7, r6
 8007876:	e599      	b.n	80073ac <_dtoa_r+0x4b4>
 8007878:	40240000 	.word	0x40240000
 800787c:	9b08      	ldr	r3, [sp, #32]
 800787e:	2b00      	cmp	r3, #0
 8007880:	f000 80ca 	beq.w	8007a18 <_dtoa_r+0xb20>
 8007884:	9b03      	ldr	r3, [sp, #12]
 8007886:	9302      	str	r3, [sp, #8]
 8007888:	2d00      	cmp	r5, #0
 800788a:	dd05      	ble.n	8007898 <_dtoa_r+0x9a0>
 800788c:	4639      	mov	r1, r7
 800788e:	462a      	mov	r2, r5
 8007890:	4620      	mov	r0, r4
 8007892:	f000 fb3d 	bl	8007f10 <__lshift>
 8007896:	4607      	mov	r7, r0
 8007898:	f1b8 0f00 	cmp.w	r8, #0
 800789c:	d05b      	beq.n	8007956 <_dtoa_r+0xa5e>
 800789e:	6879      	ldr	r1, [r7, #4]
 80078a0:	4620      	mov	r0, r4
 80078a2:	f000 f923 	bl	8007aec <_Balloc>
 80078a6:	4605      	mov	r5, r0
 80078a8:	b928      	cbnz	r0, 80078b6 <_dtoa_r+0x9be>
 80078aa:	4b87      	ldr	r3, [pc, #540]	; (8007ac8 <_dtoa_r+0xbd0>)
 80078ac:	4602      	mov	r2, r0
 80078ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80078b2:	f7ff bb3b 	b.w	8006f2c <_dtoa_r+0x34>
 80078b6:	693a      	ldr	r2, [r7, #16]
 80078b8:	3202      	adds	r2, #2
 80078ba:	0092      	lsls	r2, r2, #2
 80078bc:	f107 010c 	add.w	r1, r7, #12
 80078c0:	300c      	adds	r0, #12
 80078c2:	f7fe fd4b 	bl	800635c <memcpy>
 80078c6:	2201      	movs	r2, #1
 80078c8:	4629      	mov	r1, r5
 80078ca:	4620      	mov	r0, r4
 80078cc:	f000 fb20 	bl	8007f10 <__lshift>
 80078d0:	9b01      	ldr	r3, [sp, #4]
 80078d2:	f103 0901 	add.w	r9, r3, #1
 80078d6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80078da:	4413      	add	r3, r2
 80078dc:	9305      	str	r3, [sp, #20]
 80078de:	f00a 0301 	and.w	r3, sl, #1
 80078e2:	46b8      	mov	r8, r7
 80078e4:	9304      	str	r3, [sp, #16]
 80078e6:	4607      	mov	r7, r0
 80078e8:	4631      	mov	r1, r6
 80078ea:	ee18 0a10 	vmov	r0, s16
 80078ee:	f7ff fa75 	bl	8006ddc <quorem>
 80078f2:	4641      	mov	r1, r8
 80078f4:	9002      	str	r0, [sp, #8]
 80078f6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80078fa:	ee18 0a10 	vmov	r0, s16
 80078fe:	f000 fb77 	bl	8007ff0 <__mcmp>
 8007902:	463a      	mov	r2, r7
 8007904:	9003      	str	r0, [sp, #12]
 8007906:	4631      	mov	r1, r6
 8007908:	4620      	mov	r0, r4
 800790a:	f000 fb8d 	bl	8008028 <__mdiff>
 800790e:	68c2      	ldr	r2, [r0, #12]
 8007910:	f109 3bff 	add.w	fp, r9, #4294967295
 8007914:	4605      	mov	r5, r0
 8007916:	bb02      	cbnz	r2, 800795a <_dtoa_r+0xa62>
 8007918:	4601      	mov	r1, r0
 800791a:	ee18 0a10 	vmov	r0, s16
 800791e:	f000 fb67 	bl	8007ff0 <__mcmp>
 8007922:	4602      	mov	r2, r0
 8007924:	4629      	mov	r1, r5
 8007926:	4620      	mov	r0, r4
 8007928:	9207      	str	r2, [sp, #28]
 800792a:	f000 f91f 	bl	8007b6c <_Bfree>
 800792e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007932:	ea43 0102 	orr.w	r1, r3, r2
 8007936:	9b04      	ldr	r3, [sp, #16]
 8007938:	430b      	orrs	r3, r1
 800793a:	464d      	mov	r5, r9
 800793c:	d10f      	bne.n	800795e <_dtoa_r+0xa66>
 800793e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007942:	d02a      	beq.n	800799a <_dtoa_r+0xaa2>
 8007944:	9b03      	ldr	r3, [sp, #12]
 8007946:	2b00      	cmp	r3, #0
 8007948:	dd02      	ble.n	8007950 <_dtoa_r+0xa58>
 800794a:	9b02      	ldr	r3, [sp, #8]
 800794c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007950:	f88b a000 	strb.w	sl, [fp]
 8007954:	e775      	b.n	8007842 <_dtoa_r+0x94a>
 8007956:	4638      	mov	r0, r7
 8007958:	e7ba      	b.n	80078d0 <_dtoa_r+0x9d8>
 800795a:	2201      	movs	r2, #1
 800795c:	e7e2      	b.n	8007924 <_dtoa_r+0xa2c>
 800795e:	9b03      	ldr	r3, [sp, #12]
 8007960:	2b00      	cmp	r3, #0
 8007962:	db04      	blt.n	800796e <_dtoa_r+0xa76>
 8007964:	9906      	ldr	r1, [sp, #24]
 8007966:	430b      	orrs	r3, r1
 8007968:	9904      	ldr	r1, [sp, #16]
 800796a:	430b      	orrs	r3, r1
 800796c:	d122      	bne.n	80079b4 <_dtoa_r+0xabc>
 800796e:	2a00      	cmp	r2, #0
 8007970:	ddee      	ble.n	8007950 <_dtoa_r+0xa58>
 8007972:	ee18 1a10 	vmov	r1, s16
 8007976:	2201      	movs	r2, #1
 8007978:	4620      	mov	r0, r4
 800797a:	f000 fac9 	bl	8007f10 <__lshift>
 800797e:	4631      	mov	r1, r6
 8007980:	ee08 0a10 	vmov	s16, r0
 8007984:	f000 fb34 	bl	8007ff0 <__mcmp>
 8007988:	2800      	cmp	r0, #0
 800798a:	dc03      	bgt.n	8007994 <_dtoa_r+0xa9c>
 800798c:	d1e0      	bne.n	8007950 <_dtoa_r+0xa58>
 800798e:	f01a 0f01 	tst.w	sl, #1
 8007992:	d0dd      	beq.n	8007950 <_dtoa_r+0xa58>
 8007994:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007998:	d1d7      	bne.n	800794a <_dtoa_r+0xa52>
 800799a:	2339      	movs	r3, #57	; 0x39
 800799c:	f88b 3000 	strb.w	r3, [fp]
 80079a0:	462b      	mov	r3, r5
 80079a2:	461d      	mov	r5, r3
 80079a4:	3b01      	subs	r3, #1
 80079a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80079aa:	2a39      	cmp	r2, #57	; 0x39
 80079ac:	d071      	beq.n	8007a92 <_dtoa_r+0xb9a>
 80079ae:	3201      	adds	r2, #1
 80079b0:	701a      	strb	r2, [r3, #0]
 80079b2:	e746      	b.n	8007842 <_dtoa_r+0x94a>
 80079b4:	2a00      	cmp	r2, #0
 80079b6:	dd07      	ble.n	80079c8 <_dtoa_r+0xad0>
 80079b8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80079bc:	d0ed      	beq.n	800799a <_dtoa_r+0xaa2>
 80079be:	f10a 0301 	add.w	r3, sl, #1
 80079c2:	f88b 3000 	strb.w	r3, [fp]
 80079c6:	e73c      	b.n	8007842 <_dtoa_r+0x94a>
 80079c8:	9b05      	ldr	r3, [sp, #20]
 80079ca:	f809 ac01 	strb.w	sl, [r9, #-1]
 80079ce:	4599      	cmp	r9, r3
 80079d0:	d047      	beq.n	8007a62 <_dtoa_r+0xb6a>
 80079d2:	ee18 1a10 	vmov	r1, s16
 80079d6:	2300      	movs	r3, #0
 80079d8:	220a      	movs	r2, #10
 80079da:	4620      	mov	r0, r4
 80079dc:	f000 f8e8 	bl	8007bb0 <__multadd>
 80079e0:	45b8      	cmp	r8, r7
 80079e2:	ee08 0a10 	vmov	s16, r0
 80079e6:	f04f 0300 	mov.w	r3, #0
 80079ea:	f04f 020a 	mov.w	r2, #10
 80079ee:	4641      	mov	r1, r8
 80079f0:	4620      	mov	r0, r4
 80079f2:	d106      	bne.n	8007a02 <_dtoa_r+0xb0a>
 80079f4:	f000 f8dc 	bl	8007bb0 <__multadd>
 80079f8:	4680      	mov	r8, r0
 80079fa:	4607      	mov	r7, r0
 80079fc:	f109 0901 	add.w	r9, r9, #1
 8007a00:	e772      	b.n	80078e8 <_dtoa_r+0x9f0>
 8007a02:	f000 f8d5 	bl	8007bb0 <__multadd>
 8007a06:	4639      	mov	r1, r7
 8007a08:	4680      	mov	r8, r0
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	220a      	movs	r2, #10
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f000 f8ce 	bl	8007bb0 <__multadd>
 8007a14:	4607      	mov	r7, r0
 8007a16:	e7f1      	b.n	80079fc <_dtoa_r+0xb04>
 8007a18:	9b03      	ldr	r3, [sp, #12]
 8007a1a:	9302      	str	r3, [sp, #8]
 8007a1c:	9d01      	ldr	r5, [sp, #4]
 8007a1e:	ee18 0a10 	vmov	r0, s16
 8007a22:	4631      	mov	r1, r6
 8007a24:	f7ff f9da 	bl	8006ddc <quorem>
 8007a28:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007a2c:	9b01      	ldr	r3, [sp, #4]
 8007a2e:	f805 ab01 	strb.w	sl, [r5], #1
 8007a32:	1aea      	subs	r2, r5, r3
 8007a34:	9b02      	ldr	r3, [sp, #8]
 8007a36:	4293      	cmp	r3, r2
 8007a38:	dd09      	ble.n	8007a4e <_dtoa_r+0xb56>
 8007a3a:	ee18 1a10 	vmov	r1, s16
 8007a3e:	2300      	movs	r3, #0
 8007a40:	220a      	movs	r2, #10
 8007a42:	4620      	mov	r0, r4
 8007a44:	f000 f8b4 	bl	8007bb0 <__multadd>
 8007a48:	ee08 0a10 	vmov	s16, r0
 8007a4c:	e7e7      	b.n	8007a1e <_dtoa_r+0xb26>
 8007a4e:	9b02      	ldr	r3, [sp, #8]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	bfc8      	it	gt
 8007a54:	461d      	movgt	r5, r3
 8007a56:	9b01      	ldr	r3, [sp, #4]
 8007a58:	bfd8      	it	le
 8007a5a:	2501      	movle	r5, #1
 8007a5c:	441d      	add	r5, r3
 8007a5e:	f04f 0800 	mov.w	r8, #0
 8007a62:	ee18 1a10 	vmov	r1, s16
 8007a66:	2201      	movs	r2, #1
 8007a68:	4620      	mov	r0, r4
 8007a6a:	f000 fa51 	bl	8007f10 <__lshift>
 8007a6e:	4631      	mov	r1, r6
 8007a70:	ee08 0a10 	vmov	s16, r0
 8007a74:	f000 fabc 	bl	8007ff0 <__mcmp>
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	dc91      	bgt.n	80079a0 <_dtoa_r+0xaa8>
 8007a7c:	d102      	bne.n	8007a84 <_dtoa_r+0xb8c>
 8007a7e:	f01a 0f01 	tst.w	sl, #1
 8007a82:	d18d      	bne.n	80079a0 <_dtoa_r+0xaa8>
 8007a84:	462b      	mov	r3, r5
 8007a86:	461d      	mov	r5, r3
 8007a88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a8c:	2a30      	cmp	r2, #48	; 0x30
 8007a8e:	d0fa      	beq.n	8007a86 <_dtoa_r+0xb8e>
 8007a90:	e6d7      	b.n	8007842 <_dtoa_r+0x94a>
 8007a92:	9a01      	ldr	r2, [sp, #4]
 8007a94:	429a      	cmp	r2, r3
 8007a96:	d184      	bne.n	80079a2 <_dtoa_r+0xaaa>
 8007a98:	9b00      	ldr	r3, [sp, #0]
 8007a9a:	3301      	adds	r3, #1
 8007a9c:	9300      	str	r3, [sp, #0]
 8007a9e:	2331      	movs	r3, #49	; 0x31
 8007aa0:	7013      	strb	r3, [r2, #0]
 8007aa2:	e6ce      	b.n	8007842 <_dtoa_r+0x94a>
 8007aa4:	4b09      	ldr	r3, [pc, #36]	; (8007acc <_dtoa_r+0xbd4>)
 8007aa6:	f7ff ba95 	b.w	8006fd4 <_dtoa_r+0xdc>
 8007aaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	f47f aa6e 	bne.w	8006f8e <_dtoa_r+0x96>
 8007ab2:	4b07      	ldr	r3, [pc, #28]	; (8007ad0 <_dtoa_r+0xbd8>)
 8007ab4:	f7ff ba8e 	b.w	8006fd4 <_dtoa_r+0xdc>
 8007ab8:	9b02      	ldr	r3, [sp, #8]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	dcae      	bgt.n	8007a1c <_dtoa_r+0xb24>
 8007abe:	9b06      	ldr	r3, [sp, #24]
 8007ac0:	2b02      	cmp	r3, #2
 8007ac2:	f73f aea8 	bgt.w	8007816 <_dtoa_r+0x91e>
 8007ac6:	e7a9      	b.n	8007a1c <_dtoa_r+0xb24>
 8007ac8:	0800a920 	.word	0x0800a920
 8007acc:	0800a77c 	.word	0x0800a77c
 8007ad0:	0800a8a1 	.word	0x0800a8a1

08007ad4 <_localeconv_r>:
 8007ad4:	4800      	ldr	r0, [pc, #0]	; (8007ad8 <_localeconv_r+0x4>)
 8007ad6:	4770      	bx	lr
 8007ad8:	20000170 	.word	0x20000170

08007adc <malloc>:
 8007adc:	4b02      	ldr	r3, [pc, #8]	; (8007ae8 <malloc+0xc>)
 8007ade:	4601      	mov	r1, r0
 8007ae0:	6818      	ldr	r0, [r3, #0]
 8007ae2:	f000 bc09 	b.w	80082f8 <_malloc_r>
 8007ae6:	bf00      	nop
 8007ae8:	2000001c 	.word	0x2000001c

08007aec <_Balloc>:
 8007aec:	b570      	push	{r4, r5, r6, lr}
 8007aee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007af0:	4604      	mov	r4, r0
 8007af2:	460d      	mov	r5, r1
 8007af4:	b976      	cbnz	r6, 8007b14 <_Balloc+0x28>
 8007af6:	2010      	movs	r0, #16
 8007af8:	f7ff fff0 	bl	8007adc <malloc>
 8007afc:	4602      	mov	r2, r0
 8007afe:	6260      	str	r0, [r4, #36]	; 0x24
 8007b00:	b920      	cbnz	r0, 8007b0c <_Balloc+0x20>
 8007b02:	4b18      	ldr	r3, [pc, #96]	; (8007b64 <_Balloc+0x78>)
 8007b04:	4818      	ldr	r0, [pc, #96]	; (8007b68 <_Balloc+0x7c>)
 8007b06:	2166      	movs	r1, #102	; 0x66
 8007b08:	f000 fdd6 	bl	80086b8 <__assert_func>
 8007b0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b10:	6006      	str	r6, [r0, #0]
 8007b12:	60c6      	str	r6, [r0, #12]
 8007b14:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b16:	68f3      	ldr	r3, [r6, #12]
 8007b18:	b183      	cbz	r3, 8007b3c <_Balloc+0x50>
 8007b1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007b22:	b9b8      	cbnz	r0, 8007b54 <_Balloc+0x68>
 8007b24:	2101      	movs	r1, #1
 8007b26:	fa01 f605 	lsl.w	r6, r1, r5
 8007b2a:	1d72      	adds	r2, r6, #5
 8007b2c:	0092      	lsls	r2, r2, #2
 8007b2e:	4620      	mov	r0, r4
 8007b30:	f000 fb60 	bl	80081f4 <_calloc_r>
 8007b34:	b160      	cbz	r0, 8007b50 <_Balloc+0x64>
 8007b36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007b3a:	e00e      	b.n	8007b5a <_Balloc+0x6e>
 8007b3c:	2221      	movs	r2, #33	; 0x21
 8007b3e:	2104      	movs	r1, #4
 8007b40:	4620      	mov	r0, r4
 8007b42:	f000 fb57 	bl	80081f4 <_calloc_r>
 8007b46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b48:	60f0      	str	r0, [r6, #12]
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d1e4      	bne.n	8007b1a <_Balloc+0x2e>
 8007b50:	2000      	movs	r0, #0
 8007b52:	bd70      	pop	{r4, r5, r6, pc}
 8007b54:	6802      	ldr	r2, [r0, #0]
 8007b56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007b60:	e7f7      	b.n	8007b52 <_Balloc+0x66>
 8007b62:	bf00      	nop
 8007b64:	0800a8ae 	.word	0x0800a8ae
 8007b68:	0800a931 	.word	0x0800a931

08007b6c <_Bfree>:
 8007b6c:	b570      	push	{r4, r5, r6, lr}
 8007b6e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007b70:	4605      	mov	r5, r0
 8007b72:	460c      	mov	r4, r1
 8007b74:	b976      	cbnz	r6, 8007b94 <_Bfree+0x28>
 8007b76:	2010      	movs	r0, #16
 8007b78:	f7ff ffb0 	bl	8007adc <malloc>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	6268      	str	r0, [r5, #36]	; 0x24
 8007b80:	b920      	cbnz	r0, 8007b8c <_Bfree+0x20>
 8007b82:	4b09      	ldr	r3, [pc, #36]	; (8007ba8 <_Bfree+0x3c>)
 8007b84:	4809      	ldr	r0, [pc, #36]	; (8007bac <_Bfree+0x40>)
 8007b86:	218a      	movs	r1, #138	; 0x8a
 8007b88:	f000 fd96 	bl	80086b8 <__assert_func>
 8007b8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b90:	6006      	str	r6, [r0, #0]
 8007b92:	60c6      	str	r6, [r0, #12]
 8007b94:	b13c      	cbz	r4, 8007ba6 <_Bfree+0x3a>
 8007b96:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007b98:	6862      	ldr	r2, [r4, #4]
 8007b9a:	68db      	ldr	r3, [r3, #12]
 8007b9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ba0:	6021      	str	r1, [r4, #0]
 8007ba2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007ba6:	bd70      	pop	{r4, r5, r6, pc}
 8007ba8:	0800a8ae 	.word	0x0800a8ae
 8007bac:	0800a931 	.word	0x0800a931

08007bb0 <__multadd>:
 8007bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bb4:	690d      	ldr	r5, [r1, #16]
 8007bb6:	4607      	mov	r7, r0
 8007bb8:	460c      	mov	r4, r1
 8007bba:	461e      	mov	r6, r3
 8007bbc:	f101 0c14 	add.w	ip, r1, #20
 8007bc0:	2000      	movs	r0, #0
 8007bc2:	f8dc 3000 	ldr.w	r3, [ip]
 8007bc6:	b299      	uxth	r1, r3
 8007bc8:	fb02 6101 	mla	r1, r2, r1, r6
 8007bcc:	0c1e      	lsrs	r6, r3, #16
 8007bce:	0c0b      	lsrs	r3, r1, #16
 8007bd0:	fb02 3306 	mla	r3, r2, r6, r3
 8007bd4:	b289      	uxth	r1, r1
 8007bd6:	3001      	adds	r0, #1
 8007bd8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007bdc:	4285      	cmp	r5, r0
 8007bde:	f84c 1b04 	str.w	r1, [ip], #4
 8007be2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007be6:	dcec      	bgt.n	8007bc2 <__multadd+0x12>
 8007be8:	b30e      	cbz	r6, 8007c2e <__multadd+0x7e>
 8007bea:	68a3      	ldr	r3, [r4, #8]
 8007bec:	42ab      	cmp	r3, r5
 8007bee:	dc19      	bgt.n	8007c24 <__multadd+0x74>
 8007bf0:	6861      	ldr	r1, [r4, #4]
 8007bf2:	4638      	mov	r0, r7
 8007bf4:	3101      	adds	r1, #1
 8007bf6:	f7ff ff79 	bl	8007aec <_Balloc>
 8007bfa:	4680      	mov	r8, r0
 8007bfc:	b928      	cbnz	r0, 8007c0a <__multadd+0x5a>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	4b0c      	ldr	r3, [pc, #48]	; (8007c34 <__multadd+0x84>)
 8007c02:	480d      	ldr	r0, [pc, #52]	; (8007c38 <__multadd+0x88>)
 8007c04:	21b5      	movs	r1, #181	; 0xb5
 8007c06:	f000 fd57 	bl	80086b8 <__assert_func>
 8007c0a:	6922      	ldr	r2, [r4, #16]
 8007c0c:	3202      	adds	r2, #2
 8007c0e:	f104 010c 	add.w	r1, r4, #12
 8007c12:	0092      	lsls	r2, r2, #2
 8007c14:	300c      	adds	r0, #12
 8007c16:	f7fe fba1 	bl	800635c <memcpy>
 8007c1a:	4621      	mov	r1, r4
 8007c1c:	4638      	mov	r0, r7
 8007c1e:	f7ff ffa5 	bl	8007b6c <_Bfree>
 8007c22:	4644      	mov	r4, r8
 8007c24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007c28:	3501      	adds	r5, #1
 8007c2a:	615e      	str	r6, [r3, #20]
 8007c2c:	6125      	str	r5, [r4, #16]
 8007c2e:	4620      	mov	r0, r4
 8007c30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c34:	0800a920 	.word	0x0800a920
 8007c38:	0800a931 	.word	0x0800a931

08007c3c <__hi0bits>:
 8007c3c:	0c03      	lsrs	r3, r0, #16
 8007c3e:	041b      	lsls	r3, r3, #16
 8007c40:	b9d3      	cbnz	r3, 8007c78 <__hi0bits+0x3c>
 8007c42:	0400      	lsls	r0, r0, #16
 8007c44:	2310      	movs	r3, #16
 8007c46:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007c4a:	bf04      	itt	eq
 8007c4c:	0200      	lsleq	r0, r0, #8
 8007c4e:	3308      	addeq	r3, #8
 8007c50:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007c54:	bf04      	itt	eq
 8007c56:	0100      	lsleq	r0, r0, #4
 8007c58:	3304      	addeq	r3, #4
 8007c5a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007c5e:	bf04      	itt	eq
 8007c60:	0080      	lsleq	r0, r0, #2
 8007c62:	3302      	addeq	r3, #2
 8007c64:	2800      	cmp	r0, #0
 8007c66:	db05      	blt.n	8007c74 <__hi0bits+0x38>
 8007c68:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007c6c:	f103 0301 	add.w	r3, r3, #1
 8007c70:	bf08      	it	eq
 8007c72:	2320      	moveq	r3, #32
 8007c74:	4618      	mov	r0, r3
 8007c76:	4770      	bx	lr
 8007c78:	2300      	movs	r3, #0
 8007c7a:	e7e4      	b.n	8007c46 <__hi0bits+0xa>

08007c7c <__lo0bits>:
 8007c7c:	6803      	ldr	r3, [r0, #0]
 8007c7e:	f013 0207 	ands.w	r2, r3, #7
 8007c82:	4601      	mov	r1, r0
 8007c84:	d00b      	beq.n	8007c9e <__lo0bits+0x22>
 8007c86:	07da      	lsls	r2, r3, #31
 8007c88:	d423      	bmi.n	8007cd2 <__lo0bits+0x56>
 8007c8a:	0798      	lsls	r0, r3, #30
 8007c8c:	bf49      	itett	mi
 8007c8e:	085b      	lsrmi	r3, r3, #1
 8007c90:	089b      	lsrpl	r3, r3, #2
 8007c92:	2001      	movmi	r0, #1
 8007c94:	600b      	strmi	r3, [r1, #0]
 8007c96:	bf5c      	itt	pl
 8007c98:	600b      	strpl	r3, [r1, #0]
 8007c9a:	2002      	movpl	r0, #2
 8007c9c:	4770      	bx	lr
 8007c9e:	b298      	uxth	r0, r3
 8007ca0:	b9a8      	cbnz	r0, 8007cce <__lo0bits+0x52>
 8007ca2:	0c1b      	lsrs	r3, r3, #16
 8007ca4:	2010      	movs	r0, #16
 8007ca6:	b2da      	uxtb	r2, r3
 8007ca8:	b90a      	cbnz	r2, 8007cae <__lo0bits+0x32>
 8007caa:	3008      	adds	r0, #8
 8007cac:	0a1b      	lsrs	r3, r3, #8
 8007cae:	071a      	lsls	r2, r3, #28
 8007cb0:	bf04      	itt	eq
 8007cb2:	091b      	lsreq	r3, r3, #4
 8007cb4:	3004      	addeq	r0, #4
 8007cb6:	079a      	lsls	r2, r3, #30
 8007cb8:	bf04      	itt	eq
 8007cba:	089b      	lsreq	r3, r3, #2
 8007cbc:	3002      	addeq	r0, #2
 8007cbe:	07da      	lsls	r2, r3, #31
 8007cc0:	d403      	bmi.n	8007cca <__lo0bits+0x4e>
 8007cc2:	085b      	lsrs	r3, r3, #1
 8007cc4:	f100 0001 	add.w	r0, r0, #1
 8007cc8:	d005      	beq.n	8007cd6 <__lo0bits+0x5a>
 8007cca:	600b      	str	r3, [r1, #0]
 8007ccc:	4770      	bx	lr
 8007cce:	4610      	mov	r0, r2
 8007cd0:	e7e9      	b.n	8007ca6 <__lo0bits+0x2a>
 8007cd2:	2000      	movs	r0, #0
 8007cd4:	4770      	bx	lr
 8007cd6:	2020      	movs	r0, #32
 8007cd8:	4770      	bx	lr
	...

08007cdc <__i2b>:
 8007cdc:	b510      	push	{r4, lr}
 8007cde:	460c      	mov	r4, r1
 8007ce0:	2101      	movs	r1, #1
 8007ce2:	f7ff ff03 	bl	8007aec <_Balloc>
 8007ce6:	4602      	mov	r2, r0
 8007ce8:	b928      	cbnz	r0, 8007cf6 <__i2b+0x1a>
 8007cea:	4b05      	ldr	r3, [pc, #20]	; (8007d00 <__i2b+0x24>)
 8007cec:	4805      	ldr	r0, [pc, #20]	; (8007d04 <__i2b+0x28>)
 8007cee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007cf2:	f000 fce1 	bl	80086b8 <__assert_func>
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	6144      	str	r4, [r0, #20]
 8007cfa:	6103      	str	r3, [r0, #16]
 8007cfc:	bd10      	pop	{r4, pc}
 8007cfe:	bf00      	nop
 8007d00:	0800a920 	.word	0x0800a920
 8007d04:	0800a931 	.word	0x0800a931

08007d08 <__multiply>:
 8007d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d0c:	4691      	mov	r9, r2
 8007d0e:	690a      	ldr	r2, [r1, #16]
 8007d10:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007d14:	429a      	cmp	r2, r3
 8007d16:	bfb8      	it	lt
 8007d18:	460b      	movlt	r3, r1
 8007d1a:	460c      	mov	r4, r1
 8007d1c:	bfbc      	itt	lt
 8007d1e:	464c      	movlt	r4, r9
 8007d20:	4699      	movlt	r9, r3
 8007d22:	6927      	ldr	r7, [r4, #16]
 8007d24:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007d28:	68a3      	ldr	r3, [r4, #8]
 8007d2a:	6861      	ldr	r1, [r4, #4]
 8007d2c:	eb07 060a 	add.w	r6, r7, sl
 8007d30:	42b3      	cmp	r3, r6
 8007d32:	b085      	sub	sp, #20
 8007d34:	bfb8      	it	lt
 8007d36:	3101      	addlt	r1, #1
 8007d38:	f7ff fed8 	bl	8007aec <_Balloc>
 8007d3c:	b930      	cbnz	r0, 8007d4c <__multiply+0x44>
 8007d3e:	4602      	mov	r2, r0
 8007d40:	4b44      	ldr	r3, [pc, #272]	; (8007e54 <__multiply+0x14c>)
 8007d42:	4845      	ldr	r0, [pc, #276]	; (8007e58 <__multiply+0x150>)
 8007d44:	f240 115d 	movw	r1, #349	; 0x15d
 8007d48:	f000 fcb6 	bl	80086b8 <__assert_func>
 8007d4c:	f100 0514 	add.w	r5, r0, #20
 8007d50:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007d54:	462b      	mov	r3, r5
 8007d56:	2200      	movs	r2, #0
 8007d58:	4543      	cmp	r3, r8
 8007d5a:	d321      	bcc.n	8007da0 <__multiply+0x98>
 8007d5c:	f104 0314 	add.w	r3, r4, #20
 8007d60:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007d64:	f109 0314 	add.w	r3, r9, #20
 8007d68:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007d6c:	9202      	str	r2, [sp, #8]
 8007d6e:	1b3a      	subs	r2, r7, r4
 8007d70:	3a15      	subs	r2, #21
 8007d72:	f022 0203 	bic.w	r2, r2, #3
 8007d76:	3204      	adds	r2, #4
 8007d78:	f104 0115 	add.w	r1, r4, #21
 8007d7c:	428f      	cmp	r7, r1
 8007d7e:	bf38      	it	cc
 8007d80:	2204      	movcc	r2, #4
 8007d82:	9201      	str	r2, [sp, #4]
 8007d84:	9a02      	ldr	r2, [sp, #8]
 8007d86:	9303      	str	r3, [sp, #12]
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d80c      	bhi.n	8007da6 <__multiply+0x9e>
 8007d8c:	2e00      	cmp	r6, #0
 8007d8e:	dd03      	ble.n	8007d98 <__multiply+0x90>
 8007d90:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d05a      	beq.n	8007e4e <__multiply+0x146>
 8007d98:	6106      	str	r6, [r0, #16]
 8007d9a:	b005      	add	sp, #20
 8007d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007da0:	f843 2b04 	str.w	r2, [r3], #4
 8007da4:	e7d8      	b.n	8007d58 <__multiply+0x50>
 8007da6:	f8b3 a000 	ldrh.w	sl, [r3]
 8007daa:	f1ba 0f00 	cmp.w	sl, #0
 8007dae:	d024      	beq.n	8007dfa <__multiply+0xf2>
 8007db0:	f104 0e14 	add.w	lr, r4, #20
 8007db4:	46a9      	mov	r9, r5
 8007db6:	f04f 0c00 	mov.w	ip, #0
 8007dba:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007dbe:	f8d9 1000 	ldr.w	r1, [r9]
 8007dc2:	fa1f fb82 	uxth.w	fp, r2
 8007dc6:	b289      	uxth	r1, r1
 8007dc8:	fb0a 110b 	mla	r1, sl, fp, r1
 8007dcc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007dd0:	f8d9 2000 	ldr.w	r2, [r9]
 8007dd4:	4461      	add	r1, ip
 8007dd6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007dda:	fb0a c20b 	mla	r2, sl, fp, ip
 8007dde:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007de2:	b289      	uxth	r1, r1
 8007de4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007de8:	4577      	cmp	r7, lr
 8007dea:	f849 1b04 	str.w	r1, [r9], #4
 8007dee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007df2:	d8e2      	bhi.n	8007dba <__multiply+0xb2>
 8007df4:	9a01      	ldr	r2, [sp, #4]
 8007df6:	f845 c002 	str.w	ip, [r5, r2]
 8007dfa:	9a03      	ldr	r2, [sp, #12]
 8007dfc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007e00:	3304      	adds	r3, #4
 8007e02:	f1b9 0f00 	cmp.w	r9, #0
 8007e06:	d020      	beq.n	8007e4a <__multiply+0x142>
 8007e08:	6829      	ldr	r1, [r5, #0]
 8007e0a:	f104 0c14 	add.w	ip, r4, #20
 8007e0e:	46ae      	mov	lr, r5
 8007e10:	f04f 0a00 	mov.w	sl, #0
 8007e14:	f8bc b000 	ldrh.w	fp, [ip]
 8007e18:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007e1c:	fb09 220b 	mla	r2, r9, fp, r2
 8007e20:	4492      	add	sl, r2
 8007e22:	b289      	uxth	r1, r1
 8007e24:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007e28:	f84e 1b04 	str.w	r1, [lr], #4
 8007e2c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007e30:	f8be 1000 	ldrh.w	r1, [lr]
 8007e34:	0c12      	lsrs	r2, r2, #16
 8007e36:	fb09 1102 	mla	r1, r9, r2, r1
 8007e3a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007e3e:	4567      	cmp	r7, ip
 8007e40:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007e44:	d8e6      	bhi.n	8007e14 <__multiply+0x10c>
 8007e46:	9a01      	ldr	r2, [sp, #4]
 8007e48:	50a9      	str	r1, [r5, r2]
 8007e4a:	3504      	adds	r5, #4
 8007e4c:	e79a      	b.n	8007d84 <__multiply+0x7c>
 8007e4e:	3e01      	subs	r6, #1
 8007e50:	e79c      	b.n	8007d8c <__multiply+0x84>
 8007e52:	bf00      	nop
 8007e54:	0800a920 	.word	0x0800a920
 8007e58:	0800a931 	.word	0x0800a931

08007e5c <__pow5mult>:
 8007e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e60:	4615      	mov	r5, r2
 8007e62:	f012 0203 	ands.w	r2, r2, #3
 8007e66:	4606      	mov	r6, r0
 8007e68:	460f      	mov	r7, r1
 8007e6a:	d007      	beq.n	8007e7c <__pow5mult+0x20>
 8007e6c:	4c25      	ldr	r4, [pc, #148]	; (8007f04 <__pow5mult+0xa8>)
 8007e6e:	3a01      	subs	r2, #1
 8007e70:	2300      	movs	r3, #0
 8007e72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007e76:	f7ff fe9b 	bl	8007bb0 <__multadd>
 8007e7a:	4607      	mov	r7, r0
 8007e7c:	10ad      	asrs	r5, r5, #2
 8007e7e:	d03d      	beq.n	8007efc <__pow5mult+0xa0>
 8007e80:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007e82:	b97c      	cbnz	r4, 8007ea4 <__pow5mult+0x48>
 8007e84:	2010      	movs	r0, #16
 8007e86:	f7ff fe29 	bl	8007adc <malloc>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	6270      	str	r0, [r6, #36]	; 0x24
 8007e8e:	b928      	cbnz	r0, 8007e9c <__pow5mult+0x40>
 8007e90:	4b1d      	ldr	r3, [pc, #116]	; (8007f08 <__pow5mult+0xac>)
 8007e92:	481e      	ldr	r0, [pc, #120]	; (8007f0c <__pow5mult+0xb0>)
 8007e94:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007e98:	f000 fc0e 	bl	80086b8 <__assert_func>
 8007e9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ea0:	6004      	str	r4, [r0, #0]
 8007ea2:	60c4      	str	r4, [r0, #12]
 8007ea4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007ea8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007eac:	b94c      	cbnz	r4, 8007ec2 <__pow5mult+0x66>
 8007eae:	f240 2171 	movw	r1, #625	; 0x271
 8007eb2:	4630      	mov	r0, r6
 8007eb4:	f7ff ff12 	bl	8007cdc <__i2b>
 8007eb8:	2300      	movs	r3, #0
 8007eba:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ebe:	4604      	mov	r4, r0
 8007ec0:	6003      	str	r3, [r0, #0]
 8007ec2:	f04f 0900 	mov.w	r9, #0
 8007ec6:	07eb      	lsls	r3, r5, #31
 8007ec8:	d50a      	bpl.n	8007ee0 <__pow5mult+0x84>
 8007eca:	4639      	mov	r1, r7
 8007ecc:	4622      	mov	r2, r4
 8007ece:	4630      	mov	r0, r6
 8007ed0:	f7ff ff1a 	bl	8007d08 <__multiply>
 8007ed4:	4639      	mov	r1, r7
 8007ed6:	4680      	mov	r8, r0
 8007ed8:	4630      	mov	r0, r6
 8007eda:	f7ff fe47 	bl	8007b6c <_Bfree>
 8007ede:	4647      	mov	r7, r8
 8007ee0:	106d      	asrs	r5, r5, #1
 8007ee2:	d00b      	beq.n	8007efc <__pow5mult+0xa0>
 8007ee4:	6820      	ldr	r0, [r4, #0]
 8007ee6:	b938      	cbnz	r0, 8007ef8 <__pow5mult+0x9c>
 8007ee8:	4622      	mov	r2, r4
 8007eea:	4621      	mov	r1, r4
 8007eec:	4630      	mov	r0, r6
 8007eee:	f7ff ff0b 	bl	8007d08 <__multiply>
 8007ef2:	6020      	str	r0, [r4, #0]
 8007ef4:	f8c0 9000 	str.w	r9, [r0]
 8007ef8:	4604      	mov	r4, r0
 8007efa:	e7e4      	b.n	8007ec6 <__pow5mult+0x6a>
 8007efc:	4638      	mov	r0, r7
 8007efe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f02:	bf00      	nop
 8007f04:	0800aa80 	.word	0x0800aa80
 8007f08:	0800a8ae 	.word	0x0800a8ae
 8007f0c:	0800a931 	.word	0x0800a931

08007f10 <__lshift>:
 8007f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f14:	460c      	mov	r4, r1
 8007f16:	6849      	ldr	r1, [r1, #4]
 8007f18:	6923      	ldr	r3, [r4, #16]
 8007f1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007f1e:	68a3      	ldr	r3, [r4, #8]
 8007f20:	4607      	mov	r7, r0
 8007f22:	4691      	mov	r9, r2
 8007f24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007f28:	f108 0601 	add.w	r6, r8, #1
 8007f2c:	42b3      	cmp	r3, r6
 8007f2e:	db0b      	blt.n	8007f48 <__lshift+0x38>
 8007f30:	4638      	mov	r0, r7
 8007f32:	f7ff fddb 	bl	8007aec <_Balloc>
 8007f36:	4605      	mov	r5, r0
 8007f38:	b948      	cbnz	r0, 8007f4e <__lshift+0x3e>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	4b2a      	ldr	r3, [pc, #168]	; (8007fe8 <__lshift+0xd8>)
 8007f3e:	482b      	ldr	r0, [pc, #172]	; (8007fec <__lshift+0xdc>)
 8007f40:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007f44:	f000 fbb8 	bl	80086b8 <__assert_func>
 8007f48:	3101      	adds	r1, #1
 8007f4a:	005b      	lsls	r3, r3, #1
 8007f4c:	e7ee      	b.n	8007f2c <__lshift+0x1c>
 8007f4e:	2300      	movs	r3, #0
 8007f50:	f100 0114 	add.w	r1, r0, #20
 8007f54:	f100 0210 	add.w	r2, r0, #16
 8007f58:	4618      	mov	r0, r3
 8007f5a:	4553      	cmp	r3, sl
 8007f5c:	db37      	blt.n	8007fce <__lshift+0xbe>
 8007f5e:	6920      	ldr	r0, [r4, #16]
 8007f60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007f64:	f104 0314 	add.w	r3, r4, #20
 8007f68:	f019 091f 	ands.w	r9, r9, #31
 8007f6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007f70:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007f74:	d02f      	beq.n	8007fd6 <__lshift+0xc6>
 8007f76:	f1c9 0e20 	rsb	lr, r9, #32
 8007f7a:	468a      	mov	sl, r1
 8007f7c:	f04f 0c00 	mov.w	ip, #0
 8007f80:	681a      	ldr	r2, [r3, #0]
 8007f82:	fa02 f209 	lsl.w	r2, r2, r9
 8007f86:	ea42 020c 	orr.w	r2, r2, ip
 8007f8a:	f84a 2b04 	str.w	r2, [sl], #4
 8007f8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f92:	4298      	cmp	r0, r3
 8007f94:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007f98:	d8f2      	bhi.n	8007f80 <__lshift+0x70>
 8007f9a:	1b03      	subs	r3, r0, r4
 8007f9c:	3b15      	subs	r3, #21
 8007f9e:	f023 0303 	bic.w	r3, r3, #3
 8007fa2:	3304      	adds	r3, #4
 8007fa4:	f104 0215 	add.w	r2, r4, #21
 8007fa8:	4290      	cmp	r0, r2
 8007faa:	bf38      	it	cc
 8007fac:	2304      	movcc	r3, #4
 8007fae:	f841 c003 	str.w	ip, [r1, r3]
 8007fb2:	f1bc 0f00 	cmp.w	ip, #0
 8007fb6:	d001      	beq.n	8007fbc <__lshift+0xac>
 8007fb8:	f108 0602 	add.w	r6, r8, #2
 8007fbc:	3e01      	subs	r6, #1
 8007fbe:	4638      	mov	r0, r7
 8007fc0:	612e      	str	r6, [r5, #16]
 8007fc2:	4621      	mov	r1, r4
 8007fc4:	f7ff fdd2 	bl	8007b6c <_Bfree>
 8007fc8:	4628      	mov	r0, r5
 8007fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fce:	f842 0f04 	str.w	r0, [r2, #4]!
 8007fd2:	3301      	adds	r3, #1
 8007fd4:	e7c1      	b.n	8007f5a <__lshift+0x4a>
 8007fd6:	3904      	subs	r1, #4
 8007fd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fdc:	f841 2f04 	str.w	r2, [r1, #4]!
 8007fe0:	4298      	cmp	r0, r3
 8007fe2:	d8f9      	bhi.n	8007fd8 <__lshift+0xc8>
 8007fe4:	e7ea      	b.n	8007fbc <__lshift+0xac>
 8007fe6:	bf00      	nop
 8007fe8:	0800a920 	.word	0x0800a920
 8007fec:	0800a931 	.word	0x0800a931

08007ff0 <__mcmp>:
 8007ff0:	b530      	push	{r4, r5, lr}
 8007ff2:	6902      	ldr	r2, [r0, #16]
 8007ff4:	690c      	ldr	r4, [r1, #16]
 8007ff6:	1b12      	subs	r2, r2, r4
 8007ff8:	d10e      	bne.n	8008018 <__mcmp+0x28>
 8007ffa:	f100 0314 	add.w	r3, r0, #20
 8007ffe:	3114      	adds	r1, #20
 8008000:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008004:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008008:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800800c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008010:	42a5      	cmp	r5, r4
 8008012:	d003      	beq.n	800801c <__mcmp+0x2c>
 8008014:	d305      	bcc.n	8008022 <__mcmp+0x32>
 8008016:	2201      	movs	r2, #1
 8008018:	4610      	mov	r0, r2
 800801a:	bd30      	pop	{r4, r5, pc}
 800801c:	4283      	cmp	r3, r0
 800801e:	d3f3      	bcc.n	8008008 <__mcmp+0x18>
 8008020:	e7fa      	b.n	8008018 <__mcmp+0x28>
 8008022:	f04f 32ff 	mov.w	r2, #4294967295
 8008026:	e7f7      	b.n	8008018 <__mcmp+0x28>

08008028 <__mdiff>:
 8008028:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800802c:	460c      	mov	r4, r1
 800802e:	4606      	mov	r6, r0
 8008030:	4611      	mov	r1, r2
 8008032:	4620      	mov	r0, r4
 8008034:	4690      	mov	r8, r2
 8008036:	f7ff ffdb 	bl	8007ff0 <__mcmp>
 800803a:	1e05      	subs	r5, r0, #0
 800803c:	d110      	bne.n	8008060 <__mdiff+0x38>
 800803e:	4629      	mov	r1, r5
 8008040:	4630      	mov	r0, r6
 8008042:	f7ff fd53 	bl	8007aec <_Balloc>
 8008046:	b930      	cbnz	r0, 8008056 <__mdiff+0x2e>
 8008048:	4b3a      	ldr	r3, [pc, #232]	; (8008134 <__mdiff+0x10c>)
 800804a:	4602      	mov	r2, r0
 800804c:	f240 2132 	movw	r1, #562	; 0x232
 8008050:	4839      	ldr	r0, [pc, #228]	; (8008138 <__mdiff+0x110>)
 8008052:	f000 fb31 	bl	80086b8 <__assert_func>
 8008056:	2301      	movs	r3, #1
 8008058:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800805c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008060:	bfa4      	itt	ge
 8008062:	4643      	movge	r3, r8
 8008064:	46a0      	movge	r8, r4
 8008066:	4630      	mov	r0, r6
 8008068:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800806c:	bfa6      	itte	ge
 800806e:	461c      	movge	r4, r3
 8008070:	2500      	movge	r5, #0
 8008072:	2501      	movlt	r5, #1
 8008074:	f7ff fd3a 	bl	8007aec <_Balloc>
 8008078:	b920      	cbnz	r0, 8008084 <__mdiff+0x5c>
 800807a:	4b2e      	ldr	r3, [pc, #184]	; (8008134 <__mdiff+0x10c>)
 800807c:	4602      	mov	r2, r0
 800807e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008082:	e7e5      	b.n	8008050 <__mdiff+0x28>
 8008084:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008088:	6926      	ldr	r6, [r4, #16]
 800808a:	60c5      	str	r5, [r0, #12]
 800808c:	f104 0914 	add.w	r9, r4, #20
 8008090:	f108 0514 	add.w	r5, r8, #20
 8008094:	f100 0e14 	add.w	lr, r0, #20
 8008098:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800809c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80080a0:	f108 0210 	add.w	r2, r8, #16
 80080a4:	46f2      	mov	sl, lr
 80080a6:	2100      	movs	r1, #0
 80080a8:	f859 3b04 	ldr.w	r3, [r9], #4
 80080ac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80080b0:	fa1f f883 	uxth.w	r8, r3
 80080b4:	fa11 f18b 	uxtah	r1, r1, fp
 80080b8:	0c1b      	lsrs	r3, r3, #16
 80080ba:	eba1 0808 	sub.w	r8, r1, r8
 80080be:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80080c2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80080c6:	fa1f f888 	uxth.w	r8, r8
 80080ca:	1419      	asrs	r1, r3, #16
 80080cc:	454e      	cmp	r6, r9
 80080ce:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80080d2:	f84a 3b04 	str.w	r3, [sl], #4
 80080d6:	d8e7      	bhi.n	80080a8 <__mdiff+0x80>
 80080d8:	1b33      	subs	r3, r6, r4
 80080da:	3b15      	subs	r3, #21
 80080dc:	f023 0303 	bic.w	r3, r3, #3
 80080e0:	3304      	adds	r3, #4
 80080e2:	3415      	adds	r4, #21
 80080e4:	42a6      	cmp	r6, r4
 80080e6:	bf38      	it	cc
 80080e8:	2304      	movcc	r3, #4
 80080ea:	441d      	add	r5, r3
 80080ec:	4473      	add	r3, lr
 80080ee:	469e      	mov	lr, r3
 80080f0:	462e      	mov	r6, r5
 80080f2:	4566      	cmp	r6, ip
 80080f4:	d30e      	bcc.n	8008114 <__mdiff+0xec>
 80080f6:	f10c 0203 	add.w	r2, ip, #3
 80080fa:	1b52      	subs	r2, r2, r5
 80080fc:	f022 0203 	bic.w	r2, r2, #3
 8008100:	3d03      	subs	r5, #3
 8008102:	45ac      	cmp	ip, r5
 8008104:	bf38      	it	cc
 8008106:	2200      	movcc	r2, #0
 8008108:	441a      	add	r2, r3
 800810a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800810e:	b17b      	cbz	r3, 8008130 <__mdiff+0x108>
 8008110:	6107      	str	r7, [r0, #16]
 8008112:	e7a3      	b.n	800805c <__mdiff+0x34>
 8008114:	f856 8b04 	ldr.w	r8, [r6], #4
 8008118:	fa11 f288 	uxtah	r2, r1, r8
 800811c:	1414      	asrs	r4, r2, #16
 800811e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008122:	b292      	uxth	r2, r2
 8008124:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008128:	f84e 2b04 	str.w	r2, [lr], #4
 800812c:	1421      	asrs	r1, r4, #16
 800812e:	e7e0      	b.n	80080f2 <__mdiff+0xca>
 8008130:	3f01      	subs	r7, #1
 8008132:	e7ea      	b.n	800810a <__mdiff+0xe2>
 8008134:	0800a920 	.word	0x0800a920
 8008138:	0800a931 	.word	0x0800a931

0800813c <__d2b>:
 800813c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008140:	4689      	mov	r9, r1
 8008142:	2101      	movs	r1, #1
 8008144:	ec57 6b10 	vmov	r6, r7, d0
 8008148:	4690      	mov	r8, r2
 800814a:	f7ff fccf 	bl	8007aec <_Balloc>
 800814e:	4604      	mov	r4, r0
 8008150:	b930      	cbnz	r0, 8008160 <__d2b+0x24>
 8008152:	4602      	mov	r2, r0
 8008154:	4b25      	ldr	r3, [pc, #148]	; (80081ec <__d2b+0xb0>)
 8008156:	4826      	ldr	r0, [pc, #152]	; (80081f0 <__d2b+0xb4>)
 8008158:	f240 310a 	movw	r1, #778	; 0x30a
 800815c:	f000 faac 	bl	80086b8 <__assert_func>
 8008160:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008164:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008168:	bb35      	cbnz	r5, 80081b8 <__d2b+0x7c>
 800816a:	2e00      	cmp	r6, #0
 800816c:	9301      	str	r3, [sp, #4]
 800816e:	d028      	beq.n	80081c2 <__d2b+0x86>
 8008170:	4668      	mov	r0, sp
 8008172:	9600      	str	r6, [sp, #0]
 8008174:	f7ff fd82 	bl	8007c7c <__lo0bits>
 8008178:	9900      	ldr	r1, [sp, #0]
 800817a:	b300      	cbz	r0, 80081be <__d2b+0x82>
 800817c:	9a01      	ldr	r2, [sp, #4]
 800817e:	f1c0 0320 	rsb	r3, r0, #32
 8008182:	fa02 f303 	lsl.w	r3, r2, r3
 8008186:	430b      	orrs	r3, r1
 8008188:	40c2      	lsrs	r2, r0
 800818a:	6163      	str	r3, [r4, #20]
 800818c:	9201      	str	r2, [sp, #4]
 800818e:	9b01      	ldr	r3, [sp, #4]
 8008190:	61a3      	str	r3, [r4, #24]
 8008192:	2b00      	cmp	r3, #0
 8008194:	bf14      	ite	ne
 8008196:	2202      	movne	r2, #2
 8008198:	2201      	moveq	r2, #1
 800819a:	6122      	str	r2, [r4, #16]
 800819c:	b1d5      	cbz	r5, 80081d4 <__d2b+0x98>
 800819e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80081a2:	4405      	add	r5, r0
 80081a4:	f8c9 5000 	str.w	r5, [r9]
 80081a8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80081ac:	f8c8 0000 	str.w	r0, [r8]
 80081b0:	4620      	mov	r0, r4
 80081b2:	b003      	add	sp, #12
 80081b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80081b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80081bc:	e7d5      	b.n	800816a <__d2b+0x2e>
 80081be:	6161      	str	r1, [r4, #20]
 80081c0:	e7e5      	b.n	800818e <__d2b+0x52>
 80081c2:	a801      	add	r0, sp, #4
 80081c4:	f7ff fd5a 	bl	8007c7c <__lo0bits>
 80081c8:	9b01      	ldr	r3, [sp, #4]
 80081ca:	6163      	str	r3, [r4, #20]
 80081cc:	2201      	movs	r2, #1
 80081ce:	6122      	str	r2, [r4, #16]
 80081d0:	3020      	adds	r0, #32
 80081d2:	e7e3      	b.n	800819c <__d2b+0x60>
 80081d4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80081d8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80081dc:	f8c9 0000 	str.w	r0, [r9]
 80081e0:	6918      	ldr	r0, [r3, #16]
 80081e2:	f7ff fd2b 	bl	8007c3c <__hi0bits>
 80081e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80081ea:	e7df      	b.n	80081ac <__d2b+0x70>
 80081ec:	0800a920 	.word	0x0800a920
 80081f0:	0800a931 	.word	0x0800a931

080081f4 <_calloc_r>:
 80081f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80081f6:	fba1 2402 	umull	r2, r4, r1, r2
 80081fa:	b94c      	cbnz	r4, 8008210 <_calloc_r+0x1c>
 80081fc:	4611      	mov	r1, r2
 80081fe:	9201      	str	r2, [sp, #4]
 8008200:	f000 f87a 	bl	80082f8 <_malloc_r>
 8008204:	9a01      	ldr	r2, [sp, #4]
 8008206:	4605      	mov	r5, r0
 8008208:	b930      	cbnz	r0, 8008218 <_calloc_r+0x24>
 800820a:	4628      	mov	r0, r5
 800820c:	b003      	add	sp, #12
 800820e:	bd30      	pop	{r4, r5, pc}
 8008210:	220c      	movs	r2, #12
 8008212:	6002      	str	r2, [r0, #0]
 8008214:	2500      	movs	r5, #0
 8008216:	e7f8      	b.n	800820a <_calloc_r+0x16>
 8008218:	4621      	mov	r1, r4
 800821a:	f7fe f8ad 	bl	8006378 <memset>
 800821e:	e7f4      	b.n	800820a <_calloc_r+0x16>

08008220 <_free_r>:
 8008220:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008222:	2900      	cmp	r1, #0
 8008224:	d044      	beq.n	80082b0 <_free_r+0x90>
 8008226:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800822a:	9001      	str	r0, [sp, #4]
 800822c:	2b00      	cmp	r3, #0
 800822e:	f1a1 0404 	sub.w	r4, r1, #4
 8008232:	bfb8      	it	lt
 8008234:	18e4      	addlt	r4, r4, r3
 8008236:	f000 fa9b 	bl	8008770 <__malloc_lock>
 800823a:	4a1e      	ldr	r2, [pc, #120]	; (80082b4 <_free_r+0x94>)
 800823c:	9801      	ldr	r0, [sp, #4]
 800823e:	6813      	ldr	r3, [r2, #0]
 8008240:	b933      	cbnz	r3, 8008250 <_free_r+0x30>
 8008242:	6063      	str	r3, [r4, #4]
 8008244:	6014      	str	r4, [r2, #0]
 8008246:	b003      	add	sp, #12
 8008248:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800824c:	f000 ba96 	b.w	800877c <__malloc_unlock>
 8008250:	42a3      	cmp	r3, r4
 8008252:	d908      	bls.n	8008266 <_free_r+0x46>
 8008254:	6825      	ldr	r5, [r4, #0]
 8008256:	1961      	adds	r1, r4, r5
 8008258:	428b      	cmp	r3, r1
 800825a:	bf01      	itttt	eq
 800825c:	6819      	ldreq	r1, [r3, #0]
 800825e:	685b      	ldreq	r3, [r3, #4]
 8008260:	1949      	addeq	r1, r1, r5
 8008262:	6021      	streq	r1, [r4, #0]
 8008264:	e7ed      	b.n	8008242 <_free_r+0x22>
 8008266:	461a      	mov	r2, r3
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	b10b      	cbz	r3, 8008270 <_free_r+0x50>
 800826c:	42a3      	cmp	r3, r4
 800826e:	d9fa      	bls.n	8008266 <_free_r+0x46>
 8008270:	6811      	ldr	r1, [r2, #0]
 8008272:	1855      	adds	r5, r2, r1
 8008274:	42a5      	cmp	r5, r4
 8008276:	d10b      	bne.n	8008290 <_free_r+0x70>
 8008278:	6824      	ldr	r4, [r4, #0]
 800827a:	4421      	add	r1, r4
 800827c:	1854      	adds	r4, r2, r1
 800827e:	42a3      	cmp	r3, r4
 8008280:	6011      	str	r1, [r2, #0]
 8008282:	d1e0      	bne.n	8008246 <_free_r+0x26>
 8008284:	681c      	ldr	r4, [r3, #0]
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	6053      	str	r3, [r2, #4]
 800828a:	4421      	add	r1, r4
 800828c:	6011      	str	r1, [r2, #0]
 800828e:	e7da      	b.n	8008246 <_free_r+0x26>
 8008290:	d902      	bls.n	8008298 <_free_r+0x78>
 8008292:	230c      	movs	r3, #12
 8008294:	6003      	str	r3, [r0, #0]
 8008296:	e7d6      	b.n	8008246 <_free_r+0x26>
 8008298:	6825      	ldr	r5, [r4, #0]
 800829a:	1961      	adds	r1, r4, r5
 800829c:	428b      	cmp	r3, r1
 800829e:	bf04      	itt	eq
 80082a0:	6819      	ldreq	r1, [r3, #0]
 80082a2:	685b      	ldreq	r3, [r3, #4]
 80082a4:	6063      	str	r3, [r4, #4]
 80082a6:	bf04      	itt	eq
 80082a8:	1949      	addeq	r1, r1, r5
 80082aa:	6021      	streq	r1, [r4, #0]
 80082ac:	6054      	str	r4, [r2, #4]
 80082ae:	e7ca      	b.n	8008246 <_free_r+0x26>
 80082b0:	b003      	add	sp, #12
 80082b2:	bd30      	pop	{r4, r5, pc}
 80082b4:	20000c10 	.word	0x20000c10

080082b8 <sbrk_aligned>:
 80082b8:	b570      	push	{r4, r5, r6, lr}
 80082ba:	4e0e      	ldr	r6, [pc, #56]	; (80082f4 <sbrk_aligned+0x3c>)
 80082bc:	460c      	mov	r4, r1
 80082be:	6831      	ldr	r1, [r6, #0]
 80082c0:	4605      	mov	r5, r0
 80082c2:	b911      	cbnz	r1, 80082ca <sbrk_aligned+0x12>
 80082c4:	f000 f9e8 	bl	8008698 <_sbrk_r>
 80082c8:	6030      	str	r0, [r6, #0]
 80082ca:	4621      	mov	r1, r4
 80082cc:	4628      	mov	r0, r5
 80082ce:	f000 f9e3 	bl	8008698 <_sbrk_r>
 80082d2:	1c43      	adds	r3, r0, #1
 80082d4:	d00a      	beq.n	80082ec <sbrk_aligned+0x34>
 80082d6:	1cc4      	adds	r4, r0, #3
 80082d8:	f024 0403 	bic.w	r4, r4, #3
 80082dc:	42a0      	cmp	r0, r4
 80082de:	d007      	beq.n	80082f0 <sbrk_aligned+0x38>
 80082e0:	1a21      	subs	r1, r4, r0
 80082e2:	4628      	mov	r0, r5
 80082e4:	f000 f9d8 	bl	8008698 <_sbrk_r>
 80082e8:	3001      	adds	r0, #1
 80082ea:	d101      	bne.n	80082f0 <sbrk_aligned+0x38>
 80082ec:	f04f 34ff 	mov.w	r4, #4294967295
 80082f0:	4620      	mov	r0, r4
 80082f2:	bd70      	pop	{r4, r5, r6, pc}
 80082f4:	20000c14 	.word	0x20000c14

080082f8 <_malloc_r>:
 80082f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082fc:	1ccd      	adds	r5, r1, #3
 80082fe:	f025 0503 	bic.w	r5, r5, #3
 8008302:	3508      	adds	r5, #8
 8008304:	2d0c      	cmp	r5, #12
 8008306:	bf38      	it	cc
 8008308:	250c      	movcc	r5, #12
 800830a:	2d00      	cmp	r5, #0
 800830c:	4607      	mov	r7, r0
 800830e:	db01      	blt.n	8008314 <_malloc_r+0x1c>
 8008310:	42a9      	cmp	r1, r5
 8008312:	d905      	bls.n	8008320 <_malloc_r+0x28>
 8008314:	230c      	movs	r3, #12
 8008316:	603b      	str	r3, [r7, #0]
 8008318:	2600      	movs	r6, #0
 800831a:	4630      	mov	r0, r6
 800831c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008320:	4e2e      	ldr	r6, [pc, #184]	; (80083dc <_malloc_r+0xe4>)
 8008322:	f000 fa25 	bl	8008770 <__malloc_lock>
 8008326:	6833      	ldr	r3, [r6, #0]
 8008328:	461c      	mov	r4, r3
 800832a:	bb34      	cbnz	r4, 800837a <_malloc_r+0x82>
 800832c:	4629      	mov	r1, r5
 800832e:	4638      	mov	r0, r7
 8008330:	f7ff ffc2 	bl	80082b8 <sbrk_aligned>
 8008334:	1c43      	adds	r3, r0, #1
 8008336:	4604      	mov	r4, r0
 8008338:	d14d      	bne.n	80083d6 <_malloc_r+0xde>
 800833a:	6834      	ldr	r4, [r6, #0]
 800833c:	4626      	mov	r6, r4
 800833e:	2e00      	cmp	r6, #0
 8008340:	d140      	bne.n	80083c4 <_malloc_r+0xcc>
 8008342:	6823      	ldr	r3, [r4, #0]
 8008344:	4631      	mov	r1, r6
 8008346:	4638      	mov	r0, r7
 8008348:	eb04 0803 	add.w	r8, r4, r3
 800834c:	f000 f9a4 	bl	8008698 <_sbrk_r>
 8008350:	4580      	cmp	r8, r0
 8008352:	d13a      	bne.n	80083ca <_malloc_r+0xd2>
 8008354:	6821      	ldr	r1, [r4, #0]
 8008356:	3503      	adds	r5, #3
 8008358:	1a6d      	subs	r5, r5, r1
 800835a:	f025 0503 	bic.w	r5, r5, #3
 800835e:	3508      	adds	r5, #8
 8008360:	2d0c      	cmp	r5, #12
 8008362:	bf38      	it	cc
 8008364:	250c      	movcc	r5, #12
 8008366:	4629      	mov	r1, r5
 8008368:	4638      	mov	r0, r7
 800836a:	f7ff ffa5 	bl	80082b8 <sbrk_aligned>
 800836e:	3001      	adds	r0, #1
 8008370:	d02b      	beq.n	80083ca <_malloc_r+0xd2>
 8008372:	6823      	ldr	r3, [r4, #0]
 8008374:	442b      	add	r3, r5
 8008376:	6023      	str	r3, [r4, #0]
 8008378:	e00e      	b.n	8008398 <_malloc_r+0xa0>
 800837a:	6822      	ldr	r2, [r4, #0]
 800837c:	1b52      	subs	r2, r2, r5
 800837e:	d41e      	bmi.n	80083be <_malloc_r+0xc6>
 8008380:	2a0b      	cmp	r2, #11
 8008382:	d916      	bls.n	80083b2 <_malloc_r+0xba>
 8008384:	1961      	adds	r1, r4, r5
 8008386:	42a3      	cmp	r3, r4
 8008388:	6025      	str	r5, [r4, #0]
 800838a:	bf18      	it	ne
 800838c:	6059      	strne	r1, [r3, #4]
 800838e:	6863      	ldr	r3, [r4, #4]
 8008390:	bf08      	it	eq
 8008392:	6031      	streq	r1, [r6, #0]
 8008394:	5162      	str	r2, [r4, r5]
 8008396:	604b      	str	r3, [r1, #4]
 8008398:	4638      	mov	r0, r7
 800839a:	f104 060b 	add.w	r6, r4, #11
 800839e:	f000 f9ed 	bl	800877c <__malloc_unlock>
 80083a2:	f026 0607 	bic.w	r6, r6, #7
 80083a6:	1d23      	adds	r3, r4, #4
 80083a8:	1af2      	subs	r2, r6, r3
 80083aa:	d0b6      	beq.n	800831a <_malloc_r+0x22>
 80083ac:	1b9b      	subs	r3, r3, r6
 80083ae:	50a3      	str	r3, [r4, r2]
 80083b0:	e7b3      	b.n	800831a <_malloc_r+0x22>
 80083b2:	6862      	ldr	r2, [r4, #4]
 80083b4:	42a3      	cmp	r3, r4
 80083b6:	bf0c      	ite	eq
 80083b8:	6032      	streq	r2, [r6, #0]
 80083ba:	605a      	strne	r2, [r3, #4]
 80083bc:	e7ec      	b.n	8008398 <_malloc_r+0xa0>
 80083be:	4623      	mov	r3, r4
 80083c0:	6864      	ldr	r4, [r4, #4]
 80083c2:	e7b2      	b.n	800832a <_malloc_r+0x32>
 80083c4:	4634      	mov	r4, r6
 80083c6:	6876      	ldr	r6, [r6, #4]
 80083c8:	e7b9      	b.n	800833e <_malloc_r+0x46>
 80083ca:	230c      	movs	r3, #12
 80083cc:	603b      	str	r3, [r7, #0]
 80083ce:	4638      	mov	r0, r7
 80083d0:	f000 f9d4 	bl	800877c <__malloc_unlock>
 80083d4:	e7a1      	b.n	800831a <_malloc_r+0x22>
 80083d6:	6025      	str	r5, [r4, #0]
 80083d8:	e7de      	b.n	8008398 <_malloc_r+0xa0>
 80083da:	bf00      	nop
 80083dc:	20000c10 	.word	0x20000c10

080083e0 <__ssputs_r>:
 80083e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083e4:	688e      	ldr	r6, [r1, #8]
 80083e6:	429e      	cmp	r6, r3
 80083e8:	4682      	mov	sl, r0
 80083ea:	460c      	mov	r4, r1
 80083ec:	4690      	mov	r8, r2
 80083ee:	461f      	mov	r7, r3
 80083f0:	d838      	bhi.n	8008464 <__ssputs_r+0x84>
 80083f2:	898a      	ldrh	r2, [r1, #12]
 80083f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80083f8:	d032      	beq.n	8008460 <__ssputs_r+0x80>
 80083fa:	6825      	ldr	r5, [r4, #0]
 80083fc:	6909      	ldr	r1, [r1, #16]
 80083fe:	eba5 0901 	sub.w	r9, r5, r1
 8008402:	6965      	ldr	r5, [r4, #20]
 8008404:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008408:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800840c:	3301      	adds	r3, #1
 800840e:	444b      	add	r3, r9
 8008410:	106d      	asrs	r5, r5, #1
 8008412:	429d      	cmp	r5, r3
 8008414:	bf38      	it	cc
 8008416:	461d      	movcc	r5, r3
 8008418:	0553      	lsls	r3, r2, #21
 800841a:	d531      	bpl.n	8008480 <__ssputs_r+0xa0>
 800841c:	4629      	mov	r1, r5
 800841e:	f7ff ff6b 	bl	80082f8 <_malloc_r>
 8008422:	4606      	mov	r6, r0
 8008424:	b950      	cbnz	r0, 800843c <__ssputs_r+0x5c>
 8008426:	230c      	movs	r3, #12
 8008428:	f8ca 3000 	str.w	r3, [sl]
 800842c:	89a3      	ldrh	r3, [r4, #12]
 800842e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008432:	81a3      	strh	r3, [r4, #12]
 8008434:	f04f 30ff 	mov.w	r0, #4294967295
 8008438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800843c:	6921      	ldr	r1, [r4, #16]
 800843e:	464a      	mov	r2, r9
 8008440:	f7fd ff8c 	bl	800635c <memcpy>
 8008444:	89a3      	ldrh	r3, [r4, #12]
 8008446:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800844a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800844e:	81a3      	strh	r3, [r4, #12]
 8008450:	6126      	str	r6, [r4, #16]
 8008452:	6165      	str	r5, [r4, #20]
 8008454:	444e      	add	r6, r9
 8008456:	eba5 0509 	sub.w	r5, r5, r9
 800845a:	6026      	str	r6, [r4, #0]
 800845c:	60a5      	str	r5, [r4, #8]
 800845e:	463e      	mov	r6, r7
 8008460:	42be      	cmp	r6, r7
 8008462:	d900      	bls.n	8008466 <__ssputs_r+0x86>
 8008464:	463e      	mov	r6, r7
 8008466:	6820      	ldr	r0, [r4, #0]
 8008468:	4632      	mov	r2, r6
 800846a:	4641      	mov	r1, r8
 800846c:	f000 f966 	bl	800873c <memmove>
 8008470:	68a3      	ldr	r3, [r4, #8]
 8008472:	1b9b      	subs	r3, r3, r6
 8008474:	60a3      	str	r3, [r4, #8]
 8008476:	6823      	ldr	r3, [r4, #0]
 8008478:	4433      	add	r3, r6
 800847a:	6023      	str	r3, [r4, #0]
 800847c:	2000      	movs	r0, #0
 800847e:	e7db      	b.n	8008438 <__ssputs_r+0x58>
 8008480:	462a      	mov	r2, r5
 8008482:	f000 f981 	bl	8008788 <_realloc_r>
 8008486:	4606      	mov	r6, r0
 8008488:	2800      	cmp	r0, #0
 800848a:	d1e1      	bne.n	8008450 <__ssputs_r+0x70>
 800848c:	6921      	ldr	r1, [r4, #16]
 800848e:	4650      	mov	r0, sl
 8008490:	f7ff fec6 	bl	8008220 <_free_r>
 8008494:	e7c7      	b.n	8008426 <__ssputs_r+0x46>
	...

08008498 <_svfiprintf_r>:
 8008498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800849c:	4698      	mov	r8, r3
 800849e:	898b      	ldrh	r3, [r1, #12]
 80084a0:	061b      	lsls	r3, r3, #24
 80084a2:	b09d      	sub	sp, #116	; 0x74
 80084a4:	4607      	mov	r7, r0
 80084a6:	460d      	mov	r5, r1
 80084a8:	4614      	mov	r4, r2
 80084aa:	d50e      	bpl.n	80084ca <_svfiprintf_r+0x32>
 80084ac:	690b      	ldr	r3, [r1, #16]
 80084ae:	b963      	cbnz	r3, 80084ca <_svfiprintf_r+0x32>
 80084b0:	2140      	movs	r1, #64	; 0x40
 80084b2:	f7ff ff21 	bl	80082f8 <_malloc_r>
 80084b6:	6028      	str	r0, [r5, #0]
 80084b8:	6128      	str	r0, [r5, #16]
 80084ba:	b920      	cbnz	r0, 80084c6 <_svfiprintf_r+0x2e>
 80084bc:	230c      	movs	r3, #12
 80084be:	603b      	str	r3, [r7, #0]
 80084c0:	f04f 30ff 	mov.w	r0, #4294967295
 80084c4:	e0d1      	b.n	800866a <_svfiprintf_r+0x1d2>
 80084c6:	2340      	movs	r3, #64	; 0x40
 80084c8:	616b      	str	r3, [r5, #20]
 80084ca:	2300      	movs	r3, #0
 80084cc:	9309      	str	r3, [sp, #36]	; 0x24
 80084ce:	2320      	movs	r3, #32
 80084d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80084d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80084d8:	2330      	movs	r3, #48	; 0x30
 80084da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008684 <_svfiprintf_r+0x1ec>
 80084de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80084e2:	f04f 0901 	mov.w	r9, #1
 80084e6:	4623      	mov	r3, r4
 80084e8:	469a      	mov	sl, r3
 80084ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084ee:	b10a      	cbz	r2, 80084f4 <_svfiprintf_r+0x5c>
 80084f0:	2a25      	cmp	r2, #37	; 0x25
 80084f2:	d1f9      	bne.n	80084e8 <_svfiprintf_r+0x50>
 80084f4:	ebba 0b04 	subs.w	fp, sl, r4
 80084f8:	d00b      	beq.n	8008512 <_svfiprintf_r+0x7a>
 80084fa:	465b      	mov	r3, fp
 80084fc:	4622      	mov	r2, r4
 80084fe:	4629      	mov	r1, r5
 8008500:	4638      	mov	r0, r7
 8008502:	f7ff ff6d 	bl	80083e0 <__ssputs_r>
 8008506:	3001      	adds	r0, #1
 8008508:	f000 80aa 	beq.w	8008660 <_svfiprintf_r+0x1c8>
 800850c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800850e:	445a      	add	r2, fp
 8008510:	9209      	str	r2, [sp, #36]	; 0x24
 8008512:	f89a 3000 	ldrb.w	r3, [sl]
 8008516:	2b00      	cmp	r3, #0
 8008518:	f000 80a2 	beq.w	8008660 <_svfiprintf_r+0x1c8>
 800851c:	2300      	movs	r3, #0
 800851e:	f04f 32ff 	mov.w	r2, #4294967295
 8008522:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008526:	f10a 0a01 	add.w	sl, sl, #1
 800852a:	9304      	str	r3, [sp, #16]
 800852c:	9307      	str	r3, [sp, #28]
 800852e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008532:	931a      	str	r3, [sp, #104]	; 0x68
 8008534:	4654      	mov	r4, sl
 8008536:	2205      	movs	r2, #5
 8008538:	f814 1b01 	ldrb.w	r1, [r4], #1
 800853c:	4851      	ldr	r0, [pc, #324]	; (8008684 <_svfiprintf_r+0x1ec>)
 800853e:	f7f7 fe57 	bl	80001f0 <memchr>
 8008542:	9a04      	ldr	r2, [sp, #16]
 8008544:	b9d8      	cbnz	r0, 800857e <_svfiprintf_r+0xe6>
 8008546:	06d0      	lsls	r0, r2, #27
 8008548:	bf44      	itt	mi
 800854a:	2320      	movmi	r3, #32
 800854c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008550:	0711      	lsls	r1, r2, #28
 8008552:	bf44      	itt	mi
 8008554:	232b      	movmi	r3, #43	; 0x2b
 8008556:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800855a:	f89a 3000 	ldrb.w	r3, [sl]
 800855e:	2b2a      	cmp	r3, #42	; 0x2a
 8008560:	d015      	beq.n	800858e <_svfiprintf_r+0xf6>
 8008562:	9a07      	ldr	r2, [sp, #28]
 8008564:	4654      	mov	r4, sl
 8008566:	2000      	movs	r0, #0
 8008568:	f04f 0c0a 	mov.w	ip, #10
 800856c:	4621      	mov	r1, r4
 800856e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008572:	3b30      	subs	r3, #48	; 0x30
 8008574:	2b09      	cmp	r3, #9
 8008576:	d94e      	bls.n	8008616 <_svfiprintf_r+0x17e>
 8008578:	b1b0      	cbz	r0, 80085a8 <_svfiprintf_r+0x110>
 800857a:	9207      	str	r2, [sp, #28]
 800857c:	e014      	b.n	80085a8 <_svfiprintf_r+0x110>
 800857e:	eba0 0308 	sub.w	r3, r0, r8
 8008582:	fa09 f303 	lsl.w	r3, r9, r3
 8008586:	4313      	orrs	r3, r2
 8008588:	9304      	str	r3, [sp, #16]
 800858a:	46a2      	mov	sl, r4
 800858c:	e7d2      	b.n	8008534 <_svfiprintf_r+0x9c>
 800858e:	9b03      	ldr	r3, [sp, #12]
 8008590:	1d19      	adds	r1, r3, #4
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	9103      	str	r1, [sp, #12]
 8008596:	2b00      	cmp	r3, #0
 8008598:	bfbb      	ittet	lt
 800859a:	425b      	neglt	r3, r3
 800859c:	f042 0202 	orrlt.w	r2, r2, #2
 80085a0:	9307      	strge	r3, [sp, #28]
 80085a2:	9307      	strlt	r3, [sp, #28]
 80085a4:	bfb8      	it	lt
 80085a6:	9204      	strlt	r2, [sp, #16]
 80085a8:	7823      	ldrb	r3, [r4, #0]
 80085aa:	2b2e      	cmp	r3, #46	; 0x2e
 80085ac:	d10c      	bne.n	80085c8 <_svfiprintf_r+0x130>
 80085ae:	7863      	ldrb	r3, [r4, #1]
 80085b0:	2b2a      	cmp	r3, #42	; 0x2a
 80085b2:	d135      	bne.n	8008620 <_svfiprintf_r+0x188>
 80085b4:	9b03      	ldr	r3, [sp, #12]
 80085b6:	1d1a      	adds	r2, r3, #4
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	9203      	str	r2, [sp, #12]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	bfb8      	it	lt
 80085c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80085c4:	3402      	adds	r4, #2
 80085c6:	9305      	str	r3, [sp, #20]
 80085c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008694 <_svfiprintf_r+0x1fc>
 80085cc:	7821      	ldrb	r1, [r4, #0]
 80085ce:	2203      	movs	r2, #3
 80085d0:	4650      	mov	r0, sl
 80085d2:	f7f7 fe0d 	bl	80001f0 <memchr>
 80085d6:	b140      	cbz	r0, 80085ea <_svfiprintf_r+0x152>
 80085d8:	2340      	movs	r3, #64	; 0x40
 80085da:	eba0 000a 	sub.w	r0, r0, sl
 80085de:	fa03 f000 	lsl.w	r0, r3, r0
 80085e2:	9b04      	ldr	r3, [sp, #16]
 80085e4:	4303      	orrs	r3, r0
 80085e6:	3401      	adds	r4, #1
 80085e8:	9304      	str	r3, [sp, #16]
 80085ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085ee:	4826      	ldr	r0, [pc, #152]	; (8008688 <_svfiprintf_r+0x1f0>)
 80085f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80085f4:	2206      	movs	r2, #6
 80085f6:	f7f7 fdfb 	bl	80001f0 <memchr>
 80085fa:	2800      	cmp	r0, #0
 80085fc:	d038      	beq.n	8008670 <_svfiprintf_r+0x1d8>
 80085fe:	4b23      	ldr	r3, [pc, #140]	; (800868c <_svfiprintf_r+0x1f4>)
 8008600:	bb1b      	cbnz	r3, 800864a <_svfiprintf_r+0x1b2>
 8008602:	9b03      	ldr	r3, [sp, #12]
 8008604:	3307      	adds	r3, #7
 8008606:	f023 0307 	bic.w	r3, r3, #7
 800860a:	3308      	adds	r3, #8
 800860c:	9303      	str	r3, [sp, #12]
 800860e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008610:	4433      	add	r3, r6
 8008612:	9309      	str	r3, [sp, #36]	; 0x24
 8008614:	e767      	b.n	80084e6 <_svfiprintf_r+0x4e>
 8008616:	fb0c 3202 	mla	r2, ip, r2, r3
 800861a:	460c      	mov	r4, r1
 800861c:	2001      	movs	r0, #1
 800861e:	e7a5      	b.n	800856c <_svfiprintf_r+0xd4>
 8008620:	2300      	movs	r3, #0
 8008622:	3401      	adds	r4, #1
 8008624:	9305      	str	r3, [sp, #20]
 8008626:	4619      	mov	r1, r3
 8008628:	f04f 0c0a 	mov.w	ip, #10
 800862c:	4620      	mov	r0, r4
 800862e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008632:	3a30      	subs	r2, #48	; 0x30
 8008634:	2a09      	cmp	r2, #9
 8008636:	d903      	bls.n	8008640 <_svfiprintf_r+0x1a8>
 8008638:	2b00      	cmp	r3, #0
 800863a:	d0c5      	beq.n	80085c8 <_svfiprintf_r+0x130>
 800863c:	9105      	str	r1, [sp, #20]
 800863e:	e7c3      	b.n	80085c8 <_svfiprintf_r+0x130>
 8008640:	fb0c 2101 	mla	r1, ip, r1, r2
 8008644:	4604      	mov	r4, r0
 8008646:	2301      	movs	r3, #1
 8008648:	e7f0      	b.n	800862c <_svfiprintf_r+0x194>
 800864a:	ab03      	add	r3, sp, #12
 800864c:	9300      	str	r3, [sp, #0]
 800864e:	462a      	mov	r2, r5
 8008650:	4b0f      	ldr	r3, [pc, #60]	; (8008690 <_svfiprintf_r+0x1f8>)
 8008652:	a904      	add	r1, sp, #16
 8008654:	4638      	mov	r0, r7
 8008656:	f7fd ff37 	bl	80064c8 <_printf_float>
 800865a:	1c42      	adds	r2, r0, #1
 800865c:	4606      	mov	r6, r0
 800865e:	d1d6      	bne.n	800860e <_svfiprintf_r+0x176>
 8008660:	89ab      	ldrh	r3, [r5, #12]
 8008662:	065b      	lsls	r3, r3, #25
 8008664:	f53f af2c 	bmi.w	80084c0 <_svfiprintf_r+0x28>
 8008668:	9809      	ldr	r0, [sp, #36]	; 0x24
 800866a:	b01d      	add	sp, #116	; 0x74
 800866c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008670:	ab03      	add	r3, sp, #12
 8008672:	9300      	str	r3, [sp, #0]
 8008674:	462a      	mov	r2, r5
 8008676:	4b06      	ldr	r3, [pc, #24]	; (8008690 <_svfiprintf_r+0x1f8>)
 8008678:	a904      	add	r1, sp, #16
 800867a:	4638      	mov	r0, r7
 800867c:	f7fe f9c8 	bl	8006a10 <_printf_i>
 8008680:	e7eb      	b.n	800865a <_svfiprintf_r+0x1c2>
 8008682:	bf00      	nop
 8008684:	0800aa8c 	.word	0x0800aa8c
 8008688:	0800aa96 	.word	0x0800aa96
 800868c:	080064c9 	.word	0x080064c9
 8008690:	080083e1 	.word	0x080083e1
 8008694:	0800aa92 	.word	0x0800aa92

08008698 <_sbrk_r>:
 8008698:	b538      	push	{r3, r4, r5, lr}
 800869a:	4d06      	ldr	r5, [pc, #24]	; (80086b4 <_sbrk_r+0x1c>)
 800869c:	2300      	movs	r3, #0
 800869e:	4604      	mov	r4, r0
 80086a0:	4608      	mov	r0, r1
 80086a2:	602b      	str	r3, [r5, #0]
 80086a4:	f7fa f85c 	bl	8002760 <_sbrk>
 80086a8:	1c43      	adds	r3, r0, #1
 80086aa:	d102      	bne.n	80086b2 <_sbrk_r+0x1a>
 80086ac:	682b      	ldr	r3, [r5, #0]
 80086ae:	b103      	cbz	r3, 80086b2 <_sbrk_r+0x1a>
 80086b0:	6023      	str	r3, [r4, #0]
 80086b2:	bd38      	pop	{r3, r4, r5, pc}
 80086b4:	20000c18 	.word	0x20000c18

080086b8 <__assert_func>:
 80086b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80086ba:	4614      	mov	r4, r2
 80086bc:	461a      	mov	r2, r3
 80086be:	4b09      	ldr	r3, [pc, #36]	; (80086e4 <__assert_func+0x2c>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4605      	mov	r5, r0
 80086c4:	68d8      	ldr	r0, [r3, #12]
 80086c6:	b14c      	cbz	r4, 80086dc <__assert_func+0x24>
 80086c8:	4b07      	ldr	r3, [pc, #28]	; (80086e8 <__assert_func+0x30>)
 80086ca:	9100      	str	r1, [sp, #0]
 80086cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80086d0:	4906      	ldr	r1, [pc, #24]	; (80086ec <__assert_func+0x34>)
 80086d2:	462b      	mov	r3, r5
 80086d4:	f000 f80e 	bl	80086f4 <fiprintf>
 80086d8:	f000 faac 	bl	8008c34 <abort>
 80086dc:	4b04      	ldr	r3, [pc, #16]	; (80086f0 <__assert_func+0x38>)
 80086de:	461c      	mov	r4, r3
 80086e0:	e7f3      	b.n	80086ca <__assert_func+0x12>
 80086e2:	bf00      	nop
 80086e4:	2000001c 	.word	0x2000001c
 80086e8:	0800aa9d 	.word	0x0800aa9d
 80086ec:	0800aaaa 	.word	0x0800aaaa
 80086f0:	0800aad8 	.word	0x0800aad8

080086f4 <fiprintf>:
 80086f4:	b40e      	push	{r1, r2, r3}
 80086f6:	b503      	push	{r0, r1, lr}
 80086f8:	4601      	mov	r1, r0
 80086fa:	ab03      	add	r3, sp, #12
 80086fc:	4805      	ldr	r0, [pc, #20]	; (8008714 <fiprintf+0x20>)
 80086fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008702:	6800      	ldr	r0, [r0, #0]
 8008704:	9301      	str	r3, [sp, #4]
 8008706:	f000 f897 	bl	8008838 <_vfiprintf_r>
 800870a:	b002      	add	sp, #8
 800870c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008710:	b003      	add	sp, #12
 8008712:	4770      	bx	lr
 8008714:	2000001c 	.word	0x2000001c

08008718 <__ascii_mbtowc>:
 8008718:	b082      	sub	sp, #8
 800871a:	b901      	cbnz	r1, 800871e <__ascii_mbtowc+0x6>
 800871c:	a901      	add	r1, sp, #4
 800871e:	b142      	cbz	r2, 8008732 <__ascii_mbtowc+0x1a>
 8008720:	b14b      	cbz	r3, 8008736 <__ascii_mbtowc+0x1e>
 8008722:	7813      	ldrb	r3, [r2, #0]
 8008724:	600b      	str	r3, [r1, #0]
 8008726:	7812      	ldrb	r2, [r2, #0]
 8008728:	1e10      	subs	r0, r2, #0
 800872a:	bf18      	it	ne
 800872c:	2001      	movne	r0, #1
 800872e:	b002      	add	sp, #8
 8008730:	4770      	bx	lr
 8008732:	4610      	mov	r0, r2
 8008734:	e7fb      	b.n	800872e <__ascii_mbtowc+0x16>
 8008736:	f06f 0001 	mvn.w	r0, #1
 800873a:	e7f8      	b.n	800872e <__ascii_mbtowc+0x16>

0800873c <memmove>:
 800873c:	4288      	cmp	r0, r1
 800873e:	b510      	push	{r4, lr}
 8008740:	eb01 0402 	add.w	r4, r1, r2
 8008744:	d902      	bls.n	800874c <memmove+0x10>
 8008746:	4284      	cmp	r4, r0
 8008748:	4623      	mov	r3, r4
 800874a:	d807      	bhi.n	800875c <memmove+0x20>
 800874c:	1e43      	subs	r3, r0, #1
 800874e:	42a1      	cmp	r1, r4
 8008750:	d008      	beq.n	8008764 <memmove+0x28>
 8008752:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008756:	f803 2f01 	strb.w	r2, [r3, #1]!
 800875a:	e7f8      	b.n	800874e <memmove+0x12>
 800875c:	4402      	add	r2, r0
 800875e:	4601      	mov	r1, r0
 8008760:	428a      	cmp	r2, r1
 8008762:	d100      	bne.n	8008766 <memmove+0x2a>
 8008764:	bd10      	pop	{r4, pc}
 8008766:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800876a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800876e:	e7f7      	b.n	8008760 <memmove+0x24>

08008770 <__malloc_lock>:
 8008770:	4801      	ldr	r0, [pc, #4]	; (8008778 <__malloc_lock+0x8>)
 8008772:	f000 bc1f 	b.w	8008fb4 <__retarget_lock_acquire_recursive>
 8008776:	bf00      	nop
 8008778:	20000c1c 	.word	0x20000c1c

0800877c <__malloc_unlock>:
 800877c:	4801      	ldr	r0, [pc, #4]	; (8008784 <__malloc_unlock+0x8>)
 800877e:	f000 bc1a 	b.w	8008fb6 <__retarget_lock_release_recursive>
 8008782:	bf00      	nop
 8008784:	20000c1c 	.word	0x20000c1c

08008788 <_realloc_r>:
 8008788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800878c:	4680      	mov	r8, r0
 800878e:	4614      	mov	r4, r2
 8008790:	460e      	mov	r6, r1
 8008792:	b921      	cbnz	r1, 800879e <_realloc_r+0x16>
 8008794:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008798:	4611      	mov	r1, r2
 800879a:	f7ff bdad 	b.w	80082f8 <_malloc_r>
 800879e:	b92a      	cbnz	r2, 80087ac <_realloc_r+0x24>
 80087a0:	f7ff fd3e 	bl	8008220 <_free_r>
 80087a4:	4625      	mov	r5, r4
 80087a6:	4628      	mov	r0, r5
 80087a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087ac:	f000 fc6a 	bl	8009084 <_malloc_usable_size_r>
 80087b0:	4284      	cmp	r4, r0
 80087b2:	4607      	mov	r7, r0
 80087b4:	d802      	bhi.n	80087bc <_realloc_r+0x34>
 80087b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80087ba:	d812      	bhi.n	80087e2 <_realloc_r+0x5a>
 80087bc:	4621      	mov	r1, r4
 80087be:	4640      	mov	r0, r8
 80087c0:	f7ff fd9a 	bl	80082f8 <_malloc_r>
 80087c4:	4605      	mov	r5, r0
 80087c6:	2800      	cmp	r0, #0
 80087c8:	d0ed      	beq.n	80087a6 <_realloc_r+0x1e>
 80087ca:	42bc      	cmp	r4, r7
 80087cc:	4622      	mov	r2, r4
 80087ce:	4631      	mov	r1, r6
 80087d0:	bf28      	it	cs
 80087d2:	463a      	movcs	r2, r7
 80087d4:	f7fd fdc2 	bl	800635c <memcpy>
 80087d8:	4631      	mov	r1, r6
 80087da:	4640      	mov	r0, r8
 80087dc:	f7ff fd20 	bl	8008220 <_free_r>
 80087e0:	e7e1      	b.n	80087a6 <_realloc_r+0x1e>
 80087e2:	4635      	mov	r5, r6
 80087e4:	e7df      	b.n	80087a6 <_realloc_r+0x1e>

080087e6 <__sfputc_r>:
 80087e6:	6893      	ldr	r3, [r2, #8]
 80087e8:	3b01      	subs	r3, #1
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	b410      	push	{r4}
 80087ee:	6093      	str	r3, [r2, #8]
 80087f0:	da08      	bge.n	8008804 <__sfputc_r+0x1e>
 80087f2:	6994      	ldr	r4, [r2, #24]
 80087f4:	42a3      	cmp	r3, r4
 80087f6:	db01      	blt.n	80087fc <__sfputc_r+0x16>
 80087f8:	290a      	cmp	r1, #10
 80087fa:	d103      	bne.n	8008804 <__sfputc_r+0x1e>
 80087fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008800:	f000 b94a 	b.w	8008a98 <__swbuf_r>
 8008804:	6813      	ldr	r3, [r2, #0]
 8008806:	1c58      	adds	r0, r3, #1
 8008808:	6010      	str	r0, [r2, #0]
 800880a:	7019      	strb	r1, [r3, #0]
 800880c:	4608      	mov	r0, r1
 800880e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008812:	4770      	bx	lr

08008814 <__sfputs_r>:
 8008814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008816:	4606      	mov	r6, r0
 8008818:	460f      	mov	r7, r1
 800881a:	4614      	mov	r4, r2
 800881c:	18d5      	adds	r5, r2, r3
 800881e:	42ac      	cmp	r4, r5
 8008820:	d101      	bne.n	8008826 <__sfputs_r+0x12>
 8008822:	2000      	movs	r0, #0
 8008824:	e007      	b.n	8008836 <__sfputs_r+0x22>
 8008826:	f814 1b01 	ldrb.w	r1, [r4], #1
 800882a:	463a      	mov	r2, r7
 800882c:	4630      	mov	r0, r6
 800882e:	f7ff ffda 	bl	80087e6 <__sfputc_r>
 8008832:	1c43      	adds	r3, r0, #1
 8008834:	d1f3      	bne.n	800881e <__sfputs_r+0xa>
 8008836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008838 <_vfiprintf_r>:
 8008838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800883c:	460d      	mov	r5, r1
 800883e:	b09d      	sub	sp, #116	; 0x74
 8008840:	4614      	mov	r4, r2
 8008842:	4698      	mov	r8, r3
 8008844:	4606      	mov	r6, r0
 8008846:	b118      	cbz	r0, 8008850 <_vfiprintf_r+0x18>
 8008848:	6983      	ldr	r3, [r0, #24]
 800884a:	b90b      	cbnz	r3, 8008850 <_vfiprintf_r+0x18>
 800884c:	f000 fb14 	bl	8008e78 <__sinit>
 8008850:	4b89      	ldr	r3, [pc, #548]	; (8008a78 <_vfiprintf_r+0x240>)
 8008852:	429d      	cmp	r5, r3
 8008854:	d11b      	bne.n	800888e <_vfiprintf_r+0x56>
 8008856:	6875      	ldr	r5, [r6, #4]
 8008858:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800885a:	07d9      	lsls	r1, r3, #31
 800885c:	d405      	bmi.n	800886a <_vfiprintf_r+0x32>
 800885e:	89ab      	ldrh	r3, [r5, #12]
 8008860:	059a      	lsls	r2, r3, #22
 8008862:	d402      	bmi.n	800886a <_vfiprintf_r+0x32>
 8008864:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008866:	f000 fba5 	bl	8008fb4 <__retarget_lock_acquire_recursive>
 800886a:	89ab      	ldrh	r3, [r5, #12]
 800886c:	071b      	lsls	r3, r3, #28
 800886e:	d501      	bpl.n	8008874 <_vfiprintf_r+0x3c>
 8008870:	692b      	ldr	r3, [r5, #16]
 8008872:	b9eb      	cbnz	r3, 80088b0 <_vfiprintf_r+0x78>
 8008874:	4629      	mov	r1, r5
 8008876:	4630      	mov	r0, r6
 8008878:	f000 f96e 	bl	8008b58 <__swsetup_r>
 800887c:	b1c0      	cbz	r0, 80088b0 <_vfiprintf_r+0x78>
 800887e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008880:	07dc      	lsls	r4, r3, #31
 8008882:	d50e      	bpl.n	80088a2 <_vfiprintf_r+0x6a>
 8008884:	f04f 30ff 	mov.w	r0, #4294967295
 8008888:	b01d      	add	sp, #116	; 0x74
 800888a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800888e:	4b7b      	ldr	r3, [pc, #492]	; (8008a7c <_vfiprintf_r+0x244>)
 8008890:	429d      	cmp	r5, r3
 8008892:	d101      	bne.n	8008898 <_vfiprintf_r+0x60>
 8008894:	68b5      	ldr	r5, [r6, #8]
 8008896:	e7df      	b.n	8008858 <_vfiprintf_r+0x20>
 8008898:	4b79      	ldr	r3, [pc, #484]	; (8008a80 <_vfiprintf_r+0x248>)
 800889a:	429d      	cmp	r5, r3
 800889c:	bf08      	it	eq
 800889e:	68f5      	ldreq	r5, [r6, #12]
 80088a0:	e7da      	b.n	8008858 <_vfiprintf_r+0x20>
 80088a2:	89ab      	ldrh	r3, [r5, #12]
 80088a4:	0598      	lsls	r0, r3, #22
 80088a6:	d4ed      	bmi.n	8008884 <_vfiprintf_r+0x4c>
 80088a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088aa:	f000 fb84 	bl	8008fb6 <__retarget_lock_release_recursive>
 80088ae:	e7e9      	b.n	8008884 <_vfiprintf_r+0x4c>
 80088b0:	2300      	movs	r3, #0
 80088b2:	9309      	str	r3, [sp, #36]	; 0x24
 80088b4:	2320      	movs	r3, #32
 80088b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80088be:	2330      	movs	r3, #48	; 0x30
 80088c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008a84 <_vfiprintf_r+0x24c>
 80088c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088c8:	f04f 0901 	mov.w	r9, #1
 80088cc:	4623      	mov	r3, r4
 80088ce:	469a      	mov	sl, r3
 80088d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088d4:	b10a      	cbz	r2, 80088da <_vfiprintf_r+0xa2>
 80088d6:	2a25      	cmp	r2, #37	; 0x25
 80088d8:	d1f9      	bne.n	80088ce <_vfiprintf_r+0x96>
 80088da:	ebba 0b04 	subs.w	fp, sl, r4
 80088de:	d00b      	beq.n	80088f8 <_vfiprintf_r+0xc0>
 80088e0:	465b      	mov	r3, fp
 80088e2:	4622      	mov	r2, r4
 80088e4:	4629      	mov	r1, r5
 80088e6:	4630      	mov	r0, r6
 80088e8:	f7ff ff94 	bl	8008814 <__sfputs_r>
 80088ec:	3001      	adds	r0, #1
 80088ee:	f000 80aa 	beq.w	8008a46 <_vfiprintf_r+0x20e>
 80088f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088f4:	445a      	add	r2, fp
 80088f6:	9209      	str	r2, [sp, #36]	; 0x24
 80088f8:	f89a 3000 	ldrb.w	r3, [sl]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	f000 80a2 	beq.w	8008a46 <_vfiprintf_r+0x20e>
 8008902:	2300      	movs	r3, #0
 8008904:	f04f 32ff 	mov.w	r2, #4294967295
 8008908:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800890c:	f10a 0a01 	add.w	sl, sl, #1
 8008910:	9304      	str	r3, [sp, #16]
 8008912:	9307      	str	r3, [sp, #28]
 8008914:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008918:	931a      	str	r3, [sp, #104]	; 0x68
 800891a:	4654      	mov	r4, sl
 800891c:	2205      	movs	r2, #5
 800891e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008922:	4858      	ldr	r0, [pc, #352]	; (8008a84 <_vfiprintf_r+0x24c>)
 8008924:	f7f7 fc64 	bl	80001f0 <memchr>
 8008928:	9a04      	ldr	r2, [sp, #16]
 800892a:	b9d8      	cbnz	r0, 8008964 <_vfiprintf_r+0x12c>
 800892c:	06d1      	lsls	r1, r2, #27
 800892e:	bf44      	itt	mi
 8008930:	2320      	movmi	r3, #32
 8008932:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008936:	0713      	lsls	r3, r2, #28
 8008938:	bf44      	itt	mi
 800893a:	232b      	movmi	r3, #43	; 0x2b
 800893c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008940:	f89a 3000 	ldrb.w	r3, [sl]
 8008944:	2b2a      	cmp	r3, #42	; 0x2a
 8008946:	d015      	beq.n	8008974 <_vfiprintf_r+0x13c>
 8008948:	9a07      	ldr	r2, [sp, #28]
 800894a:	4654      	mov	r4, sl
 800894c:	2000      	movs	r0, #0
 800894e:	f04f 0c0a 	mov.w	ip, #10
 8008952:	4621      	mov	r1, r4
 8008954:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008958:	3b30      	subs	r3, #48	; 0x30
 800895a:	2b09      	cmp	r3, #9
 800895c:	d94e      	bls.n	80089fc <_vfiprintf_r+0x1c4>
 800895e:	b1b0      	cbz	r0, 800898e <_vfiprintf_r+0x156>
 8008960:	9207      	str	r2, [sp, #28]
 8008962:	e014      	b.n	800898e <_vfiprintf_r+0x156>
 8008964:	eba0 0308 	sub.w	r3, r0, r8
 8008968:	fa09 f303 	lsl.w	r3, r9, r3
 800896c:	4313      	orrs	r3, r2
 800896e:	9304      	str	r3, [sp, #16]
 8008970:	46a2      	mov	sl, r4
 8008972:	e7d2      	b.n	800891a <_vfiprintf_r+0xe2>
 8008974:	9b03      	ldr	r3, [sp, #12]
 8008976:	1d19      	adds	r1, r3, #4
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	9103      	str	r1, [sp, #12]
 800897c:	2b00      	cmp	r3, #0
 800897e:	bfbb      	ittet	lt
 8008980:	425b      	neglt	r3, r3
 8008982:	f042 0202 	orrlt.w	r2, r2, #2
 8008986:	9307      	strge	r3, [sp, #28]
 8008988:	9307      	strlt	r3, [sp, #28]
 800898a:	bfb8      	it	lt
 800898c:	9204      	strlt	r2, [sp, #16]
 800898e:	7823      	ldrb	r3, [r4, #0]
 8008990:	2b2e      	cmp	r3, #46	; 0x2e
 8008992:	d10c      	bne.n	80089ae <_vfiprintf_r+0x176>
 8008994:	7863      	ldrb	r3, [r4, #1]
 8008996:	2b2a      	cmp	r3, #42	; 0x2a
 8008998:	d135      	bne.n	8008a06 <_vfiprintf_r+0x1ce>
 800899a:	9b03      	ldr	r3, [sp, #12]
 800899c:	1d1a      	adds	r2, r3, #4
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	9203      	str	r2, [sp, #12]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	bfb8      	it	lt
 80089a6:	f04f 33ff 	movlt.w	r3, #4294967295
 80089aa:	3402      	adds	r4, #2
 80089ac:	9305      	str	r3, [sp, #20]
 80089ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008a94 <_vfiprintf_r+0x25c>
 80089b2:	7821      	ldrb	r1, [r4, #0]
 80089b4:	2203      	movs	r2, #3
 80089b6:	4650      	mov	r0, sl
 80089b8:	f7f7 fc1a 	bl	80001f0 <memchr>
 80089bc:	b140      	cbz	r0, 80089d0 <_vfiprintf_r+0x198>
 80089be:	2340      	movs	r3, #64	; 0x40
 80089c0:	eba0 000a 	sub.w	r0, r0, sl
 80089c4:	fa03 f000 	lsl.w	r0, r3, r0
 80089c8:	9b04      	ldr	r3, [sp, #16]
 80089ca:	4303      	orrs	r3, r0
 80089cc:	3401      	adds	r4, #1
 80089ce:	9304      	str	r3, [sp, #16]
 80089d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089d4:	482c      	ldr	r0, [pc, #176]	; (8008a88 <_vfiprintf_r+0x250>)
 80089d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089da:	2206      	movs	r2, #6
 80089dc:	f7f7 fc08 	bl	80001f0 <memchr>
 80089e0:	2800      	cmp	r0, #0
 80089e2:	d03f      	beq.n	8008a64 <_vfiprintf_r+0x22c>
 80089e4:	4b29      	ldr	r3, [pc, #164]	; (8008a8c <_vfiprintf_r+0x254>)
 80089e6:	bb1b      	cbnz	r3, 8008a30 <_vfiprintf_r+0x1f8>
 80089e8:	9b03      	ldr	r3, [sp, #12]
 80089ea:	3307      	adds	r3, #7
 80089ec:	f023 0307 	bic.w	r3, r3, #7
 80089f0:	3308      	adds	r3, #8
 80089f2:	9303      	str	r3, [sp, #12]
 80089f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089f6:	443b      	add	r3, r7
 80089f8:	9309      	str	r3, [sp, #36]	; 0x24
 80089fa:	e767      	b.n	80088cc <_vfiprintf_r+0x94>
 80089fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a00:	460c      	mov	r4, r1
 8008a02:	2001      	movs	r0, #1
 8008a04:	e7a5      	b.n	8008952 <_vfiprintf_r+0x11a>
 8008a06:	2300      	movs	r3, #0
 8008a08:	3401      	adds	r4, #1
 8008a0a:	9305      	str	r3, [sp, #20]
 8008a0c:	4619      	mov	r1, r3
 8008a0e:	f04f 0c0a 	mov.w	ip, #10
 8008a12:	4620      	mov	r0, r4
 8008a14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a18:	3a30      	subs	r2, #48	; 0x30
 8008a1a:	2a09      	cmp	r2, #9
 8008a1c:	d903      	bls.n	8008a26 <_vfiprintf_r+0x1ee>
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d0c5      	beq.n	80089ae <_vfiprintf_r+0x176>
 8008a22:	9105      	str	r1, [sp, #20]
 8008a24:	e7c3      	b.n	80089ae <_vfiprintf_r+0x176>
 8008a26:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	e7f0      	b.n	8008a12 <_vfiprintf_r+0x1da>
 8008a30:	ab03      	add	r3, sp, #12
 8008a32:	9300      	str	r3, [sp, #0]
 8008a34:	462a      	mov	r2, r5
 8008a36:	4b16      	ldr	r3, [pc, #88]	; (8008a90 <_vfiprintf_r+0x258>)
 8008a38:	a904      	add	r1, sp, #16
 8008a3a:	4630      	mov	r0, r6
 8008a3c:	f7fd fd44 	bl	80064c8 <_printf_float>
 8008a40:	4607      	mov	r7, r0
 8008a42:	1c78      	adds	r0, r7, #1
 8008a44:	d1d6      	bne.n	80089f4 <_vfiprintf_r+0x1bc>
 8008a46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a48:	07d9      	lsls	r1, r3, #31
 8008a4a:	d405      	bmi.n	8008a58 <_vfiprintf_r+0x220>
 8008a4c:	89ab      	ldrh	r3, [r5, #12]
 8008a4e:	059a      	lsls	r2, r3, #22
 8008a50:	d402      	bmi.n	8008a58 <_vfiprintf_r+0x220>
 8008a52:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a54:	f000 faaf 	bl	8008fb6 <__retarget_lock_release_recursive>
 8008a58:	89ab      	ldrh	r3, [r5, #12]
 8008a5a:	065b      	lsls	r3, r3, #25
 8008a5c:	f53f af12 	bmi.w	8008884 <_vfiprintf_r+0x4c>
 8008a60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a62:	e711      	b.n	8008888 <_vfiprintf_r+0x50>
 8008a64:	ab03      	add	r3, sp, #12
 8008a66:	9300      	str	r3, [sp, #0]
 8008a68:	462a      	mov	r2, r5
 8008a6a:	4b09      	ldr	r3, [pc, #36]	; (8008a90 <_vfiprintf_r+0x258>)
 8008a6c:	a904      	add	r1, sp, #16
 8008a6e:	4630      	mov	r0, r6
 8008a70:	f7fd ffce 	bl	8006a10 <_printf_i>
 8008a74:	e7e4      	b.n	8008a40 <_vfiprintf_r+0x208>
 8008a76:	bf00      	nop
 8008a78:	0800ab04 	.word	0x0800ab04
 8008a7c:	0800ab24 	.word	0x0800ab24
 8008a80:	0800aae4 	.word	0x0800aae4
 8008a84:	0800aa8c 	.word	0x0800aa8c
 8008a88:	0800aa96 	.word	0x0800aa96
 8008a8c:	080064c9 	.word	0x080064c9
 8008a90:	08008815 	.word	0x08008815
 8008a94:	0800aa92 	.word	0x0800aa92

08008a98 <__swbuf_r>:
 8008a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a9a:	460e      	mov	r6, r1
 8008a9c:	4614      	mov	r4, r2
 8008a9e:	4605      	mov	r5, r0
 8008aa0:	b118      	cbz	r0, 8008aaa <__swbuf_r+0x12>
 8008aa2:	6983      	ldr	r3, [r0, #24]
 8008aa4:	b90b      	cbnz	r3, 8008aaa <__swbuf_r+0x12>
 8008aa6:	f000 f9e7 	bl	8008e78 <__sinit>
 8008aaa:	4b21      	ldr	r3, [pc, #132]	; (8008b30 <__swbuf_r+0x98>)
 8008aac:	429c      	cmp	r4, r3
 8008aae:	d12b      	bne.n	8008b08 <__swbuf_r+0x70>
 8008ab0:	686c      	ldr	r4, [r5, #4]
 8008ab2:	69a3      	ldr	r3, [r4, #24]
 8008ab4:	60a3      	str	r3, [r4, #8]
 8008ab6:	89a3      	ldrh	r3, [r4, #12]
 8008ab8:	071a      	lsls	r2, r3, #28
 8008aba:	d52f      	bpl.n	8008b1c <__swbuf_r+0x84>
 8008abc:	6923      	ldr	r3, [r4, #16]
 8008abe:	b36b      	cbz	r3, 8008b1c <__swbuf_r+0x84>
 8008ac0:	6923      	ldr	r3, [r4, #16]
 8008ac2:	6820      	ldr	r0, [r4, #0]
 8008ac4:	1ac0      	subs	r0, r0, r3
 8008ac6:	6963      	ldr	r3, [r4, #20]
 8008ac8:	b2f6      	uxtb	r6, r6
 8008aca:	4283      	cmp	r3, r0
 8008acc:	4637      	mov	r7, r6
 8008ace:	dc04      	bgt.n	8008ada <__swbuf_r+0x42>
 8008ad0:	4621      	mov	r1, r4
 8008ad2:	4628      	mov	r0, r5
 8008ad4:	f000 f93c 	bl	8008d50 <_fflush_r>
 8008ad8:	bb30      	cbnz	r0, 8008b28 <__swbuf_r+0x90>
 8008ada:	68a3      	ldr	r3, [r4, #8]
 8008adc:	3b01      	subs	r3, #1
 8008ade:	60a3      	str	r3, [r4, #8]
 8008ae0:	6823      	ldr	r3, [r4, #0]
 8008ae2:	1c5a      	adds	r2, r3, #1
 8008ae4:	6022      	str	r2, [r4, #0]
 8008ae6:	701e      	strb	r6, [r3, #0]
 8008ae8:	6963      	ldr	r3, [r4, #20]
 8008aea:	3001      	adds	r0, #1
 8008aec:	4283      	cmp	r3, r0
 8008aee:	d004      	beq.n	8008afa <__swbuf_r+0x62>
 8008af0:	89a3      	ldrh	r3, [r4, #12]
 8008af2:	07db      	lsls	r3, r3, #31
 8008af4:	d506      	bpl.n	8008b04 <__swbuf_r+0x6c>
 8008af6:	2e0a      	cmp	r6, #10
 8008af8:	d104      	bne.n	8008b04 <__swbuf_r+0x6c>
 8008afa:	4621      	mov	r1, r4
 8008afc:	4628      	mov	r0, r5
 8008afe:	f000 f927 	bl	8008d50 <_fflush_r>
 8008b02:	b988      	cbnz	r0, 8008b28 <__swbuf_r+0x90>
 8008b04:	4638      	mov	r0, r7
 8008b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b08:	4b0a      	ldr	r3, [pc, #40]	; (8008b34 <__swbuf_r+0x9c>)
 8008b0a:	429c      	cmp	r4, r3
 8008b0c:	d101      	bne.n	8008b12 <__swbuf_r+0x7a>
 8008b0e:	68ac      	ldr	r4, [r5, #8]
 8008b10:	e7cf      	b.n	8008ab2 <__swbuf_r+0x1a>
 8008b12:	4b09      	ldr	r3, [pc, #36]	; (8008b38 <__swbuf_r+0xa0>)
 8008b14:	429c      	cmp	r4, r3
 8008b16:	bf08      	it	eq
 8008b18:	68ec      	ldreq	r4, [r5, #12]
 8008b1a:	e7ca      	b.n	8008ab2 <__swbuf_r+0x1a>
 8008b1c:	4621      	mov	r1, r4
 8008b1e:	4628      	mov	r0, r5
 8008b20:	f000 f81a 	bl	8008b58 <__swsetup_r>
 8008b24:	2800      	cmp	r0, #0
 8008b26:	d0cb      	beq.n	8008ac0 <__swbuf_r+0x28>
 8008b28:	f04f 37ff 	mov.w	r7, #4294967295
 8008b2c:	e7ea      	b.n	8008b04 <__swbuf_r+0x6c>
 8008b2e:	bf00      	nop
 8008b30:	0800ab04 	.word	0x0800ab04
 8008b34:	0800ab24 	.word	0x0800ab24
 8008b38:	0800aae4 	.word	0x0800aae4

08008b3c <__ascii_wctomb>:
 8008b3c:	b149      	cbz	r1, 8008b52 <__ascii_wctomb+0x16>
 8008b3e:	2aff      	cmp	r2, #255	; 0xff
 8008b40:	bf85      	ittet	hi
 8008b42:	238a      	movhi	r3, #138	; 0x8a
 8008b44:	6003      	strhi	r3, [r0, #0]
 8008b46:	700a      	strbls	r2, [r1, #0]
 8008b48:	f04f 30ff 	movhi.w	r0, #4294967295
 8008b4c:	bf98      	it	ls
 8008b4e:	2001      	movls	r0, #1
 8008b50:	4770      	bx	lr
 8008b52:	4608      	mov	r0, r1
 8008b54:	4770      	bx	lr
	...

08008b58 <__swsetup_r>:
 8008b58:	4b32      	ldr	r3, [pc, #200]	; (8008c24 <__swsetup_r+0xcc>)
 8008b5a:	b570      	push	{r4, r5, r6, lr}
 8008b5c:	681d      	ldr	r5, [r3, #0]
 8008b5e:	4606      	mov	r6, r0
 8008b60:	460c      	mov	r4, r1
 8008b62:	b125      	cbz	r5, 8008b6e <__swsetup_r+0x16>
 8008b64:	69ab      	ldr	r3, [r5, #24]
 8008b66:	b913      	cbnz	r3, 8008b6e <__swsetup_r+0x16>
 8008b68:	4628      	mov	r0, r5
 8008b6a:	f000 f985 	bl	8008e78 <__sinit>
 8008b6e:	4b2e      	ldr	r3, [pc, #184]	; (8008c28 <__swsetup_r+0xd0>)
 8008b70:	429c      	cmp	r4, r3
 8008b72:	d10f      	bne.n	8008b94 <__swsetup_r+0x3c>
 8008b74:	686c      	ldr	r4, [r5, #4]
 8008b76:	89a3      	ldrh	r3, [r4, #12]
 8008b78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b7c:	0719      	lsls	r1, r3, #28
 8008b7e:	d42c      	bmi.n	8008bda <__swsetup_r+0x82>
 8008b80:	06dd      	lsls	r5, r3, #27
 8008b82:	d411      	bmi.n	8008ba8 <__swsetup_r+0x50>
 8008b84:	2309      	movs	r3, #9
 8008b86:	6033      	str	r3, [r6, #0]
 8008b88:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008b8c:	81a3      	strh	r3, [r4, #12]
 8008b8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b92:	e03e      	b.n	8008c12 <__swsetup_r+0xba>
 8008b94:	4b25      	ldr	r3, [pc, #148]	; (8008c2c <__swsetup_r+0xd4>)
 8008b96:	429c      	cmp	r4, r3
 8008b98:	d101      	bne.n	8008b9e <__swsetup_r+0x46>
 8008b9a:	68ac      	ldr	r4, [r5, #8]
 8008b9c:	e7eb      	b.n	8008b76 <__swsetup_r+0x1e>
 8008b9e:	4b24      	ldr	r3, [pc, #144]	; (8008c30 <__swsetup_r+0xd8>)
 8008ba0:	429c      	cmp	r4, r3
 8008ba2:	bf08      	it	eq
 8008ba4:	68ec      	ldreq	r4, [r5, #12]
 8008ba6:	e7e6      	b.n	8008b76 <__swsetup_r+0x1e>
 8008ba8:	0758      	lsls	r0, r3, #29
 8008baa:	d512      	bpl.n	8008bd2 <__swsetup_r+0x7a>
 8008bac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008bae:	b141      	cbz	r1, 8008bc2 <__swsetup_r+0x6a>
 8008bb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008bb4:	4299      	cmp	r1, r3
 8008bb6:	d002      	beq.n	8008bbe <__swsetup_r+0x66>
 8008bb8:	4630      	mov	r0, r6
 8008bba:	f7ff fb31 	bl	8008220 <_free_r>
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	6363      	str	r3, [r4, #52]	; 0x34
 8008bc2:	89a3      	ldrh	r3, [r4, #12]
 8008bc4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008bc8:	81a3      	strh	r3, [r4, #12]
 8008bca:	2300      	movs	r3, #0
 8008bcc:	6063      	str	r3, [r4, #4]
 8008bce:	6923      	ldr	r3, [r4, #16]
 8008bd0:	6023      	str	r3, [r4, #0]
 8008bd2:	89a3      	ldrh	r3, [r4, #12]
 8008bd4:	f043 0308 	orr.w	r3, r3, #8
 8008bd8:	81a3      	strh	r3, [r4, #12]
 8008bda:	6923      	ldr	r3, [r4, #16]
 8008bdc:	b94b      	cbnz	r3, 8008bf2 <__swsetup_r+0x9a>
 8008bde:	89a3      	ldrh	r3, [r4, #12]
 8008be0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008be4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008be8:	d003      	beq.n	8008bf2 <__swsetup_r+0x9a>
 8008bea:	4621      	mov	r1, r4
 8008bec:	4630      	mov	r0, r6
 8008bee:	f000 fa09 	bl	8009004 <__smakebuf_r>
 8008bf2:	89a0      	ldrh	r0, [r4, #12]
 8008bf4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008bf8:	f010 0301 	ands.w	r3, r0, #1
 8008bfc:	d00a      	beq.n	8008c14 <__swsetup_r+0xbc>
 8008bfe:	2300      	movs	r3, #0
 8008c00:	60a3      	str	r3, [r4, #8]
 8008c02:	6963      	ldr	r3, [r4, #20]
 8008c04:	425b      	negs	r3, r3
 8008c06:	61a3      	str	r3, [r4, #24]
 8008c08:	6923      	ldr	r3, [r4, #16]
 8008c0a:	b943      	cbnz	r3, 8008c1e <__swsetup_r+0xc6>
 8008c0c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008c10:	d1ba      	bne.n	8008b88 <__swsetup_r+0x30>
 8008c12:	bd70      	pop	{r4, r5, r6, pc}
 8008c14:	0781      	lsls	r1, r0, #30
 8008c16:	bf58      	it	pl
 8008c18:	6963      	ldrpl	r3, [r4, #20]
 8008c1a:	60a3      	str	r3, [r4, #8]
 8008c1c:	e7f4      	b.n	8008c08 <__swsetup_r+0xb0>
 8008c1e:	2000      	movs	r0, #0
 8008c20:	e7f7      	b.n	8008c12 <__swsetup_r+0xba>
 8008c22:	bf00      	nop
 8008c24:	2000001c 	.word	0x2000001c
 8008c28:	0800ab04 	.word	0x0800ab04
 8008c2c:	0800ab24 	.word	0x0800ab24
 8008c30:	0800aae4 	.word	0x0800aae4

08008c34 <abort>:
 8008c34:	b508      	push	{r3, lr}
 8008c36:	2006      	movs	r0, #6
 8008c38:	f000 fa54 	bl	80090e4 <raise>
 8008c3c:	2001      	movs	r0, #1
 8008c3e:	f7f9 fd17 	bl	8002670 <_exit>
	...

08008c44 <__sflush_r>:
 8008c44:	898a      	ldrh	r2, [r1, #12]
 8008c46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c4a:	4605      	mov	r5, r0
 8008c4c:	0710      	lsls	r0, r2, #28
 8008c4e:	460c      	mov	r4, r1
 8008c50:	d458      	bmi.n	8008d04 <__sflush_r+0xc0>
 8008c52:	684b      	ldr	r3, [r1, #4]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	dc05      	bgt.n	8008c64 <__sflush_r+0x20>
 8008c58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	dc02      	bgt.n	8008c64 <__sflush_r+0x20>
 8008c5e:	2000      	movs	r0, #0
 8008c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c66:	2e00      	cmp	r6, #0
 8008c68:	d0f9      	beq.n	8008c5e <__sflush_r+0x1a>
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008c70:	682f      	ldr	r7, [r5, #0]
 8008c72:	602b      	str	r3, [r5, #0]
 8008c74:	d032      	beq.n	8008cdc <__sflush_r+0x98>
 8008c76:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008c78:	89a3      	ldrh	r3, [r4, #12]
 8008c7a:	075a      	lsls	r2, r3, #29
 8008c7c:	d505      	bpl.n	8008c8a <__sflush_r+0x46>
 8008c7e:	6863      	ldr	r3, [r4, #4]
 8008c80:	1ac0      	subs	r0, r0, r3
 8008c82:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008c84:	b10b      	cbz	r3, 8008c8a <__sflush_r+0x46>
 8008c86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008c88:	1ac0      	subs	r0, r0, r3
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c90:	6a21      	ldr	r1, [r4, #32]
 8008c92:	4628      	mov	r0, r5
 8008c94:	47b0      	blx	r6
 8008c96:	1c43      	adds	r3, r0, #1
 8008c98:	89a3      	ldrh	r3, [r4, #12]
 8008c9a:	d106      	bne.n	8008caa <__sflush_r+0x66>
 8008c9c:	6829      	ldr	r1, [r5, #0]
 8008c9e:	291d      	cmp	r1, #29
 8008ca0:	d82c      	bhi.n	8008cfc <__sflush_r+0xb8>
 8008ca2:	4a2a      	ldr	r2, [pc, #168]	; (8008d4c <__sflush_r+0x108>)
 8008ca4:	40ca      	lsrs	r2, r1
 8008ca6:	07d6      	lsls	r6, r2, #31
 8008ca8:	d528      	bpl.n	8008cfc <__sflush_r+0xb8>
 8008caa:	2200      	movs	r2, #0
 8008cac:	6062      	str	r2, [r4, #4]
 8008cae:	04d9      	lsls	r1, r3, #19
 8008cb0:	6922      	ldr	r2, [r4, #16]
 8008cb2:	6022      	str	r2, [r4, #0]
 8008cb4:	d504      	bpl.n	8008cc0 <__sflush_r+0x7c>
 8008cb6:	1c42      	adds	r2, r0, #1
 8008cb8:	d101      	bne.n	8008cbe <__sflush_r+0x7a>
 8008cba:	682b      	ldr	r3, [r5, #0]
 8008cbc:	b903      	cbnz	r3, 8008cc0 <__sflush_r+0x7c>
 8008cbe:	6560      	str	r0, [r4, #84]	; 0x54
 8008cc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008cc2:	602f      	str	r7, [r5, #0]
 8008cc4:	2900      	cmp	r1, #0
 8008cc6:	d0ca      	beq.n	8008c5e <__sflush_r+0x1a>
 8008cc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ccc:	4299      	cmp	r1, r3
 8008cce:	d002      	beq.n	8008cd6 <__sflush_r+0x92>
 8008cd0:	4628      	mov	r0, r5
 8008cd2:	f7ff faa5 	bl	8008220 <_free_r>
 8008cd6:	2000      	movs	r0, #0
 8008cd8:	6360      	str	r0, [r4, #52]	; 0x34
 8008cda:	e7c1      	b.n	8008c60 <__sflush_r+0x1c>
 8008cdc:	6a21      	ldr	r1, [r4, #32]
 8008cde:	2301      	movs	r3, #1
 8008ce0:	4628      	mov	r0, r5
 8008ce2:	47b0      	blx	r6
 8008ce4:	1c41      	adds	r1, r0, #1
 8008ce6:	d1c7      	bne.n	8008c78 <__sflush_r+0x34>
 8008ce8:	682b      	ldr	r3, [r5, #0]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d0c4      	beq.n	8008c78 <__sflush_r+0x34>
 8008cee:	2b1d      	cmp	r3, #29
 8008cf0:	d001      	beq.n	8008cf6 <__sflush_r+0xb2>
 8008cf2:	2b16      	cmp	r3, #22
 8008cf4:	d101      	bne.n	8008cfa <__sflush_r+0xb6>
 8008cf6:	602f      	str	r7, [r5, #0]
 8008cf8:	e7b1      	b.n	8008c5e <__sflush_r+0x1a>
 8008cfa:	89a3      	ldrh	r3, [r4, #12]
 8008cfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d00:	81a3      	strh	r3, [r4, #12]
 8008d02:	e7ad      	b.n	8008c60 <__sflush_r+0x1c>
 8008d04:	690f      	ldr	r7, [r1, #16]
 8008d06:	2f00      	cmp	r7, #0
 8008d08:	d0a9      	beq.n	8008c5e <__sflush_r+0x1a>
 8008d0a:	0793      	lsls	r3, r2, #30
 8008d0c:	680e      	ldr	r6, [r1, #0]
 8008d0e:	bf08      	it	eq
 8008d10:	694b      	ldreq	r3, [r1, #20]
 8008d12:	600f      	str	r7, [r1, #0]
 8008d14:	bf18      	it	ne
 8008d16:	2300      	movne	r3, #0
 8008d18:	eba6 0807 	sub.w	r8, r6, r7
 8008d1c:	608b      	str	r3, [r1, #8]
 8008d1e:	f1b8 0f00 	cmp.w	r8, #0
 8008d22:	dd9c      	ble.n	8008c5e <__sflush_r+0x1a>
 8008d24:	6a21      	ldr	r1, [r4, #32]
 8008d26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008d28:	4643      	mov	r3, r8
 8008d2a:	463a      	mov	r2, r7
 8008d2c:	4628      	mov	r0, r5
 8008d2e:	47b0      	blx	r6
 8008d30:	2800      	cmp	r0, #0
 8008d32:	dc06      	bgt.n	8008d42 <__sflush_r+0xfe>
 8008d34:	89a3      	ldrh	r3, [r4, #12]
 8008d36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d3a:	81a3      	strh	r3, [r4, #12]
 8008d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d40:	e78e      	b.n	8008c60 <__sflush_r+0x1c>
 8008d42:	4407      	add	r7, r0
 8008d44:	eba8 0800 	sub.w	r8, r8, r0
 8008d48:	e7e9      	b.n	8008d1e <__sflush_r+0xda>
 8008d4a:	bf00      	nop
 8008d4c:	20400001 	.word	0x20400001

08008d50 <_fflush_r>:
 8008d50:	b538      	push	{r3, r4, r5, lr}
 8008d52:	690b      	ldr	r3, [r1, #16]
 8008d54:	4605      	mov	r5, r0
 8008d56:	460c      	mov	r4, r1
 8008d58:	b913      	cbnz	r3, 8008d60 <_fflush_r+0x10>
 8008d5a:	2500      	movs	r5, #0
 8008d5c:	4628      	mov	r0, r5
 8008d5e:	bd38      	pop	{r3, r4, r5, pc}
 8008d60:	b118      	cbz	r0, 8008d6a <_fflush_r+0x1a>
 8008d62:	6983      	ldr	r3, [r0, #24]
 8008d64:	b90b      	cbnz	r3, 8008d6a <_fflush_r+0x1a>
 8008d66:	f000 f887 	bl	8008e78 <__sinit>
 8008d6a:	4b14      	ldr	r3, [pc, #80]	; (8008dbc <_fflush_r+0x6c>)
 8008d6c:	429c      	cmp	r4, r3
 8008d6e:	d11b      	bne.n	8008da8 <_fflush_r+0x58>
 8008d70:	686c      	ldr	r4, [r5, #4]
 8008d72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d0ef      	beq.n	8008d5a <_fflush_r+0xa>
 8008d7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008d7c:	07d0      	lsls	r0, r2, #31
 8008d7e:	d404      	bmi.n	8008d8a <_fflush_r+0x3a>
 8008d80:	0599      	lsls	r1, r3, #22
 8008d82:	d402      	bmi.n	8008d8a <_fflush_r+0x3a>
 8008d84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d86:	f000 f915 	bl	8008fb4 <__retarget_lock_acquire_recursive>
 8008d8a:	4628      	mov	r0, r5
 8008d8c:	4621      	mov	r1, r4
 8008d8e:	f7ff ff59 	bl	8008c44 <__sflush_r>
 8008d92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d94:	07da      	lsls	r2, r3, #31
 8008d96:	4605      	mov	r5, r0
 8008d98:	d4e0      	bmi.n	8008d5c <_fflush_r+0xc>
 8008d9a:	89a3      	ldrh	r3, [r4, #12]
 8008d9c:	059b      	lsls	r3, r3, #22
 8008d9e:	d4dd      	bmi.n	8008d5c <_fflush_r+0xc>
 8008da0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008da2:	f000 f908 	bl	8008fb6 <__retarget_lock_release_recursive>
 8008da6:	e7d9      	b.n	8008d5c <_fflush_r+0xc>
 8008da8:	4b05      	ldr	r3, [pc, #20]	; (8008dc0 <_fflush_r+0x70>)
 8008daa:	429c      	cmp	r4, r3
 8008dac:	d101      	bne.n	8008db2 <_fflush_r+0x62>
 8008dae:	68ac      	ldr	r4, [r5, #8]
 8008db0:	e7df      	b.n	8008d72 <_fflush_r+0x22>
 8008db2:	4b04      	ldr	r3, [pc, #16]	; (8008dc4 <_fflush_r+0x74>)
 8008db4:	429c      	cmp	r4, r3
 8008db6:	bf08      	it	eq
 8008db8:	68ec      	ldreq	r4, [r5, #12]
 8008dba:	e7da      	b.n	8008d72 <_fflush_r+0x22>
 8008dbc:	0800ab04 	.word	0x0800ab04
 8008dc0:	0800ab24 	.word	0x0800ab24
 8008dc4:	0800aae4 	.word	0x0800aae4

08008dc8 <std>:
 8008dc8:	2300      	movs	r3, #0
 8008dca:	b510      	push	{r4, lr}
 8008dcc:	4604      	mov	r4, r0
 8008dce:	e9c0 3300 	strd	r3, r3, [r0]
 8008dd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008dd6:	6083      	str	r3, [r0, #8]
 8008dd8:	8181      	strh	r1, [r0, #12]
 8008dda:	6643      	str	r3, [r0, #100]	; 0x64
 8008ddc:	81c2      	strh	r2, [r0, #14]
 8008dde:	6183      	str	r3, [r0, #24]
 8008de0:	4619      	mov	r1, r3
 8008de2:	2208      	movs	r2, #8
 8008de4:	305c      	adds	r0, #92	; 0x5c
 8008de6:	f7fd fac7 	bl	8006378 <memset>
 8008dea:	4b05      	ldr	r3, [pc, #20]	; (8008e00 <std+0x38>)
 8008dec:	6263      	str	r3, [r4, #36]	; 0x24
 8008dee:	4b05      	ldr	r3, [pc, #20]	; (8008e04 <std+0x3c>)
 8008df0:	62a3      	str	r3, [r4, #40]	; 0x28
 8008df2:	4b05      	ldr	r3, [pc, #20]	; (8008e08 <std+0x40>)
 8008df4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008df6:	4b05      	ldr	r3, [pc, #20]	; (8008e0c <std+0x44>)
 8008df8:	6224      	str	r4, [r4, #32]
 8008dfa:	6323      	str	r3, [r4, #48]	; 0x30
 8008dfc:	bd10      	pop	{r4, pc}
 8008dfe:	bf00      	nop
 8008e00:	0800911d 	.word	0x0800911d
 8008e04:	0800913f 	.word	0x0800913f
 8008e08:	08009177 	.word	0x08009177
 8008e0c:	0800919b 	.word	0x0800919b

08008e10 <_cleanup_r>:
 8008e10:	4901      	ldr	r1, [pc, #4]	; (8008e18 <_cleanup_r+0x8>)
 8008e12:	f000 b8af 	b.w	8008f74 <_fwalk_reent>
 8008e16:	bf00      	nop
 8008e18:	08008d51 	.word	0x08008d51

08008e1c <__sfmoreglue>:
 8008e1c:	b570      	push	{r4, r5, r6, lr}
 8008e1e:	2268      	movs	r2, #104	; 0x68
 8008e20:	1e4d      	subs	r5, r1, #1
 8008e22:	4355      	muls	r5, r2
 8008e24:	460e      	mov	r6, r1
 8008e26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008e2a:	f7ff fa65 	bl	80082f8 <_malloc_r>
 8008e2e:	4604      	mov	r4, r0
 8008e30:	b140      	cbz	r0, 8008e44 <__sfmoreglue+0x28>
 8008e32:	2100      	movs	r1, #0
 8008e34:	e9c0 1600 	strd	r1, r6, [r0]
 8008e38:	300c      	adds	r0, #12
 8008e3a:	60a0      	str	r0, [r4, #8]
 8008e3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008e40:	f7fd fa9a 	bl	8006378 <memset>
 8008e44:	4620      	mov	r0, r4
 8008e46:	bd70      	pop	{r4, r5, r6, pc}

08008e48 <__sfp_lock_acquire>:
 8008e48:	4801      	ldr	r0, [pc, #4]	; (8008e50 <__sfp_lock_acquire+0x8>)
 8008e4a:	f000 b8b3 	b.w	8008fb4 <__retarget_lock_acquire_recursive>
 8008e4e:	bf00      	nop
 8008e50:	20000c1d 	.word	0x20000c1d

08008e54 <__sfp_lock_release>:
 8008e54:	4801      	ldr	r0, [pc, #4]	; (8008e5c <__sfp_lock_release+0x8>)
 8008e56:	f000 b8ae 	b.w	8008fb6 <__retarget_lock_release_recursive>
 8008e5a:	bf00      	nop
 8008e5c:	20000c1d 	.word	0x20000c1d

08008e60 <__sinit_lock_acquire>:
 8008e60:	4801      	ldr	r0, [pc, #4]	; (8008e68 <__sinit_lock_acquire+0x8>)
 8008e62:	f000 b8a7 	b.w	8008fb4 <__retarget_lock_acquire_recursive>
 8008e66:	bf00      	nop
 8008e68:	20000c1e 	.word	0x20000c1e

08008e6c <__sinit_lock_release>:
 8008e6c:	4801      	ldr	r0, [pc, #4]	; (8008e74 <__sinit_lock_release+0x8>)
 8008e6e:	f000 b8a2 	b.w	8008fb6 <__retarget_lock_release_recursive>
 8008e72:	bf00      	nop
 8008e74:	20000c1e 	.word	0x20000c1e

08008e78 <__sinit>:
 8008e78:	b510      	push	{r4, lr}
 8008e7a:	4604      	mov	r4, r0
 8008e7c:	f7ff fff0 	bl	8008e60 <__sinit_lock_acquire>
 8008e80:	69a3      	ldr	r3, [r4, #24]
 8008e82:	b11b      	cbz	r3, 8008e8c <__sinit+0x14>
 8008e84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e88:	f7ff bff0 	b.w	8008e6c <__sinit_lock_release>
 8008e8c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008e90:	6523      	str	r3, [r4, #80]	; 0x50
 8008e92:	4b13      	ldr	r3, [pc, #76]	; (8008ee0 <__sinit+0x68>)
 8008e94:	4a13      	ldr	r2, [pc, #76]	; (8008ee4 <__sinit+0x6c>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	62a2      	str	r2, [r4, #40]	; 0x28
 8008e9a:	42a3      	cmp	r3, r4
 8008e9c:	bf04      	itt	eq
 8008e9e:	2301      	moveq	r3, #1
 8008ea0:	61a3      	streq	r3, [r4, #24]
 8008ea2:	4620      	mov	r0, r4
 8008ea4:	f000 f820 	bl	8008ee8 <__sfp>
 8008ea8:	6060      	str	r0, [r4, #4]
 8008eaa:	4620      	mov	r0, r4
 8008eac:	f000 f81c 	bl	8008ee8 <__sfp>
 8008eb0:	60a0      	str	r0, [r4, #8]
 8008eb2:	4620      	mov	r0, r4
 8008eb4:	f000 f818 	bl	8008ee8 <__sfp>
 8008eb8:	2200      	movs	r2, #0
 8008eba:	60e0      	str	r0, [r4, #12]
 8008ebc:	2104      	movs	r1, #4
 8008ebe:	6860      	ldr	r0, [r4, #4]
 8008ec0:	f7ff ff82 	bl	8008dc8 <std>
 8008ec4:	68a0      	ldr	r0, [r4, #8]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	2109      	movs	r1, #9
 8008eca:	f7ff ff7d 	bl	8008dc8 <std>
 8008ece:	68e0      	ldr	r0, [r4, #12]
 8008ed0:	2202      	movs	r2, #2
 8008ed2:	2112      	movs	r1, #18
 8008ed4:	f7ff ff78 	bl	8008dc8 <std>
 8008ed8:	2301      	movs	r3, #1
 8008eda:	61a3      	str	r3, [r4, #24]
 8008edc:	e7d2      	b.n	8008e84 <__sinit+0xc>
 8008ede:	bf00      	nop
 8008ee0:	0800a768 	.word	0x0800a768
 8008ee4:	08008e11 	.word	0x08008e11

08008ee8 <__sfp>:
 8008ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eea:	4607      	mov	r7, r0
 8008eec:	f7ff ffac 	bl	8008e48 <__sfp_lock_acquire>
 8008ef0:	4b1e      	ldr	r3, [pc, #120]	; (8008f6c <__sfp+0x84>)
 8008ef2:	681e      	ldr	r6, [r3, #0]
 8008ef4:	69b3      	ldr	r3, [r6, #24]
 8008ef6:	b913      	cbnz	r3, 8008efe <__sfp+0x16>
 8008ef8:	4630      	mov	r0, r6
 8008efa:	f7ff ffbd 	bl	8008e78 <__sinit>
 8008efe:	3648      	adds	r6, #72	; 0x48
 8008f00:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008f04:	3b01      	subs	r3, #1
 8008f06:	d503      	bpl.n	8008f10 <__sfp+0x28>
 8008f08:	6833      	ldr	r3, [r6, #0]
 8008f0a:	b30b      	cbz	r3, 8008f50 <__sfp+0x68>
 8008f0c:	6836      	ldr	r6, [r6, #0]
 8008f0e:	e7f7      	b.n	8008f00 <__sfp+0x18>
 8008f10:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008f14:	b9d5      	cbnz	r5, 8008f4c <__sfp+0x64>
 8008f16:	4b16      	ldr	r3, [pc, #88]	; (8008f70 <__sfp+0x88>)
 8008f18:	60e3      	str	r3, [r4, #12]
 8008f1a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008f1e:	6665      	str	r5, [r4, #100]	; 0x64
 8008f20:	f000 f847 	bl	8008fb2 <__retarget_lock_init_recursive>
 8008f24:	f7ff ff96 	bl	8008e54 <__sfp_lock_release>
 8008f28:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008f2c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008f30:	6025      	str	r5, [r4, #0]
 8008f32:	61a5      	str	r5, [r4, #24]
 8008f34:	2208      	movs	r2, #8
 8008f36:	4629      	mov	r1, r5
 8008f38:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008f3c:	f7fd fa1c 	bl	8006378 <memset>
 8008f40:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008f44:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008f48:	4620      	mov	r0, r4
 8008f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f4c:	3468      	adds	r4, #104	; 0x68
 8008f4e:	e7d9      	b.n	8008f04 <__sfp+0x1c>
 8008f50:	2104      	movs	r1, #4
 8008f52:	4638      	mov	r0, r7
 8008f54:	f7ff ff62 	bl	8008e1c <__sfmoreglue>
 8008f58:	4604      	mov	r4, r0
 8008f5a:	6030      	str	r0, [r6, #0]
 8008f5c:	2800      	cmp	r0, #0
 8008f5e:	d1d5      	bne.n	8008f0c <__sfp+0x24>
 8008f60:	f7ff ff78 	bl	8008e54 <__sfp_lock_release>
 8008f64:	230c      	movs	r3, #12
 8008f66:	603b      	str	r3, [r7, #0]
 8008f68:	e7ee      	b.n	8008f48 <__sfp+0x60>
 8008f6a:	bf00      	nop
 8008f6c:	0800a768 	.word	0x0800a768
 8008f70:	ffff0001 	.word	0xffff0001

08008f74 <_fwalk_reent>:
 8008f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f78:	4606      	mov	r6, r0
 8008f7a:	4688      	mov	r8, r1
 8008f7c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008f80:	2700      	movs	r7, #0
 8008f82:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008f86:	f1b9 0901 	subs.w	r9, r9, #1
 8008f8a:	d505      	bpl.n	8008f98 <_fwalk_reent+0x24>
 8008f8c:	6824      	ldr	r4, [r4, #0]
 8008f8e:	2c00      	cmp	r4, #0
 8008f90:	d1f7      	bne.n	8008f82 <_fwalk_reent+0xe>
 8008f92:	4638      	mov	r0, r7
 8008f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f98:	89ab      	ldrh	r3, [r5, #12]
 8008f9a:	2b01      	cmp	r3, #1
 8008f9c:	d907      	bls.n	8008fae <_fwalk_reent+0x3a>
 8008f9e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008fa2:	3301      	adds	r3, #1
 8008fa4:	d003      	beq.n	8008fae <_fwalk_reent+0x3a>
 8008fa6:	4629      	mov	r1, r5
 8008fa8:	4630      	mov	r0, r6
 8008faa:	47c0      	blx	r8
 8008fac:	4307      	orrs	r7, r0
 8008fae:	3568      	adds	r5, #104	; 0x68
 8008fb0:	e7e9      	b.n	8008f86 <_fwalk_reent+0x12>

08008fb2 <__retarget_lock_init_recursive>:
 8008fb2:	4770      	bx	lr

08008fb4 <__retarget_lock_acquire_recursive>:
 8008fb4:	4770      	bx	lr

08008fb6 <__retarget_lock_release_recursive>:
 8008fb6:	4770      	bx	lr

08008fb8 <__swhatbuf_r>:
 8008fb8:	b570      	push	{r4, r5, r6, lr}
 8008fba:	460e      	mov	r6, r1
 8008fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fc0:	2900      	cmp	r1, #0
 8008fc2:	b096      	sub	sp, #88	; 0x58
 8008fc4:	4614      	mov	r4, r2
 8008fc6:	461d      	mov	r5, r3
 8008fc8:	da08      	bge.n	8008fdc <__swhatbuf_r+0x24>
 8008fca:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	602a      	str	r2, [r5, #0]
 8008fd2:	061a      	lsls	r2, r3, #24
 8008fd4:	d410      	bmi.n	8008ff8 <__swhatbuf_r+0x40>
 8008fd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008fda:	e00e      	b.n	8008ffa <__swhatbuf_r+0x42>
 8008fdc:	466a      	mov	r2, sp
 8008fde:	f000 f903 	bl	80091e8 <_fstat_r>
 8008fe2:	2800      	cmp	r0, #0
 8008fe4:	dbf1      	blt.n	8008fca <__swhatbuf_r+0x12>
 8008fe6:	9a01      	ldr	r2, [sp, #4]
 8008fe8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008fec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008ff0:	425a      	negs	r2, r3
 8008ff2:	415a      	adcs	r2, r3
 8008ff4:	602a      	str	r2, [r5, #0]
 8008ff6:	e7ee      	b.n	8008fd6 <__swhatbuf_r+0x1e>
 8008ff8:	2340      	movs	r3, #64	; 0x40
 8008ffa:	2000      	movs	r0, #0
 8008ffc:	6023      	str	r3, [r4, #0]
 8008ffe:	b016      	add	sp, #88	; 0x58
 8009000:	bd70      	pop	{r4, r5, r6, pc}
	...

08009004 <__smakebuf_r>:
 8009004:	898b      	ldrh	r3, [r1, #12]
 8009006:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009008:	079d      	lsls	r5, r3, #30
 800900a:	4606      	mov	r6, r0
 800900c:	460c      	mov	r4, r1
 800900e:	d507      	bpl.n	8009020 <__smakebuf_r+0x1c>
 8009010:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009014:	6023      	str	r3, [r4, #0]
 8009016:	6123      	str	r3, [r4, #16]
 8009018:	2301      	movs	r3, #1
 800901a:	6163      	str	r3, [r4, #20]
 800901c:	b002      	add	sp, #8
 800901e:	bd70      	pop	{r4, r5, r6, pc}
 8009020:	ab01      	add	r3, sp, #4
 8009022:	466a      	mov	r2, sp
 8009024:	f7ff ffc8 	bl	8008fb8 <__swhatbuf_r>
 8009028:	9900      	ldr	r1, [sp, #0]
 800902a:	4605      	mov	r5, r0
 800902c:	4630      	mov	r0, r6
 800902e:	f7ff f963 	bl	80082f8 <_malloc_r>
 8009032:	b948      	cbnz	r0, 8009048 <__smakebuf_r+0x44>
 8009034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009038:	059a      	lsls	r2, r3, #22
 800903a:	d4ef      	bmi.n	800901c <__smakebuf_r+0x18>
 800903c:	f023 0303 	bic.w	r3, r3, #3
 8009040:	f043 0302 	orr.w	r3, r3, #2
 8009044:	81a3      	strh	r3, [r4, #12]
 8009046:	e7e3      	b.n	8009010 <__smakebuf_r+0xc>
 8009048:	4b0d      	ldr	r3, [pc, #52]	; (8009080 <__smakebuf_r+0x7c>)
 800904a:	62b3      	str	r3, [r6, #40]	; 0x28
 800904c:	89a3      	ldrh	r3, [r4, #12]
 800904e:	6020      	str	r0, [r4, #0]
 8009050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009054:	81a3      	strh	r3, [r4, #12]
 8009056:	9b00      	ldr	r3, [sp, #0]
 8009058:	6163      	str	r3, [r4, #20]
 800905a:	9b01      	ldr	r3, [sp, #4]
 800905c:	6120      	str	r0, [r4, #16]
 800905e:	b15b      	cbz	r3, 8009078 <__smakebuf_r+0x74>
 8009060:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009064:	4630      	mov	r0, r6
 8009066:	f000 f8d1 	bl	800920c <_isatty_r>
 800906a:	b128      	cbz	r0, 8009078 <__smakebuf_r+0x74>
 800906c:	89a3      	ldrh	r3, [r4, #12]
 800906e:	f023 0303 	bic.w	r3, r3, #3
 8009072:	f043 0301 	orr.w	r3, r3, #1
 8009076:	81a3      	strh	r3, [r4, #12]
 8009078:	89a0      	ldrh	r0, [r4, #12]
 800907a:	4305      	orrs	r5, r0
 800907c:	81a5      	strh	r5, [r4, #12]
 800907e:	e7cd      	b.n	800901c <__smakebuf_r+0x18>
 8009080:	08008e11 	.word	0x08008e11

08009084 <_malloc_usable_size_r>:
 8009084:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009088:	1f18      	subs	r0, r3, #4
 800908a:	2b00      	cmp	r3, #0
 800908c:	bfbc      	itt	lt
 800908e:	580b      	ldrlt	r3, [r1, r0]
 8009090:	18c0      	addlt	r0, r0, r3
 8009092:	4770      	bx	lr

08009094 <_raise_r>:
 8009094:	291f      	cmp	r1, #31
 8009096:	b538      	push	{r3, r4, r5, lr}
 8009098:	4604      	mov	r4, r0
 800909a:	460d      	mov	r5, r1
 800909c:	d904      	bls.n	80090a8 <_raise_r+0x14>
 800909e:	2316      	movs	r3, #22
 80090a0:	6003      	str	r3, [r0, #0]
 80090a2:	f04f 30ff 	mov.w	r0, #4294967295
 80090a6:	bd38      	pop	{r3, r4, r5, pc}
 80090a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80090aa:	b112      	cbz	r2, 80090b2 <_raise_r+0x1e>
 80090ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80090b0:	b94b      	cbnz	r3, 80090c6 <_raise_r+0x32>
 80090b2:	4620      	mov	r0, r4
 80090b4:	f000 f830 	bl	8009118 <_getpid_r>
 80090b8:	462a      	mov	r2, r5
 80090ba:	4601      	mov	r1, r0
 80090bc:	4620      	mov	r0, r4
 80090be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090c2:	f000 b817 	b.w	80090f4 <_kill_r>
 80090c6:	2b01      	cmp	r3, #1
 80090c8:	d00a      	beq.n	80090e0 <_raise_r+0x4c>
 80090ca:	1c59      	adds	r1, r3, #1
 80090cc:	d103      	bne.n	80090d6 <_raise_r+0x42>
 80090ce:	2316      	movs	r3, #22
 80090d0:	6003      	str	r3, [r0, #0]
 80090d2:	2001      	movs	r0, #1
 80090d4:	e7e7      	b.n	80090a6 <_raise_r+0x12>
 80090d6:	2400      	movs	r4, #0
 80090d8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80090dc:	4628      	mov	r0, r5
 80090de:	4798      	blx	r3
 80090e0:	2000      	movs	r0, #0
 80090e2:	e7e0      	b.n	80090a6 <_raise_r+0x12>

080090e4 <raise>:
 80090e4:	4b02      	ldr	r3, [pc, #8]	; (80090f0 <raise+0xc>)
 80090e6:	4601      	mov	r1, r0
 80090e8:	6818      	ldr	r0, [r3, #0]
 80090ea:	f7ff bfd3 	b.w	8009094 <_raise_r>
 80090ee:	bf00      	nop
 80090f0:	2000001c 	.word	0x2000001c

080090f4 <_kill_r>:
 80090f4:	b538      	push	{r3, r4, r5, lr}
 80090f6:	4d07      	ldr	r5, [pc, #28]	; (8009114 <_kill_r+0x20>)
 80090f8:	2300      	movs	r3, #0
 80090fa:	4604      	mov	r4, r0
 80090fc:	4608      	mov	r0, r1
 80090fe:	4611      	mov	r1, r2
 8009100:	602b      	str	r3, [r5, #0]
 8009102:	f7f9 faa5 	bl	8002650 <_kill>
 8009106:	1c43      	adds	r3, r0, #1
 8009108:	d102      	bne.n	8009110 <_kill_r+0x1c>
 800910a:	682b      	ldr	r3, [r5, #0]
 800910c:	b103      	cbz	r3, 8009110 <_kill_r+0x1c>
 800910e:	6023      	str	r3, [r4, #0]
 8009110:	bd38      	pop	{r3, r4, r5, pc}
 8009112:	bf00      	nop
 8009114:	20000c18 	.word	0x20000c18

08009118 <_getpid_r>:
 8009118:	f7f9 ba92 	b.w	8002640 <_getpid>

0800911c <__sread>:
 800911c:	b510      	push	{r4, lr}
 800911e:	460c      	mov	r4, r1
 8009120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009124:	f000 f894 	bl	8009250 <_read_r>
 8009128:	2800      	cmp	r0, #0
 800912a:	bfab      	itete	ge
 800912c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800912e:	89a3      	ldrhlt	r3, [r4, #12]
 8009130:	181b      	addge	r3, r3, r0
 8009132:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009136:	bfac      	ite	ge
 8009138:	6563      	strge	r3, [r4, #84]	; 0x54
 800913a:	81a3      	strhlt	r3, [r4, #12]
 800913c:	bd10      	pop	{r4, pc}

0800913e <__swrite>:
 800913e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009142:	461f      	mov	r7, r3
 8009144:	898b      	ldrh	r3, [r1, #12]
 8009146:	05db      	lsls	r3, r3, #23
 8009148:	4605      	mov	r5, r0
 800914a:	460c      	mov	r4, r1
 800914c:	4616      	mov	r6, r2
 800914e:	d505      	bpl.n	800915c <__swrite+0x1e>
 8009150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009154:	2302      	movs	r3, #2
 8009156:	2200      	movs	r2, #0
 8009158:	f000 f868 	bl	800922c <_lseek_r>
 800915c:	89a3      	ldrh	r3, [r4, #12]
 800915e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009162:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009166:	81a3      	strh	r3, [r4, #12]
 8009168:	4632      	mov	r2, r6
 800916a:	463b      	mov	r3, r7
 800916c:	4628      	mov	r0, r5
 800916e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009172:	f000 b817 	b.w	80091a4 <_write_r>

08009176 <__sseek>:
 8009176:	b510      	push	{r4, lr}
 8009178:	460c      	mov	r4, r1
 800917a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800917e:	f000 f855 	bl	800922c <_lseek_r>
 8009182:	1c43      	adds	r3, r0, #1
 8009184:	89a3      	ldrh	r3, [r4, #12]
 8009186:	bf15      	itete	ne
 8009188:	6560      	strne	r0, [r4, #84]	; 0x54
 800918a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800918e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009192:	81a3      	strheq	r3, [r4, #12]
 8009194:	bf18      	it	ne
 8009196:	81a3      	strhne	r3, [r4, #12]
 8009198:	bd10      	pop	{r4, pc}

0800919a <__sclose>:
 800919a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800919e:	f000 b813 	b.w	80091c8 <_close_r>
	...

080091a4 <_write_r>:
 80091a4:	b538      	push	{r3, r4, r5, lr}
 80091a6:	4d07      	ldr	r5, [pc, #28]	; (80091c4 <_write_r+0x20>)
 80091a8:	4604      	mov	r4, r0
 80091aa:	4608      	mov	r0, r1
 80091ac:	4611      	mov	r1, r2
 80091ae:	2200      	movs	r2, #0
 80091b0:	602a      	str	r2, [r5, #0]
 80091b2:	461a      	mov	r2, r3
 80091b4:	f7f9 fa83 	bl	80026be <_write>
 80091b8:	1c43      	adds	r3, r0, #1
 80091ba:	d102      	bne.n	80091c2 <_write_r+0x1e>
 80091bc:	682b      	ldr	r3, [r5, #0]
 80091be:	b103      	cbz	r3, 80091c2 <_write_r+0x1e>
 80091c0:	6023      	str	r3, [r4, #0]
 80091c2:	bd38      	pop	{r3, r4, r5, pc}
 80091c4:	20000c18 	.word	0x20000c18

080091c8 <_close_r>:
 80091c8:	b538      	push	{r3, r4, r5, lr}
 80091ca:	4d06      	ldr	r5, [pc, #24]	; (80091e4 <_close_r+0x1c>)
 80091cc:	2300      	movs	r3, #0
 80091ce:	4604      	mov	r4, r0
 80091d0:	4608      	mov	r0, r1
 80091d2:	602b      	str	r3, [r5, #0]
 80091d4:	f7f9 fa8f 	bl	80026f6 <_close>
 80091d8:	1c43      	adds	r3, r0, #1
 80091da:	d102      	bne.n	80091e2 <_close_r+0x1a>
 80091dc:	682b      	ldr	r3, [r5, #0]
 80091de:	b103      	cbz	r3, 80091e2 <_close_r+0x1a>
 80091e0:	6023      	str	r3, [r4, #0]
 80091e2:	bd38      	pop	{r3, r4, r5, pc}
 80091e4:	20000c18 	.word	0x20000c18

080091e8 <_fstat_r>:
 80091e8:	b538      	push	{r3, r4, r5, lr}
 80091ea:	4d07      	ldr	r5, [pc, #28]	; (8009208 <_fstat_r+0x20>)
 80091ec:	2300      	movs	r3, #0
 80091ee:	4604      	mov	r4, r0
 80091f0:	4608      	mov	r0, r1
 80091f2:	4611      	mov	r1, r2
 80091f4:	602b      	str	r3, [r5, #0]
 80091f6:	f7f9 fa8a 	bl	800270e <_fstat>
 80091fa:	1c43      	adds	r3, r0, #1
 80091fc:	d102      	bne.n	8009204 <_fstat_r+0x1c>
 80091fe:	682b      	ldr	r3, [r5, #0]
 8009200:	b103      	cbz	r3, 8009204 <_fstat_r+0x1c>
 8009202:	6023      	str	r3, [r4, #0]
 8009204:	bd38      	pop	{r3, r4, r5, pc}
 8009206:	bf00      	nop
 8009208:	20000c18 	.word	0x20000c18

0800920c <_isatty_r>:
 800920c:	b538      	push	{r3, r4, r5, lr}
 800920e:	4d06      	ldr	r5, [pc, #24]	; (8009228 <_isatty_r+0x1c>)
 8009210:	2300      	movs	r3, #0
 8009212:	4604      	mov	r4, r0
 8009214:	4608      	mov	r0, r1
 8009216:	602b      	str	r3, [r5, #0]
 8009218:	f7f9 fa89 	bl	800272e <_isatty>
 800921c:	1c43      	adds	r3, r0, #1
 800921e:	d102      	bne.n	8009226 <_isatty_r+0x1a>
 8009220:	682b      	ldr	r3, [r5, #0]
 8009222:	b103      	cbz	r3, 8009226 <_isatty_r+0x1a>
 8009224:	6023      	str	r3, [r4, #0]
 8009226:	bd38      	pop	{r3, r4, r5, pc}
 8009228:	20000c18 	.word	0x20000c18

0800922c <_lseek_r>:
 800922c:	b538      	push	{r3, r4, r5, lr}
 800922e:	4d07      	ldr	r5, [pc, #28]	; (800924c <_lseek_r+0x20>)
 8009230:	4604      	mov	r4, r0
 8009232:	4608      	mov	r0, r1
 8009234:	4611      	mov	r1, r2
 8009236:	2200      	movs	r2, #0
 8009238:	602a      	str	r2, [r5, #0]
 800923a:	461a      	mov	r2, r3
 800923c:	f7f9 fa82 	bl	8002744 <_lseek>
 8009240:	1c43      	adds	r3, r0, #1
 8009242:	d102      	bne.n	800924a <_lseek_r+0x1e>
 8009244:	682b      	ldr	r3, [r5, #0]
 8009246:	b103      	cbz	r3, 800924a <_lseek_r+0x1e>
 8009248:	6023      	str	r3, [r4, #0]
 800924a:	bd38      	pop	{r3, r4, r5, pc}
 800924c:	20000c18 	.word	0x20000c18

08009250 <_read_r>:
 8009250:	b538      	push	{r3, r4, r5, lr}
 8009252:	4d07      	ldr	r5, [pc, #28]	; (8009270 <_read_r+0x20>)
 8009254:	4604      	mov	r4, r0
 8009256:	4608      	mov	r0, r1
 8009258:	4611      	mov	r1, r2
 800925a:	2200      	movs	r2, #0
 800925c:	602a      	str	r2, [r5, #0]
 800925e:	461a      	mov	r2, r3
 8009260:	f7f9 fa10 	bl	8002684 <_read>
 8009264:	1c43      	adds	r3, r0, #1
 8009266:	d102      	bne.n	800926e <_read_r+0x1e>
 8009268:	682b      	ldr	r3, [r5, #0]
 800926a:	b103      	cbz	r3, 800926e <_read_r+0x1e>
 800926c:	6023      	str	r3, [r4, #0]
 800926e:	bd38      	pop	{r3, r4, r5, pc}
 8009270:	20000c18 	.word	0x20000c18

08009274 <pow>:
 8009274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009276:	ed2d 8b02 	vpush	{d8}
 800927a:	eeb0 8a40 	vmov.f32	s16, s0
 800927e:	eef0 8a60 	vmov.f32	s17, s1
 8009282:	ec55 4b11 	vmov	r4, r5, d1
 8009286:	f000 f867 	bl	8009358 <__ieee754_pow>
 800928a:	4622      	mov	r2, r4
 800928c:	462b      	mov	r3, r5
 800928e:	4620      	mov	r0, r4
 8009290:	4629      	mov	r1, r5
 8009292:	ec57 6b10 	vmov	r6, r7, d0
 8009296:	f7f7 fc51 	bl	8000b3c <__aeabi_dcmpun>
 800929a:	2800      	cmp	r0, #0
 800929c:	d13b      	bne.n	8009316 <pow+0xa2>
 800929e:	ec51 0b18 	vmov	r0, r1, d8
 80092a2:	2200      	movs	r2, #0
 80092a4:	2300      	movs	r3, #0
 80092a6:	f7f7 fc17 	bl	8000ad8 <__aeabi_dcmpeq>
 80092aa:	b1b8      	cbz	r0, 80092dc <pow+0x68>
 80092ac:	2200      	movs	r2, #0
 80092ae:	2300      	movs	r3, #0
 80092b0:	4620      	mov	r0, r4
 80092b2:	4629      	mov	r1, r5
 80092b4:	f7f7 fc10 	bl	8000ad8 <__aeabi_dcmpeq>
 80092b8:	2800      	cmp	r0, #0
 80092ba:	d146      	bne.n	800934a <pow+0xd6>
 80092bc:	ec45 4b10 	vmov	d0, r4, r5
 80092c0:	f000 fe63 	bl	8009f8a <finite>
 80092c4:	b338      	cbz	r0, 8009316 <pow+0xa2>
 80092c6:	2200      	movs	r2, #0
 80092c8:	2300      	movs	r3, #0
 80092ca:	4620      	mov	r0, r4
 80092cc:	4629      	mov	r1, r5
 80092ce:	f7f7 fc0d 	bl	8000aec <__aeabi_dcmplt>
 80092d2:	b300      	cbz	r0, 8009316 <pow+0xa2>
 80092d4:	f7fd f818 	bl	8006308 <__errno>
 80092d8:	2322      	movs	r3, #34	; 0x22
 80092da:	e01b      	b.n	8009314 <pow+0xa0>
 80092dc:	ec47 6b10 	vmov	d0, r6, r7
 80092e0:	f000 fe53 	bl	8009f8a <finite>
 80092e4:	b9e0      	cbnz	r0, 8009320 <pow+0xac>
 80092e6:	eeb0 0a48 	vmov.f32	s0, s16
 80092ea:	eef0 0a68 	vmov.f32	s1, s17
 80092ee:	f000 fe4c 	bl	8009f8a <finite>
 80092f2:	b1a8      	cbz	r0, 8009320 <pow+0xac>
 80092f4:	ec45 4b10 	vmov	d0, r4, r5
 80092f8:	f000 fe47 	bl	8009f8a <finite>
 80092fc:	b180      	cbz	r0, 8009320 <pow+0xac>
 80092fe:	4632      	mov	r2, r6
 8009300:	463b      	mov	r3, r7
 8009302:	4630      	mov	r0, r6
 8009304:	4639      	mov	r1, r7
 8009306:	f7f7 fc19 	bl	8000b3c <__aeabi_dcmpun>
 800930a:	2800      	cmp	r0, #0
 800930c:	d0e2      	beq.n	80092d4 <pow+0x60>
 800930e:	f7fc fffb 	bl	8006308 <__errno>
 8009312:	2321      	movs	r3, #33	; 0x21
 8009314:	6003      	str	r3, [r0, #0]
 8009316:	ecbd 8b02 	vpop	{d8}
 800931a:	ec47 6b10 	vmov	d0, r6, r7
 800931e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009320:	2200      	movs	r2, #0
 8009322:	2300      	movs	r3, #0
 8009324:	4630      	mov	r0, r6
 8009326:	4639      	mov	r1, r7
 8009328:	f7f7 fbd6 	bl	8000ad8 <__aeabi_dcmpeq>
 800932c:	2800      	cmp	r0, #0
 800932e:	d0f2      	beq.n	8009316 <pow+0xa2>
 8009330:	eeb0 0a48 	vmov.f32	s0, s16
 8009334:	eef0 0a68 	vmov.f32	s1, s17
 8009338:	f000 fe27 	bl	8009f8a <finite>
 800933c:	2800      	cmp	r0, #0
 800933e:	d0ea      	beq.n	8009316 <pow+0xa2>
 8009340:	ec45 4b10 	vmov	d0, r4, r5
 8009344:	f000 fe21 	bl	8009f8a <finite>
 8009348:	e7c3      	b.n	80092d2 <pow+0x5e>
 800934a:	4f01      	ldr	r7, [pc, #4]	; (8009350 <pow+0xdc>)
 800934c:	2600      	movs	r6, #0
 800934e:	e7e2      	b.n	8009316 <pow+0xa2>
 8009350:	3ff00000 	.word	0x3ff00000
 8009354:	00000000 	.word	0x00000000

08009358 <__ieee754_pow>:
 8009358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800935c:	ed2d 8b06 	vpush	{d8-d10}
 8009360:	b089      	sub	sp, #36	; 0x24
 8009362:	ed8d 1b00 	vstr	d1, [sp]
 8009366:	e9dd 2900 	ldrd	r2, r9, [sp]
 800936a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800936e:	ea58 0102 	orrs.w	r1, r8, r2
 8009372:	ec57 6b10 	vmov	r6, r7, d0
 8009376:	d115      	bne.n	80093a4 <__ieee754_pow+0x4c>
 8009378:	19b3      	adds	r3, r6, r6
 800937a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800937e:	4152      	adcs	r2, r2
 8009380:	4299      	cmp	r1, r3
 8009382:	4b89      	ldr	r3, [pc, #548]	; (80095a8 <__ieee754_pow+0x250>)
 8009384:	4193      	sbcs	r3, r2
 8009386:	f080 84d2 	bcs.w	8009d2e <__ieee754_pow+0x9d6>
 800938a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800938e:	4630      	mov	r0, r6
 8009390:	4639      	mov	r1, r7
 8009392:	f7f6 ff83 	bl	800029c <__adddf3>
 8009396:	ec41 0b10 	vmov	d0, r0, r1
 800939a:	b009      	add	sp, #36	; 0x24
 800939c:	ecbd 8b06 	vpop	{d8-d10}
 80093a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093a4:	4b81      	ldr	r3, [pc, #516]	; (80095ac <__ieee754_pow+0x254>)
 80093a6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80093aa:	429c      	cmp	r4, r3
 80093ac:	ee10 aa10 	vmov	sl, s0
 80093b0:	463d      	mov	r5, r7
 80093b2:	dc06      	bgt.n	80093c2 <__ieee754_pow+0x6a>
 80093b4:	d101      	bne.n	80093ba <__ieee754_pow+0x62>
 80093b6:	2e00      	cmp	r6, #0
 80093b8:	d1e7      	bne.n	800938a <__ieee754_pow+0x32>
 80093ba:	4598      	cmp	r8, r3
 80093bc:	dc01      	bgt.n	80093c2 <__ieee754_pow+0x6a>
 80093be:	d10f      	bne.n	80093e0 <__ieee754_pow+0x88>
 80093c0:	b172      	cbz	r2, 80093e0 <__ieee754_pow+0x88>
 80093c2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80093c6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80093ca:	ea55 050a 	orrs.w	r5, r5, sl
 80093ce:	d1dc      	bne.n	800938a <__ieee754_pow+0x32>
 80093d0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80093d4:	18db      	adds	r3, r3, r3
 80093d6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80093da:	4152      	adcs	r2, r2
 80093dc:	429d      	cmp	r5, r3
 80093de:	e7d0      	b.n	8009382 <__ieee754_pow+0x2a>
 80093e0:	2d00      	cmp	r5, #0
 80093e2:	da3b      	bge.n	800945c <__ieee754_pow+0x104>
 80093e4:	4b72      	ldr	r3, [pc, #456]	; (80095b0 <__ieee754_pow+0x258>)
 80093e6:	4598      	cmp	r8, r3
 80093e8:	dc51      	bgt.n	800948e <__ieee754_pow+0x136>
 80093ea:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80093ee:	4598      	cmp	r8, r3
 80093f0:	f340 84ac 	ble.w	8009d4c <__ieee754_pow+0x9f4>
 80093f4:	ea4f 5328 	mov.w	r3, r8, asr #20
 80093f8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80093fc:	2b14      	cmp	r3, #20
 80093fe:	dd0f      	ble.n	8009420 <__ieee754_pow+0xc8>
 8009400:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009404:	fa22 f103 	lsr.w	r1, r2, r3
 8009408:	fa01 f303 	lsl.w	r3, r1, r3
 800940c:	4293      	cmp	r3, r2
 800940e:	f040 849d 	bne.w	8009d4c <__ieee754_pow+0x9f4>
 8009412:	f001 0101 	and.w	r1, r1, #1
 8009416:	f1c1 0302 	rsb	r3, r1, #2
 800941a:	9304      	str	r3, [sp, #16]
 800941c:	b182      	cbz	r2, 8009440 <__ieee754_pow+0xe8>
 800941e:	e05f      	b.n	80094e0 <__ieee754_pow+0x188>
 8009420:	2a00      	cmp	r2, #0
 8009422:	d15b      	bne.n	80094dc <__ieee754_pow+0x184>
 8009424:	f1c3 0314 	rsb	r3, r3, #20
 8009428:	fa48 f103 	asr.w	r1, r8, r3
 800942c:	fa01 f303 	lsl.w	r3, r1, r3
 8009430:	4543      	cmp	r3, r8
 8009432:	f040 8488 	bne.w	8009d46 <__ieee754_pow+0x9ee>
 8009436:	f001 0101 	and.w	r1, r1, #1
 800943a:	f1c1 0302 	rsb	r3, r1, #2
 800943e:	9304      	str	r3, [sp, #16]
 8009440:	4b5c      	ldr	r3, [pc, #368]	; (80095b4 <__ieee754_pow+0x25c>)
 8009442:	4598      	cmp	r8, r3
 8009444:	d132      	bne.n	80094ac <__ieee754_pow+0x154>
 8009446:	f1b9 0f00 	cmp.w	r9, #0
 800944a:	f280 8478 	bge.w	8009d3e <__ieee754_pow+0x9e6>
 800944e:	4959      	ldr	r1, [pc, #356]	; (80095b4 <__ieee754_pow+0x25c>)
 8009450:	4632      	mov	r2, r6
 8009452:	463b      	mov	r3, r7
 8009454:	2000      	movs	r0, #0
 8009456:	f7f7 fa01 	bl	800085c <__aeabi_ddiv>
 800945a:	e79c      	b.n	8009396 <__ieee754_pow+0x3e>
 800945c:	2300      	movs	r3, #0
 800945e:	9304      	str	r3, [sp, #16]
 8009460:	2a00      	cmp	r2, #0
 8009462:	d13d      	bne.n	80094e0 <__ieee754_pow+0x188>
 8009464:	4b51      	ldr	r3, [pc, #324]	; (80095ac <__ieee754_pow+0x254>)
 8009466:	4598      	cmp	r8, r3
 8009468:	d1ea      	bne.n	8009440 <__ieee754_pow+0xe8>
 800946a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800946e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009472:	ea53 030a 	orrs.w	r3, r3, sl
 8009476:	f000 845a 	beq.w	8009d2e <__ieee754_pow+0x9d6>
 800947a:	4b4f      	ldr	r3, [pc, #316]	; (80095b8 <__ieee754_pow+0x260>)
 800947c:	429c      	cmp	r4, r3
 800947e:	dd08      	ble.n	8009492 <__ieee754_pow+0x13a>
 8009480:	f1b9 0f00 	cmp.w	r9, #0
 8009484:	f2c0 8457 	blt.w	8009d36 <__ieee754_pow+0x9de>
 8009488:	e9dd 0100 	ldrd	r0, r1, [sp]
 800948c:	e783      	b.n	8009396 <__ieee754_pow+0x3e>
 800948e:	2302      	movs	r3, #2
 8009490:	e7e5      	b.n	800945e <__ieee754_pow+0x106>
 8009492:	f1b9 0f00 	cmp.w	r9, #0
 8009496:	f04f 0000 	mov.w	r0, #0
 800949a:	f04f 0100 	mov.w	r1, #0
 800949e:	f6bf af7a 	bge.w	8009396 <__ieee754_pow+0x3e>
 80094a2:	e9dd 0300 	ldrd	r0, r3, [sp]
 80094a6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80094aa:	e774      	b.n	8009396 <__ieee754_pow+0x3e>
 80094ac:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80094b0:	d106      	bne.n	80094c0 <__ieee754_pow+0x168>
 80094b2:	4632      	mov	r2, r6
 80094b4:	463b      	mov	r3, r7
 80094b6:	4630      	mov	r0, r6
 80094b8:	4639      	mov	r1, r7
 80094ba:	f7f7 f8a5 	bl	8000608 <__aeabi_dmul>
 80094be:	e76a      	b.n	8009396 <__ieee754_pow+0x3e>
 80094c0:	4b3e      	ldr	r3, [pc, #248]	; (80095bc <__ieee754_pow+0x264>)
 80094c2:	4599      	cmp	r9, r3
 80094c4:	d10c      	bne.n	80094e0 <__ieee754_pow+0x188>
 80094c6:	2d00      	cmp	r5, #0
 80094c8:	db0a      	blt.n	80094e0 <__ieee754_pow+0x188>
 80094ca:	ec47 6b10 	vmov	d0, r6, r7
 80094ce:	b009      	add	sp, #36	; 0x24
 80094d0:	ecbd 8b06 	vpop	{d8-d10}
 80094d4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094d8:	f000 bc6c 	b.w	8009db4 <__ieee754_sqrt>
 80094dc:	2300      	movs	r3, #0
 80094de:	9304      	str	r3, [sp, #16]
 80094e0:	ec47 6b10 	vmov	d0, r6, r7
 80094e4:	f000 fd48 	bl	8009f78 <fabs>
 80094e8:	ec51 0b10 	vmov	r0, r1, d0
 80094ec:	f1ba 0f00 	cmp.w	sl, #0
 80094f0:	d129      	bne.n	8009546 <__ieee754_pow+0x1ee>
 80094f2:	b124      	cbz	r4, 80094fe <__ieee754_pow+0x1a6>
 80094f4:	4b2f      	ldr	r3, [pc, #188]	; (80095b4 <__ieee754_pow+0x25c>)
 80094f6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80094fa:	429a      	cmp	r2, r3
 80094fc:	d123      	bne.n	8009546 <__ieee754_pow+0x1ee>
 80094fe:	f1b9 0f00 	cmp.w	r9, #0
 8009502:	da05      	bge.n	8009510 <__ieee754_pow+0x1b8>
 8009504:	4602      	mov	r2, r0
 8009506:	460b      	mov	r3, r1
 8009508:	2000      	movs	r0, #0
 800950a:	492a      	ldr	r1, [pc, #168]	; (80095b4 <__ieee754_pow+0x25c>)
 800950c:	f7f7 f9a6 	bl	800085c <__aeabi_ddiv>
 8009510:	2d00      	cmp	r5, #0
 8009512:	f6bf af40 	bge.w	8009396 <__ieee754_pow+0x3e>
 8009516:	9b04      	ldr	r3, [sp, #16]
 8009518:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800951c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009520:	4323      	orrs	r3, r4
 8009522:	d108      	bne.n	8009536 <__ieee754_pow+0x1de>
 8009524:	4602      	mov	r2, r0
 8009526:	460b      	mov	r3, r1
 8009528:	4610      	mov	r0, r2
 800952a:	4619      	mov	r1, r3
 800952c:	f7f6 feb4 	bl	8000298 <__aeabi_dsub>
 8009530:	4602      	mov	r2, r0
 8009532:	460b      	mov	r3, r1
 8009534:	e78f      	b.n	8009456 <__ieee754_pow+0xfe>
 8009536:	9b04      	ldr	r3, [sp, #16]
 8009538:	2b01      	cmp	r3, #1
 800953a:	f47f af2c 	bne.w	8009396 <__ieee754_pow+0x3e>
 800953e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009542:	4619      	mov	r1, r3
 8009544:	e727      	b.n	8009396 <__ieee754_pow+0x3e>
 8009546:	0feb      	lsrs	r3, r5, #31
 8009548:	3b01      	subs	r3, #1
 800954a:	9306      	str	r3, [sp, #24]
 800954c:	9a06      	ldr	r2, [sp, #24]
 800954e:	9b04      	ldr	r3, [sp, #16]
 8009550:	4313      	orrs	r3, r2
 8009552:	d102      	bne.n	800955a <__ieee754_pow+0x202>
 8009554:	4632      	mov	r2, r6
 8009556:	463b      	mov	r3, r7
 8009558:	e7e6      	b.n	8009528 <__ieee754_pow+0x1d0>
 800955a:	4b19      	ldr	r3, [pc, #100]	; (80095c0 <__ieee754_pow+0x268>)
 800955c:	4598      	cmp	r8, r3
 800955e:	f340 80fb 	ble.w	8009758 <__ieee754_pow+0x400>
 8009562:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009566:	4598      	cmp	r8, r3
 8009568:	4b13      	ldr	r3, [pc, #76]	; (80095b8 <__ieee754_pow+0x260>)
 800956a:	dd0c      	ble.n	8009586 <__ieee754_pow+0x22e>
 800956c:	429c      	cmp	r4, r3
 800956e:	dc0f      	bgt.n	8009590 <__ieee754_pow+0x238>
 8009570:	f1b9 0f00 	cmp.w	r9, #0
 8009574:	da0f      	bge.n	8009596 <__ieee754_pow+0x23e>
 8009576:	2000      	movs	r0, #0
 8009578:	b009      	add	sp, #36	; 0x24
 800957a:	ecbd 8b06 	vpop	{d8-d10}
 800957e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009582:	f000 bcf0 	b.w	8009f66 <__math_oflow>
 8009586:	429c      	cmp	r4, r3
 8009588:	dbf2      	blt.n	8009570 <__ieee754_pow+0x218>
 800958a:	4b0a      	ldr	r3, [pc, #40]	; (80095b4 <__ieee754_pow+0x25c>)
 800958c:	429c      	cmp	r4, r3
 800958e:	dd19      	ble.n	80095c4 <__ieee754_pow+0x26c>
 8009590:	f1b9 0f00 	cmp.w	r9, #0
 8009594:	dcef      	bgt.n	8009576 <__ieee754_pow+0x21e>
 8009596:	2000      	movs	r0, #0
 8009598:	b009      	add	sp, #36	; 0x24
 800959a:	ecbd 8b06 	vpop	{d8-d10}
 800959e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a2:	f000 bcd7 	b.w	8009f54 <__math_uflow>
 80095a6:	bf00      	nop
 80095a8:	fff00000 	.word	0xfff00000
 80095ac:	7ff00000 	.word	0x7ff00000
 80095b0:	433fffff 	.word	0x433fffff
 80095b4:	3ff00000 	.word	0x3ff00000
 80095b8:	3fefffff 	.word	0x3fefffff
 80095bc:	3fe00000 	.word	0x3fe00000
 80095c0:	41e00000 	.word	0x41e00000
 80095c4:	4b60      	ldr	r3, [pc, #384]	; (8009748 <__ieee754_pow+0x3f0>)
 80095c6:	2200      	movs	r2, #0
 80095c8:	f7f6 fe66 	bl	8000298 <__aeabi_dsub>
 80095cc:	a354      	add	r3, pc, #336	; (adr r3, 8009720 <__ieee754_pow+0x3c8>)
 80095ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d2:	4604      	mov	r4, r0
 80095d4:	460d      	mov	r5, r1
 80095d6:	f7f7 f817 	bl	8000608 <__aeabi_dmul>
 80095da:	a353      	add	r3, pc, #332	; (adr r3, 8009728 <__ieee754_pow+0x3d0>)
 80095dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095e0:	4606      	mov	r6, r0
 80095e2:	460f      	mov	r7, r1
 80095e4:	4620      	mov	r0, r4
 80095e6:	4629      	mov	r1, r5
 80095e8:	f7f7 f80e 	bl	8000608 <__aeabi_dmul>
 80095ec:	4b57      	ldr	r3, [pc, #348]	; (800974c <__ieee754_pow+0x3f4>)
 80095ee:	4682      	mov	sl, r0
 80095f0:	468b      	mov	fp, r1
 80095f2:	2200      	movs	r2, #0
 80095f4:	4620      	mov	r0, r4
 80095f6:	4629      	mov	r1, r5
 80095f8:	f7f7 f806 	bl	8000608 <__aeabi_dmul>
 80095fc:	4602      	mov	r2, r0
 80095fe:	460b      	mov	r3, r1
 8009600:	a14b      	add	r1, pc, #300	; (adr r1, 8009730 <__ieee754_pow+0x3d8>)
 8009602:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009606:	f7f6 fe47 	bl	8000298 <__aeabi_dsub>
 800960a:	4622      	mov	r2, r4
 800960c:	462b      	mov	r3, r5
 800960e:	f7f6 fffb 	bl	8000608 <__aeabi_dmul>
 8009612:	4602      	mov	r2, r0
 8009614:	460b      	mov	r3, r1
 8009616:	2000      	movs	r0, #0
 8009618:	494d      	ldr	r1, [pc, #308]	; (8009750 <__ieee754_pow+0x3f8>)
 800961a:	f7f6 fe3d 	bl	8000298 <__aeabi_dsub>
 800961e:	4622      	mov	r2, r4
 8009620:	4680      	mov	r8, r0
 8009622:	4689      	mov	r9, r1
 8009624:	462b      	mov	r3, r5
 8009626:	4620      	mov	r0, r4
 8009628:	4629      	mov	r1, r5
 800962a:	f7f6 ffed 	bl	8000608 <__aeabi_dmul>
 800962e:	4602      	mov	r2, r0
 8009630:	460b      	mov	r3, r1
 8009632:	4640      	mov	r0, r8
 8009634:	4649      	mov	r1, r9
 8009636:	f7f6 ffe7 	bl	8000608 <__aeabi_dmul>
 800963a:	a33f      	add	r3, pc, #252	; (adr r3, 8009738 <__ieee754_pow+0x3e0>)
 800963c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009640:	f7f6 ffe2 	bl	8000608 <__aeabi_dmul>
 8009644:	4602      	mov	r2, r0
 8009646:	460b      	mov	r3, r1
 8009648:	4650      	mov	r0, sl
 800964a:	4659      	mov	r1, fp
 800964c:	f7f6 fe24 	bl	8000298 <__aeabi_dsub>
 8009650:	4602      	mov	r2, r0
 8009652:	460b      	mov	r3, r1
 8009654:	4680      	mov	r8, r0
 8009656:	4689      	mov	r9, r1
 8009658:	4630      	mov	r0, r6
 800965a:	4639      	mov	r1, r7
 800965c:	f7f6 fe1e 	bl	800029c <__adddf3>
 8009660:	2000      	movs	r0, #0
 8009662:	4632      	mov	r2, r6
 8009664:	463b      	mov	r3, r7
 8009666:	4604      	mov	r4, r0
 8009668:	460d      	mov	r5, r1
 800966a:	f7f6 fe15 	bl	8000298 <__aeabi_dsub>
 800966e:	4602      	mov	r2, r0
 8009670:	460b      	mov	r3, r1
 8009672:	4640      	mov	r0, r8
 8009674:	4649      	mov	r1, r9
 8009676:	f7f6 fe0f 	bl	8000298 <__aeabi_dsub>
 800967a:	9b04      	ldr	r3, [sp, #16]
 800967c:	9a06      	ldr	r2, [sp, #24]
 800967e:	3b01      	subs	r3, #1
 8009680:	4313      	orrs	r3, r2
 8009682:	4682      	mov	sl, r0
 8009684:	468b      	mov	fp, r1
 8009686:	f040 81e7 	bne.w	8009a58 <__ieee754_pow+0x700>
 800968a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8009740 <__ieee754_pow+0x3e8>
 800968e:	eeb0 8a47 	vmov.f32	s16, s14
 8009692:	eef0 8a67 	vmov.f32	s17, s15
 8009696:	e9dd 6700 	ldrd	r6, r7, [sp]
 800969a:	2600      	movs	r6, #0
 800969c:	4632      	mov	r2, r6
 800969e:	463b      	mov	r3, r7
 80096a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80096a4:	f7f6 fdf8 	bl	8000298 <__aeabi_dsub>
 80096a8:	4622      	mov	r2, r4
 80096aa:	462b      	mov	r3, r5
 80096ac:	f7f6 ffac 	bl	8000608 <__aeabi_dmul>
 80096b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096b4:	4680      	mov	r8, r0
 80096b6:	4689      	mov	r9, r1
 80096b8:	4650      	mov	r0, sl
 80096ba:	4659      	mov	r1, fp
 80096bc:	f7f6 ffa4 	bl	8000608 <__aeabi_dmul>
 80096c0:	4602      	mov	r2, r0
 80096c2:	460b      	mov	r3, r1
 80096c4:	4640      	mov	r0, r8
 80096c6:	4649      	mov	r1, r9
 80096c8:	f7f6 fde8 	bl	800029c <__adddf3>
 80096cc:	4632      	mov	r2, r6
 80096ce:	463b      	mov	r3, r7
 80096d0:	4680      	mov	r8, r0
 80096d2:	4689      	mov	r9, r1
 80096d4:	4620      	mov	r0, r4
 80096d6:	4629      	mov	r1, r5
 80096d8:	f7f6 ff96 	bl	8000608 <__aeabi_dmul>
 80096dc:	460b      	mov	r3, r1
 80096de:	4604      	mov	r4, r0
 80096e0:	460d      	mov	r5, r1
 80096e2:	4602      	mov	r2, r0
 80096e4:	4649      	mov	r1, r9
 80096e6:	4640      	mov	r0, r8
 80096e8:	f7f6 fdd8 	bl	800029c <__adddf3>
 80096ec:	4b19      	ldr	r3, [pc, #100]	; (8009754 <__ieee754_pow+0x3fc>)
 80096ee:	4299      	cmp	r1, r3
 80096f0:	ec45 4b19 	vmov	d9, r4, r5
 80096f4:	4606      	mov	r6, r0
 80096f6:	460f      	mov	r7, r1
 80096f8:	468b      	mov	fp, r1
 80096fa:	f340 82f1 	ble.w	8009ce0 <__ieee754_pow+0x988>
 80096fe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009702:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009706:	4303      	orrs	r3, r0
 8009708:	f000 81e4 	beq.w	8009ad4 <__ieee754_pow+0x77c>
 800970c:	ec51 0b18 	vmov	r0, r1, d8
 8009710:	2200      	movs	r2, #0
 8009712:	2300      	movs	r3, #0
 8009714:	f7f7 f9ea 	bl	8000aec <__aeabi_dcmplt>
 8009718:	3800      	subs	r0, #0
 800971a:	bf18      	it	ne
 800971c:	2001      	movne	r0, #1
 800971e:	e72b      	b.n	8009578 <__ieee754_pow+0x220>
 8009720:	60000000 	.word	0x60000000
 8009724:	3ff71547 	.word	0x3ff71547
 8009728:	f85ddf44 	.word	0xf85ddf44
 800972c:	3e54ae0b 	.word	0x3e54ae0b
 8009730:	55555555 	.word	0x55555555
 8009734:	3fd55555 	.word	0x3fd55555
 8009738:	652b82fe 	.word	0x652b82fe
 800973c:	3ff71547 	.word	0x3ff71547
 8009740:	00000000 	.word	0x00000000
 8009744:	bff00000 	.word	0xbff00000
 8009748:	3ff00000 	.word	0x3ff00000
 800974c:	3fd00000 	.word	0x3fd00000
 8009750:	3fe00000 	.word	0x3fe00000
 8009754:	408fffff 	.word	0x408fffff
 8009758:	4bd5      	ldr	r3, [pc, #852]	; (8009ab0 <__ieee754_pow+0x758>)
 800975a:	402b      	ands	r3, r5
 800975c:	2200      	movs	r2, #0
 800975e:	b92b      	cbnz	r3, 800976c <__ieee754_pow+0x414>
 8009760:	4bd4      	ldr	r3, [pc, #848]	; (8009ab4 <__ieee754_pow+0x75c>)
 8009762:	f7f6 ff51 	bl	8000608 <__aeabi_dmul>
 8009766:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800976a:	460c      	mov	r4, r1
 800976c:	1523      	asrs	r3, r4, #20
 800976e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009772:	4413      	add	r3, r2
 8009774:	9305      	str	r3, [sp, #20]
 8009776:	4bd0      	ldr	r3, [pc, #832]	; (8009ab8 <__ieee754_pow+0x760>)
 8009778:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800977c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8009780:	429c      	cmp	r4, r3
 8009782:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009786:	dd08      	ble.n	800979a <__ieee754_pow+0x442>
 8009788:	4bcc      	ldr	r3, [pc, #816]	; (8009abc <__ieee754_pow+0x764>)
 800978a:	429c      	cmp	r4, r3
 800978c:	f340 8162 	ble.w	8009a54 <__ieee754_pow+0x6fc>
 8009790:	9b05      	ldr	r3, [sp, #20]
 8009792:	3301      	adds	r3, #1
 8009794:	9305      	str	r3, [sp, #20]
 8009796:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800979a:	2400      	movs	r4, #0
 800979c:	00e3      	lsls	r3, r4, #3
 800979e:	9307      	str	r3, [sp, #28]
 80097a0:	4bc7      	ldr	r3, [pc, #796]	; (8009ac0 <__ieee754_pow+0x768>)
 80097a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80097a6:	ed93 7b00 	vldr	d7, [r3]
 80097aa:	4629      	mov	r1, r5
 80097ac:	ec53 2b17 	vmov	r2, r3, d7
 80097b0:	eeb0 9a47 	vmov.f32	s18, s14
 80097b4:	eef0 9a67 	vmov.f32	s19, s15
 80097b8:	4682      	mov	sl, r0
 80097ba:	f7f6 fd6d 	bl	8000298 <__aeabi_dsub>
 80097be:	4652      	mov	r2, sl
 80097c0:	4606      	mov	r6, r0
 80097c2:	460f      	mov	r7, r1
 80097c4:	462b      	mov	r3, r5
 80097c6:	ec51 0b19 	vmov	r0, r1, d9
 80097ca:	f7f6 fd67 	bl	800029c <__adddf3>
 80097ce:	4602      	mov	r2, r0
 80097d0:	460b      	mov	r3, r1
 80097d2:	2000      	movs	r0, #0
 80097d4:	49bb      	ldr	r1, [pc, #748]	; (8009ac4 <__ieee754_pow+0x76c>)
 80097d6:	f7f7 f841 	bl	800085c <__aeabi_ddiv>
 80097da:	ec41 0b1a 	vmov	d10, r0, r1
 80097de:	4602      	mov	r2, r0
 80097e0:	460b      	mov	r3, r1
 80097e2:	4630      	mov	r0, r6
 80097e4:	4639      	mov	r1, r7
 80097e6:	f7f6 ff0f 	bl	8000608 <__aeabi_dmul>
 80097ea:	2300      	movs	r3, #0
 80097ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80097f0:	9302      	str	r3, [sp, #8]
 80097f2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80097f6:	46ab      	mov	fp, r5
 80097f8:	106d      	asrs	r5, r5, #1
 80097fa:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80097fe:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009802:	ec41 0b18 	vmov	d8, r0, r1
 8009806:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800980a:	2200      	movs	r2, #0
 800980c:	4640      	mov	r0, r8
 800980e:	4649      	mov	r1, r9
 8009810:	4614      	mov	r4, r2
 8009812:	461d      	mov	r5, r3
 8009814:	f7f6 fef8 	bl	8000608 <__aeabi_dmul>
 8009818:	4602      	mov	r2, r0
 800981a:	460b      	mov	r3, r1
 800981c:	4630      	mov	r0, r6
 800981e:	4639      	mov	r1, r7
 8009820:	f7f6 fd3a 	bl	8000298 <__aeabi_dsub>
 8009824:	ec53 2b19 	vmov	r2, r3, d9
 8009828:	4606      	mov	r6, r0
 800982a:	460f      	mov	r7, r1
 800982c:	4620      	mov	r0, r4
 800982e:	4629      	mov	r1, r5
 8009830:	f7f6 fd32 	bl	8000298 <__aeabi_dsub>
 8009834:	4602      	mov	r2, r0
 8009836:	460b      	mov	r3, r1
 8009838:	4650      	mov	r0, sl
 800983a:	4659      	mov	r1, fp
 800983c:	f7f6 fd2c 	bl	8000298 <__aeabi_dsub>
 8009840:	4642      	mov	r2, r8
 8009842:	464b      	mov	r3, r9
 8009844:	f7f6 fee0 	bl	8000608 <__aeabi_dmul>
 8009848:	4602      	mov	r2, r0
 800984a:	460b      	mov	r3, r1
 800984c:	4630      	mov	r0, r6
 800984e:	4639      	mov	r1, r7
 8009850:	f7f6 fd22 	bl	8000298 <__aeabi_dsub>
 8009854:	ec53 2b1a 	vmov	r2, r3, d10
 8009858:	f7f6 fed6 	bl	8000608 <__aeabi_dmul>
 800985c:	ec53 2b18 	vmov	r2, r3, d8
 8009860:	ec41 0b19 	vmov	d9, r0, r1
 8009864:	ec51 0b18 	vmov	r0, r1, d8
 8009868:	f7f6 fece 	bl	8000608 <__aeabi_dmul>
 800986c:	a37c      	add	r3, pc, #496	; (adr r3, 8009a60 <__ieee754_pow+0x708>)
 800986e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009872:	4604      	mov	r4, r0
 8009874:	460d      	mov	r5, r1
 8009876:	f7f6 fec7 	bl	8000608 <__aeabi_dmul>
 800987a:	a37b      	add	r3, pc, #492	; (adr r3, 8009a68 <__ieee754_pow+0x710>)
 800987c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009880:	f7f6 fd0c 	bl	800029c <__adddf3>
 8009884:	4622      	mov	r2, r4
 8009886:	462b      	mov	r3, r5
 8009888:	f7f6 febe 	bl	8000608 <__aeabi_dmul>
 800988c:	a378      	add	r3, pc, #480	; (adr r3, 8009a70 <__ieee754_pow+0x718>)
 800988e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009892:	f7f6 fd03 	bl	800029c <__adddf3>
 8009896:	4622      	mov	r2, r4
 8009898:	462b      	mov	r3, r5
 800989a:	f7f6 feb5 	bl	8000608 <__aeabi_dmul>
 800989e:	a376      	add	r3, pc, #472	; (adr r3, 8009a78 <__ieee754_pow+0x720>)
 80098a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a4:	f7f6 fcfa 	bl	800029c <__adddf3>
 80098a8:	4622      	mov	r2, r4
 80098aa:	462b      	mov	r3, r5
 80098ac:	f7f6 feac 	bl	8000608 <__aeabi_dmul>
 80098b0:	a373      	add	r3, pc, #460	; (adr r3, 8009a80 <__ieee754_pow+0x728>)
 80098b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b6:	f7f6 fcf1 	bl	800029c <__adddf3>
 80098ba:	4622      	mov	r2, r4
 80098bc:	462b      	mov	r3, r5
 80098be:	f7f6 fea3 	bl	8000608 <__aeabi_dmul>
 80098c2:	a371      	add	r3, pc, #452	; (adr r3, 8009a88 <__ieee754_pow+0x730>)
 80098c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c8:	f7f6 fce8 	bl	800029c <__adddf3>
 80098cc:	4622      	mov	r2, r4
 80098ce:	4606      	mov	r6, r0
 80098d0:	460f      	mov	r7, r1
 80098d2:	462b      	mov	r3, r5
 80098d4:	4620      	mov	r0, r4
 80098d6:	4629      	mov	r1, r5
 80098d8:	f7f6 fe96 	bl	8000608 <__aeabi_dmul>
 80098dc:	4602      	mov	r2, r0
 80098de:	460b      	mov	r3, r1
 80098e0:	4630      	mov	r0, r6
 80098e2:	4639      	mov	r1, r7
 80098e4:	f7f6 fe90 	bl	8000608 <__aeabi_dmul>
 80098e8:	4642      	mov	r2, r8
 80098ea:	4604      	mov	r4, r0
 80098ec:	460d      	mov	r5, r1
 80098ee:	464b      	mov	r3, r9
 80098f0:	ec51 0b18 	vmov	r0, r1, d8
 80098f4:	f7f6 fcd2 	bl	800029c <__adddf3>
 80098f8:	ec53 2b19 	vmov	r2, r3, d9
 80098fc:	f7f6 fe84 	bl	8000608 <__aeabi_dmul>
 8009900:	4622      	mov	r2, r4
 8009902:	462b      	mov	r3, r5
 8009904:	f7f6 fcca 	bl	800029c <__adddf3>
 8009908:	4642      	mov	r2, r8
 800990a:	4682      	mov	sl, r0
 800990c:	468b      	mov	fp, r1
 800990e:	464b      	mov	r3, r9
 8009910:	4640      	mov	r0, r8
 8009912:	4649      	mov	r1, r9
 8009914:	f7f6 fe78 	bl	8000608 <__aeabi_dmul>
 8009918:	4b6b      	ldr	r3, [pc, #428]	; (8009ac8 <__ieee754_pow+0x770>)
 800991a:	2200      	movs	r2, #0
 800991c:	4606      	mov	r6, r0
 800991e:	460f      	mov	r7, r1
 8009920:	f7f6 fcbc 	bl	800029c <__adddf3>
 8009924:	4652      	mov	r2, sl
 8009926:	465b      	mov	r3, fp
 8009928:	f7f6 fcb8 	bl	800029c <__adddf3>
 800992c:	2000      	movs	r0, #0
 800992e:	4604      	mov	r4, r0
 8009930:	460d      	mov	r5, r1
 8009932:	4602      	mov	r2, r0
 8009934:	460b      	mov	r3, r1
 8009936:	4640      	mov	r0, r8
 8009938:	4649      	mov	r1, r9
 800993a:	f7f6 fe65 	bl	8000608 <__aeabi_dmul>
 800993e:	4b62      	ldr	r3, [pc, #392]	; (8009ac8 <__ieee754_pow+0x770>)
 8009940:	4680      	mov	r8, r0
 8009942:	4689      	mov	r9, r1
 8009944:	2200      	movs	r2, #0
 8009946:	4620      	mov	r0, r4
 8009948:	4629      	mov	r1, r5
 800994a:	f7f6 fca5 	bl	8000298 <__aeabi_dsub>
 800994e:	4632      	mov	r2, r6
 8009950:	463b      	mov	r3, r7
 8009952:	f7f6 fca1 	bl	8000298 <__aeabi_dsub>
 8009956:	4602      	mov	r2, r0
 8009958:	460b      	mov	r3, r1
 800995a:	4650      	mov	r0, sl
 800995c:	4659      	mov	r1, fp
 800995e:	f7f6 fc9b 	bl	8000298 <__aeabi_dsub>
 8009962:	ec53 2b18 	vmov	r2, r3, d8
 8009966:	f7f6 fe4f 	bl	8000608 <__aeabi_dmul>
 800996a:	4622      	mov	r2, r4
 800996c:	4606      	mov	r6, r0
 800996e:	460f      	mov	r7, r1
 8009970:	462b      	mov	r3, r5
 8009972:	ec51 0b19 	vmov	r0, r1, d9
 8009976:	f7f6 fe47 	bl	8000608 <__aeabi_dmul>
 800997a:	4602      	mov	r2, r0
 800997c:	460b      	mov	r3, r1
 800997e:	4630      	mov	r0, r6
 8009980:	4639      	mov	r1, r7
 8009982:	f7f6 fc8b 	bl	800029c <__adddf3>
 8009986:	4606      	mov	r6, r0
 8009988:	460f      	mov	r7, r1
 800998a:	4602      	mov	r2, r0
 800998c:	460b      	mov	r3, r1
 800998e:	4640      	mov	r0, r8
 8009990:	4649      	mov	r1, r9
 8009992:	f7f6 fc83 	bl	800029c <__adddf3>
 8009996:	a33e      	add	r3, pc, #248	; (adr r3, 8009a90 <__ieee754_pow+0x738>)
 8009998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999c:	2000      	movs	r0, #0
 800999e:	4604      	mov	r4, r0
 80099a0:	460d      	mov	r5, r1
 80099a2:	f7f6 fe31 	bl	8000608 <__aeabi_dmul>
 80099a6:	4642      	mov	r2, r8
 80099a8:	ec41 0b18 	vmov	d8, r0, r1
 80099ac:	464b      	mov	r3, r9
 80099ae:	4620      	mov	r0, r4
 80099b0:	4629      	mov	r1, r5
 80099b2:	f7f6 fc71 	bl	8000298 <__aeabi_dsub>
 80099b6:	4602      	mov	r2, r0
 80099b8:	460b      	mov	r3, r1
 80099ba:	4630      	mov	r0, r6
 80099bc:	4639      	mov	r1, r7
 80099be:	f7f6 fc6b 	bl	8000298 <__aeabi_dsub>
 80099c2:	a335      	add	r3, pc, #212	; (adr r3, 8009a98 <__ieee754_pow+0x740>)
 80099c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c8:	f7f6 fe1e 	bl	8000608 <__aeabi_dmul>
 80099cc:	a334      	add	r3, pc, #208	; (adr r3, 8009aa0 <__ieee754_pow+0x748>)
 80099ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d2:	4606      	mov	r6, r0
 80099d4:	460f      	mov	r7, r1
 80099d6:	4620      	mov	r0, r4
 80099d8:	4629      	mov	r1, r5
 80099da:	f7f6 fe15 	bl	8000608 <__aeabi_dmul>
 80099de:	4602      	mov	r2, r0
 80099e0:	460b      	mov	r3, r1
 80099e2:	4630      	mov	r0, r6
 80099e4:	4639      	mov	r1, r7
 80099e6:	f7f6 fc59 	bl	800029c <__adddf3>
 80099ea:	9a07      	ldr	r2, [sp, #28]
 80099ec:	4b37      	ldr	r3, [pc, #220]	; (8009acc <__ieee754_pow+0x774>)
 80099ee:	4413      	add	r3, r2
 80099f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f4:	f7f6 fc52 	bl	800029c <__adddf3>
 80099f8:	4682      	mov	sl, r0
 80099fa:	9805      	ldr	r0, [sp, #20]
 80099fc:	468b      	mov	fp, r1
 80099fe:	f7f6 fd99 	bl	8000534 <__aeabi_i2d>
 8009a02:	9a07      	ldr	r2, [sp, #28]
 8009a04:	4b32      	ldr	r3, [pc, #200]	; (8009ad0 <__ieee754_pow+0x778>)
 8009a06:	4413      	add	r3, r2
 8009a08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a0c:	4606      	mov	r6, r0
 8009a0e:	460f      	mov	r7, r1
 8009a10:	4652      	mov	r2, sl
 8009a12:	465b      	mov	r3, fp
 8009a14:	ec51 0b18 	vmov	r0, r1, d8
 8009a18:	f7f6 fc40 	bl	800029c <__adddf3>
 8009a1c:	4642      	mov	r2, r8
 8009a1e:	464b      	mov	r3, r9
 8009a20:	f7f6 fc3c 	bl	800029c <__adddf3>
 8009a24:	4632      	mov	r2, r6
 8009a26:	463b      	mov	r3, r7
 8009a28:	f7f6 fc38 	bl	800029c <__adddf3>
 8009a2c:	2000      	movs	r0, #0
 8009a2e:	4632      	mov	r2, r6
 8009a30:	463b      	mov	r3, r7
 8009a32:	4604      	mov	r4, r0
 8009a34:	460d      	mov	r5, r1
 8009a36:	f7f6 fc2f 	bl	8000298 <__aeabi_dsub>
 8009a3a:	4642      	mov	r2, r8
 8009a3c:	464b      	mov	r3, r9
 8009a3e:	f7f6 fc2b 	bl	8000298 <__aeabi_dsub>
 8009a42:	ec53 2b18 	vmov	r2, r3, d8
 8009a46:	f7f6 fc27 	bl	8000298 <__aeabi_dsub>
 8009a4a:	4602      	mov	r2, r0
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	4650      	mov	r0, sl
 8009a50:	4659      	mov	r1, fp
 8009a52:	e610      	b.n	8009676 <__ieee754_pow+0x31e>
 8009a54:	2401      	movs	r4, #1
 8009a56:	e6a1      	b.n	800979c <__ieee754_pow+0x444>
 8009a58:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8009aa8 <__ieee754_pow+0x750>
 8009a5c:	e617      	b.n	800968e <__ieee754_pow+0x336>
 8009a5e:	bf00      	nop
 8009a60:	4a454eef 	.word	0x4a454eef
 8009a64:	3fca7e28 	.word	0x3fca7e28
 8009a68:	93c9db65 	.word	0x93c9db65
 8009a6c:	3fcd864a 	.word	0x3fcd864a
 8009a70:	a91d4101 	.word	0xa91d4101
 8009a74:	3fd17460 	.word	0x3fd17460
 8009a78:	518f264d 	.word	0x518f264d
 8009a7c:	3fd55555 	.word	0x3fd55555
 8009a80:	db6fabff 	.word	0xdb6fabff
 8009a84:	3fdb6db6 	.word	0x3fdb6db6
 8009a88:	33333303 	.word	0x33333303
 8009a8c:	3fe33333 	.word	0x3fe33333
 8009a90:	e0000000 	.word	0xe0000000
 8009a94:	3feec709 	.word	0x3feec709
 8009a98:	dc3a03fd 	.word	0xdc3a03fd
 8009a9c:	3feec709 	.word	0x3feec709
 8009aa0:	145b01f5 	.word	0x145b01f5
 8009aa4:	be3e2fe0 	.word	0xbe3e2fe0
 8009aa8:	00000000 	.word	0x00000000
 8009aac:	3ff00000 	.word	0x3ff00000
 8009ab0:	7ff00000 	.word	0x7ff00000
 8009ab4:	43400000 	.word	0x43400000
 8009ab8:	0003988e 	.word	0x0003988e
 8009abc:	000bb679 	.word	0x000bb679
 8009ac0:	0800ab48 	.word	0x0800ab48
 8009ac4:	3ff00000 	.word	0x3ff00000
 8009ac8:	40080000 	.word	0x40080000
 8009acc:	0800ab68 	.word	0x0800ab68
 8009ad0:	0800ab58 	.word	0x0800ab58
 8009ad4:	a3b5      	add	r3, pc, #724	; (adr r3, 8009dac <__ieee754_pow+0xa54>)
 8009ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ada:	4640      	mov	r0, r8
 8009adc:	4649      	mov	r1, r9
 8009ade:	f7f6 fbdd 	bl	800029c <__adddf3>
 8009ae2:	4622      	mov	r2, r4
 8009ae4:	ec41 0b1a 	vmov	d10, r0, r1
 8009ae8:	462b      	mov	r3, r5
 8009aea:	4630      	mov	r0, r6
 8009aec:	4639      	mov	r1, r7
 8009aee:	f7f6 fbd3 	bl	8000298 <__aeabi_dsub>
 8009af2:	4602      	mov	r2, r0
 8009af4:	460b      	mov	r3, r1
 8009af6:	ec51 0b1a 	vmov	r0, r1, d10
 8009afa:	f7f7 f815 	bl	8000b28 <__aeabi_dcmpgt>
 8009afe:	2800      	cmp	r0, #0
 8009b00:	f47f ae04 	bne.w	800970c <__ieee754_pow+0x3b4>
 8009b04:	4aa4      	ldr	r2, [pc, #656]	; (8009d98 <__ieee754_pow+0xa40>)
 8009b06:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009b0a:	4293      	cmp	r3, r2
 8009b0c:	f340 8108 	ble.w	8009d20 <__ieee754_pow+0x9c8>
 8009b10:	151b      	asrs	r3, r3, #20
 8009b12:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009b16:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009b1a:	fa4a f303 	asr.w	r3, sl, r3
 8009b1e:	445b      	add	r3, fp
 8009b20:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009b24:	4e9d      	ldr	r6, [pc, #628]	; (8009d9c <__ieee754_pow+0xa44>)
 8009b26:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009b2a:	4116      	asrs	r6, r2
 8009b2c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009b30:	2000      	movs	r0, #0
 8009b32:	ea23 0106 	bic.w	r1, r3, r6
 8009b36:	f1c2 0214 	rsb	r2, r2, #20
 8009b3a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009b3e:	fa4a fa02 	asr.w	sl, sl, r2
 8009b42:	f1bb 0f00 	cmp.w	fp, #0
 8009b46:	4602      	mov	r2, r0
 8009b48:	460b      	mov	r3, r1
 8009b4a:	4620      	mov	r0, r4
 8009b4c:	4629      	mov	r1, r5
 8009b4e:	bfb8      	it	lt
 8009b50:	f1ca 0a00 	rsblt	sl, sl, #0
 8009b54:	f7f6 fba0 	bl	8000298 <__aeabi_dsub>
 8009b58:	ec41 0b19 	vmov	d9, r0, r1
 8009b5c:	4642      	mov	r2, r8
 8009b5e:	464b      	mov	r3, r9
 8009b60:	ec51 0b19 	vmov	r0, r1, d9
 8009b64:	f7f6 fb9a 	bl	800029c <__adddf3>
 8009b68:	a37b      	add	r3, pc, #492	; (adr r3, 8009d58 <__ieee754_pow+0xa00>)
 8009b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6e:	2000      	movs	r0, #0
 8009b70:	4604      	mov	r4, r0
 8009b72:	460d      	mov	r5, r1
 8009b74:	f7f6 fd48 	bl	8000608 <__aeabi_dmul>
 8009b78:	ec53 2b19 	vmov	r2, r3, d9
 8009b7c:	4606      	mov	r6, r0
 8009b7e:	460f      	mov	r7, r1
 8009b80:	4620      	mov	r0, r4
 8009b82:	4629      	mov	r1, r5
 8009b84:	f7f6 fb88 	bl	8000298 <__aeabi_dsub>
 8009b88:	4602      	mov	r2, r0
 8009b8a:	460b      	mov	r3, r1
 8009b8c:	4640      	mov	r0, r8
 8009b8e:	4649      	mov	r1, r9
 8009b90:	f7f6 fb82 	bl	8000298 <__aeabi_dsub>
 8009b94:	a372      	add	r3, pc, #456	; (adr r3, 8009d60 <__ieee754_pow+0xa08>)
 8009b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b9a:	f7f6 fd35 	bl	8000608 <__aeabi_dmul>
 8009b9e:	a372      	add	r3, pc, #456	; (adr r3, 8009d68 <__ieee754_pow+0xa10>)
 8009ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba4:	4680      	mov	r8, r0
 8009ba6:	4689      	mov	r9, r1
 8009ba8:	4620      	mov	r0, r4
 8009baa:	4629      	mov	r1, r5
 8009bac:	f7f6 fd2c 	bl	8000608 <__aeabi_dmul>
 8009bb0:	4602      	mov	r2, r0
 8009bb2:	460b      	mov	r3, r1
 8009bb4:	4640      	mov	r0, r8
 8009bb6:	4649      	mov	r1, r9
 8009bb8:	f7f6 fb70 	bl	800029c <__adddf3>
 8009bbc:	4604      	mov	r4, r0
 8009bbe:	460d      	mov	r5, r1
 8009bc0:	4602      	mov	r2, r0
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	4630      	mov	r0, r6
 8009bc6:	4639      	mov	r1, r7
 8009bc8:	f7f6 fb68 	bl	800029c <__adddf3>
 8009bcc:	4632      	mov	r2, r6
 8009bce:	463b      	mov	r3, r7
 8009bd0:	4680      	mov	r8, r0
 8009bd2:	4689      	mov	r9, r1
 8009bd4:	f7f6 fb60 	bl	8000298 <__aeabi_dsub>
 8009bd8:	4602      	mov	r2, r0
 8009bda:	460b      	mov	r3, r1
 8009bdc:	4620      	mov	r0, r4
 8009bde:	4629      	mov	r1, r5
 8009be0:	f7f6 fb5a 	bl	8000298 <__aeabi_dsub>
 8009be4:	4642      	mov	r2, r8
 8009be6:	4606      	mov	r6, r0
 8009be8:	460f      	mov	r7, r1
 8009bea:	464b      	mov	r3, r9
 8009bec:	4640      	mov	r0, r8
 8009bee:	4649      	mov	r1, r9
 8009bf0:	f7f6 fd0a 	bl	8000608 <__aeabi_dmul>
 8009bf4:	a35e      	add	r3, pc, #376	; (adr r3, 8009d70 <__ieee754_pow+0xa18>)
 8009bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bfa:	4604      	mov	r4, r0
 8009bfc:	460d      	mov	r5, r1
 8009bfe:	f7f6 fd03 	bl	8000608 <__aeabi_dmul>
 8009c02:	a35d      	add	r3, pc, #372	; (adr r3, 8009d78 <__ieee754_pow+0xa20>)
 8009c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c08:	f7f6 fb46 	bl	8000298 <__aeabi_dsub>
 8009c0c:	4622      	mov	r2, r4
 8009c0e:	462b      	mov	r3, r5
 8009c10:	f7f6 fcfa 	bl	8000608 <__aeabi_dmul>
 8009c14:	a35a      	add	r3, pc, #360	; (adr r3, 8009d80 <__ieee754_pow+0xa28>)
 8009c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c1a:	f7f6 fb3f 	bl	800029c <__adddf3>
 8009c1e:	4622      	mov	r2, r4
 8009c20:	462b      	mov	r3, r5
 8009c22:	f7f6 fcf1 	bl	8000608 <__aeabi_dmul>
 8009c26:	a358      	add	r3, pc, #352	; (adr r3, 8009d88 <__ieee754_pow+0xa30>)
 8009c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c2c:	f7f6 fb34 	bl	8000298 <__aeabi_dsub>
 8009c30:	4622      	mov	r2, r4
 8009c32:	462b      	mov	r3, r5
 8009c34:	f7f6 fce8 	bl	8000608 <__aeabi_dmul>
 8009c38:	a355      	add	r3, pc, #340	; (adr r3, 8009d90 <__ieee754_pow+0xa38>)
 8009c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c3e:	f7f6 fb2d 	bl	800029c <__adddf3>
 8009c42:	4622      	mov	r2, r4
 8009c44:	462b      	mov	r3, r5
 8009c46:	f7f6 fcdf 	bl	8000608 <__aeabi_dmul>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	4640      	mov	r0, r8
 8009c50:	4649      	mov	r1, r9
 8009c52:	f7f6 fb21 	bl	8000298 <__aeabi_dsub>
 8009c56:	4604      	mov	r4, r0
 8009c58:	460d      	mov	r5, r1
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	460b      	mov	r3, r1
 8009c5e:	4640      	mov	r0, r8
 8009c60:	4649      	mov	r1, r9
 8009c62:	f7f6 fcd1 	bl	8000608 <__aeabi_dmul>
 8009c66:	2200      	movs	r2, #0
 8009c68:	ec41 0b19 	vmov	d9, r0, r1
 8009c6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009c70:	4620      	mov	r0, r4
 8009c72:	4629      	mov	r1, r5
 8009c74:	f7f6 fb10 	bl	8000298 <__aeabi_dsub>
 8009c78:	4602      	mov	r2, r0
 8009c7a:	460b      	mov	r3, r1
 8009c7c:	ec51 0b19 	vmov	r0, r1, d9
 8009c80:	f7f6 fdec 	bl	800085c <__aeabi_ddiv>
 8009c84:	4632      	mov	r2, r6
 8009c86:	4604      	mov	r4, r0
 8009c88:	460d      	mov	r5, r1
 8009c8a:	463b      	mov	r3, r7
 8009c8c:	4640      	mov	r0, r8
 8009c8e:	4649      	mov	r1, r9
 8009c90:	f7f6 fcba 	bl	8000608 <__aeabi_dmul>
 8009c94:	4632      	mov	r2, r6
 8009c96:	463b      	mov	r3, r7
 8009c98:	f7f6 fb00 	bl	800029c <__adddf3>
 8009c9c:	4602      	mov	r2, r0
 8009c9e:	460b      	mov	r3, r1
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	4629      	mov	r1, r5
 8009ca4:	f7f6 faf8 	bl	8000298 <__aeabi_dsub>
 8009ca8:	4642      	mov	r2, r8
 8009caa:	464b      	mov	r3, r9
 8009cac:	f7f6 faf4 	bl	8000298 <__aeabi_dsub>
 8009cb0:	460b      	mov	r3, r1
 8009cb2:	4602      	mov	r2, r0
 8009cb4:	493a      	ldr	r1, [pc, #232]	; (8009da0 <__ieee754_pow+0xa48>)
 8009cb6:	2000      	movs	r0, #0
 8009cb8:	f7f6 faee 	bl	8000298 <__aeabi_dsub>
 8009cbc:	ec41 0b10 	vmov	d0, r0, r1
 8009cc0:	ee10 3a90 	vmov	r3, s1
 8009cc4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009cc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009ccc:	da2b      	bge.n	8009d26 <__ieee754_pow+0x9ce>
 8009cce:	4650      	mov	r0, sl
 8009cd0:	f000 f966 	bl	8009fa0 <scalbn>
 8009cd4:	ec51 0b10 	vmov	r0, r1, d0
 8009cd8:	ec53 2b18 	vmov	r2, r3, d8
 8009cdc:	f7ff bbed 	b.w	80094ba <__ieee754_pow+0x162>
 8009ce0:	4b30      	ldr	r3, [pc, #192]	; (8009da4 <__ieee754_pow+0xa4c>)
 8009ce2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009ce6:	429e      	cmp	r6, r3
 8009ce8:	f77f af0c 	ble.w	8009b04 <__ieee754_pow+0x7ac>
 8009cec:	4b2e      	ldr	r3, [pc, #184]	; (8009da8 <__ieee754_pow+0xa50>)
 8009cee:	440b      	add	r3, r1
 8009cf0:	4303      	orrs	r3, r0
 8009cf2:	d009      	beq.n	8009d08 <__ieee754_pow+0x9b0>
 8009cf4:	ec51 0b18 	vmov	r0, r1, d8
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	f7f6 fef6 	bl	8000aec <__aeabi_dcmplt>
 8009d00:	3800      	subs	r0, #0
 8009d02:	bf18      	it	ne
 8009d04:	2001      	movne	r0, #1
 8009d06:	e447      	b.n	8009598 <__ieee754_pow+0x240>
 8009d08:	4622      	mov	r2, r4
 8009d0a:	462b      	mov	r3, r5
 8009d0c:	f7f6 fac4 	bl	8000298 <__aeabi_dsub>
 8009d10:	4642      	mov	r2, r8
 8009d12:	464b      	mov	r3, r9
 8009d14:	f7f6 fefe 	bl	8000b14 <__aeabi_dcmpge>
 8009d18:	2800      	cmp	r0, #0
 8009d1a:	f43f aef3 	beq.w	8009b04 <__ieee754_pow+0x7ac>
 8009d1e:	e7e9      	b.n	8009cf4 <__ieee754_pow+0x99c>
 8009d20:	f04f 0a00 	mov.w	sl, #0
 8009d24:	e71a      	b.n	8009b5c <__ieee754_pow+0x804>
 8009d26:	ec51 0b10 	vmov	r0, r1, d0
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	e7d4      	b.n	8009cd8 <__ieee754_pow+0x980>
 8009d2e:	491c      	ldr	r1, [pc, #112]	; (8009da0 <__ieee754_pow+0xa48>)
 8009d30:	2000      	movs	r0, #0
 8009d32:	f7ff bb30 	b.w	8009396 <__ieee754_pow+0x3e>
 8009d36:	2000      	movs	r0, #0
 8009d38:	2100      	movs	r1, #0
 8009d3a:	f7ff bb2c 	b.w	8009396 <__ieee754_pow+0x3e>
 8009d3e:	4630      	mov	r0, r6
 8009d40:	4639      	mov	r1, r7
 8009d42:	f7ff bb28 	b.w	8009396 <__ieee754_pow+0x3e>
 8009d46:	9204      	str	r2, [sp, #16]
 8009d48:	f7ff bb7a 	b.w	8009440 <__ieee754_pow+0xe8>
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	f7ff bb64 	b.w	800941a <__ieee754_pow+0xc2>
 8009d52:	bf00      	nop
 8009d54:	f3af 8000 	nop.w
 8009d58:	00000000 	.word	0x00000000
 8009d5c:	3fe62e43 	.word	0x3fe62e43
 8009d60:	fefa39ef 	.word	0xfefa39ef
 8009d64:	3fe62e42 	.word	0x3fe62e42
 8009d68:	0ca86c39 	.word	0x0ca86c39
 8009d6c:	be205c61 	.word	0xbe205c61
 8009d70:	72bea4d0 	.word	0x72bea4d0
 8009d74:	3e663769 	.word	0x3e663769
 8009d78:	c5d26bf1 	.word	0xc5d26bf1
 8009d7c:	3ebbbd41 	.word	0x3ebbbd41
 8009d80:	af25de2c 	.word	0xaf25de2c
 8009d84:	3f11566a 	.word	0x3f11566a
 8009d88:	16bebd93 	.word	0x16bebd93
 8009d8c:	3f66c16c 	.word	0x3f66c16c
 8009d90:	5555553e 	.word	0x5555553e
 8009d94:	3fc55555 	.word	0x3fc55555
 8009d98:	3fe00000 	.word	0x3fe00000
 8009d9c:	000fffff 	.word	0x000fffff
 8009da0:	3ff00000 	.word	0x3ff00000
 8009da4:	4090cbff 	.word	0x4090cbff
 8009da8:	3f6f3400 	.word	0x3f6f3400
 8009dac:	652b82fe 	.word	0x652b82fe
 8009db0:	3c971547 	.word	0x3c971547

08009db4 <__ieee754_sqrt>:
 8009db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009db8:	ec55 4b10 	vmov	r4, r5, d0
 8009dbc:	4e55      	ldr	r6, [pc, #340]	; (8009f14 <__ieee754_sqrt+0x160>)
 8009dbe:	43ae      	bics	r6, r5
 8009dc0:	ee10 0a10 	vmov	r0, s0
 8009dc4:	ee10 3a10 	vmov	r3, s0
 8009dc8:	462a      	mov	r2, r5
 8009dca:	4629      	mov	r1, r5
 8009dcc:	d110      	bne.n	8009df0 <__ieee754_sqrt+0x3c>
 8009dce:	ee10 2a10 	vmov	r2, s0
 8009dd2:	462b      	mov	r3, r5
 8009dd4:	f7f6 fc18 	bl	8000608 <__aeabi_dmul>
 8009dd8:	4602      	mov	r2, r0
 8009dda:	460b      	mov	r3, r1
 8009ddc:	4620      	mov	r0, r4
 8009dde:	4629      	mov	r1, r5
 8009de0:	f7f6 fa5c 	bl	800029c <__adddf3>
 8009de4:	4604      	mov	r4, r0
 8009de6:	460d      	mov	r5, r1
 8009de8:	ec45 4b10 	vmov	d0, r4, r5
 8009dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009df0:	2d00      	cmp	r5, #0
 8009df2:	dc10      	bgt.n	8009e16 <__ieee754_sqrt+0x62>
 8009df4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009df8:	4330      	orrs	r0, r6
 8009dfa:	d0f5      	beq.n	8009de8 <__ieee754_sqrt+0x34>
 8009dfc:	b15d      	cbz	r5, 8009e16 <__ieee754_sqrt+0x62>
 8009dfe:	ee10 2a10 	vmov	r2, s0
 8009e02:	462b      	mov	r3, r5
 8009e04:	ee10 0a10 	vmov	r0, s0
 8009e08:	f7f6 fa46 	bl	8000298 <__aeabi_dsub>
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	460b      	mov	r3, r1
 8009e10:	f7f6 fd24 	bl	800085c <__aeabi_ddiv>
 8009e14:	e7e6      	b.n	8009de4 <__ieee754_sqrt+0x30>
 8009e16:	1512      	asrs	r2, r2, #20
 8009e18:	d074      	beq.n	8009f04 <__ieee754_sqrt+0x150>
 8009e1a:	07d4      	lsls	r4, r2, #31
 8009e1c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009e20:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8009e24:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009e28:	bf5e      	ittt	pl
 8009e2a:	0fda      	lsrpl	r2, r3, #31
 8009e2c:	005b      	lslpl	r3, r3, #1
 8009e2e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8009e32:	2400      	movs	r4, #0
 8009e34:	0fda      	lsrs	r2, r3, #31
 8009e36:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8009e3a:	107f      	asrs	r7, r7, #1
 8009e3c:	005b      	lsls	r3, r3, #1
 8009e3e:	2516      	movs	r5, #22
 8009e40:	4620      	mov	r0, r4
 8009e42:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8009e46:	1886      	adds	r6, r0, r2
 8009e48:	428e      	cmp	r6, r1
 8009e4a:	bfde      	ittt	le
 8009e4c:	1b89      	suble	r1, r1, r6
 8009e4e:	18b0      	addle	r0, r6, r2
 8009e50:	18a4      	addle	r4, r4, r2
 8009e52:	0049      	lsls	r1, r1, #1
 8009e54:	3d01      	subs	r5, #1
 8009e56:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8009e5a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8009e5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009e62:	d1f0      	bne.n	8009e46 <__ieee754_sqrt+0x92>
 8009e64:	462a      	mov	r2, r5
 8009e66:	f04f 0e20 	mov.w	lr, #32
 8009e6a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009e6e:	4281      	cmp	r1, r0
 8009e70:	eb06 0c05 	add.w	ip, r6, r5
 8009e74:	dc02      	bgt.n	8009e7c <__ieee754_sqrt+0xc8>
 8009e76:	d113      	bne.n	8009ea0 <__ieee754_sqrt+0xec>
 8009e78:	459c      	cmp	ip, r3
 8009e7a:	d811      	bhi.n	8009ea0 <__ieee754_sqrt+0xec>
 8009e7c:	f1bc 0f00 	cmp.w	ip, #0
 8009e80:	eb0c 0506 	add.w	r5, ip, r6
 8009e84:	da43      	bge.n	8009f0e <__ieee754_sqrt+0x15a>
 8009e86:	2d00      	cmp	r5, #0
 8009e88:	db41      	blt.n	8009f0e <__ieee754_sqrt+0x15a>
 8009e8a:	f100 0801 	add.w	r8, r0, #1
 8009e8e:	1a09      	subs	r1, r1, r0
 8009e90:	459c      	cmp	ip, r3
 8009e92:	bf88      	it	hi
 8009e94:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8009e98:	eba3 030c 	sub.w	r3, r3, ip
 8009e9c:	4432      	add	r2, r6
 8009e9e:	4640      	mov	r0, r8
 8009ea0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8009ea4:	f1be 0e01 	subs.w	lr, lr, #1
 8009ea8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8009eac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009eb0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009eb4:	d1db      	bne.n	8009e6e <__ieee754_sqrt+0xba>
 8009eb6:	430b      	orrs	r3, r1
 8009eb8:	d006      	beq.n	8009ec8 <__ieee754_sqrt+0x114>
 8009eba:	1c50      	adds	r0, r2, #1
 8009ebc:	bf13      	iteet	ne
 8009ebe:	3201      	addne	r2, #1
 8009ec0:	3401      	addeq	r4, #1
 8009ec2:	4672      	moveq	r2, lr
 8009ec4:	f022 0201 	bicne.w	r2, r2, #1
 8009ec8:	1063      	asrs	r3, r4, #1
 8009eca:	0852      	lsrs	r2, r2, #1
 8009ecc:	07e1      	lsls	r1, r4, #31
 8009ece:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009ed2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009ed6:	bf48      	it	mi
 8009ed8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8009edc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8009ee0:	4614      	mov	r4, r2
 8009ee2:	e781      	b.n	8009de8 <__ieee754_sqrt+0x34>
 8009ee4:	0ad9      	lsrs	r1, r3, #11
 8009ee6:	3815      	subs	r0, #21
 8009ee8:	055b      	lsls	r3, r3, #21
 8009eea:	2900      	cmp	r1, #0
 8009eec:	d0fa      	beq.n	8009ee4 <__ieee754_sqrt+0x130>
 8009eee:	02cd      	lsls	r5, r1, #11
 8009ef0:	d50a      	bpl.n	8009f08 <__ieee754_sqrt+0x154>
 8009ef2:	f1c2 0420 	rsb	r4, r2, #32
 8009ef6:	fa23 f404 	lsr.w	r4, r3, r4
 8009efa:	1e55      	subs	r5, r2, #1
 8009efc:	4093      	lsls	r3, r2
 8009efe:	4321      	orrs	r1, r4
 8009f00:	1b42      	subs	r2, r0, r5
 8009f02:	e78a      	b.n	8009e1a <__ieee754_sqrt+0x66>
 8009f04:	4610      	mov	r0, r2
 8009f06:	e7f0      	b.n	8009eea <__ieee754_sqrt+0x136>
 8009f08:	0049      	lsls	r1, r1, #1
 8009f0a:	3201      	adds	r2, #1
 8009f0c:	e7ef      	b.n	8009eee <__ieee754_sqrt+0x13a>
 8009f0e:	4680      	mov	r8, r0
 8009f10:	e7bd      	b.n	8009e8e <__ieee754_sqrt+0xda>
 8009f12:	bf00      	nop
 8009f14:	7ff00000 	.word	0x7ff00000

08009f18 <with_errno>:
 8009f18:	b570      	push	{r4, r5, r6, lr}
 8009f1a:	4604      	mov	r4, r0
 8009f1c:	460d      	mov	r5, r1
 8009f1e:	4616      	mov	r6, r2
 8009f20:	f7fc f9f2 	bl	8006308 <__errno>
 8009f24:	4629      	mov	r1, r5
 8009f26:	6006      	str	r6, [r0, #0]
 8009f28:	4620      	mov	r0, r4
 8009f2a:	bd70      	pop	{r4, r5, r6, pc}

08009f2c <xflow>:
 8009f2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f2e:	4614      	mov	r4, r2
 8009f30:	461d      	mov	r5, r3
 8009f32:	b108      	cbz	r0, 8009f38 <xflow+0xc>
 8009f34:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009f38:	e9cd 2300 	strd	r2, r3, [sp]
 8009f3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f40:	4620      	mov	r0, r4
 8009f42:	4629      	mov	r1, r5
 8009f44:	f7f6 fb60 	bl	8000608 <__aeabi_dmul>
 8009f48:	2222      	movs	r2, #34	; 0x22
 8009f4a:	b003      	add	sp, #12
 8009f4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f50:	f7ff bfe2 	b.w	8009f18 <with_errno>

08009f54 <__math_uflow>:
 8009f54:	b508      	push	{r3, lr}
 8009f56:	2200      	movs	r2, #0
 8009f58:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009f5c:	f7ff ffe6 	bl	8009f2c <xflow>
 8009f60:	ec41 0b10 	vmov	d0, r0, r1
 8009f64:	bd08      	pop	{r3, pc}

08009f66 <__math_oflow>:
 8009f66:	b508      	push	{r3, lr}
 8009f68:	2200      	movs	r2, #0
 8009f6a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8009f6e:	f7ff ffdd 	bl	8009f2c <xflow>
 8009f72:	ec41 0b10 	vmov	d0, r0, r1
 8009f76:	bd08      	pop	{r3, pc}

08009f78 <fabs>:
 8009f78:	ec51 0b10 	vmov	r0, r1, d0
 8009f7c:	ee10 2a10 	vmov	r2, s0
 8009f80:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009f84:	ec43 2b10 	vmov	d0, r2, r3
 8009f88:	4770      	bx	lr

08009f8a <finite>:
 8009f8a:	b082      	sub	sp, #8
 8009f8c:	ed8d 0b00 	vstr	d0, [sp]
 8009f90:	9801      	ldr	r0, [sp, #4]
 8009f92:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8009f96:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009f9a:	0fc0      	lsrs	r0, r0, #31
 8009f9c:	b002      	add	sp, #8
 8009f9e:	4770      	bx	lr

08009fa0 <scalbn>:
 8009fa0:	b570      	push	{r4, r5, r6, lr}
 8009fa2:	ec55 4b10 	vmov	r4, r5, d0
 8009fa6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8009faa:	4606      	mov	r6, r0
 8009fac:	462b      	mov	r3, r5
 8009fae:	b99a      	cbnz	r2, 8009fd8 <scalbn+0x38>
 8009fb0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009fb4:	4323      	orrs	r3, r4
 8009fb6:	d036      	beq.n	800a026 <scalbn+0x86>
 8009fb8:	4b39      	ldr	r3, [pc, #228]	; (800a0a0 <scalbn+0x100>)
 8009fba:	4629      	mov	r1, r5
 8009fbc:	ee10 0a10 	vmov	r0, s0
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	f7f6 fb21 	bl	8000608 <__aeabi_dmul>
 8009fc6:	4b37      	ldr	r3, [pc, #220]	; (800a0a4 <scalbn+0x104>)
 8009fc8:	429e      	cmp	r6, r3
 8009fca:	4604      	mov	r4, r0
 8009fcc:	460d      	mov	r5, r1
 8009fce:	da10      	bge.n	8009ff2 <scalbn+0x52>
 8009fd0:	a32b      	add	r3, pc, #172	; (adr r3, 800a080 <scalbn+0xe0>)
 8009fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd6:	e03a      	b.n	800a04e <scalbn+0xae>
 8009fd8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009fdc:	428a      	cmp	r2, r1
 8009fde:	d10c      	bne.n	8009ffa <scalbn+0x5a>
 8009fe0:	ee10 2a10 	vmov	r2, s0
 8009fe4:	4620      	mov	r0, r4
 8009fe6:	4629      	mov	r1, r5
 8009fe8:	f7f6 f958 	bl	800029c <__adddf3>
 8009fec:	4604      	mov	r4, r0
 8009fee:	460d      	mov	r5, r1
 8009ff0:	e019      	b.n	800a026 <scalbn+0x86>
 8009ff2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009ff6:	460b      	mov	r3, r1
 8009ff8:	3a36      	subs	r2, #54	; 0x36
 8009ffa:	4432      	add	r2, r6
 8009ffc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a000:	428a      	cmp	r2, r1
 800a002:	dd08      	ble.n	800a016 <scalbn+0x76>
 800a004:	2d00      	cmp	r5, #0
 800a006:	a120      	add	r1, pc, #128	; (adr r1, 800a088 <scalbn+0xe8>)
 800a008:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a00c:	da1c      	bge.n	800a048 <scalbn+0xa8>
 800a00e:	a120      	add	r1, pc, #128	; (adr r1, 800a090 <scalbn+0xf0>)
 800a010:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a014:	e018      	b.n	800a048 <scalbn+0xa8>
 800a016:	2a00      	cmp	r2, #0
 800a018:	dd08      	ble.n	800a02c <scalbn+0x8c>
 800a01a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a01e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a022:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a026:	ec45 4b10 	vmov	d0, r4, r5
 800a02a:	bd70      	pop	{r4, r5, r6, pc}
 800a02c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a030:	da19      	bge.n	800a066 <scalbn+0xc6>
 800a032:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a036:	429e      	cmp	r6, r3
 800a038:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a03c:	dd0a      	ble.n	800a054 <scalbn+0xb4>
 800a03e:	a112      	add	r1, pc, #72	; (adr r1, 800a088 <scalbn+0xe8>)
 800a040:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d1e2      	bne.n	800a00e <scalbn+0x6e>
 800a048:	a30f      	add	r3, pc, #60	; (adr r3, 800a088 <scalbn+0xe8>)
 800a04a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a04e:	f7f6 fadb 	bl	8000608 <__aeabi_dmul>
 800a052:	e7cb      	b.n	8009fec <scalbn+0x4c>
 800a054:	a10a      	add	r1, pc, #40	; (adr r1, 800a080 <scalbn+0xe0>)
 800a056:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d0b8      	beq.n	8009fd0 <scalbn+0x30>
 800a05e:	a10e      	add	r1, pc, #56	; (adr r1, 800a098 <scalbn+0xf8>)
 800a060:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a064:	e7b4      	b.n	8009fd0 <scalbn+0x30>
 800a066:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a06a:	3236      	adds	r2, #54	; 0x36
 800a06c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a070:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a074:	4620      	mov	r0, r4
 800a076:	4b0c      	ldr	r3, [pc, #48]	; (800a0a8 <scalbn+0x108>)
 800a078:	2200      	movs	r2, #0
 800a07a:	e7e8      	b.n	800a04e <scalbn+0xae>
 800a07c:	f3af 8000 	nop.w
 800a080:	c2f8f359 	.word	0xc2f8f359
 800a084:	01a56e1f 	.word	0x01a56e1f
 800a088:	8800759c 	.word	0x8800759c
 800a08c:	7e37e43c 	.word	0x7e37e43c
 800a090:	8800759c 	.word	0x8800759c
 800a094:	fe37e43c 	.word	0xfe37e43c
 800a098:	c2f8f359 	.word	0xc2f8f359
 800a09c:	81a56e1f 	.word	0x81a56e1f
 800a0a0:	43500000 	.word	0x43500000
 800a0a4:	ffff3cb0 	.word	0xffff3cb0
 800a0a8:	3c900000 	.word	0x3c900000

0800a0ac <_init>:
 800a0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ae:	bf00      	nop
 800a0b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0b2:	bc08      	pop	{r3}
 800a0b4:	469e      	mov	lr, r3
 800a0b6:	4770      	bx	lr

0800a0b8 <_fini>:
 800a0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ba:	bf00      	nop
 800a0bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0be:	bc08      	pop	{r3}
 800a0c0:	469e      	mov	lr, r3
 800a0c2:	4770      	bx	lr
