#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 12 21:22:37 2018
# Process ID: 17374
# Current directory: /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1
# Command line: vivado -log ComplexMultiply.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ComplexMultiply.tcl
# Log file: /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/ComplexMultiply.vds
# Journal file: /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ComplexMultiply.tcl -notrace
Command: synth_design -top ComplexMultiply -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17442 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1294.738 ; gain = 80.875 ; free physical = 604 ; free virtual = 6576
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComplexMultiply' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/ComplexMultiply.vhd:49]
	Parameter g_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_0' declared at '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-17374-niklas-desktop/realtime/xbip_dsp48_macro_0_stub.vhdl:5' bound to instance 'inst_real_dsp_1' of component 'xbip_dsp48_macro_0' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/ComplexMultiply.vhd:73]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_macro_0' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-17374-niklas-desktop/realtime/xbip_dsp48_macro_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_0' declared at '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-17374-niklas-desktop/realtime/xbip_dsp48_macro_0_stub.vhdl:5' bound to instance 'inst_real_dsp_2' of component 'xbip_dsp48_macro_0' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/ComplexMultiply.vhd:82]
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_0' declared at '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-17374-niklas-desktop/realtime/xbip_dsp48_macro_0_stub.vhdl:5' bound to instance 'inst_complex_dsp_1' of component 'xbip_dsp48_macro_0' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/ComplexMultiply.vhd:92]
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_0' declared at '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-17374-niklas-desktop/realtime/xbip_dsp48_macro_0_stub.vhdl:5' bound to instance 'inst_complex_dsp_2' of component 'xbip_dsp48_macro_0' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/ComplexMultiply.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'ComplexMultiply' (1#1) [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/ComplexMultiply.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1338.363 ; gain = 124.500 ; free physical = 619 ; free virtual = 6593
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1338.363 ; gain = 124.500 ; free physical = 617 ; free virtual = 6591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1338.363 ; gain = 124.500 ; free physical = 617 ; free virtual = 6591
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-17374-niklas-desktop/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'inst_real_dsp_1'
Finished Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-17374-niklas-desktop/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'inst_real_dsp_1'
Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-17374-niklas-desktop/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'inst_real_dsp_2'
Finished Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-17374-niklas-desktop/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'inst_real_dsp_2'
Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-17374-niklas-desktop/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'inst_complex_dsp_1'
Finished Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-17374-niklas-desktop/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'inst_complex_dsp_1'
Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-17374-niklas-desktop/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'inst_complex_dsp_2'
Finished Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-17374-niklas-desktop/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'inst_complex_dsp_2'
Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.387 ; gain = 0.000 ; free physical = 329 ; free virtual = 6321
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'inst_complex_dsp_1' at clock pin 'CLK' is different from the actual clock period '3.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'inst_complex_dsp_2' at clock pin 'CLK' is different from the actual clock period '3.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'inst_real_dsp_1' at clock pin 'CLK' is different from the actual clock period '3.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'inst_real_dsp_2' at clock pin 'CLK' is different from the actual clock period '3.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 400 ; free virtual = 6397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 400 ; free virtual = 6397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst_complex_dsp_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_complex_dsp_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_real_dsp_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_real_dsp_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 402 ; free virtual = 6398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 400 ; free virtual = 6397
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               18 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ComplexMultiply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               18 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 394 ; free virtual = 6392
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 260 ; free virtual = 6265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 260 ; free virtual = 6264
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 258 ; free virtual = 6263
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 257 ; free virtual = 6263
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 257 ; free virtual = 6263
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 257 ; free virtual = 6263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 257 ; free virtual = 6263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 257 ; free virtual = 6263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 257 ; free virtual = 6263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |xbip_dsp48_macro_0 |         4|
+------+-------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |xbip_dsp48_macro_0_bbox_3 |     1|
|2     |xbip_dsp48_macro_0_bbox_4 |     1|
|3     |xbip_dsp48_macro_0_bbox_5 |     1|
|4     |xbip_dsp48_macro_0_bbox_6 |     1|
|5     |BUFG                      |     1|
|6     |CARRY4                    |     9|
|7     |LUT1                      |    38|
|8     |FDCE                      |   144|
|9     |IBUF                      |    74|
|10    |OBUF                      |    72|
+------+--------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   482|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1686.387 ; gain = 472.523 ; free physical = 257 ; free virtual = 6263
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1686.387 ; gain = 124.500 ; free physical = 314 ; free virtual = 6320
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1686.395 ; gain = 472.523 ; free physical = 314 ; free virtual = 6320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1686.395 ; gain = 484.109 ; free physical = 304 ; free virtual = 6307
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/ComplexMultiply.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ComplexMultiply_utilization_synth.rpt -pb ComplexMultiply_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1686.395 ; gain = 0.000 ; free physical = 305 ; free virtual = 6309
INFO: [Common 17-206] Exiting Vivado at Mon Nov 12 21:23:27 2018...
