verilog-signals-combine-bus is a compiled Lisp function in `verilog-mode.el'.<br/><br/>(verilog-signals-combine-bus IN-LIST)<br/><br/>Return a list of signals in IN-LIST, with buses combined.<br/>Duplicate signals are also removed.  For example A[2] and A[1] become A[2:1].