FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"MTCA_MIMIC1_PULSE_ANAL";
2"MTCA_MIMIC2_PULSE_ANAL";
3"GND\G";
4"MTCA_MIMIC2_OUT_P";
5"MTCA_MIMIC1_OUT_N";
6"MTCA_MIMIC2_OUT_N";
7"GND\G";
8"MTCA_MIMIC1_OUT_P";
%"INPORT"
"1","(-2000,3200)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
%"TESTPOINT_L"
"1","(-1075,2975)","0","misc","I11";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"4;
%"TESTPOINT_L"
"1","(-1075,2875)","0","misc","I12";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"6;
%"TESTPOINT_L"
"1","(-2150,2625)","2","misc","I15";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"1;
%"TESTPOINT_L"
"1","(-2150,2525)","2","misc","I16";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"7;
%"TESTPOINT_L"
"1","(-2150,2275)","2","misc","I17";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"3;
%"TESTPOINT_L"
"1","(-2150,2375)","2","misc","I18";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"2;
%"INPORT"
"1","(-2000,3100)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"INPORT"
"1","(-2000,2975)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"INPORT"
"1","(-2000,2875)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"OUTPORT"
"1","(-900,2625)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(-850,2375)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"TESTPOINT_L"
"1","(-1075,3200)","0","misc","I7";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"8;
%"TESTPOINT_L"
"1","(-1075,3100)","0","misc","I8";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"5;
END.
