// Seed: 78863386
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_9 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire _id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_4
  );
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [id_9 : 1  -  1] id_12;
  logic [1 : -1 'b0] id_13;
  wire id_14;
endmodule
