# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1390 6.4e-05 1024 50 920 305152 17.5208 13.5127 302.294 419.058 752.497 752.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 0.000256 2048 230 970 67072 5.82966 7.05466 129.093 209.349 351.404 351.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1850 6.4e-05 512 190 200 295936 11.6207 6.71965 37.442 209.595 265.535 265.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 2000 0.000256 512 400 250 70656 2.23347 1.70394 10.3369 52.378 66.7519 66.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 580 6.4e-05 1024 135 500 196608 40.0112 13.4881 122.708 417.669 594.092 594.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 370 0.000512 2048 82 1450 18432 5.07898 3.47546 59.2041 104.673 172.536 172.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1210 3.2e-05 512 80 220 591872 24.3918 13.3598 86.1552 418.985 543.077 543.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 600 0.000256 4096 110 3510 57600 11.4979 13.9406 814.565 418.722 1258.8 1258.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1790 6.4e-05 512 200 240 293888 11.7043 6.71744 45.0345 209.595 273.214 273.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 350 0.000512 4096 95 2790 12544 5.7744 6.61094 150.235 209.179 371.873 371.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1390 6.4e-05 1024 50 920 304992 17.5646 13.5404 348.49 418.907 798.611 798.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 0.000256 2048 230 970 67104 5.8616 7.0568 146.043 209.63 368.665 368.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1850 6.4e-05 512 190 200 296064 11.6094 6.72973 42.6909 209.518 270.704 270.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 2000 0.000256 512 400 250 70848 2.25062 1.71213 11.8723 52.5224 68.4574 68.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 580 6.4e-05 1024 135 500 193536 39.9817 13.4041 137.989 414.254 605.843 606.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 370 0.000512 2048 82 1450 18432 5.0897 3.46339 67.7983 104.615 181.067 181.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1210 3.2e-05 512 80 220 592128 24.4172 13.389 97.8921 418.82 554.706 554.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 600 0.000256 4096 110 3510 57744 11.5663 13.9758 932.836 419.132 1377.59 1377.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1790 6.4e-05 512 200 240 293760 11.7401 6.72442 51.3042 209.52 279.446 279.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 350 0.000512 4096 95 2790 12528 5.78816 6.60554 171.581 209.058 393.108 393.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1390 6.4e-05 1024 50 920 304960 17.5207 13.5475 362.893 419.437 813.515 813.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 0.000256 2048 230 970 67040 5.82896 7.04573 152.48 209.48 374.911 374.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1850 6.4e-05 512 190 200 295680 11.6115 6.71914 44.2633 209.785 272.536 272.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 2000 0.000256 512 400 250 70400 2.23274 1.70346 12.2748 52.3784 68.6865 68.7812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 580 6.4e-05 1024 135 500 194560 40.5154 13.578 144.971 419.41 618.689 618.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 370 0.000512 2048 82 1450 18240 5.056 3.44995 70.3394 104.289 183.235 183.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1210 3.2e-05 512 80 220 591360 24.4188 13.3772 101.851 419.35 559.185 559.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 600 0.000256 4096 110 3510 57600 11.4948 13.9517 972.98 418.818 1417.32 1417.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1790 6.4e-05 512 200 240 294400 11.721 6.72986 53.5964 209.783 281.988 282.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 350 0.000512 4096 95 2790 12480 5.75898 6.59866 178.688 209.283 400.401 400.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1390 6.4e-05 1024 50 920 304896 17.4725 13.5127 338.73 418.992 788.823 788.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 0.000256 2048 230 970 67008 5.81862 7.15571 142.227 209.464 364.738 364.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1850 6.4e-05 512 190 200 294912 11.594 6.71453 41.1693 209.302 268.936 269.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 2000 0.000256 512 400 250 70656 2.2344 1.70762 11.4803 52.4808 68.0018 68.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 580 6.4e-05 1024 135 500 190464 39.9902 13.3192 132.163 412.279 597.963 598.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 370 0.000512 2048 82 1450 18432 5.0511 3.4601 66.2399 104.426 179.28 179.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1210 3.2e-05 512 80 220 589824 24.4207 13.3408 95.0758 418.387 551.41 551.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 600 0.000256 4096 110 3510 57600 11.4788 13.9459 907.059 418.798 1351.36 1351.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1790 6.4e-05 512 200 240 293376 11.7043 6.7113 49.7446 209.3 277.618 277.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 350 0.000512 4096 95 2790 12288 5.75053 6.59434 163.651 208.695 384.765 384.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1390 6.4e-05 1024 50 920 305200 17.6122 13.546 343.293 419.616 794.172 794.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 0.000256 2048 230 970 67000 5.86429 7.05968 144.456 209.768 367.221 367.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1850 6.4e-05 512 190 200 294400 11.7106 6.73158 41.8644 209.601 270.062 270.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 2000 0.000256 512 400 250 70800 2.25306 1.71363 11.7237 52.5585 68.3469 68.4421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 580 6.4e-05 1024 135 500 192000 39.9059 13.3509 135.363 412.613 601.442 601.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 370 0.000512 2048 82 1450 18400 5.08304 3.46486 67.234 104.568 180.45 180.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1210 3.2e-05 512 80 220 592000 24.4199 13.3907 96.7771 418.97 553.746 553.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 600 0.000256 4096 110 3510 57600 11.581 13.9858 917.659 419.415 1362.71 1362.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1790 6.4e-05 512 200 240 292800 11.7556 6.732 50.3548 209.601 278.599 278.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 350 0.000512 4096 95 2790 12400 5.78787 6.58374 167.497 208.967 388.907 388.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1390 6.4e-05 1024 50 920 305088 17.4917 13.523 353.048 419.388 803.562 803.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 0.000256 2048 230 970 66976 5.82403 7.12534 148.325 209.646 370.993 371.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1850 6.4e-05 512 190 200 295680 11.5669 6.7201 43.3893 209.455 271.29 271.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 2000 0.000256 512 400 250 70784 2.24342 1.70778 12.0924 52.5269 68.669 68.7639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 580 6.4e-05 1024 135 500 193536 39.7704 13.3632 140.27 413.958 607.58 607.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 370 0.000512 2048 82 1450 17920 5.03677 3.42403 67.2668 103.865 179.692 179.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1210 3.2e-05 512 80 220 591360 24.3442 13.3627 99.6277 418.672 556.19 556.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 600 0.000256 4096 110 3510 57568 11.5036 13.9525 939.074 419.169 1383.77 1383.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1790 6.4e-05 512 200 240 293888 11.6792 6.72067 52.1849 209.455 280.194 280.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 350 0.000512 4096 95 2790 12320 5.7641 6.57661 170.683 208.764 391.863 391.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1390 6.4e-05 1024 50 920 304800 17.5441 13.5396 354.039 419.017 804.246 804.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 0.000256 2048 230 970 66960 5.85229 7.12 149.125 209.785 371.952 372.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1850 6.4e-05 512 190 200 293760 11.6284 6.71197 43.1236 208.922 270.54 270.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 2000 0.000256 512 400 250 70560 2.24262 1.71008 12.0543 52.4009 68.508 68.6019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 580 6.4e-05 1024 135 500 192000 39.8814 13.3427 139.781 412.55 605.771 605.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 370 0.000512 2048 82 1450 18240 5.09587 3.46931 68.8041 104.815 182.284 182.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1210 3.2e-05 512 80 220 587520 24.4694 13.3488 99.2164 417.759 554.974 555.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 600 0.000256 4096 110 3510 57600 11.5585 14.0165 946.708 419.435 1391.79 1391.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1790 6.4e-05 512 200 240 291840 11.7285 6.72154 52.0739 208.925 279.609 279.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 350 0.000512 4096 95 2790 12480 5.79072 6.61194 174.426 209.467 396.369 396.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1390 6.4e-05 1024 50 920 305152 17.5155 13.8586 343.227 419.146 793.866 793.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 0.000256 2048 230 970 66816 5.81427 7.02701 143.27 209.342 365.527 365.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1850 6.4e-05 512 190 200 294912 11.5379 6.70637 42.0026 208.945 269.348 269.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 2000 0.000256 512 400 250 70656 2.23757 1.70326 11.7074 52.4106 68.1536 68.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 580 6.4e-05 1024 135 500 196608 40.003 13.4881 138.037 417.752 609.493 609.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 370 0.000512 2048 82 1450 18432 5.08198 3.47856 67.0444 104.845 180.551 180.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1210 3.2e-05 512 80 220 589824 24.33 13.33 96.4694 417.647 551.957 552.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 600 0.000256 4096 110 3510 57344 11.4831 13.9276 910.411 418.22 1354.12 1354.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1790 6.4e-05 512 200 240 292864 11.6792 6.70598 50.5468 208.947 278.036 278.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 350 0.000512 4096 95 2790 12544 5.78656 6.6279 169.631 209.522 391.644 391.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1390 6.4e-05 1024 50 920 304128 17.5168 13.5429 343.546 418.513 793.228 793.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 0.000256 2048 230 970 66432 5.79568 7.01466 144.112 208.605 365.6 365.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1850 6.4e-05 512 190 200 291840 11.6283 6.68925 41.891 208.252 268.617 268.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 2000 0.000256 512 400 250 69888 2.24042 1.70582 11.72 52.2626 68.0294 68.1222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 580 6.4e-05 1024 135 500 184320 41.0106 13.7434 130.72 412.239 597.927 598.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 370 0.000512 2048 82 1450 17664 5.03872 3.4224 64.8541 103.618 177.032 177.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1210 3.2e-05 512 80 220 583680 24.4745 13.2792 96.1376 416.213 550.293 550.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 600 0.000256 4096 110 3510 57216 11.4625 13.9145 918.433 417.076 1360.96 1361.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1790 6.4e-05 512 200 240 291840 11.6321 6.68762 50.7437 208.313 277.531 277.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 350 0.000512 4096 95 2790 12288 5.77869 6.61898 166.889 209.132 388.492 388.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1390 6.4e-05 1024 50 920 304800 17.5469 13.5409 369.522 419.171 819.885 819.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 0.000256 2048 230 970 66400 5.82438 7.06778 153.867 208.945 375.777 375.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1850 6.4e-05 512 190 200 291200 11.7124 6.70515 44.9494 208.573 272.091 272.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 2000 0.000256 512 400 250 70400 2.24118 1.7056 12.6262 52.3508 69.0233 69.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 580 6.4e-05 1024 135 500 192000 39.899 13.349 145.417 412.758 611.633 611.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 370 0.000512 2048 82 1450 17600 5.05354 3.42221 69.0837 103.752 181.41 181.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1210 3.2e-05 512 80 220 588800 24.256 13.3131 103.65 416.851 558.25 558.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 600 0.000256 4096 110 3510 57200 11.5277 13.9428 977.445 417.761 1420.75 1420.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1790 6.4e-05 512 200 240 291200 11.7125 6.70758 54.2342 208.57 281.38 281.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 350 0.000512 4096 95 2790 12400 5.80083 6.61094 179.599 209.496 401.58 401.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1390 6.4e-05 1024 50 920 304128 17.4618 13.51 432.669 418.252 882.006 882.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 0.000256 2048 230 970 66560 5.82986 7.0311 180.829 209.664 403.429 403.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1850 6.4e-05 512 190 200 294912 11.5612 6.71037 53.7222 209.201 281.347 281.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 2000 0.000256 512 400 250 70656 2.24294 1.71002 15.0178 52.5335 71.602 71.6941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 580 6.4e-05 1024 135 500 196608 39.9987 13.7073 174.936 418.22 647.081 647.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 370 0.000512 2048 82 1450 17408 5.00214 3.35872 80.054 102.509 191.021 191.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1210 3.2e-05 512 80 220 589824 24.3247 13.3288 122.494 418.039 578.369 578.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 600 0.000256 4096 110 3510 57344 11.4797 13.9405 1147.57 419.2 1592.26 1592.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1790 6.4e-05 512 200 240 290816 11.7332 6.71034 63.8004 209.198 291.599 291.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 350 0.000512 4096 95 2790 11776 5.72211 6.54176 199.231 207.616 419.182 419.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1390 6.4e-05 1024 50 930 305024 17.5168 13.5127 300.088 419.19 750.417 750.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1190 0.000256 2048 230 975 67136 5.85114 7.12304 241.095 209.604 463.751 463.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1850 6.4e-05 512 190 210 295424 11.6581 6.71744 73.55 209.583 301.664 301.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 2000 0.000256 512 400 255 70784 2.2417 1.70778 19.1631 52.5236 75.7343 75.8272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 580 6.4e-05 1024 135 495 190464 41.0054 13.4862 220.478 417.691 692.881 693.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 370 0.000512 2048 82 1455 18304 5.08822 3.45789 59.85 104.589 173.085 173.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1210 3.2e-05 512 80 225 590848 24.5981 13.3571 157.858 418.958 614.959 615.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 600 0.000256 4096 110 3510 57792 11.518 13.953 801.333 419.067 1245.95 1246.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1790 6.4e-05 512 200 240 293888 11.748 6.71414 83.9732 209.568 312.167 312.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 350 0.000512 4096 95 2790 12608 5.79174 6.61504 148.33 209.362 370.173 370.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1390 6.4e-05 1024 50 930 304800 17.6027 13.5673 303.864 419.433 754.576 754.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1190 0.000256 2048 230 975 67120 5.86659 7.05331 255.409 209.829 478.232 478.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1850 6.4e-05 512 190 210 295040 11.7316 6.72768 76.2159 209.782 304.619 304.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 2000 0.000256 512 400 255 70720 2.25408 1.7105 11.0849 52.5726 67.7207 67.8158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 580 6.4e-05 1024 135 495 192000 41.0623 13.5369 146.312 419.409 620.543 620.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 370 0.000512 2048 82 1455 18240 5.09811 3.46838 58.4055 104.622 171.693 171.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1210 3.2e-05 512 80 225 591360 24.6117 13.3878 155.235 419.372 612.791 612.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 600 0.000256 4096 110 3510 57760 11.5735 13.9736 808.366 419.516 1253.5 1253.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1790 6.4e-05 512 200 240 293760 11.7933 6.73075 87.7005 209.781 316.165 316.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 350 0.000512 4096 95 2790 12560 5.81043 6.61366 149.479 209.523 371.503 371.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1390 6.4e-05 1024 50 930 304896 17.5528 13.5248 301.747 419.188 752.121 752.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 0.000256 2048 230 975 67104 5.83066 7.04461 126.764 209.597 349.308 349.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1850 6.4e-05 512 190 210 294912 11.6521 6.72131 75.1695 209.271 302.972 303.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 2000 0.000256 512 400 255 70656 2.23853 1.70992 11.0083 52.4528 67.5096 67.6044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 580 6.4e-05 1024 135 495 190464 40.7565 13.4519 143.322 416.339 614.085 614.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 370 0.000512 2048 82 1455 18432 5.08928 3.4775 58.2682 104.82 171.754 171.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1210 3.2e-05 512 80 225 589824 24.5925 13.3636 147.551 418.349 604.041 604.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 600 0.000256 4096 110 3510 57696 11.5355 13.9499 806.565 419.058 1251.18 1251.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1790 6.4e-05 512 200 240 293376 11.714 6.72426 44.0929 209.274 271.962 272.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 350 0.000512 4096 95 2790 12576 5.79728 6.61011 149.108 209.469 371.055 371.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1390 6.4e-05 1024 50 930 304864 17.5884 13.6227 311.233 419.318 761.873 761.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 0.000256 2048 230 975 67088 5.8552 7.05968 130.56 209.803 353.349 353.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1850 6.4e-05 512 190 210 294784 11.6451 6.73146 39.4664 209.42 267.42 267.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 2000 0.000256 512 400 255 70560 2.25002 1.71235 10.5833 52.4986 67.143 67.2399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 580 6.4e-05 1024 135 495 189952 41.2585 13.5212 119.615 418.691 593.301 593.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 370 0.000512 2048 82 1455 18368 5.1072 3.47533 59.7138 104.907 173.305 173.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1210 3.2e-05 512 80 225 589568 24.5531 13.3726 88.5517 418.64 545.299 545.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 600 0.000256 4096 110 3510 57792 11.5651 13.9735 823.489 419.473 1268.57 1268.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1790 6.4e-05 512 200 240 292992 11.7788 6.73104 45.8634 209.421 273.948 274.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 350 0.000512 4096 95 2790 12544 5.81866 6.60934 151.493 209.656 373.65 373.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1390 6.4e-05 1024 50 930 304896 17.5289 13.5123 315.726 419.066 765.944 766.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 0.000256 2048 230 975 66944 5.8313 7.02669 134.033 209.341 356.307 356.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1850 6.4e-05 512 190 210 294912 11.6532 6.71546 40.511 209.599 268.638 268.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 2000 0.000256 512 400 255 70400 2.23392 1.70166 10.8405 52.38 67.2564 67.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 580 6.4e-05 1024 135 495 188416 41.3005 13.9214 121.754 417.669 594.861 595.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 370 0.000512 2048 82 1455 18176 5.08582 3.46522 60.5862 104.674 173.912 174.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1210 3.2e-05 512 80 225 589824 24.5771 13.3543 90.753 418.978 547.852 548.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 600 0.000256 4096 110 3510 57600 11.4867 13.9365 836.615 418.569 1280.68 1280.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1790 6.4e-05 512 200 240 293888 11.7105 6.71254 47.3334 209.593 275.505 275.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 350 0.000512 4096 95 2790 12544 5.77987 6.6129 155.249 209.181 376.897 376.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1390 6.4e-05 1024 50 930 304704 17.5699 13.5414 361.337 418.902 811.458 811.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 0.000256 2048 230 975 67104 5.85389 7.0656 150.694 209.627 373.312 373.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1850 6.4e-05 512 190 210 294912 11.6897 6.72685 46.0398 209.513 274.125 274.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 2000 0.000256 512 400 255 70560 2.25264 1.71261 12.4153 52.521 69.0009 69.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 580 6.4e-05 1024 135 495 188928 40.6595 13.8834 137.872 414.244 606.873 607.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 370 0.000512 2048 82 1455 18144 5.09216 3.47341 69.1435 104.609 182.419 182.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1210 3.2e-05 512 80 225 589824 24.6024 13.3809 102.622 418.809 559.596 559.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 600 0.000256 4096 110 3510 57744 11.5528 13.9794 951.171 419.121 1395.89 1395.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1790 6.4e-05 512 200 240 293760 11.7343 6.72925 53.3531 209.511 281.479 281.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 350 0.000512 4096 95 2790 12528 5.77955 6.6007 175.448 209.059 396.96 397.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1390 6.4e-05 1024 50 930 304640 17.5269 13.6008 352.498 419.157 802.894 802.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 0.000256 2048 230 975 66880 5.82624 7.03165 146.597 209.34 368.869 368.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1850 6.4e-05 512 190 210 294400 11.6946 6.724 44.9036 209.634 273.114 273.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 2000 0.000256 512 400 255 70400 2.23053 1.70189 12.069 52.3412 68.4417 68.5343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 580 6.4e-05 1024 135 495 189440 41.3385 13.5139 134.924 419.129 609.122 609.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 370 0.000512 2048 82 1455 17920 5.05827 3.44899 66.9518 104.219 179.778 179.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1210 3.2e-05 512 80 225 591360 24.4044 13.3791 100.265 419.058 557.29 557.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 600 0.000256 4096 110 3510 57600 11.4995 13.958 927.517 418.572 1371.62 1371.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1790 6.4e-05 512 200 240 293120 11.7344 6.72634 51.9344 209.638 280.191 280.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 350 0.000512 4096 95 2790 12480 5.76496 6.60486 170.612 209.125 392.179 392.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1390 6.4e-05 1024 50 930 304512 17.4782 13.5411 375.855 419.286 826.276 826.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 0.000256 2048 230 975 67008 5.81059 7.14758 157.091 209.603 379.725 379.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1850 6.4e-05 512 190 210 294912 11.5987 6.71213 48.2164 209.61 276.296 276.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 2000 0.000256 512 400 255 70656 2.23738 1.70752 12.9864 52.5144 69.5433 69.6378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 580 6.4e-05 1024 135 495 184320 40.937 13.3159 140.413 412.574 607.457 607.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 370 0.000512 2048 82 1455 18048 5.05757 3.45293 72.0031 104.502 185.112 185.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1210 3.2e-05 512 80 225 589824 24.3948 13.3463 107.305 418.672 563.906 564.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 600 0.000256 4096 110 3510 57600 11.4545 13.9377 987.564 419.082 1432.11 1432.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1790 6.4e-05 512 200 240 293376 11.6827 6.71539 55.8875 209.451 283.892 284.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 350 0.000512 4096 95 2790 12288 5.75827 6.59107 179.384 208.854 400.662 400.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1390 6.4e-05 1024 50 930 304800 17.598 13.5642 373.219 423.242 827.731 827.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 0.000256 2048 230 975 67000 5.85882 7.20928 155.214 211.585 379.941 380.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1850 6.4e-05 512 190 210 294400 11.7049 6.73587 47.7225 211.416 277.731 277.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 2000 0.000256 512 400 255 70400 2.25901 1.71251 12.871 53.0116 69.9515 70.0443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 580 6.4e-05 1024 135 495 185600 40.9032 13.355 139.982 416.177 610.635 610.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 370 0.000512 2048 82 1455 18000 5.09402 3.46621 70.9011 105.472 185.032 185.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1210 3.2e-05 512 80 225 588800 24.6254 13.3857 106.232 422.594 567.019 567.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 600 0.000256 4096 110 3510 57600 11.5794 13.9838 977.77 423.353 1426.76 1426.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1790 6.4e-05 512 200 240 292800 11.758 6.72992 55.2149 211.409 285.267 285.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 350 0.000512 4096 95 2790 12400 5.78717 6.59174 179.237 210.784 402.473 402.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1390 6.4e-05 1024 50 930 304640 17.5041 13.5258 374.751 419.399 825.292 825.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 0.000256 2048 230 975 66976 5.82493 7.03904 156.195 209.654 378.786 378.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1850 6.4e-05 512 190 210 293888 11.6812 6.71888 47.8553 209.459 275.872 276.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 2000 0.000256 512 400 255 70336 2.24947 1.70938 12.9108 52.5286 69.5038 69.5992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 580 6.4e-05 1024 135 495 186368 40.9014 13.3612 141.522 413.964 609.959 610.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 370 0.000512 2048 82 1455 17920 5.04112 3.41997 71.3016 103.859 183.728 183.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1210 3.2e-05 512 80 225 587776 24.9753 13.37 106.518 418.689 563.74 563.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 600 0.000256 4096 110 3510 57568 11.4997 13.9553 987.548 419.171 1432.25 1432.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1790 6.4e-05 512 200 240 292096 11.7345 6.72074 55.3964 209.461 283.466 283.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 350 0.000512 4096 95 2790 12320 5.75651 6.56794 179.154 208.769 400.32 400.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1390 6.4e-05 1024 50 930 304320 17.5537 13.5368 367.807 418.845 817.856 817.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 0.000256 2048 230 975 66960 5.85286 7.12909 153.967 209.658 376.681 376.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1850 6.4e-05 512 190 210 293760 11.6189 6.71581 46.9709 208.804 274.265 274.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 2000 0.000256 512 400 255 70080 2.24698 1.70598 12.6385 52.3661 69.0579 69.1542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 580 6.4e-05 1024 135 495 184320 41.0967 13.3604 137.08 412.315 604.062 604.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 370 0.000512 2048 82 1455 18240 5.09907 3.47158 71.1167 104.757 184.544 184.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1210 3.2e-05 512 80 225 587520 24.4604 13.3483 104.41 417.366 559.774 559.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 600 0.000256 4096 110 3510 57600 11.5564 13.9735 974.417 419.189 1419.21 1419.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1790 6.4e-05 512 200 240 291840 11.7318 6.71856 54.3142 208.804 281.72 281.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 350 0.000512 4096 95 2790 12480 5.79971 6.61648 180.002 209.348 401.838 401.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1390 6.4e-05 1024 50 930 304640 17.5074 13.801 353.116 419.503 804.038 804.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 0.000256 2048 230 975 66816 5.82086 7.02464 147.261 209.351 369.531 369.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1850 6.4e-05 512 190 210 292864 11.6699 6.70925 44.9261 209.128 272.591 272.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 2000 0.000256 512 400 255 70144 2.24022 1.70394 12.1552 52.4533 68.6499 68.7452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 580 6.4e-05 1024 135 495 188416 41.2983 13.4865 134.506 418.098 607.604 607.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 370 0.000512 2048 82 1455 17920 5.10771 3.48454 67.0355 104.934 180.662 180.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1210 3.2e-05 512 80 225 585728 24.7027 13.3288 99.7354 418.006 555.957 556.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 600 0.000256 4096 110 3510 57344 11.4749 13.9244 929.778 418.582 1373.84 1373.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1790 6.4e-05 512 200 240 292864 11.6716 6.70515 52.1972 209.132 279.861 279.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 350 0.000512 4096 95 2790 12544 5.79606 6.62464 173.405 209.7 395.6 395.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1390 6.4e-05 1024 50 930 304128 17.4892 13.5132 413.85 418.553 863.515 863.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 0.000256 2048 230 975 66432 5.79869 7.00771 170.956 208.661 392.494 392.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1850 6.4e-05 512 190 210 291840 11.6176 6.68522 52.708 208.319 279.482 279.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 2000 0.000256 512 400 255 69888 2.23782 1.7041 14.2732 52.2808 70.5935 70.6868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 580 6.4e-05 1024 135 495 184320 41.0043 13.3167 154.402 412.35 621.285 621.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 370 0.000512 2048 82 1455 17664 5.03078 3.4161 77.1458 103.647 189.342 189.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1210 3.2e-05 512 80 225 583680 24.4364 13.2813 116.935 416.327 571.162 571.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 600 0.000256 4096 110 3510 57216 11.4661 13.9121 1075.05 417.189 1517.69 1517.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1790 6.4e-05 512 200 240 291840 11.6192 6.68672 61.2389 208.306 288.003 288.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 350 0.000512 4096 95 2790 12288 5.76922 6.61536 196.471 209.184 418.111 418.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1390 6.4e-05 1024 50 930 304000 17.5585 13.5369 414.537 419.126 864.871 864.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 0.000256 2048 230 975 66400 5.81491 7.02448 171.13 208.919 392.963 393.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1850 6.4e-05 512 190 210 291200 11.7073 6.71037 52.8956 208.56 280.028 280.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 2000 0.000256 512 400 255 69600 2.24893 1.70742 14.2355 52.347 70.6394 70.7377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 580 6.4e-05 1024 135 495 179200 41.8631 13.3693 150.328 412.666 618.443 618.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 370 0.000512 2048 82 1455 17600 5.05293 3.42026 77.2097 103.74 189.522 189.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1210 3.2e-05 512 80 225 582400 24.6039 13.3195 117.173 416.812 572.093 572.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 600 0.000256 4096 110 3510 57200 11.5036 13.9365 1080.51 417.705 1523.73 1523.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1790 6.4e-05 512 200 240 291200 11.7279 6.71174 61.4529 208.559 288.608 288.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 350 0.000512 4096 95 2790 12400 5.80102 6.60816 197.588 209.472 419.541 419.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1390 6.4e-05 1024 50 930 303104 17.4878 13.5024 375.622 418.347 825.071 825.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 0.000256 2048 230 975 66560 5.82096 7.03066 156.873 209.714 379.512 379.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1850 6.4e-05 512 190 210 290816 11.7358 6.71222 48.1786 209.238 276.016 276.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 2000 0.000256 512 400 255 69632 2.25501 1.70787 12.8972 52.5447 69.5052 69.5972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 580 6.4e-05 1024 135 495 180224 42.5567 13.4902 137.845 418.325 612.427 612.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 370 0.000512 2048 82 1455 16384 5.0313 3.3577 65.4145 102.537 176.438 176.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1210 3.2e-05 512 80 225 581632 24.7926 13.3263 106.356 418.142 562.801 562.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 600 0.000256 4096 110 3510 57344 11.4847 13.9369 991.657 419.295 1436.45 1436.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1790 6.4e-05 512 200 240 290816 11.746 6.7112 55.8431 209.236 283.687 283.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 350 0.000512 4096 95 2790 11776 5.72237 6.53549 171.166 207.672 391.172 391.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1390 6.4e-05 1024 50 920 305024 17.5025 13.5705 282.419 419.444 733.043 733.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1190 0.000256 2048 230 980 66944 5.84438 7.10832 233.588 209.737 456.347 456.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1850 6.4e-05 512 190 200 294912 11.7016 6.71613 67.8407 209.705 296.123 296.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 2000 0.000256 512 400 260 70784 2.24189 1.70803 18.6022 52.5536 75.2044 75.2968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 580 6.4e-05 1024 135 500 192512 40.6545 13.482 216.004 417.881 688.236 688.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 370 0.000512 2048 82 1460 18560 5.07293 3.47136 57.4234 104.745 170.814 170.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1210 3.2e-05 512 80 220 589824 24.6307 13.3505 156.792 419.225 614.182 614.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 600 0.000256 4096 110 3520 57728 11.5159 13.9449 757.495 419.331 1202.36 1202.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1790 6.4e-05 512 200 240 293888 11.7365 6.71629 79.4371 209.702 307.749 307.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 350 0.000512 4096 95 2800 12544 5.78534 6.61504 139.779 209.49 361.739 361.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1390 6.4e-05 1024 50 920 304800 17.5902 13.5397 316.929 419.434 767.602 767.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1190 0.000256 2048 230 980 66880 5.87286 7.09427 264.024 209.83 486.896 486.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1850 6.4e-05 512 190 200 295040 11.7324 6.72768 75.952 209.786 304.362 304.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 2000 0.000256 512 400 260 70720 2.24899 1.71328 12.038 52.5716 68.6716 68.7686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 580 6.4e-05 1024 135 500 192000 41.0377 13.5225 156.131 419.41 630.321 630.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 370 0.000512 2048 82 1460 18560 5.0887 3.46317 62.4398 104.621 175.714 175.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1210 3.2e-05 512 80 220 590080 24.7145 13.3878 155.879 419.367 613.536 613.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 600 0.000256 4096 110 3520 57760 11.5671 13.9796 852.7 419.513 1297.84 1297.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1790 6.4e-05 512 200 240 293760 11.7833 6.7353 84.1483 209.781 312.607 312.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 350 0.000512 4096 95 2800 12560 5.80666 6.61085 157.7 209.519 379.714 379.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1390 6.4e-05 1024 50 920 304896 17.5545 13.527 297.531 419.198 747.922 748.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 0.000256 2048 230 980 66912 5.83475 7.03827 126.231 209.559 348.735 348.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1850 6.4e-05 512 190 200 294144 11.6868 6.71773 36.6317 209.232 264.425 264.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 2000 0.000256 512 400 260 70656 2.24064 1.70909 10.4501 52.4502 66.9471 67.0392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 580 6.4e-05 1024 135 500 190464 40.7115 13.9134 116.664 416.268 587.776 587.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 370 0.000512 2048 82 1460 18624 5.0831 3.47133 58.5073 104.798 171.963 172.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1210 3.2e-05 512 80 220 588288 24.6199 13.3572 84.9634 418.283 541.412 541.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 600 0.000256 4096 110 3520 57696 11.5232 13.9598 793.778 418.989 1238.33 1238.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1790 6.4e-05 512 200 240 293376 11.7216 6.71715 43.4756 209.24 271.312 271.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 350 0.000512 4096 95 2800 12576 5.79427 6.61254 147.126 209.555 369.162 369.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1390 6.4e-05 1024 50 920 304864 17.5636 13.7828 301.716 418.957 752.129 752.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 0.000256 2048 230 980 66864 5.86342 7.0536 129.107 209.626 351.724 351.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1850 6.4e-05 512 190 200 293888 11.719 6.73178 37.6436 209.244 265.493 265.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 2000 0.000256 512 400 260 70560 2.24662 1.70806 10.8031 52.4503 67.3079 67.4019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 580 6.4e-05 1024 135 500 189952 41.2683 13.5216 119.399 418.34 592.74 592.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 370 0.000512 2048 82 1460 18592 5.09888 3.47434 59.6731 104.822 173.168 173.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1210 3.2e-05 512 80 220 587776 24.7259 13.3775 87.2545 418.287 543.833 543.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 600 0.000256 4096 110 3520 57680 11.5551 13.9801 804.817 419.123 1249.55 1249.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1790 6.4e-05 512 200 240 292992 11.7557 6.7257 44.9322 209.243 272.812 272.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 350 0.000512 4096 95 2800 12544 5.81837 6.61168 149.355 209.477 371.332 371.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1390 6.4e-05 1024 50 920 304896 17.5125 13.5086 302.134 419.19 752.452 752.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 0.000256 2048 230 980 66816 5.81859 7.03488 130.347 209.376 352.649 352.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1850 6.4e-05 512 190 200 294912 11.6553 6.7113 37.9171 209.627 266.069 266.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 2000 0.000256 512 400 260 70400 2.23603 1.70432 10.8138 52.3783 67.2344 67.3281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 580 6.4e-05 1024 135 500 192512 40.5806 13.5008 121.672 417.721 593.686 593.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 370 0.000512 2048 82 1460 18432 5.07478 3.46419 59.7623 104.688 173.092 173.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1210 3.2e-05 512 80 220 589824 24.5554 13.361 88.1031 419.039 545.243 545.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 600 0.000256 4096 110 3520 57600 11.4855 13.9352 812.831 418.624 1256.95 1257.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1790 6.4e-05 512 200 240 293888 11.7039 6.71334 45.5624 209.628 273.763 273.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 350 0.000512 4096 95 2800 12416 5.78218 6.61533 149.471 209.775 371.718 371.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1390 6.4e-05 1024 50 920 304704 17.5429 13.9323 375.323 418.899 825.81 825.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 0.000256 2048 230 980 66816 5.84698 7.05718 159.033 209.627 381.637 381.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1850 6.4e-05 512 190 200 294912 11.6795 6.72973 46.6546 209.508 274.731 274.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 2000 0.000256 512 400 260 70560 2.24899 1.71066 13.4455 52.5215 70.0283 70.1216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 580 6.4e-05 1024 135 500 188928 40.6528 13.4025 146.622 414.242 615.133 615.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 370 0.000512 2048 82 1460 18432 5.09091 3.4671 73.9648 104.61 187.236 187.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1210 3.2e-05 512 80 220 589824 24.5811 13.3806 108.193 418.819 565.157 565.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 600 0.000256 4096 110 3520 57600 11.563 13.9733 996.263 419.114 1440.99 1441.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1790 6.4e-05 512 200 240 293760 11.7398 6.73133 55.7799 209.512 283.918 284.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 350 0.000512 4096 95 2800 12384 5.79389 6.60451 182.557 209.061 404.089 404.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1390 6.4e-05 1024 50 920 304704 17.516 13.8977 261.693 419.302 712.518 712.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 0.000256 2048 230 980 66528 5.80982 7.0383 110.732 209.193 332.839 332.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1850 6.4e-05 512 190 200 292608 11.6593 6.7121 32.5353 208.934 259.99 260.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 2000 0.000256 512 400 260 70272 2.24381 1.70598 9.40422 52.4146 65.867 65.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 580 6.4e-05 1024 135 500 184320 40.3873 13.2547 100.213 408.446 562.51 562.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 370 0.000512 2048 82 1460 17856 5.04422 3.43962 50.2613 104.1 162.948 163.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1210 3.2e-05 512 80 220 585216 24.5614 13.3347 75.2914 417.615 530.98 531.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 600 0.000256 4096 110 3520 57312 11.4729 13.9426 689.574 418.26 1133.32 1133.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1790 6.4e-05 512 200 240 292608 11.6624 6.71264 39.015 208.934 266.48 266.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 350 0.000512 4096 95 2800 12384 5.79114 6.61178 127.545 209.584 349.6 349.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1390 6.4e-05 1024 50 920 304640 17.5145 13.5332 359.187 419.148 809.499 809.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 0.000256 2048 230 980 66720 5.83504 7.05053 151.977 209.33 374.267 374.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1850 6.4e-05 512 190 200 294400 11.7004 6.73014 44.5846 209.638 272.811 272.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 2000 0.000256 512 400 260 70400 2.23181 1.70291 12.8503 52.3432 69.2284 69.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 580 6.4e-05 1024 135 500 189440 41.3162 13.526 140.784 419.12 614.962 615.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 370 0.000512 2048 82 1460 18240 5.04758 3.44909 70.0904 104.217 182.907 183.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1210 3.2e-05 512 80 220 588800 24.621 13.3788 103.394 419.058 560.643 560.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 600 0.000256 4096 110 3520 57600 11.4952 13.953 962.091 418.537 1406.15 1406.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1790 6.4e-05 512 200 240 293120 11.7277 6.72669 53.3394 209.632 281.582 281.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 350 0.000512 4096 95 2800 12480 5.772 6.6121 177.758 209.14 399.356 399.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1390 6.4e-05 1024 50 920 304640 17.4731 13.7827 252.089 419.592 703.044 703.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 0.000256 2048 230 980 66560 5.80403 7.07939 106.762 209.287 329.008 329.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1850 6.4e-05 512 190 200 294400 11.685 6.71562 31.5841 209.863 260.006 260.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 2000 0.000256 512 400 260 69760 2.23286 1.6937 9.128 52.2286 65.3808 65.4705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 580 6.4e-05 1024 135 500 184320 40.949 13.4089 96.7753 412.694 564.037 564.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 370 0.000512 2048 82 1460 17920 5.01158 3.40714 48.6732 103.654 160.844 160.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1210 3.2e-05 512 80 220 588800 24.5647 13.355 73.2164 419.444 530.765 530.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 600 0.000256 4096 110 3520 57280 11.4586 13.9323 668.482 418.449 1112.4 1112.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1790 6.4e-05 512 200 240 291840 11.7636 6.71318 37.6159 209.862 266.108 266.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 350 0.000512 4096 95 2800 12160 5.74384 6.58842 120.869 208.866 342.14 342.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1390 6.4e-05 1024 50 920 304512 17.4661 13.5188 336.157 419.289 786.542 786.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 0.000256 2048 230 980 66816 5.81773 7.03283 143.94 209.613 366.475 366.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1850 6.4e-05 512 190 200 293376 11.6879 6.70925 41.7297 209.449 269.727 269.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 2000 0.000256 512 400 260 70656 2.23978 1.70803 12.0964 52.5188 68.665 68.7562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 580 6.4e-05 1024 135 500 184320 40.962 13.3205 129.053 412.56 596.104 596.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 370 0.000512 2048 82 1460 18432 5.04282 3.45904 66.701 104.502 179.806 179.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1210 3.2e-05 512 80 220 586752 24.6989 13.3444 97.0449 418.676 553.951 554.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 600 0.000256 4096 110 3520 57600 11.4668 13.9387 904.207 419.249 1348.94 1349.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1790 6.4e-05 512 200 240 293376 11.6892 6.71776 50.135 209.449 278.145 278.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 350 0.000512 4096 95 2800 12288 5.75037 6.59446 164.396 208.845 385.659 385.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1390 6.4e-05 1024 50 920 304128 17.4937 13.5148 240.49 418.804 690.413 690.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 0.000256 2048 230 980 66432 5.79619 7.02762 102.737 208.785 324.42 324.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1850 6.4e-05 512 190 200 291840 11.6268 6.68707 29.9727 208.436 256.878 257.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 2000 0.000256 512 400 260 69888 2.2385 1.70144 8.69469 52.3116 65.0432 65.1387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 580 6.4e-05 1024 135 500 184320 40.993 13.5549 92.7104 412.713 560.191 560.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 370 0.000512 2048 82 1460 17664 5.03117 3.42118 45.921 103.778 158.253 158.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1210 3.2e-05 512 80 220 583680 24.4507 13.2833 69.5202 416.58 524.017 524.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 600 0.000256 4096 110 3520 57216 11.4586 13.9118 641.026 417.442 1083.91 1084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1790 6.4e-05 512 200 240 291840 11.6185 6.68621 36.1113 208.437 263.011 263.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 350 0.000512 4096 95 2800 12288 5.77971 6.6191 117.147 209.31 338.929 339.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1390 6.4e-05 1024 50 920 304800 17.6045 13.5578 352.498 419.347 815.161 815.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 0.000256 2048 230 980 66800 5.85728 7.04976 150.09 209.605 372.675 372.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1850 6.4e-05 512 190 200 294400 11.7003 6.73232 43.903 209.438 271.93 272.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 2000 0.000256 512 400 260 70400 2.26006 1.71203 12.5956 52.519 69.1865 69.2807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 580 6.4e-05 1024 135 500 185600 40.8968 13.353 135.971 412.285 602.716 602.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 370 0.000512 2048 82 1460 18400 5.08394 3.46502 69.6396 104.487 182.777 182.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1210 3.2e-05 512 80 220 588800 24.621 13.3898 101.649 418.635 558.486 558.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 600 0.000256 4096 110 3520 57600 11.5712 13.9894 941.851 419.084 1386.57 1386.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1790 6.4e-05 512 200 240 292800 11.7586 6.73178 52.3504 209.434 280.435 280.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 350 0.000512 4096 95 2800 12400 5.7815 6.58842 172.383 209.333 394.158 394.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1390 6.4e-05 1024 50 920 304000 17.5356 13.5373 248.773 418.767 698.721 698.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 0.000256 2048 230 980 66400 5.81632 7.02259 105.476 208.749 327.136 327.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1850 6.4e-05 512 190 200 291200 11.7202 6.70867 30.8889 208.373 257.846 257.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 2000 0.000256 512 400 260 69600 2.2472 1.70832 8.94067 52.2992 65.2963 65.3886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 580 6.4e-05 1024 135 500 179200 41.8793 13.349 93.0305 412.311 560.781 560.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 370 0.000512 2048 82 1460 17600 5.05242 3.42016 47.4843 103.65 159.703 159.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1210 3.2e-05 512 80 220 582400 24.6135 13.3163 71.5687 416.457 526.14 526.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 600 0.000256 4096 110 3520 57200 11.5057 13.9459 657.71 417.359 1100.6 1100.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1790 6.4e-05 512 200 240 291200 11.7097 6.70147 37.1642 208.371 264.103 264.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 350 0.000512 4096 95 2800 12400 5.79584 6.6113 121.504 209.278 343.263 343.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1390 6.4e-05 1024 50 920 304640 17.4919 13.5273 453.163 419.047 903.342 903.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 0.000256 2048 230 980 66752 5.82451 7.05126 191.653 209.479 414.082 414.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1850 6.4e-05 512 190 200 293888 11.6881 6.71971 56.074 209.526 284.166 284.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 2000 0.000256 512 400 260 70336 2.24928 1.70966 16.1964 52.482 72.7379 72.8313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 580 6.4e-05 1024 135 500 186368 40.8998 13.3634 174.225 413.616 642.321 642.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 370 0.000512 2048 82 1460 17920 5.03789 3.41997 86.9809 103.775 199.316 199.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1210 3.2e-05 512 80 220 587776 24.6265 13.3612 129.946 418.339 586.456 586.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 600 0.000256 4096 110 3520 57568 11.4997 13.9613 1198.16 418.819 1642.52 1642.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1790 6.4e-05 512 200 240 292096 11.7189 6.72154 66.9614 209.814 295.375 295.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 350 0.000512 4096 95 2800 12320 5.7593 6.57408 218.253 208.586 439.248 439.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1390 6.4e-05 1024 50 920 303744 17.4842 14.1841 291.817 418.892 742.489 742.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 0.000256 2048 230 980 66304 5.79795 7.08403 123.992 208.722 345.67 345.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1850 6.4e-05 512 190 200 293888 11.6769 6.7144 37.2666 209.506 265.32 265.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 2000 0.000256 512 400 260 68992 2.23024 1.69165 10.5585 52.0036 66.5822 66.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 580 6.4e-05 1024 135 500 172032 41.5833 13.2276 105.334 404.441 564.802 564.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 370 0.000512 2048 82 1460 17920 5.04963 3.44269 56.5533 104.146 169.293 169.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1210 3.2e-05 512 80 220 587776 24.6259 13.339 86.0686 418.701 542.923 543.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 600 0.000256 4096 110 3520 56896 11.4422 13.9141 778.321 417.321 1221.07 1221.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1790 6.4e-05 512 200 240 290304 11.8029 6.71501 44.0082 209.508 272.192 272.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 350 0.000512 4096 95 2800 12096 5.73261 6.55747 140.018 208.128 360.508 360.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1390 6.4e-05 1024 50 920 304320 17.5434 13.5369 431.361 419.058 881.611 881.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 0.000256 2048 230 980 66720 5.85414 7.05299 182.831 209.802 405.615 405.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1850 6.4e-05 512 190 200 293760 11.6301 6.71539 53.9011 208.957 281.358 281.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 2000 0.000256 512 400 260 70080 2.2449 1.7079 15.476 52.402 71.9296 72.0218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 580 6.4e-05 1024 135 500 184320 41.1057 13.3437 164.809 412.605 632.07 632.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 370 0.000512 2048 82 1460 18240 5.09594 3.46765 84.0458 104.824 197.534 197.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1210 3.2e-05 512 80 220 587520 24.4394 13.3507 124.915 417.663 580.557 580.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 600 0.000256 4096 110 3520 57600 11.5444 13.9776 1149.51 419.477 1594.58 1594.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1790 6.4e-05 512 200 240 291840 11.7423 6.71539 64.206 208.954 291.774 291.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 350 0.000512 4096 95 2800 12480 5.79174 6.60976 211.785 209.486 433.744 433.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1390 6.4e-05 1024 50 920 304320 17.4978 13.5247 292.264 419.186 742.58 742.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 0.000256 2048 230 980 66240 5.81933 7.02819 123.738 209.46 346.119 346.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1850 6.4e-05 512 190 200 291840 11.6865 6.71075 36.5333 209.01 264.095 264.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 2000 0.000256 512 400 260 70080 2.24438 1.70803 10.5944 52.4883 67.1383 67.2291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 580 6.4e-05 1024 135 500 184320 41.0194 13.3374 112.495 412.721 579.783 579.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 370 0.000512 2048 82 1460 17280 5.06246 3.41965 54.5947 103.845 167.022 167.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1210 3.2e-05 512 80 220 583680 24.6279 13.3356 84.1746 417.701 540.022 540.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 600 0.000256 4096 110 3520 57120 11.4881 13.9505 774.378 418.798 1218.69 1218.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1790 6.4e-05 512 200 240 291840 11.6941 6.71434 43.776 209.01 271.35 271.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 350 0.000512 4096 95 2800 12000 5.72826 6.5289 138.533 207.537 358.398 358.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1390 6.4e-05 1024 50 920 304640 17.5019 13.5171 417.764 419.203 868.1 868.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 0.000256 2048 230 980 66560 5.82026 7.15456 176.848 209.2 399.097 399.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1850 6.4e-05 512 190 200 292864 11.6757 6.70973 52.3406 208.971 279.856 279.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 2000 0.000256 512 400 260 70144 2.24413 1.70394 15.1489 52.412 71.6135 71.7067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 580 6.4e-05 1024 135 500 188416 41.2951 13.4952 163.456 417.796 636.255 636.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 370 0.000512 2048 82 1460 18432 5.07904 3.4816 82.7064 104.855 196.225 196.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1210 3.2e-05 512 80 220 585728 24.7082 13.3302 120.945 417.703 576.867 577.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 600 0.000256 4096 110 3520 57344 11.4753 13.9305 1112.44 418.533 1556.45 1556.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1790 6.4e-05 512 200 240 292864 11.6716 6.70848 62.692 208.967 290.196 290.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 350 0.000512 4096 95 2800 12288 5.78762 6.62531 202.377 209.551 424.414 424.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1390 6.4e-05 1024 50 920 303104 17.4643 13.5479 280.525 417.839 729.485 729.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 0.000256 2048 230 980 66560 5.8249 7.03405 119.955 209.543 342.435 342.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1850 6.4e-05 512 190 200 290816 11.7518 6.71117 35.0884 208.985 262.704 262.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 2000 0.000256 512 400 260 69632 2.25613 1.70758 10.1611 52.481 66.7106 66.8057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 580 6.4e-05 1024 135 500 180224 42.5613 13.4889 106.023 417.816 580.102 580.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 370 0.000512 2048 82 1460 17408 4.99846 3.36486 53.2098 102.417 164.091 164.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1210 3.2e-05 512 80 220 581632 24.7847 13.336 80.8722 417.628 536.809 536.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 600 0.000256 4096 110 3520 57344 11.4872 13.9395 751.677 418.805 1195.99 1196.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1790 6.4e-05 512 200 240 290816 11.7408 6.7072 42.0498 209.191 269.85 269.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 350 0.000512 4096 95 2800 11776 5.71802 6.54541 131.865 207.409 351.612 351.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1390 6.4e-05 1024 50 920 304128 17.5044 13.5179 362.868 418.909 818.891 818.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 0.000256 2048 230 980 66432 5.79789 6.99802 154.085 208.836 375.788 375.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1850 6.4e-05 512 190 200 291840 11.6327 6.68064 45.0345 208.485 271.991 272.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 2000 0.000256 512 400 260 69888 2.23757 1.70189 13.1066 52.3231 69.4669 69.5601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 580 6.4e-05 1024 135 500 184320 40.9932 13.3527 138.993 412.702 606.255 606.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 370 0.000512 2048 82 1460 17664 5.04042 3.41606 68.7434 103.737 181.044 181.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1210 3.2e-05 512 80 220 583680 24.4534 13.287 104.337 416.68 558.942 559.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 600 0.000256 4096 110 3520 57216 11.4603 13.9142 973.767 417.553 1416.77 1416.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1790 6.4e-05 512 200 240 291840 11.6325 6.68554 54.1061 208.48 281.063 281.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 350 0.000512 4096 95 2800 12288 5.77635 6.61309 176.08 209.362 397.907 397.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1390 6.4e-05 1024 50 920 304128 17.4732 13.5099 256.735 418.87 706.696 706.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 0.000256 2048 230 980 66048 5.81709 7.02051 108.885 209.206 331.001 331.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1850 6.4e-05 512 190 200 288768 11.5228 6.62528 31.7235 206.411 256.436 256.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 2000 0.000256 512 400 260 69120 2.22752 1.6913 9.29789 51.9037 65.2175 65.3102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 580 6.4e-05 1024 135 500 172032 40.1641 13.1624 92.6431 396.19 542.369 542.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 370 0.000512 2048 82 1460 16896 5.09066 3.44269 47.3536 104.176 160.161 160.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1210 3.2e-05 512 80 220 577536 24.3347 13.1242 73.3561 412.4 523.402 523.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 600 0.000256 4096 110 3520 56832 11.4668 13.9271 675.559 418.291 1119.32 1119.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1790 6.4e-05 512 200 240 288768 11.5272 6.62118 37.9808 206.575 262.859 262.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 350 0.000512 4096 95 2800 11520 5.74198 6.55974 114.94 208.736 336.048 336.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1390 6.4e-05 1024 50 920 304000 17.552 13.5467 380.038 418.821 830.068 830.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 0.000256 2048 230 980 66400 5.81632 7.03094 160.209 208.762 381.891 381.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1850 6.4e-05 512 190 200 291200 11.7115 6.70656 46.9178 208.396 273.886 274.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 2000 0.000256 512 400 260 69600 2.25043 1.70378 13.5436 52.3051 69.9014 69.9945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 580 6.4e-05 1024 135 500 179200 41.8605 13.3576 141.274 412.36 609.065 609.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 370 0.000512 2048 82 1460 17600 5.05504 3.42061 72.0229 103.662 184.264 184.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1210 3.2e-05 512 80 220 582400 24.6002 13.318 108.751 416.499 563.35 563.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 600 0.000256 4096 110 3520 57200 11.4975 13.951 1001.12 417.39 1444.03 1444.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1790 6.4e-05 512 200 240 291200 11.718 6.7031 56.4445 208.396 283.418 283.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 350 0.000512 4096 95 2800 12400 5.80096 6.61094 184.31 209.318 406.11 406.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1390 6.4e-05 1024 50 920 304000 17.5068 13.5373 270.653 419.085 720.891 720.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1190 0.000256 2048 230 980 66400 5.81882 7.0297 114.118 209.306 336.345 336.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1850 6.4e-05 512 190 200 288000 11.5497 6.62733 33.3676 206.387 258.09 258.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 2000 0.000256 512 400 260 68800 2.22992 1.69158 9.68848 51.9067 65.6158 65.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 580 6.4e-05 1024 135 500 179200 41.8203 13.3353 100.909 412.619 568.897 569.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 370 0.000512 2048 82 1460 17600 5.06019 3.4455 51.5039 104.2 164.309 164.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1210 3.2e-05 512 80 220 576000 24.414 13.1461 76.375 412.344 526.464 526.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 600 0.000256 4096 110 3520 56800 11.4787 13.9511 709.138 418.48 1153.12 1153.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1790 6.4e-05 512 200 240 288000 11.5498 6.62688 39.6934 206.392 264.418 264.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 350 0.000512 4096 95 2800 12000 5.75501 6.55338 125.424 208.242 346.048 346.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1390 6.4e-05 1024 50 936 305024 17.5004 13.5086 284.42 419.463 735.002 735.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1190 0.000256 2048 230 984 66752 5.85318 7.06166 228.565 209.75 451.305 451.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1850 6.4e-05 512 190 216 294400 11.7265 6.71363 71.1719 209.712 299.486 299.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 2000 0.000256 512 400 264 70912 2.24102 1.70781 18.3076 52.5548 74.9148 75.0071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 580 6.4e-05 1024 135 504 196608 40.0462 13.4807 216.158 417.974 687.871 688.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 370 0.000512 2048 82 1464 18304 5.0729 3.4729 55.8977 104.65 169.197 169.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1210 3.2e-05 512 80 240 588800 24.7537 13.3543 158.929 419.237 616.461 616.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 600 0.000256 4096 110 3528 57600 11.5074 13.9479 751.306 419.354 1196.19 1196.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1790 6.4e-05 512 200 240 291840 11.8134 6.71978 76.5964 209.708 304.998 305.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 350 0.000512 4096 95 2808 12544 5.7872 6.6135 138.547 209.498 360.52 360.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1390 6.4e-05 1024 50 936 304800 17.5946 13.5434 302.621 419.116 752.985 753.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1190 0.000256 2048 230 984 66720 5.86547 7.05331 126.859 209.631 349.481 349.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1850 6.4e-05 512 190 216 294400 11.778 6.73178 71.6366 209.676 299.983 300.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 2000 0.000256 512 400 264 70880 2.24912 1.70966 11.1322 52.5291 67.7222 67.8134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 580 6.4e-05 1024 135 504 197120 40.2524 13.6441 144.988 419.018 618.119 618.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 370 0.000512 2048 82 1464 18240 5.09245 3.47341 57.6546 104.523 170.845 170.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1210 3.2e-05 512 80 240 588800 24.8679 13.3858 148.145 418.979 605.562 605.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 600 0.000256 4096 110 3528 57600 11.5615 13.9693 793.224 419.135 1237.97 1238.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1790 6.4e-05 512 200 240 291840 11.8044 6.73216 43.6204 209.587 271.902 272.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 350 0.000512 4096 95 2808 12480 5.8175 6.61171 146.408 209.316 368.224 368.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1390 6.4e-05 1024 50 936 304896 17.5339 13.8221 298.493 419.015 748.971 749.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 0.000256 2048 230 984 66720 5.84461 7.03472 124.86 209.504 347.316 347.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1850 6.4e-05 512 190 216 293376 11.7134 6.71958 39.2141 209.188 266.994 267.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 2000 0.000256 512 400 264 70848 2.24147 1.70602 10.456 52.4373 66.9407 67.0328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 580 6.4e-05 1024 135 504 193536 40.2165 13.4634 117.546 416.172 587.616 587.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 370 0.000512 2048 82 1464 18240 5.08966 3.47501 57.0126 104.774 170.453 170.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1210 3.2e-05 512 80 240 586752 24.7812 13.3573 89.013 418.183 545.522 545.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 600 0.000256 4096 110 3528 57600 11.522 13.9571 782.381 418.888 1226.82 1226.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1790 6.4e-05 512 200 240 291072 11.7688 6.71882 43.0249 209.182 270.854 270.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 350 0.000512 4096 95 2808 12480 5.79331 6.60685 144.263 209.382 366.115 366.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1390 6.4e-05 1024 50 936 304512 17.4643 13.5475 191.803 418.933 641.854 641.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1190 0.000256 2048 230 984 66624 5.83104 7.18397 235.647 209.437 458.172 458.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1850 6.4e-05 512 190 216 293376 11.7235 6.71382 72.9248 209.273 300.792 300.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 2000 0.000256 512 400 264 70656 2.24179 1.70528 7.8201 52.4776 64.3441 64.4383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 580 6.4e-05 1024 135 504 190464 40.0593 13.3203 110.262 412.205 576.064 576.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 370 0.000512 2048 82 1464 18048 5.0632 3.46013 36.6173 104.411 149.652 149.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1210 3.2e-05 512 80 240 586752 24.8384 13.3412 141.508 418.322 598.189 598.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 600 0.000256 4096 110 3528 57408 11.4852 13.9423 502.682 418.74 946.923 946.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1790 6.4e-05 512 200 240 290304 11.8215 6.71402 79.6578 209.274 307.626 307.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 350 0.000512 4096 95 2808 12288 5.75094 6.59251 91.5095 209.052 312.979 313.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1390 6.4e-05 1024 50 936 304864 17.5644 13.8445 343.167 419.36 794.045 794.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 0.000256 2048 230 984 66752 5.85933 7.0671 145.702 209.826 368.526 368.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1850 6.4e-05 512 190 216 293888 11.7127 6.72851 45.5922 209.449 273.639 273.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 2000 0.000256 512 400 264 70784 2.24902 1.7095 12.2386 52.4993 68.7941 68.8863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 580 6.4e-05 1024 135 504 197120 40.1206 13.5229 138.281 418.738 610.882 611.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 370 0.000512 2048 82 1464 18368 5.10349 3.4816 66.6681 104.925 180.28 180.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1210 3.2e-05 512 80 240 587776 24.6757 13.3789 103.662 418.696 560.591 560.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 600 0.000256 4096 110 3528 57568 11.5528 13.9778 906.867 419.525 1352 1352.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1790 6.4e-05 512 200 240 291200 11.795 6.73056 50.4178 209.445 278.542 278.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 350 0.000512 4096 95 2808 12544 5.81274 6.61709 168.354 209.678 390.534 390.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1390 6.4e-05 1024 50 936 304640 17.5052 13.5265 217.605 419.355 668.1 668.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 0.000256 2048 230 984 66528 5.82208 7.04323 92.5705 209.629 315.134 315.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1850 6.4e-05 512 190 216 293888 11.6881 6.72176 72.8782 209.438 300.882 301.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 2000 0.000256 512 400 264 70784 2.2399 1.70771 7.94115 52.5253 64.5131 64.6062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 580 6.4e-05 1024 135 504 193536 39.7589 13.3794 104.711 413.92 571.982 572.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 370 0.000512 2048 82 1464 17920 5.03894 3.41187 41.4889 103.843 153.88 153.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1210 3.2e-05 512 80 240 587776 24.6384 13.3657 66.7149 418.644 523.544 523.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 600 0.000256 4096 110 3528 57344 11.5084 13.9492 567.519 419.13 1012.2 1012.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1790 6.4e-05 512 200 240 290304 11.8107 6.71939 32.4171 209.438 260.539 260.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 350 0.000512 4096 95 2808 12320 5.75962 6.57126 104.262 209.207 325.874 325.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1390 6.4e-05 1024 50 936 304896 17.4969 13.5071 327.775 419.361 778.246 778.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 0.000256 2048 230 984 66560 5.82624 7.0295 141.147 209.495 363.57 363.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1850 6.4e-05 512 190 216 293888 11.7107 6.71539 44.2463 209.747 272.573 272.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 2000 0.000256 512 400 264 70656 2.23357 1.70394 11.8209 52.4014 68.2622 68.3561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 580 6.4e-05 1024 135 504 196608 39.9995 13.4851 133.667 417.969 605.33 605.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 370 0.000512 2048 82 1464 18176 5.07974 3.46707 64.0257 104.746 177.421 177.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1210 3.2e-05 512 80 240 587776 24.6384 13.3607 99.9986 419.279 557.459 557.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 600 0.000256 4096 110 3528 57472 11.4753 13.9346 873.51 418.861 1317.85 1317.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1790 6.4e-05 512 200 240 291840 11.7728 6.71466 49.2901 209.743 277.67 277.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 350 0.000512 4096 95 2808 12416 5.78163 6.6151 160.926 209.332 382.728 382.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1390 6.4e-05 1024 50 936 304640 17.492 13.6069 217.201 419.545 667.956 668.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 0.000256 2048 230 984 66304 5.82483 7.0448 94.4151 209.379 316.736 316.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1850 6.4e-05 512 190 216 292864 11.6768 6.70518 29.8601 209.152 257.55 257.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 2000 0.000256 512 400 264 70656 2.23846 1.70362 8.05485 52.4568 64.5529 64.6472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 580 6.4e-05 1024 135 504 196608 39.9921 13.4874 90.5663 418.147 562.403 562.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 370 0.000512 2048 82 1464 17920 5.10691 3.48365 42.2459 104.944 155.879 155.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1210 3.2e-05 512 80 240 585728 24.6859 13.3249 67.4993 418.055 523.744 523.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 600 0.000256 4096 110 3528 57344 11.4831 13.9287 574.505 418.625 1018.62 1018.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1790 6.4e-05 512 200 240 290816 11.7351 6.70579 33.1176 209.155 260.873 261.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 350 0.000512 4096 95 2808 12288 5.79264 6.62938 105.21 209.726 327.429 327.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1390 6.4e-05 1024 50 936 304704 17.5596 13.5376 364.529 418.903 814.64 814.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 0.000256 2048 230 984 66672 5.84941 7.0584 152.899 209.63 375.511 375.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1850 6.4e-05 512 190 216 293760 11.7376 6.7328 47.9525 209.513 276.089 276.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 2000 0.000256 512 400 264 70848 2.24963 1.71014 12.8975 52.5215 69.478 69.5726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 580 6.4e-05 1024 135 504 193536 39.9511 13.4028 143.969 414.247 611.786 611.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 370 0.000512 2048 82 1464 18144 5.0944 3.47286 69.9715 104.612 183.251 183.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1210 3.2e-05 512 80 240 587520 24.7669 13.3798 108.758 418.827 565.914 566.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 600 0.000256 4096 110 3528 57600 11.549 13.9844 960.262 419.132 1405.01 1405.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1790 6.4e-05 512 200 240 291456 11.8002 6.72883 53.0854 209.513 281.283 281.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 350 0.000512 4096 95 2808 12384 5.78662 6.60234 175.417 209.066 396.945 397.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1390 6.4e-05 1024 50 936 304704 17.4924 13.5289 255.592 418.903 705.632 705.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 0.000256 2048 230 984 66240 5.81792 7.12867 106.628 209 328.649 328.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1850 6.4e-05 512 190 216 292608 11.6711 6.70925 33.6928 208.741 260.965 261.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 2000 0.000256 512 400 264 70272 2.23798 1.70643 9.11386 52.3648 65.5248 65.6176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 580 6.4e-05 1024 135 504 184320 40.4268 13.2617 96.7115 408.068 558.689 558.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 370 0.000512 2048 82 1464 17856 5.04518 3.44269 48.6271 103.998 161.212 161.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1210 3.2e-05 512 80 240 585216 24.5573 13.3391 76.301 417.223 531.61 531.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 600 0.000256 4096 110 3528 57312 11.4693 13.9437 668.604 417.873 1111.97 1112.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1790 6.4e-05 512 200 240 290304 11.7452 6.7113 37.3361 208.741 264.691 264.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 350 0.000512 4096 95 2808 12384 5.77722 6.6145 123.3 209.393 345.155 345.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1390 6.4e-05 1024 50 936 304640 17.5138 13.5304 345.685 419.058 795.894 795.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 0.000256 2048 230 984 66560 5.82291 7.07581 144.639 209.289 366.899 366.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1850 6.4e-05 512 190 216 294400 11.6925 6.72419 45.498 209.585 273.652 273.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 2000 0.000256 512 400 264 70400 2.23603 1.70579 12.1164 52.3372 68.4935 68.5866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 580 6.4e-05 1024 135 504 194560 40.4994 13.514 136.933 419.272 610.43 610.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 370 0.000512 2048 82 1464 17920 5.05184 3.44413 65.424 104.196 178.216 178.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1210 3.2e-05 512 80 240 588800 24.6234 13.3727 103.085 418.96 560.224 560.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 600 0.000256 4096 110 3528 57440 11.4871 13.9512 911.167 418.444 1355.12 1355.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1790 6.4e-05 512 200 240 291840 11.7849 6.72154 50.392 209.587 278.639 278.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 350 0.000512 4096 95 2808 12320 5.76698 6.60275 166.418 209.078 387.935 388.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1390 6.4e-05 1024 50 936 304640 17.4753 13.7349 248.163 419.318 698.802 698.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 0.000256 2048 230 984 66240 5.80106 7.02259 103.738 209.09 325.721 325.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1850 6.4e-05 512 190 216 294400 11.687 6.71488 32.986 209.658 261.201 261.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 2000 0.000256 512 400 264 69760 2.22819 1.69379 8.77222 52.1707 64.9674 65.0568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 580 6.4e-05 1024 135 504 184320 40.9344 13.3181 93.8018 412.31 560.577 560.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 370 0.000512 2048 82 1464 17280 5.03728 3.41328 45.7033 103.559 157.816 157.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1210 3.2e-05 512 80 240 588800 24.5715 13.3532 74.4808 419.055 531.643 531.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 600 0.000256 4096 110 3528 57280 11.4647 13.9253 649.042 418.06 1092.56 1092.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1790 6.4e-05 512 200 240 291840 11.7544 6.70973 36.3748 209.661 264.659 264.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 350 0.000512 4096 95 2808 12160 5.75306 6.58666 117.603 208.697 338.711 338.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1390 6.4e-05 1024 50 936 304512 17.4653 13.5144 447.909 418.985 897.984 898.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 0.000256 2048 230 984 66624 5.81885 7.02669 186.378 209.455 408.748 408.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1850 6.4e-05 512 190 216 293376 11.6874 6.71293 58.5947 209.304 286.454 286.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 2000 0.000256 512 400 264 70656 2.23587 1.70515 15.7512 52.4801 72.272 72.3662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 580 6.4e-05 1024 135 504 190464 39.9942 13.451 173.616 412.277 639.551 639.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 370 0.000512 2048 82 1464 18048 5.05798 3.45536 85.1059 104.429 198.147 198.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1210 3.2e-05 512 80 240 586752 24.6749 13.3447 132.779 418.38 589.365 589.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 600 0.000256 4096 110 3528 57408 11.4781 13.935 1161.52 418.788 1605.8 1605.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1790 6.4e-05 512 200 240 290304 11.7845 6.71267 64.6426 209.304 292.599 292.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 350 0.000512 4096 95 2808 12288 5.75104 6.58835 211.592 208.692 432.696 432.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1390 6.4e-05 1024 50 936 304128 17.4906 13.515 282.697 418.948 732.759 732.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 0.000256 2048 230 984 66048 5.7937 7.00611 117.941 208.861 339.673 339.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1850 6.4e-05 512 190 216 291840 11.6328 6.68806 38.0823 208.563 265.118 265.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 2000 0.000256 512 400 264 69888 2.24109 1.70301 10.1921 52.3288 66.5651 66.6608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 580 6.4e-05 1024 135 504 184320 41.013 13.3184 107.652 412.738 574.937 575.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 370 0.000512 2048 82 1464 17664 5.03094 3.42374 53.2067 103.739 165.502 165.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1210 3.2e-05 512 80 240 583680 24.4474 13.2828 86.0247 416.72 540.656 540.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 600 0.000256 4096 110 3528 56832 11.4646 13.912 739.995 417.592 1183.04 1183.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1790 6.4e-05 512 200 240 288768 11.7424 6.68666 41.9939 208.896 269.477 269.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 350 0.000512 4096 95 2808 12288 5.78272 6.61107 134.777 209.381 356.621 356.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1390 6.4e-05 1024 50 936 304800 17.6006 13.5442 438.935 419.57 889.759 889.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 0.000256 2048 230 984 66600 5.86342 7.05741 183.026 209.751 405.768 405.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1850 6.4e-05 512 190 216 292800 11.7534 6.73421 57.8202 209.59 286.051 286.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 2000 0.000256 512 400 264 70800 2.248 1.70992 15.5921 52.5507 72.2053 72.2985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 580 6.4e-05 1024 135 504 192000 39.8863 13.3536 171.419 412.575 637.447 637.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 370 0.000512 2048 82 1464 18000 5.0895 3.46522 82.9481 104.555 196.16 196.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1210 3.2e-05 512 80 240 585600 24.7526 13.3927 130.892 418.931 588.154 588.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 600 0.000256 4096 110 3528 57400 11.5564 13.98 1143.05 419.362 1588.03 1588.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1790 6.4e-05 512 200 240 291200 11.8142 6.73114 63.9963 209.589 292.289 292.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 350 0.000512 4096 95 2808 12200 5.78544 6.59123 206.56 208.946 427.959 428.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1390 6.4e-05 1024 50 936 304000 17.5526 13.5343 296.312 419.167 746.675 746.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 0.000256 2048 230 984 66000 5.81254 7.01894 123.394 208.945 345.251 345.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1850 6.4e-05 512 190 216 291200 11.7185 6.70592 39.0175 208.575 266.173 266.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 2000 0.000256 512 400 264 70400 2.24154 1.70598 10.6633 52.3598 67.0707 67.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 580 6.4e-05 1024 135 504 192000 39.9157 13.3484 116.979 412.706 583.166 583.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 370 0.000512 2048 82 1464 17600 5.05219 3.42179 55.4623 103.749 167.785 167.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1210 3.2e-05 512 80 240 582400 24.6061 13.3129 88.2819 416.853 543.239 543.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 600 0.000256 4096 110 3528 56800 11.5004 13.951 768.942 417.761 1212.23 1212.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1790 6.4e-05 512 200 240 288000 11.8338 6.70339 42.9584 208.575 270.23 270.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 350 0.000512 4096 95 2808 12000 5.80176 6.6128 138.29 209.488 360.263 360.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1390 6.4e-05 1024 50 936 304640 17.498 13.5284 428.113 419.041 878.29 878.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 0.000256 2048 230 984 66528 5.82915 7.03904 179.612 209.548 402.102 402.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1850 6.4e-05 512 190 216 293888 11.68 6.72243 56.708 209.289 284.554 284.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 2000 0.000256 512 400 264 70784 2.24102 1.70598 15.2943 52.4854 71.8262 71.9237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 580 6.4e-05 1024 135 504 193536 39.7665 14.2462 169.237 413.61 637.079 637.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 370 0.000512 2048 82 1464 17920 5.04006 3.41565 81.4544 103.767 193.778 193.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1210 3.2e-05 512 80 240 587776 24.6261 13.3645 128.353 418.332 584.86 585.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 600 0.000256 4096 110 3528 57344 11.5038 13.9534 1122.54 418.818 1566.89 1566.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1790 6.4e-05 512 200 240 290304 11.8092 6.72563 62.4616 209.288 290.444 290.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 350 0.000512 4096 95 2808 12320 5.75894 6.56979 205.072 208.575 426.047 426.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1390 6.4e-05 1024 50 936 303744 17.4852 13.5188 283.253 418.891 733.259 733.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 0.000256 2048 230 984 65856 5.79622 7.01018 118.27 208.719 339.868 339.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1850 6.4e-05 512 190 216 293888 11.6733 6.71619 37.7979 209.502 265.847 265.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 2000 0.000256 512 400 264 69888 2.22349 1.69165 10.1533 51.9928 66.1591 66.2528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 580 6.4e-05 1024 135 504 186368 39.395 13.228 108.795 404.434 566.064 566.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 370 0.000512 2048 82 1464 17920 5.04931 3.44678 54.2717 104.144 167.013 167.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1210 3.2e-05 512 80 240 587776 24.6269 13.3448 85.4346 418.694 542.279 542.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 600 0.000256 4096 110 3528 56896 11.4529 13.9115 735.943 417.311 1178.69 1178.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1790 6.4e-05 512 200 240 290304 11.7996 6.71379 41.4495 209.505 269.625 269.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 350 0.000512 4096 95 2808 12096 5.74064 6.55638 132.379 208.125 352.874 352.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1390 6.4e-05 1024 50 936 304320 17.5411 13.5362 418.648 418.773 868.608 868.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 0.000256 2048 230 984 66480 5.8408 7.05792 173.645 209.621 396.238 396.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1850 6.4e-05 512 190 216 291840 11.7368 6.71594 54.8784 208.775 282.259 282.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 2000 0.000256 512 400 264 70560 2.2433 1.70678 14.8466 52.3592 71.2564 71.3506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 580 6.4e-05 1024 135 504 192000 39.8649 13.3425 163.915 412.242 629.574 629.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 370 0.000512 2048 82 1464 18240 5.10099 3.4736 80.1434 104.734 193.552 193.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1210 3.2e-05 512 80 240 583680 24.6762 13.3571 124.626 417.3 580.142 580.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 600 0.000256 4096 110 3528 57360 11.5465 13.9719 1083.59 419.111 1528.29 1528.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1790 6.4e-05 512 200 240 289920 11.7804 6.71869 60.3028 208.767 287.727 287.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 350 0.000512 4096 95 2808 12240 5.80214 6.61056 196.622 209.307 418.414 418.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1390 6.4e-05 1024 50 936 304320 17.4953 13.5276 271.077 418.863 721.072 721.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 0.000256 2048 230 984 66240 5.8289 7.03005 112.647 209.304 334.882 334.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1850 6.4e-05 512 190 216 291840 11.6893 6.71334 35.6994 208.85 263.104 263.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 2000 0.000256 512 400 264 70080 2.2489 1.70592 9.69885 52.4412 66.1891 66.2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 580 6.4e-05 1024 135 504 184320 41.0115 13.3315 102.43 412.404 569.385 569.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 370 0.000512 2048 82 1464 17280 5.05629 3.41606 50.0032 103.766 162.347 162.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1210 3.2e-05 512 80 240 583680 24.6512 13.3386 80.8493 417.376 536.401 536.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 600 0.000256 4096 110 3528 57120 11.4846 13.9587 697.278 418.476 1141.27 1141.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1790 6.4e-05 512 200 240 288000 11.8426 6.7081 39.4406 208.853 266.995 267.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 350 0.000512 4096 95 2808 11520 5.71594 6.52493 120.805 207.381 340.498 340.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1390 6.4e-05 1024 50 936 304640 17.5017 13.5109 400.875 419.222 851.219 851.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 0.000256 2048 230 984 66304 5.82608 7.02317 165.714 209.21 387.846 387.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1850 6.4e-05 512 190 216 292864 11.6708 6.71075 52.6425 208.995 280.175 280.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 2000 0.000256 512 400 264 70656 2.2383 1.70685 14.2622 52.4183 70.7222 70.8181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 580 6.4e-05 1024 135 504 196608 39.979 13.4813 160.428 417.822 631.92 632.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 370 0.000512 2048 82 1464 17920 5.1073 3.48198 75.6611 104.859 189.211 189.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1210 3.2e-05 512 80 240 585728 24.6902 13.3257 119.385 417.722 575.306 575.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 600 0.000256 4096 110 3528 57344 11.479 13.9327 1036.97 418.287 1480.74 1480.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1790 6.4e-05 512 200 240 290816 11.7207 6.70611 58.1764 209.141 285.904 286.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 350 0.000512 4096 95 2808 12288 5.78595 6.62323 189.546 209.555 411.581 411.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1390 6.4e-05 1024 50 936 303104 17.4739 13.5023 266.292 418.299 715.675 715.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 0.000256 2048 230 984 66048 5.82867 7.03078 111.428 209.693 334.053 334.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1850 6.4e-05 512 190 216 290816 11.7378 6.70605 35.6356 209.211 263.446 263.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 2000 0.000256 512 400 264 70656 2.24112 1.70774 9.79936 52.538 66.3825 66.4781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 580 6.4e-05 1024 135 504 196608 40.0032 13.4896 108.496 418.275 580.469 580.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 370 0.000512 2048 82 1464 16384 5.03123 3.36282 46.2135 102.526 157.233 157.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1210 3.2e-05 512 80 240 581632 24.7929 13.3226 80.3482 418.093 536.741 536.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 600 0.000256 4096 110 3528 57344 11.486 13.9466 700.962 419.26 1145.73 1145.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1790 6.4e-05 512 200 240 290816 11.7362 6.70736 39.5584 209.213 267.371 267.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 350 0.000512 4096 95 2808 11776 5.72256 6.53722 122.375 207.636 342.342 342.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1390 6.4e-05 1024 50 925 305024 17.5001 13.5148 318.196 419.587 768.907 769.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1190 0.000256 2048 230 975 67136 5.83811 7.04512 252.837 209.807 475.6 475.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1850 6.4e-05 512 190 200 293888 11.73 6.72118 77.0366 209.777 305.423 305.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 2000 0.000256 512 400 250 70784 2.236 1.7072 19.9759 52.566 76.5839 76.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 580 6.4e-05 1024 135 500 196608 40.0121 13.4861 242.365 418.022 714.1 714.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 370 0.000512 2048 82 1450 18048 5.08525 3.46419 62.7486 104.686 176.085 176.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1210 3.2e-05 512 80 225 588800 24.7521 13.3495 166.665 419.364 624.313 624.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 600 0.000256 4096 110 3525 57600 11.4932 13.9486 845.855 419.767 1291.14 1291.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1790 6.4e-05 512 200 250 292352 11.7727 6.71334 90.1735 209.769 318.586 318.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 350 0.000512 4096 95 2800 12416 5.78298 6.6137 154.669 209.552 376.691 376.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1390 6.4e-05 1024 50 925 304960 17.5909 14.2725 286.691 419.109 737.771 737.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1190 0.000256 2048 230 975 67120 5.8497 7.08029 120.6 209.628 343.233 343.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1850 6.4e-05 512 190 200 293760 11.81 6.72768 65.9894 209.576 294.267 294.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 2000 0.000256 512 400 250 70720 2.24922 1.71078 10.3552 52.5344 66.9506 67.0484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 580 6.4e-05 1024 135 500 197120 40.2788 13.5332 139.41 419 612.438 612.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 370 0.000512 2048 82 1450 17920 5.10352 3.46522 53.8937 104.522 167.087 167.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1210 3.2e-05 512 80 225 588800 24.8731 13.3937 135.9 418.968 593.322 593.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 600 0.000256 4096 110 3525 57600 11.5648 13.9773 762.378 419.121 1207.12 1207.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1790 6.4e-05 512 200 250 292480 11.7954 6.73648 43.3489 209.578 271.614 271.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 350 0.000512 4096 95 2800 12400 5.80198 6.6209 139.151 210.127 361.777 361.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1390 6.4e-05 1024 50 925 304960 17.5174 13.5291 184.824 419.384 635.364 635.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1190 0.000256 2048 230 975 66880 5.85114 7.03936 220.48 209.545 442.989 443.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1850 6.4e-05 512 190 200 293120 11.7981 6.72605 66.8568 209.756 295.295 295.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 2000 0.000256 512 400 250 70400 2.23098 1.7024 17.2876 52.3835 73.7051 73.7975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 580 6.4e-05 1024 135 500 194560 40.6438 13.6517 209.262 419.359 683.134 683.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 370 0.000512 2048 82 1450 17600 5.06765 3.44378 37.0422 104.282 149.935 150.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1210 3.2e-05 512 80 225 588800 24.8712 13.3675 126.892 419.29 584.614 584.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 600 0.000256 4096 110 3525 57440 11.492 13.9521 490.263 418.783 934.566 934.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1790 6.4e-05 512 200 250 291840 11.8362 6.72368 77.8474 209.752 306.32 306.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 350 0.000512 4096 95 2800 12320 5.76899 6.60445 89.6876 209.246 311.381 311.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1390 6.4e-05 1024 50 925 304896 17.5318 13.5283 303.683 419.478 754.327 754.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 0.000256 2048 230 975 67104 5.82576 7.04358 127.638 209.738 350.315 350.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1850 6.4e-05 512 190 200 293376 11.7116 6.71949 38.6208 209.415 266.625 266.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 2000 0.000256 512 400 250 70656 2.23907 1.70403 10.3959 52.4917 66.9314 67.0229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 580 6.4e-05 1024 135 500 193536 40.2194 13.4533 120.499 416.628 591.011 591.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 370 0.000512 2048 82 1450 18048 5.10256 3.47952 58.0499 104.89 171.622 171.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1210 3.2e-05 512 80 225 586752 24.7843 13.3632 88.4568 418.641 545.433 545.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 600 0.000256 4096 110 3525 57504 11.518 13.9625 809.487 419.354 1254.4 1254.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1790 6.4e-05 512 200 250 291840 11.7576 6.72438 45.8906 209.414 273.942 274.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 350 0.000512 4096 95 2800 12384 5.79357 6.61152 148.366 209.615 370.461 370.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1390 6.4e-05 1024 50 925 304512 17.4707 13.5148 196.032 418.941 646.065 646.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1190 0.000256 2048 230 975 67008 5.83296 7.02877 232.543 209.439 454.917 455.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1850 6.4e-05 512 190 200 293376 11.7278 6.71309 69.1191 209.271 296.986 297.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 2000 0.000256 512 400 250 70656 2.23645 1.70598 7.81574 52.4782 64.3346 64.4334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 580 6.4e-05 1024 135 500 190464 40.0742 13.353 111.437 412.229 577.31 577.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 370 0.000512 2048 82 1450 17664 5.06794 3.45747 36.7653 104.418 149.809 149.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1210 3.2e-05 512 80 225 586752 24.8797 13.3428 133.587 418.328 590.325 590.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 600 0.000256 4096 110 3525 57408 11.4732 13.9387 521.922 418.742 966.152 966.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1790 6.4e-05 512 200 250 291840 11.7936 6.71558 74.4776 209.281 302.428 302.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 350 0.000512 4096 95 2800 12096 5.75622 6.59456 93.6694 208.667 314.762 314.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1390 6.4e-05 1024 50 925 304864 17.5622 13.5322 324.729 418.941 774.877 774.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 0.000256 2048 230 975 67088 5.85542 7.09478 138.009 209.612 360.649 360.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1850 6.4e-05 512 190 200 292992 11.7419 6.72973 42.1969 209.304 270.133 270.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 2000 0.000256 512 400 250 70560 2.24531 1.71014 11.3295 52.4449 67.8302 67.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 580 6.4e-05 1024 135 500 197120 40.1062 13.5188 132.727 418.319 604.888 605.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 370 0.000512 2048 82 1450 17920 5.12336 3.47616 61.9295 104.816 175.449 175.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1210 3.2e-05 512 80 225 587776 24.6951 13.3703 95.8568 418.268 552.378 552.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 600 0.000256 4096 110 3525 57568 11.5264 13.9714 870.267 419.101 1314.94 1315.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1790 6.4e-05 512 200 250 292096 11.7762 6.7335 50.2828 209.234 278.182 278.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 350 0.000512 4096 95 2800 12320 5.80986 6.61242 159.24 209.467 381.2 381.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1390 6.4e-05 1024 50 925 304640 17.5017 13.5268 206.251 418.991 656.38 656.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 0.000256 2048 230 975 66976 5.82656 7.076 88.6356 209.455 311.068 311.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1850 6.4e-05 512 190 200 292096 11.7418 6.72125 27.3051 209.259 255.181 255.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 2000 0.000256 512 400 250 70336 2.24582 1.70947 7.36576 52.4794 63.8999 63.9939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 580 6.4e-05 1024 135 500 193536 39.7567 14.9053 84.1324 413.565 552.579 552.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 370 0.000512 2048 82 1450 17472 5.04627 3.42211 38.4969 103.757 150.825 150.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1210 3.2e-05 512 80 225 587776 24.6256 13.3571 61.958 418.286 518.408 518.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 600 0.000256 4096 110 3525 57344 11.5016 13.9573 546.624 418.775 990.934 991.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1790 6.4e-05 512 200 250 292096 11.7325 6.72131 32.5701 209.264 260.45 260.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 350 0.000512 4096 95 2800 12096 5.75078 6.57366 98.3292 208.558 319.288 319.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1390 6.4e-05 1024 50 925 304896 17.5046 13.5127 340.427 419.123 790.674 790.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 0.000256 2048 230 975 66944 5.82451 7.02874 143.371 209.377 365.676 365.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1850 6.4e-05 512 190 200 293888 11.696 6.71722 43.6293 209.625 271.826 271.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 2000 0.000256 512 400 250 70400 2.23453 1.7056 11.7364 52.3728 68.1484 68.2438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 580 6.4e-05 1024 135 500 196608 39.9788 13.4973 137.866 417.72 609.274 609.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 370 0.000512 2048 82 1450 17920 5.08928 3.46739 64.7138 104.689 178.061 178.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1210 3.2e-05 512 80 225 587776 24.6457 13.3571 99.1912 419.04 556.419 556.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 600 0.000256 4096 110 3525 57472 11.468 13.9284 901.052 418.622 1345.14 1345.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1790 6.4e-05 512 200 250 291840 11.7544 6.71744 52.1079 209.625 280.362 280.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 350 0.000512 4096 95 2800 12288 5.78512 6.61776 164.469 209.216 386.16 386.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1390 6.4e-05 1024 50 925 304640 17.4879 13.5166 222.756 419.537 673.409 673.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 0.000256 2048 230 975 66816 5.81942 7.03795 96.3224 209.337 318.587 318.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1850 6.4e-05 512 190 200 292864 11.6752 6.7095 29.6271 209.109 257.275 257.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 2000 0.000256 512 400 250 70144 2.24282 1.70803 7.9968 52.4493 64.4953 64.5899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 580 6.4e-05 1024 135 500 196608 40.006 13.489 92.5385 418.074 564.313 564.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 370 0.000512 2048 82 1450 17920 5.09968 3.48355 43.4576 104.923 157.065 157.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1210 3.2e-05 512 80 225 585728 24.6996 13.3345 66.8837 417.973 523.074 523.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 600 0.000256 4096 110 3525 57344 11.4708 13.9273 594.738 418.536 1038.74 1038.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1790 6.4e-05 512 200 250 290816 11.7341 6.70912 35.1804 209.106 262.88 263.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 350 0.000512 4096 95 2800 12288 5.80173 6.62797 108.959 209.681 331.143 331.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1390 6.4e-05 1024 50 925 304704 17.5538 13.5387 358.765 419.265 809.23 809.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 0.000256 2048 230 975 67104 5.85379 7.19258 150.767 209.814 373.698 373.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1850 6.4e-05 512 190 200 293760 11.7228 6.72813 45.916 209.703 274.228 274.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 2000 0.000256 512 400 250 70560 2.25414 1.71008 12.4154 52.5677 69.0478 69.1422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 580 6.4e-05 1024 135 500 193536 39.9384 13.396 142.76 414.613 610.92 611.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 370 0.000512 2048 82 1450 17856 5.10384 3.46118 67.8371 104.704 181.203 181.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1210 3.2e-05 512 80 225 587520 24.7436 13.3807 104.232 419.2 561.734 561.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 600 0.000256 4096 110 3525 57456 11.5541 13.9757 956.954 419.508 1402.07 1402.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1790 6.4e-05 512 200 250 292608 11.7519 6.72973 54.8417 209.704 283.183 283.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 350 0.000512 4096 95 2800 12240 5.79584 6.60285 173.318 209.248 395.039 395.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1390 6.4e-05 1024 50 925 304704 17.4897 13.5312 257.837 419.35 708.314 708.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 0.000256 2048 230 975 66816 5.81392 7.02566 108.584 209.301 330.796 330.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1850 6.4e-05 512 190 200 292608 11.6583 6.7113 33.0869 208.967 260.576 260.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 2000 0.000256 512 400 250 70272 2.24093 1.70544 9.0296 52.4248 65.5001 65.5954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 580 6.4e-05 1024 135 500 184320 40.4108 13.2588 98.4221 408.505 560.807 560.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 370 0.000512 2048 82 1450 17280 5.06874 3.44269 47.6653 104.118 160.392 160.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1210 3.2e-05 512 80 225 585216 24.5798 13.3321 75.0418 417.67 530.809 530.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 600 0.000256 4096 110 3525 57024 11.4673 13.9427 679.554 418.318 1123.36 1123.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1790 6.4e-05 512 200 250 290304 11.74 6.71123 39.4372 208.967 267.009 267.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 350 0.000512 4096 95 2800 12096 5.78797 6.6089 123.02 209.618 345.108 345.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1390 6.4e-05 1024 50 925 304960 17.521 13.527 349.198 419.487 799.846 799.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 0.000256 2048 230 975 66880 5.81968 7.03693 146.265 209.509 368.705 368.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1850 6.4e-05 512 190 200 293120 11.716 6.72592 44.502 209.808 272.913 273.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 2000 0.000256 512 400 250 70400 2.23418 1.7017 12.0157 52.3861 68.4402 68.5353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 580 6.4e-05 1024 135 500 194560 40.4967 13.5191 139.825 419.479 613.538 613.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 370 0.000512 2048 82 1450 17600 5.06662 3.4487 65.5766 104.303 178.495 178.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1210 3.2e-05 512 80 225 588800 24.6193 13.3728 101.363 419.539 559.085 559.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 600 0.000256 4096 110 3525 57440 11.4954 13.9516 928.844 418.88 1373.25 1373.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1790 6.4e-05 512 200 250 291840 11.7861 6.72768 53.1704 209.808 281.652 281.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 350 0.000512 4096 95 2800 12320 5.76374 6.6007 169.518 209.295 391.253 391.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1390 6.4e-05 1024 50 925 304640 17.4821 13.5148 246.191 419.547 696.849 696.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 0.000256 2048 230 975 66560 5.81466 7.02963 102.918 209.274 325.108 325.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1850 6.4e-05 512 190 200 291840 11.7712 6.71261 31.4711 209.84 259.956 260.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 2000 0.000256 512 400 250 69760 2.23107 1.69574 8.56259 52.2154 64.8056 64.9011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 580 6.4e-05 1024 135 500 184320 40.9451 13.3208 93.8096 412.66 560.957 561.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 370 0.000512 2048 82 1450 17280 5.03216 3.4105 45.5979 103.645 157.787 157.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1210 3.2e-05 512 80 225 588800 24.5847 13.3559 71.8429 419.411 529.382 529.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 600 0.000256 4096 110 3525 57280 11.4625 13.9336 651.534 418.404 1095.41 1095.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1790 6.4e-05 512 200 250 291840 11.7628 6.7151 37.7211 209.837 266.193 266.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 350 0.000512 4096 95 2800 12160 5.75107 6.59456 117.993 208.904 339.315 339.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1390 6.4e-05 1024 50 925 304512 17.4632 13.5148 427.482 419.279 877.848 877.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 0.000256 2048 230 975 67008 5.82246 7.04365 178.987 209.605 401.535 401.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1850 6.4e-05 512 190 200 293376 11.6918 6.71914 55.0122 209.454 283.032 283.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 2000 0.000256 512 400 250 70656 2.2377 1.7081 14.8842 52.5151 71.4456 71.5397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 580 6.4e-05 1024 135 500 190464 39.9999 13.319 167.423 412.725 633.679 633.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 370 0.000512 2048 82 1450 17664 5.07072 3.45405 80.4752 104.506 193.604 193.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1210 3.2e-05 512 80 225 586752 24.6957 13.3427 124.648 418.723 581.599 581.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 600 0.000256 4096 110 3525 57408 11.479 13.937 1129.9 419.071 1574.46 1574.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1790 6.4e-05 512 200 250 291840 11.7223 6.7153 65.5831 209.454 293.631 293.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 350 0.000512 4096 95 2800 12096 5.75283 6.59008 203.116 209.047 424.576 424.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1390 6.4e-05 1024 50 925 304128 17.4798 13.5149 284.123 418.863 734.086 734.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 0.000256 2048 230 975 66432 5.79616 7.03757 119.636 208.811 341.354 341.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1850 6.4e-05 512 190 200 291840 11.6403 6.68659 36.7789 208.465 263.725 263.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 2000 0.000256 512 400 250 69888 2.23792 1.70118 9.96899 52.3138 66.3195 66.4105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 580 6.4e-05 1024 135 500 184320 40.9961 13.3232 108.868 412.646 576.047 576.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 370 0.000512 2048 82 1450 16896 5.0641 3.42173 51.1783 103.711 163.476 163.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1210 3.2e-05 512 80 225 583680 24.4483 13.2816 83.1965 416.631 537.733 537.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 600 0.000256 4096 110 3525 56832 11.4616 13.9141 752.535 417.501 1195.49 1195.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1790 6.4e-05 512 200 250 288768 11.7497 6.68691 43.7312 208.459 270.782 270.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 350 0.000512 4096 95 2800 11904 5.7815 6.61565 133.04 209.336 354.846 354.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1390 6.4e-05 1024 50 925 304800 17.6167 13.6071 426.49 419.355 877.176 877.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 0.000256 2048 230 975 67000 5.86195 7.07494 178.839 209.606 401.457 401.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1850 6.4e-05 512 190 200 292800 11.7716 6.73322 54.959 209.441 283.055 283.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 2000 0.000256 512 400 250 70400 2.26221 1.71213 14.8821 52.5177 71.4735 71.5661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 580 6.4e-05 1024 135 500 192000 39.876 13.3552 168.218 412.29 633.952 634.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 370 0.000512 2048 82 1450 17600 5.10835 3.46522 79.4732 104.481 192.629 192.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1210 3.2e-05 512 80 225 585600 24.7738 13.3847 124.403 418.641 581.381 581.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 600 0.000256 4096 110 3525 57400 11.5664 13.9881 1131.75 419.074 1576.46 1576.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1790 6.4e-05 512 200 250 291200 11.8264 6.7359 65.4794 209.442 293.642 293.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 350 0.000512 4096 95 2800 12200 5.77414 6.58976 204.006 208.806 425.248 425.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1390 6.4e-05 1024 50 925 304000 17.5534 13.5332 286.532 419.177 736.9 736.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 0.000256 2048 230 975 66400 5.82365 7.01859 120.035 208.949 341.898 341.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1850 6.4e-05 512 190 200 291200 11.717 6.70435 36.7747 208.582 263.932 264.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 2000 0.000256 512 400 250 69600 2.25248 1.70634 10.0633 52.3529 66.4718 66.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 580 6.4e-05 1024 135 500 192000 39.8997 13.3428 113.656 412.713 579.823 579.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 370 0.000512 2048 82 1450 16800 5.08134 3.41773 51.6002 103.752 163.951 164.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1210 3.2e-05 512 80 225 582400 24.6066 13.3178 83.0844 416.862 538.058 538.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 600 0.000256 4096 110 3525 56800 11.5057 13.9406 756.017 417.756 1199.29 1199.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1790 6.4e-05 512 200 250 288000 11.8337 6.70195 43.5066 208.578 270.775 270.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 350 0.000512 4096 95 2800 12000 5.79949 6.61334 136.426 209.487 358.398 358.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1390 6.4e-05 1024 50 925 304640 17.5024 13.5209 416.462 419.04 866.638 866.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 0.000256 2048 230 975 66976 5.82701 7.04512 173.662 209.474 396.081 396.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1850 6.4e-05 512 190 200 292096 11.7404 6.72333 53.2538 209.293 281.165 281.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 2000 0.000256 512 400 250 70336 2.24349 1.7063 14.3999 52.4846 70.9356 71.0287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 580 6.4e-05 1024 135 500 193536 39.7596 13.3652 165.432 413.607 632.374 632.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 370 0.000512 2048 82 1450 17472 5.04826 3.42042 76.7046 103.765 189.04 189.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1210 3.2e-05 512 80 225 587776 24.6331 13.3648 120.544 418.322 577.048 577.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 600 0.000256 4096 110 3525 57344 11.4958 13.9548 1095.05 418.808 1539.39 1539.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1790 6.4e-05 512 200 250 292096 11.7364 6.71949 63.7665 209.283 291.654 291.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 350 0.000512 4096 95 2800 12096 5.74669 6.56416 196.362 208.579 417.325 417.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1390 6.4e-05 1024 50 925 303744 17.4618 13.5126 272.773 418.986 722.845 722.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 0.000256 2048 230 975 66304 5.79965 7.00211 113.624 208.774 335.273 335.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1850 6.4e-05 512 190 200 290304 11.807 6.71949 34.9285 209.555 263.168 263.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 2000 0.000256 512 400 250 68992 2.22758 1.69357 9.46381 52.008 65.4936 65.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 580 6.4e-05 1024 135 500 186368 39.3858 13.2342 105.277 404.536 562.651 562.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 370 0.000512 2048 82 1450 17024 5.08278 3.44624 50.0287 104.169 162.828 162.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1210 3.2e-05 512 80 225 587776 24.6167 13.3454 79.9173 418.803 536.868 537.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 600 0.000256 4096 110 3525 56896 11.4499 13.9099 714.248 417.413 1157.1 1157.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1790 6.4e-05 512 200 250 290304 11.7949 6.71194 41.6767 209.556 269.893 270.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 350 0.000512 4096 95 2800 11648 5.73235 6.56096 124.322 208.179 344.867 344.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1390 6.4e-05 1024 50 925 304320 17.5482 13.5409 403.197 418.721 853.117 853.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 0.000256 2048 230 975 66960 5.85373 7.05536 168.188 209.633 390.806 390.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1850 6.4e-05 512 190 200 291840 11.7332 7.08957 51.4681 208.786 279.229 279.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 2000 0.000256 512 400 250 70080 2.24749 1.71008 13.8928 52.3632 70.3124 70.4055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 580 6.4e-05 1024 135 500 192000 39.8958 13.4716 159.197 412.273 625.05 625.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 370 0.000512 2048 82 1450 17760 5.11386 3.47443 75.8459 104.741 189.276 189.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1210 3.2e-05 512 80 225 583680 24.6728 13.3509 116.69 417.323 572.225 572.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 600 0.000256 4096 110 3525 57360 11.5528 13.9838 1058.84 419.131 1503.59 1503.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1790 6.4e-05 512 200 250 289920 11.7804 6.71949 61.2933 208.779 288.724 288.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 350 0.000512 4096 95 2800 12240 5.79318 6.61181 192.802 209.321 414.602 414.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1390 6.4e-05 1024 50 925 304320 17.4955 13.6365 264.997 419.274 715.51 715.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 0.000256 2048 230 975 66720 5.82957 7.03283 111.46 209.506 333.9 333.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1850 6.4e-05 512 190 200 291840 11.7043 6.70925 34.3441 209.052 261.963 262.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 2000 0.000256 512 400 250 70080 2.24864 1.70598 9.34099 52.4904 65.8841 65.9744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 580 6.4e-05 1024 135 500 184320 41.0371 14.8311 101.756 412.816 570.651 570.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 370 0.000512 2048 82 1450 17280 5.06278 3.41811 49.2935 103.872 161.746 161.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1210 3.2e-05 512 80 225 583680 24.6369 13.3345 77.9682 417.793 533.917 534.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 600 0.000256 4096 110 3525 57120 11.4893 13.9571 701.441 418.888 1145.85 1145.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1790 6.4e-05 512 200 250 288000 11.8526 6.71424 40.7365 209.054 268.512 268.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 350 0.000512 4096 95 2800 11520 5.72282 6.52816 119.624 207.585 339.532 339.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1390 6.4e-05 1024 50 925 304640 17.5144 13.5111 385.559 419.544 836.239 836.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 0.000256 2048 230 975 66816 5.81933 7.09427 160.882 209.371 383.241 383.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1850 6.4e-05 512 190 200 292864 11.6647 6.71021 49.4244 209.157 277.115 277.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 2000 0.000256 512 400 250 70144 2.2449 1.70704 13.4609 52.4587 69.9699 70.0641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 580 6.4e-05 1024 135 500 196608 40.0194 13.4896 155.525 418.152 627.396 627.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 370 0.000512 2048 82 1450 17920 5.10509 3.47766 73.4724 104.949 187.103 187.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1210 3.2e-05 512 80 225 585728 24.7067 13.3304 112.091 418.059 568.368 568.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 600 0.000256 4096 110 3525 57344 11.4688 13.9262 1016.27 418.61 1460.35 1460.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1790 6.4e-05 512 200 250 290816 11.7399 6.7047 58.7604 209.145 286.507 286.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 350 0.000512 4096 95 2800 12288 5.79514 6.62522 185.364 209.735 407.591 407.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1390 6.4e-05 1024 50 925 303104 17.4757 13.5145 267.819 418.011 716.932 717.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 0.000256 2048 230 975 66560 5.82544 7.03488 112.839 209.549 335.322 335.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1850 6.4e-05 512 190 200 290816 11.7437 6.70899 34.8736 209.068 262.547 262.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 2000 0.000256 512 400 250 69632 2.25523 1.70598 9.324 52.5054 65.8884 65.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 580 6.4e-05 1024 135 500 196608 40.0007 13.4928 109.94 417.99 581.632 581.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 370 0.000512 2048 82 1450 16384 5.03453 3.35667 46.9738 102.635 158.103 158.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1210 3.2e-05 512 80 225 581632 24.8007 13.3284 78.7353 417.809 534.855 535.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 600 0.000256 4096 110 3525 57344 11.4902 13.9331 723.827 418.961 1168.28 1168.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1790 6.4e-05 512 200 250 290816 11.7305 6.70717 41.7383 209.066 269.395 269.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 350 0.000512 4096 95 2800 11776 5.72608 6.53462 125.813 207.493 345.636 345.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1390 6.4e-05 1024 50 928 304640 17.4911 13.5144 279.33 419.593 730.037 730.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1190 0.000256 2048 230 992 66816 5.85318 7.0377 216.227 209.806 438.998 439.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1850 6.4e-05 512 190 224 292352 11.8026 6.71661 68.9228 209.774 297.38 297.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 2000 0.000256 512 400 256 70912 2.2423 1.70995 16.7399 52.5715 73.3606 73.4556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 580 6.4e-05 1024 135 512 188416 41.362 13.4897 197.824 418.019 670.908 671.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 370 0.000512 2048 82 1472 18176 5.08326 3.46928 55.5225 104.684 168.861 168.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1210 3.2e-05 512 80 224 585728 24.8567 13.3493 130.208 419.38 587.983 588.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 600 0.000256 4096 110 3520 57664 11.5059 13.9444 742.425 419.471 1187.42 1187.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1790 6.4e-05 512 200 256 291840 11.8126 6.71315 76.5396 209.774 305.004 305.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 350 0.000512 4096 95 2816 12480 5.79376 6.61661 137.136 209.555 359.176 359.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1390 6.4e-05 1024 50 928 304384 17.5024 13.5163 180.703 419.378 631.208 631.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1190 0.000256 2048 230 992 66688 5.84662 7.04717 214.212 209.595 436.773 436.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1850 6.4e-05 512 190 224 291840 11.8515 6.71178 68.3452 209.886 296.952 297.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 2000 0.000256 512 400 256 70656 2.23331 1.70189 16.6254 52.4209 73.0821 73.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 580 6.4e-05 1024 135 512 188416 41.4329 13.7864 197.183 417.976 670.593 670.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 370 0.000512 2048 82 1472 18176 5.08131 3.47155 37.6541 104.752 151.059 151.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1210 3.2e-05 512 80 224 585728 24.9051 13.3571 134.975 419.299 592.716 592.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 600 0.000256 4096 110 3520 57472 11.4863 13.9412 476.32 419.407 921.227 921.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1790 6.4e-05 512 200 256 291840 11.8358 6.7168 77.6283 209.752 306.087 306.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 350 0.000512 4096 95 2816 12416 5.78765 6.61837 88.0742 209.341 309.894 309.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1390 6.4e-05 1024 50 928 304480 17.5912 13.5424 285.444 419.122 735.811 735.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1190 0.000256 2048 230 992 66800 5.85187 7.07456 122.078 209.627 344.708 344.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1850 6.4e-05 512 190 224 292480 11.8485 6.73302 71.0738 209.584 299.404 299.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 2000 0.000256 512 400 256 70880 2.25264 1.70906 10.5185 52.5333 67.1133 67.2113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 580 6.4e-05 1024 135 512 189440 41.4775 13.8998 135.322 419.014 609.934 610.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 370 0.000512 2048 82 1472 18080 5.10029 3.46522 55.1182 104.52 168.307 168.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1210 3.2e-05 512 80 224 586240 24.9005 13.3931 133.706 418.975 591.163 591.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 600 0.000256 4096 110 3520 57600 11.563 13.976 756.928 419.134 1201.68 1201.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1790 6.4e-05 512 200 256 291840 11.7977 6.72973 44.3688 209.58 272.634 272.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 350 0.000512 4096 95 2816 12480 5.81222 6.6089 140.462 209.311 362.273 362.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1390 6.4e-05 1024 50 928 304320 17.5079 13.5275 183.456 419.159 633.761 633.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1190 0.000256 2048 230 992 66560 5.85104 7.0407 223.857 209.408 446.229 446.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1850 6.4e-05 512 190 224 291840 11.8272 6.72154 69.5105 209.607 297.826 297.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 2000 0.000256 512 400 256 70400 2.23245 1.70381 7.33194 52.346 63.7118 63.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 580 6.4e-05 1024 135 512 189440 41.4456 13.5125 204.72 419.064 678.955 679.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 370 0.000512 2048 82 1472 17920 5.0528 3.45088 35.4065 104.205 148.217 148.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1210 3.2e-05 512 80 224 586240 24.8604 13.3734 125.419 418.99 582.827 582.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 600 0.000256 4096 110 3520 57440 11.4955 13.953 484.699 418.479 928.697 928.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1790 6.4e-05 512 200 256 291840 11.8184 6.72586 79.1108 209.603 307.42 307.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 350 0.000512 4096 95 2816 12320 5.76922 6.60762 89.2789 209.101 310.83 310.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1390 6.4e-05 1024 50 928 304512 17.5372 13.5272 309.282 419.532 759.992 760.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 0.000256 2048 230 992 66816 5.83066 7.04102 132.237 209.764 354.944 355.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1850 6.4e-05 512 190 224 291840 11.7417 6.72131 42.1388 209.438 270.196 270.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 2000 0.000256 512 400 256 70848 2.24246 1.70803 10.8219 52.4968 67.3692 67.4652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 580 6.4e-05 1024 135 512 187392 41.1825 13.4533 120.479 416.67 592.001 592.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 370 0.000512 2048 82 1472 18240 5.08858 3.47133 60.4017 104.902 173.965 174.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1210 3.2e-05 512 80 224 585216 24.7022 13.3625 88.8311 418.69 545.772 545.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 600 0.000256 4096 110 3520 57600 11.5077 13.9592 821.144 419.4 1266.09 1266.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1790 6.4e-05 512 200 256 291072 11.7872 6.72515 48.147 209.446 276.264 276.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 350 0.000512 4096 95 2816 12480 5.79478 6.61296 151.645 209.641 373.769 373.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1390 6.4e-05 1024 50 928 304128 17.4648 13.5496 199.199 419.244 649.565 649.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1190 0.000256 2048 230 992 66624 5.81427 7.23968 84.7557 209.586 307.468 307.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1850 6.4e-05 512 190 224 291840 11.7432 6.71194 77.5145 209.427 305.549 305.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 2000 0.000256 512 400 256 70656 2.23568 1.70518 8.12064 52.5111 64.6708 64.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 580 6.4e-05 1024 135 512 184320 41.0025 13.3181 112.873 412.521 579.925 580.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 370 0.000512 2048 82 1472 18048 5.06336 3.45584 39.1608 104.489 152.266 152.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1210 3.2e-05 512 80 224 583680 24.8252 13.3447 133.85 418.621 590.82 590.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 600 0.000256 4096 110 3520 57408 11.4668 13.9345 522.908 419.035 967.415 967.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1790 6.4e-05 512 200 256 290304 11.7919 6.71539 31.1751 209.423 259.263 259.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 350 0.000512 4096 95 2816 12288 5.74669 6.58611 96.1352 208.817 317.359 317.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1390 6.4e-05 1024 50 928 304416 17.5698 13.5334 306.705 419.361 757.275 757.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 0.000256 2048 230 992 66752 5.8568 7.06253 130.801 209.822 353.614 353.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1850 6.4e-05 512 190 224 292096 11.7766 6.72973 41.7287 209.441 269.83 269.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 2000 0.000256 512 400 256 70784 2.24445 1.70909 10.6247 52.4988 67.1766 67.2696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 580 6.4e-05 1024 135 512 186368 41.7816 13.562 119.635 418.735 593.93 594.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 370 0.000512 2048 82 1472 18144 5.11066 3.4831 59.6052 104.916 173.217 173.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1210 3.2e-05 512 80 224 584192 24.7818 13.3755 87.8732 418.68 546.148 546.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 600 0.000256 4096 110 3520 57568 11.5486 13.9694 806.416 419.518 1251.52 1251.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1790 6.4e-05 512 200 256 291200 11.8075 6.73117 47.4819 209.44 275.614 275.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 350 0.000512 4096 95 2816 12432 5.80896 6.61082 149.021 209.678 371.192 371.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1390 6.4e-05 1024 50 928 304192 17.5114 13.525 194.984 418.943 645.073 645.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 0.000256 2048 230 992 66528 5.82912 7.03693 84.4526 209.427 306.82 306.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1850 6.4e-05 512 190 224 292096 11.7325 6.72768 27.3627 209.234 255.216 255.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 2000 0.000256 512 400 256 70784 2.24403 1.70803 6.96102 52.4689 63.4826 63.5766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 580 6.4e-05 1024 135 512 179200 41.9739 13.9366 74.5808 413.512 544.217 544.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 370 0.000512 2048 82 1472 17472 5.0496 3.41606 37.0624 103.744 149.371 149.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1210 3.2e-05 512 80 224 584192 24.7355 13.3713 57.3248 418.229 513.842 513.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 600 0.000256 4096 110 3520 57344 11.4954 13.9574 512.646 418.719 956.894 956.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1790 6.4e-05 512 200 256 290304 11.8125 6.71949 31.0086 209.234 258.93 259.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 350 0.000512 4096 95 2816 12096 5.74874 6.57408 92.6548 208.532 313.582 313.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1390 6.4e-05 1024 50 928 303744 17.5586 13.5434 159.875 418.579 609.672 609.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1190 0.000256 2048 230 992 66528 5.84874 7.09434 70.3948 209.769 293.181 293.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1850 6.4e-05 512 190 224 290304 11.8922 6.72602 73.0216 209.348 301.145 301.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 2000 0.000256 512 400 256 70560 2.25894 1.71402 6.85283 52.5333 63.4607 63.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 580 6.4e-05 1024 135 512 182784 42.4579 13.5291 97.9921 418.555 572.753 572.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 370 0.000512 2048 82 1472 17472 5.04285 3.40582 30.7528 103.337 142.64 142.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1210 3.2e-05 512 80 224 580608 25.1454 13.3755 125.633 418.433 582.778 582.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 600 0.000256 4096 110 3520 57456 11.5405 13.9735 422.561 419.186 867.337 867.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1790 6.4e-05 512 200 256 290304 11.8465 6.72755 25.9674 209.35 254.042 254.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 350 0.000512 4096 95 2816 12096 5.76109 6.56061 76.5436 208.311 297.251 297.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1390 6.4e-05 1024 50 928 304384 17.5063 13.5097 308.367 419.411 758.905 759.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 0.000256 2048 230 992 66688 5.82042 7.02979 133.337 209.523 355.78 355.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1850 6.4e-05 512 190 224 291840 11.7682 6.71744 42.5542 209.774 270.969 271.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 2000 0.000256 512 400 256 70656 2.23069 1.70214 10.8873 52.4148 67.3345 67.4304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 580 6.4e-05 1024 135 512 188416 41.2883 13.84 122.865 418.015 596.225 596.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 370 0.000512 2048 82 1472 18176 5.07968 3.46755 60.6146 104.758 174.026 174.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1210 3.2e-05 512 80 224 585728 24.7026 13.3553 89.9019 419.335 547.476 547.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 600 0.000256 4096 110 3520 57472 11.4721 13.9331 815.613 418.927 1260.02 1260.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1790 6.4e-05 512 200 256 291840 11.769 6.71098 48.6841 209.774 277.093 277.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 350 0.000512 4096 95 2816 12416 5.76429 6.61702 150.392 209.359 372.205 372.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1390 6.4e-05 1024 50 928 304128 17.5102 13.5925 205.475 419.152 655.836 655.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 0.000256 2048 230 992 66560 5.81702 7.03245 90.6064 209.178 312.705 312.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1850 6.4e-05 512 190 224 290816 11.7227 6.70781 29.2926 208.954 256.835 256.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 2000 0.000256 512 400 256 70656 2.23811 1.70643 7.50912 52.4087 63.9614 64.0539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 580 6.4e-05 1024 135 512 188416 41.2681 13.5015 83.6036 417.758 556.345 556.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 370 0.000512 2048 82 1472 17920 5.10157 3.48435 40.5335 104.848 154.068 154.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1210 3.2e-05 512 80 224 581632 24.784 13.3213 61.2505 417.658 517.193 517.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 600 0.000256 4096 110 3520 57344 11.4751 13.9307 549.489 418.221 993.19 993.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1790 6.4e-05 512 200 256 290816 11.7354 6.71085 33.3843 208.955 260.937 261.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 350 0.000512 4096 95 2816 12288 5.78406 6.62691 100.918 210.01 323.412 323.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1390 6.4e-05 1024 50 928 303360 17.495 13.512 170.506 418.858 620.48 620.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 0.000256 2048 230 992 66048 5.80813 7.01766 74.9098 208.922 296.727 296.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1850 6.4e-05 512 190 224 288768 11.7409 6.68282 24.3043 208.457 251.339 251.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 2000 0.000256 512 400 256 69888 2.24106 1.69984 6.30426 52.3134 62.6581 62.7517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 580 6.4e-05 1024 135 512 184320 40.9816 13.3187 68.6764 412.656 535.852 536.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 370 0.000512 2048 82 1472 17664 5.0327 3.41904 33.7274 103.719 145.995 146.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1210 3.2e-05 512 80 224 577536 24.7655 13.2798 50.8326 416.702 505.761 505.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 600 0.000256 4096 110 3520 56832 11.466 13.9093 450.423 417.489 893.357 893.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1790 6.4e-05 512 200 256 288768 11.7495 6.68467 27.8092 208.459 254.856 254.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 350 0.000512 4096 95 2816 12288 5.77126 6.61328 84.0438 209.337 305.84 305.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1390 6.4e-05 1024 50 928 304416 17.5542 13.6376 445.556 419.258 896.116 896.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 0.000256 2048 230 992 66816 5.85494 7.04733 188.438 209.809 411.223 411.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1850 6.4e-05 512 190 224 292608 11.755 6.73043 60.0693 209.699 288.413 288.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 2000 0.000256 512 400 256 70848 2.2513 1.7097 15.3633 52.5684 71.9929 72.0857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 580 6.4e-05 1024 135 512 184320 41.4163 13.4531 170.933 414.6 640.619 640.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 370 0.000512 2048 82 1472 18144 5.09494 3.46765 86.2397 104.698 199.605 199.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1210 3.2e-05 512 80 224 585216 24.7613 13.3804 126.196 419.185 583.711 583.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 600 0.000256 4096 110 3520 57600 11.5495 13.9756 1164.6 419.469 1609.67 1609.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1790 6.4e-05 512 200 256 291456 11.8168 6.72973 68.1724 209.701 296.577 296.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 350 0.000512 4096 95 2816 12384 5.79702 6.59866 213.959 209.229 435.657 435.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1390 6.4e-05 1024 50 928 304128 17.5063 13.5508 277.84 418.898 727.901 728.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 0.000256 2048 230 992 66528 5.81408 7.0593 117.838 208.996 339.78 339.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1850 6.4e-05 512 190 224 290304 11.7454 6.71517 38.8349 208.741 266.195 266.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 2000 0.000256 512 400 256 70272 2.24061 1.70192 9.99856 52.3689 66.4111 66.5051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 580 6.4e-05 1024 135 512 175104 41.7771 13.2602 102.574 408.063 565.89 566.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 370 0.000512 2048 82 1472 17856 5.04691 3.44422 53.6371 104.003 166.233 166.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1210 3.2e-05 512 80 224 580608 24.7782 13.3387 81.4646 417.217 536.981 537.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 600 0.000256 4096 110 3520 57312 11.4816 13.945 736.743 417.86 1180.1 1180.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1790 6.4e-05 512 200 256 290304 11.7466 6.70861 44.1902 208.735 271.535 271.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 350 0.000512 4096 95 2816 12384 5.78086 6.60701 136.221 209.389 358.072 358.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1390 6.4e-05 1024 50 928 304128 17.5459 13.5373 229.782 418.998 679.972 680.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 0.000256 2048 230 992 66528 5.83885 7.03661 97.9259 209.392 320.264 320.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1850 6.4e-05 512 190 224 290304 11.7704 6.71597 32.1487 208.985 259.778 259.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 2000 0.000256 512 400 256 69984 2.2536 1.70803 8.3672 52.4596 64.8841 64.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 580 6.4e-05 1024 135 512 179712 41.2079 13.271 87.5829 408.546 550.815 550.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 370 0.000512 2048 82 1472 17280 5.03411 3.37184 43.2394 102.748 154.495 154.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1210 3.2e-05 512 80 224 580608 24.8405 13.3504 67.4911 417.788 523.65 523.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 600 0.000256 4096 110 3520 57024 11.5147 13.963 600.75 418.651 1044.95 1045.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1790 6.4e-05 512 200 256 290304 11.757 6.71891 36.6595 209.461 264.75 264.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 350 0.000512 4096 95 2816 11664 5.72586 6.52976 105.194 207.66 325.18 325.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1390 6.4e-05 1024 50 928 304320 17.5043 13.5265 411.939 419.438 862.523 862.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 0.000256 2048 230 992 66560 5.8271 7.05357 173.999 209.557 396.512 396.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1850 6.4e-05 512 190 224 291840 11.7766 6.72192 56.4531 209.791 284.902 285.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 2000 0.000256 512 400 256 70400 2.23005 1.70394 14.4333 52.3789 70.8481 70.9428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 580 6.4e-05 1024 135 512 189440 41.3123 13.5432 162.867 419.422 637.357 637.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 370 0.000512 2048 82 1472 17920 5.05187 3.45072 79.3671 104.289 192.256 192.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1210 3.2e-05 512 80 224 586240 24.6672 13.3744 119.07 419.347 576.646 576.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 600 0.000256 4096 110 3520 57440 11.4832 13.951 1087.11 418.822 1531.44 1531.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1790 6.4e-05 512 200 256 291840 11.7844 6.72378 64.234 209.786 292.691 292.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 350 0.000512 4096 95 2816 12320 5.76403 6.60691 199.017 209.269 420.735 420.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1390 6.4e-05 1024 50 928 304000 17.4808 13.5228 277.822 419.502 728.44 728.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 0.000256 2048 230 992 66240 5.80256 7.03283 117.34 209.241 339.489 339.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1850 6.4e-05 512 190 224 291840 11.7568 6.72557 38.0303 209.983 266.651 266.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 2000 0.000256 512 400 256 69760 2.23267 1.69558 9.6879 52.2055 65.9227 66.0173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 580 6.4e-05 1024 135 512 184320 40.9436 13.3217 106.957 412.608 574.047 574.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 370 0.000512 2048 82 1472 17280 5.04294 3.41024 52.1459 103.628 164.327 164.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1210 3.2e-05 512 80 224 583680 24.7758 13.3489 79.6197 419.356 537.281 537.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 600 0.000256 4096 110 3520 57280 11.4708 13.9203 734.995 418.352 1178.81 1178.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1790 6.4e-05 512 200 256 291840 11.7485 6.71216 43.3414 209.81 271.767 271.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 350 0.000512 4096 95 2816 12160 5.7487 6.5904 133.634 208.815 354.86 354.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1390 6.4e-05 1024 50 928 303360 17.5048 13.531 230.581 418.872 680.599 680.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 0.000256 2048 230 992 66240 5.82246 7.02669 98.3659 209.305 320.59 320.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1850 6.4e-05 512 190 224 288000 11.8428 6.71562 31.6909 208.855 259.259 259.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 2000 0.000256 512 400 256 70080 2.24611 1.70768 8.33405 52.4412 64.8285 64.9212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 580 6.4e-05 1024 135 512 184320 41.026 13.3535 90.127 412.417 557.136 557.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 370 0.000512 2048 82 1472 17280 5.05574 3.42102 43.6991 103.772 156.047 156.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1210 3.2e-05 512 80 224 583680 24.6447 13.3347 67.0622 417.393 522.612 522.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 600 0.000256 4096 110 3520 57120 11.4926 13.949 615.199 418.485 1059.2 1059.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1790 6.4e-05 512 200 256 288000 11.8444 6.71536 36.0757 208.854 263.644 263.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 350 0.000512 4096 95 2816 11520 5.71683 6.52288 105.684 207.376 325.372 325.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1390 6.4e-05 1024 50 928 304128 17.4661 13.5183 392.745 419 842.836 842.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 0.000256 2048 230 992 66624 5.80707 7.20886 165.955 209.468 388.515 388.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1850 6.4e-05 512 190 224 291840 11.7312 6.71402 53.6171 209.31 281.524 281.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 2000 0.000256 512 400 256 70656 2.23738 1.70598 13.8089 52.4856 70.3356 70.4307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 580 6.4e-05 1024 135 512 184320 40.949 13.3241 150.927 412.279 617.694 617.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 370 0.000512 2048 82 1472 18048 5.05104 3.45549 76.1358 104.503 189.246 189.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1210 3.2e-05 512 80 224 583680 24.721 13.3407 112.83 418.388 569.466 569.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 600 0.000256 4096 110 3520 57408 11.4735 13.936 1024.05 418.793 1468.33 1468.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1790 6.4e-05 512 200 256 290304 11.7956 6.71469 60.8016 209.305 288.772 288.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 350 0.000512 4096 95 2816 12288 5.75734 6.58842 187.886 208.712 409.029 409.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1390 6.4e-05 1024 50 928 303360 17.4965 13.5114 252.566 418.537 702.226 702.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 0.000256 2048 230 992 66048 5.79789 7.00211 107.05 208.661 328.586 328.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1850 6.4e-05 512 190 224 288768 11.7452 6.69203 34.859 208.311 261.761 261.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 2000 0.000256 512 400 256 69888 2.23606 1.70189 9.06682 52.2788 65.3836 65.4789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 580 6.4e-05 1024 135 512 184320 40.9888 13.3161 98.8196 412.336 565.675 565.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 370 0.000512 2048 82 1472 17664 5.03603 3.41878 48.872 103.637 161.073 161.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1210 3.2e-05 512 80 224 577536 24.7666 13.2895 73.1468 416.315 527.705 527.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 600 0.000256 4096 110 3520 56832 11.4558 13.9138 659.655 417.189 1102.29 1102.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1790 6.4e-05 512 200 256 288768 11.7421 6.68611 39.7769 208.561 266.927 267.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 350 0.000512 4096 95 2816 12288 5.7872 6.61338 122.646 209.177 344.301 344.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1390 6.4e-05 1024 50 928 304128 17.4792 13.5115 222.051 419.152 672.306 672.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 0.000256 2048 230 992 66240 5.81949 7.03667 93.782 209.41 316.121 316.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1850 6.4e-05 512 190 224 285696 11.7468 6.67034 29.774 207.317 255.665 255.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 2000 0.000256 512 400 256 69120 2.23194 1.69779 7.87181 52.08 63.9824 64.0758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 580 6.4e-05 1024 135 512 165888 41.0463 13.2439 77.7812 396.032 528.318 528.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 370 0.000512 2048 82 1472 17280 5.02637 3.3808 41.815 102.859 153.18 153.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1210 3.2e-05 512 80 224 571392 24.8071 13.1958 62.5834 414.287 515.058 515.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 600 0.000256 4096 110 3520 57024 11.4695 13.9407 578.012 418.695 1022.19 1022.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1790 6.4e-05 512 200 256 285696 11.7403 6.64227 33.9752 207.316 259.832 259.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 350 0.000512 4096 95 2816 12096 5.75946 6.59114 106.521 208.645 327.592 327.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1390 6.4e-05 1024 50 928 304400 17.594 13.5426 386.867 419.325 837.436 837.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 0.000256 2048 230 992 66600 5.8521 7.05312 163.293 209.569 385.838 385.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1850 6.4e-05 512 190 224 291200 11.8196 6.73248 52.7321 209.411 280.849 280.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 2000 0.000256 512 400 256 70800 2.25078 1.7081 13.5543 52.5066 70.1217 70.2133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 580 6.4e-05 1024 135 512 179200 41.8507 13.3544 144.156 412.219 611.794 611.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 370 0.000512 2048 82 1472 18000 5.09203 3.46726 74.4737 104.468 187.601 187.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1210 3.2e-05 512 80 224 585600 24.7525 13.3835 111.288 418.577 568.178 568.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 600 0.000256 4096 110 3520 57400 11.5569 13.9843 1012.96 419.014 1457.59 1457.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1790 6.4e-05 512 200 256 291200 11.8203 6.73299 60.0319 209.402 288.14 288.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 350 0.000512 4096 95 2816 12200 5.79405 6.58989 183.822 208.779 405.054 405.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1390 6.4e-05 1024 50 928 304000 17.5545 13.5332 265.453 418.736 715.386 715.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 0.000256 2048 230 992 66000 5.81776 7.01283 112.511 208.73 334.144 334.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1850 6.4e-05 512 190 224 288000 11.8452 6.70326 36.3641 208.36 263.425 263.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 2000 0.000256 512 400 256 70400 2.24317 1.70598 9.44355 52.2946 65.7871 65.8813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 580 6.4e-05 1024 135 512 179200 41.89 13.3856 100.247 412.278 568.009 568.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 370 0.000512 2048 82 1472 17600 5.05597 3.41955 50.6529 103.644 162.87 162.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1210 3.2e-05 512 80 224 582400 24.612 13.3156 77.4593 416.42 531.988 532.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 600 0.000256 4096 110 3520 56800 11.5011 13.94 700.261 417.33 1143.1 1143.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1790 6.4e-05 512 200 256 288000 11.8259 6.70326 41.5977 208.466 268.748 268.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 350 0.000512 4096 95 2816 12000 5.80198 6.60538 127.481 209.269 349.229 349.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1390 6.4e-05 1024 50 928 303600 17.5963 13.5455 222 419.009 672.259 672.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1190 0.000256 2048 230 992 66000 5.8425 7.08634 94.2826 208.528 315.815 315.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1850 6.4e-05 512 190 224 288000 11.9646 6.73229 30.5334 209.569 258.958 259.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 2000 0.000256 512 400 256 69600 2.2329 1.69354 8.07254 51.8446 63.9444 64.0371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 580 6.4e-05 1024 135 512 172800 43.0317 13.3595 81.4801 412.55 550.636 550.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 370 0.000512 2048 82 1472 16800 5.1063 3.43613 40.5999 103.947 153.19 153.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1210 3.2e-05 512 80 224 585600 24.7695 13.3868 65.0112 418.918 522.269 522.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 600 0.000256 4096 110 3520 56400 11.5364 13.9241 577.787 416.938 1020.26 1020.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1790 6.4e-05 512 200 256 288000 11.9632 6.73587 34.9196 209.568 263.343 263.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 350 0.000512 4096 95 2816 11400 5.7591 6.53946 101.115 207.735 321.222 321.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1390 6.4e-05 1024 50 928 304192 17.5022 13.5353 371.449 419.44 822.037 822.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 0.000256 2048 230 992 66528 5.83066 7.04682 158.315 209.677 380.942 381.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1850 6.4e-05 512 190 224 292096 11.7318 6.72467 51.2158 209.481 279.309 279.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 2000 0.000256 512 400 256 70784 2.24032 1.70598 13.0995 52.5332 69.678 69.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 580 6.4e-05 1024 135 512 179200 41.9758 13.3591 139.783 414.015 609.349 609.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 370 0.000512 2048 82 1472 17472 5.0464 3.41811 70.3789 103.87 182.812 182.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1210 3.2e-05 512 80 224 584192 24.7385 13.3649 107.727 418.725 564.737 564.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 600 0.000256 4096 110 3520 57344 11.4954 13.9489 985.334 419.207 1430.06 1430.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1790 6.4e-05 512 200 256 290304 11.7995 6.72349 58.1315 209.482 286.289 286.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 350 0.000512 4096 95 2816 12096 5.74483 6.56442 177.003 208.784 398.173 398.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1390 6.4e-05 1024 50 928 303744 17.4795 13.505 257.617 418.983 707.694 707.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 0.000256 2048 230 992 65856 5.79994 7.13114 109.721 208.773 331.496 331.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1850 6.4e-05 512 190 224 290304 11.8073 6.71734 35.8164 209.557 264.052 264.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 2000 0.000256 512 400 256 69888 2.22192 1.69366 9.14966 52.0051 65.1691 65.2582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 580 6.4e-05 1024 135 512 172032 41.5747 13.2301 94.2771 404.53 553.822 553.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 370 0.000512 2048 82 1472 17024 5.0807 3.44435 47.8567 104.171 160.649 160.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1210 3.2e-05 512 80 224 580608 24.8976 13.3406 74.9989 418.799 532.22 532.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 600 0.000256 4096 110 3520 56896 11.4429 13.9062 684.13 417.465 1127.02 1127.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1790 6.4e-05 512 200 256 290304 11.7845 6.71792 40.7699 209.565 268.995 269.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 350 0.000512 4096 95 2816 11648 5.74054 6.55411 119.588 208.174 340.127 340.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1390 6.4e-05 1024 50 928 303744 17.4915 13.5249 214.565 419.199 664.893 664.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 0.000256 2048 230 992 65856 5.79952 6.99107 91.1375 208.469 312.466 312.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1850 6.4e-05 512 190 224 290304 11.8083 6.71974 29.7222 209.627 258.037 258.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 2000 0.000256 512 400 256 68544 2.22413 1.68358 7.59837 51.7838 63.3896 63.4843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 580 6.4e-05 1024 135 512 172032 41.6809 13.2562 78.3968 404.753 538.299 538.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 370 0.000512 2048 82 1472 16128 5.01322 3.3384 38.2012 102.065 148.718 148.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1210 3.2e-05 512 80 224 580608 24.9564 13.3684 62.2152 418.884 519.607 519.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 600 0.000256 4096 110 3520 56448 11.4542 13.8831 556.732 416.821 998.963 999.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1790 6.4e-05 512 200 256 290304 11.8188 6.7177 33.9293 209.629 262.254 262.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 350 0.000512 4096 95 2816 11424 5.72029 6.52502 97.2001 207.575 317.094 317.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1390 6.4e-05 1024 50 928 303840 17.5501 13.5431 361.425 418.722 811.35 811.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 0.000256 2048 230 992 66720 5.85626 7.05402 155.098 209.595 377.674 377.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1850 6.4e-05 512 190 224 289920 11.7928 6.71878 49.6967 208.741 277.107 277.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 2000 0.000256 512 400 256 70560 2.24416 1.70803 12.9184 52.3542 69.3237 69.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 580 6.4e-05 1024 135 512 184320 41.0777 13.3429 139.876 412.187 606.696 606.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 370 0.000512 2048 82 1472 17760 5.11389 3.46922 69.6971 104.72 183.1 183.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1210 3.2e-05 512 80 224 583680 24.6927 13.3541 104.461 417.243 559.93 560.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 600 0.000256 4096 110 3520 57360 11.5493 13.9779 970.822 419.062 1415.49 1415.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1790 6.4e-05 512 200 256 289920 11.7922 6.71446 56.4514 209.018 284.133 284.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 350 0.000512 4096 95 2816 12240 5.79686 6.6105 176.103 209.289 397.871 397.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1390 6.4e-05 1024 50 928 303360 17.4923 13.528 262.075 418.87 712.076 712.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 0.000256 2048 230 992 66240 5.82246 7.03658 111.596 209.306 333.835 333.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1850 6.4e-05 512 190 224 288000 11.8486 6.71139 35.7746 208.857 263.35 263.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 2000 0.000256 512 400 256 70080 2.24685 1.7063 9.41162 52.4417 65.908 66.0034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 580 6.4e-05 1024 135 512 184320 41.0381 13.332 101.949 412.411 568.946 569.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 370 0.000512 2048 82 1472 17280 5.05757 3.4137 49.7437 103.77 162.085 162.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1210 3.2e-05 512 80 224 583680 24.6546 13.3374 75.6155 417.385 531.186 531.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 600 0.000256 4096 110 3520 57120 11.4872 13.9551 687.847 418.48 1131.85 1131.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1790 6.4e-05 512 200 256 288000 11.8554 6.70992 40.6726 208.856 268.255 268.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 350 0.000512 4096 95 2816 11520 5.7263 6.53056 119.517 207.382 339.23 339.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1390 6.4e-05 1024 50 928 302400 17.5451 13.526 215.207 418.095 664.482 664.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 0.000256 2048 230 992 66240 5.84656 7.05331 92.3518 209.806 315.128 315.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1850 6.4e-05 512 190 224 288000 11.8775 6.72211 29.745 209.188 257.688 257.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 2000 0.000256 512 400 256 70560 2.25398 1.71206 8.09699 52.5672 64.7278 64.8192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 580 6.4e-05 1024 135 512 161280 43.0025 13.2277 74.235 402.612 533.287 533.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 370 0.000512 2048 82 1472 15840 5.01488 3.31459 38.3616 101.609 148.401 148.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1210 3.2e-05 512 80 224 576000 25.1718 13.358 62.1927 417.816 518.72 518.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 600 0.000256 4096 110 3520 56880 11.5446 13.9745 569.447 419.481 1014.52 1014.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1790 6.4e-05 512 200 256 288000 11.8984 6.72278 33.8532 209.115 261.747 261.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 350 0.000512 4096 95 2816 11520 5.72214 6.51053 100.178 206.911 319.394 319.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1390 6.4e-05 1024 50 928 304128 17.5213 13.5127 369.785 419.05 819.981 820.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 0.000256 2048 230 992 66560 5.81427 7.02368 156.791 209.127 378.829 378.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1850 6.4e-05 512 190 224 290816 11.7214 6.7113 50.4138 208.901 277.904 278.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 2000 0.000256 512 400 256 70656 2.23981 1.70598 12.9963 52.3969 69.4394 69.5336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 580 6.4e-05 1024 135 512 188416 41.2987 13.4881 145.545 417.652 618.197 618.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 370 0.000512 2048 82 1472 17920 5.10605 3.48422 71.2033 104.82 184.715 184.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1210 3.2e-05 512 80 224 581632 24.7855 13.3286 105.696 417.564 561.56 561.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 600 0.000256 4096 110 3520 57344 11.4805 13.9288 969.291 418.188 1412.96 1413.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1790 6.4e-05 512 200 256 290816 11.7309 6.7105 57.4205 208.898 284.917 285.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 350 0.000512 4096 95 2816 12288 5.78906 6.62323 178.145 209.478 400.108 400.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1390 6.4e-05 1024 50 928 303104 17.4776 13.5022 250.7 418.297 700.09 700.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 0.000256 2048 230 992 66560 5.82787 7.04784 106.463 209.692 329.104 329.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1850 6.4e-05 512 190 224 290816 11.7307 6.70941 34.552 209.215 262.362 262.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 2000 0.000256 512 400 256 70656 2.24102 1.70598 9.07552 52.5394 65.666 65.7608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 580 6.4e-05 1024 135 512 180224 42.5733 13.6293 95.1041 418.278 569.811 569.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 370 0.000512 2048 82 1472 16384 5.0304 3.36301 45.1804 102.524 156.2 156.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1210 3.2e-05 512 80 224 581632 24.7836 13.3306 72.2235 418.09 528.616 528.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 600 0.000256 4096 110 3520 57344 11.4845 13.9423 655.553 419.255 1100.31 1100.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1790 6.4e-05 512 200 256 290816 11.7404 6.70739 39.2509 209.215 267.073 267.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 350 0.000512 4096 95 2816 11776 5.73642 6.54131 116.494 207.643 336.487 336.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1390 6.4e-05 1024 50 928 302592 17.5166 13.5111 222.025 419.103 672.264 672.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 0.000256 2048 230 992 66048 5.81043 7.10912 96.2819 209.324 318.597 318.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1850 6.4e-05 512 190 224 282624 11.7602 6.62349 30.6078 206.527 255.676 255.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 2000 0.000256 512 400 256 69120 2.22752 1.6913 7.88656 51.9316 63.8344 63.9282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 580 6.4e-05 1024 135 512 172032 40.1541 13.1644 81.8739 396.415 531.82 531.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 370 0.000512 2048 82 1472 16896 5.09568 3.44883 42.1624 104.234 155.043 155.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1210 3.2e-05 512 80 224 565248 24.9721 13.1337 63.2462 412.623 514.163 514.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 600 0.000256 4096 110 3520 56832 11.4771 13.9325 597.647 418.514 1041.65 1041.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1790 6.4e-05 512 200 256 282624 11.7557 6.62557 34.53 206.524 259.592 259.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 350 0.000512 4096 95 2816 11520 5.75267 6.56214 102.162 208.295 322.847 322.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1390 6.4e-05 1024 50 920 305024 17.4943 13.515 282.401 419.271 732.792 732.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1190 0.000256 2048 230 1000 66752 5.84294 7.04214 221.291 209.609 443.858 443.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1850 6.4e-05 512 190 200 292864 11.7662 6.71651 63.2923 209.575 291.502 291.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 2000 0.000256 512 400 280 69504 2.2513 1.70858 18.9499 52.5188 75.533 75.6306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 580 6.4e-05 1024 135 520 176128 43.2459 13.4851 192.229 417.629 666.806 666.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 370 0.000512 2048 82 1480 18304 5.07299 3.46522 57.6333 104.588 170.864 170.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1210 3.2e-05 512 80 240 583680 24.9644 13.3591 142.452 418.97 599.933 600.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 600 0.000256 4096 110 3520 57600 11.4958 13.9655 754.19 419.076 1198.81 1198.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1790 6.4e-05 512 200 240 290816 11.8583 6.71683 76.4361 209.579 304.749 304.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 350 0.000512 4096 95 2800 12544 5.78112 6.61504 139.559 209.598 361.626 361.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1390 6.4e-05 1024 50 920 304896 17.4898 13.5157 180.73 419.376 631.22 631.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1190 0.000256 2048 230 1000 66560 5.84435 7.02893 220.413 209.595 442.955 443.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1850 6.4e-05 512 190 200 292864 11.7824 6.71949 64.3176 209.757 292.735 292.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 2000 0.000256 512 400 280 69120 2.25104 1.70198 18.7407 52.4168 75.2096 75.3032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 580 6.4e-05 1024 135 520 176128 43.3252 13.4887 190.61 417.981 665.617 665.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 370 0.000512 2048 82 1480 18176 5.07917 3.4672 38.2976 104.752 151.697 151.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1210 3.2e-05 512 80 240 583680 25.0367 13.3609 150.031 419.304 607.917 608.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 600 0.000256 4096 110 3520 57472 11.4844 13.9396 482.549 418.876 926.919 926.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1790 6.4e-05 512 200 240 290816 11.8614 6.71933 75.1962 209.755 303.697 303.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 350 0.000512 4096 95 2800 12416 5.77658 6.61328 88.6884 209.342 310.489 310.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1390 6.4e-05 1024 50 920 304800 17.5727 13.5397 316.617 419.385 767.233 767.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1190 0.000256 2048 230 1000 66720 5.86211 7.07107 140.621 209.802 363.434 363.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1850 6.4e-05 512 190 200 293120 11.7783 6.7303 71.8439 209.753 300.265 300.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 2000 0.000256 512 400 280 69440 2.2673 1.71261 13.2571 52.7012 70.0395 70.1342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 580 6.4e-05 1024 135 520 176640 43.4129 13.5289 145.261 419.361 621.785 621.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 370 0.000512 2048 82 1480 18240 5.08422 3.4679 63.8872 104.613 177.157 177.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1210 3.2e-05 512 80 240 583680 24.986 13.3878 160.319 419.322 618.204 618.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 600 0.000256 4096 110 3520 57600 11.5445 13.9737 861.31 419.467 1306.37 1306.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1790 6.4e-05 512 200 240 291200 11.8386 6.72973 49.5113 209.761 277.998 278.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 350 0.000512 4096 95 2800 12560 5.80829 6.61306 159.765 209.484 381.747 381.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1390 6.4e-05 1024 50 920 304640 17.5051 13.5375 204.428 419.411 654.992 655.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1190 0.000256 2048 230 1000 66560 5.83088 7.10304 251.062 209.463 473.533 473.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1850 6.4e-05 512 190 200 293120 11.7512 6.72141 71.0413 209.764 299.434 299.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 2000 0.000256 512 400 280 69120 2.24669 1.70493 9.25338 52.3774 65.684 65.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 580 6.4e-05 1024 135 520 174080 43.6941 13.5129 111.002 419.451 587.874 588.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 370 0.000512 2048 82 1480 17920 5.05782 3.45226 40.1203 104.278 153.01 153.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1210 3.2e-05 512 80 240 583680 24.955 13.3718 150.166 419.315 607.996 608.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 600 0.000256 4096 110 3520 57440 11.4808 13.9497 541.907 418.8 986.211 986.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1790 6.4e-05 512 200 240 290560 11.8588 6.72358 86.4153 209.764 314.915 315.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 350 0.000512 4096 95 2800 12480 5.76605 6.60592 100.584 209.256 322.286 322.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1390 6.4e-05 1024 50 920 304320 17.5259 13.5336 167.91 419.058 618.139 618.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1190 0.000256 2048 230 1000 66480 5.86563 7.05533 253.37 209.905 476.271 476.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1850 6.4e-05 512 190 200 291840 11.7614 6.72083 72.4357 208.949 300.03 300.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 2000 0.000256 512 400 280 69120 2.26006 1.70803 21.5202 52.4158 78.012 78.1169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 580 6.4e-05 1024 135 520 168960 43.5498 13.3448 209.282 412.606 679.001 679.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 370 0.000512 2048 82 1480 18240 5.0976 3.48109 36.6544 104.83 150.163 150.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1210 3.2e-05 512 80 240 579840 25.0167 13.3509 146.067 417.662 602.285 602.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 600 0.000256 4096 110 3520 57360 11.5401 13.9874 443.451 419.474 888.528 888.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1790 6.4e-05 512 200 240 289920 11.8418 6.71792 84.8569 208.955 312.53 312.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 350 0.000512 4096 95 2800 12480 5.80813 6.61213 83.6614 209.49 305.642 305.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1390 6.4e-05 1024 50 920 304896 17.5316 13.5352 295.909 419.558 746.646 746.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 0.000256 2048 230 1000 66720 5.83363 7.04701 127.663 209.74 350.356 350.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1850 6.4e-05 512 190 200 292608 11.7197 6.71962 37.4104 209.49 265.493 265.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 2000 0.000256 512 400 280 69312 2.25664 1.70803 11.343 52.4929 67.9006 67.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 580 6.4e-05 1024 135 520 175104 43.0416 13.5152 111.56 416.628 584.962 585.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 370 0.000512 2048 82 1480 18240 5.08877 3.47395 58.575 104.891 172.13 172.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1210 3.2e-05 512 80 240 582144 24.8793 13.3652 92.8759 418.642 549.947 550.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 600 0.000256 4096 110 3520 57504 11.5107 13.9633 789.087 419.348 1233.98 1234.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1790 6.4e-05 512 200 240 290304 11.8073 6.72195 44.9621 209.417 273.062 273.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 350 0.000512 4096 95 2800 12576 5.7856 6.61178 146.633 209.617 368.723 368.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1390 6.4e-05 1024 50 920 304512 17.4677 13.5695 193.367 419.283 643.794 643.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 0.000256 2048 230 1000 66624 5.81018 7.04912 84.0277 209.71 306.669 306.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1850 6.4e-05 512 190 200 291840 11.724 6.71578 24.8124 209.449 252.852 252.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 2000 0.000256 512 400 280 69120 2.25898 1.70694 7.56771 52.5158 64.1501 64.2467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 580 6.4e-05 1024 135 520 172032 42.8363 13.328 80.0234 412.561 548.962 549.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 370 0.000512 2048 82 1480 18048 5.05117 3.45907 38.388 104.501 151.5 151.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1210 3.2e-05 512 80 240 580608 24.8842 13.3473 60.9958 418.671 518.08 518.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 600 0.000256 4096 110 3520 57408 11.4763 13.9429 515.688 419.086 960.269 960.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1790 6.4e-05 512 200 240 290304 11.7737 6.71334 29.726 209.446 257.812 257.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 350 0.000512 4096 95 2800 12288 5.74906 6.58851 94.0935 208.841 315.347 315.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1390 6.4e-05 1024 50 920 304704 17.4966 13.525 159.194 418.999 609.325 609.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1190 0.000256 2048 230 1000 66240 5.8177 7.02112 68.5524 209.161 290.623 290.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1850 6.4e-05 512 190 200 290304 11.7935 6.71536 62.1394 208.858 289.662 289.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 2000 0.000256 512 400 280 69120 2.25574 1.708 7.4312 52.3834 63.8799 63.9713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 580 6.4e-05 1024 135 520 165888 43.2338 13.273 88.1166 408.17 553.003 553.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 370 0.000512 2048 82 1480 17856 5.04842 3.44269 31.4032 104.026 144.019 144.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1210 3.2e-05 512 80 240 580608 24.955 13.3341 130.72 417.32 586.514 586.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 600 0.000256 4096 110 3520 57024 11.4675 13.9448 419.229 417.966 862.681 862.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1790 6.4e-05 512 200 240 288000 11.9004 6.70902 62.0039 208.792 289.56 289.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 350 0.000512 4096 95 2800 12384 5.78765 6.60867 77.9995 209.44 299.909 299.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1390 6.4e-05 1024 50 920 304864 17.5555 13.532 429.951 419.315 880.47 880.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 0.000256 2048 230 1000 66752 5.85878 7.08963 184.85 209.804 407.676 407.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1850 6.4e-05 512 190 200 292096 11.7654 6.73325 53.5642 209.426 281.65 281.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 2000 0.000256 512 400 280 69440 2.26109 1.70803 16.4435 52.4922 73.0053 73.1025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 580 6.4e-05 1024 135 520 175616 43.5071 13.5213 163.108 418.698 639.053 639.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 370 0.000512 2048 82 1480 18368 5.09904 3.4807 84.6954 104.915 198.292 198.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1210 3.2e-05 512 80 240 582400 24.8972 13.3724 132.639 418.637 589.729 589.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 600 0.000256 4096 110 3520 57568 11.5381 13.9788 1118.87 419.461 1563.92 1564.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1790 6.4e-05 512 200 240 290304 11.8516 6.72998 64.6682 209.427 292.838 292.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 350 0.000512 4096 95 2800 12544 5.80403 6.6089 207.736 209.66 429.884 429.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1390 6.4e-05 1024 50 920 304640 17.4969 13.59 268.097 419.356 718.652 718.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 0.000256 2048 230 1000 66528 5.83728 7.10979 116.017 209.705 338.742 338.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1850 6.4e-05 512 190 200 292096 11.731 6.72048 34.5155 209.44 262.565 262.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 2000 0.000256 512 400 280 69440 2.25539 1.70598 10.5346 52.5236 67.1226 67.2164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 580 6.4e-05 1024 135 520 172032 43.1396 13.3641 100.553 413.921 571.198 571.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 370 0.000512 2048 82 1480 17920 5.04042 3.42086 52.9995 103.846 165.41 165.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1210 3.2e-05 512 80 240 580608 24.9368 13.3597 85.229 418.641 542.355 542.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 600 0.000256 4096 110 3520 57344 11.4954 13.9592 706.649 419.137 1151.32 1151.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1790 6.4e-05 512 200 240 290304 11.8077 6.71686 41.6283 209.435 269.741 269.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 350 0.000512 4096 95 2800 12320 5.75078 6.58 130.19 208.737 351.331 351.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1390 6.4e-05 1024 50 920 304416 17.5472 13.5434 217.757 418.52 667.478 667.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 0.000256 2048 230 1000 66528 5.84646 7.13318 94.8956 209.625 317.571 317.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1850 6.4e-05 512 190 200 290304 11.8493 6.72845 28.4266 209.322 256.483 256.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 2000 0.000256 512 400 280 69216 2.27098 1.71213 8.8367 52.5199 65.4418 65.5319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 580 6.4e-05 1024 135 520 172032 44.0375 14.0015 82.1367 418.495 558.88 559.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 370 0.000512 2048 82 1480 17472 5.04374 3.40986 41.3685 103.321 153.244 153.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1210 3.2e-05 512 80 240 580608 24.9974 13.3772 70.1289 418.387 527.077 527.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 600 0.000256 4096 110 3520 57456 11.5437 13.9738 575.661 419.121 1020.37 1020.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1790 6.4e-05 512 200 240 290304 11.8428 6.72282 34.5481 209.32 262.589 262.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 350 0.000512 4096 95 2800 12096 5.76717 6.55728 103.612 208.284 324.293 324.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1390 6.4e-05 1024 50 920 304896 17.5001 13.5148 400.589 419.059 850.772 850.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 0.000256 2048 230 1000 66560 5.81152 7.03078 170.818 209.341 393.071 393.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1850 6.4e-05 512 190 200 292864 11.7198 6.71891 50.3486 209.599 278.541 278.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 2000 0.000256 512 400 280 69120 2.24893 1.70621 15.284 52.364 71.7063 71.8029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 580 6.4e-05 1024 135 520 176128 43.2151 13.4861 152.065 417.649 626.625 626.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 370 0.000512 2048 82 1480 18176 5.08413 3.46621 78.3943 104.666 191.709 191.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1210 3.2e-05 512 80 240 583680 24.8122 13.3592 124.541 418.972 581.871 582.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 600 0.000256 4096 110 3520 57472 11.4757 13.9392 1046.07 418.55 1490.11 1490.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1790 6.4e-05 512 200 240 290816 11.8066 6.71914 60.8442 209.591 289.112 289.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 350 0.000512 4096 95 2800 12416 5.78019 6.61629 192.439 209.178 414.087 414.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1390 6.4e-05 1024 50 920 304640 17.5009 14.524 249.93 419.504 701.567 701.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 0.000256 2048 230 1000 66304 5.8121 7.01946 109.504 209.355 331.761 331.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1850 6.4e-05 512 190 200 290816 11.7229 6.70611 32.7819 209.129 260.496 260.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 2000 0.000256 512 400 280 69120 2.25408 1.7072 10.014 52.452 66.5262 66.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 580 6.4e-05 1024 135 520 172032 43.7482 13.4854 94.6421 418.109 570.193 570.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 370 0.000512 2048 82 1480 17920 5.1063 3.4816 49.6958 104.929 163.313 163.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1210 3.2e-05 512 80 240 581632 24.7906 13.3255 80.9543 418.008 537.26 537.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 600 0.000256 4096 110 3520 57344 11.4765 13.9313 668.848 418.571 1112.9 1112.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1790 6.4e-05 512 200 240 288768 11.8125 6.70547 39.4354 209.129 267.24 267.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 350 0.000512 4096 95 2800 12288 5.78797 6.62518 121.404 209.701 343.59 343.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1390 6.4e-05 1024 50 920 304128 17.4797 13.5173 203.22 418.687 653.015 653.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 0.000256 2048 230 1000 66048 5.80013 6.99798 88.5748 208.697 310.143 310.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1850 6.4e-05 512 190 200 288768 11.747 6.69082 26.6289 208.345 253.569 253.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 2000 0.000256 512 400 280 68352 2.25744 1.70394 8.0624 52.2862 64.4068 64.5018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 580 6.4e-05 1024 135 520 172032 42.8836 13.4375 77.2524 412.413 546.199 546.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 370 0.000512 2048 82 1480 17664 5.03997 3.41946 40.1806 103.663 152.404 152.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1210 3.2e-05 512 80 240 577536 24.7446 13.2875 65.8558 416.387 520.459 520.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 600 0.000256 4096 110 3520 56832 11.4637 13.9141 536.879 417.355 979.682 979.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1790 6.4e-05 512 200 240 288768 11.7509 6.68275 32.1991 208.341 259.133 259.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 350 0.000512 4096 95 2800 12288 5.7791 6.61504 98.989 209.215 320.671 320.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1390 6.4e-05 1024 50 920 304704 17.5473 13.5414 407.492 418.793 857.484 857.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 0.000256 2048 230 1000 66672 5.85114 7.0759 174.437 209.574 397.007 397.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1850 6.4e-05 512 190 200 292608 11.7577 6.72982 51.8153 209.46 279.92 280.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 2000 0.000256 512 400 280 69408 2.26672 1.70954 15.8918 52.509 72.476 72.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 580 6.4e-05 1024 135 520 175104 42.8221 13.4042 153.612 414.146 624.198 624.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 370 0.000512 2048 82 1480 18144 5.09024 3.46112 80.1946 104.581 193.426 193.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1210 3.2e-05 512 80 240 582912 24.9182 13.3811 126.712 418.707 583.907 584.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 600 0.000256 4096 110 3520 57456 11.5462 13.9677 1074.6 419.025 1519.22 1519.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1790 6.4e-05 512 200 240 290304 11.8589 6.72973 62.5678 209.459 290.772 290.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 350 0.000512 4096 95 2800 12384 5.78765 6.60026 196.702 208.999 418.161 418.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1390 6.4e-05 1024 50 920 304704 17.4923 14.9051 265.427 418.901 716.834 716.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 0.000256 2048 230 1000 66240 5.81203 7.02464 113.605 208.994 335.512 335.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1850 6.4e-05 512 190 200 290304 11.7464 6.71082 33.5832 208.808 261.005 261.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 2000 0.000256 512 400 280 69120 2.2568 1.70394 10.4509 52.3734 66.8862 66.9829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 580 6.4e-05 1024 135 520 165888 43.2205 13.2567 95.2418 408.056 559.999 560.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 370 0.000512 2048 82 1480 17856 5.05453 3.44477 51.858 104.002 164.461 164.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1210 3.2e-05 512 80 240 580608 24.7832 13.3464 83.1325 417.212 538.662 538.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 600 0.000256 4096 110 3520 57024 11.4727 13.9448 694.823 417.857 1138.18 1138.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1790 6.4e-05 512 200 240 288000 11.8612 6.7048 40.5107 208.739 267.973 268.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 350 0.000512 4096 95 2800 12384 5.78336 6.60966 129.379 209.383 351.228 351.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1390 6.4e-05 1024 50 920 304128 17.5264 13.5397 232.415 419.112 682.704 682.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 0.000256 2048 230 1000 66096 5.83184 7.04512 99.8129 209.445 322.205 322.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1850 6.4e-05 512 190 200 290304 11.781 6.71581 29.5948 209.039 257.289 257.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 2000 0.000256 512 400 280 69120 2.26925 1.71213 9.22054 52.4738 65.7734 65.8659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 580 6.4e-05 1024 135 520 165888 43.3105 13.3403 84.4302 408.651 549.942 550.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 370 0.000512 2048 82 1480 17280 5.02989 3.36688 44.8273 102.777 156.103 156.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1210 3.2e-05 512 80 240 580608 24.8515 13.3518 73.3078 417.767 529.463 529.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 600 0.000256 4096 110 3520 57024 11.5226 13.953 613.318 418.82 1057.69 1057.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1790 6.4e-05 512 200 240 286848 11.9101 6.71824 35.6489 209.038 263.47 263.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 350 0.000512 4096 95 2800 11664 5.72826 6.52758 107.536 207.708 327.573 327.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1390 6.4e-05 1024 50 920 304128 17.4838 14.0595 205.889 419.265 656.805 656.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 0.000256 2048 230 1000 66240 5.81472 7.03283 88.9121 209.469 311.307 311.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1850 6.4e-05 512 190 200 285696 11.7435 6.6465 26.0891 207.375 252.013 252.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 2000 0.000256 512 400 280 67968 2.2449 1.69779 8.32627 52.0915 64.462 64.5571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 580 6.4e-05 1024 135 520 147456 43.6761 13.1609 67.1641 396.13 520.34 520.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 370 0.000512 2048 82 1480 17280 5.0296 3.38246 39.6264 102.888 151.029 151.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1210 3.2e-05 512 80 240 571392 24.8255 13.1968 64.5739 414.386 517.17 517.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 600 0.000256 4096 110 3520 57024 11.4732 13.9407 544.63 418.794 988.912 989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1790 6.4e-05 512 200 240 285696 11.7441 6.64899 31.658 207.373 257.58 257.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 350 0.000512 4096 95 2800 12096 5.75286 6.58893 100.03 208.697 321.144 321.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1390 6.4e-05 1024 50 920 304640 17.5114 13.5313 381.201 419.554 831.912 832.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 0.000256 2048 230 1000 66560 5.8327 7.03994 163.832 209.5 386.279 386.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1850 6.4e-05 512 190 200 293120 11.7362 6.72528 48.5913 209.812 277.019 277.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 2000 0.000256 512 400 280 69120 2.2463 1.70413 14.9034 52.3851 71.3382 71.4362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 580 6.4e-05 1024 135 520 174080 43.6435 13.5085 142.436 419.469 619.271 619.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 370 0.000512 2048 82 1480 17920 5.05299 3.45088 74.3629 104.301 187.267 187.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1210 3.2e-05 512 80 240 583680 24.8113 13.3777 120.163 419.396 577.934 578.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 600 0.000256 4096 110 3520 57440 11.4832 13.959 1010.78 418.87 1455.17 1455.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1790 6.4e-05 512 200 240 290560 11.8212 6.72678 58.584 209.806 287.093 287.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 350 0.000512 4096 95 2800 12480 5.77158 6.61178 186.975 209.297 408.729 408.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1390 6.4e-05 1024 50 920 304640 17.4761 13.5112 257.847 419.114 708.054 708.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 0.000256 2048 230 1000 66240 5.80282 7.0463 110.727 209.046 332.695 332.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1850 6.4e-05 512 190 200 291840 11.755 6.71334 33.3323 209.62 261.578 261.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 2000 0.000256 512 400 280 68480 2.24902 1.69574 10.2416 52.1644 66.4476 66.5436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 580 6.4e-05 1024 135 520 163840 44.0282 13.3142 91.7352 412.228 561.512 561.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 370 0.000512 2048 82 1480 17280 5.03987 3.41078 48.9124 103.534 160.995 161.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1210 3.2e-05 512 80 240 583680 24.7949 13.3564 82.4969 418.967 539.794 539.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 600 0.000256 4096 110 3520 57280 11.4649 13.9303 686.572 417.966 1130.01 1130.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1790 6.4e-05 512 200 240 289280 11.8596 6.70925 39.9599 209.619 268.305 268.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 350 0.000512 4096 95 2800 12160 5.75098 6.58682 124.182 208.624 345.216 345.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1390 6.4e-05 1024 50 920 304320 17.4999 13.527 216.35 419.266 667.071 667.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 0.000256 2048 230 1000 66240 5.82458 7.03677 93.5316 209.505 315.972 316.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1850 6.4e-05 512 190 200 291840 11.7016 6.71421 27.9728 209.052 255.596 255.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 2000 0.000256 512 400 280 69120 2.25728 1.70803 8.74358 52.486 65.295 65.3906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 580 6.4e-05 1024 135 520 168960 43.3934 13.3345 79.7426 412.797 549.484 549.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 370 0.000512 2048 82 1480 17280 5.05971 3.42016 41.2548 103.868 153.705 153.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1210 3.2e-05 512 80 240 576000 25.0824 13.3365 68.388 417.776 524.766 524.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 600 0.000256 4096 110 3520 57120 11.4873 13.951 573.891 418.877 1018.28 1018.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1790 6.4e-05 512 200 240 288000 11.8532 6.71075 33.6065 209.051 261.379 261.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 350 0.000512 4096 95 2800 12000 5.7303 6.52902 102.612 207.579 322.524 322.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1390 6.4e-05 1024 50 920 303360 17.457 15.3601 207.07 417.616 657.612 657.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1190 0.000256 2048 230 1000 65920 5.7983 7.00614 91.0967 208.63 312.604 312.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1850 6.4e-05 512 190 200 286720 11.5847 6.62032 26.5789 206.303 251.243 251.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 2000 0.000256 512 400 280 67840 2.23955 1.68864 8.48339 51.8399 64.3506 64.4446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 580 6.4e-05 1024 135 520 163840 44.1079 13.3243 75.6926 412.447 545.782 545.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 370 0.000512 2048 82 1480 16640 5.08723 3.43814 39.4468 103.97 152.041 152.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1210 3.2e-05 512 80 240 583680 24.8227 13.3565 66.748 419.098 524.21 524.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 600 0.000256 4096 110 3520 56960 11.4565 13.9142 577.974 417.125 1020.54 1020.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1790 6.4e-05 512 200 240 281600 11.8087 6.61974 31.6992 206.298 256.582 256.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 350 0.000512 4096 95 2800 11520 5.73056 6.55162 98.4908 207.777 318.623 318.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1390 6.4e-05 1024 50 920 304512 17.4646 13.507 355.998 418.92 806.001 806.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 0.000256 2048 230 1000 66624 5.81018 7.03725 154.071 209.385 376.377 376.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1850 6.4e-05 512 190 200 291840 11.732 6.71555 45.5561 209.232 273.389 273.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 2000 0.000256 512 400 280 69120 2.25616 1.70531 14.0391 52.4633 70.5628 70.6564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 580 6.4e-05 1024 135 520 172032 42.8313 13.3236 132.215 412.151 600.735 600.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 370 0.000512 2048 82 1480 18048 5.05693 3.45856 69.9701 104.395 182.977 183.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1210 3.2e-05 512 80 240 580608 24.8843 13.3431 112.192 418.232 568.836 568.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 600 0.000256 4096 110 3520 57408 11.4772 13.9305 958.008 418.656 1402.15 1402.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1790 6.4e-05 512 200 240 290304 11.7884 6.71578 55.1115 209.224 282.998 283.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 350 0.000512 4096 95 2800 12288 5.75078 6.58509 173.363 208.635 394.408 394.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1390 6.4e-05 1024 50 920 304128 17.4793 13.513 253.396 418.459 702.955 703.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 0.000256 2048 230 1000 66048 5.80186 7.02054 109.687 208.616 331.196 331.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1850 6.4e-05 512 190 200 288768 11.7454 6.68736 32.3788 208.264 259.231 259.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 2000 0.000256 512 400 280 68352 2.25357 1.69984 9.85059 52.2672 66.1682 66.2655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 580 6.4e-05 1024 135 520 172032 42.9028 13.3155 95.4276 412.256 564.111 564.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 370 0.000512 2048 82 1480 17664 5.03642 3.42074 49.6909 103.616 161.869 161.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1210 3.2e-05 512 80 240 577536 24.7516 13.2824 79.9692 416.23 534.413 534.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 600 0.000256 4096 110 3520 56832 11.4584 13.9189 672.236 417.096 1114.78 1114.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1790 6.4e-05 512 200 240 288768 11.7481 6.68688 39.2103 208.261 266.065 266.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 350 0.000512 4096 95 2800 12288 5.77501 6.61699 123.064 209.136 344.662 344.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1390 6.4e-05 1024 50 920 304128 17.4758 13.5198 210.177 419.096 660.376 660.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 0.000256 2048 230 1000 66240 5.81962 7.06762 90.4991 209.386 312.845 312.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1850 6.4e-05 512 190 200 285696 11.7416 6.64781 26.4663 207.293 252.305 252.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 2000 0.000256 512 400 280 67968 2.24534 1.69574 8.43341 52.0716 64.5461 64.6392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 580 6.4e-05 1024 135 520 147456 43.6599 13.1636 68.1869 396.169 521.39 521.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 370 0.000512 2048 82 1480 17280 5.0296 3.3792 40.3428 102.843 151.697 151.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1210 3.2e-05 512 80 240 571392 24.8255 13.1885 65.6151 414.222 518.03 518.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 600 0.000256 4096 110 3520 57024 11.4724 13.9361 555.622 418.63 999.733 999.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1790 6.4e-05 512 200 240 285696 11.7497 6.64426 32.1756 207.291 258.017 258.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 350 0.000512 4096 95 2800 12096 5.76346 6.58861 101.563 208.616 322.604 322.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1390 6.4e-05 1024 50 920 304128 17.4857 13.5715 198.563 418.871 648.602 648.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 0.000256 2048 230 1000 66048 5.81664 7.02259 86.4894 209.217 308.616 308.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1850 6.4e-05 512 190 200 282624 11.7622 6.62166 25.014 206.409 249.96 250.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 2000 0.000256 512 400 280 67584 2.24854 1.68957 7.79475 51.9024 63.7334 63.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 580 6.4e-05 1024 135 520 147456 43.7058 13.1593 65.3209 396.186 518.586 518.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 370 0.000512 2048 82 1480 16896 5.09882 3.44064 38.0332 104.25 150.922 151.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1210 3.2e-05 512 80 240 565248 24.9684 13.1304 61.1463 412.402 511.834 511.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 600 0.000256 4096 110 3520 56832 11.4722 13.9231 521.169 418.279 964.919 965.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1790 6.4e-05 512 200 240 282624 11.7588 6.61923 30.3458 206.411 255.29 255.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 350 0.000512 4096 95 2800 11520 5.75795 6.56384 90.7456 208.184 311.323 311.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1390 6.4e-05 1024 50 920 304800 17.6071 13.5497 371.905 419.302 822.473 822.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 0.000256 2048 230 1000 66600 5.85747 7.04749 159.93 209.574 382.479 382.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1850 6.4e-05 512 190 200 292800 11.7576 6.73226 47.6999 209.405 275.758 275.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 2000 0.000256 512 400 280 69200 2.27248 1.71082 14.5992 52.5069 71.1868 71.2816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 580 6.4e-05 1024 135 520 172800 42.9872 13.3516 138.303 412.211 607.067 607.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 370 0.000512 2048 82 1480 18000 5.08941 3.46573 73.0048 104.467 186.125 186.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1210 3.2e-05 512 80 240 582400 24.9189 13.3869 117.442 418.579 574.511 574.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 600 0.000256 4096 110 3520 57400 11.563 13.9847 984.009 419.009 1428.64 1428.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1790 6.4e-05 512 200 240 289600 11.8936 6.73187 57.098 209.851 285.729 285.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 350 0.000512 4096 95 2800 12400 5.79309 6.58992 180.152 208.783 401.391 401.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1390 6.4e-05 1024 50 920 304000 17.5404 13.5396 254.223 419.331 704.746 704.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 0.000256 2048 230 1000 66000 5.83024 7.02054 108.705 208.944 330.57 330.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1850 6.4e-05 512 190 200 291200 11.7228 6.69901 32.6207 208.578 259.778 259.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 2000 0.000256 512 400 280 68800 2.26006 1.70458 9.97446 52.347 66.3844 66.4822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 580 6.4e-05 1024 135 520 166400 43.8931 14.2332 91.972 412.708 563.019 563.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 370 0.000512 2048 82 1480 17600 5.05242 3.41606 49.3006 103.751 161.619 161.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1210 3.2e-05 512 80 240 576000 24.9652 13.3162 79.2696 416.847 534.582 534.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 600 0.000256 4096 110 3520 56800 11.5056 13.9378 664.835 417.758 1108.11 1108.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1790 6.4e-05 512 200 240 288000 11.8393 6.69866 38.7921 208.578 266.064 266.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 350 0.000512 4096 95 2800 12400 5.80067 6.61504 123.388 209.484 345.361 345.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1390 6.4e-05 1024 50 920 303600 17.5934 13.6145 217.404 418.958 667.679 667.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1190 0.000256 2048 230 1000 66000 5.83053 7.2192 94.6668 208.507 316.295 316.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1850 6.4e-05 512 190 200 292800 11.7732 6.73251 28.4439 209.54 256.646 256.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 2000 0.000256 512 400 280 67200 2.26339 1.69574 8.59466 51.8373 64.4929 64.5849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 580 6.4e-05 1024 135 520 172800 43.0052 13.3775 83.2105 412.494 552.299 552.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 370 0.000512 2048 82 1480 16800 5.10528 3.43261 41.4615 103.935 154.034 154.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1210 3.2e-05 512 80 240 576000 25.3356 13.3883 69.2823 418.723 526.914 527.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 600 0.000256 4096 110 3520 56400 11.5306 13.9266 586.202 416.879 1028.61 1028.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1790 6.4e-05 512 200 240 288000 11.967 6.73558 34.0395 209.545 262.442 262.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 350 0.000512 4096 95 2800 12000 5.76307 6.53584 107.365 207.898 327.634 327.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1390 6.4e-05 1024 50 920 304000 17.5131 13.5295 201.138 419.059 651.349 651.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1190 0.000256 2048 230 1000 65600 5.83274 7.03002 86.5139 209.293 308.743 308.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1850 6.4e-05 512 190 200 288000 11.5694 6.63082 25.5829 206.375 250.314 250.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 2000 0.000256 512 400 280 67200 2.24845 1.69258 7.97261 51.9016 63.9155 64.0061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 580 6.4e-05 1024 135 520 153600 45.4934 13.3398 69.6022 412.598 541.245 541.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 370 0.000512 2048 82 1480 17600 5.06902 3.44838 41.1232 104.193 153.931 154.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1210 3.2e-05 512 80 240 563200 25.1268 13.1438 62.3136 412.316 513.085 513.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 600 0.000256 4096 110 3520 56800 11.4929 13.9448 529.907 418.451 973.869 973.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1790 6.4e-05 512 200 240 281600 11.823 6.63338 30.7342 206.371 255.718 255.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 350 0.000512 4096 95 2800 12000 5.75693 6.55974 97.4022 208.225 318.012 318.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1390 6.4e-05 1024 50 960 304384 17.4961 13.5123 319.702 419.2 770.025 770.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1190 0.000256 2048 230 1008 66112 5.84278 7.09376 242.361 209.611 464.989 465.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1850 6.4e-05 512 190 240 293888 11.7229 6.71603 80.0753 209.584 308.257 308.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 2000 0.000256 512 400 288 70784 2.23638 1.70768 20.9607 52.5201 77.5257 77.6201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 580 6.4e-05 1024 135 528 190464 40.9151 13.4842 224.331 417.63 696.578 696.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 370 0.000512 2048 82 1488 17920 5.08794 3.46467 59.6351 104.588 172.875 172.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1210 3.2e-05 512 80 240 578560 25.2432 13.3575 149.249 418.97 607.013 607.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 600 0.000256 4096 110 3552 57536 11.4951 13.9446 819.168 419.08 1263.76 1263.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1790 6.4e-05 512 200 240 288256 11.9105 6.71709 81.998 209.578 310.368 310.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 350 0.000512 4096 95 2832 12416 5.77885 6.61094 150.993 209.361 372.818 372.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1390 6.4e-05 1024 50 960 304128 17.4982 13.5107 205.049 418.96 655.129 655.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1190 0.000256 2048 230 1008 65920 5.83715 7.05165 240.391 209.297 462.652 462.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1850 6.4e-05 512 190 240 293888 11.7335 6.72086 79.6522 209.544 307.81 307.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 2000 0.000256 512 400 288 70400 2.23533 1.70394 20.4901 52.3803 76.9097 77.0003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 580 6.4e-05 1024 135 528 188416 41.3823 13.4871 221.866 417.575 694.527 694.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 370 0.000512 2048 82 1488 17920 5.08746 3.47302 41.6113 104.649 154.92 155.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1210 3.2e-05 512 80 240 577536 25.3003 13.3571 154.728 418.878 612.449 612.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 600 0.000256 4096 110 3552 57344 11.491 13.9305 524.248 418.456 968.203 968.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1790 6.4e-05 512 200 240 287744 11.9647 6.71651 80.2163 209.544 308.596 308.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 350 0.000512 4096 95 2832 12288 5.77162 6.61706 96.3096 209.13 317.899 317.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1390 6.4e-05 1024 50 960 304128 17.4722 13.6961 170.019 419.286 620.581 620.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1190 0.000256 2048 230 1008 65856 5.82106 7.05786 241.769 209.747 464.47 464.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1850 6.4e-05 512 190 240 293376 11.7193 6.712 80.3956 209.443 308.427 308.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 2000 0.000256 512 400 288 70656 2.23814 1.70589 20.8491 52.5253 77.4184 77.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 580 6.4e-05 1024 135 528 184320 40.9908 13.3202 217.209 412.565 684.302 684.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 370 0.000512 2048 82 1488 17664 5.07514 3.45843 34.7451 104.503 147.882 147.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1210 3.2e-05 512 80 240 577536 25.2127 13.3449 155.151 418.666 612.558 612.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 600 0.000256 4096 110 3552 57408 11.4639 13.9365 434.905 419.074 879.452 879.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1790 6.4e-05 512 200 240 287232 11.9551 6.71302 82.3163 209.446 310.589 310.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 350 0.000512 4096 95 2832 12096 5.74643 6.59264 78.6882 208.839 299.936 300.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1390 6.4e-05 1024 50 960 304320 17.5761 13.555 308.24 418.916 758.4 758.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 0.000256 2048 230 1008 66160 5.85725 7.05382 129.635 209.574 352.194 352.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1850 6.4e-05 512 190 240 293760 11.7876 6.73178 74.5753 209.524 302.777 302.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 2000 0.000256 512 400 288 70720 2.24893 1.71014 11.8221 52.51 68.3954 68.4888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 580 6.4e-05 1024 135 528 192000 41.0126 13.8383 142.978 418.895 616.949 617.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 370 0.000512 2048 82 1488 17760 5.10259 3.46422 57.3635 104.498 170.531 170.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1210 3.2e-05 512 80 240 578560 25.4035 13.3794 141.436 418.851 599.261 599.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 600 0.000256 4096 110 3552 57520 11.5487 13.9881 793.152 419.014 1237.78 1237.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1790 6.4e-05 512 200 240 288000 11.9698 6.72973 44.2667 209.524 272.646 272.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 350 0.000512 4096 95 2832 12400 5.79613 6.60944 145.344 209.257 367.08 367.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1390 6.4e-05 1024 50 960 304320 17.5055 13.5275 202.016 419.023 652.181 652.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1190 0.000256 2048 230 1008 65920 5.84294 7.03069 226.372 209.275 448.596 448.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1850 6.4e-05 512 190 240 293120 11.7722 6.72154 73.1627 209.583 301.396 301.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 2000 0.000256 512 400 288 70400 2.2377 1.70106 8.29328 52.3297 64.6616 64.7562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 580 6.4e-05 1024 135 528 189440 41.3864 13.5209 109.793 419.079 583.992 584.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 370 0.000512 2048 82 1488 17600 5.06995 3.4464 37.753 104.187 150.557 150.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1210 3.2e-05 512 80 240 578560 25.3656 13.3653 133.206 418.932 591.058 591.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 600 0.000256 4096 110 3552 57280 11.4876 13.9489 516.787 418.424 960.721 960.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1790 6.4e-05 512 200 240 288000 11.9839 6.7239 63.2134 209.577 291.653 291.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 350 0.000512 4096 95 2832 12320 5.76784 6.60678 95.2157 209.068 316.732 316.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1390 6.4e-05 1024 50 960 303840 17.5471 13.8465 165.165 418.718 615.387 615.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1190 0.000256 2048 230 1008 66000 5.87162 7.05126 228.307 209.744 451.046 451.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1850 6.4e-05 512 190 240 291840 11.7823 6.71254 72.2243 208.776 299.66 299.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 2000 0.000256 512 400 288 70080 2.2528 1.70573 7.1455 52.3713 63.5778 63.6719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 580 6.4e-05 1024 135 528 184320 41.1883 13.3442 200.657 412.272 667.674 667.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 370 0.000512 2048 82 1488 17760 5.12448 3.46931 31.3414 104.743 144.779 144.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1210 3.2e-05 512 80 240 576000 25.3148 13.352 129.536 417.315 585.706 585.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 600 0.000256 4096 110 3552 57360 11.5415 13.9759 421.922 419.135 866.648 866.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1790 6.4e-05 512 200 240 286080 11.9937 6.71702 73.5678 208.78 301.219 301.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 350 0.000512 4096 95 2832 12240 5.79498 6.60688 76.7658 209.312 298.55 298.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1390 6.4e-05 1024 50 960 304320 17.4957 13.562 437.468 419.476 888.112 888.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 0.000256 2048 230 1008 66048 5.832 7.06934 179.67 209.738 402.379 402.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1850 6.4e-05 512 190 240 293376 11.715 6.72666 58.9236 209.418 286.938 287.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 2000 0.000256 512 400 288 70656 2.24186 1.70598 15.6497 52.4842 72.1783 72.2739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 580 6.4e-05 1024 135 528 190464 40.6847 13.4519 171.443 416.623 642.418 642.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 370 0.000512 2048 82 1488 17856 5.10128 3.47558 80.8398 104.887 194.403 194.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1210 3.2e-05 512 80 240 577536 25.1375 13.3591 124.526 418.64 581.847 582.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 600 0.000256 4096 110 3552 57504 11.5072 13.9551 1093.52 419.865 1538.92 1539.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1790 6.4e-05 512 200 240 287232 11.9349 6.72291 61.1311 209.422 289.365 289.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 350 0.000512 4096 95 2832 12384 5.78038 6.61226 200.292 209.615 422.371 422.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1390 6.4e-05 1024 50 960 304128 17.4568 13.6953 272.669 418.928 722.86 722.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 0.000256 2048 230 1008 65856 5.81002 7.03149 113.216 209.433 335.563 335.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1850 6.4e-05 512 190 240 293376 11.681 6.71642 38.0977 209.269 265.917 266.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 2000 0.000256 512 400 288 70656 2.23834 1.70253 10.1519 52.473 66.6678 66.7603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 580 6.4e-05 1024 135 528 184320 40.952 13.3192 104.268 412.214 570.966 571.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 370 0.000512 2048 82 1488 17664 5.07642 3.45158 50.5014 104.409 163.543 163.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1210 3.2e-05 512 80 240 577536 25.0938 13.3364 80.7047 418.308 537.627 537.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 600 0.000256 4096 110 3552 57408 11.4688 13.9305 691.298 418.836 1135.61 1135.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1790 6.4e-05 512 200 240 287232 11.9016 6.71776 39.5765 209.76 268.109 268.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 350 0.000512 4096 95 2832 12096 5.74202 6.58797 124.805 208.657 345.861 345.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1390 6.4e-05 1024 50 960 304128 17.4873 13.5287 219.963 419.309 670.397 670.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1190 0.000256 2048 230 1008 65664 5.81952 7.02259 91.1837 209.08 313.175 313.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1850 6.4e-05 512 190 240 292608 11.6596 6.71462 105.791 208.894 333.215 333.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 2000 0.000256 512 400 288 70272 2.24234 1.70774 9.80938 52.3873 66.2483 66.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 580 6.4e-05 1024 135 528 184320 40.4124 13.283 136.412 408.228 598.553 598.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 370 0.000512 2048 82 1488 17280 5.07043 3.44278 39.8612 104.046 152.523 152.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1210 3.2e-05 512 80 240 576000 25.0761 13.3433 179.265 417.387 635.256 635.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 600 0.000256 4096 110 3552 57024 11.4815 13.9445 554.89 418.035 998.426 998.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1790 6.4e-05 512 200 240 285696 11.9257 6.7113 32.2035 208.826 259.818 259.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 350 0.000512 4096 95 2832 12096 5.78438 6.62211 101.023 209.474 322.979 323.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1390 6.4e-05 1024 50 960 303360 17.501 13.514 185.717 418.899 635.741 635.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1190 0.000256 2048 230 1008 65280 5.80426 7.03462 295.007 208.945 516.864 516.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1850 6.4e-05 512 190 240 291840 11.6411 6.68467 100.004 208.481 326.966 327.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 2000 0.000256 512 400 288 69888 2.24282 1.70189 8.60323 52.3236 64.9708 65.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 580 6.4e-05 1024 135 528 184320 41.0004 13.3202 122.409 412.697 589.646 589.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 370 0.000512 2048 82 1488 16896 5.05638 3.41395 33.6624 103.729 145.965 146.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1210 3.2e-05 512 80 240 571392 25.1712 13.283 169.713 416.671 625.028 625.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 600 0.000256 4096 110 3552 56832 11.4547 13.9176 467.795 417.537 910.777 910.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1790 6.4e-05 512 200 240 285696 11.8725 6.68669 100.77 208.482 327.968 328.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 350 0.000512 4096 95 2832 11904 5.7697 6.61264 83.6361 209.41 305.502 305.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1390 6.4e-05 1024 50 960 304192 17.5589 13.5355 404.222 419.369 854.796 854.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 0.000256 2048 230 1008 66080 5.8537 7.12704 167.026 209.828 389.908 389.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1850 6.4e-05 512 190 240 292992 11.7421 6.72893 55.2079 209.458 283.299 283.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 2000 0.000256 512 400 288 70560 2.25107 1.7104 14.7706 52.5005 71.3344 71.4278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 580 6.4e-05 1024 135 528 189952 41.2181 13.5224 158.498 418.788 632.237 632.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 370 0.000512 2048 82 1488 17920 5.12154 3.48006 74.9488 104.924 188.574 188.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1210 3.2e-05 512 80 240 577024 25.2318 13.3795 116.465 418.691 573.954 574.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 600 0.000256 4096 110 3552 57456 11.5442 13.9756 1011.79 419.519 1456.91 1456.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1790 6.4e-05 512 200 240 287616 11.9443 6.72973 57.5245 209.45 285.807 285.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 350 0.000512 4096 95 2832 12320 5.81638 6.61126 185.216 209.689 407.404 407.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1390 6.4e-05 1024 50 960 304192 17.4966 13.5291 253.601 419.393 704.125 704.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1190 0.000256 2048 230 1008 65856 5.82451 7.11811 106.407 209.651 329.073 329.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1850 6.4e-05 512 190 240 292096 11.7426 6.72461 36.4736 209.458 264.551 264.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 2000 0.000256 512 400 288 70336 2.24714 1.7119 9.74307 52.5296 66.3298 66.4228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 580 6.4e-05 1024 135 528 186368 40.9202 13.3629 99.4294 413.957 567.885 568.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 370 0.000512 2048 82 1488 17472 5.04835 3.41811 46.7861 103.857 159.208 159.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1210 3.2e-05 512 80 240 577024 25.1679 13.3602 77.1091 418.672 534.488 534.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 600 0.000256 4096 110 3552 57344 11.4873 13.959 640.254 419.17 1084.94 1085.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1790 6.4e-05 512 200 240 286720 11.9412 6.72365 37.9696 209.457 266.249 266.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 350 0.000512 4096 95 2832 12096 5.75898 6.5687 115.55 208.757 336.706 336.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1390 6.4e-05 1024 50 960 303744 17.5607 13.5434 207.847 418.872 657.931 658.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 0.000256 2048 230 1008 65856 5.85523 7.05882 87.7681 209.816 310.569 310.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1850 6.4e-05 512 190 240 292992 11.7467 6.72819 29.8998 209.503 258.032 258.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 2000 0.000256 512 400 288 70560 2.25581 1.71213 8.20013 52.5669 64.8342 64.9293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 580 6.4e-05 1024 135 528 182784 42.4017 13.527 79.5451 418.847 554.533 554.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 370 0.000512 2048 82 1488 16800 5.06704 3.40173 37.5532 103.408 149.533 149.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1210 3.2e-05 512 80 240 575232 25.3076 13.3799 62.647 418.718 520.232 520.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 600 0.000256 4096 110 3552 57120 11.5433 13.973 525.247 419.48 970.319 970.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1790 6.4e-05 512 200 240 287616 11.9449 6.72563 31.2122 209.503 259.543 259.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 350 0.000512 4096 95 2832 11760 5.77146 6.56221 92.3561 208.457 313.217 313.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1390 6.4e-05 1024 50 960 303744 17.4703 13.5107 186.911 418.541 636.543 636.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1190 0.000256 2048 230 1008 65408 5.79114 7.09869 79.4596 208.555 300.978 301.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1850 6.4e-05 512 190 240 290304 11.8033 6.7119 91.2725 209.339 319.291 319.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 2000 0.000256 512 400 288 68992 2.22963 1.69219 7.29446 51.9564 63.2702 63.3643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 580 6.4e-05 1024 135 528 172032 41.5968 13.3481 110.883 404.111 570.158 570.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 370 0.000512 2048 82 1488 17024 5.07709 3.44806 34.2894 104.064 146.975 147.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1210 3.2e-05 512 80 240 573440 25.3319 13.3448 57.0516 418.372 514.279 514.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 600 0.000256 4096 110 3552 56896 11.4501 13.9244 474.96 416.983 917.389 917.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1790 6.4e-05 512 200 240 286720 11.9436 6.71725 28.4128 209.336 256.568 256.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 350 0.000512 4096 95 2832 11648 5.73126 6.55904 82.9865 207.955 303.304 303.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1390 6.4e-05 1024 50 960 304128 17.5066 13.9581 388.1 419.069 838.747 838.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 0.000256 2048 230 1008 65920 5.8199 7.09101 161.809 209.349 384.144 384.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1850 6.4e-05 512 190 240 293888 11.7043 6.71981 54.7675 209.602 282.948 283.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 2000 0.000256 512 400 288 70400 2.23616 1.70038 14.6166 52.3666 71.022 71.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 580 6.4e-05 1024 135 528 188416 41.2781 13.4881 151.771 417.655 624.402 624.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 370 0.000512 2048 82 1488 17920 5.09379 3.46621 72.7287 104.675 186.064 186.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1210 3.2e-05 512 80 240 577536 25.1764 13.3629 115.567 418.978 573.268 573.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 600 0.000256 4096 110 3552 57344 11.4773 13.9388 978.522 418.555 1422.57 1422.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1790 6.4e-05 512 200 240 287744 11.9354 6.72358 57.095 209.593 285.505 285.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 350 0.000512 4096 95 2832 12288 5.77536 6.61795 178.932 209.183 400.581 400.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1390 6.4e-05 1024 50 960 304128 17.5123 13.5409 251.751 419.091 702.009 702.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1190 0.000256 2048 230 1008 65792 5.81251 7.06253 105.266 209.149 327.363 327.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1850 6.4e-05 512 190 240 292864 11.6756 6.70589 35.376 208.928 262.841 262.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 2000 0.000256 512 400 288 70144 2.24666 1.70752 9.53498 52.4039 65.9882 66.0817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 580 6.4e-05 1024 135 528 188416 41.3068 13.4872 98.4078 417.698 571.115 571.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 370 0.000512 2048 82 1488 17920 5.10387 3.4857 47.8651 104.833 161.389 161.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1210 3.2e-05 512 80 240 573440 25.2893 13.3291 74.0305 417.591 530.422 530.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 600 0.000256 4096 110 3552 57088 11.4729 13.9223 633.559 418.172 1077.2 1077.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1790 6.4e-05 512 200 240 286720 11.9036 6.71011 36.6534 208.931 264.357 264.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 350 0.000512 4096 95 2832 12288 5.79114 6.6223 117.492 209.498 339.478 339.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1390 6.4e-05 1024 50 960 303360 17.4928 13.513 207.63 418.949 657.696 657.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1190 0.000256 2048 230 1008 65280 5.79584 6.99757 88.1688 208.863 309.897 309.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1850 6.4e-05 512 190 240 291840 11.6263 6.68576 29.817 208.512 256.799 256.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 2000 0.000256 512 400 288 69888 2.23846 1.70032 8.01798 52.3287 64.389 64.4854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 580 6.4e-05 1024 135 528 184320 40.9939 13.441 82.2125 412.745 549.607 549.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 370 0.000512 2048 82 1488 16896 5.06461 3.42589 38.2816 103.749 150.625 150.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1210 3.2e-05 512 80 240 571392 25.1537 13.2809 62.2998 416.724 517.646 517.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 600 0.000256 4096 110 3552 56832 11.4692 13.9081 529.948 417.594 972.995 973.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1790 6.4e-05 512 200 240 285696 11.8747 6.68675 31.0405 208.517 258.274 258.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 350 0.000512 4096 95 2832 11904 5.77539 6.61674 94.8581 209.384 316.707 316.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1390 6.4e-05 1024 50 960 303104 17.4795 13.513 182.731 417.945 631.777 631.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1190 0.000256 2048 230 1008 65536 5.82035 7.06288 78.482 209.524 300.961 301.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1850 6.4e-05 512 190 240 290816 11.7287 6.7089 26.4502 209.04 254.083 254.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 2000 0.000256 512 400 288 69632 2.26026 1.70579 6.76637 52.4956 63.3277 63.4241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 580 6.4e-05 1024 135 528 180224 42.5783 13.6888 70.5312 417.928 544.938 545.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 370 0.000512 2048 82 1488 16384 5.02896 3.35981 33.3518 102.439 144.28 144.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1210 3.2e-05 512 80 240 573440 25.2807 13.3307 55.3075 417.748 511.848 512.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 600 0.000256 4096 110 3552 56832 11.4856 13.9432 467.821 418.915 912.238 912.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1790 6.4e-05 512 200 240 286720 11.904 6.71059 27.8228 209.044 255.636 255.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 350 0.000512 4096 95 2832 11776 5.72211 6.53926 82.2405 207.47 302.044 302.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1390 6.4e-05 1024 50 960 304128 17.5539 13.5414 375.636 418.963 825.803 825.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 0.000256 2048 230 1008 66096 5.85114 7.1063 157.791 209.665 380.485 380.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1850 6.4e-05 512 190 240 293760 11.7443 6.73587 52.7432 209.547 280.936 281.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 2000 0.000256 512 400 288 70560 2.2528 1.71213 14.2157 52.5293 70.8118 70.9079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 580 6.4e-05 1024 135 528 188928 40.677 13.3955 147.115 414.307 615.715 615.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 370 0.000512 2048 82 1488 17856 5.10925 3.46896 71.214 104.631 184.52 184.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1210 3.2e-05 512 80 240 578304 25.2137 13.3865 111.571 418.885 569.245 569.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 600 0.000256 4096 110 3552 57456 11.5485 13.9716 973.545 419.187 1418.33 1418.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1790 6.4e-05 512 200 240 288000 11.9365 6.72973 55.2401 209.549 283.612 283.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 350 0.000512 4096 95 2832 12240 5.78355 6.59923 175.958 209.097 397.512 397.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1390 6.4e-05 1024 50 960 304128 17.51 13.5337 264.428 419.405 714.986 715.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1190 0.000256 2048 230 1008 65664 5.81427 7.12163 109.61 209.253 331.872 331.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1850 6.4e-05 512 190 240 292608 11.6613 6.71123 36.5693 208.992 264.091 264.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 2000 0.000256 512 400 288 70272 2.244 1.70474 9.93802 52.4333 66.4188 66.5102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 580 6.4e-05 1024 135 528 184320 40.4255 13.2595 100.689 408.562 563.148 563.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 370 0.000512 2048 82 1488 17280 5.07498 3.44064 48.2589 104.129 161.007 161.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1210 3.2e-05 512 80 240 576000 25.0761 13.3331 77.6458 417.725 533.962 534.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 600 0.000256 4096 110 3552 57024 11.4755 13.9428 668.924 418.369 1112.79 1112.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1790 6.4e-05 512 200 240 285696 11.9418 6.70925 38.057 208.994 265.86 265.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 350 0.000512 4096 95 2832 12096 5.7983 6.60845 121.413 209.637 343.529 343.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1390 6.4e-05 1024 50 960 303264 17.5675 13.5393 222.755 418.746 672.715 672.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 0.000256 2048 230 1008 65664 5.83546 7.03651 93.1557 209.259 315.359 315.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1850 6.4e-05 512 190 240 290304 11.7772 7.9361 30.9137 208.859 259.643 259.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 2000 0.000256 512 400 288 69984 2.25696 1.70845 8.40656 52.4332 64.903 64.9979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 580 6.4e-05 1024 135 528 179712 41.204 13.2857 84.0926 408.294 547.084 547.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 370 0.000512 2048 82 1488 16416 5.06381 3.36717 39.4628 102.685 150.68 150.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1210 3.2e-05 512 80 240 573696 25.2936 13.3488 65.8391 417.407 522.077 522.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 600 0.000256 4096 110 3552 57024 11.5261 13.9607 567.208 418.398 1011.17 1011.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1790 6.4e-05 512 200 240 286848 11.9207 6.71949 32.6969 208.854 260.349 260.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 350 0.000512 4096 95 2832 11664 5.73898 6.52867 98.6575 207.528 318.527 318.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1390 6.4e-05 1024 50 960 304128 17.4792 13.5114 222.368 419.59 673.053 673.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1190 0.000256 2048 230 1008 65664 5.81552 7.16186 93.9408 209.634 316.623 316.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1850 6.4e-05 512 190 240 290304 11.5727 6.65306 30.9885 207.541 256.91 257.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 2000 0.000256 512 400 288 69120 2.23658 1.69747 8.45325 52.137 64.6257 64.7206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 580 6.4e-05 1024 135 528 165888 41.0262 13.5741 78.6172 396.378 529.809 529.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 370 0.000512 2048 82 1488 16128 5.06288 3.38659 39.2077 102.967 150.725 150.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1210 3.2e-05 512 80 240 571392 24.8277 13.1946 65.2107 414.783 518.195 518.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 600 0.000256 4096 110 3552 57024 11.4567 13.9401 570.446 419.135 1015.05 1015.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1790 6.4e-05 512 200 240 281088 11.9291 6.64691 32.0168 207.54 258.287 258.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 350 0.000512 4096 95 2832 11520 5.75693 6.59219 97.75 208.865 319.036 319.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1390 6.4e-05 1024 50 960 304320 17.5157 13.5309 372.05 419.148 822.355 822.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 0.000256 2048 230 1008 65920 5.82042 7.02787 155.847 209.331 378.101 378.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1850 6.4e-05 512 190 240 293120 11.729 6.72378 51.6453 209.635 279.888 280.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 2000 0.000256 512 400 288 70400 2.23469 1.70422 13.9276 52.3448 70.3101 70.4018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 580 6.4e-05 1024 135 528 189440 41.3193 13.5151 145.602 419.122 619.772 619.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 370 0.000512 2048 82 1488 17600 5.07117 3.44269 68.8856 104.217 181.714 181.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1210 3.2e-05 512 80 240 578560 25.1682 13.3734 109.491 419.051 567.267 567.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 600 0.000256 4096 110 3552 57280 11.4727 13.9475 961.337 418.534 1405.36 1405.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1790 6.4e-05 512 200 240 288000 11.9282 6.71546 54.0552 209.638 282.496 282.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 350 0.000512 4096 95 2832 12320 5.76102 6.60467 175.52 209.414 397.373 397.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1390 6.4e-05 1024 50 960 304000 17.4847 13.6433 266.837 419.181 717.256 717.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 0.000256 2048 230 1008 65600 5.80576 7.02253 111.814 209.082 333.796 333.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1850 6.4e-05 512 190 240 291840 11.768 6.71286 37.1089 209.65 265.394 265.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 2000 0.000256 512 400 288 69760 2.23222 1.69398 10.0972 52.172 66.3001 66.4006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 580 6.4e-05 1024 135 528 184320 40.9458 13.3136 102.664 412.289 569.431 569.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 370 0.000512 2048 82 1488 17280 5.03606 3.41024 49.4588 103.553 161.56 161.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1210 3.2e-05 512 80 240 578560 25.1313 13.3594 78.7461 419.033 536.45 536.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 600 0.000256 4096 110 3552 56960 11.4706 13.9265 682.8 418.032 1126.3 1126.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1790 6.4e-05 512 200 240 286720 11.9546 6.7113 38.852 209.653 267.328 267.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 350 0.000512 4096 95 2832 12160 5.76099 6.5863 124.853 208.658 345.931 346.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1390 6.4e-05 1024 50 960 303360 17.5095 13.5261 221.967 419.222 672.334 672.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 0.000256 2048 230 1008 65760 5.83085 7.06714 93.0899 209.482 315.541 315.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1850 6.4e-05 512 190 240 291840 11.7021 6.71533 30.9473 209.028 258.554 258.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 2000 0.000256 512 400 288 70080 2.24909 1.70704 8.46758 52.4844 65.0041 65.0998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 580 6.4e-05 1024 135 528 184320 41.0344 13.3333 85.2797 412.759 552.622 552.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 370 0.000512 2048 82 1488 17280 5.06582 3.42426 40.7416 103.858 153.19 153.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1210 3.2e-05 512 80 240 576000 25.0885 13.3385 65.6163 417.735 521.965 522.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 600 0.000256 4096 110 3552 57120 11.4834 13.9529 564.16 418.831 1008.5 1008.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1790 6.4e-05 512 200 240 284160 12.0029 6.71318 32.2557 209.032 260.157 260.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 350 0.000512 4096 95 2832 11520 5.72339 6.53267 98.7128 207.554 318.596 318.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1390 6.4e-05 1024 50 960 302080 17.4834 13.5025 206.692 418.08 655.863 655.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1190 0.000256 2048 230 1008 65280 5.80602 7.0103 85.6684 208.863 307.42 307.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1850 6.4e-05 512 190 240 286720 11.5781 6.62397 28.664 206.534 253.555 253.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 2000 0.000256 512 400 288 69120 2.23008 1.68858 8.02947 51.8989 63.9461 64.0422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 580 6.4e-05 1024 135 528 184320 41.0283 13.8293 80.7014 412.913 548.68 548.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 370 0.000512 2048 82 1488 16640 5.0944 3.43501 38.1141 104.087 150.83 150.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1210 3.2e-05 512 80 240 573440 25.4023 13.3591 60.5992 419.561 519.104 519.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 600 0.000256 4096 110 3552 56320 11.455 13.9162 521.428 417.588 964.462 964.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1790 6.4e-05 512 200 240 281600 11.8038 6.62128 29.5513 206.532 254.662 254.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 350 0.000512 4096 95 2832 11520 5.7344 6.54982 93.8214 208.012 314.191 314.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1390 6.4e-05 1024 50 950 304256 17.4954 13.5127 326.438 419.325 776.88 776.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1190 0.000256 2048 230 1000 66944 5.84096 7.20077 241.967 209.638 464.721 464.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1850 6.4e-05 512 190 200 293888 11.7285 6.71949 70.5255 209.611 298.744 298.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 2000 0.000256 512 400 250 70784 2.23862 1.70854 18.6711 52.5308 75.2525 75.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 580 6.4e-05 1024 135 500 186368 41.5953 13.5638 215.305 417.694 688.375 688.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 370 0.000512 2048 82 1450 18048 5.0751 3.46893 61.3365 104.602 174.584 174.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1210 3.2e-05 512 80 250 577536 25.2925 13.353 161.082 419.027 618.941 619.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 600 0.000256 4096 110 3550 57280 11.5071 13.9545 853.533 419.143 1298.21 1298.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1790 6.4e-05 512 200 250 289280 11.8953 6.71491 85.6021 209.765 314.139 314.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 350 0.000512 4096 95 2800 12096 5.78355 6.62118 153.292 209.393 375.164 375.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1390 6.4e-05 1024 50 950 304128 17.4871 13.7779 212.154 419.365 662.905 663.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1190 0.000256 2048 230 1000 66816 5.84554 7.06464 241.402 209.497 463.886 463.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1850 6.4e-05 512 190 200 293888 11.7256 6.72154 72.1536 209.742 300.506 300.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 2000 0.000256 512 400 250 70400 2.2352 1.70227 18.4156 52.4086 74.8621 74.9586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 580 6.4e-05 1024 135 500 184320 41.9681 13.4965 213.434 417.973 687.091 687.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 370 0.000512 2048 82 1450 17920 5.09376 3.46726 41.8964 104.751 155.312 155.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1210 3.2e-05 512 80 250 577536 25.314 13.3575 165.74 419.288 623.888 624.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 600 0.000256 4096 110 3550 57088 11.4627 13.9341 540.512 418.86 984.846 984.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1790 6.4e-05 512 200 250 288768 11.9247 6.71898 84.7264 209.739 313.274 313.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 350 0.000512 4096 95 2800 12032 5.7736 6.6175 96.9922 209.331 318.787 318.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1390 6.4e-05 1024 50 950 303744 17.4782 13.5066 174.183 419.003 624.286 624.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1190 0.000256 2048 230 1000 66816 5.8327 7.03693 242.355 209.55 464.853 464.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1850 6.4e-05 512 190 200 293376 11.7294 6.71421 72.0508 209.275 299.934 300.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 2000 0.000256 512 400 250 70656 2.23846 1.70675 18.6539 52.4822 75.1826 75.2815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 580 6.4e-05 1024 135 500 178176 41.9312 13.321 207.075 412.21 674.762 674.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 370 0.000512 2048 82 1450 17664 5.06739 3.45936 34.9328 104.415 147.979 148.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1210 3.2e-05 512 80 250 574464 25.3988 13.3444 163.267 418.309 620.515 620.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 600 0.000256 4096 110 3550 57024 11.4636 13.9346 444.254 418.728 888.456 888.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1790 6.4e-05 512 200 250 288768 11.896 6.71949 86.2816 209.269 314.332 314.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 350 0.000512 4096 95 2800 11904 5.74259 6.58432 79.4573 208.665 300.525 300.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1390 6.4e-05 1024 50 950 304160 17.5574 13.5414 309.382 418.93 759.518 759.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1190 0.000256 2048 230 1000 66880 5.84752 7.07789 128.302 209.577 350.876 350.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1850 6.4e-05 512 190 200 293760 11.807 6.73587 64.9872 209.526 293.214 293.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 2000 0.000256 512 400 250 70720 2.2528 1.71059 10.8511 52.5124 67.4268 67.5205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 580 6.4e-05 1024 135 500 186880 41.8647 13.5291 136.822 418.902 611.329 611.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 370 0.000512 2048 82 1450 17920 5.0961 3.4671 56.8471 104.494 170.001 170.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1210 3.2e-05 512 80 250 577280 25.4478 13.3913 145.285 418.858 603.167 603.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 600 0.000256 4096 110 3550 57280 11.5548 13.981 796.194 419.017 1240.82 1240.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1790 6.4e-05 512 200 250 289280 11.9124 6.73587 46.1852 209.526 274.518 274.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 350 0.000512 4096 95 2800 12080 5.8017 6.61299 142.235 209.255 363.975 364.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1390 6.4e-05 1024 50 950 304000 17.508 13.5344 198.97 419.491 649.613 649.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1190 0.000256 2048 230 1000 66720 5.82861 7.03824 82.9681 209.508 305.415 305.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1850 6.4e-05 512 190 200 293120 11.7838 6.7247 63.9206 209.803 292.395 292.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 2000 0.000256 512 400 250 70400 2.23606 1.70189 7.54621 52.3917 63.9708 64.0666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 580 6.4e-05 1024 135 500 184320 42.2027 13.5188 104.819 419.462 580.218 580.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 370 0.000512 2048 82 1450 17600 5.06653 3.44963 36.2773 104.303 149.198 149.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1210 3.2e-05 512 80 250 576000 25.4892 13.3762 136.22 419.399 594.675 594.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 600 0.000256 4096 110 3550 57120 11.4801 13.9489 509.382 418.879 953.765 953.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1790 6.4e-05 512 200 250 289280 11.9591 6.7249 65.3671 209.81 294.02 294.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 350 0.000512 4096 95 2800 12000 5.7719 6.60259 91.5821 209.298 313.329 313.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1390 6.4e-05 1024 50 950 303840 17.5425 13.6723 166.218 419.111 616.656 616.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1190 0.000256 2048 230 1000 66720 5.87082 7.05946 222.974 209.918 445.897 445.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1850 6.4e-05 512 190 200 291840 11.7978 6.72259 62.6556 208.972 290.308 290.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 2000 0.000256 512 400 250 70080 2.25059 1.70506 6.55552 52.4235 63.0316 63.1279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 580 6.4e-05 1024 135 500 176640 42.4544 13.3571 185.272 412.653 653.958 654.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 370 0.000512 2048 82 1450 17760 5.12218 3.47136 30.9415 104.837 144.473 144.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1210 3.2e-05 512 80 250 572160 25.5745 13.3414 133.015 417.709 589.829 589.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 600 0.000256 4096 110 3550 57120 11.5468 13.9764 424.599 419.636 869.834 869.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1790 6.4e-05 512 200 250 288000 11.9562 6.72138 76.1447 208.974 303.955 304.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 350 0.000512 4096 95 2800 12000 5.79443 6.60902 76.1381 209.505 298.12 298.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1390 6.4e-05 1024 50 950 304000 17.4826 13.516 142.914 419.591 593.617 593.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1190 0.000256 2048 230 1000 66560 5.83194 7.09242 214.956 209.387 437.341 437.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1850 6.4e-05 512 190 200 291840 11.818 6.71853 64.3675 209.931 292.996 293.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 2000 0.000256 512 400 250 69760 2.2343 1.69594 16.4391 52.2281 72.7033 72.8033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 580 6.4e-05 1024 135 500 174080 42.7276 13.3144 181.829 412.698 650.788 650.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 370 0.000512 2048 82 1450 17280 5.03971 3.41062 28.653 103.655 140.859 140.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1210 3.2e-05 512 80 250 573440 25.5826 13.3509 145.905 419.442 604.468 604.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 600 0.000256 4096 110 3550 56960 11.4623 13.9302 365.222 418.446 809.136 809.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1790 6.4e-05 512 200 250 289280 11.9362 6.71741 76.0988 209.864 304.785 304.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 350 0.000512 4096 95 2800 11840 5.75338 6.59245 64.6042 208.865 285.888 285.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1390 6.4e-05 1024 50 950 304128 17.5166 13.5261 429.393 419.611 880.151 880.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1190 0.000256 2048 230 1000 66912 5.83229 7.03693 174.4 209.764 397.107 397.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1850 6.4e-05 512 190 200 293376 11.7215 6.72218 51.5172 209.451 279.563 279.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 2000 0.000256 512 400 250 70656 2.24438 1.70714 13.9148 52.4935 70.4582 70.5528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 580 6.4e-05 1024 135 500 184320 41.6331 13.4738 158.408 416.669 630.401 630.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 370 0.000512 2048 82 1450 18048 5.09776 3.46726 78.1888 104.9 191.758 191.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1210 3.2e-05 512 80 250 576000 25.1997 13.3615 127.114 418.682 584.54 584.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 600 0.000256 4096 110 3550 57216 11.5037 13.951 1075.38 419.386 1520.3 1520.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1790 6.4e-05 512 200 250 288768 11.8716 6.72563 61.9053 209.439 290.098 290.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 350 0.000512 4096 95 2800 12096 5.78355 6.6087 192.948 209.642 415.054 415.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1390 6.4e-05 1024 50 950 303744 17.4721 13.5161 264.917 418.941 714.95 715.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1190 0.000256 2048 230 1000 66816 5.80659 7.10112 109.098 209.439 331.517 331.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1850 6.4e-05 512 190 200 293376 11.6954 6.71382 33.011 209.277 260.853 260.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 2000 0.000256 512 400 250 70656 2.24314 1.70598 9.02701 52.4721 65.5455 65.6408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 580 6.4e-05 1024 135 500 178176 41.8521 13.3636 95.0823 412.225 562.736 562.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 370 0.000512 2048 82 1450 17664 5.06944 3.45686 48.3749 104.418 161.419 161.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1210 3.2e-05 512 80 250 574464 25.2632 13.3407 81.0431 418.385 538.213 538.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 600 0.000256 4096 110 3550 57024 11.4737 13.9389 672.831 418.742 1117.06 1117.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1790 6.4e-05 512 200 250 288768 11.8473 6.71504 39.8954 209.275 267.887 268.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 350 0.000512 4096 95 2800 11904 5.75584 6.58656 120.103 208.665 341.184 341.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1390 6.4e-05 1024 50 950 303552 17.5005 14.6366 215.516 419.292 667.052 667.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1190 0.000256 2048 230 1000 66528 5.81021 7.02019 88.6836 209.172 310.757 310.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1850 6.4e-05 512 190 200 292608 11.666 6.71238 90.309 208.916 317.757 317.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 2000 0.000256 512 400 250 70272 2.24461 1.70349 8.77318 52.4101 65.231 65.3245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 580 6.4e-05 1024 135 500 175104 41.7848 13.2526 125.801 408.407 589.453 589.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 370 0.000512 2048 82 1450 17280 5.07494 3.44141 38.5912 104.095 151.302 151.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1210 3.2e-05 512 80 250 571392 25.3704 13.3393 178.686 417.568 635.147 635.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 600 0.000256 4096 110 3550 56736 11.4798 13.9473 544.407 418.208 988.118 988.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1790 6.4e-05 512 200 250 288000 11.8611 6.71226 32.6623 208.918 260.309 260.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 350 0.000512 4096 95 2800 11808 5.79309 6.60941 97.0252 209.563 319.061 319.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1390 6.4e-05 1024 50 950 303360 17.4938 13.5127 183.529 418.545 633.189 633.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1190 0.000256 2048 230 1000 66432 5.80064 7.04454 288.112 208.769 509.799 509.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1850 6.4e-05 512 190 200 291840 11.6162 6.68275 83.9823 208.304 310.743 310.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 2000 0.000256 512 400 250 69888 2.24192 1.70189 7.77706 52.277 64.0958 64.1899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 580 6.4e-05 1024 135 500 172032 42.9158 13.5235 111.555 412.346 580.561 580.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 370 0.000512 2048 82 1450 16896 5.06525 3.41949 32.1099 103.641 144.337 144.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1210 3.2e-05 512 80 250 571392 25.2048 13.2812 170.91 416.316 625.904 626.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 600 0.000256 4096 110 3550 56448 11.4555 13.9086 461.943 417.191 904.57 904.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1790 6.4e-05 512 200 250 285696 11.868 6.68586 100.781 209.036 328.527 328.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 350 0.000512 4096 95 2800 11904 5.77741 6.61709 83.5192 209.177 305.163 305.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1390 6.4e-05 1024 50 950 303968 17.5599 13.5637 394.319 419.316 844.87 844.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1190 0.000256 2048 230 1000 66864 5.85181 7.07626 161.053 209.803 383.857 383.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1850 6.4e-05 512 190 200 292992 11.7452 6.72589 48.2731 209.433 276.335 276.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 2000 0.000256 512 400 250 70560 2.24819 1.71069 12.9936 52.4906 69.5419 69.6377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 580 6.4e-05 1024 135 500 186368 41.786 13.531 148.082 418.693 622.303 622.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 370 0.000512 2048 82 1450 17920 5.12109 3.47958 71.1842 104.912 184.796 184.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1210 3.2e-05 512 80 250 575232 25.3056 13.3734 118.001 418.652 575.514 575.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 600 0.000256 4096 110 3550 57232 11.5405 13.9736 982.173 419.477 1427.24 1427.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1790 6.4e-05 512 200 250 288512 11.9266 6.73309 57.4696 209.424 285.711 285.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 350 0.000512 4096 95 2800 12096 5.81146 6.60883 175.141 209.664 397.296 397.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1390 6.4e-05 1024 50 950 303744 17.5233 13.525 248.623 419.114 698.894 698.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1190 0.000256 2048 230 1000 66752 5.84029 7.0536 103.195 209.515 325.679 325.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1850 6.4e-05 512 190 200 292096 11.7393 6.72643 32.0376 209.321 259.979 260.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 2000 0.000256 512 400 250 70336 2.25069 1.70598 8.72698 52.4924 65.276 65.3698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 580 6.4e-05 1024 135 500 179200 41.9799 13.3591 91.1741 413.687 560.422 560.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 370 0.000512 2048 82 1450 17472 5.05293 3.42368 44.6544 103.789 157.018 157.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1210 3.2e-05 512 80 250 573440 25.3759 13.3632 78.7382 418.404 536.062 536.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 600 0.000256 4096 110 3550 57120 11.5022 13.9551 629.505 418.894 1073.93 1074.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1790 6.4e-05 512 200 250 288512 11.8874 6.7192 38.492 209.322 266.577 266.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 350 0.000512 4096 95 2800 11872 5.75696 6.57408 111.244 208.617 332.268 332.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1390 6.4e-05 1024 50 950 303072 17.5708 13.5439 202.917 418.908 653.054 653.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1190 0.000256 2048 230 1000 66528 5.85155 7.05373 84.6247 209.833 307.438 307.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1850 6.4e-05 512 190 200 292992 11.738 6.72902 26.0768 209.521 254.218 254.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 2000 0.000256 512 400 250 70560 2.25728 1.7121 7.19405 52.5701 63.8326 63.9276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 580 6.4e-05 1024 135 500 182784 42.4049 13.5276 75.8686 418.891 550.91 551.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 370 0.000512 2048 82 1450 16800 5.06733 3.40566 35.6423 103.421 147.638 147.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1210 3.2e-05 512 80 250 575232 25.3228 13.3755 63.9695 418.777 521.634 521.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 600 0.000256 4096 110 3550 57120 11.5385 13.974 516.251 419.814 961.654 961.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1790 6.4e-05 512 200 250 287616 11.9572 6.72896 31.352 209.514 259.703 259.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 350 0.000512 4096 95 2800 11760 5.76922 6.55152 90.2764 208.484 311.152 311.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1390 6.4e-05 1024 50 950 302848 17.491 13.6436 182.287 418.972 632.501 632.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1190 0.000256 2048 230 1000 66304 5.78819 7.02442 76.4544 208.823 298.162 298.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1850 6.4e-05 512 190 200 290304 11.8122 6.71334 62.1025 209.51 290.296 290.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 2000 0.000256 512 400 250 68992 2.22835 1.6905 6.37098 51.9944 62.384 62.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 580 6.4e-05 1024 135 500 172032 41.6003 13.2309 82.3966 404.443 541.885 542.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 370 0.000512 2048 82 1450 17024 5.08314 3.44384 32.494 104.145 145.266 145.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1210 3.2e-05 512 80 250 573440 25.3316 13.3508 57.637 418.711 515.21 515.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 600 0.000256 4096 110 3550 56448 11.4483 13.9052 460.767 417.326 903.533 903.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1790 6.4e-05 512 200 250 286720 11.9551 6.71334 28.1071 209.513 256.442 256.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 350 0.000512 4096 95 2800 11648 5.748 6.55715 80.1995 208.131 300.705 300.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1390 6.4e-05 1024 50 950 304128 17.5044 13.5188 385.483 419.081 835.701 835.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1190 0.000256 2048 230 1000 66816 5.82406 7.03744 159.426 209.356 381.722 381.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1850 6.4e-05 512 190 200 293888 11.7147 6.71488 48.4602 209.611 276.662 276.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 2000 0.000256 512 400 250 70400 2.23933 1.70714 13.0788 52.3675 69.4922 69.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 580 6.4e-05 1024 135 500 184320 41.8749 13.5965 143.48 417.684 616.853 617.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 370 0.000512 2048 82 1450 17920 5.09898 3.46717 71.0783 104.678 184.425 184.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1210 3.2e-05 512 80 250 577536 25.1799 13.3591 119.592 419.004 577.321 577.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 600 0.000256 4096 110 3550 57088 11.4766 13.9425 977.088 418.571 1421.16 1421.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1790 6.4e-05 512 200 250 288768 11.9084 6.71565 58.2029 209.607 286.596 286.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 350 0.000512 4096 95 2800 12032 5.7808 6.6127 174.588 209.198 396.258 396.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1390 6.4e-05 1024 50 950 304128 17.5002 13.5195 248.48 419.5 699.11 699.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1190 0.000256 2048 230 1000 66560 5.81459 7.02669 103.558 209.35 325.823 325.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1850 6.4e-05 512 190 200 292864 11.6679 6.70957 31.6204 209.13 259.286 259.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 2000 0.000256 512 400 250 70144 2.24832 1.70934 8.74483 52.4547 65.2575 65.3479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 580 6.4e-05 1024 135 500 180224 42.5556 13.6254 92.0489 418.106 566.554 566.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 370 0.000512 2048 82 1450 17920 5.1104 3.48358 46.8767 104.934 160.501 160.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1210 3.2e-05 512 80 250 573440 25.2655 13.3284 77.5649 418.003 534.347 534.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 600 0.000256 4096 110 3550 56832 11.479 13.9282 635.019 418.584 1079.09 1079.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1790 6.4e-05 512 200 250 286720 11.8956 6.70371 37.785 209.132 265.672 265.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 350 0.000512 4096 95 2800 12032 5.78163 6.62486 114.517 209.695 336.689 336.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1390 6.4e-05 1024 50 950 303360 17.496 13.5126 212.412 419.012 662.545 662.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1190 0.000256 2048 230 1000 66432 5.79622 7.0057 88.1165 208.862 309.853 309.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1850 6.4e-05 512 190 200 291840 11.6444 6.68326 26.8601 208.513 253.853 253.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 2000 0.000256 512 400 250 69888 2.24096 1.7015 7.28067 52.3259 63.648 63.7428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 580 6.4e-05 1024 135 500 172032 42.8878 13.3184 75.5607 412.75 544.732 544.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 370 0.000512 2048 82 1450 16896 5.05926 3.41811 37.4157 103.744 149.738 149.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1210 3.2e-05 512 80 250 571392 25.1469 13.2805 65.3499 416.724 520.679 520.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 600 0.000256 4096 110 3550 56448 11.4718 13.9094 535.087 417.606 978.147 978.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1790 6.4e-05 512 200 250 285696 11.8731 6.68442 31.9279 208.51 259.149 259.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 350 0.000512 4096 95 2800 11904 5.77606 6.61907 97.2799 209.384 319.131 319.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1390 6.4e-05 1024 50 950 303104 17.4744 13.6066 185.713 418.332 635.236 635.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1190 0.000256 2048 230 1000 66560 5.82861 7.05946 78.6004 209.716 301.28 301.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1850 6.4e-05 512 190 200 290816 11.7405 6.71011 23.9515 209.239 251.795 251.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 2000 0.000256 512 400 250 69632 2.26058 1.70643 6.23181 52.5453 62.8406 62.9391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 580 6.4e-05 1024 135 500 180224 42.5886 13.4902 69.9835 418.383 544.664 544.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 370 0.000512 2048 82 1450 16384 5.0321 3.36285 32.5311 102.541 143.571 143.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1210 3.2e-05 512 80 250 573440 25.2828 13.3222 58.54 418.138 515.464 515.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 600 0.000256 4096 110 3550 56832 11.4824 13.9429 478.336 419.309 923.144 923.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1790 6.4e-05 512 200 250 286720 11.9125 6.71408 28.9163 209.233 256.934 257.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 350 0.000512 4096 95 2800 11264 5.73008 6.53792 80.8508 207.665 300.856 300.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1390 6.4e-05 1024 50 950 303840 17.5559 13.5332 394.672 418.858 844.729 844.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1190 0.000256 2048 230 1000 66816 5.84394 7.0824 162.776 209.569 385.343 385.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1850 6.4e-05 512 190 200 293760 11.7416 6.73126 48.914 209.458 277.001 277.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 2000 0.000256 512 400 250 70560 2.25536 1.71114 13.4181 52.5073 69.9939 70.0903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 580 6.4e-05 1024 135 500 184320 41.4167 13.396 146.04 414.131 615.2 615.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 370 0.000512 2048 82 1450 17856 5.09846 3.46522 72.3391 104.583 185.588 185.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1210 3.2e-05 512 80 250 576000 25.3138 13.3834 120.823 418.694 578.398 578.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 600 0.000256 4096 110 3550 57168 11.5359 13.9766 1010.53 418.998 1455.11 1455.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1790 6.4e-05 512 200 250 289152 11.9083 6.72992 59.0419 209.803 287.637 287.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 350 0.000512 4096 95 2800 11952 5.78848 6.59581 179.085 209.003 400.545 400.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1390 6.4e-05 1024 50 950 303552 17.516 13.5298 279.7 419.015 729.866 729.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1190 0.000256 2048 230 1000 66528 5.81843 7.02221 116.003 209.06 337.978 338.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1850 6.4e-05 512 190 200 292608 11.6721 6.70778 34.8265 208.802 262.164 262.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 2000 0.000256 512 400 250 70272 2.24554 1.70851 9.50675 52.3816 65.9483 66.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 580 6.4e-05 1024 135 500 175104 41.7703 13.7671 99.0817 408.195 563.055 563.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 370 0.000512 2048 82 1450 17280 5.06922 3.44678 50.0397 104.034 162.69 162.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1210 3.2e-05 512 80 250 571392 25.369 13.3578 85.179 417.364 541.468 541.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 600 0.000256 4096 110 3550 56736 11.4748 13.9496 716.106 417.985 1159.59 1159.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1790 6.4e-05 512 200 250 288000 11.8531 6.7072 42.1929 208.8 269.71 269.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 350 0.000512 4096 95 2800 11808 5.7864 6.61187 126.736 209.447 348.657 348.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1390 6.4e-05 1024 50 950 303264 17.5557 13.7653 230.216 419.134 680.79 680.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1190 0.000256 2048 230 1000 66528 5.84294 7.04026 95.2264 209.455 317.649 317.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1850 6.4e-05 512 190 200 290304 11.775 6.72102 28.6837 209.037 256.374 256.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 2000 0.000256 512 400 250 69984 2.25622 1.71155 7.89517 52.48 64.442 64.5284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 580 6.4e-05 1024 135 500 179712 41.2308 13.7292 84.9582 408.67 548.805 548.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 370 0.000512 2048 82 1450 16416 5.06502 3.37181 39.7297 102.779 151.049 151.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1210 3.2e-05 512 80 250 573696 25.3011 13.3556 71.3162 417.792 527.955 528.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 600 0.000256 4096 110 3550 56592 11.5212 13.969 587.359 419.222 1032.15 1032.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1790 6.4e-05 512 200 250 286848 11.9183 6.72339 34.6868 209.047 262.531 262.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 350 0.000512 4096 95 2800 11232 5.73235 6.52698 99.0792 207.721 319.135 319.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1390 6.4e-05 1024 50 950 302976 17.519 13.5227 220.617 419.613 671.391 671.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1190 0.000256 2048 230 1000 66240 5.81814 7.0424 91.3703 209.649 313.954 314.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1850 6.4e-05 512 190 200 290304 11.5629 6.64986 27.3555 207.552 253.28 253.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 2000 0.000256 512 400 250 69120 2.23846 1.69437 7.4719 52.1394 63.6437 63.7316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 580 6.4e-05 1024 135 500 165888 41.0608 13.1584 75.1984 396.393 526.028 526.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 370 0.000512 2048 82 1450 16128 5.06458 3.37789 38.306 102.97 149.821 149.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1210 3.2e-05 512 80 250 562176 25.3783 13.1857 66.0782 414.766 519.597 519.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 600 0.000256 4096 110 3550 56448 11.4742 13.9346 556.952 419.157 1001.6 1001.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1790 6.4e-05 512 200 250 285696 11.7502 6.65008 32.623 207.55 258.733 258.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 350 0.000512 4096 95 2800 11520 5.76099 6.5895 96.2552 208.876 317.555 317.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1390 6.4e-05 1024 50 950 302400 17.5529 13.5291 201.192 419.132 651.523 651.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1190 0.000256 2048 230 1000 66240 5.86138 7.05181 84.3938 213.367 310.752 310.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1850 6.4e-05 512 190 200 288000 11.9053 6.72563 24.9911 208.959 252.735 252.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 2000 0.000256 512 400 250 69120 2.27181 1.70893 7.1289 52.5231 63.731 63.8198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 580 6.4e-05 1024 135 500 161280 43.0002 13.2321 67.9336 402.332 526.711 526.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 370 0.000512 2048 82 1450 15840 5.01603 3.32189 34.1519 101.532 144.124 144.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1210 3.2e-05 512 80 250 564480 25.8418 13.3513 61.4834 417.513 518.37 518.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 600 0.000256 4096 110 3550 56880 11.5512 13.9694 513.805 419.162 958.574 958.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1790 6.4e-05 512 200 250 288000 11.9041 6.72163 30.3767 208.958 258.117 258.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 350 0.000512 4096 95 2800 10800 5.7297 6.51264 84.7242 206.767 303.812 303.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1390 6.4e-05 1024 50 950 304000 17.5156 13.5343 380.639 419.48 831.28 831.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1190 0.000256 2048 230 1000 66720 5.83485 7.03315 157.045 209.506 379.493 379.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1850 6.4e-05 512 190 200 293120 11.7173 6.72032 47.5946 209.811 275.998 276.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 2000 0.000256 512 400 250 70400 2.23354 1.7031 12.8181 52.3829 69.2344 69.3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 580 6.4e-05 1024 135 500 184320 42.1281 13.6479 141.684 419.461 617.132 617.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 370 0.000512 2048 82 1450 17600 5.07091 3.44538 68.8504 104.711 182.181 182.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1210 3.2e-05 512 80 250 576000 25.2716 13.3737 117.199 421.232 577.256 577.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 600 0.000256 4096 110 3550 57120 11.4852 13.951 976.084 418.869 1420.46 1420.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1790 6.4e-05 512 200 250 289280 11.8798 6.71878 57.4579 209.809 286.024 286.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 350 0.000512 4096 95 2800 12000 5.76307 6.6007 174.003 209.308 395.746 395.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1390 6.4e-05 1024 50 950 304000 17.513 13.5288 264.668 420.542 716.369 716.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1190 0.000256 2048 230 1000 66560 5.79379 7.02019 109.225 209.244 331.354 331.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1850 6.4e-05 512 190 200 291840 11.761 6.71946 32.627 209.809 261.075 261.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 2000 0.000256 512 400 250 69760 2.23613 1.6937 9.02845 52.21 65.27 65.3644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 580 6.4e-05 1024 135 500 174080 42.6124 13.4307 92.2911 412.601 561.156 561.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 370 0.000512 2048 82 1450 17280 5.03866 3.41072 47.6165 103.631 159.798 159.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1210 3.2e-05 512 80 250 573440 25.3764 13.354 80.3319 419.349 538.598 538.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 600 0.000256 4096 110 3550 56960 11.4645 13.9346 672.661 418.357 1116.49 1116.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1790 6.4e-05 512 200 250 289280 11.8739 6.71206 39.4354 209.817 267.99 268.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 350 0.000512 4096 95 2800 11840 5.7471 6.59046 118.438 208.814 339.659 339.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1390 6.4e-05 1024 50 950 303360 17.4958 13.5229 222.614 422.893 676.633 676.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1190 0.000256 2048 230 1000 66240 5.82752 7.05155 92.2375 211.321 316.511 316.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1850 6.4e-05 512 190 200 291840 11.7066 6.71766 27.7969 210.862 257.238 257.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 2000 0.000256 512 400 250 70080 2.24912 1.70803 7.91354 52.9446 64.9126 65.0097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 580 6.4e-05 1024 135 500 168960 43.3852 13.3364 77.0824 416.384 550.403 550.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 370 0.000512 2048 82 1450 17280 5.05808 3.42128 40.7026 104.766 154.048 154.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1210 3.2e-05 512 80 250 568320 25.517 13.3366 68.0981 421.396 528.529 528.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 600 0.000256 4096 110 3550 56640 11.4873 13.9601 573.677 422.5 1021.7 1021.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1790 6.4e-05 512 200 250 288000 11.8441 6.71226 33.7542 210.864 263.332 263.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 350 0.000512 4096 95 2800 11520 5.72598 6.52109 99.437 209.373 321.132 321.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1390 6.4e-05 1024 50 950 302080 17.48 14.1187 204.364 418.09 654.163 654.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1190 0.000256 2048 230 1000 65920 5.80035 7.03488 84.5458 208.938 306.391 306.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1850 6.4e-05 512 190 200 286720 11.5848 6.61606 25.5098 206.534 250.4 250.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 2000 0.000256 512 400 250 69120 2.23069 1.6896 7.16061 51.9052 63.086 63.1767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 580 6.4e-05 1024 135 500 163840 44.1096 13.3246 69.6915 412.917 540.255 540.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 370 0.000512 2048 82 1450 16640 5.09267 3.44218 37.2893 104.151 150.076 150.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1210 3.2e-05 512 80 250 573440 25.4098 13.3561 63.0152 419.557 521.52 521.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 600 0.000256 4096 110 3550 56320 11.4606 13.9136 522.904 417.597 965.948 966.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1790 6.4e-05 512 200 250 281600 11.8095 6.62099 30.3869 206.53 255.502 255.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 350 0.000512 4096 95 2800 11520 5.72042 6.55158 92.4265 208.01 312.781 312.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1390 6.4e-05 1024 50 950 302400 17.545 13.8583 195.58 419.158 646.254 646.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1190 0.000256 2048 230 1000 66400 5.82451 7.0265 81.4582 209.311 303.692 303.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1850 6.4e-05 512 190 200 288000 11.5582 6.6343 24.5964 206.391 249.333 249.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 2000 0.000256 512 400 250 68800 2.23437 1.688 6.98966 51.9066 62.919 63.0129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 580 6.4e-05 1024 135 500 179200 41.8149 13.3393 73.5057 412.629 541.502 541.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 370 0.000512 2048 82 1450 16000 5.13136 3.44634 33.8952 104.203 146.776 146.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1210 3.2e-05 512 80 250 563200 25.1149 13.1482 59.3432 412.349 510.138 510.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 600 0.000256 4096 110 3550 56800 11.4887 13.9591 507.176 418.487 951.185 951.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1790 6.4e-05 512 200 250 281600 12.5321 6.62512 29.3598 206.39 255.066 255.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 350 0.000512 4096 95 2800 11200 5.75226 6.55594 87.4027 208.243 308.025 308.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1390 6.4e-05 1024 50 960 303744 17.5002 13.5128 310.819 419.475 761.412 761.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1190 0.000256 2048 230 1020 66240 5.83885 7.04512 223.649 209.745 446.351 446.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1850 6.4e-05 512 190 240 289792 11.8884 6.7184 75.9795 209.713 304.453 304.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 2000 0.000256 512 400 300 69376 2.25882 1.70803 12.7529 52.5529 69.3699 69.4641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 580 6.4e-05 1024 135 540 184320 41.9345 13.8862 209.35 417.9 683.286 683.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 370 0.000512 2048 82 1500 17408 5.11514 3.46726 56.4575 104.654 169.794 169.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1210 3.2e-05 512 80 240 577536 25.3225 13.353 142.112 419.244 600.213 600.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 600 0.000256 4096 110 3540 57664 11.5031 13.9463 787.698 419.344 1232.57 1232.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1790 6.4e-05 512 200 240 292864 11.7648 6.71981 76.0344 209.717 304.395 304.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 350 0.000512 4096 95 2820 12480 5.77843 6.61478 145.212 209.496 367.175 367.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1390 6.4e-05 1024 50 960 303616 17.5164 13.516 203.978 418.977 654.104 654.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1190 0.000256 2048 230 1020 66048 5.84704 7.10358 222.874 209.299 445.202 445.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1850 6.4e-05 512 190 240 289792 11.9059 6.7168 77.1564 209.552 305.494 305.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 2000 0.000256 512 400 300 69120 2.25232 1.70387 19.4981 52.3677 75.9233 76.0184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 580 6.4e-05 1024 135 540 184320 42.0281 13.4918 209.397 417.577 682.721 682.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 370 0.000512 2048 82 1500 17408 5.11034 3.46102 39.6218 104.653 152.948 153.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1210 3.2e-05 512 80 240 577536 25.3732 16.0132 132.774 418.899 593.247 593.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 600 0.000256 4096 110 3540 57472 11.4739 13.9333 513.591 418.458 957.534 957.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1790 6.4e-05 512 200 240 292864 11.7842 6.71744 75.0949 209.552 303.307 303.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 350 0.000512 4096 95 2820 12416 5.76653 6.61514 95.3455 209.136 316.934 317.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1390 6.4e-05 1024 50 960 303360 17.4936 13.5086 165.722 419.239 616.073 616.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1190 0.000256 2048 230 1020 66048 5.83885 7.09578 223.116 209.684 445.811 445.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1850 6.4e-05 512 190 240 288768 11.9285 6.71754 76.4797 209.423 304.71 304.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 2000 0.000256 512 400 300 69120 2.25318 1.70598 19.5398 52.5301 76.1286 76.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 580 6.4e-05 1024 135 540 178176 41.9614 13.3178 202.477 412.51 670.493 670.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 370 0.000512 2048 82 1500 17280 5.08253 3.4608 32.9578 104.489 146.087 146.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1210 3.2e-05 512 80 240 574464 25.454 13.3476 146.052 418.619 603.67 603.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 600 0.000256 4096 110 3540 57408 11.4794 13.9411 413.973 419.038 858.511 858.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1790 6.4e-05 512 200 240 291840 11.7874 6.71155 74.7551 209.419 302.839 302.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 350 0.000512 4096 95 2820 12288 5.74976 6.59053 76.5595 208.814 297.79 297.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1390 6.4e-05 1024 50 960 303616 17.5137 13.511 143.727 419.501 594.363 594.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1190 0.000256 2048 230 1020 65792 5.84704 7.04486 220.52 209.356 442.842 442.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1850 6.4e-05 512 190 240 288768 11.8652 6.70925 76.9264 209.126 304.788 304.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 2000 0.000256 512 400 300 69120 2.25638 1.70426 19.4444 52.4588 75.9638 76.0506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 580 6.4e-05 1024 135 540 180224 42.659 14.62 205.472 418.107 681.08 681.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 370 0.000512 2048 82 1500 17408 5.13296 3.48198 29.0176 104.936 142.668 142.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1210 3.2e-05 512 80 240 573440 25.4755 13.3345 144.602 418.008 601.604 601.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 600 0.000256 4096 110 3540 57344 11.4647 13.9393 359.961 418.576 804.016 804.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1790 6.4e-05 512 200 240 290816 11.7833 6.70707 76.4422 209.13 304.221 304.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 350 0.000512 4096 95 2820 12288 5.79187 6.62704 66.8549 210.148 289.495 289.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1390 6.4e-05 1024 50 960 303520 17.5637 13.8223 435.868 419.09 886.456 886.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1190 0.000256 2048 230 1020 66240 5.85165 7.09485 179.179 209.656 401.855 401.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1850 6.4e-05 512 190 240 289920 11.8986 6.72835 111.021 209.62 339.426 339.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 2000 0.000256 512 400 300 69280 2.26973 1.71008 16.3502 52.5263 72.9525 73.0465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 580 6.4e-05 1024 135 540 184320 42.2072 13.5258 206.893 419.082 681.919 682.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 370 0.000512 2048 82 1500 17280 5.12563 3.46726 77.5519 104.539 190.781 190.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1210 3.2e-05 512 80 240 577280 25.2446 13.3872 125.108 419.028 582.954 583.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 600 0.000256 4096 110 3540 57680 11.5412 13.9936 1076.37 419.178 1521.16 1521.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1790 6.4e-05 512 200 240 292480 11.7684 6.73382 61.1484 209.616 289.422 289.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 350 0.000512 4096 95 2820 12400 5.7975 6.6113 197.929 209.34 419.753 419.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1390 6.4e-05 1024 50 960 303360 17.5257 13.9299 269.338 419.557 720.46 720.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1190 0.000256 2048 230 1020 66080 5.82637 7.09658 111.741 209.504 334.241 334.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1850 6.4e-05 512 190 240 289280 11.8846 6.72352 107.767 209.803 336.326 336.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 2000 0.000256 512 400 300 68800 2.25053 1.70224 12.022 52.3833 68.4581 68.5516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 580 6.4e-05 1024 135 540 184320 42.151 13.5089 158.502 419.458 633.839 634.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 370 0.000512 2048 82 1500 16960 5.09814 3.44707 48.0349 104.302 160.981 161.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1210 3.2e-05 512 80 240 576000 25.2973 13.3691 179.049 419.394 637.292 637.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 600 0.000256 4096 110 3540 57440 11.4869 13.9516 672.395 418.869 1116.77 1116.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1790 6.4e-05 512 200 240 291840 11.776 6.72138 39.352 209.807 267.81 267.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 350 0.000512 4096 95 2820 12320 5.77091 6.61094 124.257 209.543 346.253 346.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1390 6.4e-05 1024 50 960 302880 17.5475 15.3057 219.138 418.757 670.858 670.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1190 0.000256 2048 230 1020 66000 5.85933 7.05946 319.044 209.654 541.69 541.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1850 6.4e-05 512 190 240 288000 11.8967 6.72006 103.709 208.798 331.279 331.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 2000 0.000256 512 400 300 68640 2.26912 1.70189 10.2374 52.3735 66.6807 66.7631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 580 6.4e-05 1024 135 540 176640 42.3157 13.3438 131.003 412.293 599.17 599.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 370 0.000512 2048 82 1500 17280 5.13824 3.46966 39.8912 104.749 153.347 153.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1210 3.2e-05 512 80 240 572160 25.4084 13.3468 177.067 417.355 633.359 633.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 600 0.000256 4096 110 3540 57600 11.5445 13.9752 548.672 419.16 993.424 993.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1790 6.4e-05 512 200 240 289920 11.7898 6.72077 104.21 208.804 331.677 331.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 350 0.000512 4096 95 2820 12240 5.80346 6.60685 99.6349 209.339 321.455 321.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1390 6.4e-05 1024 50 960 303360 17.5051 13.5121 185.827 419.328 636.282 636.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1190 0.000256 2048 230 1020 65920 5.80771 7.02022 291.676 209.236 513.814 513.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1850 6.4e-05 512 190 240 289280 11.8897 6.7137 102.18 209.693 330.627 330.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 2000 0.000256 512 400 300 68480 2.24666 1.69779 27.1432 52.1866 83.3756 83.4762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 580 6.4e-05 1024 135 540 174080 42.6348 13.3181 266 412.372 734.542 734.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 370 0.000512 2048 82 1500 16640 5.05888 3.41558 32.6348 103.579 144.789 144.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1210 3.2e-05 512 80 240 573440 25.4037 13.3598 165.408 419.112 623.466 623.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 600 0.000256 4096 110 3540 57280 11.4524 13.9337 461.961 418.112 905.53 905.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1790 6.4e-05 512 200 240 291840 11.7701 6.71949 101.568 209.693 329.906 330.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 350 0.000512 4096 95 2820 12160 5.75078 6.59654 83.819 208.71 304.953 305.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1390 6.4e-05 1024 50 960 303552 17.525 13.5275 400.32 419.023 850.507 850.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1190 0.000256 2048 230 1020 66144 5.83005 7.04134 163.598 209.516 386.056 386.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1850 6.4e-05 512 190 240 289536 11.8347 6.71933 55.8673 209.201 283.777 283.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 2000 0.000256 512 400 300 69120 2.25683 1.70758 14.9872 52.429 71.4819 71.5783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 580 6.4e-05 1024 135 540 181248 42.1027 13.4518 155.37 416.183 627.32 627.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 370 0.000512 2048 82 1500 17472 5.11875 3.46957 72.1213 104.775 185.585 185.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1210 3.2e-05 512 80 240 576000 25.2102 13.3601 114.499 418.194 571.446 571.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 600 0.000256 4096 110 3540 57600 11.499 13.9569 984.353 418.894 1428.78 1428.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1790 6.4e-05 512 200 240 291840 11.7331 6.71808 55.8881 209.192 283.687 283.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 350 0.000512 4096 95 2820 12480 5.79478 6.6089 181.975 209.398 403.851 403.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1390 6.4e-05 1024 50 960 303360 17.4794 13.5066 250.625 423.04 704.762 704.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1190 0.000256 2048 230 1020 66048 5.82042 7.03309 103.166 211.735 327.826 327.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1850 6.4e-05 512 190 240 288768 11.8534 6.71485 37.3918 211.317 267.431 267.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 2000 0.000256 512 400 300 69120 2.25552 1.81194 9.98989 52.9853 67.1422 67.2365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 580 6.4e-05 1024 135 540 178176 41.8598 13.3177 96.6052 416.265 568.258 568.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 370 0.000512 2048 82 1500 17280 5.08326 3.46061 45.4504 105.438 159.533 159.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1210 3.2e-05 512 80 240 574464 25.2584 13.3386 76.1361 422.419 537.329 537.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 600 0.000256 4096 110 3540 57408 11.4634 13.9346 620.192 422.842 1068.51 1068.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1790 6.4e-05 512 200 240 291840 11.7404 6.71325 37.351 211.326 267.284 267.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 350 0.000512 4096 95 2820 12288 5.75197 6.58435 114.243 210.711 337.365 337.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1390 6.4e-05 1024 50 960 302976 17.522 13.5233 204.23 419.312 654.7 654.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1190 0.000256 2048 230 1020 65664 5.8201 7.03232 84.9262 209.208 307.058 307.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1850 6.4e-05 512 190 240 288000 11.8671 6.7113 30.1379 208.957 257.83 257.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 2000 0.000256 512 400 300 68544 2.26458 1.7025 7.97824 52.414 64.4606 64.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 580 6.4e-05 1024 135 540 175104 41.7628 13.2656 95.5731 408.468 559.289 559.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 370 0.000512 2048 82 1500 16704 5.09747 3.44064 36.32 104.106 149.066 149.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1210 3.2e-05 512 80 240 571392 25.3526 13.3371 61.5005 417.631 518.002 518.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 600 0.000256 4096 110 3540 57312 11.4729 13.9511 510.418 418.274 954.192 954.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1790 6.4e-05 512 200 240 290304 11.7455 6.7081 30.1108 208.945 257.664 257.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 350 0.000512 4096 95 2820 12384 5.78413 6.61293 95.0723 209.597 317.136 317.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1390 6.4e-05 1024 50 960 302592 17.5151 13.5137 183.954 418.946 634.034 634.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1190 0.000256 2048 230 1020 65664 5.79789 7.01139 76.3998 208.965 298.246 298.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1850 6.4e-05 512 190 240 285696 11.8823 6.68723 89.2183 208.506 316.45 316.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 2000 0.000256 512 400 300 68352 2.25718 1.70234 8.80912 52.3287 65.1993 65.2926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 580 6.4e-05 1024 135 540 172032 42.9353 13.3226 113.38 412.791 582.641 582.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 370 0.000512 2048 82 1500 16896 5.06781 3.416 33.2934 103.739 145.617 145.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1210 3.2e-05 512 80 240 571392 25.2282 13.278 145.786 416.721 601.197 601.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 600 0.000256 4096 110 3540 56832 11.475 13.9173 455.956 417.589 899.01 899.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1790 6.4e-05 512 200 240 288768 11.7456 6.68381 27.1507 208.507 254.239 254.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 350 0.000512 4096 95 2820 12288 5.75488 6.61818 85.5822 209.379 307.405 307.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1390 6.4e-05 1024 50 960 302400 17.5344 13.5267 159.548 419.183 609.898 609.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1190 0.000256 2048 230 1020 65760 5.82493 7.1639 273.435 209.456 495.955 496.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1850 6.4e-05 512 190 240 288000 11.8685 6.71155 93.0277 209.011 320.774 320.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 2000 0.000256 512 400 300 68160 2.27398 1.70925 7.82518 52.4812 64.3893 64.4811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 580 6.4e-05 1024 135 540 168960 43.4135 13.3362 104.785 412.72 574.46 574.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 370 0.000512 2048 82 1500 16320 5.09802 3.41651 28.0539 103.846 140.515 140.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1210 3.2e-05 512 80 240 568320 25.5779 13.3403 152.42 417.694 609.212 609.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 600 0.000256 4096 110 3540 57120 11.4843 13.9595 398.176 418.8 842.493 842.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1790 6.4e-05 512 200 240 288000 11.8627 6.71523 92.2223 209.007 319.965 320.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 350 0.000512 4096 95 2820 11520 5.72272 6.52493 68.5003 207.529 288.347 288.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1390 6.4e-05 1024 50 960 303520 17.5768 13.5331 380.431 419.357 831.005 831.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1190 0.000256 2048 230 1020 66192 5.85933 7.07174 157.62 209.821 380.447 380.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1850 6.4e-05 512 190 240 289408 11.8804 6.73178 54.5791 209.442 282.793 282.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 2000 0.000256 512 400 300 69216 2.26944 1.71213 14.802 52.498 71.3803 71.4752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 580 6.4e-05 1024 135 540 182784 42.381 13.527 148.528 418.74 623.386 623.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 370 0.000512 2048 82 1500 17472 5.13901 3.47712 68.9398 104.923 182.578 182.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1210 3.2e-05 512 80 240 577024 25.2083 13.3755 113.047 418.686 570.499 570.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 600 0.000256 4096 110 3540 57568 11.5425 13.9794 943.135 419.508 1388.24 1388.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1790 6.4e-05 512 200 240 292096 11.7797 6.72774 55.2459 209.441 283.351 283.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 350 0.000512 4096 95 2820 12432 5.8105 6.61578 174.93 209.681 397.111 397.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1390 6.4e-05 1024 50 960 303296 17.5247 13.5493 241.655 419.035 691.884 691.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1190 0.000256 2048 230 1020 66080 5.82714 7.05126 100.936 209.468 323.355 323.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1850 6.4e-05 512 190 240 288512 11.8743 6.71962 35.4054 209.279 263.435 263.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 2000 0.000256 512 400 300 68992 2.26349 1.70736 9.69072 52.483 66.2448 66.3417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 580 6.4e-05 1024 135 540 179200 41.9691 13.3652 93.5426 413.605 562.694 562.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 370 0.000512 2048 82 1500 17024 5.06515 3.41434 43.4119 103.771 155.762 155.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1210 3.2e-05 512 80 240 577024 25.1692 13.3615 73.1851 418.323 530.228 530.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 600 0.000256 4096 110 3540 57344 11.4937 13.9514 601.657 418.813 1045.99 1046.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1790 6.4e-05 512 200 240 292096 11.7303 6.72474 35.9662 209.281 263.86 263.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 350 0.000512 4096 95 2820 12096 5.75898 6.56592 108.752 208.577 329.725 329.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1390 6.4e-05 1024 50 960 303072 17.5717 13.5408 201.87 418.864 651.955 652.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1190 0.000256 2048 230 1020 65856 5.84525 7.06093 84.7166 209.81 307.51 307.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1850 6.4e-05 512 190 240 287616 11.9546 6.72704 30.3148 209.498 258.647 258.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 2000 0.000256 512 400 300 69216 2.2704 1.71213 8.44461 52.5655 65.0931 65.1906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 580 6.4e-05 1024 135 540 182784 42.3901 13.5285 80.5172 418.845 555.495 555.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 370 0.000512 2048 82 1500 16800 5.06742 3.40736 35.6339 103.412 147.619 147.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1210 3.2e-05 512 80 240 575232 25.3217 13.3755 62.2178 418.723 519.822 519.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 600 0.000256 4096 110 3540 57456 11.5487 13.9671 504.582 419.479 949.653 949.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1790 6.4e-05 512 200 240 290304 11.8556 6.7296 30.437 209.502 258.681 258.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 350 0.000512 4096 95 2820 12096 5.77126 6.56384 91.3609 208.459 312.227 312.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1390 6.4e-05 1024 50 960 302848 17.4948 13.5875 176.698 418.985 626.876 626.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1190 0.000256 2048 230 1020 65408 5.78531 7.01984 74.0915 208.881 295.852 295.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1850 6.4e-05 512 190 240 286720 11.9471 6.71357 26.4557 209.552 254.827 254.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 2000 0.000256 512 400 300 68096 2.2384 1.69165 7.24835 52.0062 63.2855 63.3834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 580 6.4e-05 1024 135 540 172032 41.5773 13.2336 67.7393 404.54 527.312 527.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 370 0.000512 2048 82 1500 17024 5.0849 3.44685 32.6262 104.17 145.427 145.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1210 3.2e-05 512 80 240 573440 25.3372 13.3468 54.1306 418.803 511.808 511.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 600 0.000256 4096 110 3540 56896 11.4436 13.9141 439.174 417.406 882.016 882.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1790 6.4e-05 512 200 240 290304 11.8003 6.71744 26.8363 209.555 255.063 255.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 350 0.000512 4096 95 2820 11648 5.73901 6.5577 76.0699 208.187 296.628 296.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1390 6.4e-05 1024 50 960 302400 17.5698 13.5352 156.284 418.056 605.554 605.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1190 0.000256 2048 230 1020 65520 5.85626 7.0505 66.4602 209.621 289.06 289.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1850 6.4e-05 512 190 240 286720 11.7905 6.6671 85.2181 207.587 311.422 311.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 2000 0.000256 512 400 300 68320 2.26 1.69891 6.24931 52.1448 62.4506 62.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 580 6.4e-05 1024 135 540 161280 44.1442 13.3034 95.8017 409.023 562.487 562.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 370 0.000512 2048 82 1500 15680 5.11261 3.38541 26.8672 103.021 138.486 138.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1210 3.2e-05 512 80 240 564480 25.4415 13.2506 47.5726 414.83 501.282 501.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 600 0.000256 4096 110 3540 57120 11.5405 14.0046 390.174 419.121 834.916 834.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1790 6.4e-05 512 200 240 286720 11.792 6.66877 23.687 207.592 249.9 250.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 350 0.000512 4096 95 2820 11760 5.77587 6.58829 69.4869 208.882 290.806 290.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1390 6.4e-05 1024 50 960 303616 17.5209 14.3383 360.148 418.951 811.069 811.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1190 0.000256 2048 230 1020 66048 5.82253 7.03437 148.923 209.292 371.146 371.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1850 6.4e-05 512 190 240 289792 11.8518 6.71539 53.2101 209.538 281.468 281.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 2000 0.000256 512 400 300 69120 2.25414 1.70499 14.1314 52.3532 70.5396 70.6277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 580 6.4e-05 1024 135 540 184320 41.8602 13.484 143.866 417.571 616.992 617.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 370 0.000512 2048 82 1500 17408 5.11162 3.468 65.5183 104.647 178.845 178.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1210 3.2e-05 512 80 240 577536 25.1875 13.3489 109.363 418.883 566.968 567.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 600 0.000256 4096 110 3540 57472 11.4848 13.9407 889.711 418.459 1333.67 1333.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1790 6.4e-05 512 200 240 292864 11.7178 6.71248 53.7934 209.543 281.922 282.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 350 0.000512 4096 95 2820 12416 5.77936 6.61504 164.708 209.127 386.302 386.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1390 6.4e-05 1024 50 960 303616 17.51 13.5621 241.909 419.415 692.5 692.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1190 0.000256 2048 230 1020 65792 5.81258 7.06934 102.416 209.308 324.68 324.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1850 6.4e-05 512 190 240 288768 11.8068 6.7113 36.1239 209.081 263.88 264.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 2000 0.000256 512 400 300 69120 2.25322 1.70726 9.57309 52.4392 66.0727 66.1709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 580 6.4e-05 1024 135 540 180224 42.5436 13.6907 95.6394 418.438 571.186 571.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 370 0.000512 2048 82 1500 17408 5.12848 3.47933 44.7614 104.909 158.379 158.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1210 3.2e-05 512 80 240 573440 25.2809 13.3331 73.4087 417.916 530.123 530.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 600 0.000256 4096 110 3540 57344 11.4771 13.9223 611.688 418.493 1055.65 1055.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1790 6.4e-05 512 200 240 290816 11.7304 6.70358 36.2991 209.08 263.971 264.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 350 0.000512 4096 95 2820 12288 5.79635 6.62534 112.698 209.655 334.845 334.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1390 6.4e-05 1024 50 960 302592 17.521 13.5116 200.947 418.857 650.947 651.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1190 0.000256 2048 230 1020 65664 5.79587 7.00429 85.2726 208.806 306.951 307.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1850 6.4e-05 512 190 240 285696 11.8612 6.68672 29.5808 208.444 256.731 256.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 2000 0.000256 512 400 300 68352 2.25619 1.69984 8.21462 52.3134 64.5842 64.6785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 580 6.4e-05 1024 135 540 172032 42.8976 13.3202 76.709 412.628 545.771 545.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 370 0.000512 2048 82 1500 16896 5.06515 3.41424 36.7804 103.708 149.067 149.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1210 3.2e-05 512 80 240 571392 25.1562 13.2802 61.1029 416.608 516.327 516.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 600 0.000256 4096 110 3540 56832 11.4627 13.9082 503.581 417.475 946.503 946.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1790 6.4e-05 512 200 240 288768 11.7396 6.68784 30.2946 208.447 257.324 257.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 350 0.000512 4096 95 2820 12288 5.77638 6.61462 93.9018 209.326 315.692 315.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1390 6.4e-05 1024 50 960 302080 17.4885 13.5048 185.113 418.015 634.233 634.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1190 0.000256 2048 230 1020 65536 5.82512 7.03306 79.7211 209.656 302.307 302.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1850 6.4e-05 512 190 240 286720 11.9135 6.71101 27.8915 209.069 255.742 255.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 2000 0.000256 512 400 300 68608 2.26771 1.70598 7.33402 52.5014 63.9133 64.0076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 580 6.4e-05 1024 135 540 180224 42.5835 13.4941 75.0671 417.99 549.346 549.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 370 0.000512 2048 82 1500 16384 5.03238 3.36458 34.0216 102.456 144.976 145.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1210 3.2e-05 512 80 240 573440 25.2718 13.3266 57.0315 417.806 513.616 513.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 600 0.000256 4096 110 3540 57344 11.4872 13.9352 469.865 418.965 914.325 914.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1790 6.4e-05 512 200 240 290816 11.7428 6.71251 28.36 209.079 256.048 256.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 350 0.000512 4096 95 2820 11776 5.73213 6.54189 82.7957 207.493 302.639 302.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1390 6.4e-05 1024 50 960 302080 17.4902 13.4979 169.327 417.754 618.177 618.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1190 0.000256 2048 230 1020 65280 5.7937 7.01731 71.4465 208.774 293.101 293.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1850 6.4e-05 512 190 240 281600 11.8143 6.6215 24.7916 206.337 249.719 249.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 2000 0.000256 512 400 300 67840 2.24061 1.69165 7.00013 51.8467 62.878 62.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 580 6.4e-05 1024 135 540 163840 44.1013 13.3252 62.3085 412.507 532.454 532.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 370 0.000512 2048 82 1500 16640 5.09475 3.44064 31.2575 103.987 143.878 143.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1210 3.2e-05 512 80 240 573440 25.4166 13.3571 52.3476 419.154 510.458 510.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 600 0.000256 4096 110 3540 56960 11.4463 13.9258 427.615 417.175 870.236 870.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1790 6.4e-05 512 200 240 286720 11.5891 6.62077 25.6848 206.331 250.377 250.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 350 0.000512 4096 95 2820 11520 5.72736 6.55082 74.6189 207.812 294.779 294.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1390 6.4e-05 1024 50 960 303872 17.5124 13.6443 301.648 419.546 752.46 752.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1190 0.000256 2048 230 1024 65984 5.84688 7.04854 216.754 209.787 439.51 439.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1850 6.4e-05 512 190 256 288256 11.9428 6.71574 78.1112 209.753 306.679 306.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 2000 0.000256 512 400 256 69248 2.25686 1.70803 11.45 52.5662 68.0798 68.1781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 580 6.4e-05 1024 135 512 182272 42.3327 13.4883 185.837 417.989 659.861 660.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 370 0.000512 2048 82 1472 17152 5.11795 3.47114 53.9135 104.674 167.274 167.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1210 3.2e-05 512 80 256 577536 25.3591 13.3617 144.641 419.318 602.864 603.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 600 0.000256 4096 110 3520 57344 11.4893 13.9567 770.579 419.483 1215.58 1215.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1790 6.4e-05 512 200 256 291328 11.856 6.71744 78.8002 209.75 307.283 307.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 350 0.000512 4096 95 2816 12480 5.7809 6.61709 143.41 209.529 365.406 365.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1390 6.4e-05 1024 50 960 303616 17.5039 13.5166 194.05 419.372 644.55 644.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1190 0.000256 2048 230 1024 65792 5.84144 7.03078 215.878 209.569 438.393 438.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1850 6.4e-05 512 190 256 287744 11.9933 6.71613 78.8706 209.744 307.483 307.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 2000 0.000256 512 400 256 68864 2.25462 1.70394 16.9881 52.4085 73.4541 73.5472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 580 6.4e-05 1024 135 512 180224 42.695 13.4822 183.987 417.961 658.337 658.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 370 0.000512 2048 82 1472 17152 5.12218 3.46931 37.2948 104.746 150.732 150.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1210 3.2e-05 512 80 256 577536 25.4036 13.3587 135.075 419.279 593.296 593.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 600 0.000256 4096 110 3520 57216 11.4884 13.9428 493.559 418.86 937.922 937.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1790 6.4e-05 512 200 256 290816 11.8764 6.71347 77.3262 209.748 305.822 305.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 350 0.000512 4096 95 2816 12416 5.7856 6.6144 91.906 209.335 313.712 313.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1390 6.4e-05 1024 50 960 303360 17.4734 14.9047 160.481 418.956 611.918 612.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1190 0.000256 2048 230 1024 65856 5.84499 7.03078 215.532 209.563 438.045 438.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1850 6.4e-05 512 190 256 287232 11.9738 6.7136 78.6364 209.286 306.767 306.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 2000 0.000256 512 400 256 69120 2.25571 1.70275 17.0875 52.4851 73.6313 73.7255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 580 6.4e-05 1024 135 512 178176 41.9565 13.3263 182.177 412.249 649.926 650.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 370 0.000512 2048 82 1472 16896 5.09949 3.45651 31.2706 104.422 144.348 144.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1210 3.2e-05 512 80 256 574464 25.4858 13.3445 149.758 418.346 607.116 607.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 600 0.000256 4096 110 3520 57216 11.4592 13.9322 407.407 418.762 851.635 851.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1790 6.4e-05 512 200 256 290304 11.8562 6.71894 76.7047 209.288 304.731 304.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 350 0.000512 4096 95 2816 12288 5.75622 6.6007 75.2636 208.681 296.371 296.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1390 6.4e-05 1024 50 960 303616 17.5065 13.5774 138.666 419.157 589.02 589.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1190 0.000256 2048 230 1024 65536 5.85523 7.04042 213.924 209.179 436.074 436.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1850 6.4e-05 512 190 256 286720 11.9623 6.71264 79.3297 208.958 307.126 307.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 2000 0.000256 512 400 256 68608 2.25597 1.70746 16.8873 52.4146 73.3672 73.4708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 580 6.4e-05 1024 135 512 180224 42.6703 13.4864 182.729 417.756 656.866 657.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 370 0.000512 2048 82 1472 16896 5.15389 3.48182 27.5025 104.844 141.088 141.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1210 3.2e-05 512 80 256 573440 25.4961 13.3283 148.458 417.661 605.134 605.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 600 0.000256 4096 110 3520 57088 11.4648 13.9346 352.395 418.29 796.163 796.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1790 6.4e-05 512 200 256 288768 11.8788 6.70547 78.2201 208.959 305.929 306.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 350 0.000512 4096 95 2816 12288 5.79584 6.63082 65.7203 209.529 287.753 287.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1390 6.4e-05 1024 50 960 303680 17.568 13.541 411.785 419.094 862.099 862.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 0.000256 2048 230 1024 66000 5.85318 7.05318 173.81 209.661 396.451 396.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1850 6.4e-05 512 190 256 288640 11.9353 6.73344 112.215 209.619 340.657 340.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 2000 0.000256 512 400 256 69280 2.26992 1.71581 14.2383 52.5309 70.8537 70.9489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 580 6.4e-05 1024 135 512 181760 42.5905 13.5251 179.044 419.14 654.512 654.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 370 0.000512 2048 82 1472 17120 5.12902 3.47136 72.8215 104.537 186.063 186.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1210 3.2e-05 512 80 256 577280 25.2328 13.3897 125.693 419.029 583.53 583.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 600 0.000256 4096 110 3520 57360 11.5405 13.997 1033.68 419.177 1478.47 1478.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1790 6.4e-05 512 200 256 291200 11.8305 6.7329 62.4353 209.613 290.77 290.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 350 0.000512 4096 95 2816 12480 5.79302 6.60762 191.865 209.344 413.681 413.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1390 6.4e-05 1024 50 960 303680 17.5279 13.525 252.067 419.444 702.674 702.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1190 0.000256 2048 230 1024 65760 5.82976 7.03008 106.076 209.477 328.487 328.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1850 6.4e-05 512 190 256 288000 11.9398 6.72563 109.416 209.785 338.026 338.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 2000 0.000256 512 400 256 68800 2.25642 1.70419 10.6241 52.3907 67.0752 67.1744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 580 6.4e-05 1024 135 512 179200 42.9627 13.6988 133.336 419.416 609.634 609.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 370 0.000512 2048 82 1472 16960 5.09139 3.44714 44.3953 104.285 157.322 157.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1210 3.2e-05 512 80 256 576000 25.3024 13.3783 181.342 419.355 639.568 639.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 600 0.000256 4096 110 3520 57120 11.4831 13.9565 630.267 418.833 1074.62 1074.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1790 6.4e-05 512 200 256 290560 11.8214 6.72154 40.2237 209.781 268.702 268.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 350 0.000512 4096 95 2816 12320 5.76512 6.60685 116.009 209.273 337.729 337.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1390 6.4e-05 1024 50 960 303360 17.5596 13.5374 206.691 418.782 656.682 656.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1190 0.000256 2048 230 1024 65760 5.85318 7.08166 306.941 209.745 529.692 529.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1850 6.4e-05 512 190 256 286080 11.9536 6.71949 104.15 208.812 331.792 331.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 2000 0.000256 512 400 256 68640 2.26714 1.70762 8.99651 52.3694 65.442 65.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 580 6.4e-05 1024 135 512 176640 42.3239 13.6348 113.229 412.32 581.721 581.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 370 0.000512 2048 82 1472 16800 5.15907 3.47955 37.0578 104.756 150.555 150.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1210 3.2e-05 512 80 256 572160 25.4184 13.3509 177.128 417.368 633.451 633.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 600 0.000256 4096 110 3520 57120 11.5532 13.9756 521.959 419.183 966.748 966.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1790 6.4e-05 512 200 256 289920 11.7949 6.72166 105.362 208.809 332.846 332.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 350 0.000512 4096 95 2816 12240 5.79642 6.61094 95.9011 209.347 317.728 317.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1390 6.4e-05 1024 50 960 303360 17.4981 13.5926 177.554 419.591 628.345 628.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1190 0.000256 2048 230 1024 65600 5.81456 7.0144 283.34 209.398 505.646 505.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1850 6.4e-05 512 190 256 286720 11.9886 6.71642 103.483 209.862 332.208 332.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 2000 0.000256 512 400 256 68480 2.24733 1.6937 8.40794 52.2226 64.6684 64.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 580 6.4e-05 1024 135 512 174080 42.6295 13.544 230.851 412.697 699.932 700.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 370 0.000512 2048 82 1472 16640 5.05875 3.40957 31.7386 103.655 143.963 144.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1210 3.2e-05 512 80 256 573440 25.4058 13.36 167.456 419.46 625.872 626.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 600 0.000256 4096 110 3520 56960 11.4644 13.9347 446.759 418.445 890.674 890.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1790 6.4e-05 512 200 256 289280 11.871 6.71354 102.798 209.86 331.403 331.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 350 0.000512 4096 95 2816 12160 5.75798 6.59251 82.5608 208.862 303.843 303.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1390 6.4e-05 1024 50 960 303200 17.5539 13.5323 162.238 419.135 612.565 612.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1190 0.000256 2048 230 1024 65200 5.82246 7.02016 303.706 208.995 525.616 525.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1850 6.4e-05 512 190 256 284800 11.9718 6.70778 112.981 208.555 340.38 340.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 2000 0.000256 512 400 256 68800 2.26051 1.70643 25.2783 52.3485 81.6941 81.7826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 580 6.4e-05 1024 135 512 166400 43.9597 13.3555 241.484 412.707 711.773 712.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 370 0.000512 2048 82 1472 16000 5.12342 3.41926 31.8343 103.814 144.292 144.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1210 3.2e-05 512 80 256 569600 25.4191 13.3243 208.236 416.825 664.021 664.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 600 0.000256 4096 110 3520 56800 11.5233 13.9531 406.175 417.715 849.462 849.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1790 6.4e-05 512 200 256 288000 11.8546 6.71142 109.478 208.563 336.791 336.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 350 0.000512 4096 95 2816 12000 5.80835 6.61251 73.4196 209.477 295.402 295.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1390 6.4e-05 1024 50 960 303744 17.5868 13.5723 381.61 419.067 832.031 832.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 0.000256 2048 230 1024 65952 5.85344 7.07155 159.41 209.543 381.997 382.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1850 6.4e-05 512 190 256 288000 11.964 6.7544 57.3805 209.263 285.609 285.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 2000 0.000256 512 400 256 69120 2.29322 1.72083 13.1427 52.4898 69.7858 69.9515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 580 6.4e-05 1024 135 512 181248 42.2588 13.4943 139.526 416.252 611.899 612.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 370 0.000512 2048 82 1472 17280 5.15946 3.4977 67.7852 104.82 181.422 181.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1210 3.2e-05 512 80 256 576000 25.3093 13.4021 116.037 428.808 583.868 584.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 600 0.000256 4096 110 3520 57312 11.5439 13.9984 948.807 418.929 1393.41 1393.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1790 6.4e-05 512 200 256 291072 11.8412 6.75021 57.5976 239.85 316.275 316.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 350 0.000512 4096 95 2816 12480 5.80989 6.64781 176.463 209.432 398.478 398.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1390 6.4e-05 1024 50 960 303360 17.4961 14.1587 238.107 423.433 693.311 693.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 0.000256 2048 230 1024 65856 5.82022 7.07341 100.086 211.69 324.753 324.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1850 6.4e-05 512 190 256 287232 11.9128 6.71539 37.9866 211.525 268.304 268.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 2000 0.000256 512 400 256 69120 2.26099 1.70544 8.80845 53.0424 65.9193 66.0121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 580 6.4e-05 1024 135 512 178176 41.8657 13.4124 86.9083 416.639 559.054 559.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 370 0.000512 2048 82 1472 16896 5.10592 3.4601 42.1241 105.565 156.363 156.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1210 3.2e-05 512 80 256 574464 25.2866 13.3508 76.893 422.815 538.55 538.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 600 0.000256 4096 110 3520 57216 11.4669 13.9426 593.903 422.888 1042.29 1042.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1790 6.4e-05 512 200 256 290304 11.791 6.7113 38.3514 211.333 268.343 268.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 350 0.000512 4096 95 2816 12288 5.75466 6.59309 109.306 210.722 332.46 332.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1390 6.4e-05 1024 50 960 303552 17.5137 13.5253 194.096 419.019 644.272 644.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 0.000256 2048 230 1024 65664 5.8176 7.07078 82.4755 209.062 304.5 304.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1850 6.4e-05 512 190 256 285696 11.9434 6.71334 30.8223 208.797 258.439 258.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 2000 0.000256 512 400 256 68544 2.26179 1.70704 6.95466 52.381 63.4048 63.5097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 580 6.4e-05 1024 135 512 175104 41.8004 13.4309 70.0396 408.181 533.667 533.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 370 0.000512 2048 82 1472 16704 5.09606 3.4431 34.5529 104.032 147.224 147.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1210 3.2e-05 512 80 256 571392 25.3515 13.3399 61.9428 417.343 518.168 518.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 600 0.000256 4096 110 3520 57024 11.4813 13.936 490 417.982 933.478 933.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1790 6.4e-05 512 200 256 290304 11.7473 6.71101 30.9035 208.804 258.326 258.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 350 0.000512 4096 95 2816 12384 5.78051 6.61168 90.8154 209.451 312.732 312.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1390 6.4e-05 1024 50 960 302592 17.5175 13.6847 172.484 418.564 622.358 622.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1190 0.000256 2048 230 1024 65280 5.80099 7.0016 72.4847 208.776 294.134 294.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1850 6.4e-05 512 190 256 285696 11.8811 6.68672 91.0013 208.309 318.034 318.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 2000 0.000256 512 400 256 68352 2.25856 1.70189 7.66589 52.2811 64.0042 64.1006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 580 6.4e-05 1024 135 512 172032 42.9043 13.3222 96.963 412.355 565.76 565.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 370 0.000512 2048 82 1472 16128 5.09747 3.41574 29.6669 103.645 141.924 142.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1210 3.2e-05 512 80 256 571392 25.3061 13.2867 148.358 416.334 603.468 603.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 600 0.000256 4096 110 3520 56832 11.4645 13.9158 434.406 417.208 877.069 877.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1790 6.4e-05 512 200 256 288768 11.7556 6.68685 27.4626 208.309 254.369 254.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 350 0.000512 4096 95 2816 12288 5.77952 6.61693 82.3025 209.188 303.958 304.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1390 6.4e-05 1024 50 960 303360 17.5042 13.5684 152.031 419.174 602.392 602.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1190 0.000256 2048 230 1024 65280 5.83882 7.03869 262.862 209.457 485.272 485.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1850 6.4e-05 512 190 256 284160 12.004 6.71539 93.7204 209.007 321.609 321.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 2000 0.000256 512 400 256 68160 2.27075 1.7081 7.08659 52.4838 63.6495 63.7459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 580 6.4e-05 1024 135 512 168960 43.4403 13.3314 90.221 412.713 559.932 560.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 370 0.000512 2048 82 1472 16320 5.10218 3.41821 26.0809 103.847 138.55 138.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1210 3.2e-05 512 80 256 568320 25.5957 13.3356 154.575 417.762 611.466 611.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 600 0.000256 4096 110 3520 56640 11.484 13.951 380.633 418.787 824.932 825.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1790 6.4e-05 512 200 256 288000 11.8732 6.71539 94.038 209.185 321.968 322.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 350 0.000512 4096 95 2816 11520 5.72419 6.52592 66.865 207.533 286.72 286.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1390 6.4e-05 1024 50 960 303520 17.5806 13.5334 355.527 418.873 805.627 805.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 0.000256 2048 230 1024 65968 5.84909 7.08608 150.348 209.58 372.939 373.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1850 6.4e-05 512 190 256 287616 11.9412 6.73462 55.4904 209.21 283.54 283.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 2000 0.000256 512 400 256 68992 2.26678 1.70886 12.7973 52.4375 69.314 69.4075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 580 6.4e-05 1024 135 512 182784 42.3815 13.5229 131.091 418.256 605.47 605.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 370 0.000512 2048 82 1472 17248 5.1575 3.47341 64.3061 105.107 178.145 178.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1210 3.2e-05 512 80 256 577024 25.2272 13.3742 112.594 418.205 569.587 569.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 600 0.000256 4096 110 3520 57344 11.5404 13.9756 899.741 419.033 1344.37 1344.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1790 6.4e-05 512 200 256 290304 11.8329 6.73155 55.9973 209.203 283.921 284.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 350 0.000512 4096 95 2816 12432 5.81005 6.61798 166.878 209.438 388.818 388.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1390 6.4e-05 1024 50 960 303296 17.5055 13.5741 224.35 419.033 674.573 674.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 0.000256 2048 230 1024 65856 5.82934 7.03258 96.1979 209.474 318.61 318.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1850 6.4e-05 512 190 256 286720 11.9505 6.72768 36.108 209.278 264.223 264.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 2000 0.000256 512 400 256 68992 2.26432 1.70781 8.44883 52.4817 65.0039 65.1021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 580 6.4e-05 1024 135 512 179200 41.9762 13.3625 83.0597 413.604 552.217 552.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 370 0.000512 2048 82 1472 16576 5.08576 3.41258 39.3784 103.771 151.748 151.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1210 3.2e-05 512 80 256 577024 25.1854 13.3673 73.1346 418.325 530.2 530.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 600 0.000256 4096 110 3520 57120 11.5016 13.9556 569.245 418.812 1013.59 1013.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1790 6.4e-05 512 200 256 290304 11.8244 6.72154 36.6755 209.279 264.652 264.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 350 0.000512 4096 95 2816 12096 5.75898 6.56794 102.469 208.625 323.496 323.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1390 6.4e-05 1024 50 960 303072 17.5704 13.5601 190.306 418.513 640.057 640.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 0.000256 2048 230 1024 65856 5.85866 7.05152 82.1053 209.626 304.716 304.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1850 6.4e-05 512 190 256 287616 11.9609 6.72858 30.6889 209.317 258.852 258.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 2000 0.000256 512 400 256 68544 2.27811 1.70957 6.7929 52.5205 63.4012 63.4954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 580 6.4e-05 1024 135 512 182784 42.4049 13.5476 71.3742 418.479 546.026 546.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 370 0.000512 2048 82 1472 16128 5.10141 3.40579 32.5135 103.319 144.444 144.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1210 3.2e-05 512 80 256 575232 25.332 13.3755 61.7786 418.355 519.026 519.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 600 0.000256 4096 110 3520 57120 11.5524 13.9879 481.692 419.113 926.423 926.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1790 6.4e-05 512 200 256 290304 11.847 6.73238 30.8249 209.319 258.881 259.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 350 0.000512 4096 95 2816 12096 5.76854 6.55155 87.0887 208.28 307.761 307.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1390 6.4e-05 1024 50 960 302848 17.4957 13.5148 167.185 418.895 617.201 617.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 0.000256 2048 230 1024 65408 5.79382 7.0224 71.5138 208.834 293.237 293.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1850 6.4e-05 512 190 256 286720 11.9358 6.71744 26.9365 209.508 255.257 255.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 2000 0.000256 512 400 256 68096 2.2417 1.69328 6.19312 51.9956 62.2263 62.3082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 580 6.4e-05 1024 135 512 172032 41.5639 13.2296 60.3565 404.44 519.805 519.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 370 0.000512 2048 82 1472 16128 5.11872 3.44461 29.614 104.147 142.423 142.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1210 3.2e-05 512 80 256 573440 25.3448 13.3448 54.3098 418.709 511.889 512.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 600 0.000256 4096 110 3520 56448 11.4606 13.9045 418.026 417.317 860.783 860.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1790 6.4e-05 512 200 256 290304 11.7991 6.71539 27.5004 209.505 255.677 255.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 350 0.000512 4096 95 2816 11648 5.74262 6.55267 72.6631 208.131 293.162 293.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1390 6.4e-05 1024 50 960 302400 17.5592 13.5384 147.87 418.058 597.133 597.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 0.000256 2048 230 1024 65520 5.84518 7.04813 65.3586 209.697 288.028 288.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1850 6.4e-05 512 190 256 282240 11.9683 6.67203 23.7892 207.591 250.175 250.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 2000 0.000256 512 400 256 68320 2.2569 1.69856 5.5775 52.1441 61.7801 61.8762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 580 6.4e-05 1024 135 512 161280 44.0706 13.2953 64.595 409.037 531.215 531.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 370 0.000512 2048 82 1472 15680 5.10829 3.38534 25.378 103.145 137.119 137.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1210 3.2e-05 512 80 256 564480 25.4322 13.2379 48.071 414.837 501.77 501.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 600 0.000256 4096 110 3520 57120 11.5446 13.974 374.801 419.115 819.513 819.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1790 6.4e-05 512 200 256 286720 11.7867 6.66547 24.3742 207.59 250.574 250.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 350 0.000512 4096 95 2816 11760 5.78067 6.5952 66.2836 208.88 287.608 287.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1390 6.4e-05 1024 50 960 303616 17.5181 14.7128 351.529 419.013 802.884 802.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 0.000256 2048 230 1024 65792 5.8208 7.03974 148.757 209.327 371.018 371.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1850 6.4e-05 512 190 256 287744 11.9396 6.71539 55.7735 209.571 284.158 284.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 2000 0.000256 512 400 256 68864 2.25501 1.70381 12.6124 52.366 69.0359 69.1345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 580 6.4e-05 1024 135 512 180224 42.541 13.4822 129.803 417.627 603.666 603.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 370 0.000512 2048 82 1472 17152 5.12502 3.46682 62.3876 104.664 175.75 175.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1210 3.2e-05 512 80 256 577536 25.1787 13.3612 112.962 418.942 570.625 570.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 600 0.000256 4096 110 3520 57216 11.4662 13.9492 881.957 418.53 1325.98 1326.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1790 6.4e-05 512 200 256 290816 11.81 6.71763 56.2544 209.572 284.512 284.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 350 0.000512 4096 95 2816 12416 5.77526 6.61197 163.905 209.162 385.526 385.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1390 6.4e-05 1024 50 960 303616 17.505 13.5183 233.985 419.167 684.294 684.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 0.000256 2048 230 1024 65536 5.81862 7.02138 101.134 209.188 323.239 323.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1850 6.4e-05 512 190 256 286720 11.8981 6.70848 37.3831 208.958 265.108 265.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 2000 0.000256 512 400 256 68608 2.25875 1.70554 8.44819 52.4145 64.9278 65.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 580 6.4e-05 1024 135 512 180224 42.5564 13.4859 87.4368 417.766 561.46 561.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 370 0.000512 2048 82 1472 16896 5.14781 3.48525 42.053 104.847 155.632 155.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1210 3.2e-05 512 80 256 573440 25.2807 13.3288 75.4273 417.67 531.894 532.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 600 0.000256 4096 110 3520 57088 11.4669 13.9264 596.779 418.24 1040.49 1040.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1790 6.4e-05 512 200 256 288768 11.816 6.70723 37.7776 208.96 265.424 265.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 350 0.000512 4096 95 2816 12288 5.79168 6.62515 110.311 209.531 332.331 332.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1390 6.4e-05 1024 50 960 302592 17.5147 13.8484 192.823 418.9 643.196 643.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 0.000256 2048 230 1024 65280 5.79174 7.00326 83.6117 208.846 305.326 305.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1850 6.4e-05 512 190 256 285696 11.8799 6.68877 30.8064 208.489 258.02 258.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 2000 0.000256 512 400 256 68352 2.25811 1.70189 7.1153 52.3229 63.4996 63.5936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 580 6.4e-05 1024 135 512 172032 42.8863 13.3223 69.4474 412.697 538.566 538.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 370 0.000512 2048 82 1472 16128 5.09235 3.41197 33.6268 103.729 145.962 146.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1210 3.2e-05 512 80 256 571392 25.1588 13.2811 62.177 416.675 517.476 517.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 600 0.000256 4096 110 3520 56832 11.4588 13.9204 491.641 417.543 934.638 934.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1790 6.4e-05 512 200 256 288768 11.7516 6.68672 31.5466 208.498 258.634 258.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 350 0.000512 4096 95 2816 12288 5.76922 6.61677 91.6854 209.361 313.505 313.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1390 6.4e-05 1024 50 960 302080 17.4996 13.5025 177.128 418.305 626.543 626.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 0.000256 2048 230 1024 65536 5.82451 7.09907 78.0538 209.81 300.86 300.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1850 6.4e-05 512 190 256 286720 11.9094 6.7081 28.9026 209.213 256.887 257.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 2000 0.000256 512 400 256 68608 2.2696 1.70701 6.4087 52.5389 63.0232 63.1226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 580 6.4e-05 1024 135 512 180224 42.5809 13.4861 67.2731 418.287 541.838 542.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 370 0.000512 2048 82 1472 15360 5.08134 3.35773 30.6125 102.526 141.679 141.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1210 3.2e-05 512 80 256 573440 25.2948 13.3243 57.791 418.17 514.762 514.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 600 0.000256 4096 110 3520 56832 11.4964 13.9451 451.11 419.264 895.891 895.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1790 6.4e-05 512 200 256 286720 11.9126 6.70749 29.1135 209.218 257.105 257.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 350 0.000512 4096 95 2816 11776 5.73302 6.53587 80.8574 207.639 300.839 300.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1390 6.4e-05 1024 50 960 302080 17.4805 13.5019 162.907 417.635 611.632 611.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 0.000256 2048 230 1024 65280 5.79782 7.00211 70.7031 208.734 292.31 292.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1850 6.4e-05 512 190 256 281600 11.7988 6.62118 25.8671 206.376 250.817 250.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 2000 0.000256 512 400 256 67840 2.24214 1.68765 6.36387 51.8455 62.2381 62.3366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 580 6.4e-05 1024 135 512 163840 44.0838 13.4125 56.9425 412.467 527.121 527.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 370 0.000512 2048 82 1472 16640 5.09123 3.43475 30.1984 104.083 142.906 143.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1210 3.2e-05 512 80 256 573440 25.4011 13.3632 53.6427 419.108 511.701 511.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 600 0.000256 4096 110 3520 56320 11.4565 13.9108 415.738 417.13 858.31 858.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1790 6.4e-05 512 200 256 281600 11.8109 6.62096 26.2287 206.307 251.124 251.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 350 0.000512 4096 95 2816 11520 5.7385 6.5495 72.8433 207.782 292.989 293.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1390 6.4e-05 1024 50 960 302592 17.5321 13.5107 153.831 418.938 603.93 604.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 0.000256 2048 230 1024 65280 5.82026 7.04307 66.9696 209.201 289.105 289.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1850 6.4e-05 512 190 256 282624 11.764 6.62118 24.9815 206.405 249.924 250.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 2000 0.000256 512 400 256 67584 2.24534 1.6896 6.0384 51.9004 61.9692 62.0642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 580 6.4e-05 1024 135 512 147456 43.7335 13.1615 50.1861 396.189 503.492 503.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 370 0.000512 2048 82 1472 15360 5.15517 3.44762 26.7853 104.27 139.757 139.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1210 3.2e-05 512 80 256 565248 24.9518 13.1324 49.8507 412.393 500.508 500.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 600 0.000256 4096 110 3520 56832 11.4815 13.9382 394.471 418.275 838.241 838.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1790 6.4e-05 512 200 256 282624 11.7567 6.62333 25.2831 206.403 250.222 250.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 350 0.000512 4096 95 2816 11520 5.75085 6.56048 70.2978 208.179 290.864 290.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1390 6.4e-05 1024 50 1024 303168 17.5432 13.5352 327.978 419.566 778.732 778.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1190 0.000256 2048 230 1024 64928 5.85238 7.03693 222.216 209.767 444.942 445.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1850 6.4e-05 512 190 256 282368 12.2359 6.71616 82.0206 209.776 310.904 311.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 2000 0.000256 512 400 256 69312 2.26102 1.7079 17.1967 52.5614 73.8256 73.9205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 580 6.4e-05 1024 135 512 142336 48.158 13.5489 161.996 419.378 643.301 643.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 370 0.000512 2048 82 1536 15104 5.24288 3.48506 81.3068 104.988 195.124 195.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1210 3.2e-05 512 80 256 563200 26.2305 13.3693 169.363 419.353 628.5 628.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 600 0.000256 4096 110 3584 56576 11.5508 13.9508 1340.73 419.392 1785.7 1785.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1790 6.4e-05 512 200 256 285952 12.0724 6.72598 80.4081 209.859 309.221 309.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 350 0.000512 4096 95 2816 11840 5.81018 6.6167 245.691 209.812 468.003 468.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1390 6.4e-05 1024 50 1024 303104 17.5159 13.7861 368.91 419.138 819.461 819.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1190 0.000256 2048 230 1024 64896 5.84499 7.06451 235.376 209.575 457.93 458.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1850 6.4e-05 512 190 256 282112 12.2043 6.7207 80.3323 209.555 308.962 309.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 2000 0.000256 512 400 256 69248 2.25818 1.70678 12.5004 52.5168 69.0823 69.1777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 580 6.4e-05 1024 135 512 141312 48.0213 13.4866 162.419 417.571 641.71 641.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 370 0.000512 2048 82 1536 14976 5.19514 3.46931 55.6004 104.575 168.938 169.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1210 3.2e-05 512 80 256 563200 26.14 13.3589 148.671 418.909 607.263 607.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 600 0.000256 4096 110 3584 56576 11.4811 13.9485 863.908 419.013 1308.42 1308.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1790 6.4e-05 512 200 256 285696 12.042 6.716 80.6627 209.553 309.129 309.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 350 0.000512 4096 95 2816 11776 5.77782 6.62058 152.369 209.335 374.177 374.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1390 6.4e-05 1024 50 1024 302848 17.5328 13.514 238.207 419.459 688.827 688.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1190 0.000256 2048 230 1024 64768 5.83162 7.0656 233.922 209.546 456.442 456.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1850 6.4e-05 512 190 256 281600 12.2409 6.71584 79.0708 209.803 307.991 308.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 2000 0.000256 512 400 256 68864 2.25318 1.70038 17.6358 52.4176 74.1057 74.2006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 580 6.4e-05 1024 135 512 139264 48.4495 13.5297 157.172 418.068 637.44 637.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 370 0.000512 2048 82 1536 14848 5.20794 3.46298 35.724 104.777 149.27 149.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1210 3.2e-05 512 80 256 563200 26.1706 13.3588 138.537 419.381 597.633 597.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 600 0.000256 4096 110 3584 56448 11.4773 13.9387 560.243 418.95 1004.69 1004.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1790 6.4e-05 512 200 256 285696 12.0645 6.71539 79.4742 209.796 308.21 308.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 350 0.000512 4096 95 2816 11648 5.77754 6.6167 97.2901 209.386 319.143 319.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1390 6.4e-05 1024 50 1024 302592 17.5016 13.5291 192.77 419.406 643.313 643.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1190 0.000256 2048 230 1024 64704 5.83139 7.02867 233.908 209.639 456.486 456.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1850 6.4e-05 512 190 256 281088 12.2161 6.70998 80.3555 209.475 308.919 309.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 2000 0.000256 512 400 256 69120 2.25622 1.70656 17.7656 52.5297 74.3591 74.4521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 580 6.4e-05 1024 135 512 135168 48.0828 13.3161 154.916 412.725 629.26 629.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 370 0.000512 2048 82 1536 14592 5.19494 3.4575 31.6198 104.514 144.89 144.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1210 3.2e-05 512 80 256 562176 26.1439 13.3431 135.577 418.725 593.973 594.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 600 0.000256 4096 110 3584 56448 11.4647 13.9344 456.59 419.147 901.21 901.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1790 6.4e-05 512 200 256 284160 12.0754 6.71334 78.4825 209.472 306.907 307.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 350 0.000512 4096 95 2816 11520 5.76278 6.59267 79.4693 209.166 301.064 301.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1390 6.4e-05 1024 50 1024 302592 17.5306 13.9404 172.663 419.099 623.34 623.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1190 0.000256 2048 230 1024 64512 5.84077 7.01664 233.096 209.239 455.266 455.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1850 6.4e-05 512 190 256 280576 12.2051 6.70861 80.2736 208.923 308.273 308.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 2000 0.000256 512 400 256 68608 2.26045 1.70285 17.5082 52.4179 73.9882 74.0803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 580 6.4e-05 1024 135 512 139264 48.4634 13.484 158.557 417.7 638.422 638.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 370 0.000512 2048 82 1536 14848 5.21978 3.48365 29.5637 104.83 143.198 143.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1210 3.2e-05 512 80 256 561152 26.1513 13.3365 134.244 417.602 591.521 591.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 600 0.000256 4096 110 3584 56320 11.4769 13.9309 408.59 418.173 852.239 852.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1790 6.4e-05 512 200 256 284672 12.0277 6.70515 78.261 208.932 306.082 306.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 350 0.000512 4096 95 2816 11520 5.79645 6.62224 72.534 209.499 294.523 294.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1390 6.4e-05 1024 50 1024 302720 17.5096 13.511 158.167 419.59 608.889 608.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1190 0.000256 2048 230 1024 64320 5.81702 7.02531 232.075 209.29 454.281 454.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1850 6.4e-05 512 190 256 281600 12.2322 6.712 80.5004 209.862 309.465 309.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 2000 0.000256 512 400 256 68480 2.24944 1.69562 17.627 52.2284 73.897 73.9802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 580 6.4e-05 1024 135 512 133120 48.5684 13.3181 153.229 412.7 628.027 628.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 370 0.000512 2048 82 1536 14080 5.16368 3.41216 26.2493 103.653 138.578 138.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1210 3.2e-05 512 80 256 563200 26.1381 13.353 152.703 419.502 611.883 612.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 600 0.000256 4096 110 3584 56000 11.4606 13.9305 374.051 418.446 817.959 818.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1790 6.4e-05 512 200 256 284160 12.1262 6.71334 78.4482 209.856 307.303 307.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 350 0.000512 4096 95 2816 11520 5.75478 6.59456 66.6178 208.861 287.899 287.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1390 6.4e-05 1024 50 1024 301824 17.528 13.5153 145.78 418.531 595.462 595.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1190 0.000256 2048 230 1024 64128 5.81837 7.01184 231.531 208.655 453.092 453.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1850 6.4e-05 512 190 256 279552 12.1698 6.68861 79.56 208.303 306.882 307.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 2000 0.000256 512 400 256 68352 2.25338 1.7041 17.4908 52.2873 73.8371 73.9328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 580 6.4e-05 1024 135 512 135168 48.1604 13.3187 154.566 412.329 628.591 628.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 370 0.000512 2048 82 1536 13824 5.18525 3.42102 24.6114 103.638 136.957 137.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1210 3.2e-05 512 80 256 559104 26.0449 13.2789 150.596 416.304 606.411 606.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 600 0.000256 4096 110 3584 56064 11.4551 13.9121 344.851 417.173 787.465 787.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1790 6.4e-05 512 200 256 282624 12.0445 6.68877 77.6918 208.299 304.88 305.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 350 0.000512 4096 95 2816 11520 5.77818 6.61786 60.6223 209.171 282.26 282.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1390 6.4e-05 1024 50 1024 301952 17.5276 13.5107 137.642 418.587 587.378 587.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1190 0.000256 2048 230 1024 64064 5.80192 7.0185 232.341 208.581 453.812 453.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1850 6.4e-05 512 190 256 279552 12.2963 6.71715 79.3731 209.361 307.905 308.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 2000 0.000256 512 400 256 68096 2.23798 1.69226 17.5153 51.9671 73.512 73.6011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 580 6.4e-05 1024 135 512 129024 47.8431 13.2383 148.374 404.142 613.812 613.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 370 0.000512 2048 82 1536 14336 5.18874 3.44662 23.8592 104.071 136.663 136.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1210 3.2e-05 512 80 256 559104 26.3292 13.3508 150.773 418.398 609.035 609.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 600 0.000256 4096 110 3584 56000 11.4505 13.9124 324.822 417.016 767.277 767.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1790 6.4e-05 512 200 256 283136 12.1346 6.71526 77.6466 209.998 306.653 306.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 350 0.000512 4096 95 2816 11200 5.74346 6.55974 55.7932 207.976 276.144 276.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1390 6.4e-05 1024 50 1024 301056 17.513 13.5073 130.389 418.297 579.819 579.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1190 0.000256 2048 230 1024 64512 5.84659 7.02874 232.666 209.695 455.314 455.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1850 6.4e-05 512 190 256 278528 12.2908 6.89085 80.6436 209.212 309.194 309.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 2000 0.000256 512 400 256 68608 2.26102 1.7033 17.515 52.5414 74.1202 74.2113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 580 6.4e-05 1024 135 512 131072 49.687 13.4881 149.484 418.271 631.146 631.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 370 0.000512 2048 82 1536 13312 5.1497 3.356 22.1193 102.525 133.245 133.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1210 3.2e-05 512 80 256 557056 26.3847 13.3243 148.577 418.089 606.557 606.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 600 0.000256 4096 110 3584 56320 11.4883 13.9346 310.049 419.262 754.81 754.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1790 6.4e-05 512 200 256 282624 12.126 6.70717 79.8615 209.211 308.06 308.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 350 0.000512 4096 95 2816 10752 5.73645 6.53635 51.2307 207.637 271.216 271.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1390 6.4e-05 1024 50 960 302848 17.4958 13.5116 129.542 418.945 579.607 579.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1190 0.000256 2048 230 1020 65408 5.82077 7.00211 220.76 208.75 442.41 442.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1850 6.4e-05 512 190 240 286720 12.0083 6.7113 76.501 209.542 304.922 305.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 2000 0.000256 512 400 300 68096 2.2369 1.69526 19.28 52.0088 75.3237 75.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 580 6.4e-05 1024 135 540 172032 41.7024 13.2342 197.368 404.496 657.022 657.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 370 0.000512 2048 82 1500 17024 5.10826 3.44813 91.1361 104.161 203.961 204.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1210 3.2e-05 512 80 240 573440 25.5302 13.3386 161.017 418.761 618.837 618.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 600 0.000256 4096 110 3540 56896 11.4448 13.908 298.189 417.374 740.99 741.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1790 6.4e-05 512 200 240 290304 11.8559 6.71949 77.09 209.538 305.366 305.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 350 0.000512 4096 95 2820 11648 5.75981 6.55565 235.219 208.152 455.76 455.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1390 6.4e-05 1024 50 960 302848 17.4914 13.5805 125.299 418.589 575.07 575.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1190 0.000256 2048 230 1024 65408 5.82797 7.00019 214.52 208.583 436.005 436.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1850 6.4e-05 512 190 256 286720 12.0092 6.71389 79.3715 209.362 307.617 307.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 2000 0.000256 512 400 256 68096 2.24342 1.69229 16.855 51.9619 72.8522 72.9397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 580 6.4e-05 1024 135 512 172032 41.7092 13.228 176.335 404.147 635.635 635.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 370 0.000512 2048 82 1472 16128 5.15053 3.44563 82.4317 104.07 195.204 195.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1210 3.2e-05 512 80 256 573440 25.5521 13.3489 162.983 418.408 620.473 620.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 600 0.000256 4096 110 3520 56448 11.4442 13.91 289.371 417.037 731.835 731.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1790 6.4e-05 512 200 256 290304 11.8545 6.71674 79.8509 209.364 307.948 308.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 350 0.000512 4096 95 2816 11648 5.75414 6.55398 231.679 207.982 452.042 452.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1390 6.4e-05 1024 50 950 302400 17.5577 13.5339 126.258 418.129 575.588 575.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1190 0.000256 2048 230 1000 66640 5.88083 7.06336 221.749 209.656 444.425 444.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1850 6.4e-05 512 190 200 286720 11.8233 6.66637 64.2419 207.629 290.516 290.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 2000 0.000256 512 400 250 69440 2.24666 1.70026 16.7405 52.1559 72.9431 73.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 580 6.4e-05 1024 135 500 179200 41.5226 13.3452 193.21 409.09 657.384 657.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 370 0.000512 2048 82 1450 16800 5.08435 3.3856 89.4643 103.031 201.073 201.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1210 3.2e-05 512 80 250 564480 25.6254 13.2464 162.627 414.895 616.58 616.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 600 0.000256 4096 110 3550 56560 11.5446 13.9756 299.824 419.189 744.606 744.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1790 6.4e-05 512 200 250 282240 12.0087 6.67482 77.7512 207.623 304.222 304.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 350 0.000512 4096 95 2800 11760 5.78509 6.60016 241.999 208.916 463.374 463.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1390 6.4e-05 1024 50 960 302400 17.571 13.5376 125.563 418.417 575.195 575.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1190 0.000256 2048 230 1008 65520 5.87571 7.04954 226.381 209.804 449.187 449.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1850 6.4e-05 512 190 240 286720 11.8236 6.66832 73.2997 207.78 299.731 299.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 2000 0.000256 512 400 288 69440 2.2423 1.69962 18.6742 52.1949 74.9083 75.0015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 580 6.4e-05 1024 135 528 179200 41.5032 13.4337 200.151 409.379 664.699 664.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 370 0.000512 2048 82 1488 16800 5.08275 3.38848 92.5183 103.109 204.204 204.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1210 3.2e-05 512 80 240 564480 25.6094 13.2414 156.855 415.188 611.082 611.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 600 0.000256 4096 110 3552 57120 11.5463 13.971 300.341 419.482 745.418 745.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1790 6.4e-05 512 200 240 282240 12.0034 6.67136 76.6686 207.771 303.281 303.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 350 0.000512 4096 95 2832 11760 5.79085 6.6007 239.671 209.058 461.193 461.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1390 6.4e-05 1024 50 928 304128 17.5084 13.5294 137.533 419.082 587.764 587.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1190 0.000256 2048 230 992 66560 5.84349 7.0329 213.317 209.138 435.411 435.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1850 6.4e-05 512 190 224 290816 11.7976 6.71082 68.4045 208.995 296.07 296.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 2000 0.000256 512 400 256 70656 2.23885 1.70586 16.5935 52.4043 73.0401 73.1368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 580 6.4e-05 1024 135 512 188416 41.4449 13.4912 197.598 417.692 670.455 670.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 370 0.000512 2048 82 1472 17920 5.14038 3.48192 93.9742 104.824 207.527 207.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1210 3.2e-05 512 80 224 581632 24.9968 13.3286 147.562 417.593 603.666 603.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 600 0.000256 4096 110 3520 57344 11.5492 13.9325 1329.72 418.15 1773.43 1773.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1790 6.4e-05 512 200 256 290816 11.8057 6.70925 78.1932 208.926 305.792 305.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 350 0.000512 4096 95 2816 12288 5.82259 6.62614 246.088 209.49 468.102 468.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1390 6.4e-05 1024 50 928 301440 17.4964 13.5004 208.556 418.219 657.885 657.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1190 0.000256 2048 230 992 65280 5.76512 7.02874 306.159 207.523 526.552 526.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1850 6.4e-05 512 190 224 284160 11.7028 6.62931 92.4056 206.589 317.484 317.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 2000 0.000256 512 400 256 69120 2.22333 1.69341 23.1677 51.9963 79.1808 79.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 580 6.4e-05 1024 135 512 184320 41.0407 13.3277 262.371 413.041 730.006 730.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 370 0.000512 2048 82 1472 17280 5.088 3.45882 42.2907 104.491 155.43 155.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1210 3.2e-05 512 80 224 568320 24.8199 13.1297 194.624 412.707 645.47 645.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 600 0.000256 4096 110 3520 55680 11.3832 13.8199 505.903 414.916 946.097 946.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1790 6.4e-05 512 200 256 284160 11.7076 6.62746 104.831 206.597 329.924 330.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 350 0.000512 4096 95 2816 11520 5.74854 6.58458 331.037 208.824 552.268 552.348
