$comment
	File created using the following command:
		vcd file aula07.msim.vcd -direction
$end
$date
	Thu Sep 22 00:46:08 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula07_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " DECODER_CMD [12] $end
$var wire 1 # DECODER_CMD [11] $end
$var wire 1 $ DECODER_CMD [10] $end
$var wire 1 % DECODER_CMD [9] $end
$var wire 1 & DECODER_CMD [8] $end
$var wire 1 ' DECODER_CMD [7] $end
$var wire 1 ( DECODER_CMD [6] $end
$var wire 1 ) DECODER_CMD [5] $end
$var wire 1 * DECODER_CMD [4] $end
$var wire 1 + DECODER_CMD [3] $end
$var wire 1 , DECODER_CMD [2] $end
$var wire 1 - DECODER_CMD [1] $end
$var wire 1 . DECODER_CMD [0] $end
$var wire 1 / KEY [3] $end
$var wire 1 0 KEY [2] $end
$var wire 1 1 KEY [1] $end
$var wire 1 2 KEY [0] $end
$var wire 1 3 PC_OUT [8] $end
$var wire 1 4 PC_OUT [7] $end
$var wire 1 5 PC_OUT [6] $end
$var wire 1 6 PC_OUT [5] $end
$var wire 1 7 PC_OUT [4] $end
$var wire 1 8 PC_OUT [3] $end
$var wire 1 9 PC_OUT [2] $end
$var wire 1 : PC_OUT [1] $end
$var wire 1 ; PC_OUT [0] $end

$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var wire 1 ? devoe $end
$var wire 1 @ devclrn $end
$var wire 1 A devpor $end
$var wire 1 B ww_devoe $end
$var wire 1 C ww_devclrn $end
$var wire 1 D ww_devpor $end
$var wire 1 E ww_CLOCK_50 $end
$var wire 1 F ww_KEY [3] $end
$var wire 1 G ww_KEY [2] $end
$var wire 1 H ww_KEY [1] $end
$var wire 1 I ww_KEY [0] $end
$var wire 1 J ww_PC_OUT [8] $end
$var wire 1 K ww_PC_OUT [7] $end
$var wire 1 L ww_PC_OUT [6] $end
$var wire 1 M ww_PC_OUT [5] $end
$var wire 1 N ww_PC_OUT [4] $end
$var wire 1 O ww_PC_OUT [3] $end
$var wire 1 P ww_PC_OUT [2] $end
$var wire 1 Q ww_PC_OUT [1] $end
$var wire 1 R ww_PC_OUT [0] $end
$var wire 1 S ww_DECODER_CMD [12] $end
$var wire 1 T ww_DECODER_CMD [11] $end
$var wire 1 U ww_DECODER_CMD [10] $end
$var wire 1 V ww_DECODER_CMD [9] $end
$var wire 1 W ww_DECODER_CMD [8] $end
$var wire 1 X ww_DECODER_CMD [7] $end
$var wire 1 Y ww_DECODER_CMD [6] $end
$var wire 1 Z ww_DECODER_CMD [5] $end
$var wire 1 [ ww_DECODER_CMD [4] $end
$var wire 1 \ ww_DECODER_CMD [3] $end
$var wire 1 ] ww_DECODER_CMD [2] $end
$var wire 1 ^ ww_DECODER_CMD [1] $end
$var wire 1 _ ww_DECODER_CMD [0] $end
$var wire 1 ` \CLOCK_50~input_o\ $end
$var wire 1 a \KEY[1]~input_o\ $end
$var wire 1 b \KEY[2]~input_o\ $end
$var wire 1 c \KEY[3]~input_o\ $end
$var wire 1 d \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 e \KEY[0]~input_o\ $end
$var wire 1 f \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 g \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 h \CPU|incrementaPC|Add0~2\ $end
$var wire 1 i \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 j \ROM1|memROM~16_combout\ $end
$var wire 1 k \ROM1|memROM~14_combout\ $end
$var wire 1 l \ROM1|memROM~12_combout\ $end
$var wire 1 m \CPU|DECODER_INSTRU|Equal10~0_combout\ $end
$var wire 1 n \ROM1|memROM~3_combout\ $end
$var wire 1 o \CPU|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 p \ROM1|memROM~1_combout\ $end
$var wire 1 q \ROM1|memROM~4_combout\ $end
$var wire 1 r \CPU|MUX2|MUX_OUT[1]~1_combout\ $end
$var wire 1 s \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 t \CPU|incrementaPC|Add0~6\ $end
$var wire 1 u \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 v \ROM1|memROM~5_combout\ $end
$var wire 1 w \ROM1|memROM~6_combout\ $end
$var wire 1 x \CPU|MUX2|MUX_OUT[2]~2_combout\ $end
$var wire 1 y \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 z \CPU|incrementaPC|Add0~10\ $end
$var wire 1 { \CPU|incrementaPC|Add0~14\ $end
$var wire 1 | \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 } \CPU|MUX2|MUX_OUT[4]~4_combout\ $end
$var wire 1 ~ \CPU|incrementaPC|Add0~18\ $end
$var wire 1 !! \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 "! \CPU|MUX2|MUX_OUT[5]~5_combout\ $end
$var wire 1 #! \CPU|incrementaPC|Add0~22\ $end
$var wire 1 $! \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 %! \CPU|MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 &! \CPU|incrementaPC|Add0~26\ $end
$var wire 1 '! \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 (! \CPU|MUX2|MUX_OUT[7]~7_combout\ $end
$var wire 1 )! \CPU|incrementaPC|Add0~30\ $end
$var wire 1 *! \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 +! \ROM1|memROM~9_combout\ $end
$var wire 1 ,! \ROM1|memROM~11_combout\ $end
$var wire 1 -! \CPU|MUX2|MUX_OUT[8]~8_combout\ $end
$var wire 1 .! \ROM1|memROM~10_combout\ $end
$var wire 1 /! \ROM1|memROM~17_combout\ $end
$var wire 1 0! \ROM1|memROM~15_combout\ $end
$var wire 1 1! \ROM1|memROM~13_combout\ $end
$var wire 1 2! \CPU|DESVIO1|Sel[1]~0_combout\ $end
$var wire 1 3! \CPU|DESVIO1|comb~3_combout\ $end
$var wire 1 4! \CPU|DESVIO1|comb~2_combout\ $end
$var wire 1 5! \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 6! \ROM1|memROM~7_combout\ $end
$var wire 1 7! \ROM1|memROM~8_combout\ $end
$var wire 1 8! \CPU|MUX2|MUX_OUT[3]~3_combout\ $end
$var wire 1 9! \ROM1|memROM~18_combout\ $end
$var wire 1 :! \ROM1|memROM~19_combout\ $end
$var wire 1 ;! \CPU|DECODER_INSTRU|saida~0_combout\ $end
$var wire 1 <! \CPU|DECODER_INSTRU|saida~1_combout\ $end
$var wire 1 =! \CPU|ULA1|saida[5]~1_combout\ $end
$var wire 1 >! \CPU|RAM1|ram~161_combout\ $end
$var wire 1 ?! \CPU|RAM1|ram~22_q\ $end
$var wire 1 @! \ROM1|memROM~0_combout\ $end
$var wire 1 A! \ROM1|memROM~2_combout\ $end
$var wire 1 B! \CPU|RAM1|ram~147_combout\ $end
$var wire 1 C! \CPU|RAM1|ram~148_combout\ $end
$var wire 1 D! \CPU|REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 E! \ROM1|memROM~22_combout\ $end
$var wire 1 F! \CPU|REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 G! \ROM1|memROM~21_combout\ $end
$var wire 1 H! \ROM1|memROM~20_combout\ $end
$var wire 1 I! \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 J! \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 K! \CPU|ULA1|saida[0]~4_combout\ $end
$var wire 1 L! \CPU|RAM1|ram~17_q\ $end
$var wire 1 M! \CPU|RAM1|ram~153_combout\ $end
$var wire 1 N! \CPU|RAM1|ram~154_combout\ $end
$var wire 1 O! \CPU|ULA1|Add1~18\ $end
$var wire 1 P! \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 Q! \CPU|ULA1|saida[1]~5_combout\ $end
$var wire 1 R! \CPU|RAM1|ram~18_q\ $end
$var wire 1 S! \CPU|RAM1|ram~155_combout\ $end
$var wire 1 T! \CPU|RAM1|ram~156_combout\ $end
$var wire 1 U! \CPU|ULA1|Add1~22\ $end
$var wire 1 V! \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 W! \CPU|ULA1|saida[2]~6_combout\ $end
$var wire 1 X! \CPU|RAM1|ram~19_q\ $end
$var wire 1 Y! \CPU|RAM1|ram~157_combout\ $end
$var wire 1 Z! \CPU|RAM1|ram~158_combout\ $end
$var wire 1 [! \CPU|ULA1|Add1~26\ $end
$var wire 1 \! \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 ]! \CPU|ULA1|saida[3]~7_combout\ $end
$var wire 1 ^! \CPU|RAM1|ram~20_q\ $end
$var wire 1 _! \CPU|RAM1|ram~159_combout\ $end
$var wire 1 `! \CPU|RAM1|ram~160_combout\ $end
$var wire 1 a! \CPU|ULA1|Add1~30\ $end
$var wire 1 b! \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 c! \CPU|ULA1|saida[4]~0_combout\ $end
$var wire 1 d! \CPU|RAM1|ram~21_q\ $end
$var wire 1 e! \CPU|RAM1|ram~145_combout\ $end
$var wire 1 f! \CPU|RAM1|ram~146_combout\ $end
$var wire 1 g! \CPU|ULA1|Add1~2\ $end
$var wire 1 h! \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 i! \CPU|FLIPFLOP1|DOUT~1_combout\ $end
$var wire 1 j! \CPU|ULA1|saida[6]~2_combout\ $end
$var wire 1 k! \CPU|REGA|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 l! \CPU|RAM1|ram~23_q\ $end
$var wire 1 m! \CPU|RAM1|ram~149_combout\ $end
$var wire 1 n! \CPU|RAM1|ram~150_combout\ $end
$var wire 1 o! \CPU|ULA1|Add1~6\ $end
$var wire 1 p! \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 q! \CPU|ULA1|saida[7]~3_combout\ $end
$var wire 1 r! \CPU|RAM1|ram~24_q\ $end
$var wire 1 s! \CPU|RAM1|ram~151_combout\ $end
$var wire 1 t! \CPU|RAM1|ram~152_combout\ $end
$var wire 1 u! \CPU|ULA1|Add1~10\ $end
$var wire 1 v! \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 w! \CPU|FLIPFLOP1|DOUT~2_combout\ $end
$var wire 1 x! \CPU|FLIPFLOP1|DOUT~0_combout\ $end
$var wire 1 y! \CPU|FLIPFLOP1|DOUT~q\ $end
$var wire 1 z! \CPU|DESVIO1|comb~0_combout\ $end
$var wire 1 {! \CPU|DESVIO1|comb~1_combout\ $end
$var wire 1 |! \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 }! \CPU|MUX2|MUX_OUT[0]~0_combout\ $end
$var wire 1 ~! \CPU|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 !" \CPU|PC|DOUT\ [8] $end
$var wire 1 "" \CPU|PC|DOUT\ [7] $end
$var wire 1 #" \CPU|PC|DOUT\ [6] $end
$var wire 1 $" \CPU|PC|DOUT\ [5] $end
$var wire 1 %" \CPU|PC|DOUT\ [4] $end
$var wire 1 &" \CPU|PC|DOUT\ [3] $end
$var wire 1 '" \CPU|PC|DOUT\ [2] $end
$var wire 1 (" \CPU|PC|DOUT\ [1] $end
$var wire 1 )" \CPU|PC|DOUT\ [0] $end
$var wire 1 *" \CPU|REGA|DOUT\ [7] $end
$var wire 1 +" \CPU|REGA|DOUT\ [6] $end
$var wire 1 ," \CPU|REGA|DOUT\ [5] $end
$var wire 1 -" \CPU|REGA|DOUT\ [4] $end
$var wire 1 ." \CPU|REGA|DOUT\ [3] $end
$var wire 1 /" \CPU|REGA|DOUT\ [2] $end
$var wire 1 0" \CPU|REGA|DOUT\ [1] $end
$var wire 1 1" \CPU|REGA|DOUT\ [0] $end
$var wire 1 2" \CPU|END_RETORNO|DOUT\ [8] $end
$var wire 1 3" \CPU|END_RETORNO|DOUT\ [7] $end
$var wire 1 4" \CPU|END_RETORNO|DOUT\ [6] $end
$var wire 1 5" \CPU|END_RETORNO|DOUT\ [5] $end
$var wire 1 6" \CPU|END_RETORNO|DOUT\ [4] $end
$var wire 1 7" \CPU|END_RETORNO|DOUT\ [3] $end
$var wire 1 8" \CPU|END_RETORNO|DOUT\ [2] $end
$var wire 1 9" \CPU|END_RETORNO|DOUT\ [1] $end
$var wire 1 :" \CPU|END_RETORNO|DOUT\ [0] $end
$var wire 1 ;" \CPU|DESVIO1|Sel\ [1] $end
$var wire 1 <" \CPU|DESVIO1|Sel\ [0] $end
$var wire 1 =" \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 >" \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 ?" \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 @" \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 A" \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 B" \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 C" \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 D" \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 E" \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 F" \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 G" \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 H" \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 I" \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 J" \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 K" \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 L" \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 M" \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 N" \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 O" \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 P" \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 Q" \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 R" \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 S" \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 T" \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 U" \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 V" \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 W" \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 X" \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 Y" \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 Z" \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 [" \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 \" \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ]" \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ^" \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 _" \CPU|PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 `" \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 a" \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 b" \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 c" \CPU|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 d" \CPU|REGA|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 e" \CPU|REGA|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 f" \CPU|REGA|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 g" \CPU|DESVIO1|ALT_INV_Sel\ [1] $end
$var wire 1 h" \CPU|DESVIO1|ALT_INV_Sel\ [0] $end
$var wire 1 i" \CPU|FLIPFLOP1|ALT_INV_DOUT~2_combout\ $end
$var wire 1 j" \CPU|FLIPFLOP1|ALT_INV_DOUT~1_combout\ $end
$var wire 1 k" \CPU|DECODER_INSTRU|ALT_INV_saida~1_combout\ $end
$var wire 1 l" \CPU|RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 m" \CPU|RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 n" \CPU|RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 o" \CPU|RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 p" \CPU|RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 q" \CPU|RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 r" \ROM1|ALT_INV_memROM~22_combout\ $end
$var wire 1 s" \CPU|RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 t" \CPU|RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 u" \CPU|RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 v" \ROM1|ALT_INV_memROM~21_combout\ $end
$var wire 1 w" \CPU|RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 x" \CPU|RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 y" \CPU|RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 z" \ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 {" \CPU|RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 |" \CPU|RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 }" \CPU|RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 ~" \CPU|RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 !# \CPU|RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 "# \CPU|RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 ## \CPU|RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 $# \CPU|RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 %# \CPU|RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 &# \CPU|RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 '# \CPU|RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 (# \CPU|RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 )# \CPU|DECODER_INSTRU|ALT_INV_saida~0_combout\ $end
$var wire 1 *# \CPU|DESVIO1|ALT_INV_comb~3_combout\ $end
$var wire 1 +# \CPU|DESVIO1|ALT_INV_comb~2_combout\ $end
$var wire 1 ,# \CPU|DESVIO1|ALT_INV_comb~1_combout\ $end
$var wire 1 -# \CPU|DESVIO1|ALT_INV_comb~0_combout\ $end
$var wire 1 .# \CPU|FLIPFLOP1|ALT_INV_DOUT~q\ $end
$var wire 1 /# \CPU|DESVIO1|ALT_INV_Sel[1]~0_combout\ $end
$var wire 1 0# \CPU|END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 1# \CPU|END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 2# \CPU|END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 3# \CPU|END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 4# \CPU|END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 5# \CPU|END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 6# \CPU|END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 7# \CPU|END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 8# \CPU|END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 9# \ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 :# \ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 ;# \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 <# \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 =# \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 ># \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 ?# \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 @# \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 A# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 B# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 C# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 D# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 E# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 F# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 G# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 H# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 I# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 J# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 K# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 L# \ROM1|ALT_INV_memROM~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0<
1=
x>
1?
1@
1A
1B
1C
1D
xE
x`
xa
xb
xc
xd
1e
1f
0g
0h
0i
0j
0k
1l
1m
1n
0o
1p
1q
1r
0s
0t
0u
1v
1w
1x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
11!
12!
03!
14!
05!
16!
17!
18!
19!
1:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
1G!
0H!
1I!
0J!
0K!
0L!
0M!
0N!
1O!
0P!
0Q!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
0Y!
0Z!
1[!
0\!
0]!
0^!
0_!
0`!
1a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
1{!
1|!
0}!
0~!
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
0^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
0r"
1s"
1t"
1u"
0v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
0+#
0,#
1-#
1.#
0/#
09#
0:#
1;#
1<#
1=#
1>#
0?#
0@#
1A#
0B#
1C#
0D#
0E#
0F#
0G#
0H#
0I#
1J#
0K#
1L#
x/
x0
x1
12
xF
xG
xH
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
1S
0T
0U
1V
0W
0X
0Y
0Z
0[
1\
1]
1^
0_
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
1<"
1="
1>"
1?"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
xG"
1H"
xI"
1J"
xK"
1L"
1M"
1g"
0h"
10#
11#
12#
13#
14#
15#
16#
17#
18#
1"
0#
0$
1%
0&
0'
0(
0)
0*
1+
1,
1-
0.
03
04
05
06
07
08
09
0:
0;
$end
#10000
02
0I
0e
0f
#20000
12
1I
1e
1f
1g
1("
1s
1y
1'"
1&"
1:"
08#
0B"
0C"
0a"
0b"
0D"
0`"
15!
1i
0l
0n
1u
0v
06!
09!
1:#
1E#
1G#
0\"
1I#
1@#
0]"
0["
1O
1P
1Q
01!
0q
0G!
0w
0E!
07!
0m
0:!
1:
19
18
19#
1D#
1r"
1F#
1v"
1H#
1?#
0r
0x
08!
02!
1z!
0{!
1,#
0-#
1/#
0S
0\
0]
0^
0V
0<"
0-
0,
0+
0%
0"
1h"
1r
1x
18!
1}!
#30000
02
0I
0e
0f
#40000
12
1I
1e
1f
1)"
1~!
0c"
0E"
0|!
1h
1k
19!
0:#
0>#
1^"
1R
0i
1t
0}!
10!
1:!
1]"
1;
0u
1z
09#
0=#
0r
1\"
13!
04!
05!
1{
0x
1["
1+#
0*#
1S
1U
1|
1;"
08!
0Z"
1$
1"
0g"
1}
0}
1}!
#50000
02
0I
0e
0f
#60000
12
1I
1e
1f
0g
0("
0s
0y
0'"
0&"
1B"
1C"
1a"
1b"
1D"
1`"
15!
0{
1i
0t
1j
1u
0z
1v
1@!
09!
1:#
0L#
0G#
0\"
0<#
0]"
0["
0O
0P
0Q
05!
0u
0|
1/!
1w
1E!
1A!
1H!
0:!
1Z"
1\"
1["
0:
09
08
19#
0z"
0J#
0r"
0F#
0;#
03!
14!
0z!
1{!
0,#
1-#
0+#
1*#
0S
1_
1]
1T
0;"
1<"
1.
1,
1#
0"
0h"
1g"
1x
#70000
02
0I
0e
0f
#80000
12
1I
1e
1f
1y
1'"
0C"
0a"
0k
1u
0\"
1>#
1P
00!
1;!
19
0)#
1=#
1<!
1z!
0{!
1J!
0O!
1V!
0[!
0O"
0Q"
1,#
0-#
0k"
0U
1\!
0a!
1P!
0U!
0<"
1K!
1W!
0P"
0N"
0$
0V!
1b!
0g!
1h"
0U"
1O"
1r
0}!
1h!
0o!
0T"
1p!
0u!
0S"
1v!
0R"
#90000
02
0I
0e
0f
#100000
12
1I
1e
1f
0)"
1("
1s
1F!
11"
1/"
0~!
1c"
0M"
0d"
0b"
0D"
1E"
0v
0@!
0i
1t
1V!
0J!
1O!
1|!
0h
1l
1+!
1>!
0C#
0@#
0^"
1Q"
0O"
1]"
1L#
1G#
0R
1Q
1i
0t
0P!
1U!
0u
1z
0w
0E!
0A!
0H!
0r
1}!
11!
0;!
1,!
1\"
1P"
0]"
0;
1:
15!
0V!
1[!
1u
0z
0A#
1)#
0?#
1z"
1J#
1r"
1F#
1r
0x
0\"
1O"
0["
0<!
1J!
0K!
1V!
0W!
05!
0\!
1a!
18!
1x
1N"
1["
0O"
0Q"
1k"
1W
1V
0_
0]
0b!
1g!
1=!
1c!
1j!
1q!
1K!
1W!
08!
1U"
0.
0,
1&
1%
0h!
1o!
0c!
1T"
0p!
1u!
0=!
1S"
0v!
0j!
1R"
0q!
#110000
02
0I
0e
0f
#120000
12
1I
1e
1f
1)"
1L!
1X!
1~!
0c"
0q"
0y"
0E"
1M!
1Y!
0|!
1h
0j
0l
19!
0>!
0:#
1@#
1<#
1^"
0p"
0x"
1R
0i
1t
1N!
1Z!
0}!
0/!
01!
1:!
1]"
1;
0u
1z
09#
1?#
1;#
0o"
0w"
0r
1\"
0J!
0V!
1i!
15!
0x
0["
0j"
1O"
1Q"
1S
0V
0T
0K!
0W!
1w!
18!
0%
0#
1"
0i"
1x!
#130000
02
0I
0e
0f
#140000
12
1I
1e
1f
1g
0)"
0("
0s
0y
0'"
1&"
1y!
0~!
1c"
0.#
0B"
1C"
1a"
1b"
1D"
1E"
0`"
05!
1{
1i
0t
1n
1u
0z
1|!
0h
1j
1k
0+!
09!
1:#
1C#
0>#
0<#
0^"
0\"
0I#
0]"
1["
0R
1O
0P
0Q
0i
15!
0{
0u
1|
08!
1r
1q
1G!
1x
1}!
1/!
10!
0,!
0:!
0Z"
1\"
0["
1]"
0;
0:
09
18
0|
19#
1A#
0=#
0;#
0v"
0H#
0r
18!
0x
1}
1Z"
0N!
0Z!
0i!
0z!
1{!
0}
0,#
1-#
1j"
1o"
1w"
0S
0W
1U
1T
1^
1J!
1V!
1<"
1-
0&
1$
1#
0"
0h"
0O"
0Q"
1K!
1W!
1r
08!
0}!
#150000
02
0I
0e
0f
#160000
12
1I
1e
1f
0g
1("
1s
0&"
1B"
0b"
0D"
1`"
05!
0n
16!
1@!
1i
1l
0@#
0]"
0L#
0E#
1I#
1["
0O
1Q
0q
0G!
17!
1A!
1H!
11!
1:
08
0?#
0z"
0J#
0D#
1v"
1H#
0r
18!
0M!
0Y!
1}!
12!
0/#
1p"
1x"
1V
1_
1\
0^
1.
0-
1+
1%
#170000
02
0I
0e
0f
#180000
12
1I
1e
1f
1g
1)"
0("
0s
1&"
1~!
0c"
0B"
1b"
1D"
0E"
0`"
15!
06!
0@!
0i
0|!
1h
0j
0k
0l
1@#
1>#
1<#
1^"
1]"
1L#
1E#
0["
1R
1O
0Q
1i
07!
0A!
0H!
0/!
00!
01!
0]"
1;
0:
18
1?#
1=#
1;#
1z"
1J#
1D#
08!
1M!
1Y!
0}!
02!
1z!
0{!
1,#
0-#
1/#
0p"
0x"
0V
0U
0T
0_
0\
1N!
1Z!
0<"
0.
0+
0%
0$
0#
1h"
0o"
0w"
0J!
0V!
1r
18!
1O"
1Q"
0K!
0W!
#190000
02
0I
0e
0f
#200000
12
1I
1e
1f
0)"
1("
1s
0~!
1c"
0b"
0D"
1E"
1v
0i
1t
1|!
0h
1j
0<#
0^"
1]"
0G#
0R
1Q
1i
0t
1u
1w
1E!
0r
1}!
1/!
1;!
0\"
0]"
0;
1:
0u
0)#
0;#
0r"
0F#
1r
1x
1\"
0M!
0Y!
1<!
1J!
0x
0Q"
0k"
1p"
1x"
1T
1]
0N!
0Z!
1W!
1,
1#
1o"
1w"
#210000
02
0I
0e
0f
#220000
12
1I
1e
1f
1)"
01"
1~!
0c"
1M"
0E"
0v
0J!
0|!
1h
0j
1+!
19!
0:#
0C#
1<#
1^"
1Q"
1G#
1R
0i
1t
0w
0E!
0}!
0/!
1,!
1:!
0;!
1]"
1;
1u
1)#
09#
0A#
1;#
1r"
1F#
0r
0\"
1M!
1Y!
0<!
1i!
1V!
0W!
1x
0O"
0j"
1k"
0p"
0x"
1S
1W
0T
0]
1N!
1Z!
1W!
0w!
0,
1&
0#
1"
1i"
0o"
0w"
1J!
0O!
0V!
0x!
1O"
0Q"
1P!
0U!
1K!
0W!
0P"
1V!
0[!
1Q!
0O"
1\!
0a!
1W!
0N"
1b!
0g!
1]!
0U"
1h!
0o!
1c!
0T"
1p!
0u!
1=!
0S"
1v!
1j!
0R"
1q!
#230000
02
0I
0e
0f
#240000
12
1I
1e
1f
0)"
0("
0s
1y
1'"
0y!
0~!
1c"
1.#
0C"
0a"
1b"
1D"
1E"
1i
0t
1n
0u
1z
1@!
1|!
0h
1j
1k
1l
0+!
09!
1:#
1C#
0@#
0>#
0<#
0^"
0L#
1\"
0I#
0]"
0R
1P
0Q
0i
05!
1{
1u
0z
1r
1q
1G!
0x
1A!
1H!
1}!
1/!
10!
11!
0,!
0:!
0\"
1["
1]"
0;
0:
19
15!
0{
1|
19#
1A#
0?#
0=#
0;#
0z"
0J#
0v"
0H#
0r
08!
1x
0Z"
0["
0N!
0Z!
12!
0i!
0|
18!
1}
1Z"
1j"
0/#
1o"
1w"
0S
0W
1V
1U
1T
1_
1^
0J!
1O!
0V!
1[!
0}
1.
1-
0&
1%
1$
1#
0"
1O"
1Q"
0\!
1a!
0P!
1U!
0K!
0W!
1P"
1N"
1V!
0b!
1g!
0]!
0Q!
1U"
0O"
0h!
1o!
1W!
0c!
1T"
0p!
1u!
0=!
1S"
0v!
0j!
1R"
0q!
#250000
02
0I
0e
0f
#260000
12
1I
1e
1f
1)"
1~!
0c"
0E"
0n
1v
16!
0|!
1h
0l
1@#
1^"
0E#
0G#
1I#
1R
1i
0q
0G!
1w
1E!
17!
0}!
01!
0]"
1;
1?#
0D#
0r"
0F#
1v"
1H#
1r
0M!
0Y!
02!
0z!
1{!
0,#
1-#
1/#
1p"
1x"
0V
1\
1]
0^
1<"
0-
1,
1+
0%
0h"
0r
1}!
#270000
02
0I
0e
0f
#280000
12
1I
1e
1f
#290000
02
0I
0e
0f
#300000
12
1I
1e
1f
#310000
02
0I
0e
0f
#320000
12
1I
1e
1f
#330000
02
0I
0e
0f
#340000
12
1I
1e
1f
#350000
02
0I
0e
0f
#360000
12
1I
1e
1f
#370000
02
0I
0e
0f
#380000
12
1I
1e
1f
#390000
02
0I
0e
0f
#400000
12
1I
1e
1f
#410000
02
0I
0e
0f
#420000
12
1I
1e
1f
#430000
02
0I
0e
0f
#440000
12
1I
1e
1f
#450000
02
0I
0e
0f
#460000
12
1I
1e
1f
#470000
02
0I
0e
0f
#480000
