
*** Running vivado
    with args -log fir_compiler_1.vds -m64 -mode batch -messageDb vivado.pb -source fir_compiler_1.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source fir_compiler_1.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir O:/engs128/lab5/lab5.cache/wt [current_project]
# set_property parent.project_path O:/engs128/lab5/lab5.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_ip O:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/v2014.4/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_1' generated file not found 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_1' generated file not found 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_1' generated file not found 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_1' generated file not found 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_1' generated file not found 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_funcsim.vhdl'. Please regenerate to continue.
# set_property used_in_implementation false [get_files -all o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.dcp]
# set_property is_locked true [get_files O:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file fir_compiler_1.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top fir_compiler_1 -part xc7a35tcpg236-1 -mode out_of_context
Command: synth_design -top fir_compiler_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 246.992 ; gain = 88.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_compiler_1' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/synth/fir_compiler_1.vhd:70]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2' declared at 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:109' bound to instance 'U0' of component 'fir_compiler_v7_2' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/synth/fir_compiler_1.vhd:192]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2__parameterized0' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_viv' declared at 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59549' bound to instance 'i_synth' of component 'fir_compiler_v7_2_viv' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:240]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_viv__parameterized0' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-3491] module 'single_rate' declared at 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:14877' bound to instance 'i_single_rate' of component 'single_rate' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59696]
INFO: [Synth 8-638] synthesizing module 'single_rate__parameterized0' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15005]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17450]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17455]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17456]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17457]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17458]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17459]
INFO: [Synth 8-638] synthesizing module 'delay' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:5844]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:5861]
INFO: [Synth 8-638] synthesizing module 'filt_mem' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'dpt_mem' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8560]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8617]
INFO: [Synth 8-256] done synthesizing module 'dpt_mem' (2#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8560]
INFO: [Synth 8-256] done synthesizing module 'filt_mem' (3#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized0' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12582]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12584]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12587]
INFO: [Synth 8-638] synthesizing module 'sp_mem' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7919]
INFO: [Synth 8-256] done synthesizing module 'sp_mem' (4#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized0' (4#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay' (5#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-638] synthesizing module 'buff' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9435]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (5#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'buff' (6#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (6#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (6#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (6#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'calc' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11129]
INFO: [Synth 8-256] done synthesizing module 'calc' (7#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum' (8#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (8#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (8#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19588]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19616]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19622]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19633]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19647]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19651]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.g_paths[0].p_path_out_reg[0][fab]' and it is trimmed from '48' to '34' bits. [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19148]
INFO: [Synth 8-256] done synthesizing module 'single_rate__parameterized0' (9#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15005]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_viv__parameterized0' (10#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2__parameterized0' (11#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_1' (12#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/synth/fir_compiler_1.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 303.031 ; gain = 144.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem :ADDRA[7] to constant 0 [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:18502]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 303.031 ; gain = 144.207
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/v2014.4/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/v2014.4/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_ooc.xdc] for cell 'U0'
Parsing XDC File [O:/engs128/lab5/lab5.runs/fir_compiler_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [O:/engs128/lab5/lab5.runs/fir_compiler_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 497.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 497.613 ; gain = 338.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 497.613 ; gain = 338.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  O:/engs128/lab5/lab5.runs/fir_compiler_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 497.613 ; gain = 338.789
---------------------------------------------------------------------------------
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_en_cntrl_reg' into 'g_semi_parallel_and_smac.base_en_reg' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17434]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_max_cntrl_reg' into 'g_semi_parallel_and_smac.base_max_reg' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17436]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_gen_reg' into 'g_semi_parallel_and_smac.we_gen_cntrl_reg' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17439]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_flush_reg' into 'g_semi_parallel_and_smac.we_gen_cntrl_reg' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17470]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17616]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_max_algn_reg' and it is trimmed from '3' to '2' bits. [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17627]
ROM "add" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3971] The signal gen_bram.gen_write_first.gen_double_reg.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:10 . Memory (MB): peak = 497.613 ; gain = 338.789
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_cntrl_signals[0].i_delay ' (delay__parameterized5) to 'U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_cntrl_signals[1].i_delay '
INFO: [Synth 8-223] decloning instance 'U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay ' (delay__parameterized6) to 'U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay '

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 497.613 ; gain = 338.789
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM "g_single_rate.i_single_rate/add" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 497.613 ; gain = 338.789
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 497.613 ; gain = 338.789

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal gen_bram.gen_write_first.gen_double_reg.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[3][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.flush_data_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[0].i_delay/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 502.965 ; gain = 344.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 502.965 ; gain = 344.141
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 502.965 ; gain = 344.141

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 502.965 ; gain = 344.141
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:37 . Memory (MB): peak = 585.145 ; gain = 426.320
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal gen_bram.gen_write_first.gen_double_reg.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:37 . Memory (MB): peak = 586.152 ; gain = 427.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[9] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[7] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[6] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[2] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[1] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:37 . Memory (MB): peak = 596.836 ; gain = 438.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin \g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr :CNTRL_IN[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr :CNTRL_IN[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr :CNTRL_IN[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr :CNTRL_IN[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr :CNTRL_IN[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr :CNTRL_IN[6] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 596.836 ; gain = 438.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 596.836 ; gain = 438.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 596.836 ; gain = 438.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     2|
|2     |DSP48E1    |     1|
|3     |LUT1       |     4|
|4     |LUT2       |    27|
|5     |LUT3       |     5|
|6     |LUT4       |     4|
|7     |LUT5       |     3|
|8     |LUT6       |    24|
|9     |MUXF7      |     4|
|10    |RAMB18E1_2 |     1|
|11    |SRL16E     |    10|
|12    |FDRE       |   155|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 596.836 ; gain = 438.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:01:16 . Memory (MB): peak = 596.836 ; gain = 203.926
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:39 . Memory (MB): peak = 596.836 ; gain = 438.012
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:32 . Memory (MB): peak = 596.836 ; gain = 398.508
# rename_ref -prefix_all fir_compiler_1_
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
# write_checkpoint -noxdef fir_compiler_1.dcp
# catch { report_utilization -file fir_compiler_1_utilization_synth.rpt -pb fir_compiler_1_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 596.836 ; gain = 0.000
# if { [catch {
#   file copy -force O:/engs128/lab5/lab5.runs/fir_compiler_1_synth_1/fir_compiler_1.dcp O:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.dcp
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub O:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_stub.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub O:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_stub.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim O:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_funcsim.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode funcsim O:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1_funcsim.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
INFO: [Common 17-206] Exiting Vivado at Wed May 27 01:01:32 2015...
