#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-lca' '-sverilog' '-l' 'compile.log' '-timescale=1ns/1ps' '-ntb_opts' 'uvm-1.1' '+define+UVM_NO_DEPRECATED+UVM_OBJECT_MUST_HAVE_CONSTRUCTO' '+plusarg_save' '-top' 'top_tb' '+ntb_random_seed=244609849' '-cm' 'line+cond+fsm+tgl+branch' '-f' '/home/ICer/Desktop/DV/cpu/verilog/filelist.f' 2>&1
