<stg><name>case_3</name>


<trans_list>

<trans id="924" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="14" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="15" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="18" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="19" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="26" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="29" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="33" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="35" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="36" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="38" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i_n1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_n1_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %m29_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m29_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %add_i4401_lcssa_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i4401_lcssa_phi"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %in_scalar_addr = getelementptr i4 %in_scalar, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="in_scalar_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="5">
<![CDATA[
entry:48 %in_scalar_load = load i5 %in_scalar_addr

]]></Node>
<StgValue><ssdm name="in_scalar_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %store_ln22 = store i32 0, i32 %m29_1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:53 %store_ln84 = store i4 0, i4 %i_n1_0

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_0, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_1, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_2, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_3, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_4, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_5, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_6, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_7, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_8, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_9, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_10, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_11, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_12, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_13, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_14, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_15, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_scalar, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_scalar

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_0, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_1, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_2, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_3, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="5">
<![CDATA[
entry:48 %in_scalar_load = load i5 %in_scalar_addr

]]></Node>
<StgValue><ssdm name="in_scalar_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="4">
<![CDATA[
entry:49 %sext_ln84 = sext i4 %in_scalar_load

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="4">
<![CDATA[
entry:50 %sext_ln84_1 = sext i4 %in_scalar_load

]]></Node>
<StgValue><ssdm name="sext_ln84_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="7">
<![CDATA[
entry:51 %zext_ln84 = zext i7 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
entry:54 %br_ln84 = br void %L_n1_2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
L_n1_2:0 %i_n1_0_1 = load i4 %i_n1_0

]]></Node>
<StgValue><ssdm name="i_n1_0_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L_n1_2:1 %m29_3 = load i32 %m29_1

]]></Node>
<StgValue><ssdm name="m29_3"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n1_2:2 %icmp_ln84 = icmp_eq  i4 %i_n1_0_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n1_2:3 %i_n1_0_2 = add i4 %i_n1_0_1, i4 1

]]></Node>
<StgValue><ssdm name="i_n1_0_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L_n1_2:4 %br_ln84 = br i1 %icmp_ln84, void %L_n1_2.split, void %for.cond.cleanup

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
L_n1_2.split:0 %specpipeline_ln1 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
L_n1_2.split:1 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L_n1_2.split:2 %specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
L_n1_2.split:3 %br_ln85 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup:0 %i_n2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_n2_0"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup:1 %m29_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m29_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup:2 %add_i4195_lcssa_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i4195_lcssa_phi"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup:3 %in_scalar_addr_1 = getelementptr i4 %in_scalar, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="in_scalar_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup:4 %m36_1 = load i5 %in_scalar_addr_1

]]></Node>
<StgValue><ssdm name="m36_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup:7 %store_ln22 = store i32 %m29_3, i32 %m29_2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup:8 %store_ln91 = store i4 0, i4 %i_n2_0

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc:0 %i_n1_1 = phi i4 0, void %L_n1_2.split, i4 %add_ln85, void %fpga_resource_hint.for.inc.63

]]></Node>
<StgValue><ssdm name="i_n1_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln85 = icmp_eq  i4 %i_n1_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %add_ln85 = add i4 %i_n1_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln85 = br i1 %icmp_ln85, void %fpga_resource_hint.for.inc.63, void %for.inc23

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.63:1 %zext_ln85 = zext i4 %i_n1_1

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.63:6 %in_data_4_addr = getelementptr i2 %in_data_4, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="in_data_4_addr"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.63:7 %in_data_4_load = load i4 %in_data_4_addr

]]></Node>
<StgValue><ssdm name="in_data_4_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc23:0 %store_ln84 = store i4 %i_n1_0_2, i4 %i_n1_0

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
for.inc23:1 %br_ln84 = br void %L_n1_2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.63:0 %m29_1_load = load i32 %m29_1

]]></Node>
<StgValue><ssdm name="m29_1_load"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.63:2 %specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.63:3 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.63:4 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.63:5 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.63:7 %in_data_4_load = load i4 %in_data_4_addr

]]></Node>
<StgValue><ssdm name="in_data_4_load"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc.63:8 %sext_ln86 = sext i2 %in_data_4_load

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc.63:9 %sext_ln86_1 = sext i2 %in_data_4_load

]]></Node>
<StgValue><ssdm name="sext_ln86_1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.63:10 %zext_ln86 = zext i7 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc.63:11 %m32 = add i5 %sext_ln86, i5 %sext_ln84

]]></Node>
<StgValue><ssdm name="m32"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.63:12 %add_ln86 = add i8 %zext_ln86, i8 %zext_ln84

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.63:13 %zext_ln35 = zext i8 %add_ln86

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.63:14 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i5 %m32, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.63:15 %rend110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend110"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.63:16 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.63:17 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.63:18 %rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend108"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc.63:19 %sext_ln88 = sext i5 %m32

]]></Node>
<StgValue><ssdm name="sext_ln88"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.63:20 %m29 = add i32 %sext_ln88, i32 %m29_1_load

]]></Node>
<StgValue><ssdm name="m29"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.63:21 %store_ln35 = store i32 %zext_ln35, i32 %add_i4401_lcssa_phi

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.63:22 %store_ln22 = store i32 %m29, i32 %m29_1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.63:23 %br_ln85 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="149" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup:4 %m36_1 = load i5 %in_scalar_addr_1

]]></Node>
<StgValue><ssdm name="m36_1"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup:5 %m36 = sext i4 %m36_1

]]></Node>
<StgValue><ssdm name="m36"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="4">
<![CDATA[
for.cond.cleanup:6 %sext_ln22 = sext i4 %m36_1

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup:9 %br_ln91 = br void %L_n2_2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
L_n2_2:0 %i_n2_0_1 = load i4 %i_n2_0

]]></Node>
<StgValue><ssdm name="i_n2_0_1"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L_n2_2:1 %m29_6 = load i32 %m29_2

]]></Node>
<StgValue><ssdm name="m29_6"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n2_2:2 %icmp_ln91 = icmp_eq  i4 %i_n2_0_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n2_2:3 %i_n2_0_2 = add i4 %i_n2_0_1, i4 1

]]></Node>
<StgValue><ssdm name="i_n2_0_2"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L_n2_2:4 %br_ln91 = br i1 %icmp_ln91, void %L_n2_2.split, void %for.cond.cleanup28

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
L_n2_2.split:0 %specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln3"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
L_n2_2.split:1 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L_n2_2.split:2 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
L_n2_2.split:3 %br_ln92 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup28:0 %i_n3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_n3_0"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup28:1 %add_i3721_lcssa_lcssa_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i3721_lcssa_lcssa_phi"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup28:2 %mul_i3788_lcssa2_lcssa_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="mul_i3788_lcssa2_lcssa_phi"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup28:3 %m29_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m29_4"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup28:10 %in_scalar_addr_2 = getelementptr i4 %in_scalar, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="in_scalar_addr_2"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:11 %in_scalar_load_2 = load i5 %in_scalar_addr_2

]]></Node>
<StgValue><ssdm name="in_scalar_load_2"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup28:21 %in_scalar_addr_3 = getelementptr i4 %in_scalar, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="in_scalar_addr_3"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:22 %m47 = load i5 %in_scalar_addr_3

]]></Node>
<StgValue><ssdm name="m47"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup28:40 %store_ln22 = store i32 %m29_6, i32 %m29_4

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup28:41 %store_ln98 = store i4 0, i4 %i_n3_0

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc53:0 %i_n2_1 = phi i4 0, void %L_n2_2.split, i4 %add_ln92, void %fpga_resource_hint.for.inc53.61

]]></Node>
<StgValue><ssdm name="i_n2_1"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53:1 %icmp_ln92 = icmp_eq  i4 %i_n2_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53:2 %add_ln92 = add i4 %i_n2_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53:3 %br_ln92 = br i1 %icmp_ln92, void %fpga_resource_hint.for.inc53.61, void %for.inc56

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc53.61:1 %zext_ln92 = zext i4 %i_n2_1

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc53.61:6 %in_data_0_addr = getelementptr i2 %in_data_0, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="in_data_0_addr"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc53.61:7 %in_data_0_load = load i4 %in_data_0_addr

]]></Node>
<StgValue><ssdm name="in_data_0_load"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc53.61:8 %in_data_4_addr_1 = getelementptr i2 %in_data_4, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="in_data_4_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc53.61:9 %in_data_4_load_1 = load i4 %in_data_4_addr_1

]]></Node>
<StgValue><ssdm name="in_data_4_load_1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc56:0 %store_ln91 = store i4 %i_n2_0_2, i4 %i_n2_0

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
for.inc56:1 %br_ln91 = br void %L_n2_2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="183" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc53.61:7 %in_data_0_load = load i4 %in_data_0_addr

]]></Node>
<StgValue><ssdm name="in_data_0_load"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc53.61:9 %in_data_4_load_1 = load i4 %in_data_4_addr_1

]]></Node>
<StgValue><ssdm name="in_data_4_load_1"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc53.61:10 %sext_ln94 = sext i2 %in_data_0_load

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc53.61:11 %sext_ln94_1 = sext i2 %in_data_0_load

]]></Node>
<StgValue><ssdm name="sext_ln94_1"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.for.inc53.61:12 %zext_ln94 = zext i17 %sext_ln94_1

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc53.61:13 %sext_ln94_2 = sext i2 %in_data_4_load_1

]]></Node>
<StgValue><ssdm name="sext_ln94_2"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc53.61:14 %sext_ln94_3 = sext i2 %in_data_4_load_1

]]></Node>
<StgValue><ssdm name="sext_ln94_3"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.for.inc53.61:15 %zext_ln94_1 = zext i17 %sext_ln94_3

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.inc53.61:16 %m37 = add i3 %sext_ln94_2, i3 %sext_ln94

]]></Node>
<StgValue><ssdm name="m37"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.for.inc53.61:17 %add_ln94 = add i18 %zext_ln94_1, i18 %zext_ln94

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="18">
<![CDATA[
fpga_resource_hint.for.inc53.61:18 %zext_ln38 = zext i18 %add_ln94

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc53.61:19 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i3 %m37, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc53.61:25 %store_ln38 = store i32 %zext_ln38, i32 %add_i4195_lcssa_phi

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc53.61:0 %m29_2_load = load i32 %m29_2

]]></Node>
<StgValue><ssdm name="m29_2_load"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc53.61:2 %specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln4"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc53.61:3 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc53.61:4 %specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln92"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc53.61:5 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc53.61:20 %rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend132"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc53.61:21 %sext_ln95 = sext i3 %m37

]]></Node>
<StgValue><ssdm name="sext_ln95"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc53.61:22 %add_ln95 = add i5 %m36, i5 %sext_ln95

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc53.61:23 %sext_ln95_1 = sext i5 %add_ln95

]]></Node>
<StgValue><ssdm name="sext_ln95_1"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc53.61:24 %m29_9 = add i32 %m29_2_load, i32 %sext_ln95_1

]]></Node>
<StgValue><ssdm name="m29_9"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
fpga_resource_hint.for.inc53.61:26 %store_ln22 = store i32 %m29_9, i32 %m29_2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc53.61:27 %br_ln92 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="208" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:11 %in_scalar_load_2 = load i5 %in_scalar_addr_2

]]></Node>
<StgValue><ssdm name="in_scalar_load_2"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:22 %m47 = load i5 %in_scalar_addr_3

]]></Node>
<StgValue><ssdm name="m47"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup28:23 %in_scalar_addr_4 = getelementptr i4 %in_scalar, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="in_scalar_addr_4"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:24 %in_scalar_load_4 = load i5 %in_scalar_addr_4

]]></Node>
<StgValue><ssdm name="in_scalar_load_4"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup28:26 %in_scalar_addr_5 = getelementptr i4 %in_scalar, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_scalar_addr_5"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:27 %in_scalar_load_5 = load i5 %in_scalar_addr_5

]]></Node>
<StgValue><ssdm name="in_scalar_load_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="214" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:24 %in_scalar_load_4 = load i5 %in_scalar_addr_4

]]></Node>
<StgValue><ssdm name="in_scalar_load_4"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup28:25 %m48 = trunc i4 %in_scalar_load_4

]]></Node>
<StgValue><ssdm name="m48"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:27 %in_scalar_load_5 = load i5 %in_scalar_addr_5

]]></Node>
<StgValue><ssdm name="in_scalar_load_5"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup28:28 %in_scalar_addr_6 = getelementptr i4 %in_scalar, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="in_scalar_addr_6"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:29 %in_scalar_load_6 = load i5 %in_scalar_addr_6

]]></Node>
<StgValue><ssdm name="in_scalar_load_6"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup28:32 %in_scalar_addr_7 = getelementptr i4 %in_scalar, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="in_scalar_addr_7"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:33 %in_scalar_load_7 = load i5 %in_scalar_addr_7

]]></Node>
<StgValue><ssdm name="in_scalar_load_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup28:4 %add_i4195_lcssa_phi_load_1 = load i32 %add_i4195_lcssa_phi

]]></Node>
<StgValue><ssdm name="add_i4195_lcssa_phi_load_1"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup28:5 %add_i4401_lcssa_phi_load = load i32 %add_i4401_lcssa_phi

]]></Node>
<StgValue><ssdm name="add_i4401_lcssa_phi_load"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="32">
<![CDATA[
for.cond.cleanup28:6 %trunc_ln86 = trunc i32 %add_i4401_lcssa_phi_load

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="4">
<![CDATA[
for.cond.cleanup28:7 %conv_i4118 = sext i4 %m36_1

]]></Node>
<StgValue><ssdm name="conv_i4118"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="32">
<![CDATA[
for.cond.cleanup28:8 %empty = trunc i32 %add_i4195_lcssa_phi_load_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup28:9 %m41 = add i12 %empty, i12 %conv_i4118

]]></Node>
<StgValue><ssdm name="m41"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="4">
<![CDATA[
for.cond.cleanup28:12 %in_scalar_load_2_cast = sext i4 %in_scalar_load_2

]]></Node>
<StgValue><ssdm name="in_scalar_load_2_cast"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="6">
<![CDATA[
for.cond.cleanup28:13 %trunc_ln86_cast = sext i6 %trunc_ln86

]]></Node>
<StgValue><ssdm name="trunc_ln86_cast"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.cond.cleanup28:14 %m42 = mul i10 %trunc_ln86_cast, i10 %in_scalar_load_2_cast

]]></Node>
<StgValue><ssdm name="m42"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="12">
<![CDATA[
for.cond.cleanup28:15 %m41_cast = sext i12 %m41

]]></Node>
<StgValue><ssdm name="m41_cast"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="32">
<![CDATA[
for.cond.cleanup28:16 %empty_28 = trunc i32 %add_i4195_lcssa_phi_load_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="6">
<![CDATA[
for.cond.cleanup28:17 %conv_i3809_cast = sext i6 %empty_28

]]></Node>
<StgValue><ssdm name="conv_i3809_cast"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup28:18 %in_scalar_load_2_cast21 = sext i4 %in_scalar_load_2

]]></Node>
<StgValue><ssdm name="in_scalar_load_2_cast21"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="4">
<![CDATA[
for.cond.cleanup28:19 %conv25_i3720_cast_cast_cast = sext i4 %in_scalar_load_2

]]></Node>
<StgValue><ssdm name="conv25_i3720_cast_cast_cast"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="14">
<![CDATA[
for.cond.cleanup28:20 %conv25_i3720_cast_cast_cast_cast = zext i14 %conv25_i3720_cast_cast_cast

]]></Node>
<StgValue><ssdm name="conv25_i3720_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:29 %in_scalar_load_6 = load i5 %in_scalar_addr_6

]]></Node>
<StgValue><ssdm name="in_scalar_load_6"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup28:30 %in_scalar_load_6_cast = sext i4 %in_scalar_load_6

]]></Node>
<StgValue><ssdm name="in_scalar_load_6_cast"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup28:31 %m50 = add i5 %in_scalar_load_6_cast, i5 %m36

]]></Node>
<StgValue><ssdm name="m50"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:33 %in_scalar_load_7 = load i5 %in_scalar_addr_7

]]></Node>
<StgValue><ssdm name="in_scalar_load_7"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:34 %sext_ln22_1 = sext i5 %m50

]]></Node>
<StgValue><ssdm name="sext_ln22_1"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="5">
<![CDATA[
for.cond.cleanup28:35 %sext_ln22_2 = sext i5 %m50

]]></Node>
<StgValue><ssdm name="sext_ln22_2"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="4">
<![CDATA[
for.cond.cleanup28:36 %m47_cast = sext i4 %m47

]]></Node>
<StgValue><ssdm name="m47_cast"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="2">
<![CDATA[
for.cond.cleanup28:37 %m48_cast = sext i2 %m48

]]></Node>
<StgValue><ssdm name="m48_cast"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="4">
<![CDATA[
for.cond.cleanup28:38 %in_scalar_load_5_cast = sext i4 %in_scalar_load_5

]]></Node>
<StgValue><ssdm name="in_scalar_load_5_cast"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup28:39 %sext_ln98 = sext i4 %in_scalar_load_7

]]></Node>
<StgValue><ssdm name="sext_ln98"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup28:42 %br_ln98 = br void %L_n3_2

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
L_n3_2:0 %i_n3_0_1 = load i4 %i_n3_0

]]></Node>
<StgValue><ssdm name="i_n3_0_1"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n3_2:1 %icmp_ln98 = icmp_eq  i4 %i_n3_0_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n3_2:2 %i_n3_0_2 = add i4 %i_n3_0_1, i4 1

]]></Node>
<StgValue><ssdm name="i_n3_0_2"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L_n3_2:3 %br_ln98 = br i1 %icmp_ln98, void %L_n3_2.split, void %for.cond.cleanup61

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
L_n3_2.split:0 %specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln5"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
L_n3_2.split:1 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L_n3_2.split:2 %specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln98"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
L_n3_2.split:3 %br_ln99 = br void %for.inc168

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup61:0 %i_n7_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_n7_0"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup61:1 %m29_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m29_7"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup61:2 %mul_i2303_lcssa1_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="mul_i2303_lcssa1_phi"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup61:3 %mul_i2530_lcssa_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="mul_i2530_lcssa_phi"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:18 %in_data_12_addr = getelementptr i2 %in_data_12, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="in_data_12_addr"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:19 %in_data_12_load = load i4 %in_data_12_addr

]]></Node>
<StgValue><ssdm name="in_data_12_load"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:21 %in_data_12_addr_1 = getelementptr i2 %in_data_12, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_data_12_addr_1"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:22 %in_data_12_load_1 = load i4 %in_data_12_addr_1

]]></Node>
<StgValue><ssdm name="in_data_12_load_1"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:49 %empty_33 = trunc i4 %in_scalar_load_5

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:50 %in_data_6_addr = getelementptr i2 %in_data_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="in_data_6_addr"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:51 %in_data_6_load = load i4 %in_data_6_addr

]]></Node>
<StgValue><ssdm name="in_data_6_load"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:53 %in_data_6_addr_1 = getelementptr i2 %in_data_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_data_6_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:54 %in_data_6_load_1 = load i4 %in_data_6_addr_1

]]></Node>
<StgValue><ssdm name="in_data_6_load_1"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:195 %conv25_i2356 = sext i4 %m36_1

]]></Node>
<StgValue><ssdm name="conv25_i2356"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup61:196 %m76 = add i6 %conv25_i2356, i6 %trunc_ln86

]]></Node>
<StgValue><ssdm name="m76"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:201 %store_ln155 = store i4 0, i4 %i_n7_0

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="271" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc168:0 %indvar_flatten = phi i7 0, void %L_n3_2.split, i7 %add_ln99, void %fpga_resource_hint.for.inc168.60

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc168:1 %i_n3_2 = phi i4 0, void %L_n3_2.split, i4 %add_ln100, void %fpga_resource_hint.for.inc168.60

]]></Node>
<StgValue><ssdm name="i_n3_2"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc168:2 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc168:3 %icmp_ln99 = icmp_eq  i7 %indvar_flatten, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc168:4 %add_ln99 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc168:5 %br_ln99 = br i1 %icmp_ln99, void %fpga_resource_hint.for.inc168.60, void %for.inc174

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc168.60:4 %icmp_ln100 = icmp_eq  i4 %i_n3_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.inc168.60:5 %select_ln6 = select i1 %icmp_ln100, i4 0, i4 %i_n3_2

]]></Node>
<StgValue><ssdm name="select_ln6"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc168.60:7 %zext_ln100 = zext i4 %select_ln6

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc168.60:15 %in_data_12_addr_8 = getelementptr i2 %in_data_12, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="in_data_12_addr_8"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc168.60:16 %in_data_12_load_8 = load i4 %in_data_12_addr_8

]]></Node>
<StgValue><ssdm name="in_data_12_load_8"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc168.60:50 %add_ln100 = add i4 %select_ln6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc168.60:9 %in_data_6_addr_8 = getelementptr i2 %in_data_6, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="in_data_6_addr_8"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc168.60:10 %in_data_6_load_8 = load i4 %in_data_6_addr_8

]]></Node>
<StgValue><ssdm name="in_data_6_load_8"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc168.60:16 %in_data_12_load_8 = load i4 %in_data_12_addr_8

]]></Node>
<StgValue><ssdm name="in_data_12_load_8"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc168.60:24 %in_data_0_addr_1 = getelementptr i2 %in_data_0, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="in_data_0_addr_1"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc168.60:25 %in_data_0_load_1 = load i4 %in_data_0_addr_1

]]></Node>
<StgValue><ssdm name="in_data_0_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="288" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc168.60:10 %in_data_6_load_8 = load i4 %in_data_6_addr_8

]]></Node>
<StgValue><ssdm name="in_data_6_load_8"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc168.60:11 %sext_ln103 = sext i2 %in_data_6_load_8

]]></Node>
<StgValue><ssdm name="sext_ln103"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc168.60:12 %m43 = add i5 %m36, i5 %sext_ln103

]]></Node>
<StgValue><ssdm name="m43"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc168.60:13 %sext_ln105 = sext i5 %m43

]]></Node>
<StgValue><ssdm name="sext_ln105"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc168.60:17 %sext_ln106 = sext i2 %in_data_12_load_8

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc168.60:18 %mul_ln106 = mul i8 %conv_i3809_cast, i8 %sext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc168.60:19 %sext_ln43 = sext i8 %mul_ln106

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc168.60:20 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln106, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc168.60:21 %m45 = trunc i8 %mul_ln106

]]></Node>
<StgValue><ssdm name="m45"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc168.60:23 %sext_ln108 = sext i6 %m45

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc168.60:25 %in_data_0_load_1 = load i4 %in_data_0_addr_1

]]></Node>
<StgValue><ssdm name="in_data_0_load_1"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc168.60:26 %sext_ln108_1 = sext i2 %in_data_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln108_1"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="14" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc168.60:27 %sext_ln108_2 = sext i2 %in_data_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln108_2"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="15" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc168.60:28 %zext_ln108 = zext i14 %sext_ln108_2

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc168.60:29 %m46 = add i5 %sext_ln108_1, i5 %in_scalar_load_2_cast21

]]></Node>
<StgValue><ssdm name="m46"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.inc168.60:30 %add_ln108 = add i15 %zext_ln108, i15 %conv25_i3720_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="15">
<![CDATA[
fpga_resource_hint.for.inc168.60:31 %zext_ln108_1 = zext i15 %add_ln108

]]></Node>
<StgValue><ssdm name="zext_ln108_1"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc168.60:32 %sext_ln34 = sext i5 %m46

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc168.60:33 %add_ln115 = add i10 %m42, i10 %sext_ln34

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc168.60:35 %add_ln115_1 = add i7 %sext_ln22_1, i7 %sext_ln108

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc168.60:36 %sext_ln115 = sext i7 %add_ln115_1

]]></Node>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc168.60:37 %add_ln115_2 = add i13 %sext_ln115, i13 %m41_cast

]]></Node>
<StgValue><ssdm name="add_ln115_2"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc168.60:39 %add_ln115_4 = add i6 %sext_ln105, i6 %m47_cast

]]></Node>
<StgValue><ssdm name="add_ln115_4"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc168.60:40 %sext_ln115_2 = sext i6 %add_ln115_4

]]></Node>
<StgValue><ssdm name="sext_ln115_2"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc168.60:41 %add_ln115_5 = add i5 %sext_ln98, i5 %m48_cast

]]></Node>
<StgValue><ssdm name="add_ln115_5"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc168.60:42 %sext_ln115_3 = sext i5 %add_ln115_5

]]></Node>
<StgValue><ssdm name="sext_ln115_3"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc168.60:43 %add_ln115_6 = add i6 %sext_ln115_3, i6 %in_scalar_load_5_cast

]]></Node>
<StgValue><ssdm name="add_ln115_6"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc168.60:44 %sext_ln115_4 = sext i6 %add_ln115_6

]]></Node>
<StgValue><ssdm name="sext_ln115_4"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc168.60:45 %add_ln115_7 = add i7 %sext_ln115_4, i7 %sext_ln115_2

]]></Node>
<StgValue><ssdm name="add_ln115_7"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc168.60:52 %store_ln43 = store i32 %sext_ln43, i32 %mul_i3788_lcssa2_lcssa_phi

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc168.60:53 %store_ln108 = store i32 %zext_ln108_1, i32 %add_i3721_lcssa_lcssa_phi

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="319" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc168.60:0 %m29_4_load_1 = load i32 %m29_4

]]></Node>
<StgValue><ssdm name="m29_4_load_1"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc168.60:1 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc168.60:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n3_2_L_n3_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc168.60:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc168.60:6 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc168.60:8 %specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln7"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc168.60:14 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc168.60:22 %rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend112"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc168.60:34 %sext_ln115_1 = sext i10 %add_ln115

]]></Node>
<StgValue><ssdm name="sext_ln115_1"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc168.60:38 %add_ln115_3 = add i13 %add_ln115_2, i13 %sext_ln115_1

]]></Node>
<StgValue><ssdm name="add_ln115_3"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc168.60:46 %sext_ln115_5 = sext i7 %add_ln115_7

]]></Node>
<StgValue><ssdm name="sext_ln115_5"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc168.60:47 %add_ln115_8 = add i13 %sext_ln115_5, i13 %add_ln115_3

]]></Node>
<StgValue><ssdm name="add_ln115_8"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc168.60:48 %sext_ln115_6 = sext i13 %add_ln115_8

]]></Node>
<StgValue><ssdm name="sext_ln115_6"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc168.60:49 %m29_21 = add i32 %m29_4_load_1, i32 %sext_ln115_6

]]></Node>
<StgValue><ssdm name="m29_21"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc168.60:51 %store_ln22 = store i32 %m29_21, i32 %m29_4

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc168.60:54 %br_ln100 = br void %for.inc168

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc174:0 %store_ln98 = store i4 %i_n3_0_2, i4 %i_n3_0

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
for.inc174:1 %br_ln98 = br void %L_n3_2

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="337" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:19 %in_data_12_load = load i4 %in_data_12_addr

]]></Node>
<StgValue><ssdm name="in_data_12_load"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:22 %in_data_12_load_1 = load i4 %in_data_12_addr_1

]]></Node>
<StgValue><ssdm name="in_data_12_load_1"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:24 %in_data_12_addr_2 = getelementptr i2 %in_data_12, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="in_data_12_addr_2"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:25 %in_data_12_load_2 = load i4 %in_data_12_addr_2

]]></Node>
<StgValue><ssdm name="in_data_12_load_2"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:27 %in_data_12_addr_3 = getelementptr i2 %in_data_12, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_data_12_addr_3"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:28 %in_data_12_load_3 = load i4 %in_data_12_addr_3

]]></Node>
<StgValue><ssdm name="in_data_12_load_3"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:51 %in_data_6_load = load i4 %in_data_6_addr

]]></Node>
<StgValue><ssdm name="in_data_6_load"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:54 %in_data_6_load_1 = load i4 %in_data_6_addr_1

]]></Node>
<StgValue><ssdm name="in_data_6_load_1"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:56 %in_data_6_addr_2 = getelementptr i2 %in_data_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="in_data_6_addr_2"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:57 %in_data_6_load_2 = load i4 %in_data_6_addr_2

]]></Node>
<StgValue><ssdm name="in_data_6_load_2"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:60 %in_data_6_addr_3 = getelementptr i2 %in_data_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_data_6_addr_3"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:61 %in_data_6_load_3 = load i4 %in_data_6_addr_3

]]></Node>
<StgValue><ssdm name="in_data_6_load_3"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:111 %sext_ln143_17 = sext i2 %in_data_6_load

]]></Node>
<StgValue><ssdm name="sext_ln143_17"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:112 %sext_ln143_18 = sext i2 %in_data_6_load_1

]]></Node>
<StgValue><ssdm name="sext_ln143_18"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:163 %tmp33 = add i3 %sext_ln143_17, i3 %sext_ln143_18

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="352" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:25 %in_data_12_load_2 = load i4 %in_data_12_addr_2

]]></Node>
<StgValue><ssdm name="in_data_12_load_2"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:28 %in_data_12_load_3 = load i4 %in_data_12_addr_3

]]></Node>
<StgValue><ssdm name="in_data_12_load_3"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:31 %in_data_12_addr_4 = getelementptr i2 %in_data_12, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in_data_12_addr_4"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:32 %in_data_12_load_4 = load i4 %in_data_12_addr_4

]]></Node>
<StgValue><ssdm name="in_data_12_load_4"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:35 %in_data_12_addr_5 = getelementptr i2 %in_data_12, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="in_data_12_addr_5"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:36 %in_data_12_load_5 = load i4 %in_data_12_addr_5

]]></Node>
<StgValue><ssdm name="in_data_12_load_5"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:57 %in_data_6_load_2 = load i4 %in_data_6_addr_2

]]></Node>
<StgValue><ssdm name="in_data_6_load_2"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:61 %in_data_6_load_3 = load i4 %in_data_6_addr_3

]]></Node>
<StgValue><ssdm name="in_data_6_load_3"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:64 %in_data_6_addr_4 = getelementptr i2 %in_data_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in_data_6_addr_4"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:65 %in_data_6_load_4 = load i4 %in_data_6_addr_4

]]></Node>
<StgValue><ssdm name="in_data_6_load_4"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:68 %in_data_6_addr_5 = getelementptr i2 %in_data_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="in_data_6_addr_5"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:69 %in_data_6_load_5 = load i4 %in_data_6_addr_5

]]></Node>
<StgValue><ssdm name="in_data_6_load_5"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:113 %sext_ln143_19 = sext i2 %in_data_6_load_2

]]></Node>
<StgValue><ssdm name="sext_ln143_19"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:114 %sext_ln143_20 = sext i2 %in_data_6_load_3

]]></Node>
<StgValue><ssdm name="sext_ln143_20"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:164 %tmp33_cast = sext i3 %tmp33

]]></Node>
<StgValue><ssdm name="tmp33_cast"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:165 %tmp34 = add i3 %sext_ln143_19, i3 %sext_ln143_20

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:166 %tmp34_cast = sext i3 %tmp34

]]></Node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:167 %tmp32 = add i4 %tmp34_cast, i4 %tmp33_cast

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="370" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:32 %in_data_12_load_4 = load i4 %in_data_12_addr_4

]]></Node>
<StgValue><ssdm name="in_data_12_load_4"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:36 %in_data_12_load_5 = load i4 %in_data_12_addr_5

]]></Node>
<StgValue><ssdm name="in_data_12_load_5"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:38 %in_data_12_addr_6 = getelementptr i2 %in_data_12, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="in_data_12_addr_6"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:39 %in_data_12_load_6 = load i4 %in_data_12_addr_6

]]></Node>
<StgValue><ssdm name="in_data_12_load_6"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:41 %in_data_12_addr_7 = getelementptr i2 %in_data_12, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="in_data_12_addr_7"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:42 %in_data_12_load_7 = load i4 %in_data_12_addr_7

]]></Node>
<StgValue><ssdm name="in_data_12_load_7"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:65 %in_data_6_load_4 = load i4 %in_data_6_addr_4

]]></Node>
<StgValue><ssdm name="in_data_6_load_4"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:69 %in_data_6_load_5 = load i4 %in_data_6_addr_5

]]></Node>
<StgValue><ssdm name="in_data_6_load_5"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:71 %in_data_6_addr_6 = getelementptr i2 %in_data_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="in_data_6_addr_6"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:72 %in_data_6_load_6 = load i4 %in_data_6_addr_6

]]></Node>
<StgValue><ssdm name="in_data_6_load_6"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:74 %in_data_6_addr_7 = getelementptr i2 %in_data_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="in_data_6_addr_7"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:75 %in_data_6_load_7 = load i4 %in_data_6_addr_7

]]></Node>
<StgValue><ssdm name="in_data_6_load_7"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:115 %sext_ln143_21 = sext i2 %in_data_6_load_4

]]></Node>
<StgValue><ssdm name="sext_ln143_21"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:116 %sext_ln143_22 = sext i2 %in_data_6_load_5

]]></Node>
<StgValue><ssdm name="sext_ln143_22"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:169 %tmp36 = add i3 %sext_ln143_21, i3 %sext_ln143_22

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="385" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup61:4 %mul_i3788_lcssa2_lcssa_phi_load = load i32 %mul_i3788_lcssa2_lcssa_phi

]]></Node>
<StgValue><ssdm name="mul_i3788_lcssa2_lcssa_phi_load"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup61:6 %add_i4195_lcssa_phi_load = load i32 %add_i4195_lcssa_phi

]]></Node>
<StgValue><ssdm name="add_i4195_lcssa_phi_load"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup61:7 %in_scalar_addr_8 = getelementptr i4 %in_scalar, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="in_scalar_addr_8"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup61:8 %in_scalar_load_8 = load i5 %in_scalar_addr_8

]]></Node>
<StgValue><ssdm name="in_scalar_load_8"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="32">
<![CDATA[
for.cond.cleanup61:9 %empty_29 = trunc i32 %add_i4195_lcssa_phi_load

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="32">
<![CDATA[
for.cond.cleanup61:10 %empty_30 = trunc i32 %mul_i3788_lcssa2_lcssa_phi_load

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup61:11 %mul_i3092 = mul i5 %empty_30, i5 %empty_29

]]></Node>
<StgValue><ssdm name="mul_i3092"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="32">
<![CDATA[
for.cond.cleanup61:12 %trunc_ln106 = trunc i32 %mul_i3788_lcssa2_lcssa_phi_load

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup61:13 %mul_i2994 = mul i8 %sext_ln22, i8 %sext_ln22

]]></Node>
<StgValue><ssdm name="mul_i2994"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="8">
<![CDATA[
for.cond.cleanup61:14 %empty_31 = trunc i8 %mul_i2994

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="32">
<![CDATA[
for.cond.cleanup61:15 %empty_32 = trunc i32 %add_i4195_lcssa_phi_load

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:16 %conv4_i2839 = sext i4 %in_scalar_load

]]></Node>
<StgValue><ssdm name="conv4_i2839"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup61:17 %conv_i2819 = add i8 %empty_32, i8 %conv4_i2839

]]></Node>
<StgValue><ssdm name="conv_i2819"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:39 %in_data_12_load_6 = load i4 %in_data_12_addr_6

]]></Node>
<StgValue><ssdm name="in_data_12_load_6"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:42 %in_data_12_load_7 = load i4 %in_data_12_addr_7

]]></Node>
<StgValue><ssdm name="in_data_12_load_7"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:43 %conv_i2951_7 = sext i2 %in_data_12_load_7

]]></Node>
<StgValue><ssdm name="conv_i2951_7"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:48 %conv_i2917_7 = mul i3 %empty_31, i3 %conv_i2951_7

]]></Node>
<StgValue><ssdm name="conv_i2917_7"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:72 %in_data_6_load_6 = load i4 %in_data_6_addr_6

]]></Node>
<StgValue><ssdm name="in_data_6_load_6"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:75 %in_data_6_load_7 = load i4 %in_data_6_addr_7

]]></Node>
<StgValue><ssdm name="in_data_6_load_7"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="8">
<![CDATA[
for.cond.cleanup61:82 %empty_34 = trunc i8 %mul_i2994

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:117 %in_data_6_load_6_cast = sext i2 %in_data_6_load_6

]]></Node>
<StgValue><ssdm name="in_data_6_load_6_cast"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:118 %in_data_6_load_7_cast = sext i2 %in_data_6_load_7

]]></Node>
<StgValue><ssdm name="in_data_6_load_7_cast"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:168 %tmp32_cast = sext i4 %tmp32

]]></Node>
<StgValue><ssdm name="tmp32_cast"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:170 %tmp36_cast = sext i3 %tmp36

]]></Node>
<StgValue><ssdm name="tmp36_cast"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:171 %tmp37 = add i3 %in_data_6_load_6_cast, i3 %in_data_6_load_7_cast

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:172 %tmp37_cast = sext i3 %tmp37

]]></Node>
<StgValue><ssdm name="tmp37_cast"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:173 %tmp35 = add i4 %tmp37_cast, i4 %tmp36_cast

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="412" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:174 %tmp35_cast = sext i4 %tmp35

]]></Node>
<StgValue><ssdm name="tmp35_cast"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup61:175 %tmp31 = add i5 %tmp35_cast, i5 %tmp32_cast

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="8">
<![CDATA[
for.cond.cleanup61:192 %m73 = trunc i8 %mul_i2994

]]></Node>
<StgValue><ssdm name="m73"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="5" op_0_bw="8">
<![CDATA[
for.cond.cleanup61:197 %empty_35 = trunc i8 %mul_i2994

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="416" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup61:8 %in_scalar_load_8 = load i5 %in_scalar_addr_8

]]></Node>
<StgValue><ssdm name="in_scalar_load_8"/></StgValue>
</operation>

<operation id="417" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:20 %conv_i2951 = sext i2 %in_data_12_load

]]></Node>
<StgValue><ssdm name="conv_i2951"/></StgValue>
</operation>

<operation id="418" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:23 %conv_i2951_1 = sext i2 %in_data_12_load_1

]]></Node>
<StgValue><ssdm name="conv_i2951_1"/></StgValue>
</operation>

<operation id="419" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:26 %conv_i2951_2 = sext i2 %in_data_12_load_2

]]></Node>
<StgValue><ssdm name="conv_i2951_2"/></StgValue>
</operation>

<operation id="420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:29 %conv_i2951_3 = sext i2 %in_data_12_load_3

]]></Node>
<StgValue><ssdm name="conv_i2951_3"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:30 %conv_i2917_3 = mul i3 %empty_31, i3 %conv_i2951_3

]]></Node>
<StgValue><ssdm name="conv_i2917_3"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:33 %conv_i2951_4 = sext i2 %in_data_12_load_4

]]></Node>
<StgValue><ssdm name="conv_i2951_4"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:34 %conv_i2917_4 = mul i3 %empty_31, i3 %conv_i2951_4

]]></Node>
<StgValue><ssdm name="conv_i2917_4"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:37 %conv_i2951_5 = sext i2 %in_data_12_load_5

]]></Node>
<StgValue><ssdm name="conv_i2951_5"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="2">
<![CDATA[
for.cond.cleanup61:40 %conv_i2951_6 = sext i2 %in_data_12_load_6

]]></Node>
<StgValue><ssdm name="conv_i2951_6"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:45 %conv_i2917 = mul i3 %empty_31, i3 %conv_i2951

]]></Node>
<StgValue><ssdm name="conv_i2917"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:46 %conv_i2917_1 = mul i3 %empty_31, i3 %conv_i2951_1

]]></Node>
<StgValue><ssdm name="conv_i2917_1"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:47 %conv_i2917_2 = mul i3 %empty_31, i3 %conv_i2951_2

]]></Node>
<StgValue><ssdm name="conv_i2917_2"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:52 %add_i2718 = add i3 %conv_i2917_7, i3 %conv_i2951

]]></Node>
<StgValue><ssdm name="add_i2718"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:55 %add_i2718_1 = add i3 %conv_i2917_7, i3 %conv_i2951_1

]]></Node>
<StgValue><ssdm name="add_i2718_1"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:58 %add_i2718_2 = add i3 %conv_i2917_7, i3 %conv_i2951_2

]]></Node>
<StgValue><ssdm name="add_i2718_2"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:59 %conv_i2628_2 = mul i3 %empty_33, i3 %conv_i2951_2

]]></Node>
<StgValue><ssdm name="conv_i2628_2"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:62 %add_i2718_3 = add i3 %conv_i2917_7, i3 %conv_i2951_3

]]></Node>
<StgValue><ssdm name="add_i2718_3"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:63 %conv_i2628_3 = mul i3 %empty_33, i3 %conv_i2951_3

]]></Node>
<StgValue><ssdm name="conv_i2628_3"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:66 %add_i2718_4 = add i3 %conv_i2917_7, i3 %conv_i2951_4

]]></Node>
<StgValue><ssdm name="add_i2718_4"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:67 %conv_i2628_4 = mul i3 %empty_33, i3 %conv_i2951_4

]]></Node>
<StgValue><ssdm name="conv_i2628_4"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:70 %conv_i2628_5 = mul i3 %empty_33, i3 %conv_i2951_5

]]></Node>
<StgValue><ssdm name="conv_i2628_5"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:73 %conv_i2628_6 = mul i3 %empty_33, i3 %conv_i2951_6

]]></Node>
<StgValue><ssdm name="conv_i2628_6"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:76 %conv_i2628_7 = mul i3 %empty_33, i3 %conv_i2951_7

]]></Node>
<StgValue><ssdm name="conv_i2628_7"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:77 %conv_i2917_5 = mul i3 %empty_31, i3 %conv_i2951_5

]]></Node>
<StgValue><ssdm name="conv_i2917_5"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:78 %conv_i2628 = mul i3 %empty_33, i3 %conv_i2951

]]></Node>
<StgValue><ssdm name="conv_i2628"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:79 %conv_i2628_1 = mul i3 %empty_33, i3 %conv_i2951_1

]]></Node>
<StgValue><ssdm name="conv_i2628_1"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:80 %add_i2718_5 = add i3 %conv_i2917_7, i3 %conv_i2951_5

]]></Node>
<StgValue><ssdm name="add_i2718_5"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:81 %conv_i2917_6 = mul i3 %empty_31, i3 %conv_i2951_6

]]></Node>
<StgValue><ssdm name="conv_i2917_6"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:83 %add_i2718_6 = add i3 %conv_i2917_7, i3 %conv_i2951_6

]]></Node>
<StgValue><ssdm name="add_i2718_6"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="7">
<![CDATA[
for.cond.cleanup61:84 %sext_ln132 = sext i7 %empty_34

]]></Node>
<StgValue><ssdm name="sext_ln132"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup61:85 %conv_i2819_cast = sext i8 %conv_i2819

]]></Node>
<StgValue><ssdm name="conv_i2819_cast"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup61:86 %add_i2718_7 = add i3 %conv_i2917_7, i3 %conv_i2951_7

]]></Node>
<StgValue><ssdm name="add_i2718_7"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:87 %sext_ln132_1 = sext i3 %conv_i2628

]]></Node>
<StgValue><ssdm name="sext_ln132_1"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:88 %sext_ln132_2 = sext i3 %conv_i2917

]]></Node>
<StgValue><ssdm name="sext_ln132_2"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:89 %sext_ln132_3 = sext i3 %conv_i2628_1

]]></Node>
<StgValue><ssdm name="sext_ln132_3"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:90 %sext_ln132_4 = sext i3 %conv_i2917_1

]]></Node>
<StgValue><ssdm name="sext_ln132_4"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:91 %sext_ln132_5 = sext i3 %conv_i2628_2

]]></Node>
<StgValue><ssdm name="sext_ln132_5"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:92 %sext_ln132_6 = sext i3 %conv_i2917_2

]]></Node>
<StgValue><ssdm name="sext_ln132_6"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:93 %sext_ln132_7 = sext i3 %conv_i2628_3

]]></Node>
<StgValue><ssdm name="sext_ln132_7"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:94 %sext_ln143 = sext i3 %conv_i2917_3

]]></Node>
<StgValue><ssdm name="sext_ln143"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:95 %sext_ln143_1 = sext i3 %conv_i2628_4

]]></Node>
<StgValue><ssdm name="sext_ln143_1"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:96 %sext_ln143_2 = sext i3 %conv_i2917_4

]]></Node>
<StgValue><ssdm name="sext_ln143_2"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:97 %sext_ln143_3 = sext i3 %conv_i2628_5

]]></Node>
<StgValue><ssdm name="sext_ln143_3"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:98 %sext_ln143_4 = sext i3 %conv_i2917_5

]]></Node>
<StgValue><ssdm name="sext_ln143_4"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:99 %sext_ln143_5 = sext i3 %conv_i2628_6

]]></Node>
<StgValue><ssdm name="sext_ln143_5"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:100 %sext_ln143_6 = sext i3 %conv_i2917_6

]]></Node>
<StgValue><ssdm name="sext_ln143_6"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:101 %sext_ln143_7 = sext i3 %conv_i2628_7

]]></Node>
<StgValue><ssdm name="sext_ln143_7"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:102 %sext_ln143_8 = sext i3 %conv_i2917_7

]]></Node>
<StgValue><ssdm name="sext_ln143_8"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:103 %sext_ln143_9 = sext i3 %add_i2718_3

]]></Node>
<StgValue><ssdm name="sext_ln143_9"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:104 %sext_ln143_10 = sext i3 %add_i2718_4

]]></Node>
<StgValue><ssdm name="sext_ln143_10"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:105 %sext_ln143_11 = sext i3 %add_i2718_1

]]></Node>
<StgValue><ssdm name="sext_ln143_11"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:106 %sext_ln143_12 = sext i3 %add_i2718_2

]]></Node>
<StgValue><ssdm name="sext_ln143_12"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:107 %sext_ln143_13 = sext i3 %add_i2718

]]></Node>
<StgValue><ssdm name="sext_ln143_13"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:108 %sext_ln143_14 = sext i3 %add_i2718_5

]]></Node>
<StgValue><ssdm name="sext_ln143_14"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:109 %sext_ln143_15 = sext i3 %add_i2718_6

]]></Node>
<StgValue><ssdm name="sext_ln143_15"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup61:110 %sext_ln143_16 = sext i3 %add_i2718_7

]]></Node>
<StgValue><ssdm name="sext_ln143_16"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:119 %tmp7 = add i4 %sext_ln132_2, i4 %sext_ln132_1

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:120 %tmp7_cast = sext i4 %tmp7

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:121 %tmp9 = add i4 %sext_ln132_3, i4 %sext_ln132_4

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:122 %tmp9_cast = sext i4 %tmp9

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup61:123 %tmp6 = add i5 %tmp9_cast, i5 %tmp7_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="5">
<![CDATA[
for.cond.cleanup61:124 %tmp6_cast = sext i5 %tmp6

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:125 %tmp11 = add i4 %sext_ln132_5, i4 %sext_ln132_6

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:126 %tmp11_cast = sext i4 %tmp11

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:127 %tmp13 = add i4 %sext_ln132_7, i4 %sext_ln143

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:128 %tmp13_cast = sext i4 %tmp13

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup61:129 %tmp10 = add i5 %tmp13_cast, i5 %tmp11_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="5">
<![CDATA[
for.cond.cleanup61:130 %tmp10_cast = sext i5 %tmp10

]]></Node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup61:131 %tmp2 = add i6 %tmp10_cast, i6 %tmp6_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup61:132 %tmp2_cast = sext i6 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:133 %tmp16 = add i4 %sext_ln143_1, i4 %sext_ln143_2

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:134 %tmp16_cast = sext i4 %tmp16

]]></Node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:135 %tmp17 = add i4 %sext_ln143_3, i4 %sext_ln143_4

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:136 %tmp17_cast = sext i4 %tmp17

]]></Node>
<StgValue><ssdm name="tmp17_cast"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup61:137 %tmp15 = add i5 %tmp17_cast, i5 %tmp16_cast

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="5">
<![CDATA[
for.cond.cleanup61:138 %tmp15_cast = sext i5 %tmp15

]]></Node>
<StgValue><ssdm name="tmp15_cast"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:139 %tmp19 = add i4 %sext_ln143_5, i4 %sext_ln143_6

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:140 %tmp19_cast = sext i4 %tmp19

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:141 %tmp20 = add i4 %sext_ln143_7, i4 %sext_ln143_8

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:142 %tmp20_cast = sext i4 %tmp20

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup61:143 %tmp18 = add i5 %tmp20_cast, i5 %tmp19_cast

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="5">
<![CDATA[
for.cond.cleanup61:144 %tmp18_cast = sext i5 %tmp18

]]></Node>
<StgValue><ssdm name="tmp18_cast"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup61:145 %tmp14 = add i6 %tmp18_cast, i6 %tmp15_cast

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup61:146 %tmp14_cast = sext i6 %tmp14

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup61:147 %tmp = add i7 %tmp14_cast, i7 %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:149 %tmp26 = add i4 %sext_ln143_9, i4 %sext_ln143_10

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:150 %tmp26_cast = sext i4 %tmp26

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:151 %tmp27 = add i4 %sext_ln143_11, i4 %sext_ln143_12

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:152 %tmp27_cast = sext i4 %tmp27

]]></Node>
<StgValue><ssdm name="tmp27_cast"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup61:153 %tmp25 = add i5 %tmp27_cast, i5 %tmp26_cast

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="5">
<![CDATA[
for.cond.cleanup61:154 %tmp25_cast = sext i5 %tmp25

]]></Node>
<StgValue><ssdm name="tmp25_cast"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:155 %tmp29 = add i4 %sext_ln143_13, i4 %sext_ln143_14

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:156 %tmp29_cast = sext i4 %tmp29

]]></Node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup61:157 %tmp30 = add i4 %sext_ln143_15, i4 %sext_ln143_16

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:158 %tmp30_cast = sext i4 %tmp30

]]></Node>
<StgValue><ssdm name="tmp30_cast"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup61:159 %tmp28 = add i5 %tmp30_cast, i5 %tmp29_cast

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="5">
<![CDATA[
for.cond.cleanup61:160 %tmp28_cast = sext i5 %tmp28

]]></Node>
<StgValue><ssdm name="tmp28_cast"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup61:161 %tmp24 = add i6 %tmp28_cast, i6 %tmp25_cast

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup61:162 %tmp24_cast = sext i6 %tmp24

]]></Node>
<StgValue><ssdm name="tmp24_cast"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="5">
<![CDATA[
for.cond.cleanup61:176 %tmp31_cast = sext i5 %tmp31

]]></Node>
<StgValue><ssdm name="tmp31_cast"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup61:177 %tmp23 = add i7 %tmp31_cast, i7 %tmp24_cast

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="6" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:182 %in_scalar_load_8_cast = sext i4 %in_scalar_load_8

]]></Node>
<StgValue><ssdm name="in_scalar_load_8_cast"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="5">
<![CDATA[
for.cond.cleanup61:183 %mul_i3092_cast = sext i5 %mul_i3092

]]></Node>
<StgValue><ssdm name="mul_i3092_cast"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond.cleanup61:184 %tmp38 = add i9 %conv_i2819_cast, i9 %sext_ln132

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup61:185 %tmp39 = add i6 %mul_i3092_cast, i6 %in_scalar_load_8_cast

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="6">
<![CDATA[
for.cond.cleanup61:186 %tmp39_cast = sext i6 %tmp39

]]></Node>
<StgValue><ssdm name="tmp39_cast"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond.cleanup61:187 %tmp21 = add i9 %tmp39_cast, i9 %tmp38

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="524" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond.cleanup61:5 %m29_4_load = load i32 %m29_4

]]></Node>
<StgValue><ssdm name="m29_4_load"/></StgValue>
</operation>

<operation id="525" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:44 %in_scalar_load_8_cast93 = sext i4 %in_scalar_load_8

]]></Node>
<StgValue><ssdm name="in_scalar_load_8_cast93"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup61:148 %tmp_cast = sext i7 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup61:178 %tmp23_cast = sext i7 %tmp23

]]></Node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup61:179 %tmp4 = add i8 %tmp23_cast, i8 %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
for.cond.cleanup61:180 %tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp4, i6 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="14">
<![CDATA[
for.cond.cleanup61:181 %tmp1 = sext i14 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.cond.cleanup61:188 %tmp_6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %tmp21, i9 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="18">
<![CDATA[
for.cond.cleanup61:189 %tmp3 = sext i18 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup61:190 %add_ln143 = add i32 %m29_4_load, i32 %tmp1

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup61:191 %add_ln143_1 = add i32 %add_ln143, i32 %tmp3

]]></Node>
<StgValue><ssdm name="add_ln143_1"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="4">
<![CDATA[
for.cond.cleanup61:193 %in_scalar_load_4_cast = sext i4 %in_scalar_load_4

]]></Node>
<StgValue><ssdm name="in_scalar_load_4_cast"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup61:194 %m73_cast = sext i6 %m73

]]></Node>
<StgValue><ssdm name="m73_cast"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="7" op_0_bw="5">
<![CDATA[
for.cond.cleanup61:198 %conv_i2324_cast = sext i5 %empty_35

]]></Node>
<StgValue><ssdm name="conv_i2324_cast"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup61:199 %sext_ln155 = sext i6 %m76

]]></Node>
<StgValue><ssdm name="sext_ln155"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup61:200 %store_ln22 = store i32 %add_ln143_1, i32 %m29_7

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup61:202 %br_ln155 = br void %L_n7_2

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="541" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
L_n7_2:0 %i_n7_0_1 = load i4 %i_n7_0

]]></Node>
<StgValue><ssdm name="i_n7_0_1"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L_n7_2:1 %m29_12 = load i32 %m29_7

]]></Node>
<StgValue><ssdm name="m29_12"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n7_2:2 %icmp_ln155 = icmp_eq  i4 %i_n7_0_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n7_2:3 %i_n7_0_2 = add i4 %i_n7_0_1, i4 1

]]></Node>
<StgValue><ssdm name="i_n7_0_2"/></StgValue>
</operation>

<operation id="545" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L_n7_2:4 %br_ln155 = br i1 %icmp_ln155, void %L_n7_2.split, void %for.cond.cleanup330

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="546" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
L_n7_2.split:0 %specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln17"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
L_n7_2.split:1 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="548" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L_n7_2.split:2 %specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln155"/></StgValue>
</operation>

<operation id="549" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
L_n7_2.split:3 %br_ln156 = br void %for.inc399

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="550" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="2" op_0_bw="32">
<![CDATA[
for.cond.cleanup330:0 %p_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_phi"/></StgValue>
</operation>

<operation id="551" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup330:1 %phi_ln174 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln174"/></StgValue>
</operation>

<operation id="552" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup330:2 %i_n8_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_n8_1"/></StgValue>
</operation>

<operation id="553" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="7" op_0_bw="32">
<![CDATA[
for.cond.cleanup330:3 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="554" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup330:4 %m29_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m29_10"/></StgValue>
</operation>

<operation id="555" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup330:7 %in_scalar_addr_9 = getelementptr i4 %in_scalar, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="in_scalar_addr_9"/></StgValue>
</operation>

<operation id="556" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup330:8 %in_scalar_load_9 = load i5 %in_scalar_addr_9

]]></Node>
<StgValue><ssdm name="in_scalar_load_9"/></StgValue>
</operation>

<operation id="557" st_id="26" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond.cleanup330:13 %m87 = mul i9 %sext_ln22_2, i9 %in_scalar_load_8_cast93

]]></Node>
<StgValue><ssdm name="m87"/></StgValue>
</operation>

<operation id="558" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup330:14 %trunc_ln106_cast = sext i6 %trunc_ln106

]]></Node>
<StgValue><ssdm name="trunc_ln106_cast"/></StgValue>
</operation>

<operation id="559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="7" op_0_bw="3">
<![CDATA[
for.cond.cleanup330:15 %add_i2718_7_cast115 = sext i3 %add_i2718_7

]]></Node>
<StgValue><ssdm name="add_i2718_7_cast115"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup330:16 %m88 = add i7 %add_i2718_7_cast115, i7 %trunc_ln106_cast

]]></Node>
<StgValue><ssdm name="m88"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup330:18 %store_ln22 = store i32 %m29_12, i32 %m29_10

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup330:19 %store_ln0 = store i7 0, i7 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup330:20 %store_ln170 = store i4 0, i4 %i_n8_1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="564" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc399:0 %i_n7_1 = phi i4 0, void %L_n7_2.split, i4 %add_ln156, void %fpga_resource_hint.for.inc399.40

]]></Node>
<StgValue><ssdm name="i_n7_1"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc399:1 %icmp_ln156 = icmp_eq  i4 %i_n7_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc399:2 %add_ln156 = add i4 %i_n7_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc399:3 %br_ln156 = br i1 %icmp_ln156, void %fpga_resource_hint.for.inc399.40, void %for.inc402

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc399.40:1 %zext_ln156 = zext i4 %i_n7_1

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc399.40:5 %in_data_0_addr_2 = getelementptr i2 %in_data_0, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="in_data_0_addr_2"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc399.40:6 %in_data_0_load_2 = load i4 %in_data_0_addr_2

]]></Node>
<StgValue><ssdm name="in_data_0_load_2"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc399.40:12 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc399.40:14 %in_data_14_addr = getelementptr i2 %in_data_14, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="in_data_14_addr"/></StgValue>
</operation>

<operation id="573" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc399.40:15 %in_data_14_load = load i4 %in_data_14_addr

]]></Node>
<StgValue><ssdm name="in_data_14_load"/></StgValue>
</operation>

<operation id="574" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc402:0 %store_ln155 = store i4 %i_n7_0_2, i4 %i_n7_0

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="575" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
for.inc402:1 %br_ln155 = br void %L_n7_2

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="576" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc399.40:6 %in_data_0_load_2 = load i4 %in_data_0_addr_2

]]></Node>
<StgValue><ssdm name="in_data_0_load_2"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc399.40:7 %sext_ln158 = sext i2 %in_data_0_load_2

]]></Node>
<StgValue><ssdm name="sext_ln158"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc399.40:8 %m74 = mul i6 %in_scalar_load_4_cast, i6 %sext_ln158

]]></Node>
<StgValue><ssdm name="m74"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc399.40:9 %sext_ln158_1 = sext i6 %m74

]]></Node>
<StgValue><ssdm name="sext_ln158_1"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc399.40:10 %sext_ln160 = sext i6 %m74

]]></Node>
<StgValue><ssdm name="sext_ln160"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc399.40:15 %in_data_14_load = load i4 %in_data_14_addr

]]></Node>
<StgValue><ssdm name="in_data_14_load"/></StgValue>
</operation>

<operation id="582" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc399.40:16 %sext_ln162 = sext i2 %in_data_14_load

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="583" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc399.40:17 %mul_ln162 = mul i7 %conv_i2324_cast, i7 %sext_ln162

]]></Node>
<StgValue><ssdm name="mul_ln162"/></StgValue>
</operation>

<operation id="584" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc399.40:18 %sext_ln162_1 = sext i7 %mul_ln162

]]></Node>
<StgValue><ssdm name="sext_ln162_1"/></StgValue>
</operation>

<operation id="585" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="5" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc399.40:19 %m77 = trunc i7 %mul_ln162

]]></Node>
<StgValue><ssdm name="m77"/></StgValue>
</operation>

<operation id="586" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc399.40:20 %sext_ln163 = sext i5 %m77

]]></Node>
<StgValue><ssdm name="sext_ln163"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc399.40:21 %add_ln163 = add i7 %sext_ln160, i7 %sext_ln155

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="588" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc399.40:23 %add_ln163_1 = add i7 %m73_cast, i7 %sext_ln163

]]></Node>
<StgValue><ssdm name="add_ln163_1"/></StgValue>
</operation>

<operation id="589" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc399.40:28 %store_ln158 = store i32 %sext_ln158_1, i32 %mul_i2530_lcssa_phi

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="590" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc399.40:29 %store_ln162 = store i32 %sext_ln162_1, i32 %mul_i2303_lcssa1_phi

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="591" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc399.40:0 %m29_7_load = load i32 %m29_7

]]></Node>
<StgValue><ssdm name="m29_7_load"/></StgValue>
</operation>

<operation id="592" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc399.40:2 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="593" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc399.40:3 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="594" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc399.40:4 %specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln156"/></StgValue>
</operation>

<operation id="595" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc399.40:11 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="596" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc399.40:13 %rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend120"/></StgValue>
</operation>

<operation id="597" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc399.40:22 %sext_ln163_1 = sext i7 %add_ln163

]]></Node>
<StgValue><ssdm name="sext_ln163_1"/></StgValue>
</operation>

<operation id="598" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc399.40:24 %sext_ln163_2 = sext i7 %add_ln163_1

]]></Node>
<StgValue><ssdm name="sext_ln163_2"/></StgValue>
</operation>

<operation id="599" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc399.40:25 %add_ln163_2 = add i8 %sext_ln163_2, i8 %sext_ln163_1

]]></Node>
<StgValue><ssdm name="add_ln163_2"/></StgValue>
</operation>

<operation id="600" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc399.40:26 %sext_ln163_3 = sext i8 %add_ln163_2

]]></Node>
<StgValue><ssdm name="sext_ln163_3"/></StgValue>
</operation>

<operation id="601" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc399.40:27 %m29_16 = add i32 %m29_7_load, i32 %sext_ln163_3

]]></Node>
<StgValue><ssdm name="m29_16"/></StgValue>
</operation>

<operation id="602" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
fpga_resource_hint.for.inc399.40:30 %store_ln22 = store i32 %m29_16, i32 %m29_7

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="603" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc399.40:31 %br_ln156 = br void %for.inc399

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="604" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup330:5 %mul_i2303_lcssa1_phi_load_1 = load i32 %mul_i2303_lcssa1_phi

]]></Node>
<StgValue><ssdm name="mul_i2303_lcssa1_phi_load_1"/></StgValue>
</operation>

<operation id="605" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="32">
<![CDATA[
for.cond.cleanup330:6 %trunc_ln162 = trunc i32 %mul_i2303_lcssa1_phi_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln162"/></StgValue>
</operation>

<operation id="606" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="4" op_0_bw="5">
<![CDATA[
for.cond.cleanup330:8 %in_scalar_load_9 = load i5 %in_scalar_addr_9

]]></Node>
<StgValue><ssdm name="in_scalar_load_9"/></StgValue>
</operation>

<operation id="607" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="5">
<![CDATA[
for.cond.cleanup330:9 %trunc_ln162_cast = sext i5 %trunc_ln162

]]></Node>
<StgValue><ssdm name="trunc_ln162_cast"/></StgValue>
</operation>

<operation id="608" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="9" op_0_bw="4">
<![CDATA[
for.cond.cleanup330:10 %in_scalar_load_9_cast = sext i4 %in_scalar_load_9

]]></Node>
<StgValue><ssdm name="in_scalar_load_9_cast"/></StgValue>
</operation>

<operation id="609" st_id="30" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond.cleanup330:11 %m82 = mul i9 %trunc_ln162_cast, i9 %in_scalar_load_9_cast

]]></Node>
<StgValue><ssdm name="m82"/></StgValue>
</operation>

<operation id="610" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="9">
<![CDATA[
for.cond.cleanup330:12 %mul_i2053_cast = sext i9 %m82

]]></Node>
<StgValue><ssdm name="mul_i2053_cast"/></StgValue>
</operation>

<operation id="611" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="9">
<![CDATA[
for.cond.cleanup330:17 %mul_i1680_cast = sext i9 %m87

]]></Node>
<StgValue><ssdm name="mul_i1680_cast"/></StgValue>
</operation>

<operation id="612" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup330:21 %br_ln169 = br void %for.inc489

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="613" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc489:0 %indvar_flatten6_load = load i7 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc489:3 %icmp_ln169 = icmp_eq  i7 %indvar_flatten6_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc489:4 %add_ln169 = add i7 %indvar_flatten6_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc489:5 %br_ln169 = br i1 %icmp_ln169, void %fpga_resource_hint.for.inc489.39, void %for.cond.cleanup407

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc489.39:0 %i_n8_1_load = load i4 %i_n8_1

]]></Node>
<StgValue><ssdm name="i_n8_1_load"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc489.39:4 %icmp_ln170 = icmp_eq  i4 %i_n8_1_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.inc489.39:5 %select_ln19 = select i1 %icmp_ln170, i4 0, i4 %i_n8_1_load

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="620" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc489.39:7 %zext_ln170 = zext i4 %select_ln19

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc489.39:10 %specfucore_ln67 = specfucore void @_ssdm_op_SpecFUCore, i9 %m82, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln67"/></StgValue>
</operation>

<operation id="622" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc489.39:12 %in_data_4_addr_2 = getelementptr i2 %in_data_4, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="in_data_4_addr_2"/></StgValue>
</operation>

<operation id="623" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc489.39:13 %in_data_4_load_2 = load i4 %in_data_4_addr_2

]]></Node>
<StgValue><ssdm name="in_data_4_load_2"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc489.39:14 %in_data_12_addr_9 = getelementptr i2 %in_data_12, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="in_data_12_addr_9"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc489.39:15 %in_data_12_load_9 = load i4 %in_data_12_addr_9

]]></Node>
<StgValue><ssdm name="in_data_12_load_9"/></StgValue>
</operation>

<operation id="626" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc489.39:20 %specfucore_ln72 = specfucore void @_ssdm_op_SpecFUCore, i9 %m87, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln72"/></StgValue>
</operation>

<operation id="627" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc489.39:23 %specfucore_ln73 = specfucore void @_ssdm_op_SpecFUCore, i7 %m88, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln73"/></StgValue>
</operation>

<operation id="628" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc489.39:36 %add_ln170 = add i4 %select_ln19, i4 1

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="629" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc489.39:38 %store_ln169 = store i7 %add_ln169, i7 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="630" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc489.39:39 %store_ln170 = store i4 %add_ln170, i4 %i_n8_1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="631" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc489.39:13 %in_data_4_load_2 = load i4 %in_data_4_addr_2

]]></Node>
<StgValue><ssdm name="in_data_4_load_2"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc489.39:15 %in_data_12_load_9 = load i4 %in_data_12_addr_9

]]></Node>
<StgValue><ssdm name="in_data_12_load_9"/></StgValue>
</operation>

<operation id="633" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc489.39:16 %sext_ln174 = sext i2 %in_data_12_load_9

]]></Node>
<StgValue><ssdm name="sext_ln174"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc489.39:17 %m85 = add i4 %sext_ln174, i4 %sext_ln143_8

]]></Node>
<StgValue><ssdm name="m85"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc489.39:18 %sext_ln176 = sext i2 %in_data_4_load_2

]]></Node>
<StgValue><ssdm name="sext_ln176"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc489.39:29 %add_ln180_1 = add i4 %m85, i4 %sext_ln176

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="637" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc489.39:30 %sext_ln180_2 = sext i4 %add_ln180_1

]]></Node>
<StgValue><ssdm name="sext_ln180_2"/></StgValue>
</operation>

<operation id="638" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc489.39:31 %add_ln180_2 = add i7 %sext_ln180_2, i7 %m88

]]></Node>
<StgValue><ssdm name="add_ln180_2"/></StgValue>
</operation>

<operation id="639" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc489.39:40 %store_ln174 = store i4 %m85, i4 %phi_ln174

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="640" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.for.inc489.39:41 %store_ln172 = store i2 %in_data_4_load_2, i2 %p_phi

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="641" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc489:1 %m29_15 = load i32 %m29_10

]]></Node>
<StgValue><ssdm name="m29_15"/></StgValue>
</operation>

<operation id="642" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc489:2 %specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln19"/></StgValue>
</operation>

<operation id="643" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc489.39:1 %specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln19"/></StgValue>
</operation>

<operation id="644" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc489.39:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n8_1_L_n8_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="645" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc489.39:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="646" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc489.39:6 %specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln19"/></StgValue>
</operation>

<operation id="647" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc489.39:8 %specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="648" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc489.39:9 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="649" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc489.39:11 %rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend128"/></StgValue>
</operation>

<operation id="650" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc489.39:19 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="651" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc489.39:21 %rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend126"/></StgValue>
</operation>

<operation id="652" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc489.39:22 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="653" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc489.39:24 %rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend124"/></StgValue>
</operation>

<operation id="654" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc489.39:25 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="655" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc489.39:26 %specfucore_ln74 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln74"/></StgValue>
</operation>

<operation id="656" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc489.39:27 %rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend122"/></StgValue>
</operation>

<operation id="657" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc489.39:28 %add_ln180 = add i10 %mul_i2053_cast, i10 %mul_i1680_cast

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="658" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc489.39:32 %sext_ln180 = sext i7 %add_ln180_2

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="659" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc489.39:33 %add_ln180_3 = add i10 %sext_ln180, i10 %add_ln180

]]></Node>
<StgValue><ssdm name="add_ln180_3"/></StgValue>
</operation>

<operation id="660" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc489.39:34 %sext_ln180_1 = sext i10 %add_ln180_3

]]></Node>
<StgValue><ssdm name="sext_ln180_1"/></StgValue>
</operation>

<operation id="661" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc489.39:35 %m29_22 = add i32 %m29_15, i32 %sext_ln180_1

]]></Node>
<StgValue><ssdm name="m29_22"/></StgValue>
</operation>

<operation id="662" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc489.39:37 %store_ln22 = store i32 %m29_22, i32 %m29_10

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="663" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc489.39:42 %br_ln170 = br void %for.inc489

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="664" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup407:0 %i_n9_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_n9_0"/></StgValue>
</operation>

<operation id="665" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup407:1 %m29_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m29_14"/></StgValue>
</operation>

<operation id="666" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup407:2 %mul_i2303_lcssa1_phi_load = load i32 %mul_i2303_lcssa1_phi

]]></Node>
<StgValue><ssdm name="mul_i2303_lcssa1_phi_load"/></StgValue>
</operation>

<operation id="667" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup407:3 %mul_i2530_lcssa_phi_load = load i32 %mul_i2530_lcssa_phi

]]></Node>
<StgValue><ssdm name="mul_i2530_lcssa_phi_load"/></StgValue>
</operation>

<operation id="668" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="32">
<![CDATA[
for.cond.cleanup407:4 %trunc_ln158 = trunc i32 %mul_i2530_lcssa_phi_load

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="669" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup407:5 %empty_36 = trunc i32 %mul_i2303_lcssa1_phi_load

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="670" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="4" op_0_bw="8">
<![CDATA[
for.cond.cleanup407:6 %m93 = trunc i8 %mul_i2994

]]></Node>
<StgValue><ssdm name="m93"/></StgValue>
</operation>

<operation id="671" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup407:7 %sext_ln183 = sext i4 %m93

]]></Node>
<StgValue><ssdm name="sext_ln183"/></StgValue>
</operation>

<operation id="672" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup407:8 %store_ln22 = store i32 %m29_15, i32 %m29_14

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="673" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup407:9 %store_ln183 = store i4 0, i4 %i_n9_0

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="674" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup407:10 %br_ln183 = br void %L_n9_2

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="675" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
L_n9_2:0 %i_n9_0_1 = load i4 %i_n9_0

]]></Node>
<StgValue><ssdm name="i_n9_0_1"/></StgValue>
</operation>

<operation id="676" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n9_2:1 %icmp_ln183 = icmp_eq  i4 %i_n9_0_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="677" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n9_2:2 %i_n9_0_2 = add i4 %i_n9_0_1, i4 1

]]></Node>
<StgValue><ssdm name="i_n9_0_2"/></StgValue>
</operation>

<operation id="678" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L_n9_2:3 %br_ln183 = br i1 %icmp_ln183, void %L_n9_2.split, void %for.cond.cleanup497

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="679" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
L_n9_2.split:0 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="680" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
L_n9_2.split:1 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="681" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L_n9_2.split:2 %specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="682" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
L_n9_2.split:3 %br_ln184 = br void %for.inc521

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="683" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="4" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:2 %phi_ln174_load = load i4 %phi_ln174

]]></Node>
<StgValue><ssdm name="phi_ln174_load"/></StgValue>
</operation>

<operation id="684" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:5 %phi_ln174_cast = sext i4 %phi_ln174_load

]]></Node>
<StgValue><ssdm name="phi_ln174_cast"/></StgValue>
</operation>

<operation id="685" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup497:6 %add_i1108 = add i5 %phi_ln174_cast, i5 %m36

]]></Node>
<StgValue><ssdm name="add_i1108"/></StgValue>
</operation>

<operation id="686" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="4" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:58 %empty_38 = trunc i8 %conv_i2819

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="687" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:89 %in_data_10_addr_6 = getelementptr i2 %in_data_10, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="in_data_10_addr_6"/></StgValue>
</operation>

<operation id="688" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:90 %in_data_10_load_6 = load i4 %in_data_10_addr_6

]]></Node>
<StgValue><ssdm name="in_data_10_load_6"/></StgValue>
</operation>

<operation id="689" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:93 %in_data_10_addr_7 = getelementptr i2 %in_data_10, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="in_data_10_addr_7"/></StgValue>
</operation>

<operation id="690" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:94 %in_data_10_load_7 = load i4 %in_data_10_addr_7

]]></Node>
<StgValue><ssdm name="in_data_10_load_7"/></StgValue>
</operation>

<operation id="691" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:124 %m47_cast100 = sext i4 %m47

]]></Node>
<StgValue><ssdm name="m47_cast100"/></StgValue>
</operation>

<operation id="692" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:125 %conv_i712_cast = sext i4 %empty_38

]]></Node>
<StgValue><ssdm name="conv_i712_cast"/></StgValue>
</operation>

<operation id="693" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup497:126 %tmp139812 = add i5 %conv_i712_cast, i5 %m47_cast100

]]></Node>
<StgValue><ssdm name="tmp139812"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="694" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc521:0 %i_n9_1 = phi i4 0, void %L_n9_2.split, i4 %add_ln184, void %fpga_resource_hint.for.inc521.35

]]></Node>
<StgValue><ssdm name="i_n9_1"/></StgValue>
</operation>

<operation id="695" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc521:1 %icmp_ln184 = icmp_eq  i4 %i_n9_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="696" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc521:2 %add_ln184 = add i4 %i_n9_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>

<operation id="697" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc521:3 %br_ln184 = br i1 %icmp_ln184, void %fpga_resource_hint.for.inc521.35, void %for.inc524

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="698" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc521.35:1 %zext_ln184 = zext i4 %i_n9_1

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="699" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc521.35:6 %in_data_2_addr = getelementptr i2 %in_data_2, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="in_data_2_addr"/></StgValue>
</operation>

<operation id="700" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc521.35:7 %in_data_2_load = load i4 %in_data_2_addr

]]></Node>
<StgValue><ssdm name="in_data_2_load"/></StgValue>
</operation>

<operation id="701" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc524:0 %store_ln183 = store i4 %i_n9_0_2, i4 %i_n9_0

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="702" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
for.inc524:1 %br_ln183 = br void %L_n9_2

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="703" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc521.35:7 %in_data_2_load = load i4 %in_data_2_addr

]]></Node>
<StgValue><ssdm name="in_data_2_load"/></StgValue>
</operation>

<operation id="704" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc521.35:8 %sext_ln185 = sext i2 %in_data_2_load

]]></Node>
<StgValue><ssdm name="sext_ln185"/></StgValue>
</operation>

<operation id="705" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc521.35:9 %m92 = add i4 %sext_ln185, i4 %empty_36

]]></Node>
<StgValue><ssdm name="m92"/></StgValue>
</operation>

<operation id="706" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc521.35:10 %specfucore_ln75 = specfucore void @_ssdm_op_SpecFUCore, i4 %m92, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln75"/></StgValue>
</operation>

<operation id="707" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc521.35:12 %sext_ln187 = sext i4 %m92

]]></Node>
<StgValue><ssdm name="sext_ln187"/></StgValue>
</operation>

<operation id="708" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc521.35:13 %add_ln187 = add i5 %sext_ln187, i5 %sext_ln183

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="709" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc521.35:0 %m29_14_load_1 = load i32 %m29_14

]]></Node>
<StgValue><ssdm name="m29_14_load_1"/></StgValue>
</operation>

<operation id="710" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc521.35:2 %specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln22"/></StgValue>
</operation>

<operation id="711" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc521.35:3 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="712" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc521.35:4 %specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln184"/></StgValue>
</operation>

<operation id="713" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc521.35:5 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="714" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc521.35:11 %rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend130"/></StgValue>
</operation>

<operation id="715" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc521.35:14 %sext_ln187_1 = sext i5 %add_ln187

]]></Node>
<StgValue><ssdm name="sext_ln187_1"/></StgValue>
</operation>

<operation id="716" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc521.35:15 %m29_20 = add i32 %m29_14_load_1, i32 %sext_ln187_1

]]></Node>
<StgValue><ssdm name="m29_20"/></StgValue>
</operation>

<operation id="717" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc521.35:16 %store_ln22 = store i32 %m29_20, i32 %m29_14

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="718" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc521.35:17 %br_ln184 = br void %for.inc521

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="719" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:10 %in_data_14_addr_2 = getelementptr i2 %in_data_14, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_data_14_addr_2"/></StgValue>
</operation>

<operation id="720" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:11 %in_data_14_load_2 = load i4 %in_data_14_addr_2

]]></Node>
<StgValue><ssdm name="in_data_14_load_2"/></StgValue>
</operation>

<operation id="721" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:64 %in_data_10_addr = getelementptr i2 %in_data_10, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="in_data_10_addr"/></StgValue>
</operation>

<operation id="722" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:65 %in_data_10_load = load i4 %in_data_10_addr

]]></Node>
<StgValue><ssdm name="in_data_10_load"/></StgValue>
</operation>

<operation id="723" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:69 %in_data_10_addr_1 = getelementptr i2 %in_data_10, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_data_10_addr_1"/></StgValue>
</operation>

<operation id="724" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:70 %in_data_10_load_1 = load i4 %in_data_10_addr_1

]]></Node>
<StgValue><ssdm name="in_data_10_load_1"/></StgValue>
</operation>

<operation id="725" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:90 %in_data_10_load_6 = load i4 %in_data_10_addr_6

]]></Node>
<StgValue><ssdm name="in_data_10_load_6"/></StgValue>
</operation>

<operation id="726" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:94 %in_data_10_load_7 = load i4 %in_data_10_addr_7

]]></Node>
<StgValue><ssdm name="in_data_10_load_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="727" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:7 %in_data_14_addr_1 = getelementptr i2 %in_data_14, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="in_data_14_addr_1"/></StgValue>
</operation>

<operation id="728" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:8 %in_data_14_load_1 = load i4 %in_data_14_addr_1

]]></Node>
<StgValue><ssdm name="in_data_14_load_1"/></StgValue>
</operation>

<operation id="729" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:11 %in_data_14_load_2 = load i4 %in_data_14_addr_2

]]></Node>
<StgValue><ssdm name="in_data_14_load_2"/></StgValue>
</operation>

<operation id="730" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:16 %in_data_14_addr_4 = getelementptr i2 %in_data_14, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_data_14_addr_4"/></StgValue>
</operation>

<operation id="731" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:17 %in_data_14_load_4 = load i4 %in_data_14_addr_4

]]></Node>
<StgValue><ssdm name="in_data_14_load_4"/></StgValue>
</operation>

<operation id="732" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:65 %in_data_10_load = load i4 %in_data_10_addr

]]></Node>
<StgValue><ssdm name="in_data_10_load"/></StgValue>
</operation>

<operation id="733" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="7" op_0_bw="5">
<![CDATA[
for.cond.cleanup497:66 %add_i1108_cast = sext i5 %add_i1108

]]></Node>
<StgValue><ssdm name="add_i1108_cast"/></StgValue>
</operation>

<operation id="734" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:70 %in_data_10_load_1 = load i4 %in_data_10_addr_1

]]></Node>
<StgValue><ssdm name="in_data_10_load_1"/></StgValue>
</operation>

<operation id="735" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:73 %in_data_10_addr_2 = getelementptr i2 %in_data_10, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="in_data_10_addr_2"/></StgValue>
</operation>

<operation id="736" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:74 %in_data_10_load_2 = load i4 %in_data_10_addr_2

]]></Node>
<StgValue><ssdm name="in_data_10_load_2"/></StgValue>
</operation>

<operation id="737" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:77 %in_data_10_addr_3 = getelementptr i2 %in_data_10, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_data_10_addr_3"/></StgValue>
</operation>

<operation id="738" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:78 %in_data_10_load_3 = load i4 %in_data_10_addr_3

]]></Node>
<StgValue><ssdm name="in_data_10_load_3"/></StgValue>
</operation>

<operation id="739" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="7" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:95 %in_data_10_load_7_cast = sext i2 %in_data_10_load_7

]]></Node>
<StgValue><ssdm name="in_data_10_load_7_cast"/></StgValue>
</operation>

<operation id="740" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup497:96 %conv_i289_7 = mul i7 %add_i1108_cast, i7 %in_data_10_load_7_cast

]]></Node>
<StgValue><ssdm name="conv_i289_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="741" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:8 %in_data_14_load_1 = load i4 %in_data_14_addr_1

]]></Node>
<StgValue><ssdm name="in_data_14_load_1"/></StgValue>
</operation>

<operation id="742" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:13 %in_data_14_addr_3 = getelementptr i2 %in_data_14, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="in_data_14_addr_3"/></StgValue>
</operation>

<operation id="743" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:14 %in_data_14_load_3 = load i4 %in_data_14_addr_3

]]></Node>
<StgValue><ssdm name="in_data_14_load_3"/></StgValue>
</operation>

<operation id="744" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:17 %in_data_14_load_4 = load i4 %in_data_14_addr_4

]]></Node>
<StgValue><ssdm name="in_data_14_load_4"/></StgValue>
</operation>

<operation id="745" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:24 %in_data_14_addr_6 = getelementptr i2 %in_data_14, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="in_data_14_addr_6"/></StgValue>
</operation>

<operation id="746" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:25 %in_data_14_load_6 = load i4 %in_data_14_addr_6

]]></Node>
<StgValue><ssdm name="in_data_14_load_6"/></StgValue>
</operation>

<operation id="747" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:74 %in_data_10_load_2 = load i4 %in_data_10_addr_2

]]></Node>
<StgValue><ssdm name="in_data_10_load_2"/></StgValue>
</operation>

<operation id="748" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:78 %in_data_10_load_3 = load i4 %in_data_10_addr_3

]]></Node>
<StgValue><ssdm name="in_data_10_load_3"/></StgValue>
</operation>

<operation id="749" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:81 %in_data_10_addr_4 = getelementptr i2 %in_data_10, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in_data_10_addr_4"/></StgValue>
</operation>

<operation id="750" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:82 %in_data_10_load_4 = load i4 %in_data_10_addr_4

]]></Node>
<StgValue><ssdm name="in_data_10_load_4"/></StgValue>
</operation>

<operation id="751" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:85 %in_data_10_addr_5 = getelementptr i2 %in_data_10, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="in_data_10_addr_5"/></StgValue>
</operation>

<operation id="752" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:86 %in_data_10_load_5 = load i4 %in_data_10_addr_5

]]></Node>
<StgValue><ssdm name="in_data_10_load_5"/></StgValue>
</operation>

<operation id="753" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup497:96 %conv_i289_7 = mul i7 %add_i1108_cast, i7 %in_data_10_load_7_cast

]]></Node>
<StgValue><ssdm name="conv_i289_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="754" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:14 %in_data_14_load_3 = load i4 %in_data_14_addr_3

]]></Node>
<StgValue><ssdm name="in_data_14_load_3"/></StgValue>
</operation>

<operation id="755" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:20 %in_data_14_addr_5 = getelementptr i2 %in_data_14, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in_data_14_addr_5"/></StgValue>
</operation>

<operation id="756" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:21 %in_data_14_load_5 = load i4 %in_data_14_addr_5

]]></Node>
<StgValue><ssdm name="in_data_14_load_5"/></StgValue>
</operation>

<operation id="757" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:25 %in_data_14_load_6 = load i4 %in_data_14_addr_6

]]></Node>
<StgValue><ssdm name="in_data_14_load_6"/></StgValue>
</operation>

<operation id="758" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:30 %in_data_14_addr_8 = getelementptr i2 %in_data_14, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="in_data_14_addr_8"/></StgValue>
</operation>

<operation id="759" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:31 %in_data_14_load_8 = load i4 %in_data_14_addr_8

]]></Node>
<StgValue><ssdm name="in_data_14_load_8"/></StgValue>
</operation>

<operation id="760" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="7" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:67 %in_data_10_load_cast = sext i2 %in_data_10_load

]]></Node>
<StgValue><ssdm name="in_data_10_load_cast"/></StgValue>
</operation>

<operation id="761" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup497:68 %conv_i289 = mul i7 %add_i1108_cast, i7 %in_data_10_load_cast

]]></Node>
<StgValue><ssdm name="conv_i289"/></StgValue>
</operation>

<operation id="762" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="7" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:71 %in_data_10_load_1_cast = sext i2 %in_data_10_load_1

]]></Node>
<StgValue><ssdm name="in_data_10_load_1_cast"/></StgValue>
</operation>

<operation id="763" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup497:72 %conv_i289_1 = mul i7 %add_i1108_cast, i7 %in_data_10_load_1_cast

]]></Node>
<StgValue><ssdm name="conv_i289_1"/></StgValue>
</operation>

<operation id="764" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="7" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:75 %in_data_10_load_2_cast = sext i2 %in_data_10_load_2

]]></Node>
<StgValue><ssdm name="in_data_10_load_2_cast"/></StgValue>
</operation>

<operation id="765" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup497:76 %conv_i289_2 = mul i7 %add_i1108_cast, i7 %in_data_10_load_2_cast

]]></Node>
<StgValue><ssdm name="conv_i289_2"/></StgValue>
</operation>

<operation id="766" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="7" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:79 %in_data_10_load_3_cast = sext i2 %in_data_10_load_3

]]></Node>
<StgValue><ssdm name="in_data_10_load_3_cast"/></StgValue>
</operation>

<operation id="767" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup497:80 %conv_i289_3 = mul i7 %add_i1108_cast, i7 %in_data_10_load_3_cast

]]></Node>
<StgValue><ssdm name="conv_i289_3"/></StgValue>
</operation>

<operation id="768" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:82 %in_data_10_load_4 = load i4 %in_data_10_addr_4

]]></Node>
<StgValue><ssdm name="in_data_10_load_4"/></StgValue>
</operation>

<operation id="769" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="7" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:83 %in_data_10_load_4_cast = sext i2 %in_data_10_load_4

]]></Node>
<StgValue><ssdm name="in_data_10_load_4_cast"/></StgValue>
</operation>

<operation id="770" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup497:84 %conv_i289_4 = mul i7 %add_i1108_cast, i7 %in_data_10_load_4_cast

]]></Node>
<StgValue><ssdm name="conv_i289_4"/></StgValue>
</operation>

<operation id="771" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:86 %in_data_10_load_5 = load i4 %in_data_10_addr_5

]]></Node>
<StgValue><ssdm name="in_data_10_load_5"/></StgValue>
</operation>

<operation id="772" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="7" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:87 %in_data_10_load_5_cast = sext i2 %in_data_10_load_5

]]></Node>
<StgValue><ssdm name="in_data_10_load_5_cast"/></StgValue>
</operation>

<operation id="773" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup497:88 %conv_i289_5 = mul i7 %add_i1108_cast, i7 %in_data_10_load_5_cast

]]></Node>
<StgValue><ssdm name="conv_i289_5"/></StgValue>
</operation>

<operation id="774" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="7" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:91 %in_data_10_load_6_cast = sext i2 %in_data_10_load_6

]]></Node>
<StgValue><ssdm name="in_data_10_load_6_cast"/></StgValue>
</operation>

<operation id="775" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup497:92 %conv_i289_6 = mul i7 %add_i1108_cast, i7 %in_data_10_load_6_cast

]]></Node>
<StgValue><ssdm name="conv_i289_6"/></StgValue>
</operation>

<operation id="776" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup497:96 %conv_i289_7 = mul i7 %add_i1108_cast, i7 %in_data_10_load_7_cast

]]></Node>
<StgValue><ssdm name="conv_i289_7"/></StgValue>
</operation>

<operation id="777" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup497:143 %sext_ln223_7 = sext i7 %conv_i289_6

]]></Node>
<StgValue><ssdm name="sext_ln223_7"/></StgValue>
</operation>

<operation id="778" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup497:144 %conv_i289_7_cast = sext i7 %conv_i289_7

]]></Node>
<StgValue><ssdm name="conv_i289_7_cast"/></StgValue>
</operation>

<operation id="779" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:154 %tmp70 = add i8 %sext_ln223_7, i8 %conv_i289_7_cast

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="780" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:21 %in_data_14_load_5 = load i4 %in_data_14_addr_5

]]></Node>
<StgValue><ssdm name="in_data_14_load_5"/></StgValue>
</operation>

<operation id="781" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup497:27 %in_data_14_addr_7 = getelementptr i2 %in_data_14, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="in_data_14_addr_7"/></StgValue>
</operation>

<operation id="782" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:28 %in_data_14_load_7 = load i4 %in_data_14_addr_7

]]></Node>
<StgValue><ssdm name="in_data_14_load_7"/></StgValue>
</operation>

<operation id="783" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:31 %in_data_14_load_8 = load i4 %in_data_14_addr_8

]]></Node>
<StgValue><ssdm name="in_data_14_load_8"/></StgValue>
</operation>

<operation id="784" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="11" op_0_bw="10">
<![CDATA[
for.cond.cleanup497:44 %conv_i537 = sext i10 %trunc_ln158

]]></Node>
<StgValue><ssdm name="conv_i537"/></StgValue>
</operation>

<operation id="785" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="11" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:45 %conv_i547 = sext i2 %in_data_12_load

]]></Node>
<StgValue><ssdm name="conv_i547"/></StgValue>
</operation>

<operation id="786" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup497:46 %add_i526 = add i11 %conv_i537, i11 %conv_i547

]]></Node>
<StgValue><ssdm name="add_i526"/></StgValue>
</operation>

<operation id="787" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="11" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:47 %conv_i547_1 = sext i2 %in_data_12_load_1

]]></Node>
<StgValue><ssdm name="conv_i547_1"/></StgValue>
</operation>

<operation id="788" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup497:48 %add_i526_1 = add i11 %conv_i537, i11 %conv_i547_1

]]></Node>
<StgValue><ssdm name="add_i526_1"/></StgValue>
</operation>

<operation id="789" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="11" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:49 %conv_i547_2 = sext i2 %in_data_12_load_2

]]></Node>
<StgValue><ssdm name="conv_i547_2"/></StgValue>
</operation>

<operation id="790" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup497:50 %add_i526_2 = add i11 %conv_i537, i11 %conv_i547_2

]]></Node>
<StgValue><ssdm name="add_i526_2"/></StgValue>
</operation>

<operation id="791" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="11" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:51 %conv_i547_3 = sext i2 %in_data_12_load_3

]]></Node>
<StgValue><ssdm name="conv_i547_3"/></StgValue>
</operation>

<operation id="792" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="11" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:52 %conv_i547_4 = sext i2 %in_data_12_load_4

]]></Node>
<StgValue><ssdm name="conv_i547_4"/></StgValue>
</operation>

<operation id="793" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="11" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:53 %conv_i547_5 = sext i2 %in_data_12_load_5

]]></Node>
<StgValue><ssdm name="conv_i547_5"/></StgValue>
</operation>

<operation id="794" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="11" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:54 %conv_i547_6 = sext i2 %in_data_12_load_6

]]></Node>
<StgValue><ssdm name="conv_i547_6"/></StgValue>
</operation>

<operation id="795" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup497:55 %add_i526_3 = add i11 %conv_i537, i11 %conv_i547_3

]]></Node>
<StgValue><ssdm name="add_i526_3"/></StgValue>
</operation>

<operation id="796" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup497:56 %add_i526_4 = add i11 %conv_i537, i11 %conv_i547_4

]]></Node>
<StgValue><ssdm name="add_i526_4"/></StgValue>
</operation>

<operation id="797" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="11" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:57 %conv_i547_7 = sext i2 %in_data_12_load_7

]]></Node>
<StgValue><ssdm name="conv_i547_7"/></StgValue>
</operation>

<operation id="798" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup497:59 %add_i526_5 = add i11 %conv_i537, i11 %conv_i547_5

]]></Node>
<StgValue><ssdm name="add_i526_5"/></StgValue>
</operation>

<operation id="799" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup497:60 %add_i526_6 = add i11 %conv_i537, i11 %conv_i547_6

]]></Node>
<StgValue><ssdm name="add_i526_6"/></StgValue>
</operation>

<operation id="800" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup497:61 %add_i526_7 = add i11 %conv_i537, i11 %conv_i547_7

]]></Node>
<StgValue><ssdm name="add_i526_7"/></StgValue>
</operation>

<operation id="801" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.cond.cleanup497:127 %tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tmp139812, i3 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="802" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:128 %sext_ln210_8 = sext i8 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln210_8"/></StgValue>
</operation>

<operation id="803" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup497:129 %sext_ln210_1 = sext i11 %add_i526_3

]]></Node>
<StgValue><ssdm name="sext_ln210_1"/></StgValue>
</operation>

<operation id="804" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup497:130 %sext_ln210_2 = sext i11 %add_i526_4

]]></Node>
<StgValue><ssdm name="sext_ln210_2"/></StgValue>
</operation>

<operation id="805" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup497:131 %sext_ln210_3 = sext i11 %add_i526_1

]]></Node>
<StgValue><ssdm name="sext_ln210_3"/></StgValue>
</operation>

<operation id="806" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup497:132 %sext_ln210_4 = sext i11 %add_i526_2

]]></Node>
<StgValue><ssdm name="sext_ln210_4"/></StgValue>
</operation>

<operation id="807" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup497:133 %sext_ln210_5 = sext i11 %add_i526

]]></Node>
<StgValue><ssdm name="sext_ln210_5"/></StgValue>
</operation>

<operation id="808" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup497:134 %sext_ln210_6 = sext i11 %add_i526_5

]]></Node>
<StgValue><ssdm name="sext_ln210_6"/></StgValue>
</operation>

<operation id="809" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup497:135 %sext_ln210_7 = sext i11 %add_i526_6

]]></Node>
<StgValue><ssdm name="sext_ln210_7"/></StgValue>
</operation>

<operation id="810" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup497:136 %sext_ln223 = sext i7 %conv_i289

]]></Node>
<StgValue><ssdm name="sext_ln223"/></StgValue>
</operation>

<operation id="811" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="11" op_0_bw="7">
<![CDATA[
for.cond.cleanup497:137 %sext_ln223_1 = sext i7 %conv_i289

]]></Node>
<StgValue><ssdm name="sext_ln223_1"/></StgValue>
</operation>

<operation id="812" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup497:138 %sext_ln223_2 = sext i7 %conv_i289_1

]]></Node>
<StgValue><ssdm name="sext_ln223_2"/></StgValue>
</operation>

<operation id="813" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup497:139 %sext_ln223_3 = sext i7 %conv_i289_2

]]></Node>
<StgValue><ssdm name="sext_ln223_3"/></StgValue>
</operation>

<operation id="814" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup497:140 %sext_ln223_4 = sext i7 %conv_i289_3

]]></Node>
<StgValue><ssdm name="sext_ln223_4"/></StgValue>
</operation>

<operation id="815" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup497:141 %sext_ln223_5 = sext i7 %conv_i289_4

]]></Node>
<StgValue><ssdm name="sext_ln223_5"/></StgValue>
</operation>

<operation id="816" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup497:142 %sext_ln223_6 = sext i7 %conv_i289_5

]]></Node>
<StgValue><ssdm name="sext_ln223_6"/></StgValue>
</operation>

<operation id="817" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:145 %tmp65 = add i8 %sext_ln223, i8 %sext_ln223_2

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="818" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:146 %tmp65_cast26 = sext i8 %tmp65

]]></Node>
<StgValue><ssdm name="tmp65_cast26"/></StgValue>
</operation>

<operation id="819" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond.cleanup497:147 %tmp64 = add i9 %tmp65_cast26, i9 %sext_ln210_8

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="820" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="9">
<![CDATA[
for.cond.cleanup497:148 %tmp64_cast = sext i9 %tmp64

]]></Node>
<StgValue><ssdm name="tmp64_cast"/></StgValue>
</operation>

<operation id="821" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:149 %tmp67 = add i8 %sext_ln223_4, i8 %sext_ln223_5

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="822" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:150 %tmp66 = add i8 %tmp67, i8 %sext_ln223_3

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="823" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="10" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:151 %tmp66_cast27 = sext i8 %tmp66

]]></Node>
<StgValue><ssdm name="tmp66_cast27"/></StgValue>
</operation>

<operation id="824" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.cond.cleanup497:152 %tmp63 = add i10 %tmp66_cast27, i10 %tmp64_cast

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="825" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:154 %tmp70 = add i8 %sext_ln223_7, i8 %conv_i289_7_cast

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="826" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:155 %tmp69 = add i8 %tmp70, i8 %sext_ln223_6

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="827" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup497:157 %tmp72 = add i12 %sext_ln210_1, i12 %sext_ln210_3

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="828" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup497:158 %tmp71 = add i12 %tmp72, i12 %sext_ln210_2

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="829" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup497:162 %tmp76 = add i12 %sext_ln210_5, i12 %sext_ln210_6

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="830" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup497:163 %tmp75 = add i12 %tmp76, i12 %sext_ln210_4

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="831" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup497:165 %tmp78 = add i11 %add_i526_7, i11 %sext_ln223_1

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="832" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup497:166 %tmp78_cast = sext i11 %tmp78

]]></Node>
<StgValue><ssdm name="tmp78_cast"/></StgValue>
</operation>

<operation id="833" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup497:167 %tmp77 = add i12 %tmp78_cast, i12 %sext_ln210_7

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="834" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:170 %tmp81 = add i8 %sext_ln223_3, i8 %sext_ln223_4

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="835" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:171 %tmp80 = add i8 %tmp81, i8 %sext_ln223_2

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="836" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:172 %tmp80_cast = sext i8 %tmp80

]]></Node>
<StgValue><ssdm name="tmp80_cast"/></StgValue>
</operation>

<operation id="837" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:173 %tmp83 = add i8 %sext_ln223_5, i8 %sext_ln223_6

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="838" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:174 %tmp83_cast33 = sext i8 %tmp83

]]></Node>
<StgValue><ssdm name="tmp83_cast33"/></StgValue>
</operation>

<operation id="839" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:175 %tmp70_cast32 = sext i8 %tmp70

]]></Node>
<StgValue><ssdm name="tmp70_cast32"/></StgValue>
</operation>

<operation id="840" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond.cleanup497:176 %tmp82 = add i9 %tmp70_cast32, i9 %tmp83_cast33

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="841" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond.cleanup497:177 %tmp79 = add i9 %tmp82, i9 %tmp80_cast

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="842" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="2" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:1 %p_phi_load = load i2 %p_phi

]]></Node>
<StgValue><ssdm name="p_phi_load"/></StgValue>
</operation>

<operation id="843" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup497:3 %add_i3721_lcssa_lcssa_phi_load = load i32 %add_i3721_lcssa_lcssa_phi

]]></Node>
<StgValue><ssdm name="add_i3721_lcssa_lcssa_phi_load"/></StgValue>
</operation>

<operation id="844" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="32">
<![CDATA[
for.cond.cleanup497:4 %empty_37 = trunc i32 %add_i3721_lcssa_lcssa_phi_load

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="845" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:9 %in_data_14_load_1_cast = sext i2 %in_data_14_load_1

]]></Node>
<StgValue><ssdm name="in_data_14_load_1_cast"/></StgValue>
</operation>

<operation id="846" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:12 %in_data_14_load_2_cast = sext i2 %in_data_14_load_2

]]></Node>
<StgValue><ssdm name="in_data_14_load_2_cast"/></StgValue>
</operation>

<operation id="847" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:15 %in_data_14_load_3_cast = sext i2 %in_data_14_load_3

]]></Node>
<StgValue><ssdm name="in_data_14_load_3_cast"/></StgValue>
</operation>

<operation id="848" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:18 %in_data_14_load_4_cast = sext i2 %in_data_14_load_4

]]></Node>
<StgValue><ssdm name="in_data_14_load_4_cast"/></StgValue>
</operation>

<operation id="849" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:19 %conv_i1183_3 = add i8 %empty_37, i8 %in_data_14_load_4_cast

]]></Node>
<StgValue><ssdm name="conv_i1183_3"/></StgValue>
</operation>

<operation id="850" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:22 %in_data_14_load_5_cast = sext i2 %in_data_14_load_5

]]></Node>
<StgValue><ssdm name="in_data_14_load_5_cast"/></StgValue>
</operation>

<operation id="851" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:23 %conv_i1183_4 = add i8 %empty_37, i8 %in_data_14_load_5_cast

]]></Node>
<StgValue><ssdm name="conv_i1183_4"/></StgValue>
</operation>

<operation id="852" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:26 %in_data_14_load_6_cast = sext i2 %in_data_14_load_6

]]></Node>
<StgValue><ssdm name="in_data_14_load_6_cast"/></StgValue>
</operation>

<operation id="853" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:28 %in_data_14_load_7 = load i4 %in_data_14_addr_7

]]></Node>
<StgValue><ssdm name="in_data_14_load_7"/></StgValue>
</operation>

<operation id="854" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:29 %in_data_14_load_7_cast = sext i2 %in_data_14_load_7

]]></Node>
<StgValue><ssdm name="in_data_14_load_7_cast"/></StgValue>
</operation>

<operation id="855" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:32 %in_data_14_load_8_cast = sext i2 %in_data_14_load_8

]]></Node>
<StgValue><ssdm name="in_data_14_load_8_cast"/></StgValue>
</operation>

<operation id="856" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:33 %conv_i1183 = add i8 %empty_37, i8 %in_data_14_load_1_cast

]]></Node>
<StgValue><ssdm name="conv_i1183"/></StgValue>
</operation>

<operation id="857" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:34 %conv_i1183_1 = add i8 %empty_37, i8 %in_data_14_load_2_cast

]]></Node>
<StgValue><ssdm name="conv_i1183_1"/></StgValue>
</operation>

<operation id="858" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:35 %conv_i1183_2 = add i8 %empty_37, i8 %in_data_14_load_3_cast

]]></Node>
<StgValue><ssdm name="conv_i1183_2"/></StgValue>
</operation>

<operation id="859" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:36 %conv_i1183_7 = add i8 %empty_37, i8 %in_data_14_load_8_cast

]]></Node>
<StgValue><ssdm name="conv_i1183_7"/></StgValue>
</operation>

<operation id="860" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:37 %conv_i1183_6 = add i8 %empty_37, i8 %in_data_14_load_7_cast

]]></Node>
<StgValue><ssdm name="conv_i1183_6"/></StgValue>
</operation>

<operation id="861" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup497:38 %conv_i1183_5 = add i8 %empty_37, i8 %in_data_14_load_6_cast

]]></Node>
<StgValue><ssdm name="conv_i1183_5"/></StgValue>
</operation>

<operation id="862" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="5" op_0_bw="2">
<![CDATA[
for.cond.cleanup497:41 %p_lcssa_phi_cast = sext i2 %p_phi_load

]]></Node>
<StgValue><ssdm name="p_lcssa_phi_cast"/></StgValue>
</operation>

<operation id="863" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:42 %in_scalar_load_8_cast97 = sext i4 %in_scalar_load_8

]]></Node>
<StgValue><ssdm name="in_scalar_load_8_cast97"/></StgValue>
</operation>

<operation id="864" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup497:43 %add_i634 = add i5 %in_scalar_load_8_cast97, i5 %p_lcssa_phi_cast

]]></Node>
<StgValue><ssdm name="add_i634"/></StgValue>
</operation>

<operation id="865" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="4">
<![CDATA[
for.cond.cleanup497:62 %sext_ln210 = sext i4 %m93

]]></Node>
<StgValue><ssdm name="sext_ln210"/></StgValue>
</operation>

<operation id="866" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="5">
<![CDATA[
for.cond.cleanup497:63 %add_i634_cast = sext i5 %add_i634

]]></Node>
<StgValue><ssdm name="add_i634_cast"/></StgValue>
</operation>

<operation id="867" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:97 %sext_ln190 = sext i8 %conv_i1183

]]></Node>
<StgValue><ssdm name="sext_ln190"/></StgValue>
</operation>

<operation id="868" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="10" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:98 %sext_ln190_1 = sext i8 %conv_i1183_1

]]></Node>
<StgValue><ssdm name="sext_ln190_1"/></StgValue>
</operation>

<operation id="869" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:99 %sext_ln190_2 = sext i8 %conv_i1183_2

]]></Node>
<StgValue><ssdm name="sext_ln190_2"/></StgValue>
</operation>

<operation id="870" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:100 %sext_ln190_3 = sext i8 %conv_i1183_3

]]></Node>
<StgValue><ssdm name="sext_ln190_3"/></StgValue>
</operation>

<operation id="871" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:101 %sext_ln190_4 = sext i8 %conv_i1183_4

]]></Node>
<StgValue><ssdm name="sext_ln190_4"/></StgValue>
</operation>

<operation id="872" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:102 %sext_ln190_5 = sext i8 %conv_i1183_5

]]></Node>
<StgValue><ssdm name="sext_ln190_5"/></StgValue>
</operation>

<operation id="873" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="10" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:103 %conv_i1183_6_cast = sext i8 %conv_i1183_6

]]></Node>
<StgValue><ssdm name="conv_i1183_6_cast"/></StgValue>
</operation>

<operation id="874" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:104 %conv_i1183_7_cast = sext i8 %conv_i1183_7

]]></Node>
<StgValue><ssdm name="conv_i1183_7_cast"/></StgValue>
</operation>

<operation id="875" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond.cleanup497:105 %tmp55 = add i9 %add_i634_cast, i9 %sext_ln190

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="876" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="11" op_0_bw="9">
<![CDATA[
for.cond.cleanup497:106 %tmp55_cast = sext i9 %tmp55

]]></Node>
<StgValue><ssdm name="tmp55_cast"/></StgValue>
</operation>

<operation id="877" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond.cleanup497:107 %tmp57 = add i9 %sext_ln190_2, i9 %sext_ln190_3

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="878" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="10" op_0_bw="9">
<![CDATA[
for.cond.cleanup497:108 %tmp57_cast = sext i9 %tmp57

]]></Node>
<StgValue><ssdm name="tmp57_cast"/></StgValue>
</operation>

<operation id="879" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.cond.cleanup497:109 %tmp56 = add i10 %tmp57_cast, i10 %sext_ln190_1

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="880" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="11" op_0_bw="10">
<![CDATA[
for.cond.cleanup497:110 %tmp56_cast = sext i10 %tmp56

]]></Node>
<StgValue><ssdm name="tmp56_cast"/></StgValue>
</operation>

<operation id="881" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup497:111 %tmp54 = add i11 %tmp56_cast, i11 %tmp55_cast

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="882" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond.cleanup497:113 %tmp59 = add i9 %sext_ln190_4, i9 %sext_ln190_5

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="883" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="11" op_0_bw="9">
<![CDATA[
for.cond.cleanup497:114 %tmp59_cast = sext i9 %tmp59

]]></Node>
<StgValue><ssdm name="tmp59_cast"/></StgValue>
</operation>

<operation id="884" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond.cleanup497:115 %tmp61 = add i9 %conv_i1183_7_cast, i9 %sext_ln210

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="885" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="10" op_0_bw="9">
<![CDATA[
for.cond.cleanup497:116 %tmp61_cast = sext i9 %tmp61

]]></Node>
<StgValue><ssdm name="tmp61_cast"/></StgValue>
</operation>

<operation id="886" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.cond.cleanup497:117 %tmp60 = add i10 %tmp61_cast, i10 %conv_i1183_6_cast

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="887" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="11" op_0_bw="10">
<![CDATA[
for.cond.cleanup497:118 %tmp60_cast = sext i10 %tmp60

]]></Node>
<StgValue><ssdm name="tmp60_cast"/></StgValue>
</operation>

<operation id="888" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup497:119 %tmp58 = add i11 %tmp60_cast, i11 %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="889" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="10">
<![CDATA[
for.cond.cleanup497:153 %tmp63_cast144 = sext i10 %tmp63

]]></Node>
<StgValue><ssdm name="tmp63_cast144"/></StgValue>
</operation>

<operation id="890" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="8">
<![CDATA[
for.cond.cleanup497:156 %tmp69_cast = sext i8 %tmp69

]]></Node>
<StgValue><ssdm name="tmp69_cast"/></StgValue>
</operation>

<operation id="891" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup497:159 %tmp68 = add i12 %tmp71, i12 %tmp69_cast

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="892" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup497:160 %tmp62 = add i12 %tmp68, i12 %tmp63_cast144

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="893" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="14" op_0_bw="12">
<![CDATA[
for.cond.cleanup497:161 %tmp62_cast = sext i12 %tmp62

]]></Node>
<StgValue><ssdm name="tmp62_cast"/></StgValue>
</operation>

<operation id="894" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="13" op_0_bw="12">
<![CDATA[
for.cond.cleanup497:164 %tmp75_cast = sext i12 %tmp75

]]></Node>
<StgValue><ssdm name="tmp75_cast"/></StgValue>
</operation>

<operation id="895" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="13" op_0_bw="12">
<![CDATA[
for.cond.cleanup497:168 %tmp77_cast = sext i12 %tmp77

]]></Node>
<StgValue><ssdm name="tmp77_cast"/></StgValue>
</operation>

<operation id="896" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.cond.cleanup497:169 %tmp74 = add i13 %tmp77_cast, i13 %tmp75_cast

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="897" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="13" op_0_bw="9">
<![CDATA[
for.cond.cleanup497:178 %tmp79_cast = sext i9 %tmp79

]]></Node>
<StgValue><ssdm name="tmp79_cast"/></StgValue>
</operation>

<operation id="898" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.cond.cleanup497:179 %tmp73 = add i13 %tmp79_cast, i13 %tmp74

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="899" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="14" op_0_bw="13">
<![CDATA[
for.cond.cleanup497:180 %tmp73_cast35 = sext i13 %tmp73

]]></Node>
<StgValue><ssdm name="tmp73_cast35"/></StgValue>
</operation>

<operation id="900" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.cond.cleanup497:181 %tmp96 = add i14 %tmp73_cast35, i14 %tmp62_cast

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="901" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond.cleanup497:0 %m29_14_load = load i32 %m29_14

]]></Node>
<StgValue><ssdm name="m29_14_load"/></StgValue>
</operation>

<operation id="902" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
for.cond.cleanup497:39 %shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 %add_i1108, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="903" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="19" op_0_bw="14">
<![CDATA[
for.cond.cleanup497:40 %shl_ln_cast = sext i14 %shl_ln

]]></Node>
<StgValue><ssdm name="shl_ln_cast"/></StgValue>
</operation>

<operation id="904" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup497:112 %tmp54_cast = sext i11 %tmp54

]]></Node>
<StgValue><ssdm name="tmp54_cast"/></StgValue>
</operation>

<operation id="905" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup497:120 %tmp58_cast = sext i11 %tmp58

]]></Node>
<StgValue><ssdm name="tmp58_cast"/></StgValue>
</operation>

<operation id="906" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup497:121 %tmp710 = add i12 %tmp58_cast, i12 %tmp54_cast

]]></Node>
<StgValue><ssdm name="tmp710"/></StgValue>
</operation>

<operation id="907" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
for.cond.cleanup497:122 %tmp_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i6, i12 %tmp710, i6 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="908" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="19" op_0_bw="18">
<![CDATA[
for.cond.cleanup497:123 %tmp_7_cast = sext i18 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="909" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
for.cond.cleanup497:182 %tmp5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp96, i3 0

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="910" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="17">
<![CDATA[
for.cond.cleanup497:183 %sext_ln223_8 = sext i17 %tmp5

]]></Node>
<StgValue><ssdm name="sext_ln223_8"/></StgValue>
</operation>

<operation id="911" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.cond.cleanup497:184 %add_ln223 = add i19 %shl_ln_cast, i19 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="add_ln223"/></StgValue>
</operation>

<operation id="912" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="19">
<![CDATA[
for.cond.cleanup497:185 %sext_ln223_9 = sext i19 %add_ln223

]]></Node>
<StgValue><ssdm name="sext_ln223_9"/></StgValue>
</operation>

<operation id="913" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup497:186 %add_ln223_1 = add i32 %m29_14_load, i32 %sext_ln223_8

]]></Node>
<StgValue><ssdm name="add_ln223_1"/></StgValue>
</operation>

<operation id="914" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup497:187 %m29_19 = add i32 %add_ln223_1, i32 %sext_ln223_9

]]></Node>
<StgValue><ssdm name="m29_19"/></StgValue>
</operation>

<operation id="915" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="32">
<![CDATA[
for.cond.cleanup497:188 %trunc_ln244 = trunc i32 %m29_19

]]></Node>
<StgValue><ssdm name="trunc_ln244"/></StgValue>
</operation>

<operation id="916" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.cleanup497:189 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m29_19, i32 8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="917" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.cleanup497:190 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m29_19, i32 16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="918" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.cleanup497:191 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m29_19, i32 24

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="919" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.cond.cleanup497:192 %write_ln244 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_0, i8 %trunc_ln244

]]></Node>
<StgValue><ssdm name="write_ln244"/></StgValue>
</operation>

<operation id="920" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.cond.cleanup497:193 %write_ln245 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_1, i8 %tmp_2

]]></Node>
<StgValue><ssdm name="write_ln245"/></StgValue>
</operation>

<operation id="921" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.cond.cleanup497:194 %write_ln246 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_2, i8 %tmp_3

]]></Node>
<StgValue><ssdm name="write_ln246"/></StgValue>
</operation>

<operation id="922" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.cond.cleanup497:195 %write_ln247 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_3, i8 %tmp_4

]]></Node>
<StgValue><ssdm name="write_ln247"/></StgValue>
</operation>

<operation id="923" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0">
<![CDATA[
for.cond.cleanup497:196 %ret_ln249 = ret

]]></Node>
<StgValue><ssdm name="ret_ln249"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
