#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1dd1cc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1dd1e50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1dc32d0 .functor NOT 1, L_0x1e2ea60, C4<0>, C4<0>, C4<0>;
L_0x1e2e840 .functor XOR 2, L_0x1e2e6e0, L_0x1e2e7a0, C4<00>, C4<00>;
L_0x1e2e950 .functor XOR 2, L_0x1e2e840, L_0x1e2e8b0, C4<00>, C4<00>;
v0x1e263a0_0 .net *"_ivl_10", 1 0, L_0x1e2e8b0;  1 drivers
v0x1e264a0_0 .net *"_ivl_12", 1 0, L_0x1e2e950;  1 drivers
v0x1e26580_0 .net *"_ivl_2", 1 0, L_0x1e296c0;  1 drivers
v0x1e26640_0 .net *"_ivl_4", 1 0, L_0x1e2e6e0;  1 drivers
v0x1e26720_0 .net *"_ivl_6", 1 0, L_0x1e2e7a0;  1 drivers
v0x1e26850_0 .net *"_ivl_8", 1 0, L_0x1e2e840;  1 drivers
v0x1e26930_0 .net "a", 0 0, v0x1e21060_0;  1 drivers
v0x1e269d0_0 .net "b", 0 0, v0x1e21100_0;  1 drivers
v0x1e26a70_0 .net "c", 0 0, v0x1e211a0_0;  1 drivers
v0x1e26b10_0 .var "clk", 0 0;
v0x1e26bb0_0 .net "d", 0 0, v0x1e212e0_0;  1 drivers
v0x1e26c50_0 .net "out_pos_dut", 0 0, L_0x1e2e330;  1 drivers
v0x1e26cf0_0 .net "out_pos_ref", 0 0, L_0x1e28220;  1 drivers
v0x1e26d90_0 .net "out_sop_dut", 0 0, L_0x1e2b5a0;  1 drivers
v0x1e26e30_0 .net "out_sop_ref", 0 0, L_0x1dfb810;  1 drivers
v0x1e26ed0_0 .var/2u "stats1", 223 0;
v0x1e26f70_0 .var/2u "strobe", 0 0;
v0x1e27010_0 .net "tb_match", 0 0, L_0x1e2ea60;  1 drivers
v0x1e270e0_0 .net "tb_mismatch", 0 0, L_0x1dc32d0;  1 drivers
v0x1e27180_0 .net "wavedrom_enable", 0 0, v0x1e215b0_0;  1 drivers
v0x1e27250_0 .net "wavedrom_title", 511 0, v0x1e21650_0;  1 drivers
L_0x1e296c0 .concat [ 1 1 0 0], L_0x1e28220, L_0x1dfb810;
L_0x1e2e6e0 .concat [ 1 1 0 0], L_0x1e28220, L_0x1dfb810;
L_0x1e2e7a0 .concat [ 1 1 0 0], L_0x1e2e330, L_0x1e2b5a0;
L_0x1e2e8b0 .concat [ 1 1 0 0], L_0x1e28220, L_0x1dfb810;
L_0x1e2ea60 .cmp/eeq 2, L_0x1e296c0, L_0x1e2e950;
S_0x1dd1fe0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1dd1e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1dc36b0 .functor AND 1, v0x1e211a0_0, v0x1e212e0_0, C4<1>, C4<1>;
L_0x1dc3a90 .functor NOT 1, v0x1e21060_0, C4<0>, C4<0>, C4<0>;
L_0x1dc3e70 .functor NOT 1, v0x1e21100_0, C4<0>, C4<0>, C4<0>;
L_0x1dc40f0 .functor AND 1, L_0x1dc3a90, L_0x1dc3e70, C4<1>, C4<1>;
L_0x1ddc960 .functor AND 1, L_0x1dc40f0, v0x1e211a0_0, C4<1>, C4<1>;
L_0x1dfb810 .functor OR 1, L_0x1dc36b0, L_0x1ddc960, C4<0>, C4<0>;
L_0x1e276a0 .functor NOT 1, v0x1e21100_0, C4<0>, C4<0>, C4<0>;
L_0x1e27710 .functor OR 1, L_0x1e276a0, v0x1e212e0_0, C4<0>, C4<0>;
L_0x1e27820 .functor AND 1, v0x1e211a0_0, L_0x1e27710, C4<1>, C4<1>;
L_0x1e278e0 .functor NOT 1, v0x1e21060_0, C4<0>, C4<0>, C4<0>;
L_0x1e279b0 .functor OR 1, L_0x1e278e0, v0x1e21100_0, C4<0>, C4<0>;
L_0x1e27a20 .functor AND 1, L_0x1e27820, L_0x1e279b0, C4<1>, C4<1>;
L_0x1e27ba0 .functor NOT 1, v0x1e21100_0, C4<0>, C4<0>, C4<0>;
L_0x1e27c10 .functor OR 1, L_0x1e27ba0, v0x1e212e0_0, C4<0>, C4<0>;
L_0x1e27b30 .functor AND 1, v0x1e211a0_0, L_0x1e27c10, C4<1>, C4<1>;
L_0x1e27da0 .functor NOT 1, v0x1e21060_0, C4<0>, C4<0>, C4<0>;
L_0x1e27ea0 .functor OR 1, L_0x1e27da0, v0x1e212e0_0, C4<0>, C4<0>;
L_0x1e27f60 .functor AND 1, L_0x1e27b30, L_0x1e27ea0, C4<1>, C4<1>;
L_0x1e28110 .functor XNOR 1, L_0x1e27a20, L_0x1e27f60, C4<0>, C4<0>;
v0x1dc2c00_0 .net *"_ivl_0", 0 0, L_0x1dc36b0;  1 drivers
v0x1dc3000_0 .net *"_ivl_12", 0 0, L_0x1e276a0;  1 drivers
v0x1dc33e0_0 .net *"_ivl_14", 0 0, L_0x1e27710;  1 drivers
v0x1dc37c0_0 .net *"_ivl_16", 0 0, L_0x1e27820;  1 drivers
v0x1dc3ba0_0 .net *"_ivl_18", 0 0, L_0x1e278e0;  1 drivers
v0x1dc3f80_0 .net *"_ivl_2", 0 0, L_0x1dc3a90;  1 drivers
v0x1dc4200_0 .net *"_ivl_20", 0 0, L_0x1e279b0;  1 drivers
v0x1e1f5d0_0 .net *"_ivl_24", 0 0, L_0x1e27ba0;  1 drivers
v0x1e1f6b0_0 .net *"_ivl_26", 0 0, L_0x1e27c10;  1 drivers
v0x1e1f790_0 .net *"_ivl_28", 0 0, L_0x1e27b30;  1 drivers
v0x1e1f870_0 .net *"_ivl_30", 0 0, L_0x1e27da0;  1 drivers
v0x1e1f950_0 .net *"_ivl_32", 0 0, L_0x1e27ea0;  1 drivers
v0x1e1fa30_0 .net *"_ivl_36", 0 0, L_0x1e28110;  1 drivers
L_0x7f84a4dfd018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e1faf0_0 .net *"_ivl_38", 0 0, L_0x7f84a4dfd018;  1 drivers
v0x1e1fbd0_0 .net *"_ivl_4", 0 0, L_0x1dc3e70;  1 drivers
v0x1e1fcb0_0 .net *"_ivl_6", 0 0, L_0x1dc40f0;  1 drivers
v0x1e1fd90_0 .net *"_ivl_8", 0 0, L_0x1ddc960;  1 drivers
v0x1e1fe70_0 .net "a", 0 0, v0x1e21060_0;  alias, 1 drivers
v0x1e1ff30_0 .net "b", 0 0, v0x1e21100_0;  alias, 1 drivers
v0x1e1fff0_0 .net "c", 0 0, v0x1e211a0_0;  alias, 1 drivers
v0x1e200b0_0 .net "d", 0 0, v0x1e212e0_0;  alias, 1 drivers
v0x1e20170_0 .net "out_pos", 0 0, L_0x1e28220;  alias, 1 drivers
v0x1e20230_0 .net "out_sop", 0 0, L_0x1dfb810;  alias, 1 drivers
v0x1e202f0_0 .net "pos0", 0 0, L_0x1e27a20;  1 drivers
v0x1e203b0_0 .net "pos1", 0 0, L_0x1e27f60;  1 drivers
L_0x1e28220 .functor MUXZ 1, L_0x7f84a4dfd018, L_0x1e27a20, L_0x1e28110, C4<>;
S_0x1e20530 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1dd1e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e21060_0 .var "a", 0 0;
v0x1e21100_0 .var "b", 0 0;
v0x1e211a0_0 .var "c", 0 0;
v0x1e21240_0 .net "clk", 0 0, v0x1e26b10_0;  1 drivers
v0x1e212e0_0 .var "d", 0 0;
v0x1e213d0_0 .var/2u "fail", 0 0;
v0x1e21470_0 .var/2u "fail1", 0 0;
v0x1e21510_0 .net "tb_match", 0 0, L_0x1e2ea60;  alias, 1 drivers
v0x1e215b0_0 .var "wavedrom_enable", 0 0;
v0x1e21650_0 .var "wavedrom_title", 511 0;
E_0x1dd0630/0 .event negedge, v0x1e21240_0;
E_0x1dd0630/1 .event posedge, v0x1e21240_0;
E_0x1dd0630 .event/or E_0x1dd0630/0, E_0x1dd0630/1;
S_0x1e20860 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e20530;
 .timescale -12 -12;
v0x1e20aa0_0 .var/2s "i", 31 0;
E_0x1dd04d0 .event posedge, v0x1e21240_0;
S_0x1e20ba0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e20530;
 .timescale -12 -12;
v0x1e20da0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e20e80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e20530;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e21830 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1dd1e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e283d0 .functor NOT 1, v0x1e21100_0, C4<0>, C4<0>, C4<0>;
L_0x1e28570 .functor AND 1, v0x1e21060_0, L_0x1e283d0, C4<1>, C4<1>;
L_0x1e28650 .functor NOT 1, v0x1e211a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e287d0 .functor AND 1, L_0x1e28570, L_0x1e28650, C4<1>, C4<1>;
L_0x1e28910 .functor NOT 1, v0x1e212e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e28a90 .functor AND 1, L_0x1e287d0, L_0x1e28910, C4<1>, C4<1>;
L_0x1e28be0 .functor NOT 1, v0x1e21060_0, C4<0>, C4<0>, C4<0>;
L_0x1e28d60 .functor AND 1, L_0x1e28be0, v0x1e21100_0, C4<1>, C4<1>;
L_0x1e28e70 .functor NOT 1, v0x1e211a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e28ee0 .functor AND 1, L_0x1e28d60, L_0x1e28e70, C4<1>, C4<1>;
L_0x1e29050 .functor NOT 1, v0x1e212e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e290c0 .functor AND 1, L_0x1e28ee0, L_0x1e29050, C4<1>, C4<1>;
L_0x1e291f0 .functor OR 1, L_0x1e28a90, L_0x1e290c0, C4<0>, C4<0>;
L_0x1e29300 .functor NOT 1, v0x1e21060_0, C4<0>, C4<0>, C4<0>;
L_0x1e29180 .functor NOT 1, v0x1e21100_0, C4<0>, C4<0>, C4<0>;
L_0x1e293f0 .functor AND 1, L_0x1e29300, L_0x1e29180, C4<1>, C4<1>;
L_0x1e29590 .functor AND 1, L_0x1e293f0, v0x1e211a0_0, C4<1>, C4<1>;
L_0x1e29650 .functor NOT 1, v0x1e212e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e29760 .functor AND 1, L_0x1e29590, L_0x1e29650, C4<1>, C4<1>;
L_0x1e29870 .functor OR 1, L_0x1e291f0, L_0x1e29760, C4<0>, C4<0>;
L_0x1e29a30 .functor NOT 1, v0x1e21060_0, C4<0>, C4<0>, C4<0>;
L_0x1e29aa0 .functor NOT 1, v0x1e21100_0, C4<0>, C4<0>, C4<0>;
L_0x1e29bd0 .functor AND 1, L_0x1e29a30, L_0x1e29aa0, C4<1>, C4<1>;
L_0x1e29ce0 .functor NOT 1, v0x1e211a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e29e20 .functor AND 1, L_0x1e29bd0, L_0x1e29ce0, C4<1>, C4<1>;
L_0x1e29f30 .functor AND 1, L_0x1e29e20, v0x1e212e0_0, C4<1>, C4<1>;
L_0x1e2a0d0 .functor OR 1, L_0x1e29870, L_0x1e29f30, C4<0>, C4<0>;
L_0x1e2a1e0 .functor NOT 1, v0x1e21060_0, C4<0>, C4<0>, C4<0>;
L_0x1e2a340 .functor NOT 1, v0x1e21100_0, C4<0>, C4<0>, C4<0>;
L_0x1e2a3b0 .functor AND 1, L_0x1e2a1e0, L_0x1e2a340, C4<1>, C4<1>;
L_0x1e2a5c0 .functor NOT 1, v0x1e211a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2a630 .functor AND 1, L_0x1e2a3b0, L_0x1e2a5c0, C4<1>, C4<1>;
L_0x1e2a850 .functor NOT 1, v0x1e212e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2a8c0 .functor AND 1, L_0x1e2a630, L_0x1e2a850, C4<1>, C4<1>;
L_0x1e2aaf0 .functor OR 1, L_0x1e2a0d0, L_0x1e2a8c0, C4<0>, C4<0>;
L_0x1e2ac00 .functor NOT 1, v0x1e21060_0, C4<0>, C4<0>, C4<0>;
L_0x1e2ada0 .functor AND 1, L_0x1e2ac00, v0x1e21100_0, C4<1>, C4<1>;
L_0x1e2ae60 .functor AND 1, L_0x1e2ada0, v0x1e211a0_0, C4<1>, C4<1>;
L_0x1e2ac70 .functor AND 1, L_0x1e2ae60, v0x1e212e0_0, C4<1>, C4<1>;
L_0x1e2ad30 .functor OR 1, L_0x1e2aaf0, L_0x1e2ac70, C4<0>, C4<0>;
L_0x1e2b250 .functor AND 1, v0x1e21060_0, v0x1e21100_0, C4<1>, C4<1>;
L_0x1e2b2c0 .functor AND 1, L_0x1e2b250, v0x1e211a0_0, C4<1>, C4<1>;
L_0x1e2b4e0 .functor AND 1, L_0x1e2b2c0, v0x1e212e0_0, C4<1>, C4<1>;
L_0x1e2b5a0 .functor OR 1, L_0x1e2ad30, L_0x1e2b4e0, C4<0>, C4<0>;
L_0x1e2b870 .functor NOT 1, v0x1e21060_0, C4<0>, C4<0>, C4<0>;
L_0x1e2b8e0 .functor NOT 1, v0x1e21100_0, C4<0>, C4<0>, C4<0>;
L_0x1e2bad0 .functor OR 1, L_0x1e2b870, L_0x1e2b8e0, C4<0>, C4<0>;
L_0x1e2bbe0 .functor NOT 1, v0x1e211a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2bde0 .functor OR 1, L_0x1e2bad0, L_0x1e2bbe0, C4<0>, C4<0>;
L_0x1e2bef0 .functor NOT 1, v0x1e212e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2c100 .functor OR 1, L_0x1e2bde0, L_0x1e2bef0, C4<0>, C4<0>;
L_0x1e2c210 .functor NOT 1, v0x1e21100_0, C4<0>, C4<0>, C4<0>;
L_0x1e2c430 .functor OR 1, v0x1e21060_0, L_0x1e2c210, C4<0>, C4<0>;
L_0x1e2c4f0 .functor NOT 1, v0x1e211a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2c930 .functor OR 1, L_0x1e2c430, L_0x1e2c4f0, C4<0>, C4<0>;
L_0x1e2ca40 .functor OR 1, L_0x1e2c930, v0x1e212e0_0, C4<0>, C4<0>;
L_0x1e2cee0 .functor AND 1, L_0x1e2c100, L_0x1e2ca40, C4<1>, C4<1>;
L_0x1e2cff0 .functor OR 1, v0x1e21060_0, v0x1e21100_0, C4<0>, C4<0>;
L_0x1e2d450 .functor NOT 1, v0x1e211a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2d4c0 .functor OR 1, L_0x1e2cff0, L_0x1e2d450, C4<0>, C4<0>;
L_0x1e2d7c0 .functor NOT 1, v0x1e212e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2d830 .functor OR 1, L_0x1e2d4c0, L_0x1e2d7c0, C4<0>, C4<0>;
L_0x1e2db40 .functor AND 1, L_0x1e2cee0, L_0x1e2d830, C4<1>, C4<1>;
L_0x1e2dc50 .functor OR 1, v0x1e21060_0, v0x1e21100_0, C4<0>, C4<0>;
L_0x1e2ded0 .functor OR 1, L_0x1e2dc50, v0x1e211a0_0, C4<0>, C4<0>;
L_0x1e2df90 .functor NOT 1, v0x1e212e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2e220 .functor OR 1, L_0x1e2ded0, L_0x1e2df90, C4<0>, C4<0>;
L_0x1e2e330 .functor AND 1, L_0x1e2db40, L_0x1e2e220, C4<1>, C4<1>;
v0x1e219f0_0 .net *"_ivl_0", 0 0, L_0x1e283d0;  1 drivers
v0x1e21ad0_0 .net *"_ivl_10", 0 0, L_0x1e28a90;  1 drivers
v0x1e21bb0_0 .net *"_ivl_100", 0 0, L_0x1e2c100;  1 drivers
v0x1e21ca0_0 .net *"_ivl_102", 0 0, L_0x1e2c210;  1 drivers
v0x1e21d80_0 .net *"_ivl_104", 0 0, L_0x1e2c430;  1 drivers
v0x1e21eb0_0 .net *"_ivl_106", 0 0, L_0x1e2c4f0;  1 drivers
v0x1e21f90_0 .net *"_ivl_108", 0 0, L_0x1e2c930;  1 drivers
v0x1e22070_0 .net *"_ivl_110", 0 0, L_0x1e2ca40;  1 drivers
v0x1e22150_0 .net *"_ivl_112", 0 0, L_0x1e2cee0;  1 drivers
v0x1e222c0_0 .net *"_ivl_114", 0 0, L_0x1e2cff0;  1 drivers
v0x1e223a0_0 .net *"_ivl_116", 0 0, L_0x1e2d450;  1 drivers
v0x1e22480_0 .net *"_ivl_118", 0 0, L_0x1e2d4c0;  1 drivers
v0x1e22560_0 .net *"_ivl_12", 0 0, L_0x1e28be0;  1 drivers
v0x1e22640_0 .net *"_ivl_120", 0 0, L_0x1e2d7c0;  1 drivers
v0x1e22720_0 .net *"_ivl_122", 0 0, L_0x1e2d830;  1 drivers
v0x1e22800_0 .net *"_ivl_124", 0 0, L_0x1e2db40;  1 drivers
v0x1e228e0_0 .net *"_ivl_126", 0 0, L_0x1e2dc50;  1 drivers
v0x1e22ad0_0 .net *"_ivl_128", 0 0, L_0x1e2ded0;  1 drivers
v0x1e22bb0_0 .net *"_ivl_130", 0 0, L_0x1e2df90;  1 drivers
v0x1e22c90_0 .net *"_ivl_132", 0 0, L_0x1e2e220;  1 drivers
v0x1e22d70_0 .net *"_ivl_14", 0 0, L_0x1e28d60;  1 drivers
v0x1e22e50_0 .net *"_ivl_16", 0 0, L_0x1e28e70;  1 drivers
v0x1e22f30_0 .net *"_ivl_18", 0 0, L_0x1e28ee0;  1 drivers
v0x1e23010_0 .net *"_ivl_2", 0 0, L_0x1e28570;  1 drivers
v0x1e230f0_0 .net *"_ivl_20", 0 0, L_0x1e29050;  1 drivers
v0x1e231d0_0 .net *"_ivl_22", 0 0, L_0x1e290c0;  1 drivers
v0x1e232b0_0 .net *"_ivl_24", 0 0, L_0x1e291f0;  1 drivers
v0x1e23390_0 .net *"_ivl_26", 0 0, L_0x1e29300;  1 drivers
v0x1e23470_0 .net *"_ivl_28", 0 0, L_0x1e29180;  1 drivers
v0x1e23550_0 .net *"_ivl_30", 0 0, L_0x1e293f0;  1 drivers
v0x1e23630_0 .net *"_ivl_32", 0 0, L_0x1e29590;  1 drivers
v0x1e23710_0 .net *"_ivl_34", 0 0, L_0x1e29650;  1 drivers
v0x1e237f0_0 .net *"_ivl_36", 0 0, L_0x1e29760;  1 drivers
v0x1e23ae0_0 .net *"_ivl_38", 0 0, L_0x1e29870;  1 drivers
v0x1e23bc0_0 .net *"_ivl_4", 0 0, L_0x1e28650;  1 drivers
v0x1e23ca0_0 .net *"_ivl_40", 0 0, L_0x1e29a30;  1 drivers
v0x1e23d80_0 .net *"_ivl_42", 0 0, L_0x1e29aa0;  1 drivers
v0x1e23e60_0 .net *"_ivl_44", 0 0, L_0x1e29bd0;  1 drivers
v0x1e23f40_0 .net *"_ivl_46", 0 0, L_0x1e29ce0;  1 drivers
v0x1e24020_0 .net *"_ivl_48", 0 0, L_0x1e29e20;  1 drivers
v0x1e24100_0 .net *"_ivl_50", 0 0, L_0x1e29f30;  1 drivers
v0x1e241e0_0 .net *"_ivl_52", 0 0, L_0x1e2a0d0;  1 drivers
v0x1e242c0_0 .net *"_ivl_54", 0 0, L_0x1e2a1e0;  1 drivers
v0x1e243a0_0 .net *"_ivl_56", 0 0, L_0x1e2a340;  1 drivers
v0x1e24480_0 .net *"_ivl_58", 0 0, L_0x1e2a3b0;  1 drivers
v0x1e24560_0 .net *"_ivl_6", 0 0, L_0x1e287d0;  1 drivers
v0x1e24640_0 .net *"_ivl_60", 0 0, L_0x1e2a5c0;  1 drivers
v0x1e24720_0 .net *"_ivl_62", 0 0, L_0x1e2a630;  1 drivers
v0x1e24800_0 .net *"_ivl_64", 0 0, L_0x1e2a850;  1 drivers
v0x1e248e0_0 .net *"_ivl_66", 0 0, L_0x1e2a8c0;  1 drivers
v0x1e249c0_0 .net *"_ivl_68", 0 0, L_0x1e2aaf0;  1 drivers
v0x1e24aa0_0 .net *"_ivl_70", 0 0, L_0x1e2ac00;  1 drivers
v0x1e24b80_0 .net *"_ivl_72", 0 0, L_0x1e2ada0;  1 drivers
v0x1e24c60_0 .net *"_ivl_74", 0 0, L_0x1e2ae60;  1 drivers
v0x1e24d40_0 .net *"_ivl_76", 0 0, L_0x1e2ac70;  1 drivers
v0x1e24e20_0 .net *"_ivl_78", 0 0, L_0x1e2ad30;  1 drivers
v0x1e24f00_0 .net *"_ivl_8", 0 0, L_0x1e28910;  1 drivers
v0x1e24fe0_0 .net *"_ivl_80", 0 0, L_0x1e2b250;  1 drivers
v0x1e250c0_0 .net *"_ivl_82", 0 0, L_0x1e2b2c0;  1 drivers
v0x1e251a0_0 .net *"_ivl_84", 0 0, L_0x1e2b4e0;  1 drivers
v0x1e25280_0 .net *"_ivl_88", 0 0, L_0x1e2b870;  1 drivers
v0x1e25360_0 .net *"_ivl_90", 0 0, L_0x1e2b8e0;  1 drivers
v0x1e25440_0 .net *"_ivl_92", 0 0, L_0x1e2bad0;  1 drivers
v0x1e25520_0 .net *"_ivl_94", 0 0, L_0x1e2bbe0;  1 drivers
v0x1e25600_0 .net *"_ivl_96", 0 0, L_0x1e2bde0;  1 drivers
v0x1e25af0_0 .net *"_ivl_98", 0 0, L_0x1e2bef0;  1 drivers
v0x1e25bd0_0 .net "a", 0 0, v0x1e21060_0;  alias, 1 drivers
v0x1e25c70_0 .net "b", 0 0, v0x1e21100_0;  alias, 1 drivers
v0x1e25d60_0 .net "c", 0 0, v0x1e211a0_0;  alias, 1 drivers
v0x1e25e50_0 .net "d", 0 0, v0x1e212e0_0;  alias, 1 drivers
v0x1e25f40_0 .net "out_pos", 0 0, L_0x1e2e330;  alias, 1 drivers
v0x1e26000_0 .net "out_sop", 0 0, L_0x1e2b5a0;  alias, 1 drivers
S_0x1e26180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1dd1e50;
 .timescale -12 -12;
E_0x1db89f0 .event anyedge, v0x1e26f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e26f70_0;
    %nor/r;
    %assign/vec4 v0x1e26f70_0, 0;
    %wait E_0x1db89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e20530;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e213d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e21470_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e20530;
T_4 ;
    %wait E_0x1dd0630;
    %load/vec4 v0x1e21510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e213d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e20530;
T_5 ;
    %wait E_0x1dd04d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
    %wait E_0x1dd04d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
    %wait E_0x1dd04d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
    %wait E_0x1dd04d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
    %wait E_0x1dd04d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
    %wait E_0x1dd04d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
    %wait E_0x1dd04d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
    %wait E_0x1dd04d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
    %wait E_0x1dd04d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
    %wait E_0x1dd04d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
    %wait E_0x1dd04d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
    %wait E_0x1dd04d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
    %wait E_0x1dd04d0;
    %load/vec4 v0x1e213d0_0;
    %store/vec4 v0x1e21470_0, 0, 1;
    %fork t_1, S_0x1e20860;
    %jmp t_0;
    .scope S_0x1e20860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e20aa0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e20aa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1dd04d0;
    %load/vec4 v0x1e20aa0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e20aa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e20aa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e20530;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dd0630;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e212e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e211a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e21100_0, 0;
    %assign/vec4 v0x1e21060_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e213d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e21470_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1dd1e50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e26b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e26f70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1dd1e50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e26b10_0;
    %inv;
    %store/vec4 v0x1e26b10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1dd1e50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e21240_0, v0x1e270e0_0, v0x1e26930_0, v0x1e269d0_0, v0x1e26a70_0, v0x1e26bb0_0, v0x1e26e30_0, v0x1e26d90_0, v0x1e26cf0_0, v0x1e26c50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1dd1e50;
T_9 ;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1dd1e50;
T_10 ;
    %wait E_0x1dd0630;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e26ed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e26ed0_0, 4, 32;
    %load/vec4 v0x1e27010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e26ed0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e26ed0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e26ed0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e26e30_0;
    %load/vec4 v0x1e26e30_0;
    %load/vec4 v0x1e26d90_0;
    %xor;
    %load/vec4 v0x1e26e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e26ed0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e26ed0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e26cf0_0;
    %load/vec4 v0x1e26cf0_0;
    %load/vec4 v0x1e26c50_0;
    %xor;
    %load/vec4 v0x1e26cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e26ed0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e26ed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e26ed0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter1/response4/top_module.sv";
