INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Lab3_Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Divider
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-311] analyzing module MUX_2_to_1_by_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Clock_Divider_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Divider_t
