-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tk2em_emalgo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    calo_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_0_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_1_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_2_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_3_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_4_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_5_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_6_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_7_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_8_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_9_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of tk2em_emalgo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal calo_9_hwPt_V_read_1_reg_1984 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal calo_9_hwPt_V_read_1_reg_1984_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_8_hwPt_V_read_1_reg_1989 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_8_hwPt_V_read_1_reg_1989_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_7_hwPt_V_read_1_reg_1994 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_7_hwPt_V_read_1_reg_1994_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_6_hwPt_V_read_1_reg_1999 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_6_hwPt_V_read_1_reg_1999_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_5_hwPt_V_read_1_reg_2004 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_5_hwPt_V_read_1_reg_2004_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_4_hwPt_V_read_1_reg_2009 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_4_hwPt_V_read_1_reg_2009_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_3_hwPt_V_read_1_reg_2014 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_3_hwPt_V_read_1_reg_2014_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_2_hwPt_V_read_1_reg_2019 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_2_hwPt_V_read_1_reg_2019_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_1_hwPt_V_read_1_reg_2024 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_1_hwPt_V_read_1_reg_2024_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_0_hwPt_V_read_1_reg_2029 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_0_hwPt_V_read_1_reg_2029_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_2034 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_2034_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_fu_270_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_reg_2041 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_reg_2041_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_1864_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_reg_2049 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_141_reg_2056 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_141_reg_2056_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_14_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_14_reg_2061 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_14_reg_2061_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_1_fu_294_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_1_reg_2068 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_1_reg_2068_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_1_fu_1870_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_1_reg_2076 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_144_reg_2083 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_reg_2083_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_15_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_15_reg_2088 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_15_reg_2088_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_2_fu_318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_2_reg_2095 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_2_reg_2095_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_2_fu_1876_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_2_reg_2103 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_147_reg_2110 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_147_reg_2110_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_16_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_16_reg_2115 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_16_reg_2115_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_3_fu_342_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_3_reg_2122 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_3_reg_2122_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_3_fu_1882_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_3_reg_2130 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_150_reg_2137 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_150_reg_2137_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_17_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_17_reg_2142 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_17_reg_2142_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_4_fu_366_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_4_reg_2149 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_4_reg_2149_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_4_fu_1888_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_4_reg_2157 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_153_reg_2164 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_reg_2164_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_18_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_18_reg_2169 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_18_reg_2169_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_5_fu_390_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_5_reg_2176 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_5_reg_2176_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_5_fu_1894_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_5_reg_2184 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_156_reg_2191 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_2191_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_19_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_19_reg_2196 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_19_reg_2196_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_6_fu_414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_6_reg_2203 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_6_reg_2203_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_6_fu_1900_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_6_reg_2211 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_159_reg_2218 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_159_reg_2218_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_20_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_20_reg_2223 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_20_reg_2223_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_7_fu_438_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_7_reg_2230 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_7_reg_2230_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_7_fu_1906_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_7_reg_2238 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_162_reg_2245 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_162_reg_2245_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_21_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_21_reg_2250 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_21_reg_2250_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_8_fu_462_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_8_reg_2257 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_8_reg_2257_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_8_fu_1912_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_8_reg_2265 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_165_reg_2272 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_165_reg_2272_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_22_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_22_reg_2277 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_22_reg_2277_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_9_fu_486_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_9_reg_2284 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_9_reg_2284_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_9_fu_1918_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_9_reg_2292 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_168_reg_2299 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_168_reg_2299_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_fu_1924_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_reg_2304 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_fu_520_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of sigma2Hi_fu_520_p2 : signal is "no";
    signal sigma2Hi_reg_2310 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_s_fu_1930_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_s_reg_2315 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_1_fu_541_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_1_fu_541_p2 : signal is "no";
    signal sigma2Hi_1_reg_2321 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_fu_1936_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_reg_2326 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_2_fu_562_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_2_fu_562_p2 : signal is "no";
    signal sigma2Hi_2_reg_2332 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_1942_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_reg_2337 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_3_fu_583_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_3_fu_583_p2 : signal is "no";
    signal sigma2Hi_3_reg_2343 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_fu_1948_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_reg_2348 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_4_fu_604_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_4_fu_604_p2 : signal is "no";
    signal sigma2Hi_4_reg_2354 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_fu_1954_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_reg_2359 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_5_fu_625_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_5_fu_625_p2 : signal is "no";
    signal sigma2Hi_5_reg_2365 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_fu_1960_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_reg_2370 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_6_fu_646_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_6_fu_646_p2 : signal is "no";
    signal sigma2Hi_6_reg_2376 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_fu_1966_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_reg_2381 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_7_fu_667_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_7_fu_667_p2 : signal is "no";
    signal sigma2Hi_7_reg_2387 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_fu_1972_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_reg_2392 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_8_fu_688_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_8_fu_688_p2 : signal is "no";
    signal sigma2Hi_8_reg_2398 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_1978_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_reg_2403 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_9_fu_709_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_9_fu_709_p2 : signal is "no";
    signal sigma2Hi_9_reg_2409 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_2414 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_2420 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_2426 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_2431 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_1_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_1_reg_2437 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_1_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_1_reg_2443 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_1_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_1_reg_2449 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_1_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_1_reg_2454 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_2_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_2_reg_2460 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_2_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_2_reg_2466 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_2_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_2_reg_2472 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_2_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_2_reg_2477 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_3_fu_791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_3_reg_2483 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_3_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_3_reg_2489 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_3_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_3_reg_2495 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_3_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_3_reg_2500 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_4_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_4_reg_2506 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_4_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_4_reg_2512 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_4_fu_824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_4_reg_2518 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_4_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_4_reg_2523 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_5_fu_839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_5_reg_2529 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_5_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_5_reg_2535 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_5_fu_848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_5_reg_2541 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_5_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_5_reg_2546 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_6_fu_863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_6_reg_2552 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_6_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_6_reg_2558 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_6_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_6_reg_2564 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_6_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_6_reg_2569 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_7_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_7_reg_2575 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_7_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_7_reg_2581 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_7_fu_896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_7_reg_2587 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_7_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_7_reg_2592 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_8_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_8_reg_2598 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_8_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_8_reg_2604 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_8_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_8_reg_2610 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_8_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_8_reg_2615 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_9_fu_935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_9_reg_2621 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_9_fu_940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_9_reg_2627 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_9_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_9_reg_2633 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_9_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_9_reg_2638 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_1_fu_507_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_2_fu_516_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_528_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_1_fu_537_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_549_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_2_fu_558_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_570_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_3_fu_579_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_591_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_4_fu_600_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_612_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_5_fu_621_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_633_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_6_fu_642_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_654_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_7_fu_663_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_675_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_8_fu_684_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_696_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_9_fu_705_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_140_fu_714_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_143_fu_738_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_146_fu_762_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_149_fu_786_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_152_fu_810_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_155_fu_834_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_158_fu_858_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_161_fu_882_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_164_fu_906_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_167_fu_930_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_954_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge_fu_965_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond1_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp120_demorgan_fu_982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_cast_fu_972_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp_fu_976_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_not_demorgan_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_not_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_fu_1033_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge1_fu_1044_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond1_1_fu_1040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp123_demorgan_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_1_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_fu_1066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge1_cast_fu_1051_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp1_fu_1055_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_1_not_demorg_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_1_not_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_1101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_1096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_145_fu_1112_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge2_fu_1123_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond1_2_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp126_demorgan_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge2_cast_fu_1130_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp3_fu_1134_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_2_not_demorg_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_not_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_1175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_148_fu_1191_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge3_fu_1202_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_3_not_demorg_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_3_not_fu_1217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_3_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_fu_1228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp131_demorgan_fu_1245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_3_fu_1194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp12_fu_1250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge3_cast_fu_1209_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp6_fu_1239_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_151_fu_1270_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge4_fu_1281_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_4_not_demorg_fu_1292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_4_not_fu_1296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_4_fu_1277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp14_fu_1307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_fu_1302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp134_demorgan_fu_1324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_4_fu_1273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_1329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_cast_fu_1288_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp8_fu_1318_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_154_fu_1349_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge5_fu_1360_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_5_not_demorg_fu_1371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_5_not_fu_1375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_5_fu_1356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp17_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp16_fu_1381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp137_demorgan_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_5_fu_1352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp18_fu_1408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_1414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge5_cast_fu_1367_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp10_fu_1397_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_157_fu_1428_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge6_fu_1439_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_6_not_demorg_fu_1450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_6_not_fu_1454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_6_fu_1435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp20_fu_1465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp19_fu_1460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp140_demorgan_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_6_fu_1431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp21_fu_1487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge6_cast_fu_1446_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp12_fu_1476_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_160_fu_1507_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge7_fu_1518_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_7_not_demorg_fu_1529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_7_not_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_7_fu_1514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp23_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp22_fu_1539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp143_demorgan_fu_1561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_7_fu_1510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp24_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_1572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge7_cast_fu_1525_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp14_fu_1555_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_163_fu_1586_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge8_fu_1597_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_8_not_demorg_fu_1608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_8_not_fu_1612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_8_fu_1593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp26_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp25_fu_1618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp146_demorgan_fu_1640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_8_fu_1589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp27_fu_1645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_1651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge8_cast_fu_1604_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp16_fu_1634_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_166_fu_1665_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge9_fu_1676_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_9_not_demorg_fu_1687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_9_not_fu_1691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_9_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp29_fu_1702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp28_fu_1697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp149_demorgan_fu_1719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_9_fu_1668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp30_fu_1724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp19_fu_1730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge9_cast_fu_1683_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp18_fu_1713_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal isEM_0_write_assign_fu_1027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_1_write_assign_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_2_write_assign_fu_1185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_3_write_assign_fu_1233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_4_write_assign_fu_1312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_5_write_assign_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_6_write_assign_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_7_write_assign_fu_1549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_8_write_assign_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_9_write_assign_fu_1707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photonPt_0_V_write_s_fu_999_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_1_V_write_s_fu_1078_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_2_V_write_s_fu_1157_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_3_V_write_s_fu_1262_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_4_V_write_s_fu_1341_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_5_V_write_s_fu_1420_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_6_V_write_s_fu_1499_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_7_V_write_s_fu_1578_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_8_V_write_s_fu_1657_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_9_V_write_s_fu_1736_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_1864_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_fu_276_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_fu_1864_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_1_fu_1870_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_1_fu_300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_1_fu_1870_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_2_fu_1876_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_2_fu_324_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_2_fu_1876_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_3_fu_1882_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_3_fu_348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_3_fu_1882_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_4_fu_1888_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_4_fu_372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_4_fu_1888_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_5_fu_1894_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_5_fu_396_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_5_fu_1894_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_6_fu_1900_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_6_fu_420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_6_fu_1900_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_7_fu_1906_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_7_fu_444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_7_fu_1906_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_8_fu_1912_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_8_fu_468_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_8_fu_1912_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_9_fu_1918_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_9_fu_492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_9_fu_1918_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_1924_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_fu_504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_1924_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_s_fu_1930_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_s_fu_525_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_s_fu_1930_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_fu_1936_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_2_fu_546_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_fu_1936_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_fu_1942_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_3_fu_567_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_1942_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_fu_1948_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_4_fu_588_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_fu_1948_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_5_fu_1954_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_5_fu_609_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_fu_1954_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_6_fu_1960_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_6_fu_630_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_fu_1960_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_7_fu_1966_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_7_fu_651_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_fu_1966_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_fu_1972_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_8_fu_672_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_fu_1972_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_9_fu_1978_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_9_fu_693_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_1978_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component mp7wrapped_pfalgofYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mp7wrapped_pfalgofYi_U504 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_fu_1864_p0,
        din1 => r_V_1_fu_1864_p1,
        dout => r_V_1_fu_1864_p2);

    mp7wrapped_pfalgofYi_U505 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_1_fu_1870_p0,
        din1 => r_V_1_1_fu_1870_p1,
        dout => r_V_1_1_fu_1870_p2);

    mp7wrapped_pfalgofYi_U506 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_2_fu_1876_p0,
        din1 => r_V_1_2_fu_1876_p1,
        dout => r_V_1_2_fu_1876_p2);

    mp7wrapped_pfalgofYi_U507 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_3_fu_1882_p0,
        din1 => r_V_1_3_fu_1882_p1,
        dout => r_V_1_3_fu_1882_p2);

    mp7wrapped_pfalgofYi_U508 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_4_fu_1888_p0,
        din1 => r_V_1_4_fu_1888_p1,
        dout => r_V_1_4_fu_1888_p2);

    mp7wrapped_pfalgofYi_U509 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_5_fu_1894_p0,
        din1 => r_V_1_5_fu_1894_p1,
        dout => r_V_1_5_fu_1894_p2);

    mp7wrapped_pfalgofYi_U510 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_6_fu_1900_p0,
        din1 => r_V_1_6_fu_1900_p1,
        dout => r_V_1_6_fu_1900_p2);

    mp7wrapped_pfalgofYi_U511 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_7_fu_1906_p0,
        din1 => r_V_1_7_fu_1906_p1,
        dout => r_V_1_7_fu_1906_p2);

    mp7wrapped_pfalgofYi_U512 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_8_fu_1912_p0,
        din1 => r_V_1_8_fu_1912_p1,
        dout => r_V_1_8_fu_1912_p2);

    mp7wrapped_pfalgofYi_U513 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_9_fu_1918_p0,
        din1 => r_V_1_9_fu_1918_p1,
        dout => r_V_1_9_fu_1918_p2);

    mp7wrapped_pfalgofYi_U514 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_fu_1924_p0,
        din1 => r_V_fu_1924_p1,
        dout => r_V_fu_1924_p2);

    mp7wrapped_pfalgofYi_U515 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_s_fu_1930_p0,
        din1 => r_V_s_fu_1930_p1,
        dout => r_V_s_fu_1930_p2);

    mp7wrapped_pfalgofYi_U516 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_2_fu_1936_p0,
        din1 => r_V_2_fu_1936_p1,
        dout => r_V_2_fu_1936_p2);

    mp7wrapped_pfalgofYi_U517 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_3_fu_1942_p0,
        din1 => r_V_3_fu_1942_p1,
        dout => r_V_3_fu_1942_p2);

    mp7wrapped_pfalgofYi_U518 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_4_fu_1948_p0,
        din1 => r_V_4_fu_1948_p1,
        dout => r_V_4_fu_1948_p2);

    mp7wrapped_pfalgofYi_U519 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_5_fu_1954_p0,
        din1 => r_V_5_fu_1954_p1,
        dout => r_V_5_fu_1954_p2);

    mp7wrapped_pfalgofYi_U520 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_6_fu_1960_p0,
        din1 => r_V_6_fu_1960_p1,
        dout => r_V_6_fu_1960_p2);

    mp7wrapped_pfalgofYi_U521 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_7_fu_1966_p0,
        din1 => r_V_7_fu_1966_p1,
        dout => r_V_7_fu_1966_p2);

    mp7wrapped_pfalgofYi_U522 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_8_fu_1972_p0,
        din1 => r_V_8_fu_1972_p1,
        dout => r_V_8_fu_1972_p2);

    mp7wrapped_pfalgofYi_U523 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_9_fu_1978_p0,
        din1 => r_V_9_fu_1978_p1,
        dout => r_V_9_fu_1978_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                calo_0_hwPt_V_read_1_reg_2029 <= calo_0_hwPt_V_read;
                calo_0_hwPt_V_read_1_reg_2029_pp0_iter1_reg <= calo_0_hwPt_V_read_1_reg_2029;
                calo_1_hwPt_V_read_1_reg_2024 <= calo_1_hwPt_V_read;
                calo_1_hwPt_V_read_1_reg_2024_pp0_iter1_reg <= calo_1_hwPt_V_read_1_reg_2024;
                calo_2_hwPt_V_read_1_reg_2019 <= calo_2_hwPt_V_read;
                calo_2_hwPt_V_read_1_reg_2019_pp0_iter1_reg <= calo_2_hwPt_V_read_1_reg_2019;
                calo_3_hwPt_V_read_1_reg_2014 <= calo_3_hwPt_V_read;
                calo_3_hwPt_V_read_1_reg_2014_pp0_iter1_reg <= calo_3_hwPt_V_read_1_reg_2014;
                calo_4_hwPt_V_read_1_reg_2009 <= calo_4_hwPt_V_read;
                calo_4_hwPt_V_read_1_reg_2009_pp0_iter1_reg <= calo_4_hwPt_V_read_1_reg_2009;
                calo_5_hwPt_V_read_1_reg_2004 <= calo_5_hwPt_V_read;
                calo_5_hwPt_V_read_1_reg_2004_pp0_iter1_reg <= calo_5_hwPt_V_read_1_reg_2004;
                calo_6_hwPt_V_read_1_reg_1999 <= calo_6_hwPt_V_read;
                calo_6_hwPt_V_read_1_reg_1999_pp0_iter1_reg <= calo_6_hwPt_V_read_1_reg_1999;
                calo_7_hwPt_V_read_1_reg_1994 <= calo_7_hwPt_V_read;
                calo_7_hwPt_V_read_1_reg_1994_pp0_iter1_reg <= calo_7_hwPt_V_read_1_reg_1994;
                calo_8_hwPt_V_read_1_reg_1989 <= calo_8_hwPt_V_read;
                calo_8_hwPt_V_read_1_reg_1989_pp0_iter1_reg <= calo_8_hwPt_V_read_1_reg_1989;
                calo_9_hwPt_V_read_1_reg_1984 <= calo_9_hwPt_V_read;
                calo_9_hwPt_V_read_1_reg_1984_pp0_iter1_reg <= calo_9_hwPt_V_read_1_reg_1984;
                ptdiff_V_1_reg_2068 <= ptdiff_V_1_fu_294_p2;
                ptdiff_V_1_reg_2068_pp0_iter1_reg <= ptdiff_V_1_reg_2068;
                ptdiff_V_2_reg_2095 <= ptdiff_V_2_fu_318_p2;
                ptdiff_V_2_reg_2095_pp0_iter1_reg <= ptdiff_V_2_reg_2095;
                ptdiff_V_3_reg_2122 <= ptdiff_V_3_fu_342_p2;
                ptdiff_V_3_reg_2122_pp0_iter1_reg <= ptdiff_V_3_reg_2122;
                ptdiff_V_4_reg_2149 <= ptdiff_V_4_fu_366_p2;
                ptdiff_V_4_reg_2149_pp0_iter1_reg <= ptdiff_V_4_reg_2149;
                ptdiff_V_5_reg_2176 <= ptdiff_V_5_fu_390_p2;
                ptdiff_V_5_reg_2176_pp0_iter1_reg <= ptdiff_V_5_reg_2176;
                ptdiff_V_6_reg_2203 <= ptdiff_V_6_fu_414_p2;
                ptdiff_V_6_reg_2203_pp0_iter1_reg <= ptdiff_V_6_reg_2203;
                ptdiff_V_7_reg_2230 <= ptdiff_V_7_fu_438_p2;
                ptdiff_V_7_reg_2230_pp0_iter1_reg <= ptdiff_V_7_reg_2230;
                ptdiff_V_8_reg_2257 <= ptdiff_V_8_fu_462_p2;
                ptdiff_V_8_reg_2257_pp0_iter1_reg <= ptdiff_V_8_reg_2257;
                ptdiff_V_9_reg_2284 <= ptdiff_V_9_fu_486_p2;
                ptdiff_V_9_reg_2284_pp0_iter1_reg <= ptdiff_V_9_reg_2284;
                ptdiff_V_reg_2041 <= ptdiff_V_fu_270_p2;
                ptdiff_V_reg_2041_pp0_iter1_reg <= ptdiff_V_reg_2041;
                r_V_1_1_reg_2076 <= r_V_1_1_fu_1870_p2;
                r_V_1_2_reg_2103 <= r_V_1_2_fu_1876_p2;
                r_V_1_3_reg_2130 <= r_V_1_3_fu_1882_p2;
                r_V_1_4_reg_2157 <= r_V_1_4_fu_1888_p2;
                r_V_1_5_reg_2184 <= r_V_1_5_fu_1894_p2;
                r_V_1_6_reg_2211 <= r_V_1_6_fu_1900_p2;
                r_V_1_7_reg_2238 <= r_V_1_7_fu_1906_p2;
                r_V_1_8_reg_2265 <= r_V_1_8_fu_1912_p2;
                r_V_1_9_reg_2292 <= r_V_1_9_fu_1918_p2;
                r_V_1_reg_2049 <= r_V_1_fu_1864_p2;
                tmp_10_reg_2431 <= tmp_10_fu_733_p2;
                tmp_141_reg_2056 <= ptdiff_V_fu_270_p2(15 downto 15);
                tmp_141_reg_2056_pp0_iter1_reg <= tmp_141_reg_2056;
                tmp_144_reg_2083 <= ptdiff_V_1_fu_294_p2(15 downto 15);
                tmp_144_reg_2083_pp0_iter1_reg <= tmp_144_reg_2083;
                tmp_147_reg_2110 <= ptdiff_V_2_fu_318_p2(15 downto 15);
                tmp_147_reg_2110_pp0_iter1_reg <= tmp_147_reg_2110;
                tmp_150_reg_2137 <= ptdiff_V_3_fu_342_p2(15 downto 15);
                tmp_150_reg_2137_pp0_iter1_reg <= tmp_150_reg_2137;
                tmp_153_reg_2164 <= ptdiff_V_4_fu_366_p2(15 downto 15);
                tmp_153_reg_2164_pp0_iter1_reg <= tmp_153_reg_2164;
                tmp_156_reg_2191 <= ptdiff_V_5_fu_390_p2(15 downto 15);
                tmp_156_reg_2191_pp0_iter1_reg <= tmp_156_reg_2191;
                tmp_159_reg_2218 <= ptdiff_V_6_fu_414_p2(15 downto 15);
                tmp_159_reg_2218_pp0_iter1_reg <= tmp_159_reg_2218;
                tmp_162_reg_2245 <= ptdiff_V_7_fu_438_p2(15 downto 15);
                tmp_162_reg_2245_pp0_iter1_reg <= tmp_162_reg_2245;
                tmp_165_reg_2272 <= ptdiff_V_8_fu_462_p2(15 downto 15);
                tmp_165_reg_2272_pp0_iter1_reg <= tmp_165_reg_2272;
                tmp_168_reg_2299 <= ptdiff_V_9_fu_486_p2(15 downto 15);
                tmp_168_reg_2299_pp0_iter1_reg <= tmp_168_reg_2299;
                tmp_16_1_reg_2437 <= tmp_16_1_fu_743_p2;
                tmp_16_2_reg_2460 <= tmp_16_2_fu_767_p2;
                tmp_16_3_reg_2483 <= tmp_16_3_fu_791_p2;
                tmp_16_4_reg_2506 <= tmp_16_4_fu_815_p2;
                tmp_16_5_reg_2529 <= tmp_16_5_fu_839_p2;
                tmp_16_6_reg_2552 <= tmp_16_6_fu_863_p2;
                tmp_16_7_reg_2575 <= tmp_16_7_fu_887_p2;
                tmp_16_8_reg_2598 <= tmp_16_8_fu_911_p2;
                tmp_16_9_reg_2621 <= tmp_16_9_fu_935_p2;
                tmp_17_1_reg_2443 <= tmp_17_1_fu_748_p2;
                tmp_17_2_reg_2466 <= tmp_17_2_fu_772_p2;
                tmp_17_3_reg_2489 <= tmp_17_3_fu_796_p2;
                tmp_17_4_reg_2512 <= tmp_17_4_fu_820_p2;
                tmp_17_5_reg_2535 <= tmp_17_5_fu_844_p2;
                tmp_17_6_reg_2558 <= tmp_17_6_fu_868_p2;
                tmp_17_7_reg_2581 <= tmp_17_7_fu_892_p2;
                tmp_17_8_reg_2604 <= tmp_17_8_fu_916_p2;
                tmp_17_9_reg_2627 <= tmp_17_9_fu_940_p2;
                tmp_19_1_reg_2449 <= tmp_19_1_fu_752_p2;
                tmp_19_2_reg_2472 <= tmp_19_2_fu_776_p2;
                tmp_19_3_reg_2495 <= tmp_19_3_fu_800_p2;
                tmp_19_4_reg_2518 <= tmp_19_4_fu_824_p2;
                tmp_19_5_reg_2541 <= tmp_19_5_fu_848_p2;
                tmp_19_6_reg_2564 <= tmp_19_6_fu_872_p2;
                tmp_19_7_reg_2587 <= tmp_19_7_fu_896_p2;
                tmp_19_8_reg_2610 <= tmp_19_8_fu_920_p2;
                tmp_19_9_reg_2633 <= tmp_19_9_fu_944_p2;
                tmp_1_14_reg_2061 <= tmp_1_14_fu_288_p2;
                tmp_1_14_reg_2061_pp0_iter1_reg <= tmp_1_14_reg_2061;
                tmp_20_1_reg_2454 <= tmp_20_1_fu_757_p2;
                tmp_20_2_reg_2477 <= tmp_20_2_fu_781_p2;
                tmp_20_3_reg_2500 <= tmp_20_3_fu_805_p2;
                tmp_20_4_reg_2523 <= tmp_20_4_fu_829_p2;
                tmp_20_5_reg_2546 <= tmp_20_5_fu_853_p2;
                tmp_20_6_reg_2569 <= tmp_20_6_fu_877_p2;
                tmp_20_7_reg_2592 <= tmp_20_7_fu_901_p2;
                tmp_20_8_reg_2615 <= tmp_20_8_fu_925_p2;
                tmp_20_9_reg_2638 <= tmp_20_9_fu_949_p2;
                tmp_2_15_reg_2088 <= tmp_2_15_fu_312_p2;
                tmp_2_15_reg_2088_pp0_iter1_reg <= tmp_2_15_reg_2088;
                tmp_3_16_reg_2115 <= tmp_3_16_fu_336_p2;
                tmp_3_16_reg_2115_pp0_iter1_reg <= tmp_3_16_reg_2115;
                tmp_4_17_reg_2142 <= tmp_4_17_fu_360_p2;
                tmp_4_17_reg_2142_pp0_iter1_reg <= tmp_4_17_reg_2142;
                tmp_4_reg_2414 <= tmp_4_fu_719_p2;
                tmp_5_18_reg_2169 <= tmp_5_18_fu_384_p2;
                tmp_5_18_reg_2169_pp0_iter1_reg <= tmp_5_18_reg_2169;
                tmp_6_19_reg_2196 <= tmp_6_19_fu_408_p2;
                tmp_6_19_reg_2196_pp0_iter1_reg <= tmp_6_19_reg_2196;
                tmp_6_reg_2420 <= tmp_6_fu_724_p2;
                tmp_7_20_reg_2223 <= tmp_7_20_fu_432_p2;
                tmp_7_20_reg_2223_pp0_iter1_reg <= tmp_7_20_reg_2223;
                tmp_8_21_reg_2250 <= tmp_8_21_fu_456_p2;
                tmp_8_21_reg_2250_pp0_iter1_reg <= tmp_8_21_reg_2250;
                tmp_8_reg_2426 <= tmp_8_fu_728_p2;
                tmp_9_22_reg_2277 <= tmp_9_22_fu_480_p2;
                tmp_9_22_reg_2277_pp0_iter1_reg <= tmp_9_22_reg_2277;
                tmp_s_reg_2034 <= tmp_s_fu_264_p2;
                tmp_s_reg_2034_pp0_iter1_reg <= tmp_s_reg_2034;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                r_V_2_reg_2326 <= r_V_2_fu_1936_p2;
                r_V_3_reg_2337 <= r_V_3_fu_1942_p2;
                r_V_4_reg_2348 <= r_V_4_fu_1948_p2;
                r_V_5_reg_2359 <= r_V_5_fu_1954_p2;
                r_V_6_reg_2370 <= r_V_6_fu_1960_p2;
                r_V_7_reg_2381 <= r_V_7_fu_1966_p2;
                r_V_8_reg_2392 <= r_V_8_fu_1972_p2;
                r_V_9_reg_2403 <= r_V_9_fu_1978_p2;
                r_V_reg_2304 <= r_V_fu_1924_p2;
                r_V_s_reg_2315 <= r_V_s_fu_1930_p2;
                sigma2Hi_1_reg_2321 <= sigma2Hi_1_fu_541_p2;
                sigma2Hi_2_reg_2332 <= sigma2Hi_2_fu_562_p2;
                sigma2Hi_3_reg_2343 <= sigma2Hi_3_fu_583_p2;
                sigma2Hi_4_reg_2354 <= sigma2Hi_4_fu_604_p2;
                sigma2Hi_5_reg_2365 <= sigma2Hi_5_fu_625_p2;
                sigma2Hi_6_reg_2376 <= sigma2Hi_6_fu_646_p2;
                sigma2Hi_7_reg_2387 <= sigma2Hi_7_fu_667_p2;
                sigma2Hi_8_reg_2398 <= sigma2Hi_8_fu_688_p2;
                sigma2Hi_9_reg_2409 <= sigma2Hi_9_fu_709_p2;
                sigma2Hi_reg_2310 <= sigma2Hi_fu_520_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= isEM_0_write_assign_fu_1027_p2;
    ap_return_1 <= isEM_1_write_assign_fu_1106_p2;
    ap_return_10 <= photonPt_0_V_write_s_fu_999_p3;
    ap_return_11 <= photonPt_1_V_write_s_fu_1078_p3;
    ap_return_12 <= photonPt_2_V_write_s_fu_1157_p3;
    ap_return_13 <= photonPt_3_V_write_s_fu_1262_p3;
    ap_return_14 <= photonPt_4_V_write_s_fu_1341_p3;
    ap_return_15 <= photonPt_5_V_write_s_fu_1420_p3;
    ap_return_16 <= photonPt_6_V_write_s_fu_1499_p3;
    ap_return_17 <= photonPt_7_V_write_s_fu_1578_p3;
    ap_return_18 <= photonPt_8_V_write_s_fu_1657_p3;
    ap_return_19 <= photonPt_9_V_write_s_fu_1736_p3;
    ap_return_2 <= isEM_2_write_assign_fu_1185_p2;
    ap_return_3 <= isEM_3_write_assign_fu_1233_p2;
    ap_return_4 <= isEM_4_write_assign_fu_1312_p2;
    ap_return_5 <= isEM_5_write_assign_fu_1391_p2;
    ap_return_6 <= isEM_6_write_assign_fu_1470_p2;
    ap_return_7 <= isEM_7_write_assign_fu_1549_p2;
    ap_return_8 <= isEM_8_write_assign_fu_1628_p2;
    ap_return_9 <= isEM_9_write_assign_fu_1707_p2;
    isEM_0_write_assign_fu_1027_p2 <= (tmp3_fu_1022_p2 or tmp2_fu_1017_p2);
    isEM_1_write_assign_fu_1106_p2 <= (tmp6_fu_1101_p2 or tmp5_fu_1096_p2);
    isEM_2_write_assign_fu_1185_p2 <= (tmp9_fu_1180_p2 or tmp8_fu_1175_p2);
    isEM_3_write_assign_fu_1233_p2 <= (tmp11_fu_1228_p2 or tmp10_fu_1223_p2);
    isEM_4_write_assign_fu_1312_p2 <= (tmp14_fu_1307_p2 or tmp13_fu_1302_p2);
    isEM_5_write_assign_fu_1391_p2 <= (tmp17_fu_1386_p2 or tmp16_fu_1381_p2);
    isEM_6_write_assign_fu_1470_p2 <= (tmp20_fu_1465_p2 or tmp19_fu_1460_p2);
    isEM_7_write_assign_fu_1549_p2 <= (tmp23_fu_1544_p2 or tmp22_fu_1539_p2);
    isEM_8_write_assign_fu_1628_p2 <= (tmp26_fu_1623_p2 or tmp25_fu_1618_p2);
    isEM_9_write_assign_fu_1707_p2 <= (tmp29_fu_1702_p2 or tmp28_fu_1697_p2);
        lhs_V_1_1_fu_300_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_1_hwPtErr_V_re),32));

        lhs_V_1_2_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_2_hwPtErr_V_re),32));

        lhs_V_1_3_fu_348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_3_hwPtErr_V_re),32));

        lhs_V_1_4_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_4_hwPtErr_V_re),32));

        lhs_V_1_5_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_5_hwPtErr_V_re),32));

        lhs_V_1_6_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_6_hwPtErr_V_re),32));

        lhs_V_1_7_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_7_hwPtErr_V_re),32));

        lhs_V_1_8_fu_468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_8_hwPtErr_V_re),32));

        lhs_V_1_9_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_9_hwPtErr_V_re),32));

        lhs_V_1_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_0_hwPtErr_V_re),32));

        lhs_V_2_fu_546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_2_reg_2095),32));

        lhs_V_3_fu_567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_3_reg_2122),32));

        lhs_V_4_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_4_reg_2149),32));

        lhs_V_5_fu_609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_5_reg_2176),32));

        lhs_V_6_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_6_reg_2203),32));

        lhs_V_7_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_7_reg_2230),32));

        lhs_V_8_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_8_reg_2257),32));

        lhs_V_9_fu_693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_9_reg_2284),32));

        lhs_V_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_reg_2041),32));

        lhs_V_s_fu_525_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_1_reg_2068),32));

    or_cond1_1_fu_1040_p2 <= (tmp_19_1_reg_2449 and tmp_144_reg_2083_pp0_iter1_reg);
    or_cond1_2_fu_1119_p2 <= (tmp_19_2_reg_2472 and tmp_147_reg_2110_pp0_iter1_reg);
    or_cond1_3_fu_1198_p2 <= (tmp_19_3_reg_2495 and tmp_150_reg_2137_pp0_iter1_reg);
    or_cond1_4_fu_1277_p2 <= (tmp_19_4_reg_2518 and tmp_153_reg_2164_pp0_iter1_reg);
    or_cond1_5_fu_1356_p2 <= (tmp_19_5_reg_2541 and tmp_156_reg_2191_pp0_iter1_reg);
    or_cond1_6_fu_1435_p2 <= (tmp_19_6_reg_2564 and tmp_159_reg_2218_pp0_iter1_reg);
    or_cond1_7_fu_1514_p2 <= (tmp_19_7_reg_2587 and tmp_162_reg_2245_pp0_iter1_reg);
    or_cond1_8_fu_1593_p2 <= (tmp_19_8_reg_2610 and tmp_165_reg_2272_pp0_iter1_reg);
    or_cond1_9_fu_1672_p2 <= (tmp_19_9_reg_2633 and tmp_168_reg_2299_pp0_iter1_reg);
    or_cond1_fu_961_p2 <= (tmp_8_reg_2426 and tmp_141_reg_2056_pp0_iter1_reg);
    or_cond_1_fu_1036_p2 <= (tmp_17_1_reg_2443 or tmp_16_1_reg_2437);
    or_cond_1_not_demorg_fu_1086_p2 <= (tmp_17_1_reg_2443 or tmp_16_1_reg_2437);
    or_cond_1_not_fu_1090_p2 <= (or_cond_1_not_demorg_fu_1086_p2 xor ap_const_lv1_1);
    or_cond_2_fu_1115_p2 <= (tmp_17_2_reg_2466 or tmp_16_2_reg_2460);
    or_cond_2_not_demorg_fu_1165_p2 <= (tmp_17_2_reg_2466 or tmp_16_2_reg_2460);
    or_cond_2_not_fu_1169_p2 <= (or_cond_2_not_demorg_fu_1165_p2 xor ap_const_lv1_1);
    or_cond_3_fu_1194_p2 <= (tmp_17_3_reg_2489 or tmp_16_3_reg_2483);
    or_cond_3_not_demorg_fu_1213_p2 <= (tmp_17_3_reg_2489 or tmp_16_3_reg_2483);
    or_cond_3_not_fu_1217_p2 <= (or_cond_3_not_demorg_fu_1213_p2 xor ap_const_lv1_1);
    or_cond_4_fu_1273_p2 <= (tmp_17_4_reg_2512 or tmp_16_4_reg_2506);
    or_cond_4_not_demorg_fu_1292_p2 <= (tmp_17_4_reg_2512 or tmp_16_4_reg_2506);
    or_cond_4_not_fu_1296_p2 <= (or_cond_4_not_demorg_fu_1292_p2 xor ap_const_lv1_1);
    or_cond_5_fu_1352_p2 <= (tmp_17_5_reg_2535 or tmp_16_5_reg_2529);
    or_cond_5_not_demorg_fu_1371_p2 <= (tmp_17_5_reg_2535 or tmp_16_5_reg_2529);
    or_cond_5_not_fu_1375_p2 <= (or_cond_5_not_demorg_fu_1371_p2 xor ap_const_lv1_1);
    or_cond_6_fu_1431_p2 <= (tmp_17_6_reg_2558 or tmp_16_6_reg_2552);
    or_cond_6_not_demorg_fu_1450_p2 <= (tmp_17_6_reg_2558 or tmp_16_6_reg_2552);
    or_cond_6_not_fu_1454_p2 <= (or_cond_6_not_demorg_fu_1450_p2 xor ap_const_lv1_1);
    or_cond_7_fu_1510_p2 <= (tmp_17_7_reg_2581 or tmp_16_7_reg_2575);
    or_cond_7_not_demorg_fu_1529_p2 <= (tmp_17_7_reg_2581 or tmp_16_7_reg_2575);
    or_cond_7_not_fu_1533_p2 <= (or_cond_7_not_demorg_fu_1529_p2 xor ap_const_lv1_1);
    or_cond_8_fu_1589_p2 <= (tmp_17_8_reg_2604 or tmp_16_8_reg_2598);
    or_cond_8_not_demorg_fu_1608_p2 <= (tmp_17_8_reg_2604 or tmp_16_8_reg_2598);
    or_cond_8_not_fu_1612_p2 <= (or_cond_8_not_demorg_fu_1608_p2 xor ap_const_lv1_1);
    or_cond_9_fu_1668_p2 <= (tmp_17_9_reg_2627 or tmp_16_9_reg_2621);
    or_cond_9_not_demorg_fu_1687_p2 <= (tmp_17_9_reg_2627 or tmp_16_9_reg_2621);
    or_cond_9_not_fu_1691_p2 <= (or_cond_9_not_demorg_fu_1687_p2 xor ap_const_lv1_1);
    or_cond_fu_957_p2 <= (tmp_6_reg_2420 or tmp_4_reg_2414);
    or_cond_not_demorgan_fu_1007_p2 <= (tmp_6_reg_2420 or tmp_4_reg_2414);
    or_cond_not_fu_1011_p2 <= (or_cond_not_demorgan_fu_1007_p2 xor ap_const_lv1_1);
    photonPt_0_V_write_s_fu_999_p3 <= 
        storemerge_cast_fu_972_p1 when (sel_tmp4_fu_993_p2(0) = '1') else 
        sel_tmp_fu_976_p3;
    photonPt_1_V_write_s_fu_1078_p3 <= 
        storemerge1_cast_fu_1051_p1 when (sel_tmp2_fu_1072_p2(0) = '1') else 
        sel_tmp1_fu_1055_p3;
    photonPt_2_V_write_s_fu_1157_p3 <= 
        storemerge2_cast_fu_1130_p1 when (sel_tmp5_fu_1151_p2(0) = '1') else 
        sel_tmp3_fu_1134_p3;
    photonPt_3_V_write_s_fu_1262_p3 <= 
        storemerge3_cast_fu_1209_p1 when (sel_tmp7_fu_1256_p2(0) = '1') else 
        sel_tmp6_fu_1239_p3;
    photonPt_4_V_write_s_fu_1341_p3 <= 
        storemerge4_cast_fu_1288_p1 when (sel_tmp9_fu_1335_p2(0) = '1') else 
        sel_tmp8_fu_1318_p3;
    photonPt_5_V_write_s_fu_1420_p3 <= 
        storemerge5_cast_fu_1367_p1 when (sel_tmp11_fu_1414_p2(0) = '1') else 
        sel_tmp10_fu_1397_p3;
    photonPt_6_V_write_s_fu_1499_p3 <= 
        storemerge6_cast_fu_1446_p1 when (sel_tmp13_fu_1493_p2(0) = '1') else 
        sel_tmp12_fu_1476_p3;
    photonPt_7_V_write_s_fu_1578_p3 <= 
        storemerge7_cast_fu_1525_p1 when (sel_tmp15_fu_1572_p2(0) = '1') else 
        sel_tmp14_fu_1555_p3;
    photonPt_8_V_write_s_fu_1657_p3 <= 
        storemerge8_cast_fu_1604_p1 when (sel_tmp17_fu_1651_p2(0) = '1') else 
        sel_tmp16_fu_1634_p3;
    photonPt_9_V_write_s_fu_1736_p3 <= 
        storemerge9_cast_fu_1683_p1 when (sel_tmp19_fu_1730_p2(0) = '1') else 
        sel_tmp18_fu_1713_p3;
    ptdiff_V_1_fu_294_p2 <= std_logic_vector(unsigned(calo_1_hwPt_V_read) - unsigned(sumtk_1_V_read));
    ptdiff_V_2_fu_318_p2 <= std_logic_vector(unsigned(calo_2_hwPt_V_read) - unsigned(sumtk_2_V_read));
    ptdiff_V_3_fu_342_p2 <= std_logic_vector(unsigned(calo_3_hwPt_V_read) - unsigned(sumtk_3_V_read));
    ptdiff_V_4_fu_366_p2 <= std_logic_vector(unsigned(calo_4_hwPt_V_read) - unsigned(sumtk_4_V_read));
    ptdiff_V_5_fu_390_p2 <= std_logic_vector(unsigned(calo_5_hwPt_V_read) - unsigned(sumtk_5_V_read));
    ptdiff_V_6_fu_414_p2 <= std_logic_vector(unsigned(calo_6_hwPt_V_read) - unsigned(sumtk_6_V_read));
    ptdiff_V_7_fu_438_p2 <= std_logic_vector(unsigned(calo_7_hwPt_V_read) - unsigned(sumtk_7_V_read));
    ptdiff_V_8_fu_462_p2 <= std_logic_vector(unsigned(calo_8_hwPt_V_read) - unsigned(sumtk_8_V_read));
    ptdiff_V_9_fu_486_p2 <= std_logic_vector(unsigned(calo_9_hwPt_V_read) - unsigned(sumtk_9_V_read));
    ptdiff_V_fu_270_p2 <= std_logic_vector(unsigned(calo_0_hwPt_V_read) - unsigned(sumtk_0_V_read));
    r_V_1_1_fu_1870_p0 <= lhs_V_1_1_fu_300_p1(16 - 1 downto 0);
    r_V_1_1_fu_1870_p1 <= lhs_V_1_1_fu_300_p1(16 - 1 downto 0);
    r_V_1_2_fu_1876_p0 <= lhs_V_1_2_fu_324_p1(16 - 1 downto 0);
    r_V_1_2_fu_1876_p1 <= lhs_V_1_2_fu_324_p1(16 - 1 downto 0);
    r_V_1_3_fu_1882_p0 <= lhs_V_1_3_fu_348_p1(16 - 1 downto 0);
    r_V_1_3_fu_1882_p1 <= lhs_V_1_3_fu_348_p1(16 - 1 downto 0);
    r_V_1_4_fu_1888_p0 <= lhs_V_1_4_fu_372_p1(16 - 1 downto 0);
    r_V_1_4_fu_1888_p1 <= lhs_V_1_4_fu_372_p1(16 - 1 downto 0);
    r_V_1_5_fu_1894_p0 <= lhs_V_1_5_fu_396_p1(16 - 1 downto 0);
    r_V_1_5_fu_1894_p1 <= lhs_V_1_5_fu_396_p1(16 - 1 downto 0);
    r_V_1_6_fu_1900_p0 <= lhs_V_1_6_fu_420_p1(16 - 1 downto 0);
    r_V_1_6_fu_1900_p1 <= lhs_V_1_6_fu_420_p1(16 - 1 downto 0);
    r_V_1_7_fu_1906_p0 <= lhs_V_1_7_fu_444_p1(16 - 1 downto 0);
    r_V_1_7_fu_1906_p1 <= lhs_V_1_7_fu_444_p1(16 - 1 downto 0);
    r_V_1_8_fu_1912_p0 <= lhs_V_1_8_fu_468_p1(16 - 1 downto 0);
    r_V_1_8_fu_1912_p1 <= lhs_V_1_8_fu_468_p1(16 - 1 downto 0);
    r_V_1_9_fu_1918_p0 <= lhs_V_1_9_fu_492_p1(16 - 1 downto 0);
    r_V_1_9_fu_1918_p1 <= lhs_V_1_9_fu_492_p1(16 - 1 downto 0);
    r_V_1_fu_1864_p0 <= lhs_V_1_fu_276_p1(16 - 1 downto 0);
    r_V_1_fu_1864_p1 <= lhs_V_1_fu_276_p1(16 - 1 downto 0);
    r_V_2_fu_1936_p0 <= lhs_V_2_fu_546_p1(16 - 1 downto 0);
    r_V_2_fu_1936_p1 <= lhs_V_2_fu_546_p1(16 - 1 downto 0);
    r_V_3_fu_1942_p0 <= lhs_V_3_fu_567_p1(16 - 1 downto 0);
    r_V_3_fu_1942_p1 <= lhs_V_3_fu_567_p1(16 - 1 downto 0);
    r_V_4_fu_1948_p0 <= lhs_V_4_fu_588_p1(16 - 1 downto 0);
    r_V_4_fu_1948_p1 <= lhs_V_4_fu_588_p1(16 - 1 downto 0);
    r_V_5_fu_1954_p0 <= lhs_V_5_fu_609_p1(16 - 1 downto 0);
    r_V_5_fu_1954_p1 <= lhs_V_5_fu_609_p1(16 - 1 downto 0);
    r_V_6_fu_1960_p0 <= lhs_V_6_fu_630_p1(16 - 1 downto 0);
    r_V_6_fu_1960_p1 <= lhs_V_6_fu_630_p1(16 - 1 downto 0);
    r_V_7_fu_1966_p0 <= lhs_V_7_fu_651_p1(16 - 1 downto 0);
    r_V_7_fu_1966_p1 <= lhs_V_7_fu_651_p1(16 - 1 downto 0);
    r_V_8_fu_1972_p0 <= lhs_V_8_fu_672_p1(16 - 1 downto 0);
    r_V_8_fu_1972_p1 <= lhs_V_8_fu_672_p1(16 - 1 downto 0);
    r_V_9_fu_1978_p0 <= lhs_V_9_fu_693_p1(16 - 1 downto 0);
    r_V_9_fu_1978_p1 <= lhs_V_9_fu_693_p1(16 - 1 downto 0);
    r_V_fu_1924_p0 <= lhs_V_fu_504_p1(16 - 1 downto 0);
    r_V_fu_1924_p1 <= lhs_V_fu_504_p1(16 - 1 downto 0);
    r_V_s_fu_1930_p0 <= lhs_V_s_fu_525_p1(16 - 1 downto 0);
    r_V_s_fu_1930_p1 <= lhs_V_s_fu_525_p1(16 - 1 downto 0);
    sel_tmp10_fu_1397_p3 <= 
        calo_5_hwPt_V_read_1_reg_2004_pp0_iter1_reg when (tmp_5_18_reg_2169_pp0_iter1_reg(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp11_fu_1414_p2 <= (tmp18_fu_1408_p2 and or_cond_5_fu_1352_p2);
    sel_tmp12_fu_1476_p3 <= 
        calo_6_hwPt_V_read_1_reg_1999_pp0_iter1_reg when (tmp_6_19_reg_2196_pp0_iter1_reg(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp13_fu_1493_p2 <= (tmp21_fu_1487_p2 and or_cond_6_fu_1431_p2);
    sel_tmp14_fu_1555_p3 <= 
        calo_7_hwPt_V_read_1_reg_1994_pp0_iter1_reg when (tmp_7_20_reg_2223_pp0_iter1_reg(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp15_fu_1572_p2 <= (tmp24_fu_1566_p2 and or_cond_7_fu_1510_p2);
    sel_tmp16_fu_1634_p3 <= 
        calo_8_hwPt_V_read_1_reg_1989_pp0_iter1_reg when (tmp_8_21_reg_2250_pp0_iter1_reg(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp17_fu_1651_p2 <= (tmp27_fu_1645_p2 and or_cond_8_fu_1589_p2);
    sel_tmp18_fu_1713_p3 <= 
        calo_9_hwPt_V_read_1_reg_1984_pp0_iter1_reg when (tmp_9_22_reg_2277_pp0_iter1_reg(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp19_fu_1730_p2 <= (tmp30_fu_1724_p2 and or_cond_9_fu_1668_p2);
    sel_tmp1_fu_1055_p3 <= 
        calo_1_hwPt_V_read_1_reg_2024_pp0_iter1_reg when (tmp_1_14_reg_2061_pp0_iter1_reg(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp2_fu_1072_p2 <= (tmp4_fu_1066_p2 and or_cond_1_fu_1036_p2);
    sel_tmp3_fu_1134_p3 <= 
        calo_2_hwPt_V_read_1_reg_2019_pp0_iter1_reg when (tmp_2_15_reg_2088_pp0_iter1_reg(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp4_fu_993_p2 <= (tmp1_fu_987_p2 and or_cond_fu_957_p2);
    sel_tmp5_fu_1151_p2 <= (tmp7_fu_1145_p2 and or_cond_2_fu_1115_p2);
    sel_tmp6_fu_1239_p3 <= 
        calo_3_hwPt_V_read_1_reg_2014_pp0_iter1_reg when (tmp_3_16_reg_2115_pp0_iter1_reg(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp7_fu_1256_p2 <= (tmp12_fu_1250_p2 and or_cond_3_fu_1194_p2);
    sel_tmp8_fu_1318_p3 <= 
        calo_4_hwPt_V_read_1_reg_2009_pp0_iter1_reg when (tmp_4_17_reg_2142_pp0_iter1_reg(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp9_fu_1335_p2 <= (tmp15_fu_1329_p2 and or_cond_4_fu_1273_p2);
    sel_tmp_fu_976_p3 <= 
        calo_0_hwPt_V_read_1_reg_2029_pp0_iter1_reg when (tmp_s_reg_2034_pp0_iter1_reg(0) = '1') else 
        ap_const_lv16_0;
    sigma2Hi_1_fu_541_p2 <= std_logic_vector(signed(tmp_15_1_fu_537_p1) + signed(r_V_1_1_reg_2076));
    sigma2Hi_2_fu_562_p2 <= std_logic_vector(signed(tmp_15_2_fu_558_p1) + signed(r_V_1_2_reg_2103));
    sigma2Hi_3_fu_583_p2 <= std_logic_vector(signed(tmp_15_3_fu_579_p1) + signed(r_V_1_3_reg_2130));
    sigma2Hi_4_fu_604_p2 <= std_logic_vector(signed(tmp_15_4_fu_600_p1) + signed(r_V_1_4_reg_2157));
    sigma2Hi_5_fu_625_p2 <= std_logic_vector(signed(tmp_15_5_fu_621_p1) + signed(r_V_1_5_reg_2184));
    sigma2Hi_6_fu_646_p2 <= std_logic_vector(signed(tmp_15_6_fu_642_p1) + signed(r_V_1_6_reg_2211));
    sigma2Hi_7_fu_667_p2 <= std_logic_vector(signed(tmp_15_7_fu_663_p1) + signed(r_V_1_7_reg_2238));
    sigma2Hi_8_fu_688_p2 <= std_logic_vector(signed(tmp_15_8_fu_684_p1) + signed(r_V_1_8_reg_2265));
    sigma2Hi_9_fu_709_p2 <= std_logic_vector(signed(tmp_15_9_fu_705_p1) + signed(r_V_1_9_reg_2292));
    sigma2Hi_fu_520_p2 <= std_logic_vector(signed(tmp_2_fu_516_p1) + signed(r_V_1_reg_2049));
    storemerge1_cast_fu_1051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge1_fu_1044_p3),16));
    storemerge1_fu_1044_p3 <= 
        tmp_142_fu_1033_p1 when (tmp_20_1_reg_2454(0) = '1') else 
        ap_const_lv15_0;
    storemerge2_cast_fu_1130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge2_fu_1123_p3),16));
    storemerge2_fu_1123_p3 <= 
        tmp_145_fu_1112_p1 when (tmp_20_2_reg_2477(0) = '1') else 
        ap_const_lv15_0;
    storemerge3_cast_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge3_fu_1202_p3),16));
    storemerge3_fu_1202_p3 <= 
        tmp_148_fu_1191_p1 when (tmp_20_3_reg_2500(0) = '1') else 
        ap_const_lv15_0;
    storemerge4_cast_fu_1288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge4_fu_1281_p3),16));
    storemerge4_fu_1281_p3 <= 
        tmp_151_fu_1270_p1 when (tmp_20_4_reg_2523(0) = '1') else 
        ap_const_lv15_0;
    storemerge5_cast_fu_1367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge5_fu_1360_p3),16));
    storemerge5_fu_1360_p3 <= 
        tmp_154_fu_1349_p1 when (tmp_20_5_reg_2546(0) = '1') else 
        ap_const_lv15_0;
    storemerge6_cast_fu_1446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge6_fu_1439_p3),16));
    storemerge6_fu_1439_p3 <= 
        tmp_157_fu_1428_p1 when (tmp_20_6_reg_2569(0) = '1') else 
        ap_const_lv15_0;
    storemerge7_cast_fu_1525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge7_fu_1518_p3),16));
    storemerge7_fu_1518_p3 <= 
        tmp_160_fu_1507_p1 when (tmp_20_7_reg_2592(0) = '1') else 
        ap_const_lv15_0;
    storemerge8_cast_fu_1604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge8_fu_1597_p3),16));
    storemerge8_fu_1597_p3 <= 
        tmp_163_fu_1586_p1 when (tmp_20_8_reg_2615(0) = '1') else 
        ap_const_lv15_0;
    storemerge9_cast_fu_1683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge9_fu_1676_p3),16));
    storemerge9_fu_1676_p3 <= 
        tmp_166_fu_1665_p1 when (tmp_20_9_reg_2638(0) = '1') else 
        ap_const_lv15_0;
    storemerge_cast_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge_fu_965_p3),16));
    storemerge_fu_965_p3 <= 
        tmp_fu_954_p1 when (tmp_10_reg_2431(0) = '1') else 
        ap_const_lv15_0;
    tmp10_fu_1223_p2 <= (tmp_3_16_reg_2115_pp0_iter1_reg or or_cond_3_not_fu_1217_p2);
    tmp11_fu_1228_p2 <= (tmp_20_3_reg_2500 or or_cond1_3_fu_1198_p2);
    tmp120_demorgan_fu_982_p2 <= (tmp_s_reg_2034_pp0_iter1_reg or or_cond1_fu_961_p2);
    tmp123_demorgan_fu_1061_p2 <= (tmp_1_14_reg_2061_pp0_iter1_reg or or_cond1_1_fu_1040_p2);
    tmp126_demorgan_fu_1140_p2 <= (tmp_2_15_reg_2088_pp0_iter1_reg or or_cond1_2_fu_1119_p2);
    tmp12_fu_1250_p2 <= (tmp131_demorgan_fu_1245_p2 xor ap_const_lv1_1);
    tmp131_demorgan_fu_1245_p2 <= (tmp_3_16_reg_2115_pp0_iter1_reg or or_cond1_3_fu_1198_p2);
    tmp134_demorgan_fu_1324_p2 <= (tmp_4_17_reg_2142_pp0_iter1_reg or or_cond1_4_fu_1277_p2);
    tmp137_demorgan_fu_1403_p2 <= (tmp_5_18_reg_2169_pp0_iter1_reg or or_cond1_5_fu_1356_p2);
    tmp13_fu_1302_p2 <= (tmp_4_17_reg_2142_pp0_iter1_reg or or_cond_4_not_fu_1296_p2);
    tmp140_demorgan_fu_1482_p2 <= (tmp_6_19_reg_2196_pp0_iter1_reg or or_cond1_6_fu_1435_p2);
    tmp143_demorgan_fu_1561_p2 <= (tmp_7_20_reg_2223_pp0_iter1_reg or or_cond1_7_fu_1514_p2);
    tmp146_demorgan_fu_1640_p2 <= (tmp_8_21_reg_2250_pp0_iter1_reg or or_cond1_8_fu_1593_p2);
    tmp149_demorgan_fu_1719_p2 <= (tmp_9_22_reg_2277_pp0_iter1_reg or or_cond1_9_fu_1672_p2);
    tmp14_fu_1307_p2 <= (tmp_20_4_reg_2523 or or_cond1_4_fu_1277_p2);
    tmp15_fu_1329_p2 <= (tmp134_demorgan_fu_1324_p2 xor ap_const_lv1_1);
    tmp16_fu_1381_p2 <= (tmp_5_18_reg_2169_pp0_iter1_reg or or_cond_5_not_fu_1375_p2);
    tmp17_fu_1386_p2 <= (tmp_20_5_reg_2546 or or_cond1_5_fu_1356_p2);
    tmp18_fu_1408_p2 <= (tmp137_demorgan_fu_1403_p2 xor ap_const_lv1_1);
    tmp19_fu_1460_p2 <= (tmp_6_19_reg_2196_pp0_iter1_reg or or_cond_6_not_fu_1454_p2);
    tmp1_fu_987_p2 <= (tmp120_demorgan_fu_982_p2 xor ap_const_lv1_1);
    tmp20_fu_1465_p2 <= (tmp_20_6_reg_2569 or or_cond1_6_fu_1435_p2);
    tmp21_fu_1487_p2 <= (tmp140_demorgan_fu_1482_p2 xor ap_const_lv1_1);
    tmp22_fu_1539_p2 <= (tmp_7_20_reg_2223_pp0_iter1_reg or or_cond_7_not_fu_1533_p2);
    tmp23_fu_1544_p2 <= (tmp_20_7_reg_2592 or or_cond1_7_fu_1514_p2);
    tmp24_fu_1566_p2 <= (tmp143_demorgan_fu_1561_p2 xor ap_const_lv1_1);
    tmp25_fu_1618_p2 <= (tmp_8_21_reg_2250_pp0_iter1_reg or or_cond_8_not_fu_1612_p2);
    tmp26_fu_1623_p2 <= (tmp_20_8_reg_2615 or or_cond1_8_fu_1593_p2);
    tmp27_fu_1645_p2 <= (tmp146_demorgan_fu_1640_p2 xor ap_const_lv1_1);
    tmp28_fu_1697_p2 <= (tmp_9_22_reg_2277_pp0_iter1_reg or or_cond_9_not_fu_1691_p2);
    tmp29_fu_1702_p2 <= (tmp_20_9_reg_2638 or or_cond1_9_fu_1672_p2);
    tmp2_fu_1017_p2 <= (tmp_s_reg_2034_pp0_iter1_reg or or_cond_not_fu_1011_p2);
    tmp30_fu_1724_p2 <= (tmp149_demorgan_fu_1719_p2 xor ap_const_lv1_1);
    tmp3_fu_1022_p2 <= (tmp_10_reg_2431 or or_cond1_fu_961_p2);
    tmp4_fu_1066_p2 <= (tmp123_demorgan_fu_1061_p2 xor ap_const_lv1_1);
    tmp5_fu_1096_p2 <= (tmp_1_14_reg_2061_pp0_iter1_reg or or_cond_1_not_fu_1090_p2);
    tmp6_fu_1101_p2 <= (tmp_20_1_reg_2454 or or_cond1_1_fu_1040_p2);
    tmp7_fu_1145_p2 <= (tmp126_demorgan_fu_1140_p2 xor ap_const_lv1_1);
    tmp8_fu_1175_p2 <= (tmp_2_15_reg_2088_pp0_iter1_reg or or_cond_2_not_fu_1169_p2);
    tmp9_fu_1180_p2 <= (tmp_20_2_reg_2477 or or_cond1_2_fu_1119_p2);
    tmp_10_fu_733_p2 <= "1" when (signed(ptdiff_V_reg_2041) > signed(ap_const_lv16_0)) else "0";
    tmp_11_fu_612_p4 <= r_V_1_5_reg_2184(31 downto 1);
    tmp_12_fu_633_p4 <= r_V_1_6_reg_2211(31 downto 1);
    tmp_13_fu_654_p4 <= r_V_1_7_reg_2238(31 downto 1);
    tmp_140_fu_714_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_reg_2049),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_142_fu_1033_p1 <= ptdiff_V_1_reg_2068_pp0_iter1_reg(15 - 1 downto 0);
    tmp_143_fu_738_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_1_reg_2076),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_145_fu_1112_p1 <= ptdiff_V_2_reg_2095_pp0_iter1_reg(15 - 1 downto 0);
    tmp_146_fu_762_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_2_reg_2103),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_148_fu_1191_p1 <= ptdiff_V_3_reg_2122_pp0_iter1_reg(15 - 1 downto 0);
    tmp_149_fu_786_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_3_reg_2130),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_14_fu_675_p4 <= r_V_1_8_reg_2265(31 downto 1);
    tmp_151_fu_1270_p1 <= ptdiff_V_4_reg_2149_pp0_iter1_reg(15 - 1 downto 0);
    tmp_152_fu_810_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_4_reg_2157),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_154_fu_1349_p1 <= ptdiff_V_5_reg_2176_pp0_iter1_reg(15 - 1 downto 0);
    tmp_155_fu_834_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_5_reg_2184),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_157_fu_1428_p1 <= ptdiff_V_6_reg_2203_pp0_iter1_reg(15 - 1 downto 0);
    tmp_158_fu_858_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_6_reg_2211),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
        tmp_15_1_fu_537_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_528_p4),32));

        tmp_15_2_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_549_p4),32));

        tmp_15_3_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_570_p4),32));

        tmp_15_4_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_591_p4),32));

        tmp_15_5_fu_621_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_612_p4),32));

        tmp_15_6_fu_642_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_633_p4),32));

        tmp_15_7_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_fu_654_p4),32));

        tmp_15_8_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_675_p4),32));

        tmp_15_9_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_fu_696_p4),32));

    tmp_15_fu_696_p4 <= r_V_1_9_reg_2292(31 downto 1);
    tmp_160_fu_1507_p1 <= ptdiff_V_7_reg_2230_pp0_iter1_reg(15 - 1 downto 0);
    tmp_161_fu_882_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_7_reg_2238),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_163_fu_1586_p1 <= ptdiff_V_8_reg_2257_pp0_iter1_reg(15 - 1 downto 0);
    tmp_164_fu_906_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_8_reg_2265),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_166_fu_1665_p1 <= ptdiff_V_9_reg_2284_pp0_iter1_reg(15 - 1 downto 0);
    tmp_167_fu_930_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_9_reg_2292),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_16_1_fu_743_p2 <= "1" when (signed(ptdiff_V_1_reg_2068) < signed(ap_const_lv16_1)) else "0";
    tmp_16_2_fu_767_p2 <= "1" when (signed(ptdiff_V_2_reg_2095) < signed(ap_const_lv16_1)) else "0";
    tmp_16_3_fu_791_p2 <= "1" when (signed(ptdiff_V_3_reg_2122) < signed(ap_const_lv16_1)) else "0";
    tmp_16_4_fu_815_p2 <= "1" when (signed(ptdiff_V_4_reg_2149) < signed(ap_const_lv16_1)) else "0";
    tmp_16_5_fu_839_p2 <= "1" when (signed(ptdiff_V_5_reg_2176) < signed(ap_const_lv16_1)) else "0";
    tmp_16_6_fu_863_p2 <= "1" when (signed(ptdiff_V_6_reg_2203) < signed(ap_const_lv16_1)) else "0";
    tmp_16_7_fu_887_p2 <= "1" when (signed(ptdiff_V_7_reg_2230) < signed(ap_const_lv16_1)) else "0";
    tmp_16_8_fu_911_p2 <= "1" when (signed(ptdiff_V_8_reg_2257) < signed(ap_const_lv16_1)) else "0";
    tmp_16_9_fu_935_p2 <= "1" when (signed(ptdiff_V_9_reg_2284) < signed(ap_const_lv16_1)) else "0";
    tmp_17_1_fu_748_p2 <= "1" when (signed(r_V_s_reg_2315) > signed(sigma2Hi_1_reg_2321)) else "0";
    tmp_17_2_fu_772_p2 <= "1" when (signed(r_V_2_reg_2326) > signed(sigma2Hi_2_reg_2332)) else "0";
    tmp_17_3_fu_796_p2 <= "1" when (signed(r_V_3_reg_2337) > signed(sigma2Hi_3_reg_2343)) else "0";
    tmp_17_4_fu_820_p2 <= "1" when (signed(r_V_4_reg_2348) > signed(sigma2Hi_4_reg_2354)) else "0";
    tmp_17_5_fu_844_p2 <= "1" when (signed(r_V_5_reg_2359) > signed(sigma2Hi_5_reg_2365)) else "0";
    tmp_17_6_fu_868_p2 <= "1" when (signed(r_V_6_reg_2370) > signed(sigma2Hi_6_reg_2376)) else "0";
    tmp_17_7_fu_892_p2 <= "1" when (signed(r_V_7_reg_2381) > signed(sigma2Hi_7_reg_2387)) else "0";
    tmp_17_8_fu_916_p2 <= "1" when (signed(r_V_8_reg_2392) > signed(sigma2Hi_8_reg_2398)) else "0";
    tmp_17_9_fu_940_p2 <= "1" when (signed(r_V_9_reg_2403) > signed(sigma2Hi_9_reg_2409)) else "0";
    tmp_19_1_fu_752_p2 <= "1" when (signed(r_V_s_reg_2315) < signed(tmp_143_fu_738_p2)) else "0";
    tmp_19_2_fu_776_p2 <= "1" when (signed(r_V_2_reg_2326) < signed(tmp_146_fu_762_p2)) else "0";
    tmp_19_3_fu_800_p2 <= "1" when (signed(r_V_3_reg_2337) < signed(tmp_149_fu_786_p2)) else "0";
    tmp_19_4_fu_824_p2 <= "1" when (signed(r_V_4_reg_2348) < signed(tmp_152_fu_810_p2)) else "0";
    tmp_19_5_fu_848_p2 <= "1" when (signed(r_V_5_reg_2359) < signed(tmp_155_fu_834_p2)) else "0";
    tmp_19_6_fu_872_p2 <= "1" when (signed(r_V_6_reg_2370) < signed(tmp_158_fu_858_p2)) else "0";
    tmp_19_7_fu_896_p2 <= "1" when (signed(r_V_7_reg_2381) < signed(tmp_161_fu_882_p2)) else "0";
    tmp_19_8_fu_920_p2 <= "1" when (signed(r_V_8_reg_2392) < signed(tmp_164_fu_906_p2)) else "0";
    tmp_19_9_fu_944_p2 <= "1" when (signed(r_V_9_reg_2403) < signed(tmp_167_fu_930_p2)) else "0";
    tmp_1_14_fu_288_p2 <= "1" when (sumtk_1_V_read = ap_const_lv16_0) else "0";
    tmp_1_fu_507_p4 <= r_V_1_reg_2049(31 downto 1);
    tmp_20_1_fu_757_p2 <= "1" when (signed(ptdiff_V_1_reg_2068) > signed(ap_const_lv16_0)) else "0";
    tmp_20_2_fu_781_p2 <= "1" when (signed(ptdiff_V_2_reg_2095) > signed(ap_const_lv16_0)) else "0";
    tmp_20_3_fu_805_p2 <= "1" when (signed(ptdiff_V_3_reg_2122) > signed(ap_const_lv16_0)) else "0";
    tmp_20_4_fu_829_p2 <= "1" when (signed(ptdiff_V_4_reg_2149) > signed(ap_const_lv16_0)) else "0";
    tmp_20_5_fu_853_p2 <= "1" when (signed(ptdiff_V_5_reg_2176) > signed(ap_const_lv16_0)) else "0";
    tmp_20_6_fu_877_p2 <= "1" when (signed(ptdiff_V_6_reg_2203) > signed(ap_const_lv16_0)) else "0";
    tmp_20_7_fu_901_p2 <= "1" when (signed(ptdiff_V_7_reg_2230) > signed(ap_const_lv16_0)) else "0";
    tmp_20_8_fu_925_p2 <= "1" when (signed(ptdiff_V_8_reg_2257) > signed(ap_const_lv16_0)) else "0";
    tmp_20_9_fu_949_p2 <= "1" when (signed(ptdiff_V_9_reg_2284) > signed(ap_const_lv16_0)) else "0";
    tmp_2_15_fu_312_p2 <= "1" when (sumtk_2_V_read = ap_const_lv16_0) else "0";
        tmp_2_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_507_p4),32));

    tmp_3_16_fu_336_p2 <= "1" when (sumtk_3_V_read = ap_const_lv16_0) else "0";
    tmp_3_fu_528_p4 <= r_V_1_1_reg_2076(31 downto 1);
    tmp_4_17_fu_360_p2 <= "1" when (sumtk_4_V_read = ap_const_lv16_0) else "0";
    tmp_4_fu_719_p2 <= "1" when (signed(ptdiff_V_reg_2041) < signed(ap_const_lv16_1)) else "0";
    tmp_5_18_fu_384_p2 <= "1" when (sumtk_5_V_read = ap_const_lv16_0) else "0";
    tmp_5_fu_549_p4 <= r_V_1_2_reg_2103(31 downto 1);
    tmp_6_19_fu_408_p2 <= "1" when (sumtk_6_V_read = ap_const_lv16_0) else "0";
    tmp_6_fu_724_p2 <= "1" when (signed(r_V_reg_2304) > signed(sigma2Hi_reg_2310)) else "0";
    tmp_7_20_fu_432_p2 <= "1" when (sumtk_7_V_read = ap_const_lv16_0) else "0";
    tmp_7_fu_570_p4 <= r_V_1_3_reg_2130(31 downto 1);
    tmp_8_21_fu_456_p2 <= "1" when (sumtk_8_V_read = ap_const_lv16_0) else "0";
    tmp_8_fu_728_p2 <= "1" when (signed(r_V_reg_2304) < signed(tmp_140_fu_714_p2)) else "0";
    tmp_9_22_fu_480_p2 <= "1" when (sumtk_9_V_read = ap_const_lv16_0) else "0";
    tmp_9_fu_591_p4 <= r_V_1_4_reg_2157(31 downto 1);
    tmp_fu_954_p1 <= ptdiff_V_reg_2041_pp0_iter1_reg(15 - 1 downto 0);
    tmp_s_fu_264_p2 <= "1" when (sumtk_0_V_read = ap_const_lv16_0) else "0";
end behav;
