// generated by newgenasym  Fri Aug 05 16:52:57 2011


module stca (\1 , \2 , gnd);
    inout \1 ;
    inout \2 ;
    input gnd;


    initial
        begin
        end

endmodule
