
image:     formato del fichero elf32-lm32

Secciones:
Ind Nombre        Tamaño    VMA       LMA       Desp fich Alin
  0 .text         00000480  00860000  00860000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       00000004  00860480  00860480  000004d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000010  00860484  00860484  000004d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000084  00860494  00860494  000004e8  2**2
                  ALLOC
  4 .debug_abbrev 000002a3  00000000  00000000  000004e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000062b  00000000  00000000  0000078b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   000004c5  00000000  00000000  00000db6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  00000160  00000000  00000000  0000127c  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000001a3  00000000  00000000  000013dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 00000188  00000000  00000000  0000157f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubtypes 00000085  00000000  00000000  00001707  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000040  00000000  00000000  0000178c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000001fd  00000000  00000000  000017cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .comment      00000011  00000000  00000000  000019c9  2**0
                  CONTENTS, READONLY

Desensamblado de la sección .text:

00860000 <_ftext>:
  860000:	98 00 00 00 	xor r0,r0,r0
  860004:	d0 00 00 00 	wcsr IE,r0
  860008:	78 01 00 86 	mvhi r1,0x86
  86000c:	38 21 00 00 	ori r1,r1,0x0
  860010:	d0 e1 00 00 	wcsr EBA,r1
  860014:	f8 00 00 03 	calli 860020 <_crt0>
  860018:	34 00 00 00 	nop
  86001c:	34 00 00 00 	nop

00860020 <_crt0>:
  860020:	78 1c 00 86 	mvhi sp,0x86
  860024:	3b 9c 0f fc 	ori sp,sp,0xffc
  860028:	78 1a 00 86 	mvhi gp,0x86
  86002c:	3b 5a 04 a0 	ori gp,gp,0x4a0
  860030:	78 01 00 86 	mvhi r1,0x86
  860034:	38 21 04 94 	ori r1,r1,0x494
  860038:	78 03 00 86 	mvhi r3,0x86
  86003c:	38 63 05 18 	ori r3,r3,0x518

00860040 <.clearBSS>:
  860040:	44 23 00 04 	be r1,r3,860050 <.callMain>
  860044:	58 20 00 00 	sw (r1+0),r0
  860048:	34 21 00 04 	addi r1,r1,4
  86004c:	e3 ff ff fd 	bi 860040 <.clearBSS>

00860050 <.callMain>:
  860050:	34 01 00 00 	mvi r1,0
  860054:	34 02 00 00 	mvi r2,0
  860058:	34 03 00 00 	mvi r3,0
  86005c:	f8 00 00 0c 	calli 86008c <main>

00860060 <irq_enable>:
  860060:	34 01 00 01 	mvi r1,1
  860064:	d0 01 00 00 	wcsr IE,r1
  860068:	c3 a0 00 00 	ret

0086006c <irq_mask>:
  86006c:	34 01 00 0f 	mvi r1,15
  860070:	d0 21 00 00 	wcsr IM,r1
  860074:	c3 a0 00 00 	ret

00860078 <irq_disable>:
  860078:	34 01 00 00 	mvi r1,0
  86007c:	d0 01 00 00 	wcsr IE,r1
  860080:	c3 a0 00 00 	ret

00860084 <jump>:
  860084:	c0 20 00 00 	b r1

00860088 <halt>:
  860088:	e0 00 00 00 	bi 860088 <halt>

0086008c <main>:
 *
 */
#include "soc-hw.h"

int main()
{
  86008c:	37 9c ff f0 	addi sp,sp,-16
  860090:	5b 8b 00 10 	sw (sp+16),r11
  860094:	5b 8c 00 0c 	sw (sp+12),r12
  860098:	5b 8d 00 08 	sw (sp+8),r13
  86009c:	5b 9d 00 04 	sw (sp+4),ra
        uint8_t  flag;

	// Initialize UART

	c='u';
uart_putchar('i');
  8600a0:	34 01 00 69 	mvi r1,105

gpio0->dir=0x0F;
  8600a4:	78 0c 00 86 	mvhi r12,0x86
        uint8_t  flag;

	// Initialize UART

	c='u';
uart_putchar('i');
  8600a8:	f8 00 00 bc 	calli 860398 <uart_putchar>

gpio0->dir=0x0F;
  8600ac:	39 8c 04 8c 	ori r12,r12,0x48c
  8600b0:	29 82 00 00 	lw r2,(r12+0)
  8600b4:	34 01 00 0f 	mvi r1,15



uint32_t tiempo;
uint32_t hbe=0;  //el enable ha sido activado
  8600b8:	34 0b 00 00 	mvi r11,0
	// Initialize UART

	c='u';
uart_putchar('i');

gpio0->dir=0x0F;
  8600bc:	58 41 00 08 	sw (r2+8),r1



uint32_t tiempo;
uint32_t hbe=0;  //el enable ha sido activado
gpio0->dir=0x0F;
  8600c0:	58 41 00 08 	sw (r2+8),r1
  8600c4:	e0 00 00 06 	bi 8600dc <main+0x50>
 if(hbe==0 && (flag & 0x80)){
        uart_putchar('b');
	flancopos();
	hbe=1;
  }
  if(hbe==1 && !(flag & 0x80)){
  8600c8:	6d ad 00 00 	cmpgei r13,r13,0
  8600cc:	a0 2d 08 00 	and r1,r1,r13
  8600d0:	5c 20 00 13 	bne r1,r0,86011c <main+0x90>
        uart_putchar(tiempo >> 8 & 0xFF);
        uart_putchar(tiempo >> 16 & 0xFF); 
        uart_putchar(tiempo >> 24 & 0xFF); 

  }	
 uart_putchar('c');	
  8600d4:	34 01 00 63 	mvi r1,99
  8600d8:	f8 00 00 b0 	calli 860398 <uart_putchar>
uint32_t hbe=0;  //el enable ha sido activado
gpio0->dir=0x0F;

while(1)
{
 flag=gpio0->read;
  8600dc:	29 82 00 00 	lw r2,(r12+0)
 if(hbe==0 && (flag & 0x80)){
  8600e0:	65 63 00 00 	cmpei r3,r11,0
  8600e4:	21 61 00 ff 	andi r1,r11,0xff
uint32_t hbe=0;  //el enable ha sido activado
gpio0->dir=0x0F;

while(1)
{
 flag=gpio0->read;
  8600e8:	28 4d 00 00 	lw r13,(r2+0)
 if(hbe==0 && (flag & 0x80)){
  8600ec:	b1 a0 68 00 	sextb r13,r13
  8600f0:	01 a2 00 1f 	srui r2,r13,31
  8600f4:	a0 62 10 00 	and r2,r3,r2
  8600f8:	44 40 ff f4 	be r2,r0,8600c8 <main+0x3c>
        uart_putchar('b');
  8600fc:	34 01 00 62 	mvi r1,98
  860100:	f8 00 00 a6 	calli 860398 <uart_putchar>
	flancopos();
	hbe=1;
  }
  if(hbe==1 && !(flag & 0x80)){
  860104:	6d ad 00 00 	cmpgei r13,r13,0
while(1)
{
 flag=gpio0->read;
 if(hbe==0 && (flag & 0x80)){
        uart_putchar('b');
	flancopos();
  860108:	f8 00 00 61 	calli 86028c <flancopos>
  86010c:	34 01 00 01 	mvi r1,1
	hbe=1;
  }
  if(hbe==1 && !(flag & 0x80)){
  860110:	a0 2d 08 00 	and r1,r1,r13
{
 flag=gpio0->read;
 if(hbe==0 && (flag & 0x80)){
        uart_putchar('b');
	flancopos();
	hbe=1;
  860114:	34 0b 00 01 	mvi r11,1
  }
  if(hbe==1 && !(flag & 0x80)){
  860118:	44 20 ff ef 	be r1,r0,8600d4 <main+0x48>
  	tiempo=flanconeg();
  86011c:	f8 00 00 63 	calli 8602a8 <flanconeg>
  860120:	b8 20 68 00 	mv r13,r1
	hbe=0;
        uart_putchar('a');
  860124:	34 01 00 61 	mvi r1,97
  860128:	f8 00 00 9c 	calli 860398 <uart_putchar>
        uart_putchar(tiempo & 0xFF);
  86012c:	21 a1 00 ff 	andi r1,r13,0xff
  860130:	f8 00 00 9a 	calli 860398 <uart_putchar>
        uart_putchar(tiempo >> 8 & 0xFF);
  860134:	01 a1 00 08 	srui r1,r13,8
	flancopos();
	hbe=1;
  }
  if(hbe==1 && !(flag & 0x80)){
  	tiempo=flanconeg();
	hbe=0;
  860138:	34 0b 00 00 	mvi r11,0
        uart_putchar('a');
        uart_putchar(tiempo & 0xFF);
        uart_putchar(tiempo >> 8 & 0xFF);
  86013c:	20 21 00 ff 	andi r1,r1,0xff
  860140:	f8 00 00 96 	calli 860398 <uart_putchar>
        uart_putchar(tiempo >> 16 & 0xFF); 
  860144:	01 a1 00 10 	srui r1,r13,16
  860148:	20 21 00 ff 	andi r1,r1,0xff
  86014c:	f8 00 00 93 	calli 860398 <uart_putchar>
        uart_putchar(tiempo >> 24 & 0xFF); 
  860150:	01 a1 00 18 	srui r1,r13,24
  860154:	f8 00 00 91 	calli 860398 <uart_putchar>
  860158:	e3 ff ff df 	bi 8600d4 <main+0x48>

0086015c <isr_null>:
/***************************************************************************
 * IRQ handling
 */
void isr_null()
{
}
  86015c:	c3 a0 00 00 	ret

00860160 <irq_handler>:

void irq_handler(uint32_t pending)
{
  860160:	37 9c ff f0 	addi sp,sp,-16
  860164:	5b 8b 00 10 	sw (sp+16),r11
  860168:	5b 8c 00 0c 	sw (sp+12),r12
  86016c:	5b 8d 00 08 	sw (sp+8),r13
  860170:	5b 9d 00 04 	sw (sp+4),ra
  860174:	78 0b 00 86 	mvhi r11,0x86
  860178:	39 6b 04 98 	ori r11,r11,0x498
  86017c:	b8 20 60 00 	mv r12,r1
 */
void isr_null()
{
}

void irq_handler(uint32_t pending)
  860180:	35 6d 00 80 	addi r13,r11,128
  860184:	e0 00 00 04 	bi 860194 <irq_handler+0x34>
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
  860188:	35 6b 00 04 	addi r11,r11,4

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
  86018c:	45 6d 00 08 	be r11,r13,8601ac <irq_handler+0x4c>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
  860190:	01 8c 00 01 	srui r12,r12,1
void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
  860194:	21 81 00 01 	andi r1,r12,0x1
  860198:	44 20 ff fc 	be r1,r0,860188 <irq_handler+0x28>
  86019c:	29 61 00 00 	lw r1,(r11+0)
  8601a0:	35 6b 00 04 	addi r11,r11,4
  8601a4:	d8 20 00 00 	call r1

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
  8601a8:	5d 6d ff fa 	bne r11,r13,860190 <irq_handler+0x30>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}
  8601ac:	2b 9d 00 04 	lw ra,(sp+4)
  8601b0:	2b 8b 00 10 	lw r11,(sp+16)
  8601b4:	2b 8c 00 0c 	lw r12,(sp+12)
  8601b8:	2b 8d 00 08 	lw r13,(sp+8)
  8601bc:	37 9c 00 10 	addi sp,sp,16
  8601c0:	c3 a0 00 00 	ret

008601c4 <isr_init>:

void isr_init()
{
  8601c4:	78 01 00 86 	mvhi r1,0x86
  8601c8:	78 02 00 86 	mvhi r2,0x86
  8601cc:	38 21 04 98 	ori r1,r1,0x498
  8601d0:	38 42 01 5c 	ori r2,r2,0x15c
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}

void isr_init()
  8601d4:	34 23 00 80 	addi r3,r1,128
{
	int i;
	for(i=0; i<32; i++)
		isr_table[i] = &isr_null;
  8601d8:	58 22 00 00 	sw (r1+0),r2
  8601dc:	34 21 00 04 	addi r1,r1,4
}

void isr_init()
{
	int i;
	for(i=0; i<32; i++)
  8601e0:	5c 23 ff fe 	bne r1,r3,8601d8 <isr_init+0x14>
		isr_table[i] = &isr_null;
}
  8601e4:	c3 a0 00 00 	ret

008601e8 <isr_register>:

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
  8601e8:	78 03 00 86 	mvhi r3,0x86
  8601ec:	3c 21 00 02 	sli r1,r1,2
  8601f0:	38 63 04 98 	ori r3,r3,0x498
  8601f4:	b4 61 18 00 	add r3,r3,r1
  8601f8:	58 62 00 00 	sw (r3+0),r2
}
  8601fc:	c3 a0 00 00 	ret

00860200 <isr_unregister>:

void isr_unregister(int irq)
{
	isr_table[irq] = &isr_null;
  860200:	78 03 00 86 	mvhi r3,0x86
  860204:	3c 21 00 02 	sli r1,r1,2
  860208:	38 63 04 98 	ori r3,r3,0x498
  86020c:	78 02 00 86 	mvhi r2,0x86
  860210:	b4 61 18 00 	add r3,r3,r1
  860214:	38 42 01 5c 	ori r2,r2,0x15c
  860218:	58 62 00 00 	sw (r3+0),r2
}
  86021c:	c3 a0 00 00 	ret

00860220 <msleep>:
void msleep(uint32_t msec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000)*msec;
  860220:	78 04 00 86 	mvhi r4,0x86
  860224:	38 84 04 80 	ori r4,r4,0x480
  860228:	28 83 00 00 	lw r3,(r4+0)
  86022c:	78 02 00 86 	mvhi r2,0x86
  860230:	38 42 04 90 	ori r2,r2,0x490
  860234:	28 42 00 00 	lw r2,(r2+0)
  860238:	88 23 08 00 	mul r1,r1,r3
  86023c:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
  860240:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
  860244:	34 01 00 08 	mvi r1,8
  860248:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
  86024c:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
  860250:	20 21 00 01 	andi r1,r1,0x1
  860254:	44 20 ff fe 	be r1,r0,86024c <msleep+0x2c>
}
  860258:	c3 a0 00 00 	ret

0086025c <nsleep>:
void nsleep(uint32_t nsec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000000)*nsec;
  86025c:	78 02 00 86 	mvhi r2,0x86
  860260:	38 42 04 90 	ori r2,r2,0x490
  860264:	28 42 00 00 	lw r2,(r2+0)
  860268:	08 21 00 64 	muli r1,r1,100
  86026c:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
  860270:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
  860274:	34 01 00 08 	mvi r1,8
  860278:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
  86027c:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
  860280:	20 21 00 01 	andi r1,r1,0x1
  860284:	44 20 ff fe 	be r1,r0,86027c <nsleep+0x20>
}
  860288:	c3 a0 00 00 	ret

0086028c <flancopos>:
 */
void flancopos()
{
	uint32_t tcr;
	// Use timer0.1
	timer0->counter1 = 0;
  86028c:	78 01 00 86 	mvhi r1,0x86
  860290:	38 21 04 90 	ori r1,r1,0x490
  860294:	28 21 00 00 	lw r1,(r1+0)
	timer0->tcr1 = TIMER_EN;
  860298:	34 02 00 08 	mvi r2,8
 */
void flancopos()
{
	uint32_t tcr;
	// Use timer0.1
	timer0->counter1 = 0;
  86029c:	58 20 00 14 	sw (r1+20),r0
	timer0->tcr1 = TIMER_EN;
  8602a0:	58 22 00 0c 	sw (r1+12),r2

}
  8602a4:	c3 a0 00 00 	ret

008602a8 <flanconeg>:
int flanconeg()
{
	uint32_t tiempo;
	// Use timer0.1
        tiempo = timer0->counter1;
  8602a8:	78 01 00 86 	mvhi r1,0x86
  8602ac:	38 21 04 90 	ori r1,r1,0x490
  8602b0:	28 22 00 00 	lw r2,(r1+0)
  8602b4:	28 41 00 14 	lw r1,(r2+20)
	timer0->tcr1 = 0;
  8602b8:	58 40 00 0c 	sw (r2+12),r0
	return tiempo;
	
}
  8602bc:	c3 a0 00 00 	ret

008602c0 <uart_init>:
	//uart0->lcr = 0x03;  // Line Control Register:    8N1
	//uart0->mcr = 0x00;  // Modem Control Register

	// Setup Divisor register (Fclk / Baud)
	//uart0->div = (FCPU/(57600*16));
}
  8602c0:	c3 a0 00 00 	ret

008602c4 <prueba1>:


          
}
void prueba1()
{
  8602c4:	37 9c ff f8 	addi sp,sp,-8
  8602c8:	5b 8b 00 08 	sw (sp+8),r11
  8602cc:	5b 9d 00 04 	sw (sp+4),ra
                         gpio0->write=0x00;   
  8602d0:	78 0b 00 86 	mvhi r11,0x86
  8602d4:	39 6b 04 8c 	ori r11,r11,0x48c
  8602d8:	29 62 00 00 	lw r2,(r11+0)
                         msleep(4);
  8602dc:	34 01 00 04 	mvi r1,4

          
}
void prueba1()
{
                         gpio0->write=0x00;   
  8602e0:	58 40 00 04 	sw (r2+4),r0
                         msleep(4);
  8602e4:	fb ff ff cf 	calli 860220 <msleep>
                         gpio0->write=0x01;
  8602e8:	29 62 00 00 	lw r2,(r11+0)
  8602ec:	34 03 00 01 	mvi r3,1
                         msleep(4);
  8602f0:	34 01 00 04 	mvi r1,4
}
void prueba1()
{
                         gpio0->write=0x00;   
                         msleep(4);
                         gpio0->write=0x01;
  8602f4:	58 43 00 04 	sw (r2+4),r3
                         msleep(4);
  8602f8:	fb ff ff ca 	calli 860220 <msleep>

}
  8602fc:	2b 9d 00 04 	lw ra,(sp+4)
  860300:	2b 8b 00 08 	lw r11,(sp+8)
  860304:	37 9c 00 08 	addi sp,sp,8
  860308:	c3 a0 00 00 	ret

0086030c <uart_getchar>:
char uart_getchar()
{   
  86030c:	78 01 00 86 	mvhi r1,0x86
  860310:	38 21 04 84 	ori r1,r1,0x484
  860314:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart0->ucr & UART_DR)) ;
  860318:	28 41 00 00 	lw r1,(r2+0)
  86031c:	20 21 00 01 	andi r1,r1,0x1
  860320:	44 20 ff fe 	be r1,r0,860318 <uart_getchar+0xc>
	return uart0->rxtx;
  860324:	28 41 00 04 	lw r1,(r2+4)
}
  860328:	20 21 00 ff 	andi r1,r1,0xff
  86032c:	c3 a0 00 00 	ret

00860330 <uart_getint>:
int uart_getint()
{
  860330:	78 01 00 86 	mvhi r1,0x86
  860334:	38 21 04 84 	ori r1,r1,0x484
  860338:	28 22 00 00 	lw r2,(r1+0)
 while (! (uart0->ucr & UART_DR)) ;
  86033c:	28 41 00 00 	lw r1,(r2+0)
  860340:	20 21 00 01 	andi r1,r1,0x1
  860344:	44 20 ff fe 	be r1,r0,86033c <uart_getint+0xc>
	return uart0->rxtx;
  860348:	28 41 00 04 	lw r1,(r2+4)

}
  86034c:	c3 a0 00 00 	ret

00860350 <uart_putchar1>:

void uart_putchar1(char f) //obtener caracter de la variavle 
{
  860350:	78 02 00 86 	mvhi r2,0x86
  860354:	38 42 04 88 	ori r2,r2,0x488
  860358:	28 43 00 00 	lw r3,(r2+0)
  86035c:	20 21 00 ff 	andi r1,r1,0xff
	while (uart1->ucr & UART_BUSY) ;
  860360:	28 62 00 00 	lw r2,(r3+0)
  860364:	20 42 00 10 	andi r2,r2,0x10
  860368:	5c 40 ff fe 	bne r2,r0,860360 <uart_putchar1+0x10>
	uart1->rxtx = f;
  86036c:	58 61 00 04 	sw (r3+4),r1
}
  860370:	c3 a0 00 00 	ret

00860374 <uart_getchar1>:

char uart_getchar1()
{   
  860374:	78 01 00 86 	mvhi r1,0x86
  860378:	38 21 04 88 	ori r1,r1,0x488
  86037c:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart1->ucr & UART_DR)) ;
  860380:	28 41 00 00 	lw r1,(r2+0)
  860384:	20 21 00 01 	andi r1,r1,0x1
  860388:	44 20 ff fe 	be r1,r0,860380 <uart_getchar1+0xc>
	return uart1->rxtx;
  86038c:	28 41 00 04 	lw r1,(r2+4)
}
  860390:	20 21 00 ff 	andi r1,r1,0xff
  860394:	c3 a0 00 00 	ret

00860398 <uart_putchar>:

void uart_putchar(char c)
{
  860398:	78 02 00 86 	mvhi r2,0x86
  86039c:	38 42 04 84 	ori r2,r2,0x484
  8603a0:	28 43 00 00 	lw r3,(r2+0)
  8603a4:	20 21 00 ff 	andi r1,r1,0xff
	while (uart0->ucr & UART_BUSY) ;
  8603a8:	28 62 00 00 	lw r2,(r3+0)
  8603ac:	20 42 00 10 	andi r2,r2,0x10
  8603b0:	5c 40 ff fe 	bne r2,r0,8603a8 <uart_putchar+0x10>
	uart0->rxtx = c;
  8603b4:	58 61 00 04 	sw (r3+4),r1
}
  8603b8:	c3 a0 00 00 	ret

008603bc <uart_putint>:
void uart_putint(int d)
{
  8603bc:	78 02 00 86 	mvhi r2,0x86
  8603c0:	38 42 04 84 	ori r2,r2,0x484
  8603c4:	28 43 00 00 	lw r3,(r2+0)
	while (uart0->ucr & UART_BUSY) ;
  8603c8:	28 62 00 00 	lw r2,(r3+0)
  8603cc:	20 42 00 10 	andi r2,r2,0x10
  8603d0:	5c 40 ff fe 	bne r2,r0,8603c8 <uart_putint+0xc>
	uart0->rxtx = d;
  8603d4:	58 61 00 04 	sw (r3+4),r1
}
  8603d8:	c3 a0 00 00 	ret

008603dc <uart_putstr>:

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
  8603dc:	40 24 00 00 	lbu r4,(r1+0)
  8603e0:	44 80 00 0b 	be r4,r0,86040c <uart_putstr+0x30>
  8603e4:	78 02 00 86 	mvhi r2,0x86
  8603e8:	38 42 04 84 	ori r2,r2,0x484
  8603ec:	28 43 00 00 	lw r3,(r2+0)
	return uart1->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
  8603f0:	28 62 00 00 	lw r2,(r3+0)
  8603f4:	20 42 00 10 	andi r2,r2,0x10
  8603f8:	5c 40 ff fe 	bne r2,r0,8603f0 <uart_putstr+0x14>
	uart0->rxtx = c;
  8603fc:	58 64 00 04 	sw (r3+4),r4
void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
		uart_putchar(*c);
		c++;
  860400:	34 21 00 01 	addi r1,r1,1
}

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
  860404:	40 24 00 00 	lbu r4,(r1+0)
  860408:	5c 82 ff fa 	bne r4,r2,8603f0 <uart_putstr+0x14>
  86040c:	c3 a0 00 00 	ret

00860410 <prueba>:
	// Setup Divisor register (Fclk / Baud)
	//uart0->div = (FCPU/(57600*16));
}

void prueba()
{ 
  860410:	37 9c ff f4 	addi sp,sp,-12
  860414:	5b 8b 00 0c 	sw (sp+12),r11
  860418:	5b 8c 00 08 	sw (sp+8),r12
  86041c:	5b 9d 00 04 	sw (sp+4),ra
                uint32_t out1;
                uint32_t i;
                uint32_t entrada;
       
                   
                         entrada = gpio0->read;
  860420:	78 0b 00 86 	mvhi r11,0x86
  860424:	39 6b 04 8c 	ori r11,r11,0x48c
  860428:	29 62 00 00 	lw r2,(r11+0)
                         uart_putstr('a');
  86042c:	34 01 00 61 	mvi r1,97
                uint32_t out1;
                uint32_t i;
                uint32_t entrada;
       
                   
                         entrada = gpio0->read;
  860430:	28 4c 00 00 	lw r12,(r2+0)
                         uart_putstr('a');
  860434:	fb ff ff ea 	calli 8603dc <uart_putstr>
                         gpio0->write=0x00;   
  860438:	29 61 00 00 	lw r1,(r11+0)
                        

                  if(entrada==0x40)
  86043c:	34 02 00 40 	mvi r2,64
                uint32_t entrada;
       
                   
                         entrada = gpio0->read;
                         uart_putstr('a');
                         gpio0->write=0x00;   
  860440:	58 20 00 04 	sw (r1+4),r0
                        

                  if(entrada==0x40)
  860444:	45 82 00 06 	be r12,r2,86045c <prueba+0x4c>
                        msleep(100);
                       }


          
}
  860448:	2b 9d 00 04 	lw ra,(sp+4)
  86044c:	2b 8b 00 0c 	lw r11,(sp+12)
  860450:	2b 8c 00 08 	lw r12,(sp+8)
  860454:	37 9c 00 0c 	addi sp,sp,12
  860458:	c3 a0 00 00 	ret
                        

                  if(entrada==0x40)
                      {
                        out1 = 0x01;
                       gpio0->write = out1;                     
  86045c:	34 02 00 01 	mvi r2,1
  860460:	58 22 00 04 	sw (r1+4),r2
                        msleep(100);
  860464:	34 01 00 64 	mvi r1,100
  860468:	fb ff ff 6e 	calli 860220 <msleep>
                       }


          
}
  86046c:	2b 9d 00 04 	lw ra,(sp+4)
  860470:	2b 8b 00 0c 	lw r11,(sp+12)
  860474:	2b 8c 00 08 	lw r12,(sp+8)
  860478:	37 9c 00 0c 	addi sp,sp,12
  86047c:	c3 a0 00 00 	ret
