// Seed: 3296377622
module module_0 (
    input  uwire id_0,
    output uwire id_1
);
  module_2 modCall_1 ();
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_3
  );
endmodule
module module_2;
  supply0 id_1 = 1 & -1;
  assign module_0.id_1 = 0;
endmodule
module module_3 #(
    parameter id_1 = 32'd88,
    parameter id_9 = 32'd58
) (
    _id_1[1 :-1],
    id_2,
    id_3,
    id_4,
    id_5[id_1 : id_9],
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10
);
  input wire id_10;
  input wire _id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout logic [7:0] _id_1;
  wire [1 : id_9] id_11;
  module_2 modCall_1 ();
endmodule
