.include "macro.inc"

/* assembler directives */
.set noat      /* allow manual use of $at */
.set noreorder /* don't insert nops after branches */
.set gp=64     /* allow use of 64-bit general purpose registers */

.section .text, "ax"

/* Generated by spimdisasm 1.11.1 */

glabel __osPiCreateAccessQueue
/* 42F30 80067B30 27BDFFE8 */  addiu     $sp, $sp, -0x18
/* 42F34 80067B34 24020001 */  addiu     $v0, $zero, 0x1
/* 42F38 80067B38 AFB00010 */  sw        $s0, 0x10($sp)
/* 42F3C 80067B3C 3C10800B */  lui       $s0, %hi(__osPiAccessQueue)
/* 42F40 80067B40 26102DCC */  addiu     $s0, $s0, %lo(__osPiAccessQueue)
/* 42F44 80067B44 02002021 */  addu      $a0, $s0, $zero
/* 42F48 80067B48 3C05800B */  lui       $a1, %hi(piAccessBuf)
/* 42F4C 80067B4C 24A5F700 */  addiu     $a1, $a1, %lo(piAccessBuf)
/* 42F50 80067B50 AFBF0014 */  sw        $ra, 0x14($sp)
/* 42F54 80067B54 3C018009 */  lui       $at, %hi(__osPiAccessQueueEnabled)
/* 42F58 80067B58 AC224560 */  sw        $v0, %lo(__osPiAccessQueueEnabled)($at)
/* 42F5C 80067B5C 0C018DB0 */  jal       osCreateMesgQueue
/* 42F60 80067B60 24060001 */   addiu    $a2, $zero, 0x1
/* 42F64 80067B64 02002021 */  addu      $a0, $s0, $zero
/* 42F68 80067B68 00002821 */  addu      $a1, $zero, $zero
/* 42F6C 80067B6C 0C018E28 */  jal       osSendMesg
/* 42F70 80067B70 00003021 */   addu     $a2, $zero, $zero
/* 42F74 80067B74 8FBF0014 */  lw        $ra, 0x14($sp)
/* 42F78 80067B78 8FB00010 */  lw        $s0, 0x10($sp)
/* 42F7C 80067B7C 03E00008 */  jr        $ra
/* 42F80 80067B80 27BD0018 */   addiu    $sp, $sp, 0x18

glabel __osPiGetAccess
/* 42F84 80067B84 3C028009 */  lui       $v0, %hi(__osPiAccessQueueEnabled)
/* 42F88 80067B88 8C424560 */  lw        $v0, %lo(__osPiAccessQueueEnabled)($v0)
/* 42F8C 80067B8C 27BDFFE0 */  addiu     $sp, $sp, -0x20
/* 42F90 80067B90 14400003 */  bnez      $v0, .LIQUE_80067BA0
/* 42F94 80067B94 AFBF0018 */   sw       $ra, 0x18($sp)
/* 42F98 80067B98 0C019ECC */  jal       __osPiCreateAccessQueue
/* 42F9C 80067B9C 00000000 */   nop
.LIQUE_80067BA0:
/* 42FA0 80067BA0 3C04800B */  lui       $a0, %hi(__osPiAccessQueue)
/* 42FA4 80067BA4 24842DCC */  addiu     $a0, $a0, %lo(__osPiAccessQueue)
/* 42FA8 80067BA8 27A50010 */  addiu     $a1, $sp, 0x10
/* 42FAC 80067BAC 0C018DCC */  jal       osRecvMesg
/* 42FB0 80067BB0 24060001 */   addiu    $a2, $zero, 0x1
/* 42FB4 80067BB4 8FBF0018 */  lw        $ra, 0x18($sp)
/* 42FB8 80067BB8 03E00008 */  jr        $ra
/* 42FBC 80067BBC 27BD0020 */   addiu    $sp, $sp, 0x20

glabel __osPiRelAccess
/* 42FC0 80067BC0 27BDFFE8 */  addiu     $sp, $sp, -0x18
/* 42FC4 80067BC4 3C04800B */  lui       $a0, %hi(__osPiAccessQueue)
/* 42FC8 80067BC8 24842DCC */  addiu     $a0, $a0, %lo(__osPiAccessQueue)
/* 42FCC 80067BCC 00002821 */  addu      $a1, $zero, $zero
/* 42FD0 80067BD0 AFBF0010 */  sw        $ra, 0x10($sp)
/* 42FD4 80067BD4 0C018E28 */  jal       osSendMesg
/* 42FD8 80067BD8 00003021 */   addu     $a2, $zero, $zero
/* 42FDC 80067BDC 8FBF0010 */  lw        $ra, 0x10($sp)
/* 42FE0 80067BE0 03E00008 */  jr        $ra
/* 42FE4 80067BE4 27BD0018 */   addiu    $sp, $sp, 0x18
/* 42FE8 80067BE8 00000000 */  nop
/* 42FEC 80067BEC 00000000 */  nop
