{
  "//": "LoRa Edge SoC â€” TTIHP 26a (IHP SG13G2)",
  "//": "Based on TTIHP standard config template",

  "//": "PL_TARGET_DENSITY_PCT - 80% allows room for CTS+resizer buffers (~12K cells post-CTS in 260K um^2 core)",
  "PL_TARGET_DENSITY_PCT": 80,

  "//": "CLOCK_PERIOD - 25MHz = 40ns (generous timing, allows reduced hold margins)",
  "CLOCK_PERIOD": 40,

  "//": "Hold slack margin - reduced to limit buffer insertion (40ns period = huge margin at 25MHz)",
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.05,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.02,

  "//": "Linter",
  "RUN_LINTER": 1,
  "LINTER_INCLUDE_PDK_MODELS": 1,

  "//": "Clock",
  "CLOCK_PORT": "clk",

  "//": "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!",
  "//": "!!! DO NOT CHANGE ANYTHING BELOW THIS POINT !!!",
  "//": "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!",

  "//": "Save some time",
  "RUN_KLAYOUT_XOR": 0,
  "RUN_KLAYOUT_DRC": 0,

  "//": "Don't put clock buffers on the outputs",
  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": 0,

  "//": "Reduce wasted space",
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6,

  "//": "Absolute die size",
  "FP_SIZING": "absolute",

  "GRT_ALLOW_CONGESTION": 1,

  "FP_IO_HLENGTH": 2,
  "FP_IO_VLENGTH": 2,

  "FP_PDN_VPITCH": 38.87,

  "//": "Clock",
  "RUN_CTS": 1,

  "//": "Don't generate power rings",
  "FP_PDN_MULTILAYER": 0,

  "//": "MAGIC_DEF_LABELS may cause issues with LVS",
  "MAGIC_DEF_LABELS": 0,

  "//": "Only export pin area in LEF (without any connected nets)",
  "MAGIC_WRITE_LEF_PINONLY": 1
}
