# 5-stage Pipelined RISCV Processor
Verilog code to implement a basic RISCV-style Pipelined processor
