<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::ScheduleDAGMILive Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ScheduleDAGMILive Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::ScheduleDAGMILive" --><!-- doxytag: inherits="llvm::ScheduleDAGMI" -->
<p><a class="el" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...">ScheduleDAGMILive</a> is an implementation of <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> that schedules machine instructions while updating <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> and tracking regpressure.  
 <a href="classllvm_1_1ScheduleDAGMILive.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ScheduleDAGMILive:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGMILive__inherit__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGMILive_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ScheduleDAGMILive_inherit__map" id="llvm_1_1ScheduleDAGMILive_inherit__map">
<area shape="rect" id="node9" href="classllvm_1_1VLIWMachineScheduler.html" title="Extend the standard ScheduleDAGMI to provide more context and override the top&#45;level schedule() drive..." alt="" coords="5,315,208,344"/><area shape="rect" id="node2" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="28,160,185,189"/><area shape="rect" id="node4" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs &#45; A ScheduleDAG subclass for scheduling lists of MachineInstrs." alt="" coords="17,83,196,112"/><area shape="rect" id="node6" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="35,5,179,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ScheduleDAGMILive:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGMILive__coll__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGMILive_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ScheduleDAGMILive_coll__map" id="llvm_1_1ScheduleDAGMILive_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="2631,493,2788,523"/><area shape="rect" id="node4" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs &#45; A ScheduleDAG subclass for scheduling lists of MachineInstrs." alt="" coords="2185,864,2364,893"/><area shape="rect" id="node6" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="1603,733,1747,763"/><area shape="rect" id="node8" href="classllvm_1_1MachineFunction.html" title="llvm::MachineFunction" alt="" coords="861,733,1024,763"/><area shape="rect" id="node10" href="classllvm_1_1SUnit.html" title="SUnit &#45; Scheduling unit. This is a node in the scheduling DAG." alt="" coords="897,484,988,513"/><area shape="rect" id="node12" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt; SDep, 4 \&gt;" alt="" coords="409,400,623,429"/><area shape="rect" id="node14" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class..." alt="" coords="425,849,607,879"/><area shape="rect" id="node45" href="classllvm_1_1MachineLoopInfo.html" title="llvm::MachineLoopInfo" alt="" coords="435,1011,597,1040"/><area shape="rect" id="node64" href="classllvm_1_1LiveIntervals.html" title="llvm::LiveIntervals" alt="" coords="449,1112,583,1141"/><area shape="rect" id="node91" href="classllvm_1_1AliasAnalysis.html" title="llvm::AliasAnalysis" alt="" coords="447,1317,585,1347"/><area shape="rect" id="node18" href="classbool.html" title="bool" alt="" coords="77,384,125,413"/><area shape="rect" id="node27" href="classllvm_1_1TargetRegisterClass.html" title="llvm::TargetRegisterClass" alt="" coords="427,453,605,483"/><area shape="rect" id="node20" href="classunsigned.html" title="unsigned" alt="" coords="61,720,141,749"/><area shape="rect" id="node33" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine." alt="" coords="443,953,589,983"/><area shape="rect" id="node35" href="classllvm_1_1DataLayout.html" title="A parsed version of the target data layout string in and methods for querying it." alt="" coords="36,1245,167,1275"/><area shape="rect" id="node39" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo &#45; Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc." alt="" coords="852,893,1033,923"/><area shape="rect" id="node41" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="859,680,1027,709"/><area shape="rect" id="node43" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo &#45; Interface to description of machine instruction set." alt="" coords="869,787,1016,816"/><area shape="rect" id="node47" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="7,1039,196,1068"/><area shape="rect" id="node56" href="classllvm_1_1MachineFrameInfo.html" title="The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted..." alt="" coords="1589,995,1760,1024"/><area shape="rect" id="node58" href="classllvm_1_1SparseSet.html" title="llvm::SparseSet\&lt; VReg2SUnit, VirtReg2IndexFunctor \&gt;" alt="" coords="1489,1048,1860,1077"/><area shape="rect" id="node60" href="classllvm_1_1SparseSet.html" title="SparseSet &#45; Fast set implmentation for objects that can be identified by small unsigned keys..." alt="" coords="773,1113,1112,1143"/><area shape="rect" id="node62" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; MachineInstr *, SUnit * \&gt;" alt="" coords="1525,1101,1824,1131"/><area shape="rect" id="node69" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\&lt; PhysRegSUOper, llvm::identity\&lt; unsigned \&gt;, uint16_t \&gt;" alt="" coords="1413,1155,1936,1184"/><area shape="rect" id="node71" href="classllvm_1_1MachineBasicBlock.html" title="llvm::MachineBasicBlock" alt="" coords="1587,1208,1763,1237"/><area shape="rect" id="node73" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction." alt="" coords="1607,1261,1743,1291"/><area shape="rect" id="node75" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\&lt; VReg2SUnit, VirtReg2IndexFunctor \&gt;" alt="" coords="1475,680,1875,709"/><area shape="rect" id="node78" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes." alt="" coords="1588,1315,1761,1344"/><area shape="rect" id="node80" href="classllvm_1_1BitVector.html" title="llvm::BitVector" alt="" coords="1617,304,1732,333"/><area shape="rect" id="node86" href="classllvm_1_1ScheduleDAGTopologicalSort.html" title="ScheduleDAGTopologicalSort is a class that computes a topological ordering for SUnits and provides me..." alt="" coords="2155,493,2395,523"/><area shape="rect" id="node95" href="classllvm_1_1TargetLibraryInfo.html" title="Provides information about what library functions are available for the current target." alt="" coords="21,1341,181,1371"/><area shape="rect" id="node97" href="structllvm_1_1IntervalPressure.html" title="RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx..." alt="" coords="2631,568,2788,597"/><area shape="rect" id="node99" href="structllvm_1_1RegisterPressure.html" title="Base class for register pressure results." alt="" coords="2193,1463,2356,1492"/><area shape="rect" id="node103" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt; unsigned, 8 \&gt;" alt="" coords="1556,1507,1793,1536"/><area shape="rect" id="node105" href="classllvm_1_1SlotIndex.html" title="SlotIndex &#45; An opaque wrapper around machine indexes." alt="" coords="2217,1516,2332,1545"/><area shape="rect" id="node107" href="classllvm_1_1RegPressureTracker.html" title="Track the current register pressure at some position in the instruction stream, and remember the high..." alt="" coords="2620,621,2799,651"/><area shape="rect" id="node109" href="classllvm_1_1RegisterClassInfo.html" title="llvm::RegisterClassInfo" alt="" coords="2628,675,2791,704"/><area shape="rect" id="node111" href="classllvm_1_1PressureDiffs.html" title="Array of PressureDiffs." alt="" coords="2640,728,2779,757"/><area shape="rect" id="node117" href="classllvm_1_1SchedDFSResult.html" title="Compute the values of each DAG node for various metrics during DFS." alt="" coords="2629,835,2789,864"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1ScheduleDAGMILive-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">ScheduleDAGMILive</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="namespacellvm.html#a0a0b5a87b02a31da6aa348f986ba1dada7f99889954c8c69be388fb1de5807aa4">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ada767569b82d6e57bf0b25f5d35d22df">~ScheduleDAGMILive</a> () override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">hasVRegLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this DAG supports VReg liveness and RegPressure.  <a href="#a91c62f0ae0c40d54d8dd13c703618af4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aee52f5609e42b46f4d3bff971cbdf8e2">isTrackingPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if register pressure tracking is enabled.  <a href="#aee52f5609e42b46f4d3bff971cbdf8e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a289b2c3952d36e203b99b295ebf57096">getTopPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the top scheduled instructions.  <a href="#a289b2c3952d36e203b99b295ebf57096"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4199eb1baee2c5dceee751ece5991752">getTopRPTracker</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ac10e50f4323db183cec2aa330d69f913">getBotPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the bottom scheduled instructions.  <a href="#ac10e50f4323db183cec2aa330d69f913"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a7b96a814e15a31d49aa1cae1334ea6c7">getBotRPTracker</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ae8539a61ff75513172c005effa1dc1d7">getRegPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get register pressure for the entire scheduling region before scheduling.  <a href="#ae8539a61ff75513172c005effa1dc1d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector<br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a87897c8c1b9066ae8282708ab4c140f9">getRegionCriticalPSets</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">getPressureDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">computeDFSResult</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute a DFSResult after DAG building is complete, and before any queue comparisons.  <a href="#a21c7721fcb12ebb55872b86d33e61e27"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#abc9212b779e1a63764963b2ebfeaba6d">getDFSResult</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a non-null DFS result if the scheduling strategy initialized it.  <a href="#abc9212b779e1a63764963b2ebfeaba6d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3c7ce62e487f36fae75e5e10db1f9c64">getScheduledTrees</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a>, <a class="el" href="classunsigned.html">unsigned</a> regioninstrs) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement the <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> interface for handling the next scheduling region.  <a href="#a34481791fdd8f5d9131431cb0a1a0c01"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">schedule</a> () override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions.  <a href="#a1583ce23a69e8a1b4af8065e2019c75f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">computeCyclicCriticalPath</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the cyclic critical path through the DAG.  <a href="#a7bb19d3e5b68421bc97c3c4b524e7888"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">buildDAGWithRegPressure</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Call <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a84887b0eb2d09991dd779c7a29a89ae2" title="buildSchedGraph - Build SUnits from the MachineBasicBlock that we are input.">ScheduleDAGInstrs::buildSchedGraph</a> with register pressure tracking enabled.  <a href="#a4be5ffcd4f76d433cc753be146a872b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">scheduleMI</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Move an instruction and update register pressure.  <a href="#a04a2c04f918397dbac27a79e58807136"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a86daf2b1fb72fdd9a8785a4042ac1457">initRegPressure</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a2ce87528e4fa296ad7bd7e5f77cb25df">updatePressureDiffs</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; LiveUses)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the <a class="el" href="classllvm_1_1PressureDiff.html" title="List of PressureChanges in order of increasing, unique PSetID.">PressureDiff</a> array for liveness after scheduling this instruction.  <a href="#a2ce87528e4fa296ad7bd7e5f77cb25df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b">updateScheduledPressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;NewMaxPressure)</td></tr>
<tr><td colspan="2"><h2><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">DFSResult</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Information about DAG subtrees.  <a href="#a3000d2b281b2c4c46c1afb89e060ce04"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">ScheduledTrees</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">LiveRegionEnd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">SUPressureDiffs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">ShouldTrackPressure</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register pressure in this region computed by initRegPressure.  <a href="#ac46dc81cc2feaf48751834a3dd13e33a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">RegionCriticalPSets</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">List of pressure sets that exceed the target's pressure limit before scheduling, listed in increasing set ID order.  <a href="#a4d37514645e531a608da1d7292057886"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">TopPressure</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <a href="#a5910374e4846726fd055b303893720c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <a href="#a842d507c07056303d6aef3eb5acfe2b2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...">ScheduleDAGMILive</a> is an implementation of <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> that schedules machine instructions while updating <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> and tracking regpressure. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00346">346</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a67da2c9a62e43ae7b66bc5ca91f55a05"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::ScheduleDAGMILive" ref="a67da2c9a62e43ae7b66bc5ca91f55a05" args="(MachineSchedContext *C, std::unique_ptr&lt; MachineSchedStrategy &gt; S)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">llvm::ScheduleDAGMILive::ScheduleDAGMILive</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt;&#160;</td>
          <td class="paramname"><em>S</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00381">381</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="ada767569b82d6e57bf0b25f5d35d22df"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::~ScheduleDAGMILive" ref="ada767569b82d6e57bf0b25f5d35d22df" args="() override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ada767569b82d6e57bf0b25f5d35d22df">ScheduleDAGMILive::~ScheduleDAGMILive</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00840">840</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00352">DFSResult</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a4be5ffcd4f76d433cc753be146a872b7"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::buildDAGWithRegPressure" ref="a4be5ffcd4f76d433cc753be146a872b7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">ScheduleDAGMILive::buildDAGWithRegPressure</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Call <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a84887b0eb2d09991dd779c7a29a89ae2" title="buildSchedGraph - Build SUnits from the MachineBasicBlock that we are input.">ScheduleDAGInstrs::buildSchedGraph</a> with register pressure tracking enabled. </p>
<p>Build the DAG and setup three register pressure trackers.</p>
<p>This sets up three trackers. RPTracker will cover the entire DAG region, TopTracker and BottomTracker will be initialized to the top and bottom of the DAG region without covereing any unscheduled instruction. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01067">1067</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00177">llvm::RegPressureTracker::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00866">initRegPressure()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00355">LiveRegionEnd</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00458">llvm::RegPressureTracker::recede()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00348">RegClassInfo</a>, <a class="el" href="MachineScheduler_8h_source.html#l00370">RegionCriticalPSets</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">llvm::ScheduleDAGInstrs::RegionEnd</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00156">llvm::RegPressureTracker::reset()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00365">RPTracker</a>, <a class="el" href="MachineScheduler_8h_source.html#l00363">ShouldTrackPressure</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00360">SUPressureDiffs</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a7bb19d3e5b68421bc97c3c4b524e7888"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::computeCyclicCriticalPath" ref="a7bb19d3e5b68421bc97c3c4b524e7888" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">ScheduleDAGMILive::computeCyclicCriticalPath</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Compute the cyclic critical path through the DAG. </p>
<p>Compute the max cyclic critical path through the DAG.</p>
<p>The scheduling DAG only provides the critical path for single block loops. To handle loops that span blocks, we could use the vreg path latencies provided by <a class="el" href="classllvm_1_1MachineTraceMetrics.html">MachineTraceMetrics</a> instead. However, <a class="el" href="classllvm_1_1MachineTraceMetrics.html">MachineTraceMetrics</a> is not currently available for use in the scheduler.</p>
<p>The cyclic path estimation identifies a def-use pair that crosses the back edge and considers the depth and height of the nodes. For example, consider the following instruction sequence where each instruction has unit latency and defines an epomymous virtual register:</p>
<p>a-&gt;b(a,c)-&gt;c(b)-&gt;d(c)-&gt;exit</p>
<p>The cyclic critical path is a two cycles: b-&gt;c-&gt;b The acyclic critical path is four cycles: a-&gt;b-&gt;c-&gt;d-&gt;exit LiveOutHeight = height(c) = len(c-&gt;d-&gt;exit) = 2 LiveOutDepth = depth(c) + 1 = len(a-&gt;b-&gt;c) + 1 = 3 LiveInHeight = height(b) + 1 = len(b-&gt;c-&gt;d-&gt;exit) + 1 = 4 LiveInDepth = depth(b) = len(a-&gt;b) = 1</p>
<p>LiveOutDepth - LiveInDepth = 3 - 1 = 2 LiveInHeight - LiveOutHeight = 4 - 2 = 2 CyclicCriticalPath = min(2, 2) = 2</p>
<p>This could be relevant to PostRA scheduling, but is currently implemented assuming <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01126">1126</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="ArrayRef_8h_source.html#l00120">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="LiveInterval_8h_source.html#l00053">llvm::VNInfo::def</a>, <a class="el" href="ArrayRef_8h_source.html#l00121">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00315">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00371">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00423">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00431">llvm::SUnit::getHeight()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00329">llvm::RegPressureTracker::getPressure()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00271">llvm::ScheduleDAGInstrs::getSUnit()</a>, <a class="el" href="LiveInterval_8h_source.html#l00400">llvm::LiveRange::getVNInfoBefore()</a>, <a class="el" href="LiveInterval_8h_source.html#l00074">llvm::VNInfo::isPHIDef()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00599">llvm::MachineBasicBlock::isSuccessor()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00292">llvm::SUnit::Latency</a>, <a class="el" href="RegisterPressure_8h_source.html#l00036">llvm::RegisterPressure::LiveOutRegs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, <a class="el" href="LiveInterval_8h_source.html#l00493">llvm::LiveRange::Query()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00365">RPTracker</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>, <a class="el" href="LiveInterval_8h_source.html#l00101">llvm::LiveQueryResult::valueIn()</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00123">llvm::ScheduleDAGInstrs::VRegUses</a>.</p>

</div>
</div>
<a class="anchor" id="a21c7721fcb12ebb55872b86d33e61e27"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::computeDFSResult" ref="a21c7721fcb12ebb55872b86d33e61e27" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">ScheduleDAGMILive::computeDFSResult</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Compute a DFSResult after DAG building is complete, and before any queue comparisons. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01090">1090</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDFS_8h_source.html#l00129">llvm::SchedDFSResult::clear()</a>, <a class="el" href="BitVector_8h_source.html#l00187">llvm::BitVector::clear()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01524">llvm::SchedDFSResult::compute()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00352">DFSResult</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00164">llvm::SchedDFSResult::getNumSubtrees()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00080">MinSubtreeSize</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00137">llvm::SchedDFSResult::resize()</a>, <a class="el" href="BitVector_8h_source.html#l00192">llvm::BitVector::resize()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00353">ScheduledTrees</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

</div>
</div>
<a class="anchor" id="a34481791fdd8f5d9131431cb0a1a0c01"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::enterRegion" ref="a34481791fdd8f5d9131431cb0a1a0c01" args="(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">ScheduleDAGMILive::enterRegion</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>bb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>end</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>regioninstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implement the <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> interface for handling the next scheduling region. </p>
<p>enterRegion - Called back from MachineScheduler::runOnMachineFunction after crossing a scheduling boundary.</p>
<p>This covers all instructions in a block, while <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f" title="Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions.">schedule()</a> may only cover a subset.</p>
<p>[begin, end) includes all instructions in the region, including the boundary itself and single-instruction regions that don't get scheduled. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">llvm::ScheduleDAGMI</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00848">848</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="RegisterPressure_8h_source.html#l00149">llvm::PressureDiffs::clear()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00355">LiveRegionEnd</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">llvm::ScheduleDAGInstrs::RegionEnd</a>, <a class="el" href="MachineScheduler_8h_source.html#l00225">llvm::ScheduleDAGMI::SchedImpl</a>, <a class="el" href="MachineScheduler_8h_source.html#l00363">ShouldTrackPressure</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00360">SUPressureDiffs</a>.</p>

</div>
</div>
<a class="anchor" id="ac10e50f4323db183cec2aa330d69f913"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::getBotPressure" ref="ac10e50f4323db183cec2aa330d69f913" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&amp; <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ac10e50f4323db183cec2aa330d69f913">llvm::ScheduleDAGMILive::getBotPressure</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get current register pressure for the bottom scheduled instructions. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00401">401</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00377">BotPressure</a>.</p>

</div>
</div>
<a class="anchor" id="a7b96a814e15a31d49aa1cae1334ea6c7"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::getBotRPTracker" ref="a7b96a814e15a31d49aa1cae1334ea6c7" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&amp; <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a7b96a814e15a31d49aa1cae1334ea6c7">llvm::ScheduleDAGMILive::getBotRPTracker</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00402">402</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00378">BotRPTracker</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00639">llvm::ConvergingVLIWScheduler::pickNode()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00581">llvm::ConvergingVLIWScheduler::pickNodeBidrectional()</a>.</p>

</div>
</div>
<a class="anchor" id="abc9212b779e1a63764963b2ebfeaba6d"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::getDFSResult" ref="abc9212b779e1a63764963b2ebfeaba6d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a>* <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#abc9212b779e1a63764963b2ebfeaba6d">llvm::ScheduleDAGMILive::getDFSResult</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return a non-null DFS result if the scheduling strategy initialized it. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00420">420</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00352">DFSResult</a>.</p>

</div>
</div>
<a class="anchor" id="aec3a207144e92605c097cfddfc1ea1b4"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::getPressureDiff" ref="aec3a207144e92605c097cfddfc1ea1b4" args="(const SUnit *SU)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a>&amp; <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">llvm::ScheduleDAGMILive::getPressureDiff</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00411">411</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00360">SUPressureDiffs</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00955">updatePressureDiffs()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00927">updateScheduledPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="a87897c8c1b9066ae8282708ab4c140f9"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::getRegionCriticalPSets" ref="a87897c8c1b9066ae8282708ab4c140f9" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt;<a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>&gt;&amp; <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a87897c8c1b9066ae8282708ab4c140f9">llvm::ScheduleDAGMILive::getRegionCriticalPSets</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00407">407</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00370">RegionCriticalPSets</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00536">llvm::ConvergingVLIWScheduler::pickNodeFromQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="ae8539a61ff75513172c005effa1dc1d7"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::getRegPressure" ref="ae8539a61ff75513172c005effa1dc1d7" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&amp; <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ae8539a61ff75513172c005effa1dc1d7">llvm::ScheduleDAGMILive::getRegPressure</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get register pressure for the entire scheduling region before scheduling. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00405">405</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00364">RegPressure</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00536">llvm::ConvergingVLIWScheduler::pickNodeFromQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="a3c7ce62e487f36fae75e5e10db1f9c64"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::getScheduledTrees" ref="a3c7ce62e487f36fae75e5e10db1f9c64" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&amp; <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3c7ce62e487f36fae75e5e10db1f9c64">llvm::ScheduleDAGMILive::getScheduledTrees</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00422">422</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00353">ScheduledTrees</a>.</p>

</div>
</div>
<a class="anchor" id="a289b2c3952d36e203b99b295ebf57096"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::getTopPressure" ref="a289b2c3952d36e203b99b295ebf57096" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&amp; <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a289b2c3952d36e203b99b295ebf57096">llvm::ScheduleDAGMILive::getTopPressure</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get current register pressure for the top scheduled instructions. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00397">397</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00373">TopPressure</a>.</p>

</div>
</div>
<a class="anchor" id="a4199eb1baee2c5dceee751ece5991752"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::getTopRPTracker" ref="a4199eb1baee2c5dceee751ece5991752" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&amp; <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4199eb1baee2c5dceee751ece5991752">llvm::ScheduleDAGMILive::getTopRPTracker</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00398">398</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00374">TopRPTracker</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00639">llvm::ConvergingVLIWScheduler::pickNode()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00581">llvm::ConvergingVLIWScheduler::pickNodeBidrectional()</a>.</p>

</div>
</div>
<a class="anchor" id="a91c62f0ae0c40d54d8dd13c703618af4"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::hasVRegLiveness" ref="a91c62f0ae0c40d54d8dd13c703618af4" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">llvm::ScheduleDAGMILive::hasVRegLiveness</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if this DAG supports VReg liveness and RegPressure. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a6098e9366c9c6794842649c8591d58f1">llvm::ScheduleDAGMI</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00391">391</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86daf2b1fb72fdd9a8785a4042ac1457"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::initRegPressure" ref="a86daf2b1fb72fdd9a8785a4042ac1457" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a86daf2b1fb72fdd9a8785a4042ac1457">ScheduleDAGMILive::initRegPressure</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00866">866</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="RegisterPressure_8cpp_source.html#l00424">llvm::RegPressureTracker::addLiveRegs()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="MachineScheduler_8h_source.html#l00378">BotRPTracker</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00254">llvm::RegPressureTracker::closeBottom()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00272">llvm::RegPressureTracker::closeRegion()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00236">llvm::RegPressureTracker::closeTop()</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00072">llvm::RegPressureTracker::dump()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00044">llvm::dumpRegSetPressure()</a>, <a class="el" href="ArrayRef_8h_source.html#l00127">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00324">llvm::RegPressureTracker::getLiveThru()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00293">llvm::RegPressureTracker::getPos()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00329">llvm::RegPressureTracker::getPressure()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00134">llvm::RegisterClassInfo::getRegPressureSetLimit()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">llvm::TargetRegisterInfo::getRegPressureSetName()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00177">llvm::RegPressureTracker::init()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00289">llvm::RegPressureTracker::initLiveThru()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00035">llvm::RegisterPressure::LiveInRegs</a>, <a class="el" href="RegisterPressure_8h_source.html#l00036">llvm::RegisterPressure::LiveOutRegs</a>, <a class="el" href="MachineScheduler_8h_source.html#l00355">LiveRegionEnd</a>, <a class="el" href="RegisterPressure_8h_source.html#l00032">llvm::RegisterPressure::MaxSetPressure</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00458">llvm::RegPressureTracker::recede()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00348">RegClassInfo</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">llvm::ScheduleDAGInstrs::RegionBegin</a>, <a class="el" href="MachineScheduler_8h_source.html#l00370">RegionCriticalPSets</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">llvm::ScheduleDAGInstrs::RegionEnd</a>, <a class="el" href="MachineScheduler_8h_source.html#l00365">RPTracker</a>, <a class="el" href="MachineScheduler_8h_source.html#l00374">TopRPTracker</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00955">updatePressureDiffs()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01067">buildDAGWithRegPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="aee52f5609e42b46f4d3bff971cbdf8e2"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::isTrackingPressure" ref="aee52f5609e42b46f4d3bff971cbdf8e2" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aee52f5609e42b46f4d3bff971cbdf8e2">llvm::ScheduleDAGMILive::isTrackingPressure</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if register pressure tracking is enabled. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00394">394</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00363">ShouldTrackPressure</a>.</p>

</div>
</div>
<a class="anchor" id="a1583ce23a69e8a1b4af8065e2019c75f"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::schedule" ref="a1583ce23a69e8a1b4af8065e2019c75f" args="() override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">ScheduleDAGMILive::schedule</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions. </p>
<p>schedule - Called back from MachineScheduler::runOnMachineFunction after setting up the current scheduling region.</p>
<p>[RegionBegin, RegionEnd) only includes instructions that have DAG nodes, not scheduling boundaries.</p>
<p>This is a skeletal driver, with all the functionality pushed into helpers, so that it can be easilly extended by experimental schedulers. Generally, implementing <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> should be sufficient to implement a new scheduling algorithm. However, if a scheduler further subclasses <a class="el" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...">ScheduleDAGMILive</a> then it will want to override this virtual method in order to update any specialized state. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">llvm::ScheduleDAGMI</a>.</p>

<p>Reimplemented in <a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e">llvm::VLIWMachineScheduler</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01006">1006</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00179">llvm::ScheduleDAGInstrs::begin()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01067">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00647">llvm::ScheduleDAGMI::checkSchedLimit()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00238">llvm::ScheduleDAGMI::CurrentBottom</a>, <a class="el" href="MachineScheduler_8h_source.html#l00235">llvm::ScheduleDAGMI::CurrentTop</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="MachineScheduler_8h_source.html#l00352">DFSResult</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00825">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00739">llvm::ScheduleDAGMI::findRootsAndBiasEdges()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00293">llvm::RegPressureTracker::getPos()</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00170">llvm::SchedDFSResult::getSubtreeID()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00460">llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00760">llvm::ScheduleDAGMI::initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00802">llvm::ScheduleDAGMI::placeDebugValues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00732">llvm::ScheduleDAGMI::postprocessDAG()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">llvm::ScheduleDAGInstrs::RegionBegin</a>, <a class="el" href="MachineScheduler_8h_source.html#l00225">llvm::ScheduleDAGMI::SchedImpl</a>, <a class="el" href="MachineScheduler_8h_source.html#l00353">ScheduledTrees</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01189">scheduleMI()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01572">llvm::SchedDFSResult::scheduleTree()</a>, <a class="el" href="BitVector_8h_source.html#l00218">llvm::BitVector::set()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00299">llvm::RegPressureTracker::setPos()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00363">ShouldTrackPressure</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>, <a class="el" href="BitVector_8h_source.html#l00322">llvm::BitVector::test()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00229">llvm::ScheduleDAGMI::Topo</a>, <a class="el" href="MachineScheduler_8h_source.html#l00374">TopRPTracker</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00791">llvm::ScheduleDAGMI::updateQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03321">llvm::ScheduleDAGMI::viewGraph()</a>, and <a class="el" href="MachineScheduler_8cpp.html#add2ddb9eae33f2f515e1c42238c48fb5">ViewMISchedDAGs</a>.</p>

</div>
</div>
<a class="anchor" id="a04a2c04f918397dbac27a79e58807136"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::scheduleMI" ref="a04a2c04f918397dbac27a79e58807136" args="(SUnit *SU, bool IsTopNode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">ScheduleDAGMILive::scheduleMI</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Move an instruction and update register pressure. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01189">1189</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="RegisterPressure_8cpp_source.html#l00555">llvm::RegPressureTracker::advance()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00378">BotRPTracker</a>, <a class="el" href="MachineScheduler_8h_source.html#l00238">llvm::ScheduleDAGMI::CurrentBottom</a>, <a class="el" href="MachineScheduler_8h_source.html#l00235">llvm::ScheduleDAGMI::CurrentTop</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00293">llvm::RegPressureTracker::getPos()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00329">llvm::RegPressureTracker::getPressure()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00476">llvm::SUnit::isBottomReady()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00473">llvm::SUnit::isTopReady()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00032">llvm::RegisterPressure::MaxSetPressure</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00629">llvm::ScheduleDAGMI::moveInstruction()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00245">nextIfDebug()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00224">priorNonDebug()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00458">llvm::RegPressureTracker::recede()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00299">llvm::RegPressureTracker::setPos()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00363">ShouldTrackPressure</a>, <a class="el" href="MachineScheduler_8h_source.html#l00374">TopRPTracker</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00955">updatePressureDiffs()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00927">updateScheduledPressure()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ce87528e4fa296ad7bd7e5f77cb25df"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::updatePressureDiffs" ref="a2ce87528e4fa296ad7bd7e5f77cb25df" args="(ArrayRef&lt; unsigned &gt; LiveUses)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a2ce87528e4fa296ad7bd7e5f77cb25df">ScheduleDAGMILive::updatePressureDiffs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>LiveUses</em></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Update the <a class="el" href="classllvm_1_1PressureDiff.html" title="List of PressureChanges in order of increasing, unique PSetID.">PressureDiff</a> array for liveness after scheduling this instruction. </p>
<p>FIXME: Currently assuming single-use physregs. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00955">955</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="RegisterPressure_8cpp_source.html#l00386">llvm::PressureDiff::addPressureChange()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="MachineScheduler_8h_source.html#l00378">BotRPTracker</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00315">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00371">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00293">llvm::RegPressureTracker::getPos()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00411">getPressureDiff()</a>, <a class="el" href="LiveInterval_8h_source.html#l00400">llvm::LiveRange::getVNInfoBefore()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::isScheduled</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::MRI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00245">nextIfDebug()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, <a class="el" href="LiveInterval_8h_source.html#l00493">llvm::LiveRange::Query()</a>, <a class="el" href="ArrayRef_8h_source.html#l00132">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>, <a class="el" href="LiveInterval_8h_source.html#l00101">llvm::LiveQueryResult::valueIn()</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00123">llvm::ScheduleDAGInstrs::VRegUses</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00866">initRegPressure()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01189">scheduleMI()</a>.</p>

</div>
</div>
<a class="anchor" id="a556d08e5789e4c99bb9c24aa4e226f9b"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::updateScheduledPressure" ref="a556d08e5789e4c99bb9c24aa4e226f9b" args="(const SUnit *SU, const std::vector&lt; unsigned &gt; &amp;NewMaxPressure)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b">ScheduleDAGMILive::updateScheduledPressure</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewMaxPressure</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00927">927</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="RegisterPressure_8h_source.html#l00131">llvm::PressureDiff::begin()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00378">BotRPTracker</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="RegisterPressure_8h_source.html#l00132">llvm::PressureDiff::end()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00324">llvm::RegPressureTracker::getLiveThru()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00411">getPressureDiff()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00134">llvm::RegisterClassInfo::getRegPressureSetLimit()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">llvm::TargetRegisterInfo::getRegPressureSetName()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineScheduler_8h_source.html#l00348">RegClassInfo</a>, <a class="el" href="MachineScheduler_8h_source.html#l00370">RegionCriticalPSets</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01189">scheduleMI()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a842d507c07056303d6aef3eb5acfe2b2"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::BotPressure" ref="a842d507c07056303d6aef3eb5acfe2b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">llvm::ScheduleDAGMILive::BotPressure</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The bottom of the unscheduled zone. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00377">377</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00401">getBotPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="a461ba62db23baf1682449292b89e4fe1"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::BotRPTracker" ref="a461ba62db23baf1682449292b89e4fe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">llvm::ScheduleDAGMILive::BotRPTracker</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00378">378</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00402">getBotRPTracker()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00866">initRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01189">scheduleMI()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00955">updatePressureDiffs()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00927">updateScheduledPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="a3000d2b281b2c4c46c1afb89e060ce04"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::DFSResult" ref="a3000d2b281b2c4c46c1afb89e060ce04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a>* <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">llvm::ScheduleDAGMILive::DFSResult</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Information about DAG subtrees. </p>
<p>If DFSResult is NULL, then SchedulerTrees will be empty. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00352">352</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01090">computeDFSResult()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00420">getDFSResult()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01006">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00840">~ScheduleDAGMILive()</a>.</p>

</div>
</div>
<a class="anchor" id="ae8d156802e79e1d8f76dadc3e5d265b5"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::LiveRegionEnd" ref="ae8d156802e79e1d8f76dadc3e5d265b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">llvm::ScheduleDAGMILive::LiveRegionEnd</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00355">355</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01067">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00848">enterRegion()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00866">initRegPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="a9539744d7a0c1681540a64e935b671dd"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::RegClassInfo" ref="a9539744d7a0c1681540a64e935b671dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a>* <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">llvm::ScheduleDAGMILive::RegClassInfo</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00348">348</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01067">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00866">initRegPressure()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00927">updateScheduledPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="a4d37514645e531a608da1d7292057886"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::RegionCriticalPSets" ref="a4d37514645e531a608da1d7292057886" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>&gt; <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">llvm::ScheduleDAGMILive::RegionCriticalPSets</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>List of pressure sets that exceed the target's pressure limit before scheduling, listed in increasing set ID order. </p>
<p>Each pressure set is paired with its max pressure in the currently scheduled regions. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00370">370</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01067">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00407">getRegionCriticalPSets()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00866">initRegPressure()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00927">updateScheduledPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="af2d03740fbd63d159d9f7432bfb3de72"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::RegPressure" ref="af2d03740fbd63d159d9f7432bfb3de72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">llvm::ScheduleDAGMILive::RegPressure</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00364">364</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00405">getRegPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="abd3a9c68e31ad35d6468f200facdd0e3"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::RPTracker" ref="abd3a9c68e31ad35d6468f200facdd0e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">llvm::ScheduleDAGMILive::RPTracker</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00365">365</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01067">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01126">computeCyclicCriticalPath()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00866">initRegPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="aeaa92f00c361a14dd3da3992078894f1"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::ScheduledTrees" ref="aeaa92f00c361a14dd3da3992078894f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">llvm::ScheduleDAGMILive::ScheduledTrees</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00353">353</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01090">computeDFSResult()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00422">getScheduledTrees()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="ac46dc81cc2feaf48751834a3dd13e33a"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::ShouldTrackPressure" ref="ac46dc81cc2feaf48751834a3dd13e33a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">llvm::ScheduleDAGMILive::ShouldTrackPressure</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Register pressure in this region computed by initRegPressure. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00363">363</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01067">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00848">enterRegion()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00394">isTrackingPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01006">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01189">scheduleMI()</a>.</p>

</div>
</div>
<a class="anchor" id="a6326ec771a59a9d13a860922f9e21b6c"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::SUPressureDiffs" ref="a6326ec771a59a9d13a860922f9e21b6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">llvm::ScheduleDAGMILive::SUPressureDiffs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00360">360</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01067">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00848">enterRegion()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00411">getPressureDiff()</a>.</p>

</div>
</div>
<a class="anchor" id="a5910374e4846726fd055b303893720c0"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::TopPressure" ref="a5910374e4846726fd055b303893720c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">llvm::ScheduleDAGMILive::TopPressure</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The top of the unscheduled zone. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00373">373</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00397">getTopPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="af7781c87ae9e210811389a826d7d4835"></a><!-- doxytag: member="llvm::ScheduleDAGMILive::TopRPTracker" ref="af7781c87ae9e210811389a826d7d4835" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">llvm::ScheduleDAGMILive::TopRPTracker</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00374">374</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00398">getTopRPTracker()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00866">initRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01006">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01189">scheduleMI()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a></li>
<li><a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:34:29 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
