/** ==================================================================
 *  @file   dss_family_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   DSS_FAMILY
 *
 *  @Filename:    dss_family_cred.h
 *
 *  @Description: OMAP4 Display Sub-system 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __DSS_FAMILY_CRED_H
#define __DSS_FAMILY_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance DSS_SS_FROM_L4_PER__DSS_FAMILY of component DSS_FAMILY mapped in MONICA at address 0x48040000
     * Instance DSS_SS_FROM_L3__DSS_FAMILY of component DSS_FAMILY mapped in MONICA at address 0x58000000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component DSS_FAMILY
     *
     */

    /* 
     *  List of bundle arrays for component DSS_FAMILY
     *
     */

    /* 
     *  List of bundles for component DSS_FAMILY
     *
     */

    /* 
     * List of registers for component DSS_FAMILY
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_REVISION
 *
 * @BRIEF        This register contains the Display subsystem revision number 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_REVISION                           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_SYSCONFIG
 *
 * @BRIEF        This register controls the various parameters of the OCP 
 *               interface  
 *                 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_SYSCONFIG                          0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_SYSSTATUS
 *
 * @BRIEF        This register provides status information about the module  
 *                 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_SYSSTATUS                          0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL
 *
 * @BRIEF        This register contains the Display subsystem control bits  
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL                               0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS
 *
 * @BRIEF        This register contains the Display subsystem status 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS                             0x5Cul

    /* 
     * List of register bitfields for component DSS_FAMILY
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_REVISION__REV   
 *
 * @BRIEF        Revision Number 
 *               [7:4] 
 *               Major revision 
 *               [3:0] 
 *               Minor revision - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_REVISION__REV                 BITFIELD(7, 0)
#define DSS_FAMILY__DSS_REVISION__REV__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_SYSCONFIG__RESERVED_4   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_SYSCONFIG__RESERVED_4         BITFIELD(31, 5)
#define DSS_FAMILY__DSS_SYSCONFIG__RESERVED_4__POS    5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_SYSCONFIG__RESERVED_1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_SYSCONFIG__RESERVED_1         BITFIELD(4, 4)
#define DSS_FAMILY__DSS_SYSCONFIG__RESERVED_1__POS    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_SYSCONFIG__RESERVED_3   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_SYSCONFIG__RESERVED_3         BITFIELD(3, 2)
#define DSS_FAMILY__DSS_SYSCONFIG__RESERVED_3__POS    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_SYSCONFIG__RESERVED_2   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_SYSCONFIG__RESERVED_2         BITFIELD(1, 1)
#define DSS_FAMILY__DSS_SYSCONFIG__RESERVED_2__POS    1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_SYSCONFIG__RESERVED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_SYSCONFIG__RESERVED           BITFIELD(0, 0)
#define DSS_FAMILY__DSS_SYSCONFIG__RESERVED__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_SYSSTATUS__RESETDONE   
 *
 * @BRIEF        Internal reset monitoring - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_SYSSTATUS__RESETDONE          BITFIELD(0, 0)
#define DSS_FAMILY__DSS_SYSSTATUS__RESETDONE__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__LCD2_TV_SEL1   
 *
 * @BRIEF        Selection between LCD2 and TV channel out on the LCD2 
 *               parallel output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__LCD2_TV_SEL1            BITFIELD(17, 17)
#define DSS_FAMILY__DSS_CTRL__LCD2_TV_SEL1__POS       17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__LCD1_TV_SEL   
 *
 * @BRIEF        Selection between LCD2 and TV channel out on the LCD1 
 *               parallel output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__LCD1_TV_SEL             BITFIELD(16, 16)
#define DSS_FAMILY__DSS_CTRL__LCD1_TV_SEL__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__VENC_HDMI_SWITCH   
 *
 * @BRIEF        Selects HDMI sync and associated clock or VENC and its 
 *               associated TV_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__VENC_HDMI_SWITCH        BITFIELD(15, 15)
#define DSS_FAMILY__DSS_CTRL__VENC_HDMI_SWITCH__POS   15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__RFBI_SWITCH   
 *
 * @BRIEF        Selects the video port from DISPC between Video port #1 and 
 *               Video port #2 (mux #10). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__RFBI_SWITCH             BITFIELD(14, 14)
#define DSS_FAMILY__DSS_CTRL__RFBI_SWITCH__POS        14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__SYNC_SWITCH   
 *
 * @BRIEF        Selects the sync generator for SD Video (DSS VENC IP or 
 *               Component VENC IP connected at the top) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__SYNC_SWITCH             BITFIELD(13, 13)
#define DSS_FAMILY__DSS_CTRL__SYNC_SWITCH__POS        13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__LCD2_CLK_SWITCH   
 *
 * @BRIEF        DSS_CLK/PLL2_CLK1 clock switch (mux #3) 
 *               Selects the clock source for the DISPC LCD2_CLK clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__LCD2_CLK_SWITCH         BITFIELD(12, 12)
#define DSS_FAMILY__DSS_CTRL__LCD2_CLK_SWITCH__POS    12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__TV_CLK_SWITCH   
 *
 * @BRIEF        DSS_TV_CLK/PLL3_CLK clock switch 
 *               Selects the clock source for the VENC/HDMI functional clock 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__TV_CLK_SWITCH           BITFIELD(11, 11)
#define DSS_FAMILY__DSS_CTRL__TV_CLK_SWITCH__POS      11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__DSI2_CLK_SWITCH   
 *
 * @BRIEF        DSS_CLK/PLL2_CLK2 clock switch 
 *               Selects the clock source for the DSI2 functional clock 
 *               DSI2_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__DSI2_CLK_SWITCH         BITFIELD(10, 10)
#define DSS_FAMILY__DSS_CTRL__DSI2_CLK_SWITCH__POS    10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__FCK_CLK_SWITCH   
 *
 * @BRIEF        Selects the clock source for the DISPC functional clock 
 *               FCK_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__FCK_CLK_SWITCH          BITFIELD(9, 8)
#define DSS_FAMILY__DSS_CTRL__FCK_CLK_SWITCH__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__VENC_OUT_SEL   
 *
 * @BRIEF        VENC mode selection for VENC output mux - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__VENC_OUT_SEL            BITFIELD(6, 6)
#define DSS_FAMILY__DSS_CTRL__VENC_OUT_SEL__POS       6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__DAC_POWERDN_BGZ   
 *
 * @BRIEF        DAC Power Down Band Gap Control - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__DAC_POWERDN_BGZ         BITFIELD(5, 5)
#define DSS_FAMILY__DSS_CTRL__DAC_POWERDN_BGZ__POS    5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__DAC_DEMEN   
 *
 * @BRIEF        DAC Dynamic Element Matching Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__DAC_DEMEN               BITFIELD(4, 4)
#define DSS_FAMILY__DSS_CTRL__DAC_DEMEN__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__VENC_CLOCK_4X_ENABLE   
 *
 * @BRIEF        VENC clock 4x enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__VENC_CLOCK_4X_ENABLE    BITFIELD(3, 3)
#define DSS_FAMILY__DSS_CTRL__VENC_CLOCK_4X_ENABLE__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__VENC_CLOCK_MODE   
 *
 * @BRIEF        VENC clock mode (0 for normal; 1 for square pixel) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__VENC_CLOCK_MODE         BITFIELD(2, 2)
#define DSS_FAMILY__DSS_CTRL__VENC_CLOCK_MODE__POS    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__DSI1_CLK_SWITCH   
 *
 * @BRIEF        DSS_CLK/PLL1_CLK2 clock switch 
 *               Selects the clock source for the DSI1 functional clock 
 *               DSI1_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__DSI1_CLK_SWITCH         BITFIELD(1, 1)
#define DSS_FAMILY__DSS_CTRL__DSI1_CLK_SWITCH__POS    1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__LCD1_CLK_SWITCH   
 *
 * @BRIEF        DSS_CLK/PLL1_CLK1 clock switch (mux #2) 
 *               Selects the clock source for the DISPC LCD1_CLK clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__LCD1_CLK_SWITCH         BITFIELD(0, 0)
#define DSS_FAMILY__DSS_CTRL__LCD1_CLK_SWITCH__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__RFBI_STATUS   
 *
 * @BRIEF        Video port selection status (mux #10) 
 *               Indicates if video port #1 or video #2 from DISPC is used to 
 *               provide data to the RFBI - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__RFBI_STATUS           BITFIELD(21, 21)
#define DSS_FAMILY__DSS_STATUS__RFBI_STATUS__POS      21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__SYNC_STATUS   
 *
 * @BRIEF        Sync generator selection status (mux #9) 
 *               Indicates if DSS VENC IP or external Component VENC IP is 
 *               selected as syncs generator (master mode) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__SYNC_STATUS           BITFIELD(20, 19)
#define DSS_FAMILY__DSS_STATUS__SYNC_STATUS__POS      19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__FCK_CLK_STATUS   
 *
 * @BRIEF        FCK_CLK clock selection status (mux #1) indicates which 
 *               clock is used by the glitch free mux selecting the source of 
 *               FCK_CLK. 
 *               It is required to have the current clock and the new 
 *               selected clock being running in order to be able to switch. 
 *               Both clocks are used at the same time while the switch is on 
 *               going. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__FCK_CLK_STATUS        BITFIELD(18, 15)
#define DSS_FAMILY__DSS_STATUS__FCK_CLK_STATUS__POS   15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__TV_CLK_STATUS   
 *
 * @BRIEF        TV_CLK clock selection status ( mux #7) indicates which 
 *               clock is used by the  mux selecting the source of TV_CLK. 
 *               It is required to have the current clock and the new 
 *               selected clock being running in order to be able to switch. 
 *               Both clocks are used at the same time while the switch is on 
 *               going. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__TV_CLK_STATUS         BITFIELD(14, 13)
#define DSS_FAMILY__DSS_STATUS__TV_CLK_STATUS__POS    13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__LCD2_CLK_STATUS   
 *
 * @BRIEF        LCD2_CLK clock selection status (mux #3) indicates which 
 *               clock is used by the glitch free mux selecting the source of 
 *               LCD2_CLK. 
 *               It is required to have the current clock and the new 
 *               selected clock being running in order to be able to switch. 
 *               Both clocks are used at the same time while the switch is on 
 *               going. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__LCD2_CLK_STATUS       BITFIELD(12, 11)
#define DSS_FAMILY__DSS_STATUS__LCD2_CLK_STATUS__POS  11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__DSI2_CLK_STATUS   
 *
 * @BRIEF        DSI2_CLK clock selection status (mux #5) indicates which 
 *               clock is used by the glitch free mux selecting the source of 
 *               DSI2_CLK. 
 *               It is required to have the current clock and the new 
 *               selected clock being running in order to be able to switch. 
 *               Both clocks are used at the same time while the switch is on 
 *               going. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__DSI2_CLK_STATUS       BITFIELD(10, 9)
#define DSS_FAMILY__DSS_STATUS__DSI2_CLK_STATUS__POS  9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__DSI1_CLK_STATUS   
 *
 * @BRIEF        DSI1_CLK clock selection status (mux #4) indicates which 
 *               clock is used by the glitch free mux selecting the source of 
 *               DSI1_CLK. 
 *               It is required to have the current clock and the new 
 *               selected clock being running in order to be able to switch. 
 *               Both clocks are used at the same time while the switch is on 
 *               going. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__DSI1_CLK_STATUS       BITFIELD(8, 7)
#define DSS_FAMILY__DSS_STATUS__DSI1_CLK_STATUS__POS  7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__TV_CLK_OUT_STATUS   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__TV_CLK_OUT_STATUS     BITFIELD(6, 5)
#define DSS_FAMILY__DSS_STATUS__TV_CLK_OUT_STATUS__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__LCD1_CLK_STATUS   
 *
 * @BRIEF        LCD1_CLK clock selection status (mux #2) indicates which 
 *               clock is used by the glitch free mux selecting the source of 
 *               LCD1_CLK. 
 *               It is required to have the current clock and the new 
 *               selected clock being running in order to be able to switch. 
 *               Both clocks are used at the same time while the switch is on 
 *               going. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__LCD1_CLK_STATUS       BITFIELD(1, 0)
#define DSS_FAMILY__DSS_STATUS__LCD1_CLK_STATUS__POS  0

    /* 
     * List of register bitfields values for component DSS_FAMILY
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_SYSSTATUS__RESETDONE__RSTACT
 *
 * @BRIEF        Internal module reset is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_SYSSTATUS__RESETDONE__RSTACT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_SYSSTATUS__RESETDONE__RSTCOMP
 *
 * @BRIEF        Reset completed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_SYSSTATUS__RESETDONE__RSTCOMP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__LCD2_TV_SEL1__LCD2
 *
 * @BRIEF        Select LCD2 channel output. (default slection) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__LCD2_TV_SEL1__LCD2      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__LCD2_TV_SEL1__TV
 *
 * @BRIEF        select TV channel output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__LCD2_TV_SEL1__TV        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__LCD1_TV_SEL__LCD1
 *
 * @BRIEF        select LCD1 channel output. (default selection) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__LCD1_TV_SEL__LCD1       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__LCD1_TV_SEL__TV
 *
 * @BRIEF        Select TV channel output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__LCD1_TV_SEL__TV         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__VENC_HDMI_SWITCH__VENC_SEL
 *
 * @BRIEF        VENC selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__VENC_HDMI_SWITCH__VENC_SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__VENC_HDMI_SWITCH__HDMI_SEL
 *
 * @BRIEF        HDMI selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__VENC_HDMI_SWITCH__HDMI_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__RFBI_SWITCH__VP1_SEL
 *
 * @BRIEF        Video port #1 (also named primary LCD output or LCD1) is 
 *               selected (backward compatible mode) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__RFBI_SWITCH__VP1_SEL    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__RFBI_SWITCH__VP2_SEL
 *
 * @BRIEF        Video port #2 (also named secondary LCD output or LCD2) is 
 *               selected - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__RFBI_SWITCH__VP2_SEL    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__SYNC_SWITCH__VENC_INT_SEL
 *
 * @BRIEF        Internal VENC IP selected - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__SYNC_SWITCH__VENC_INT_SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__SYNC_SWITCH__VENC_EXT_SEL
 *
 * @BRIEF        Component VENC IP selected - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__SYNC_SWITCH__VENC_EXT_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__LCD2_CLK_SWITCH__DSS_CLK_SEL
 *
 * @BRIEF        DSS_CLK selected (from PRCM) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__LCD2_CLK_SWITCH__DSS_CLK_SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__LCD2_CLK_SWITCH__PLL2_CLK1_SEL
 *
 * @BRIEF        PLL2_CLK1 selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__LCD2_CLK_SWITCH__PLL2_CLK1_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__TV_CLK_SWITCH__PLL3_CLK1_SEL
 *
 * @BRIEF        PLL3_CLK1 selected (from HDMI PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__TV_CLK_SWITCH__PLL3_CLK1_SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__TV_CLK_SWITCH__DSS_TV_CLK_SEL
 *
 * @BRIEF        DSS_TV_CLK selected (from PRCM) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__TV_CLK_SWITCH__DSS_TV_CLK_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__DSI2_CLK_SWITCH__DSS_CLK_SEL
 *
 * @BRIEF        DSS_CLK selected (from PRCM) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__DSI2_CLK_SWITCH__DSS_CLK_SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__DSI2_CLK_SWITCH__PLL2_CLK2_SEL
 *
 * @BRIEF        PLL2_CLK2 selected (from DSI2 PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__DSI2_CLK_SWITCH__PLL2_CLK2_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__FCK_CLK_SWITCH__DSS_CLK
 *
 * @BRIEF        DSS_CLK selected (from PRCM) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__FCK_CLK_SWITCH__DSS_CLK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__FCK_CLK_SWITCH__PLL1_CLK1
 *
 * @BRIEF        PLL1_CLK1 selected (from DSI1 PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__FCK_CLK_SWITCH__PLL1_CLK1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__FCK_CLK_SWITCH__PLL2_CLK1
 *
 * @BRIEF        PLL2_CLK1 selected (from DSI2 PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__FCK_CLK_SWITCH__PLL2_CLK1 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__FCK_CLK_SWITCH__PLL3_CLK1
 *
 * @BRIEF        PLL3_CLK1 selected (from HDMI PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__FCK_CLK_SWITCH__PLL3_CLK1 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__VENC_OUT_SEL__COMPOITE
 *
 * @BRIEF        Composite VENC output selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__VENC_OUT_SEL__COMPOITE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__VENC_OUT_SEL__S_VIDEO
 *
 * @BRIEF        Luminance VENC output selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__VENC_OUT_SEL__S_VIDEO   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__DAC_POWERDN_BGZ__DISABLE
 *
 * @BRIEF        DAC Power Down Band Gap Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__DAC_POWERDN_BGZ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__DAC_POWERDN_BGZ__ENABLE
 *
 * @BRIEF        DAC Power Down Band Gap Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__DAC_POWERDN_BGZ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__DAC_DEMEN__DISABLE
 *
 * @BRIEF        DAC Dynamic Element Matching Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__DAC_DEMEN__DISABLE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__DAC_DEMEN__ENABLE
 *
 * @BRIEF        DAC Dynamic Element Matching Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__DAC_DEMEN__ENABLE       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__VENC_CLOCK_4X_ENABLE__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__VENC_CLOCK_4X_ENABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__VENC_CLOCK_4X_ENABLE__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__VENC_CLOCK_4X_ENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__VENC_CLOCK_MODE__MODE0
 *
 * @BRIEF        Mode0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__VENC_CLOCK_MODE__MODE0  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__VENC_CLOCK_MODE__MODE1
 *
 * @BRIEF        Mode1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__VENC_CLOCK_MODE__MODE1  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__DSI1_CLK_SWITCH__DSS_CLK_SEL
 *
 * @BRIEF        DSS_CLK selected (from PRCM) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__DSI1_CLK_SWITCH__DSS_CLK_SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__DSI1_CLK_SWITCH__PLL1_CLK2_SEL
 *
 * @BRIEF        PLL1_CLK2 selected (from DSI1 PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__DSI1_CLK_SWITCH__PLL1_CLK2_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__LCD1_CLK_SWITCH__DSS_CLK_SEL
 *
 * @BRIEF        DSS_CLK selected (from PRCM) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__LCD1_CLK_SWITCH__DSS_CLK_SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_CTRL__LCD1_CLK_SWITCH__PLL1_CLK1_SEL
 *
 * @BRIEF        PLL1_CLK1 selected (from DSI1 PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_CTRL__LCD1_CLK_SWITCH__PLL1_CLK1_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__RFBI_STATUS__VP1_SEL
 *
 * @BRIEF        Video port #1 (named also primary LCD output or LCD1)  used 
 *               to provide data to RFBI - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__RFBI_STATUS__VP1_SEL  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__RFBI_STATUS__VP2_SEL
 *
 * @BRIEF        Video port #2 (named also secondary LCD output or LCD2)  
 *               used to provide data to RFBI - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__RFBI_STATUS__VP2_SEL  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__SYNC_STATUS__VENC_INT_SEL
 *
 * @BRIEF        Internal VENC IP selected - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__SYNC_STATUS__VENC_INT_SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__SYNC_STATUS__VENC_EXT_SEL
 *
 * @BRIEF        Component VENC IP selected - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__SYNC_STATUS__VENC_EXT_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__SYNC_STATUS__HDMI
 *
 * @BRIEF        Enumeration value description is not available - (Read)
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__SYNC_STATUS__HDMI     0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__FCK_CLK_STATUS__DSS_CLK_TRANSITION
 *
 * @BRIEF        DSS_CLK clock switch is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__FCK_CLK_STATUS__DSS_CLK_TRANSITION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__FCK_CLK_STATUS__DSS_CLK_SEL
 *
 * @BRIEF        DSS_CLK is used by DISPC as FCK_CLK clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__FCK_CLK_STATUS__DSS_CLK_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__FCK_CLK_STATUS__PLL1_CLK1_SEL
 *
 * @BRIEF        PLL1_CLK1 is used by DISPC as FCK_CLK clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__FCK_CLK_STATUS__PLL1_CLK1_SEL 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__FCK_CLK_STATUS__PLL2_CLK1_SEL
 *
 * @BRIEF        PLL2_CLK1 is used by DISPC as FCK_CLK clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__FCK_CLK_STATUS__PLL2_CLK1_SEL 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__FCK_CLK_STATUS__TV_CLK_SEL
 *
 * @BRIEF        TV_CLK is used by DISPC as FCK_CLK clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__FCK_CLK_STATUS__TV_CLK_SEL 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__TV_CLK_STATUS__PLL3_CLK_SEL
 *
 * @BRIEF        PLL3_CLK1 is used as TV_CLK - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__TV_CLK_STATUS__PLL3_CLK_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__TV_CLK_STATUS__TV_CLK1_SEL
 *
 * @BRIEF        DSS_TV_CLK is used as TV_CLK - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__TV_CLK_STATUS__TV_CLK1_SEL 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__LCD2_CLK_STATUS__LCD2_CLK_TRANSITION
 *
 * @BRIEF        LCD2_CLK clock switch is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__LCD2_CLK_STATUS__LCD2_CLK_TRANSITION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__LCD2_CLK_STATUS__DSS_CLK_SEL
 *
 * @BRIEF        DSS_CLK is used as LCD2_CLK - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__LCD2_CLK_STATUS__DSS_CLK_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__LCD2_CLK_STATUS__PLL2_CLK1_SEL
 *
 * @BRIEF        PLL2_CLK1 is used by DISPC as LCD2_CLK clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__LCD2_CLK_STATUS__PLL2_CLK1_SEL 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__DSI2_CLK_STATUS__DSI2_CLK_TRANSITION
 *
 * @BRIEF        DSI2_CLK clock switch is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__DSI2_CLK_STATUS__DSI2_CLK_TRANSITION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__DSI2_CLK_STATUS__DSS_CLK_SEL
 *
 * @BRIEF        DSS_CLK is used by DSI2 as DSI2_CLK clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__DSI2_CLK_STATUS__DSS_CLK_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__DSI2_CLK_STATUS__PLL2_CLK2_SEL
 *
 * @BRIEF        PLL2_CLK2 is used by DSI2 as DSI2_CLK clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__DSI2_CLK_STATUS__PLL2_CLK2_SEL 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__DSI1_CLK_STATUS__DSI1_CLK_TRANSITION
 *
 * @BRIEF        DSI1_CLK clock switch is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__DSI1_CLK_STATUS__DSI1_CLK_TRANSITION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__DSI1_CLK_STATUS__DSS_CLK_SEL
 *
 * @BRIEF        DSS_CLK is used by DSI1 as DSI1_CLK clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__DSI1_CLK_STATUS__DSS_CLK_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__DSI1_CLK_STATUS__PLL1_CLK2_SEL
 *
 * @BRIEF        PLL1_CLK2 is used by DSI1 as DSI1_CLK clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__DSI1_CLK_STATUS__PLL1_CLK2_SEL 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__TV_CLK_OUT_STATUS__DSS_TV_PLL3_CLK1_CLK
 *
 * @BRIEF        Enumeration value description is not available - (Read)
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__TV_CLK_OUT_STATUS__DSS_TV_PLL3_CLK1_CLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__TV_CLK_OUT_STATUS__HDMI_PCLK
 *
 * @BRIEF        Enumeration value description is not available - (Read)
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__TV_CLK_OUT_STATUS__HDMI_PCLK 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__LCD1_CLK_STATUS__LCD1_CLK_TRANSITION
 *
 * @BRIEF        LCD1_CLK clock switch is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__LCD1_CLK_STATUS__LCD1_CLK_TRANSITION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__LCD1_CLK_STATUS__DSS_CLK_SEL
 *
 * @BRIEF        DSS_CLK is used as LCD1_CLK - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__LCD1_CLK_STATUS__DSS_CLK_SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSS_FAMILY__DSS_STATUS__LCD1_CLK_STATUS__PLL1_CLK1_SEL
 *
 * @BRIEF        PLL1_CLK1 is used by DISPC as LCD1_CLK clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DSS_FAMILY__DSS_STATUS__LCD1_CLK_STATUS__PLL1_CLK1_SEL 0x2ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __DSS_FAMILY_CRED_H 
                                                            */
