# ðŸš€ RISC-V SoC Tapeout Program â€“ VSD Week 1

This repository contains my learnings, notes, and lab work from **VSD Workshop (Week 1)** focusing on **RTL Design, Logic Synthesis, and Gate-Level Simulations** using open-source tools and the Sky130 PDK.

---

## ðŸ“… Contents

* [Day 1 â€“ Introduction to Verilog RTL Design & Synthesis](week1/Day_1.md)
* [Day 2 â€“ Timing Libraries, Hierarchical vs Flat Synthesis & Flop Coding Styles](week1/Day_2.md)
* [Day 3 â€“ Combinational & Sequential Optimizations](week1/Day_3.md)
* [Day 4 â€“ GLS, Blocking vs Non-Blocking & Simulation-Synthesis Mismatch](./week1/Day_4.md)
* [Day 5 â€“ Optimizations in Synthesis](week1/Day_5.md)

---

## ðŸ›  Tools Used

* **Icarus Verilog (iverilog)** â€“ RTL simulation
* **GTKWave** â€“ Waveform viewing
* **Yosys** â€“ Logic synthesis
* **Sky130 PDK** â€“ Open-source process design kit





