
=== PERFECT FLAGS ===============================================================

PERFECT_BRANCH_PRED = 0
PERFECT_DCACHE      = 0
PERFECT_ICACHE      = 0
PERFECT_TRACE_CACHE = 1
ORACLE_DISAMBIG     = 0

=== STRUCTURES AND POLICIES =====================================================

FETCH QUEUE = 64
RENAMER:
   ACTIVE LIST = 256
   PHYSICAL REGISTER FILE = 320 (auto-sized w.r.t. Active List)
   BRANCH CHECKPOINTS = 32
SCHEDULER:
   ISSUE QUEUE = 64
   PARTITIONS = 4
   PRESTEER = 0
   IDEAL AGE-BASED = 0
LOAD/STORE UNIT:
   LOAD QUEUE = 128
   STORE QUEUE = 128
   MEMORY DEPENDENCE PREDICTOR: MDP-ctr (max ctr: 31)
   SPLIT STORES = 0

=== PIPELINE STAGE WIDTHS =======================================================

FETCH WIDTH = 8
DISPATCH WIDTH = 8
ISSUE WIDTH = 16
RETIRE WIDTH = 8

=== EXECUTION LANES =============================================================

        |latency |   BR   |   LS   |  ALU_S |  ALU_C | LS_FP  | ALU_FP |  MTF   |
        +--------+--------+--------+--------+--------+--------+--------+--------+
lane 0  |    3   |        |   x    |        |        |   x    |        |        |
lane 1  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 2  |    3   |        |        |        |   x    |        |   x    |        |
lane 3  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 4  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 5  |    3   |        |   x    |        |        |   x    |        |        |
lane 6  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 7  |    3   |        |        |        |   x    |        |   x    |        |
lane 8  |    3   |        |   x    |        |        |   x    |        |        |
lane 9  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 10  |    3   |        |        |        |   x    |        |   x    |        |
lane 11  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 12  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 13  |    3   |        |   x    |        |        |   x    |        |        |
lane 14  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 15  |    3   |        |        |        |   x    |        |   x    |        |

=== MEMORY HIERARCHY ============================================================

L1 I$:
   64 KB, 8-way set-associative, 64 B block size
   hit latency = 1 cycles (superseded by fetch unit's pipeline depth)
   MHSRs = 32
L1 D$:
   64 KB, 4-way set-associative, 64 B block size
   hit latency = 1 cycles (superseded by load/store lane's pipeline depth)
   MHSRs = 128
L2$:
   1 MB, 8-way set-associative, 64 B block size
   hit latency = 10 cycles 
   MHSRs = 128
L3$:
   8 MB, 16-way set-associative, 128 B block size
   hit latency = 30 cycles 
   MHSRs = 128
   miss latency = 100 cycles

=== BRANCH PREDICTOR ============================================================

BQ_SIZE = 352 (auto-sized)
BTB_ENTRIES = 8192
BTB_ASSOC = 4
RAS_SIZE = 64
COND_BRANCH_PRED_PER_CYCLE = 3
CBP_ALGORITHM = gshare
CBP_PC_LENGTH = 20
CBP_BHR_LENGTH = 16
IBP_PC_LENGTH = 20
IBP_BHR_LENGTH = 16
ENABLE_TRACE_CACHE = 1

=== INTERNAL SIMULATOR STRUCTURES ===============================================

PAYLOAD_BUFFER_SIZE = 1024

=== END CONFIGURATION ===========================================================

[stats]
commit_count : 10000001
cycle_count : 2856256
exception_count : 0
ld_vio_count : 2673
split_count : 0
[rates]
ipc_rate : 3.50
BRANCH PREDICTION MEASUREMENTS---------------------
Type                      n          m     mr  mpki
All                 1378428      37051  2.69%  3.71
Branch               992584      37050  3.73%  3.70
Jump Direct          122445          0  0.00%  0.00
Call Direct          131700          0  0.00%  0.00
Jump Indirect             0          0  -nan%  0.00
Call Indirect             0          0  -nan%  0.00
Return               131699          1  0.00%  0.00
(Number of Jump Indirects whose target was the next sequential PC = 0)
BTB MEASUREMENTS-----------------------------------
BTB misses (fetch cycles squashed due to a BTB miss) = 0 (0.00% of all cycles)
LSU MEASUREMENTS-----------------------------------
LOADS (retired)
  loads            = 2929199
  disambig. stall  = 268484 (9.17%)
     disambig. stall: addr. unknown = 268484 (9.17%)
        true dep. stall             = 88322 (3.02%)
        false dep. stall            = 180162 (6.15%)
     disambig. stall: value or size = 0 (0.00%)
  load violations  = 2673 (0.09%)
  forward          = 683321 (23.33%)
  miss stall       = 95863 (3.27%)
STORES (retired)
  stores           = 1341677
  miss stall       = 0 (0.00%)
MDP quick stats
  false stalls     = 180162
  load violations  = 2673
VPU MEASUREMENTS-----------------------------------
vpmeas_ineligible         :    2720105 ( 27.20%) // Not eligible for value prediction.
   vpmeas_ineligible_type :    2720105 ( 27.20%) // Not eligible because of type.
   vpmeas_ineligible_drop :          0 (  0.00%) // VPU dropped otherwise-eligible instr. (neither predict nor train)
                                                 // due to unavailable resource (e.g., VPQ_full_policy=1 and no free VPQ entry).
vpmeas_eligible           :    7279896 ( 72.80%) // Eligible for value prediction.
   vpmeas_miss            :          0 (  0.00%) // VPU was unable to generate a value prediction (e.g., SVP miss).
   vpmeas_conf_corr       :    7279896 ( 72.80%) // VPU generated a confident and correct value prediction.
   vpmeas_conf_incorr     :          0 (  0.00%) // VPU generated a confident and incorrect value prediction. (MISPREDICTION)
   vpmeas_unconf_corr     :          0 (  0.00%) // VPU generated an unconfident and correct value prediction. (LOST OPPORTUNITY)
   vpmeas_unconf_incorr   :          0 (  0.00%) // VPU generated an unconfident and incorrect value prediction.
