
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.48

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.04    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    21    0.33    2.49    2.20    2.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  2.49    0.00    2.40 ^ count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.58    0.58   library removal time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -2.40   data arrival time
-----------------------------------------------------------------------------
                                  1.82   slack (MET)


Startpoint: data_in[5] (input port clocked by core_clock)
Endpoint: memory[4][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.34    0.00    0.00    0.20 v data_in[5] (in)
                                         data_in[5] (net)
                  0.00    0.00    0.20 v _738_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _738_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _099_ (net)
                  0.06    0.00    0.39 v memory[4][5]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ memory[4][5]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.04    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    21    0.33    2.49    2.20    2.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  2.49    0.00    2.40 ^ data_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.96    9.04   library recovery time
                                  9.04   data required time
-----------------------------------------------------------------------------
                                  9.04   data required time
                                 -2.40   data arrival time
-----------------------------------------------------------------------------
                                  6.64   slack (MET)


Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.33    0.58    0.58 ^ count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fill_level[2] (net)
                  0.33    0.00    0.58 ^ _426_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.08    0.31    0.24    0.81 v _426_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _150_ (net)
                  0.31    0.00    0.81 v _437_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     6    0.09    0.68    0.46    1.27 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _154_ (net)
                  0.68    0.00    1.27 ^ _438_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.19    0.34    0.22    1.50 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _395_ (net)
                  0.34    0.00    1.50 v _829_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.20    0.35    1.85 v _829_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _391_ (net)
                  0.20    0.00    1.85 v _441_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.20    0.16    2.01 ^ _441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _417_ (net)
                  0.20    0.00    2.01 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.18    0.41    2.42 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _425_ (net)
                  0.18    0.00    2.42 v _818_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.03    0.13    0.12    2.54 ^ _818_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _383_ (net)
                  0.13    0.00    2.54 ^ _820_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.10    2.64 v _820_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _385_ (net)
                  0.14    0.00    2.64 v _821_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.26    0.18    2.82 ^ _821_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _386_ (net)
                  0.26    0.00    2.82 ^ _822_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    3.07 v _822_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _387_ (net)
                  0.09    0.00    3.07 v _823_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.32    3.39 ^ _823_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _005_ (net)
                  0.07    0.00    3.39 ^ count[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.39   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.04    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    21    0.33    2.49    2.20    2.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  2.49    0.00    2.40 ^ data_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.96    9.04   library recovery time
                                  9.04   data required time
-----------------------------------------------------------------------------
                                  9.04   data required time
                                 -2.40   data arrival time
-----------------------------------------------------------------------------
                                  6.64   slack (MET)


Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.33    0.58    0.58 ^ count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fill_level[2] (net)
                  0.33    0.00    0.58 ^ _426_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.08    0.31    0.24    0.81 v _426_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _150_ (net)
                  0.31    0.00    0.81 v _437_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     6    0.09    0.68    0.46    1.27 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _154_ (net)
                  0.68    0.00    1.27 ^ _438_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.19    0.34    0.22    1.50 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _395_ (net)
                  0.34    0.00    1.50 v _829_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.20    0.35    1.85 v _829_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _391_ (net)
                  0.20    0.00    1.85 v _441_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.20    0.16    2.01 ^ _441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _417_ (net)
                  0.20    0.00    2.01 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.18    0.41    2.42 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _425_ (net)
                  0.18    0.00    2.42 v _818_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.03    0.13    0.12    2.54 ^ _818_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _383_ (net)
                  0.13    0.00    2.54 ^ _820_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.10    2.64 v _820_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _385_ (net)
                  0.14    0.00    2.64 v _821_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.26    0.18    2.82 ^ _821_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _386_ (net)
                  0.26    0.00    2.82 ^ _822_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    3.07 v _822_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _387_ (net)
                  0.09    0.00    3.07 v _823_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.32    3.39 ^ _823_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _005_ (net)
                  0.07    0.00    3.39 ^ count[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.39   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.65e-02   7.85e-03   8.80e-08   3.44e-02  45.4%
Combinational          2.76e-02   1.38e-02   9.72e-08   4.14e-02  54.6%
Clock                  0.00e+00   0.00e+00   3.58e-07   3.58e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.41e-02   2.16e-02   5.43e-07   7.57e-02 100.0%
                          71.4%      28.6%       0.0%
