{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642391396430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642391396430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 17 00:49:56 2022 " "Processing started: Mon Jan 17 00:49:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642391396430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642391396430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IR -c IR " "Command: quartus_map --read_settings_files=on --write_settings_files=off IR -c IR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642391396430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642391396762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642391396762 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IR.v(230) " "Verilog HDL information at IR.v(230): always construct contains both blocking and non-blocking assignments" {  } { { "IR.v" "" { Text "C:/FPGA/Repos_Github/KitEasyFPGA_EP4CE6/Exemplos_Verilog/ExperimentCode_EasyFPGA/Proj20_PeripheralControl_13_IR/IR.v" 230 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642391402149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "C:/FPGA/Repos_Github/KitEasyFPGA_EP4CE6/Exemplos_Verilog/ExperimentCode_EasyFPGA/Proj20_PeripheralControl_13_IR/IR.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642391402150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642391402150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IR " "Elaborating entity \"IR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642391402172 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led1 IR.v(15) " "Verilog HDL or VHDL warning at IR.v(15): object \"led1\" assigned a value but never read" {  } { { "IR.v" "" { Text "C:/FPGA/Repos_Github/KitEasyFPGA_EP4CE6/Exemplos_Verilog/ExperimentCode_EasyFPGA/Proj20_PeripheralControl_13_IR/IR.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642391402173 "|IR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led3 IR.v(15) " "Verilog HDL or VHDL warning at IR.v(15): object \"led3\" assigned a value but never read" {  } { { "IR.v" "" { Text "C:/FPGA/Repos_Github/KitEasyFPGA_EP4CE6/Exemplos_Verilog/ExperimentCode_EasyFPGA/Proj20_PeripheralControl_13_IR/IR.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642391402173 "|IR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led4 IR.v(15) " "Verilog HDL or VHDL warning at IR.v(15): object \"led4\" assigned a value but never read" {  } { { "IR.v" "" { Text "C:/FPGA/Repos_Github/KitEasyFPGA_EP4CE6/Exemplos_Verilog/ExperimentCode_EasyFPGA/Proj20_PeripheralControl_13_IR/IR.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642391402173 "|IR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irda_data IR.v(16) " "Verilog HDL or VHDL warning at IR.v(16): object \"irda_data\" assigned a value but never read" {  } { { "IR.v" "" { Text "C:/FPGA/Repos_Github/KitEasyFPGA_EP4CE6/Exemplos_Verilog/ExperimentCode_EasyFPGA/Proj20_PeripheralControl_13_IR/IR.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642391402173 "|IR"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[0\] GND " "Pin \"DIG\[0\]\" is stuck at GND" {  } { { "IR.v" "" { Text "C:/FPGA/Repos_Github/KitEasyFPGA_EP4CE6/Exemplos_Verilog/ExperimentCode_EasyFPGA/Proj20_PeripheralControl_13_IR/IR.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642391402556 "|IR|DIG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[1\] GND " "Pin \"DIG\[1\]\" is stuck at GND" {  } { { "IR.v" "" { Text "C:/FPGA/Repos_Github/KitEasyFPGA_EP4CE6/Exemplos_Verilog/ExperimentCode_EasyFPGA/Proj20_PeripheralControl_13_IR/IR.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642391402556 "|IR|DIG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[2\] GND " "Pin \"DIG\[2\]\" is stuck at GND" {  } { { "IR.v" "" { Text "C:/FPGA/Repos_Github/KitEasyFPGA_EP4CE6/Exemplos_Verilog/ExperimentCode_EasyFPGA/Proj20_PeripheralControl_13_IR/IR.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642391402556 "|IR|DIG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[3\] GND " "Pin \"DIG\[3\]\" is stuck at GND" {  } { { "IR.v" "" { Text "C:/FPGA/Repos_Github/KitEasyFPGA_EP4CE6/Exemplos_Verilog/ExperimentCode_EasyFPGA/Proj20_PeripheralControl_13_IR/IR.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642391402556 "|IR|DIG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[7\] VCC " "Pin \"SEG\[7\]\" is stuck at VCC" {  } { { "IR.v" "" { Text "C:/FPGA/Repos_Github/KitEasyFPGA_EP4CE6/Exemplos_Verilog/ExperimentCode_EasyFPGA/Proj20_PeripheralControl_13_IR/IR.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642391402556 "|IR|SEG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642391402556 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642391402613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Repos_Github/KitEasyFPGA_EP4CE6/Exemplos_Verilog/ExperimentCode_EasyFPGA/Proj20_PeripheralControl_13_IR/output_files/IR.map.smsg " "Generated suppressed messages file C:/FPGA/Repos_Github/KitEasyFPGA_EP4CE6/Exemplos_Verilog/ExperimentCode_EasyFPGA/Proj20_PeripheralControl_13_IR/output_files/IR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642391402986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642391403089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642391403089 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642391403115 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642391403115 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642391403115 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642391403115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642391403127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 17 00:50:03 2022 " "Processing ended: Mon Jan 17 00:50:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642391403127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642391403127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642391403127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642391403127 ""}
