![image](https://github.com/Pritanshu69/VHDL-lab/assets/116452282/d2da8e83-3dd3-4215-bf90-e00904f3c047)
