
---------- Begin Simulation Statistics ----------
final_tick                               533925583500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61515                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701396                       # Number of bytes of host memory used
host_op_rate                                    61719                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9957.78                       # Real time elapsed on the host
host_tick_rate                               53618959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612547622                       # Number of instructions simulated
sim_ops                                     614585200                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.533926                       # Number of seconds simulated
sim_ticks                                533925583500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.564070                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79455595                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90739952                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9171221                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122440268                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10821053                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11027975                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          206922                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156799042                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060425                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018202                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6005348                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143203688                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16406998                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058468                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       36954248                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580284325                       # Number of instructions committed
system.cpu0.commit.committedOps             581303804                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    976170518                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.595494                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.374202                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    700219915     71.73%     71.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    162985919     16.70%     88.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38853620      3.98%     92.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36769055      3.77%     96.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12243754      1.25%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4207416      0.43%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2351487      0.24%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2132354      0.22%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16406998      1.68%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    976170518                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887361                       # Number of function calls committed.
system.cpu0.commit.int_insts                561282368                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179949259                       # Number of loads committed
system.cpu0.commit.membars                    2037577                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037583      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322228719     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967453     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70915158     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581303804                       # Class of committed instruction
system.cpu0.commit.refs                     251882639                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580284325                       # Number of Instructions Simulated
system.cpu0.committedOps                    581303804                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.819040                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.819040                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            195755417                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3175743                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78290540                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             633329677                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               351488001                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                428711091                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6010164                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8726479                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3295418                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  156799042                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                104324319                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    631594578                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3002913                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          156                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     649454929                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           91                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18352104                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148546                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         344489185                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90276648                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.615270                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         985260091                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.660206                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.921785                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               532215106     54.02%     54.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               333355729     33.83%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                62006916      6.29%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44076802      4.47%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10476561      1.06%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1847888      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  259635      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     402      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021052      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           985260091                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       70300427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6132729                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147793098                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.579216                       # Inst execution rate
system.cpu0.iew.exec_refs                   269538392                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75133769                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              152167399                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194379031                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021073                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3512756                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76077495                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          618235714                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194404623                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4612350                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611397931                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                978842                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4306723                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6010164                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6422999                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       113849                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9627428                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        57646                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5486                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2447111                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14429772                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4144115                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5486                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       884862                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5247867                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                277205017                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605147845                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836532                       # average fanout of values written-back
system.cpu0.iew.wb_producers                231890738                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.573295                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605237420                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               746216266                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386838935                       # number of integer regfile writes
system.cpu0.ipc                              0.549740                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.549740                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038445      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337299318     54.76%     55.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213089      0.68%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018050      0.17%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196996317     31.98%     87.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74445011     12.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             616010281                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1455320                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002362                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 268372     18.44%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    13      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1008054     69.27%     87.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               178877     12.29%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615427101                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2218843237                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605147794                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        655172050                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615176909                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                616010281                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058805                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       36931907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           107370                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           337                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13216299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    985260091                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.625226                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.860340                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          557660868     56.60%     56.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287179809     29.15%     85.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101384107     10.29%     96.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32456903      3.29%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5236921      0.53%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             627572      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             500638      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             104007      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             109266      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      985260091                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.583586                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10260742                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2645907                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194379031                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76077495                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    876                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1055560518                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12291142                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              166121836                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370569501                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6998340                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               358242426                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9437272                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                18339                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            769139744                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             629180843                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404192717                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                424629822                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13728390                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6010164                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30167982                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33623212                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       769139700                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         87861                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2777                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14708264                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2762                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1578010652                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1245616508                       # The number of ROB writes
system.cpu0.timesIdled                       10848232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  843                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.688042                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4515886                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5091877                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           812637                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7756635                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            265295                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         399405                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          134110                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8732643                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3189                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           481566                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095510                       # Number of branches committed
system.cpu1.commit.bw_lim_events               776206                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054430                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4068430                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263297                       # Number of instructions committed
system.cpu1.commit.committedOps              33281396                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    197401258                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168598                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.811550                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    183459385     92.94%     92.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7057303      3.58%     96.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2375660      1.20%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2061468      1.04%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       440947      0.22%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       177348      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       942394      0.48%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       110547      0.06%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       776206      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    197401258                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320834                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31048155                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248644                       # Number of loads committed
system.cpu1.commit.membars                    2035971                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035971      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082789     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266570     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895928      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281396                       # Class of committed instruction
system.cpu1.commit.refs                      12162510                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263297                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281396                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.154064                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.154064                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            176605136                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               334568                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4328272                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39642835                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6092925                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12909782                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                481760                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               629566                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2141721                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8732643                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6391829                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    190650453                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               121919                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40595780                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1625662                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.043982                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6768039                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4781181                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.204461                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         198231324                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.209928                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.641591                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               172899346     87.22%     87.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                15078635      7.61%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5744311      2.90%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3386281      1.71%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  856707      0.43%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  135240      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  130575      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     215      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198231324                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         319055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              507757                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7657186                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.180537                       # Inst execution rate
system.cpu1.iew.exec_refs                    12976512                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946334                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              150646483                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10045399                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018563                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           801404                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2987621                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37344043                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10030178                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           610436                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35845707                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                751063                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1777212                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                481760                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3703945                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        31031                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          172552                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5958                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          519                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       796755                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        73755                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           154                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89909                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        417848                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21050708                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35521750                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852195                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17939309                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.178905                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35531171                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44101462                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24102246                       # number of integer regfile writes
system.cpu1.ipc                              0.162494                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162494                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036071      5.58%      5.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21363135     58.60%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11119720     30.50%     94.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1937075      5.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36456143                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1155051                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031683                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 215772     18.68%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                821751     71.14%     89.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               117524     10.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35575107                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         272388057                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35521738                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41406787                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34289429                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36456143                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054614                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4062646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            89424                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           184                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1849275                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    198231324                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.183907                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.632686                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          175496540     88.53%     88.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15381832      7.76%     96.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3971016      2.00%     98.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1446924      0.73%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1371645      0.69%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             212973      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             258622      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              45846      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              45926      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198231324                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.183612                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6184171                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          538908                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10045399                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2987621                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       198550379                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   869281424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              161386363                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413090                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6697751                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7234252                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1604238                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7093                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48266074                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39095555                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26914430                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13246942                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7131783                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                481760                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15856388                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4501340                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48266062                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25619                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               611                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13624868                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           611                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   233974644                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75531283                       # The number of ROB writes
system.cpu1.timesIdled                           5019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3686307                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               563710                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4512361                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              21706                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1104261                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4934507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9846604                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       179935                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        34573                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25072179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2222489                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50118779                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2257062                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3510336                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1559779                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3352177                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              322                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            250                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1423252                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1423247                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3510336                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           486                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14780185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14780185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    415575168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               415575168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              521                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4934646                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4934646    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4934646                       # Request fanout histogram
system.membus.respLayer1.occupancy        25584982719                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17061290354                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   533925583500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   533925583500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1229114700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1301293222.271387                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     14016000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3375438000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   527780010000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6145573500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     89969103                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        89969103                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     89969103                       # number of overall hits
system.cpu0.icache.overall_hits::total       89969103                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14355216                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14355216                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14355216                       # number of overall misses
system.cpu0.icache.overall_misses::total     14355216                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 183244694995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 183244694995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 183244694995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 183244694995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    104324319                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    104324319                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    104324319                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    104324319                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137602                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137602                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137602                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137602                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12765.025270                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12765.025270                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12765.025270                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12765.025270                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2706                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.630769                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12841152                       # number of writebacks
system.cpu0.icache.writebacks::total         12841152                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1514031                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1514031                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1514031                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1514031                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12841185                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12841185                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12841185                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12841185                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157680387495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157680387495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157680387495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157680387495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.123089                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.123089                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.123089                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.123089                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12279.270760                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12279.270760                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12279.270760                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12279.270760                       # average overall mshr miss latency
system.cpu0.icache.replacements              12841152                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     89969103                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       89969103                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14355216                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14355216                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 183244694995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 183244694995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    104324319                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    104324319                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137602                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137602                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12765.025270                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12765.025270                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1514031                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1514031                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12841185                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12841185                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157680387495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157680387495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.123089                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.123089                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12279.270760                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12279.270760                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999900                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102808821                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12841152                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.006199                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999900                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        221489822                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       221489822                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    236467397                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       236467397                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    236467397                       # number of overall hits
system.cpu0.dcache.overall_hits::total      236467397                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16236295                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16236295                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16236295                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16236295                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 601725267936                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 601725267936                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 601725267936                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 601725267936                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252703692                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252703692                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252703692                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252703692                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.064250                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.064250                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.064250                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.064250                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 37060.503516                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37060.503516                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 37060.503516                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37060.503516                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6256777                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       380436                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           124867                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4152                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.107530                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.627168                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11167153                       # number of writebacks
system.cpu0.dcache.writebacks::total         11167153                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5462135                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5462135                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5462135                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5462135                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10774160                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10774160                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10774160                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10774160                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 241161173066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 241161173066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 241161173066                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 241161173066                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042636                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042636                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042636                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042636                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22383.292346                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22383.292346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22383.292346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22383.292346                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11167153                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    169291772                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      169291772                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12498583                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12498583                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 377001908000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 377001908000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    181790355                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    181790355                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068753                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068753                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30163.571983                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30163.571983                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3097356                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3097356                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9401227                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9401227                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 177649648500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 177649648500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051715                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051715                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18896.432189                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18896.432189                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67175625                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67175625                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3737712                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3737712                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 224723359936                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 224723359936                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70913337                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70913337                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052708                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052708                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60123.241153                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60123.241153                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2364779                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2364779                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1372933                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1372933                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  63511524566                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  63511524566                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019361                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019361                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46259.740691                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46259.740691                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1160                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1160                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          739                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          739                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6252000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6252000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.389152                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.389152                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8460.081191                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8460.081191                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       990500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       990500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006846                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006846                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 76192.307692                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76192.307692                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1702                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1702                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       644000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       644000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074497                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074497                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4700.729927                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4700.729927                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       507000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       507000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074497                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074497                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3700.729927                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3700.729927                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612227                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612227                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405975                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405975                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31596767000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31596767000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398718                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398718                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77829.341708                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77829.341708                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405975                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405975                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31190792000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31190792000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398718                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398718                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76829.341708                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76829.341708                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.965000                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          248262741                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11179914                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.206140                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.965000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998906                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998906                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518631210                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518631210                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12805589                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9905579                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3492                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              124659                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22839319                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12805589                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9905579                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3492                       # number of overall hits
system.l2.overall_hits::.cpu1.data             124659                       # number of overall hits
system.l2.overall_hits::total                22839319                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             35594                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1260100                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2303                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            907002                       # number of demand (read+write) misses
system.l2.demand_misses::total                2204999                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            35594                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1260100                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2303                       # number of overall misses
system.l2.overall_misses::.cpu1.data           907002                       # number of overall misses
system.l2.overall_misses::total               2204999                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3062079494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 130889919434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    222455995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  92878970734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     227053425657                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3062079494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 130889919434                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    222455995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  92878970734                       # number of overall miss cycles
system.l2.overall_miss_latency::total    227053425657                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12841183                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11165679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5795                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031661                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25044318                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12841183                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11165679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5795                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031661                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25044318                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.112855                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.397412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879167                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088044                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.112855                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.397412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879167                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088044                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86027.968028                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103872.644579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96594.005645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102402.167508                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102972.121827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86027.968028                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103872.644579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96594.005645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102402.167508                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102972.121827                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             146304                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5177                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.260382                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2669046                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1559779                       # number of writebacks
system.l2.writebacks::total                   1559779                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          48584                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3253                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               51907                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         48584                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3253                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              51907                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        35572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1211516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       903749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2153092                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1211516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       903749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2811983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4965075                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2705007995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 115385740042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    197389995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83619776749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 201907914781                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2705007995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 115385740042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    197389995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83619776749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 268807827493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 470715742274                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.108504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.389129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.876014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085971                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.108504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.389129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.876014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.198252                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76043.179889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95240.789261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87534.365854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92525.443181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93775.795359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76043.179889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95240.789261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87534.365854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92525.443181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95593.688686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94805.363922                       # average overall mshr miss latency
system.l2.replacements                        7115906                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2665001                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2665001                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2665001                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2665001                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22300268                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22300268                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22300268                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22300268                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2811983                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2811983                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 268807827493                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 268807827493                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95593.688686                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95593.688686                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.955556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         6500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4895.348837                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       458500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       398500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       857000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.955556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19934.782609                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19925                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19930.232558                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       158000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       217500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19772.727273                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           973868                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            75079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1048947                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         791101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         659447                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1450548                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80845661228                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66008300454                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  146853961682                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1764969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2499495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.448224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.897786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.580336                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102193.855434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100096.445134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101240.332400                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        25329                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2316                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27645                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       765772                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       657131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1422903                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71227177290                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59266548962                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 130493726252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.433873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.894633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.569276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93013.556633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90189.854020                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91709.502511                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12805589                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12809081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        35594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2303                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3062079494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    222455995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3284535489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12841183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5795                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12846978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.397412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002950                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86027.968028                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96594.005645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86670.065942                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35572                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2255                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2705007995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    197389995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2902397990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.389129                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76043.179889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87534.365854                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76728.209744                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      8931711                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        49580                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8981291                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       468999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       247555                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          716554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50044258206                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26870670280                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  76914928486                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9400710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9697845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.833140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073888                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106704.402794                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108544.243825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107340.030878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        23255                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          937                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        24192                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       445744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       246618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       692362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  44158562752                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24353227787                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  68511790539                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.047416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.829986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99067.094009                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98748.784708                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98953.712854                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           55                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                62                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          575                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             591                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6755496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        91998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6847494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          630                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           653                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.912698                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.695652                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.905054                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11748.688696                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5749.875000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11586.284264                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          106                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          472                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          485                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9351489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       265996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9617485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.749206                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.565217                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.742726                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19812.476695                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20461.230769                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19829.865979                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999812                       # Cycle average of tags in use
system.l2.tags.total_refs                    52737185                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7116073                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.410996                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.210935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.550840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.309367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.255798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.652465                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.534546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.192334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.035247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.197695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 407198513                       # Number of tag accesses
system.l2.tags.data_accesses                407198513                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2276544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      77565696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        144320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57842688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    177920064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          315749312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2276544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       144320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2420864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     99825856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        99825856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1211964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         903792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2780001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4933583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1559779                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1559779                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4263785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        145274357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           270300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        108334738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    333230078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             591373258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4263785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       270300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4534085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186965860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186965860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186965860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4263785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       145274357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          270300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       108334738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    333230078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            778339118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1546731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1188987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    889133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2776263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005132934752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94509                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94510                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8917281                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1455978                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4933583                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1559779                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4933583                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1559779                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  41374                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13048                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            223203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            219273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            254520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            948577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            276936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            313459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            327759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            314580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            288395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            270867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           282747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           240242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           241103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           230520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           228340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           231688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            129451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            153716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            154080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           103799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            69949                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 201622552169                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24461045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            293351470919                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41212.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59962.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3673694                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  969343                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4933583                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1559779                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1250977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  767713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  353110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  289487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  252885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  222103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  207215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  196683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  183980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  174307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 188055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 295907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 178796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 116897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  93273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  66498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  38697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  14072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  96310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  96453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  96839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  97055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  97395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 101039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  96630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  94754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1795875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.463846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.914491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.338083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1026528     57.16%     57.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       358722     19.97%     77.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        85886      4.78%     81.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45693      2.54%     84.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32914      1.83%     86.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27671      1.54%     87.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26233      1.46%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        28741      1.60%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       163487      9.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1795875                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.763930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    319.155862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94505     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94510                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.340967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.942668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80068     84.72%     84.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1599      1.69%     86.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8000      8.46%     94.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3214      3.40%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1113      1.18%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              318      0.34%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              143      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               34      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94509                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              313101376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2647936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98989632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               315749312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             99825856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       586.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    591.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  533925565500                       # Total gap between requests
system.mem_ctrls.avgGap                      82226.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2276544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     76095168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       144320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56904512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    177680832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98989632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4263785.198447978124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 142520175.754043072462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 270299.840389648627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 106577608.862602859735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 332782015.866823554039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185399679.391837954521                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35571                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1211964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       903792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2780001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1559779                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1233094474                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  65241704287                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    102976635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46246589972                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 180527105551                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12792423475245                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34665.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53831.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45665.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51169.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64937.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8201433.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6239810220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3316515015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14379260280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3822010920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42147094080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     111351791970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     111257494080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       292513976565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.855330                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 287849647992                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17828720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 228247215508                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6582808680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3498823020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20551111980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4251799620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42147094080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     179528154180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      53845820640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       310405612200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.364935                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 137745844127                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17828720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 378351019373                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5296498390.243902                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25004572345.040558                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     96.34%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        90000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 197165145000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99612715500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 434312868000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6385463                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6385463                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6385463                       # number of overall hits
system.cpu1.icache.overall_hits::total        6385463                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6366                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6366                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6366                       # number of overall misses
system.cpu1.icache.overall_misses::total         6366                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    297714500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    297714500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    297714500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    297714500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6391829                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6391829                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6391829                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6391829                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000996                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000996                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000996                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000996                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 46766.336789                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46766.336789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 46766.336789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46766.336789                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           61                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    30.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5763                       # number of writebacks
system.cpu1.icache.writebacks::total             5763                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          571                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          571                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          571                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          571                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5795                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5795                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5795                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5795                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    271009000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    271009000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    271009000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    271009000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000907                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000907                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000907                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000907                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 46766.005177                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46766.005177                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 46766.005177                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46766.005177                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5763                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6385463                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6385463                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6366                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6366                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    297714500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    297714500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6391829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6391829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000996                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000996                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 46766.336789                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46766.336789                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          571                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          571                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5795                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5795                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    271009000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    271009000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000907                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000907                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 46766.005177                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46766.005177                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979674                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6268840                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5763                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1087.773729                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        337640500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979674                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999365                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999365                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12789453                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12789453                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9027227                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9027227                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9027227                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9027227                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2589004                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2589004                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2589004                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2589004                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 254911255637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 254911255637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 254911255637                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 254911255637                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11616231                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11616231                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11616231                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11616231                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222878                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222878                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222878                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222878                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98459.197296                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98459.197296                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98459.197296                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98459.197296                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1708157                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       155729                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            31237                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1938                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.683772                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.355521                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1030928                       # number of writebacks
system.cpu1.dcache.writebacks::total          1030928                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1970348                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1970348                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1970348                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1970348                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618656                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618656                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61497586870                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61497586870                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61497586870                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61497586870                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053258                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053258                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053258                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053258                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99405.140935                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99405.140935                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99405.140935                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99405.140935                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1030928                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8162830                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8162830                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1557894                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1557894                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 127222471500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 127222471500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9720724                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9720724                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160265                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160265                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81663.111547                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81663.111547                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1260547                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1260547                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297347                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297347                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28031795500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28031795500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94273.005949                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94273.005949                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       864397                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        864397                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1031110                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1031110                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 127688784137                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 127688784137                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895507                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895507                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.543976                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.543976                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123836.238750                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123836.238750                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       709801                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       709801                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321309                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321309                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33465791370                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33465791370                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169511                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169511                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104154.540863                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104154.540863                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5601500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5601500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.314655                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.314655                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38366.438356                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38366.438356                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2376000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2376000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099138                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099138                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 51652.173913                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51652.173913                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       685500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       685500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.267442                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.267442                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5960.869565                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5960.869565                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       571500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       571500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.267442                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.267442                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4969.565217                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4969.565217                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592024                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592024                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425902                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425902                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35174994000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35174994000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418402                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418402                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82589.407892                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82589.407892                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425902                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425902                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34749092000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34749092000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418402                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418402                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81589.407892                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81589.407892                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.900236                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10662669                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044459                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.208796                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        337652000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.900236                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.903132                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903132                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26314588                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26314588                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 533925583500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22545602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4224780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22379978                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5556127                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5203970                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             322                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           251                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            573                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2525155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2525155                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12846980                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9698623                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          653                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          653                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38523519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33513769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3107352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75161993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1643669376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1429300864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       739712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132005120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3205715072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12346835                       # Total snoops (count)
system.tol2bus.snoopTraffic                 101518208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37392787                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066799                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.253352                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34929562     93.41%     93.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2428645      6.49%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34573      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37392787                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50105245740                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16771513887                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19282413642                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567186272                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8722939                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               604320127000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 301586                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706296                       # Number of bytes of host memory used
host_op_rate                                   302534                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2378.01                       # Real time elapsed on the host
host_tick_rate                               29602260                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717174641                       # Number of instructions simulated
sim_ops                                     719429194                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.070395                       # Number of seconds simulated
sim_ticks                                 70394543500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.655121                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14619725                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15125660                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2578154                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26412232                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33412                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          50823                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17411                       # Number of indirect misses.
system.cpu0.branchPred.lookups               28224528                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11430                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5088                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2188382                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11626406                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2690070                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252542                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45679902                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53254461                       # Number of instructions committed
system.cpu0.commit.committedOps              53376254                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    118247326                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.451395                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.440811                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     98209814     83.05%     83.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11118885      9.40%     92.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2801003      2.37%     94.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1469328      1.24%     96.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       670081      0.57%     96.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       316351      0.27%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       337818      0.29%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       633976      0.54%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2690070      2.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    118247326                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69896                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52525136                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13284168                       # Number of loads committed
system.cpu0.commit.membars                     183593                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184277      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38130264     71.44%     71.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6736      0.01%     71.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13288682     24.90%     96.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1761151      3.30%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53376254                       # Class of committed instruction
system.cpu0.commit.refs                      15050716                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53254461                       # Number of Instructions Simulated
system.cpu0.committedOps                     53376254                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.581074                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.581074                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             53885788                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               392482                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12781671                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             109673021                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12533642                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55374390                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2190151                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1191781                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1981155                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   28224528                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7142767                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    112770730                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               132291                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          586                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     124158935                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5159846                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.205338                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10613825                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14653137                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.903278                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         125965126                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.990165                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.050586                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                50987613     40.48%     40.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39827862     31.62%     72.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23116028     18.35%     90.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10758030      8.54%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  437806      0.35%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  559413      0.44%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  178229      0.14%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26586      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   73559      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           125965126                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2798                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2046                       # number of floating regfile writes
system.cpu0.idleCycles                       11488560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2446888                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18366409                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.628341                       # Inst execution rate
system.cpu0.iew.exec_refs                    24624181                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1938921                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               18556316                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24580431                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            113190                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1119230                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2184828                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98979942                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22685260                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2596339                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86367733                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                123319                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5431662                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2190151                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5670484                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       156475                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           25936                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          277                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          258                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11296263                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       418280                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           258                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       885824                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1561064                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 60891268                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82576863                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819464                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 49898192                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.600761                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83187032                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110821989                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62815963                       # number of integer regfile writes
system.cpu0.ipc                              0.387436                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.387436                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           185830      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             63079346     70.90%     71.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6971      0.01%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1951      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1372      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               313      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23732817     26.68%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1953870      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            589      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           313      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88964072                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3350                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6653                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3274                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3366                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     505876                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005686                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 317891     62.84%     62.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    11      0.00%     62.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     45      0.01%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                171831     33.97%     96.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16035      3.17%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               45      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              89280768                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         304517657                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82573589                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        144580516                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  98617634                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88964072                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             362308                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45603690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           125164                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        109766                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19545953                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    125965126                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.706260                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.175161                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           78451745     62.28%     62.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25098872     19.93%     82.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11696257      9.29%     91.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5572901      4.42%     95.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3367024      2.67%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             853743      0.68%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             526614      0.42%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             326272      0.26%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              71698      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      125965126                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.647229                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           264515                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           17749                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24580431                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2184828                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5089                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       137453686                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3335418                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31635294                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39903070                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                615536                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15126824                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13977763                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               409298                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            136555112                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             105222763                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           79147002                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 54218316                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                622239                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2190151                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15851572                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39243936                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2834                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       136552278                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6942969                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            105879                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4500263                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        105893                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   214594965                       # The number of ROB reads
system.cpu0.rob.rob_writes                  205844817                       # The number of ROB writes
system.cpu0.timesIdled                         113367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1549                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.727500                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14535430                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15027195                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2566709                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25970603                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15798                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18856                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3058                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27676696                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1399                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4430                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2190665                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11261097                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2446663                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46509731                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51372558                       # Number of instructions committed
system.cpu1.commit.committedOps              51467740                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112981518                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.455541                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.425459                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     93010055     82.32%     82.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11314549     10.01%     92.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2820674      2.50%     94.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1441037      1.28%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       671324      0.59%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       336885      0.30%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       336610      0.30%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       603721      0.53%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2446663      2.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112981518                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23363                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50672796                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12793581                       # Number of loads committed
system.cpu1.commit.membars                     143742                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143742      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37104653     72.09%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12798011     24.87%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1420703      2.76%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51467740                       # Class of committed instruction
system.cpu1.commit.refs                      14218714                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51372558                       # Number of Instructions Simulated
system.cpu1.committedOps                     51467740                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.397581                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.397581                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             50485661                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               378236                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12784352                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             108701430                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10655393                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 55513063                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2191513                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1179861                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1943296                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27676696                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7033943                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109726286                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               102447                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     122979222                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5135114                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.224703                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8495083                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14551228                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.998452                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         120788926                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.021163                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.037395                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                46163958     38.22%     38.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39852353     32.99%     71.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22964044     19.01%     90.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10687182      8.85%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  402457      0.33%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  544990      0.45%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  101827      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19409      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   52706      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           120788926                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2380967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2455383                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18055626                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.689388                       # Inst execution rate
system.cpu1.iew.exec_refs                    23796366                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1617472                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               18914513                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             24097020                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             78160                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1108983                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1975993                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           97910463                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             22178894                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2614310                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84911828                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                127438                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4411540                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2191513                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4651717                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       133794                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           17883                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11303439                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       550860                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            63                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       909652                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1545731                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59589927                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81174484                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819194                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48815684                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.659045                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81835538                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               108866559                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62098095                       # number of integer regfile writes
system.cpu1.ipc                              0.417087                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.417087                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144538      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62547953     71.46%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 311      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            23212234     26.52%     98.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1620748      1.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              87526138                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     447945                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005118                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 304892     68.06%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                141263     31.54%     99.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1790      0.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              87829545                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         296421592                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81174484                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        144353247                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97650845                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 87526138                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             259618                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       46442723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           132445                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         62496                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20148459                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    120788926                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.724621                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.174411                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           73949084     61.22%     61.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24430932     20.23%     81.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11883015      9.84%     91.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5596062      4.63%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3339586      2.76%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             774011      0.64%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             464670      0.38%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             287957      0.24%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              63609      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      120788926                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.710613                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           235749                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           15509                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            24097020                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1975993                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    796                       # number of misc regfile reads
system.cpu1.numCycles                       123169893                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17530368                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               31182003                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38703706                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                624965                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13238582                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13381847                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               407067                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            135389428                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             104221875                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           78710177                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54325867                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                166242                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2191513                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14764494                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                40006471                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       135389428                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5086467                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             73145                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4307261                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         73119                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   208508608                       # The number of ROB reads
system.cpu1.rob.rob_writes                  203776192                       # The number of ROB writes
system.cpu1.timesIdled                          22622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1762058                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               668256                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2939438                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              11845                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                543894                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3102880                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6099568                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       290481                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        74748                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2707354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1884764                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5415830                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1959512                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2968702                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       368861                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2628345                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22831                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10202                       # Transaction distribution
system.membus.trans_dist::ReadExReq            100456                       # Transaction distribution
system.membus.trans_dist::ReadExResp           100342                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2968702                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           164                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9168612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9168612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    220026368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               220026368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29950                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3102355                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3102355    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3102355                       # Request fanout histogram
system.membus.respLayer1.occupancy        15958627066                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8172287971                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    70394543500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    70394543500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                258                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12928476.744186                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   24720978.284273                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          129    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        54500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     78926000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    68726770000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1667773500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7027066                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7027066                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7027066                       # number of overall hits
system.cpu0.icache.overall_hits::total        7027066                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       115699                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        115699                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       115699                       # number of overall misses
system.cpu0.icache.overall_misses::total       115699                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8670998992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8670998992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8670998992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8670998992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7142765                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7142765                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7142765                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7142765                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016198                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016198                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016198                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016198                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74944.459261                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74944.459261                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74944.459261                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74944.459261                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        24566                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              343                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.620991                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           50                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       107761                       # number of writebacks
system.cpu0.icache.writebacks::total           107761                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7934                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7934                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7934                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7934                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       107765                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       107765                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       107765                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       107765                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8080189492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8080189492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8080189492                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8080189492                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015087                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015087                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015087                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015087                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74979.719686                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74979.719686                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74979.719686                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74979.719686                       # average overall mshr miss latency
system.cpu0.icache.replacements                107761                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7027066                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7027066                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       115699                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       115699                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8670998992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8670998992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7142765                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7142765                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016198                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016198                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74944.459261                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74944.459261                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7934                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7934                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       107765                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       107765                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8080189492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8080189492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015087                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015087                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74979.719686                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74979.719686                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999993                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7136297                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           107797                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.201258                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999993                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14393295                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14393295                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17304937                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17304937                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17304937                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17304937                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6247032                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6247032                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6247032                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6247032                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 408445763204                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 408445763204                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 408445763204                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 408445763204                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23551969                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23551969                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23551969                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23551969                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.265245                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.265245                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.265245                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.265245                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65382.370893                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65382.370893                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65382.370893                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65382.370893                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7049004                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       422610                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           169544                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6455                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.576252                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.470178                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1321319                       # number of writebacks
system.cpu0.dcache.writebacks::total          1321319                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4896270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4896270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4896270                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4896270                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1350762                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1350762                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1350762                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1350762                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  94356762982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  94356762982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  94356762982                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  94356762982                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057352                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057352                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057352                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057352                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 69854.469538                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69854.469538                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 69854.469538                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69854.469538                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1321309                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16081032                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16081032                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5771104                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5771104                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 376739701000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 376739701000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21852136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21852136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.264098                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.264098                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65280.352078                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65280.352078                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4512709                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4512709                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1258395                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1258395                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  87956149000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  87956149000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057587                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057587                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69895.501015                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69895.501015                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1223905                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1223905                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       475928                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       475928                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31706062204                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31706062204                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1699833                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1699833                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.279985                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.279985                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66619.451270                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66619.451270                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       383561                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       383561                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92367                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92367                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6400613982                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6400613982                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054339                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054339                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69295.462470                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69295.462470                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60882                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60882                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1464                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1464                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     43555000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     43555000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023482                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023482                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29750.683060                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29750.683060                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1035                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1035                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          429                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          429                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4628000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4628000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006881                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006881                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10787.878788                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10787.878788                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55941                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55941                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5587                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5587                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     40204000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     40204000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61528                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61528                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090804                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090804                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7195.990693                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7195.990693                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5496                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5496                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     34742000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     34742000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089325                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089325                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6321.324600                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6321.324600                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       743500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       743500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       709500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       709500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2216                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2216                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2872                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2872                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    112346498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    112346498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5088                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5088                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.564465                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.564465                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 39117.861421                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 39117.861421                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2872                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2872                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    109474498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    109474498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.564465                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.564465                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 38117.861421                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 38117.861421                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.870444                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18785752                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1341884                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.999535                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.870444                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995951                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995951                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48703714                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48703714                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12712                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              359546                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3428                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              331505                       # number of demand (read+write) hits
system.l2.demand_hits::total                   707191                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12712                       # number of overall hits
system.l2.overall_hits::.cpu0.data             359546                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3428                       # number of overall hits
system.l2.overall_hits::.cpu1.data             331505                       # number of overall hits
system.l2.overall_hits::total                  707191                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95048                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            958401                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18529                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            886060                       # number of demand (read+write) misses
system.l2.demand_misses::total                1958038                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95048                       # number of overall misses
system.l2.overall_misses::.cpu0.data           958401                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18529                       # number of overall misses
system.l2.overall_misses::.cpu1.data           886060                       # number of overall misses
system.l2.overall_misses::total               1958038                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7767662980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  87546326749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1588063980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  81231642269                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     178133695978                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7767662980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  87546326749                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1588063980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  81231642269                       # number of overall miss cycles
system.l2.overall_miss_latency::total    178133695978                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          107760                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1317947                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           21957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1217565                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2665229                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         107760                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1317947                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          21957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1217565                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2665229                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.882034                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.727192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.843877                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.727731                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.734660                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.882034                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.727192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.843877                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.727731                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.734660                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81723.581559                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91346.238943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85706.944789                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91677.360753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90975.607204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81723.581559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91346.238943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85706.944789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91677.360753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90975.607204                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              74899                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2457                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.483923                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1054261                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              368859                       # number of writebacks
system.l2.writebacks::total                    368859                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            146                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          27571                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            294                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22336                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               50347                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           146                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         27571                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           294                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22336                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              50347                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       930830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       863724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1907691                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       930830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       863724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1191388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3099079                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6810361483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  76625321283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1391994484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71287128305                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 156114805555                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6810361483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  76625321283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1391994484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71287128305                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 101631622875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 257746428430                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.880679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.706273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.830487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.709386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.715770                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.880679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.706273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.830487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.709386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.162782                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71762.043824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82319.350776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76336.412613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82534.615577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81834.429976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71762.043824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82319.350776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76336.412613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82534.615577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85305.226236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83168.718329                       # average overall mshr miss latency
system.l2.replacements                        4918674                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       453213                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           453213                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       453215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       453215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1970874                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1970874                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1970881                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1970881                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1191388                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1191388                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 101631622875                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 101631622875                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85305.226236                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85305.226236                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1031                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1129                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2160                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1072                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1110                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2182                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2456500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1864999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4321499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2239                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4342                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.509748                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.495757                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.502533                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2291.511194                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1680.179279                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1980.521998                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1066                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1106                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2172                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     21485995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     22436495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     43922490                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.506895                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.493971                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500230                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20155.717636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20286.161844                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20222.140884                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           191                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           142                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                333                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          557                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          388                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              945                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3693500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1856000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5549500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          748                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          530                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1278                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.744652                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.732075                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.739437                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6631.059246                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4783.505155                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5872.486772                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          546                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          381                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          927                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11282000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7664000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18946000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.729947                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.718868                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.725352                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20663.003663                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20115.485564                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20437.971953                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            15084                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24219                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          63884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          44365                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108249                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6057402959                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4520564955                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10577967914                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        78968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.808986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.829252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.817171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94818.780274                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101894.848529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97718.851112                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6635                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1396                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             8031                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        57249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        42969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         100218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5059494465                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3992253962                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9051748427                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.724965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.803159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.756545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88376.992873                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92910.097093                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90320.585394                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12712                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18529                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           113577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7767662980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1588063980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9355726960                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       107760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        21957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         129717                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.882034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.843877                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.875575                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81723.581559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85706.944789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82373.429127                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          146                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          294                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           440                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94902                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18235                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       113137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6810361483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1391994484                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8202355967                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.880679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.830487                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71762.043824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76336.412613                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72499.323537                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       344462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       322370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            666832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       894517                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       841695                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1736212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  81488923790                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  76711077314                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 158200001104                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1238979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1164065                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2403044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.721979                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.723065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.722505                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91098.239374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91138.805997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91117.905592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        20936                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        20940                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        41876                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       873581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       820755                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  71565826818                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  67294874343                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 138860701161                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.705081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.705077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.705079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81922.371043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 81991.427823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81955.822907                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          177                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               184                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          245                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           42                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             287                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6781499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       707000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7488499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          422                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           471                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.580569                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.609342                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27679.587755                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16833.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 26092.331010                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          116                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          123                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          129                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          164                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2503000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       685000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3188000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.305687                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.348195                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19403.100775                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19571.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19439.024390                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999834                       # Cycle average of tags in use
system.l2.tags.total_refs                     6204411                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4919045                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.261304                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.738159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.337107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.826895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.381251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.035891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.680532                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.433409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.122295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.109936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.307508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45682445                       # Number of tag accesses
system.l2.tags.data_accesses                 45682445                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6073792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      59588032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1167040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      55285568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     74304384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          196418816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6073792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1167040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7240832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23607104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23607104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         931063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         863837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1161006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3069044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       368861                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             368861                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         86282142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        846486518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         16578558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        785367235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1055541812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2790256265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     86282142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     16578558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        102860700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      335354174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            335354174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      335354174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        86282142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       846486518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        16578558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       785367235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1055541812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3125610439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    360035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    919444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    856255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1150380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000371820500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21876                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21875                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5500818                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             339901                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3069044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     368868                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3069044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   368868                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  29827                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8833                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            132432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            144407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            146728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            153328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            225044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            224775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            209647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            157995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            164959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            152151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           194990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           225740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           309075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           337616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           133180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           127150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15624                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  85159064666                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15196085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            142144383416                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28020.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46770.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2550427                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  324714                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3069044                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               368868                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  745170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  605409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  382342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  258264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  195299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  160600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  135220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  112812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   91390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   73097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  64769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  88155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  43170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  21385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  16051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       524106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    415.091604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   236.609754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.435420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160495     30.62%     30.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       114541     21.85%     52.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39077      7.46%     59.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26478      5.05%     64.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20847      3.98%     68.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16166      3.08%     72.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12301      2.35%     74.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10340      1.97%     76.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       123861     23.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       524106                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     138.934537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     94.858606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    154.242575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         19153     87.56%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         2311     10.56%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          208      0.95%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           98      0.45%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           40      0.18%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           33      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           15      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21875                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.458630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.425664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.101138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17849     81.59%     81.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              604      2.76%     84.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1937      8.85%     93.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              874      4.00%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              346      1.58%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              143      0.65%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               67      0.31%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.14%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21876                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              194509888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1908928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23042048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               196418816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23607552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2763.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       327.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2790.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    335.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   70394471000                       # Total gap between requests
system.mem_ctrls.avgGap                      20475.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6073792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58844416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1167040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54800320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     73624320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23042048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 86282142.024260729551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 835922971.785448074341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 16578557.683238616213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 778473973.625526785851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1045881063.210531353951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 327327188.363683342934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       931063                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18235                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       863837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1161006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       368868                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2886570388                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  38201795185                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    635844815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35619229882                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  64800943146                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1734927491399                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30416.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41030.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34869.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41233.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55814.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4703383.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2224395600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1182294300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11744307540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          956340540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5556960240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30919407750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        994108800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        53577814770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        761.107496                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2259697024                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2350660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  65784186476                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1517735520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            806695560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9955701840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          923057820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5556960240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29574485910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2126674560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        50461311450                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        716.835552                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5176552875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2350660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62867330625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1020                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17240414.872798                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22342119.564236                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    237256000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61584691500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8809852000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7010829                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7010829                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7010829                       # number of overall hits
system.cpu1.icache.overall_hits::total        7010829                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23114                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23114                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23114                       # number of overall misses
system.cpu1.icache.overall_misses::total        23114                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1759026500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1759026500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1759026500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1759026500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7033943                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7033943                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7033943                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7033943                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003286                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003286                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003286                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003286                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76102.210781                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76102.210781                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76102.210781                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76102.210781                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          390                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           78                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21957                       # number of writebacks
system.cpu1.icache.writebacks::total            21957                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1157                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1157                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1157                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1157                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        21957                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        21957                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        21957                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        21957                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1661909000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1661909000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1661909000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1661909000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003122                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003122                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003122                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003122                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75689.256274                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75689.256274                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75689.256274                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75689.256274                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21957                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7010829                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7010829                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23114                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23114                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1759026500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1759026500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7033943                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7033943                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003286                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003286                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76102.210781                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76102.210781                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1157                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1157                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        21957                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        21957                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1661909000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1661909000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003122                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003122                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75689.256274                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75689.256274                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7155204                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            21989                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           325.399245                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14089843                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14089843                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16936716                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16936716                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16936716                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16936716                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5892357                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5892357                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5892357                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5892357                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 392555216357                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 392555216357                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 392555216357                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 392555216357                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22829073                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22829073                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22829073                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22829073                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.258108                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.258108                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.258108                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.258108                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66621.084968                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66621.084968                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66621.084968                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66621.084968                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5598457                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       510649                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           140391                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7759                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    39.877606                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.813765                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1217295                       # number of writebacks
system.cpu1.dcache.writebacks::total          1217295                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4644282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4644282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4644282                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4644282                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1248075                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1248075                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1248075                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1248075                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  87474011832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  87474011832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  87474011832                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  87474011832                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054670                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054670                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054670                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054670                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70087.143667                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70087.143667                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70087.143667                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70087.143667                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1217284                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15867210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15867210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5589314                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5589314                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 371855242500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 371855242500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21456524                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21456524                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.260495                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.260495                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66529.674751                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66529.674751                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4407270                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4407270                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1182044                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1182044                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  82751522000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  82751522000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70007.141866                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70007.141866                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1069506                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1069506                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       303043                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       303043                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  20699973857                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  20699973857                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1372549                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1372549                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.220788                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.220788                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68307.051663                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68307.051663                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       237012                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       237012                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66031                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66031                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4722489832                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4722489832                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71519.283852                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71519.283852                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47456                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47456                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          917                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          917                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40413500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40413500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48373                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48373                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.018957                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018957                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44071.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44071.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          236                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          236                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          681                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          681                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22931000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22931000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014078                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014078                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33672.540382                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33672.540382                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42822                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42822                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5198                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5198                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     32971000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     32971000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        48020                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        48020                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.108247                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.108247                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6343.016545                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6343.016545                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5103                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5103                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     27889000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     27889000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.106268                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.106268                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5465.216539                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5465.216539                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       601000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       601000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       580000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       580000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1644                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1644                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2786                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2786                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    123926500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    123926500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4430                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4430                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.628894                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.628894                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 44481.873654                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 44481.873654                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2786                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2786                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    121140500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    121140500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.628894                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.628894                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 43481.873654                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 43481.873654                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.374234                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18289134                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1239591                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.754168                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.374234                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.980445                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980445                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         47099356                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        47099356                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  70394543500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2570965                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       822074                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2215098                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4549818                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2099731                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24912                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10544                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35456                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           55                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           55                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           139668                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          139668                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        129721                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2441243                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          471                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          471                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       323286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4002412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        65871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3694681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8086250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13793408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    168912640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2810496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    155830336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341346880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7093704                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26516416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9765486                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.241857                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.445725                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7478382     76.58%     76.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2212356     22.65%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  74748      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9765486                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5377637175                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2024025491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         161744306                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1870642666                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33102166                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
