// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C20F256C7 Package FBGA256
// 

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Template")
  (DATE "07/30/2012 12:27:11")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 11.1 Build 173 11/01/2011 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneii_pll")
    (INSTANCE \\inst4\|altpll_component\|pll\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2492:2492:2492) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (310:310:310))
        (PORT datab (526:526:526) (526:526:526))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|cuenta\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (325:325:325))
        (PORT datab (1644:1644:1644) (1644:1644:1644))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (1557:1557:1557) (1557:1557:1557))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (418:418:418) (418:418:418))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (535:535:535) (535:535:535))
        (PORT datad (895:895:895) (895:895:895))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (659:659:659))
        (PORT datab (390:390:390) (390:390:390))
        (PORT datad (599:599:599) (599:599:599))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (389:389:389))
        (PORT datab (539:539:539) (539:539:539))
        (PORT datad (1398:1398:1398) (1398:1398:1398))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|p0addr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (2217:2217:2217) (2217:2217:2217))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (408:408:408))
        (PORT datab (382:382:382) (382:382:382))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (385:385:385) (385:385:385))
        (IOPATH dataa combout (505:505:505) (505:505:505))
        (IOPATH datab combout (483:483:483) (483:483:483))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (407:407:407))
        (PORT datab (384:384:384) (384:384:384))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (385:385:385) (385:385:385))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (657:657:657))
        (PORT datab (311:311:311) (311:311:311))
        (PORT datad (391:391:391) (391:391:391))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (373:373:373))
        (PORT datac (842:842:842) (842:842:842))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT sdata (1744:1744:1744) (1744:1744:1744))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1869:1869:1869) (1869:1869:1869))
        (PORT datab (1552:1552:1552) (1552:1552:1552))
        (PORT datad (591:591:591) (591:591:591))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdempty_eq_comp_msb\|data_wire\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (894:894:894) (894:894:894))
        (PORT datad (378:378:378) (378:378:378))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (622:622:622))
        (PORT datab (362:362:362) (362:362:362))
        (PORT datac (321:321:321) (321:321:321))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (461:461:461) (461:461:461))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|addr_store_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT sdata (886:886:886) (886:886:886))
        (PORT ena (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1583:1583:1583) (1583:1583:1583))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1035:1035:1035) (1035:1035:1035))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1479:1479:1479) (1479:1479:1479))
        (PORT ena (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (1317:1317:1317) (1317:1317:1317))
        (PORT datac (316:316:316) (316:316:316))
        (PORT datad (327:327:327) (327:327:327))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (622:622:622))
        (PORT datab (940:940:940) (940:940:940))
        (PORT datac (1798:1798:1798) (1798:1798:1798))
        (PORT datad (1512:1512:1512) (1512:1512:1512))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (659:659:659))
        (PORT datab (634:634:634) (634:634:634))
        (PORT datac (925:925:925) (925:925:925))
        (PORT datad (923:923:923) (923:923:923))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (301:301:301))
        (PORT datac (1385:1385:1385) (1385:1385:1385))
        (PORT datad (286:286:286) (286:286:286))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\inst4\|altpll_component\|_clk0\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (929:929:929) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\inst4\|altpll_component\|_clk0\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~0_OTERM3_NEW_REG4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (800:800:800))
        (PORT datab (537:537:537) (537:537:537))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (458:458:458) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_E13\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1573:1573:1573))
        (PORT datac (6336:6336:6336) (6336:6336:6336))
        (PORT datad (825:825:825) (825:825:825))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (331:331:331))
        (PORT datac (794:794:794) (794:794:794))
        (PORT datad (1381:1381:1381) (1381:1381:1381))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (335:335:335))
        (IOPATH datab cout (495:495:495) (495:495:495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (335:335:335))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (324:324:324))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1577:1577:1577))
        (PORT datad (800:800:800) (800:800:800))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (322:322:322))
        (PORT datac (1399:1399:1399) (1399:1399:1399))
        (PORT datad (792:792:792) (792:792:792))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (792:792:792) (792:792:792))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (494:494:494))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (536:536:536))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[5\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (534:534:534) (534:534:534))
        (PORT datad (898:898:898) (898:898:898))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (310:310:310))
        (PORT datac (1385:1385:1385) (1385:1385:1385))
        (PORT datad (287:287:287) (287:287:287))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (806:806:806) (806:806:806))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1575:1575:1575))
        (PORT datad (793:793:793) (793:793:793))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (306:306:306))
        (PORT datac (1375:1375:1375) (1375:1375:1375))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (324:324:324))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (174:174:174) (174:174:174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (638:638:638))
        (PORT datac (303:303:303) (303:303:303))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (322:322:322))
        (PORT datac (1400:1400:1400) (1400:1400:1400))
        (PORT datad (294:294:294) (294:294:294))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (305:305:305))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (638:638:638))
        (PORT datac (313:313:313) (313:313:313))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (309:309:309))
        (PORT datac (305:305:305) (305:305:305))
        (PORT datad (1381:1381:1381) (1381:1381:1381))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux0\~3_RESYN62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (825:825:825))
        (PORT datab (554:554:554) (554:554:554))
        (PORT datac (1362:1362:1362) (1362:1362:1362))
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (450:450:450) (450:450:450))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux0\~3_RESYN60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (494:494:494))
        (PORT datab (828:828:828) (828:828:828))
        (PORT datac (812:812:812) (812:812:812))
        (PORT datad (528:528:528) (528:528:528))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (450:450:450) (450:450:450))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (558:558:558))
        (PORT datab (1363:1363:1363) (1363:1363:1363))
        (PORT datac (340:340:340) (340:340:340))
        (PORT datad (296:296:296) (296:296:296))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|clkSig\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1143:1143:1143))
        (PORT datac (572:572:572) (572:572:572))
        (PORT datad (379:379:379) (379:379:379))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (278:278:278) (278:278:278))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|clkSig\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1578:1578:1578))
        (PORT datac (6338:6338:6338) (6338:6338:6338))
        (PORT datad (318:318:318) (318:318:318))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|clkSig\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (321:321:321))
        (PORT datac (784:784:784) (784:784:784))
        (PORT datad (289:289:289) (289:289:289))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux0\~0_RESYN22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (324:324:324))
        (PORT datab (1496:1496:1496) (1496:1496:1496))
        (PORT datac (550:550:550) (550:550:550))
        (PORT datad (319:319:319) (319:319:319))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (551:551:551))
        (PORT datab (807:807:807) (807:807:807))
        (PORT datac (339:339:339) (339:339:339))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (652:652:652))
        (PORT datab (329:329:329) (329:329:329))
        (PORT datac (574:574:574) (574:574:574))
        (PORT datad (567:567:567) (567:567:567))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (579:579:579))
        (PORT datab (811:811:811) (811:811:811))
        (PORT datac (336:336:336) (336:336:336))
        (PORT datad (330:330:330) (330:330:330))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst5\|Mux1\~1_RESYN20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (PORT datac (305:305:305) (305:305:305))
        (PORT datad (313:313:313) (313:313:313))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (543:543:543))
        (PORT datac (340:340:340) (340:340:340))
        (PORT datad (326:326:326) (326:326:326))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (6091:6091:6091) (6091:6091:6091))
        (PORT datac (636:636:636) (636:636:636))
        (PORT datad (803:803:803) (803:803:803))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst5\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (549:549:549))
        (PORT datab (310:310:310) (310:310:310))
        (PORT datac (299:299:299) (299:299:299))
        (PORT datad (295:295:295) (295:295:295))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|EP\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (6090:6090:6090) (6090:6090:6090))
        (PORT datad (294:294:294) (294:294:294))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|EA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|cuenta\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1137:1137:1137))
        (PORT datab (820:820:820) (820:820:820))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (377:377:377) (377:377:377))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (800:800:800))
        (PORT datab (537:537:537) (537:537:537))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (800:800:800))
        (PORT datab (301:301:301) (301:301:301))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|LessThan0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (551:551:551))
        (PORT datab (539:539:539) (539:539:539))
        (PORT datac (813:813:813) (813:813:813))
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (648:648:648))
        (PORT datab (328:328:328) (328:328:328))
        (PORT datac (575:575:575) (575:575:575))
        (PORT datad (562:562:562) (562:562:562))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\inst2\|valClk\~1clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1427:1427:1427) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\inst2\|valClk\~1clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1577:1577:1577))
        (PORT datad (826:826:826) (826:826:826))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (312:312:312))
        (PORT datac (1375:1375:1375) (1375:1375:1375))
        (PORT datad (291:291:291) (291:291:291))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (843:843:843))
        (PORT datab (318:318:318) (318:318:318))
        (PORT datac (539:539:539) (539:539:539))
        (PORT datad (796:796:796) (796:796:796))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (805:805:805) (805:805:805))
        (PORT datad (1555:1555:1555) (1555:1555:1555))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (331:331:331))
        (PORT datac (1400:1400:1400) (1400:1400:1400))
        (PORT datad (788:788:788) (788:788:788))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|valClk\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (552:552:552))
        (PORT datab (533:533:533) (533:533:533))
        (PORT datac (334:334:334) (334:334:334))
        (PORT datad (331:331:331) (331:331:331))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst5\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (816:816:816))
        (PORT datac (796:796:796) (796:796:796))
        (PORT datad (795:795:795) (795:795:795))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst5\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (807:807:807))
        (PORT datab (823:823:823) (823:823:823))
        (PORT datac (807:807:807) (807:807:807))
        (PORT datad (288:288:288) (288:288:288))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdaclr\|dffe20a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[10\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (PORT datac (865:865:865) (865:865:865))
        (PORT datad (519:519:519) (519:519:519))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1681:1681:1681) (1681:1681:1681))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[11\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[11\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (861:861:861))
        (PORT datab (376:376:376) (376:376:376))
        (PORT datad (883:883:883) (883:883:883))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (319:319:319))
        (PORT datab (365:365:365) (365:365:365))
        (PORT datad (366:366:366) (366:366:366))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (376:376:376) (376:376:376))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1035:1035:1035) (1035:1035:1035))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (888:888:888))
        (PORT datab (912:912:912) (912:912:912))
        (PORT datac (858:858:858) (858:858:858))
        (PORT datad (901:901:901) (901:901:901))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (461:461:461) (461:461:461))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1578:1578:1578))
        (PORT datab (1306:1306:1306) (1306:1306:1306))
        (PORT datac (910:910:910) (910:910:910))
        (PORT datad (378:378:378) (378:378:378))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (869:869:869) (869:869:869))
        (PORT datad (901:901:901) (901:901:901))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1249:1249:1249))
        (PORT datab (380:380:380) (380:380:380))
        (PORT datac (1179:1179:1179) (1179:1179:1179))
        (PORT datad (932:932:932) (932:932:932))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1035:1035:1035) (1035:1035:1035))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (906:906:906))
        (PORT datab (383:383:383) (383:383:383))
        (PORT datad (866:866:866) (866:866:866))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1000:1000:1000))
        (PORT datab (900:900:900) (900:900:900))
        (PORT datac (972:972:972) (972:972:972))
        (PORT datad (925:925:925) (925:925:925))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH datab combout (422:422:422) (422:422:422))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (943:943:943))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (383:383:383) (383:383:383))
        (PORT datad (306:306:306) (306:306:306))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datab (487:487:487) (487:487:487))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (406:406:406))
        (PORT datab (379:379:379) (379:379:379))
        (PORT datad (844:844:844) (844:844:844))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1845:1845:1845) (1845:1845:1845))
        (PORT datab (1185:1185:1185) (1185:1185:1185))
        (PORT datac (1230:1230:1230) (1230:1230:1230))
        (PORT datad (1220:1220:1220) (1220:1220:1220))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (401:401:401))
        (PORT datad (379:379:379) (379:379:379))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (402:402:402))
        (PORT datab (368:368:368) (368:368:368))
        (PORT datad (379:379:379) (379:379:379))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1191:1191:1191))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (840:840:840))
        (PORT datab (839:839:839) (839:839:839))
        (PORT datac (1523:1523:1523) (1523:1523:1523))
        (PORT datad (834:834:834) (834:834:834))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1035:1035:1035) (1035:1035:1035))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datad (376:376:376) (376:376:376))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (631:631:631))
        (PORT datab (312:312:312) (312:312:312))
        (PORT datad (609:609:609) (609:609:609))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT sdata (1240:1240:1240) (1240:1240:1240))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (634:634:634))
        (PORT datab (310:310:310) (310:310:310))
        (PORT datad (607:607:607) (607:607:607))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (874:874:874))
        (PORT datab (589:589:589) (589:589:589))
        (PORT datad (524:524:524) (524:524:524))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (850:850:850) (850:850:850))
        (PORT datad (826:826:826) (826:826:826))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1035:1035:1035) (1035:1035:1035))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (363:363:363) (363:363:363))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (354:354:354) (354:354:354))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1035:1035:1035) (1035:1035:1035))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (376:376:376) (376:376:376))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1035:1035:1035) (1035:1035:1035))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1251:1251:1251))
        (PORT datab (1209:1209:1209) (1209:1209:1209))
        (PORT datad (1146:1146:1146) (1146:1146:1146))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|ram_address_b\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (862:862:862))
        (PORT datac (318:318:318) (318:318:318))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[2\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (923:923:923))
        (PORT datab (1183:1183:1183) (1183:1183:1183))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (635:635:635))
        (PORT datab (315:315:315) (315:315:315))
        (PORT datac (1262:1262:1262) (1262:1262:1262))
        (PORT datad (945:945:945) (945:945:945))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (289:289:289))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[7\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (648:648:648))
        (PORT datab (327:327:327) (327:327:327))
        (PORT datad (631:631:631) (631:631:631))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (649:649:649))
        (PORT datab (324:324:324) (324:324:324))
        (PORT datac (632:632:632) (632:632:632))
        (PORT datad (628:628:628) (628:628:628))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (646:646:646))
        (PORT datab (321:321:321) (321:321:321))
        (PORT datac (634:634:634) (634:634:634))
        (PORT datad (629:629:629) (629:629:629))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (477:477:477) (477:477:477))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[8\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (607:607:607) (607:607:607))
        (PORT datad (357:357:357) (357:357:357))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2199:2199:2199) (2199:2199:2199))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (373:373:373))
        (PORT datac (383:383:383) (383:383:383))
        (PORT datad (606:606:606) (606:606:606))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (320:320:320) (320:320:320))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[10\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1442:1442:1442))
        (PORT datab (374:374:374) (374:374:374))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (376:376:376) (376:376:376))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (324:324:324) (324:324:324))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~0_OTERM3_NEW_REG6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT sdata (2612:2612:2612) (2612:2612:2612))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (616:616:616))
        (PORT datad (560:560:560) (560:560:560))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (369:369:369))
        (PORT datac (610:610:610) (610:610:610))
        (PORT datad (536:536:536) (536:536:536))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT sdata (995:995:995) (995:995:995))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (626:626:626))
        (PORT datab (631:631:631) (631:631:631))
        (PORT datac (916:916:916) (916:916:916))
        (PORT datad (314:314:314) (314:314:314))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT sdata (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1248:1248:1248))
        (PORT datab (873:873:873) (873:873:873))
        (PORT datad (633:633:633) (633:633:633))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (317:317:317) (317:317:317))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datab (373:373:373) (373:373:373))
        (PORT datad (385:385:385) (385:385:385))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT sdata (1591:1591:1591) (1591:1591:1591))
        (PORT ena (1899:1899:1899) (1899:1899:1899))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT sdata (1036:1036:1036) (1036:1036:1036))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1233:1233:1233))
        (PORT datab (900:900:900) (900:900:900))
        (PORT datad (631:631:631) (631:631:631))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT sdata (1604:1604:1604) (1604:1604:1604))
        (PORT ena (1899:1899:1899) (1899:1899:1899))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1363:1363:1363))
        (PORT datab (2199:2199:2199) (2199:2199:2199))
        (PORT datac (609:609:609) (609:609:609))
        (PORT datad (627:627:627) (627:627:627))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (322:322:322))
        (PORT datab (366:366:366) (366:366:366))
        (PORT datad (365:365:365) (365:365:365))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT sdata (1902:1902:1902) (1902:1902:1902))
        (PORT ena (2644:2644:2644) (2644:2644:2644))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (933:933:933))
        (PORT datab (631:631:631) (631:631:631))
        (PORT datac (374:374:374) (374:374:374))
        (PORT datad (316:316:316) (316:316:316))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT sdata (959:959:959) (959:959:959))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1341:1341:1341))
        (PORT datab (611:611:611) (611:611:611))
        (PORT datac (375:375:375) (375:375:375))
        (PORT datad (618:618:618) (618:618:618))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1256:1256:1256))
        (PORT datab (304:304:304) (304:304:304))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (297:297:297) (297:297:297))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (656:656:656))
        (PORT datab (633:633:633) (633:633:633))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (1255:1255:1255) (1255:1255:1255))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (418:418:418) (418:418:418))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[3\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (408:408:408))
        (PORT datad (552:552:552) (552:552:552))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1483:1483:1483) (1483:1483:1483))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (PORT datab (378:378:378) (378:378:378))
        (PORT datad (550:550:550) (550:550:550))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1483:1483:1483) (1483:1483:1483))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (661:661:661))
        (PORT datab (636:636:636) (636:636:636))
        (PORT datac (375:375:375) (375:375:375))
        (PORT datad (1259:1259:1259) (1259:1259:1259))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (427:427:427) (427:427:427))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (514:514:514) (514:514:514))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1483:1483:1483) (1483:1483:1483))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (381:381:381) (381:381:381))
        (PORT datac (388:388:388) (388:388:388))
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (458:458:458) (458:458:458))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (570:570:570))
        (PORT datab (377:377:377) (377:377:377))
        (PORT datac (395:395:395) (395:395:395))
        (PORT datad (373:373:373) (373:373:373))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (287:287:287))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1483:1483:1483) (1483:1483:1483))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (405:405:405))
        (PORT datab (543:543:543) (543:543:543))
        (PORT datac (898:898:898) (898:898:898))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1191:1191:1191) (1191:1191:1191))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (406:406:406))
        (PORT datab (386:386:386) (386:386:386))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (384:384:384) (384:384:384))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1218:1218:1218) (1218:1218:1218))
        (PORT datad (883:883:883) (883:883:883))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (561:561:561))
        (PORT datab (1209:1209:1209) (1209:1209:1209))
        (PORT datac (1621:1621:1621) (1621:1621:1621))
        (PORT datad (614:614:614) (614:614:614))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (327:327:327) (327:327:327))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (395:395:395))
        (PORT datab (384:384:384) (384:384:384))
        (PORT datac (392:392:392) (392:392:392))
        (PORT datad (385:385:385) (385:385:385))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1185:1185:1185) (1185:1185:1185))
        (PORT datac (1241:1241:1241) (1241:1241:1241))
        (PORT datad (376:376:376) (376:376:376))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (910:910:910))
        (PORT datab (633:633:633) (633:633:633))
        (PORT datad (296:296:296) (296:296:296))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1859:1859:1859) (1859:1859:1859))
        (PORT datab (375:375:375) (375:375:375))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (286:286:286) (286:286:286))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (556:556:556))
        (PORT datab (293:293:293) (293:293:293))
        (PORT datac (304:304:304) (304:304:304))
        (PORT datad (296:296:296) (296:296:296))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ren\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (386:386:386))
        (PORT datab (369:369:369) (369:369:369))
        (PORT datac (1197:1197:1197) (1197:1197:1197))
        (PORT datad (6837:6837:6837) (6837:6837:6837))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1479:1479:1479) (1479:1479:1479))
        (PORT ena (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (881:881:881))
        (PORT datab (850:850:850) (850:850:850))
        (PORT datac (1680:1680:1680) (1680:1680:1680))
        (PORT datad (1473:1473:1473) (1473:1473:1473))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1479:1479:1479) (1479:1479:1479))
        (PORT ena (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (910:910:910))
        (PORT datab (538:538:538) (538:538:538))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (873:873:873))
        (PORT datab (629:629:629) (629:629:629))
        (PORT datac (1710:1710:1710) (1710:1710:1710))
        (PORT datad (898:898:898) (898:898:898))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1479:1479:1479) (1479:1479:1479))
        (PORT ena (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (379:379:379))
        (PORT datab (367:367:367) (367:367:367))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (351:351:351) (351:351:351))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1479:1479:1479) (1479:1479:1479))
        (PORT ena (2276:2276:2276) (2276:2276:2276))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (598:598:598) (598:598:598))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1483:1483:1483) (1483:1483:1483))
        (PORT ena (1953:1953:1953) (1953:1953:1953))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (PORT sdata (1392:1392:1392) (1392:1392:1392))
        (PORT ena (1584:1584:1584) (1584:1584:1584))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1241:1241:1241))
        (PORT datab (360:360:360) (360:360:360))
        (PORT datad (599:599:599) (599:599:599))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1483:1483:1483) (1483:1483:1483))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (PORT sdata (2427:2427:2427) (2427:2427:2427))
        (PORT ena (1584:1584:1584) (1584:1584:1584))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (999:999:999))
        (PORT datab (904:904:904) (904:904:904))
        (PORT datad (370:370:370) (370:370:370))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (PORT sdata (1391:1391:1391) (1391:1391:1391))
        (PORT ena (1584:1584:1584) (1584:1584:1584))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (945:945:945))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (385:385:385) (385:385:385))
        (PORT datad (303:303:303) (303:303:303))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH datab combout (422:422:422) (422:422:422))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (514:514:514) (514:514:514))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (PORT sdata (1382:1382:1382) (1382:1382:1382))
        (PORT ena (1584:1584:1584) (1584:1584:1584))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (PORT sdata (1970:1970:1970) (1970:1970:1970))
        (PORT ena (1584:1584:1584) (1584:1584:1584))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (944:944:944))
        (PORT datab (1223:1223:1223) (1223:1223:1223))
        (PORT datad (888:888:888) (888:888:888))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (948:948:948))
        (PORT datab (609:609:609) (609:609:609))
        (PORT datac (601:601:601) (601:601:601))
        (PORT datad (790:790:790) (790:790:790))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (PORT sdata (1695:1695:1695) (1695:1695:1695))
        (PORT ena (1584:1584:1584) (1584:1584:1584))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (PORT sdata (1392:1392:1392) (1392:1392:1392))
        (PORT ena (1584:1584:1584) (1584:1584:1584))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (933:933:933))
        (PORT datab (633:633:633) (633:633:633))
        (PORT datad (592:592:592) (592:592:592))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1237:1237:1237))
        (PORT datab (902:902:902) (902:902:902))
        (PORT datad (593:593:593) (593:593:593))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (386:386:386))
        (PORT datab (883:883:883) (883:883:883))
        (PORT datad (632:632:632) (632:632:632))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1685:1685:1685) (1685:1685:1685))
        (PORT datab (1682:1682:1682) (1682:1682:1682))
        (PORT datad (380:380:380) (380:380:380))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (943:943:943))
        (PORT datab (976:976:976) (976:976:976))
        (PORT datad (290:290:290) (290:290:290))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (483:483:483) (483:483:483))
        (PORT datad (289:289:289) (289:289:289))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (312:312:312))
        (PORT datab (306:306:306) (306:306:306))
        (PORT datac (296:296:296) (296:296:296))
        (PORT datad (298:298:298) (298:298:298))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (637:637:637))
        (PORT datab (1304:1304:1304) (1304:1304:1304))
        (PORT datac (909:909:909) (909:909:909))
        (PORT datad (378:378:378) (378:378:378))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (477:477:477) (477:477:477))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (925:925:925))
        (PORT datab (1181:1181:1181) (1181:1181:1181))
        (PORT datad (632:632:632) (632:632:632))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (635:635:635))
        (PORT datab (315:315:315) (315:315:315))
        (PORT datac (1262:1262:1262) (1262:1262:1262))
        (PORT datad (945:945:945) (945:945:945))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[6\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (648:648:648))
        (PORT datad (321:321:321) (321:321:321))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1625:1625:1625))
        (PORT datab (1673:1673:1673) (1673:1673:1673))
        (PORT datac (1609:1609:1609) (1609:1609:1609))
        (PORT datad (892:892:892) (892:892:892))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1035:1035:1035) (1035:1035:1035))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|ram_address_a\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1396:1396:1396) (1396:1396:1396))
        (PORT datad (538:538:538) (538:538:538))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1035:1035:1035) (1035:1035:1035))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (921:921:921))
        (PORT datab (948:948:948) (948:948:948))
        (PORT datac (1261:1261:1261) (1261:1261:1261))
        (PORT datad (910:910:910) (910:910:910))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1583:1583:1583) (1583:1583:1583))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (909:909:909))
        (PORT datab (354:354:354) (354:354:354))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (890:890:890) (890:890:890))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|parity11\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1035:1035:1035) (1035:1035:1035))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1182:1182:1182))
        (PORT datab (1103:1103:1103) (1103:1103:1103))
        (PORT datad (1182:1182:1182) (1182:1182:1182))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1588:1588:1588))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT sdata (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT sdata (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT sdata (786:786:786) (786:786:786))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (893:893:893))
        (PORT datab (602:602:602) (602:602:602))
        (PORT datad (594:594:594) (594:594:594))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT sdata (2361:2361:2361) (2361:2361:2361))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (389:389:389))
        (PORT datab (865:865:865) (865:865:865))
        (PORT datad (599:599:599) (599:599:599))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (544:544:544))
        (PORT datab (2192:2192:2192) (2192:2192:2192))
        (PORT datac (530:530:530) (530:530:530))
        (PORT datad (517:517:517) (517:517:517))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (427:427:427) (427:427:427))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT sdata (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT sdata (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1934:1934:1934) (1934:1934:1934))
        (PORT datab (1991:1991:1991) (1991:1991:1991))
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (1984:1984:1984))
        (PORT datab (979:979:979) (979:979:979))
        (PORT datad (360:360:360) (360:360:360))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (1563:1563:1563) (1563:1563:1563))
        (PORT datac (1236:1236:1236) (1236:1236:1236))
        (PORT datad (355:355:355) (355:355:355))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1604:1604:1604))
        (PORT datab (299:299:299) (299:299:299))
        (PORT datac (303:303:303) (303:303:303))
        (PORT datad (291:291:291) (291:291:291))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1284:1284:1284))
        (PORT datad (298:298:298) (298:298:298))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (645:645:645))
        (PORT datab (864:864:864) (864:864:864))
        (PORT datac (302:302:302) (302:302:302))
        (PORT datad (298:298:298) (298:298:298))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|valid_rdreq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1215:1215:1215))
        (PORT datab (370:370:370) (370:370:370))
        (PORT datad (6837:6837:6837) (6837:6837:6837))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT sdata (1287:1287:1287) (1287:1287:1287))
        (PORT ena (2644:2644:2644) (2644:2644:2644))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (862:862:862))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datad (825:825:825) (825:825:825))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (380:380:380))
        (PORT datab (377:377:377) (377:377:377))
        (PORT datac (388:388:388) (388:388:388))
        (PORT datad (845:845:845) (845:845:845))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH datab combout (422:422:422) (422:422:422))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT sdata (1299:1299:1299) (1299:1299:1299))
        (PORT ena (1899:1899:1899) (1899:1899:1899))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp1_msb\|data_wire\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datac (1176:1176:1176) (1176:1176:1176))
        (PORT datad (385:385:385) (385:385:385))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (629:629:629))
        (PORT datab (1226:1226:1226) (1226:1226:1226))
        (PORT datac (840:840:840) (840:840:840))
        (PORT datad (295:295:295) (295:295:295))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (2282:2282:2282) (2282:2282:2282))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datab (821:821:821) (821:821:821))
        (PORT datad (978:978:978) (978:978:978))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1236:1236:1236))
        (PORT datab (314:314:314) (314:314:314))
        (PORT datac (307:307:307) (307:307:307))
        (PORT datad (292:292:292) (292:292:292))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1631:1631:1631) (1631:1631:1631))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb\|data_wire\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (624:624:624))
        (PORT datab (1423:1423:1423) (1423:1423:1423))
        (PORT datad (386:386:386) (386:386:386))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1900:1900:1900))
        (PORT datab (840:840:840) (840:840:840))
        (PORT datac (613:613:613) (613:613:613))
        (PORT datad (305:305:305) (305:305:305))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (461:461:461) (461:461:461))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (912:912:912))
        (PORT datab (565:565:565) (565:565:565))
        (PORT datac (591:591:591) (591:591:591))
        (PORT datad (978:978:978) (978:978:978))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (566:566:566))
        (PORT datab (932:932:932) (932:932:932))
        (PORT datac (299:299:299) (299:299:299))
        (PORT datad (306:306:306) (306:306:306))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (824:824:824))
        (PORT datab (794:794:794) (794:794:794))
        (PORT datac (296:296:296) (296:296:296))
        (PORT datad (310:310:310) (310:310:310))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|int_wrfull\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (907:907:907) (907:907:907))
        (PORT datad (1300:1300:1300) (1300:1300:1300))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ifclk\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (996:996:996) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\inst4\|altpll_component\|_clk1\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (929:929:929) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\inst4\|altpll_component\|_clk1\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q0_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|q1_Entrada\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1146:1146:1146) (1146:1146:1146))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q1_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|q2_Entrada\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (347:347:347) (347:347:347))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q2_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|q3_Entrada\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (352:352:352) (352:352:352))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q3_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|q4_Entrada\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (354:354:354) (354:354:354))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q4_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|q5_Entrada\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (347:347:347) (347:347:347))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q5_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|address_reg_a\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (844:844:844) (844:844:844))
        (PORT datad (1259:1259:1259) (1259:1259:1259))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|out_address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT sdata (1636:1636:1636) (1636:1636:1636))
        (PORT ena (2282:2282:2282) (2282:2282:2282))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|decode_b\|eq_node\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1588:1588:1588))
        (PORT datab (544:544:544) (544:544:544))
        (PORT datac (1202:1202:1202) (1202:1202:1202))
        (PORT datad (320:320:320) (320:320:320))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\ifclk\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\ifclk\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\inst3\|q5_Entrada\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (910:910:910) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\inst3\|q5_Entrada\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5112:5112:5112) (5112:5112:5112))
        (PORT d[1] (4173:4173:4173) (4173:4173:4173))
        (PORT d[2] (3345:3345:3345) (3345:3345:3345))
        (PORT d[3] (4369:4369:4369) (4369:4369:4369))
        (PORT d[4] (4106:4106:4106) (4106:4106:4106))
        (PORT d[5] (4411:4411:4411) (4411:4411:4411))
        (PORT d[6] (5116:5116:5116) (5116:5116:5116))
        (PORT d[7] (4420:4420:4420) (4420:4420:4420))
        (PORT d[8] (3859:3859:3859) (3859:3859:3859))
        (PORT d[9] (3724:3724:3724) (3724:3724:3724))
        (PORT d[10] (2180:2180:2180) (2180:2180:2180))
        (PORT d[11] (6184:6184:6184) (6184:6184:6184))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT stall (3588:3588:3588) (3588:3588:3588))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT d[0] (4920:4920:4920) (4920:4920:4920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT ena (4897:4897:4897) (4897:4897:4897))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2032:2032:2032))
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT ena (2673:2673:2673) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4301:4301:4301) (4301:4301:4301))
        (PORT d[1] (3898:3898:3898) (3898:3898:3898))
        (PORT d[2] (3118:3118:3118) (3118:3118:3118))
        (PORT d[3] (2532:2532:2532) (2532:2532:2532))
        (PORT d[4] (3886:3886:3886) (3886:3886:3886))
        (PORT d[5] (3947:3947:3947) (3947:3947:3947))
        (PORT d[6] (2942:2942:2942) (2942:2942:2942))
        (PORT d[7] (3195:3195:3195) (3195:3195:3195))
        (PORT d[8] (2834:2834:2834) (2834:2834:2834))
        (PORT d[9] (2365:2365:2365) (2365:2365:2365))
        (PORT d[10] (2425:2425:2425) (2425:2425:2425))
        (PORT d[11] (2403:2403:2403) (2403:2403:2403))
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT ena (2691:2691:2691) (2691:2691:2691))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2299:2299:2299))
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT ena (2691:2691:2691) (2691:2691:2691))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT d[0] (2691:2691:2691) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|decode_b\|eq_node\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (920:920:920))
        (PORT datab (1301:1301:1301) (1301:1301:1301))
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (537:537:537) (537:537:537))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1960:1960:1960))
        (PORT d[1] (2249:2249:2249) (2249:2249:2249))
        (PORT d[2] (1956:1956:1956) (1956:1956:1956))
        (PORT d[3] (2264:2264:2264) (2264:2264:2264))
        (PORT d[4] (2473:2473:2473) (2473:2473:2473))
        (PORT d[5] (1931:1931:1931) (1931:1931:1931))
        (PORT d[6] (2685:2685:2685) (2685:2685:2685))
        (PORT d[7] (1859:1859:1859) (1859:1859:1859))
        (PORT d[8] (3986:3986:3986) (3986:3986:3986))
        (PORT d[9] (1490:1490:1490) (1490:1490:1490))
        (PORT d[10] (1848:1848:1848) (1848:1848:1848))
        (PORT d[11] (1567:1567:1567) (1567:1567:1567))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT stall (3221:3221:3221) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT d[0] (2446:2446:2446) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1645:1645:1645))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (2964:2964:2964))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT ena (2449:2449:2449) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (1968:1968:1968))
        (PORT d[1] (2215:2215:2215) (2215:2215:2215))
        (PORT d[2] (2459:2459:2459) (2459:2459:2459))
        (PORT d[3] (2081:2081:2081) (2081:2081:2081))
        (PORT d[4] (1908:1908:1908) (1908:1908:1908))
        (PORT d[5] (1967:1967:1967) (1967:1967:1967))
        (PORT d[6] (2284:2284:2284) (2284:2284:2284))
        (PORT d[7] (2260:2260:2260) (2260:2260:2260))
        (PORT d[8] (2409:2409:2409) (2409:2409:2409))
        (PORT d[9] (2157:2157:2157) (2157:2157:2157))
        (PORT d[10] (2174:2174:2174) (2174:2174:2174))
        (PORT d[11] (1924:1924:1924) (1924:1924:1924))
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT ena (2467:2467:2467) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2075:2075:2075))
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT ena (2467:2467:2467) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT d[0] (2467:2467:2467) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[15\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datac (1976:1976:1976) (1976:1976:1976))
        (PORT datad (1425:1425:1425) (1425:1425:1425))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1666:1666:1666) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (1925:1925:1925))
        (PORT d[1] (1582:1582:1582) (1582:1582:1582))
        (PORT d[2] (1908:1908:1908) (1908:1908:1908))
        (PORT d[3] (1576:1576:1576) (1576:1576:1576))
        (PORT d[4] (1553:1553:1553) (1553:1553:1553))
        (PORT d[5] (2139:2139:2139) (2139:2139:2139))
        (PORT d[6] (1953:1953:1953) (1953:1953:1953))
        (PORT d[7] (1896:1896:1896) (1896:1896:1896))
        (PORT d[8] (1488:1488:1488) (1488:1488:1488))
        (PORT d[9] (1860:1860:1860) (1860:1860:1860))
        (PORT d[10] (1931:1931:1931) (1931:1931:1931))
        (PORT d[11] (1206:1206:1206) (1206:1206:1206))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
        (PORT stall (2167:2167:2167) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1667:1667:1667))
        (PORT d[0] (1693:1693:1693) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1644:1644:1644))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2202:2202:2202))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
        (PORT ena (2054:2054:2054) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1893:1893:1893))
        (PORT d[1] (2216:2216:2216) (2216:2216:2216))
        (PORT d[2] (1214:1214:1214) (1214:1214:1214))
        (PORT d[3] (1179:1179:1179) (1179:1179:1179))
        (PORT d[4] (1544:1544:1544) (1544:1544:1544))
        (PORT d[5] (1975:1975:1975) (1975:1975:1975))
        (PORT d[6] (1633:1633:1633) (1633:1633:1633))
        (PORT d[7] (1918:1918:1918) (1918:1918:1918))
        (PORT d[8] (1872:1872:1872) (1872:1872:1872))
        (PORT d[9] (1850:1850:1850) (1850:1850:1850))
        (PORT d[10] (1889:1889:1889) (1889:1889:1889))
        (PORT d[11] (1494:1494:1494) (1494:1494:1494))
        (PORT clk (1697:1697:1697) (1697:1697:1697))
        (PORT ena (2072:2072:2072) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1680:1680:1680))
        (PORT clk (1697:1697:1697) (1697:1697:1697))
        (PORT ena (2072:2072:2072) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1697:1697:1697))
        (PORT d[0] (2072:2072:2072) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (1927:1927:1927))
        (PORT d[1] (2296:2296:2296) (2296:2296:2296))
        (PORT d[2] (2322:2322:2322) (2322:2322:2322))
        (PORT d[3] (2586:2586:2586) (2586:2586:2586))
        (PORT d[4] (2809:2809:2809) (2809:2809:2809))
        (PORT d[5] (1953:1953:1953) (1953:1953:1953))
        (PORT d[6] (1948:1948:1948) (1948:1948:1948))
        (PORT d[7] (2501:2501:2501) (2501:2501:2501))
        (PORT d[8] (4276:4276:4276) (4276:4276:4276))
        (PORT d[9] (1498:1498:1498) (1498:1498:1498))
        (PORT d[10] (1870:1870:1870) (1870:1870:1870))
        (PORT d[11] (1593:1593:1593) (1593:1593:1593))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT stall (2632:2632:2632) (2632:2632:2632))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT d[0] (2799:2799:2799) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (2776:2776:2776) (2776:2776:2776))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3314:3314:3314))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
        (PORT ena (2465:2465:2465) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (1993:1993:1993))
        (PORT d[1] (2249:2249:2249) (2249:2249:2249))
        (PORT d[2] (2439:2439:2439) (2439:2439:2439))
        (PORT d[3] (2422:2422:2422) (2422:2422:2422))
        (PORT d[4] (2626:2626:2626) (2626:2626:2626))
        (PORT d[5] (2369:2369:2369) (2369:2369:2369))
        (PORT d[6] (2620:2620:2620) (2620:2620:2620))
        (PORT d[7] (2593:2593:2593) (2593:2593:2593))
        (PORT d[8] (2448:2448:2448) (2448:2448:2448))
        (PORT d[9] (2138:2138:2138) (2138:2138:2138))
        (PORT d[10] (2516:2516:2516) (2516:2516:2516))
        (PORT d[11] (1918:1918:1918) (1918:1918:1918))
        (PORT clk (1688:1688:1688) (1688:1688:1688))
        (PORT ena (2483:2483:2483) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2091:2091:2091))
        (PORT clk (1688:1688:1688) (1688:1688:1688))
        (PORT ena (2483:2483:2483) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1688:1688:1688))
        (PORT d[0] (2483:2483:2483) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[14\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (1786:1786:1786) (1786:1786:1786))
        (PORT datac (1444:1444:1444) (1444:1444:1444))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4037:4037:4037) (4037:4037:4037))
        (PORT d[1] (4902:4902:4902) (4902:4902:4902))
        (PORT d[2] (3967:3967:3967) (3967:3967:3967))
        (PORT d[3] (3668:3668:3668) (3668:3668:3668))
        (PORT d[4] (3700:3700:3700) (3700:3700:3700))
        (PORT d[5] (4880:4880:4880) (4880:4880:4880))
        (PORT d[6] (5563:5563:5563) (5563:5563:5563))
        (PORT d[7] (4803:4803:4803) (4803:4803:4803))
        (PORT d[8] (3747:3747:3747) (3747:3747:3747))
        (PORT d[9] (4119:4119:4119) (4119:4119:4119))
        (PORT d[10] (2947:2947:2947) (2947:2947:2947))
        (PORT d[11] (5452:5452:5452) (5452:5452:5452))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT stall (3212:3212:3212) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT d[0] (4166:4166:4166) (4166:4166:4166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (4143:4143:4143) (4143:4143:4143))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2424:2424:2424) (2424:2424:2424))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT ena (2985:2985:2985) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3696:3696:3696))
        (PORT d[1] (3860:3860:3860) (3860:3860:3860))
        (PORT d[2] (2668:2668:2668) (2668:2668:2668))
        (PORT d[3] (2933:2933:2933) (2933:2933:2933))
        (PORT d[4] (3124:3124:3124) (3124:3124:3124))
        (PORT d[5] (3487:3487:3487) (3487:3487:3487))
        (PORT d[6] (3226:3226:3226) (3226:3226:3226))
        (PORT d[7] (3172:3172:3172) (3172:3172:3172))
        (PORT d[8] (3056:3056:3056) (3056:3056:3056))
        (PORT d[9] (2775:2775:2775) (2775:2775:2775))
        (PORT d[10] (2788:2788:2788) (2788:2788:2788))
        (PORT d[11] (2796:2796:2796) (2796:2796:2796))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (3003:3003:3003) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2611:2611:2611))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (3003:3003:3003) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT d[0] (3003:3003:3003) (3003:3003:3003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4633:4633:4633) (4633:4633:4633))
        (PORT d[1] (4509:4509:4509) (4509:4509:4509))
        (PORT d[2] (2575:2575:2575) (2575:2575:2575))
        (PORT d[3] (4375:4375:4375) (4375:4375:4375))
        (PORT d[4] (4132:4132:4132) (4132:4132:4132))
        (PORT d[5] (4397:4397:4397) (4397:4397:4397))
        (PORT d[6] (4749:4749:4749) (4749:4749:4749))
        (PORT d[7] (4381:4381:4381) (4381:4381:4381))
        (PORT d[8] (3482:3482:3482) (3482:3482:3482))
        (PORT d[9] (3705:3705:3705) (3705:3705:3705))
        (PORT d[10] (2164:2164:2164) (2164:2164:2164))
        (PORT d[11] (4695:4695:4695) (4695:4695:4695))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT stall (3972:3972:3972) (3972:3972:3972))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT d[0] (4932:4932:4932) (4932:4932:4932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT ena (4909:4909:4909) (4909:4909:4909))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1709:1709:1709))
        (PORT clk (1690:1690:1690) (1690:1690:1690))
        (PORT ena (2649:2649:2649) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (3965:3965:3965))
        (PORT d[1] (3438:3438:3438) (3438:3438:3438))
        (PORT d[2] (3143:3143:3143) (3143:3143:3143))
        (PORT d[3] (2186:2186:2186) (2186:2186:2186))
        (PORT d[4] (4204:4204:4204) (4204:4204:4204))
        (PORT d[5] (3877:3877:3877) (3877:3877:3877))
        (PORT d[6] (3732:3732:3732) (3732:3732:3732))
        (PORT d[7] (3209:3209:3209) (3209:3209:3209))
        (PORT d[8] (2494:2494:2494) (2494:2494:2494))
        (PORT d[9] (2348:2348:2348) (2348:2348:2348))
        (PORT d[10] (2391:2391:2391) (2391:2391:2391))
        (PORT d[11] (2383:2383:2383) (2383:2383:2383))
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT ena (2667:2667:2667) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2275:2275:2275))
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT ena (2667:2667:2667) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT d[0] (2667:2667:2667) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[13\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datab (2422:2422:2422) (2422:2422:2422))
        (PORT datac (1716:1716:1716) (1716:1716:1716))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (1917:1917:1917))
        (PORT d[1] (1940:1940:1940) (1940:1940:1940))
        (PORT d[2] (1972:1972:1972) (1972:1972:1972))
        (PORT d[3] (1933:1933:1933) (1933:1933:1933))
        (PORT d[4] (2797:2797:2797) (2797:2797:2797))
        (PORT d[5] (1923:1923:1923) (1923:1923:1923))
        (PORT d[6] (2700:2700:2700) (2700:2700:2700))
        (PORT d[7] (2173:2173:2173) (2173:2173:2173))
        (PORT d[8] (4644:4644:4644) (4644:4644:4644))
        (PORT d[9] (1492:1492:1492) (1492:1492:1492))
        (PORT d[10] (1843:1843:1843) (1843:1843:1843))
        (PORT d[11] (1837:1837:1837) (1837:1837:1837))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT stall (3256:3256:3256) (3256:3256:3256))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT d[0] (2464:2464:2464) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (2441:2441:2441) (2441:2441:2441))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (2970:2970:2970))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT ena (2460:2460:2460) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (1986:1986:1986))
        (PORT d[1] (2225:2225:2225) (2225:2225:2225))
        (PORT d[2] (2139:2139:2139) (2139:2139:2139))
        (PORT d[3] (2088:2088:2088) (2088:2088:2088))
        (PORT d[4] (2261:2261:2261) (2261:2261:2261))
        (PORT d[5] (2369:2369:2369) (2369:2369:2369))
        (PORT d[6] (2300:2300:2300) (2300:2300:2300))
        (PORT d[7] (2287:2287:2287) (2287:2287:2287))
        (PORT d[8] (2452:2452:2452) (2452:2452:2452))
        (PORT d[9] (1878:1878:1878) (1878:1878:1878))
        (PORT d[10] (2504:2504:2504) (2504:2504:2504))
        (PORT d[11] (1935:1935:1935) (1935:1935:1935))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (2478:2478:2478) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2086:2086:2086))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (2478:2478:2478) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT d[0] (2478:2478:2478) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4400:4400:4400) (4400:4400:4400))
        (PORT d[1] (4563:4563:4563) (4563:4563:4563))
        (PORT d[2] (3306:3306:3306) (3306:3306:3306))
        (PORT d[3] (3983:3983:3983) (3983:3983:3983))
        (PORT d[4] (3718:3718:3718) (3718:3718:3718))
        (PORT d[5] (4524:4524:4524) (4524:4524:4524))
        (PORT d[6] (6162:6162:6162) (6162:6162:6162))
        (PORT d[7] (4808:4808:4808) (4808:4808:4808))
        (PORT d[8] (3394:3394:3394) (3394:3394:3394))
        (PORT d[9] (4099:4099:4099) (4099:4099:4099))
        (PORT d[10] (2590:2590:2590) (2590:2590:2590))
        (PORT d[11] (5807:5807:5807) (5807:5807:5807))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT stall (3590:3590:3590) (3590:3590:3590))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT d[0] (4547:4547:4547) (4547:4547:4547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (4524:4524:4524) (4524:4524:4524))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2420:2420:2420))
        (PORT clk (1685:1685:1685) (1685:1685:1685))
        (PORT ena (3002:3002:3002) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (4051:4051:4051))
        (PORT d[1] (3504:3504:3504) (3504:3504:3504))
        (PORT d[2] (2701:2701:2701) (2701:2701:2701))
        (PORT d[3] (2927:2927:2927) (2927:2927:2927))
        (PORT d[4] (3174:3174:3174) (3174:3174:3174))
        (PORT d[5] (3584:3584:3584) (3584:3584:3584))
        (PORT d[6] (3176:3176:3176) (3176:3176:3176))
        (PORT d[7] (3163:3163:3163) (3163:3163:3163))
        (PORT d[8] (2705:2705:2705) (2705:2705:2705))
        (PORT d[9] (2746:2746:2746) (2746:2746:2746))
        (PORT d[10] (2800:2800:2800) (2800:2800:2800))
        (PORT d[11] (2415:2415:2415) (2415:2415:2415))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (3020:3020:3020) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2628:2628:2628))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (3020:3020:3020) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT d[0] (3020:3020:3020) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1459:1459:1459))
        (PORT datac (443:443:443) (443:443:443))
        (PORT datad (2248:2248:2248) (2248:2248:2248))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1919:1919:1919))
        (PORT d[1] (1933:1933:1933) (1933:1933:1933))
        (PORT d[2] (2277:2277:2277) (2277:2277:2277))
        (PORT d[3] (1911:1911:1911) (1911:1911:1911))
        (PORT d[4] (1987:1987:1987) (1987:1987:1987))
        (PORT d[5] (2223:2223:2223) (2223:2223:2223))
        (PORT d[6] (1914:1914:1914) (1914:1914:1914))
        (PORT d[7] (1878:1878:1878) (1878:1878:1878))
        (PORT d[8] (1878:1878:1878) (1878:1878:1878))
        (PORT d[9] (2226:2226:2226) (2226:2226:2226))
        (PORT d[10] (1917:1917:1917) (1917:1917:1917))
        (PORT d[11] (2202:2202:2202) (2202:2202:2202))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT stall (2453:2453:2453) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT d[0] (2073:2073:2073) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1626:1626:1626))
        (PORT ena (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6381:6381:6381) (6381:6381:6381))
        (PORT clk (1661:1661:1661) (1661:1661:1661))
        (PORT ena (2113:2113:2113) (2113:2113:2113))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1583:1583:1583))
        (PORT d[1] (2551:2551:2551) (2551:2551:2551))
        (PORT d[2] (1604:1604:1604) (1604:1604:1604))
        (PORT d[3] (1642:1642:1642) (1642:1642:1642))
        (PORT d[4] (1927:1927:1927) (1927:1927:1927))
        (PORT d[5] (1947:1947:1947) (1947:1947:1947))
        (PORT d[6] (1614:1614:1614) (1614:1614:1614))
        (PORT d[7] (2261:2261:2261) (2261:2261:2261))
        (PORT d[8] (2221:2221:2221) (2221:2221:2221))
        (PORT d[9] (1535:1535:1535) (1535:1535:1535))
        (PORT d[10] (2240:2240:2240) (2240:2240:2240))
        (PORT d[11] (1508:1508:1508) (1508:1508:1508))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1739:1739:1739))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1679:1679:1679))
        (PORT d[0] (2131:2131:2131) (2131:2131:2131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3669:3669:3669))
        (PORT d[1] (3766:3766:3766) (3766:3766:3766))
        (PORT d[2] (3290:3290:3290) (3290:3290:3290))
        (PORT d[3] (5118:5118:5118) (5118:5118:5118))
        (PORT d[4] (4270:4270:4270) (4270:4270:4270))
        (PORT d[5] (3997:3997:3997) (3997:3997:3997))
        (PORT d[6] (3625:3625:3625) (3625:3625:3625))
        (PORT d[7] (3266:3266:3266) (3266:3266:3266))
        (PORT d[8] (2748:2748:2748) (2748:2748:2748))
        (PORT d[9] (2607:2607:2607) (2607:2607:2607))
        (PORT d[10] (2531:2531:2531) (2531:2531:2531))
        (PORT d[11] (3954:3954:3954) (3954:3954:3954))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT stall (3726:3726:3726) (3726:3726:3726))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT d[0] (5094:5094:5094) (5094:5094:5094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1651:1651:1651))
        (PORT ena (5071:5071:5071) (5071:5071:5071))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7005:7005:7005) (7005:7005:7005))
        (PORT clk (1686:1686:1686) (1686:1686:1686))
        (PORT ena (2955:2955:2955) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (3952:3952:3952))
        (PORT d[1] (2995:2995:2995) (2995:2995:2995))
        (PORT d[2] (3209:3209:3209) (3209:3209:3209))
        (PORT d[3] (2536:2536:2536) (2536:2536:2536))
        (PORT d[4] (4331:4331:4331) (4331:4331:4331))
        (PORT d[5] (3877:3877:3877) (3877:3877:3877))
        (PORT d[6] (4065:4065:4065) (4065:4065:4065))
        (PORT d[7] (3698:3698:3698) (3698:3698:3698))
        (PORT d[8] (2831:2831:2831) (2831:2831:2831))
        (PORT d[9] (2984:2984:2984) (2984:2984:2984))
        (PORT d[10] (2836:2836:2836) (2836:2836:2836))
        (PORT d[11] (2501:2501:2501) (2501:2501:2501))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (2973:2973:2973) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2581:2581:2581))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (2973:2973:2973) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT d[0] (2973:2973:2973) (2973:2973:2973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[11\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2106:2106:2106) (2106:2106:2106))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (3209:3209:3209) (3209:3209:3209))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1901:1901:1901))
        (PORT d[1] (1196:1196:1196) (1196:1196:1196))
        (PORT d[2] (1213:1213:1213) (1213:1213:1213))
        (PORT d[3] (1935:1935:1935) (1935:1935:1935))
        (PORT d[4] (1205:1205:1205) (1205:1205:1205))
        (PORT d[5] (2166:2166:2166) (2166:2166:2166))
        (PORT d[6] (1197:1197:1197) (1197:1197:1197))
        (PORT d[7] (2230:2230:2230) (2230:2230:2230))
        (PORT d[8] (1156:1156:1156) (1156:1156:1156))
        (PORT d[9] (1498:1498:1498) (1498:1498:1498))
        (PORT d[10] (1941:1941:1941) (1941:1941:1941))
        (PORT d[11] (810:810:810) (810:810:810))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
        (PORT stall (1503:1503:1503) (1503:1503:1503))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1672:1672:1672) (1672:1672:1672))
        (PORT d[0] (2067:2067:2067) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT ena (2044:2044:2044) (2044:2044:2044))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6809:6809:6809) (6809:6809:6809))
        (PORT clk (1684:1684:1684) (1684:1684:1684))
        (PORT ena (2060:2060:2060) (2060:2060:2060))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1579:1579:1579))
        (PORT d[1] (2189:2189:2189) (2189:2189:2189))
        (PORT d[2] (1573:1573:1573) (1573:1573:1573))
        (PORT d[3] (1655:1655:1655) (1655:1655:1655))
        (PORT d[4] (1544:1544:1544) (1544:1544:1544))
        (PORT d[5] (1954:1954:1954) (1954:1954:1954))
        (PORT d[6] (1550:1550:1550) (1550:1550:1550))
        (PORT d[7] (1554:1554:1554) (1554:1554:1554))
        (PORT d[8] (1965:1965:1965) (1965:1965:1965))
        (PORT d[9] (1910:1910:1910) (1910:1910:1910))
        (PORT d[10] (1545:1545:1545) (1545:1545:1545))
        (PORT d[11] (1520:1520:1520) (1520:1520:1520))
        (PORT clk (1702:1702:1702) (1702:1702:1702))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1686:1686:1686))
        (PORT clk (1702:1702:1702) (1702:1702:1702))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1702:1702:1702))
        (PORT d[0] (2078:2078:2078) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1918:1918:1918))
        (PORT d[1] (1563:1563:1563) (1563:1563:1563))
        (PORT d[2] (1922:1922:1922) (1922:1922:1922))
        (PORT d[3] (1948:1948:1948) (1948:1948:1948))
        (PORT d[4] (1541:1541:1541) (1541:1541:1541))
        (PORT d[5] (1817:1817:1817) (1817:1817:1817))
        (PORT d[6] (1974:1974:1974) (1974:1974:1974))
        (PORT d[7] (1823:1823:1823) (1823:1823:1823))
        (PORT d[8] (1463:1463:1463) (1463:1463:1463))
        (PORT d[9] (1517:1517:1517) (1517:1517:1517))
        (PORT d[10] (1944:1944:1944) (1944:1944:1944))
        (PORT d[11] (1188:1188:1188) (1188:1188:1188))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
        (PORT stall (2153:2153:2153) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1670:1670:1670) (1670:1670:1670))
        (PORT d[0] (2059:2059:2059) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1647:1647:1647))
        (PORT ena (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6839:6839:6839) (6839:6839:6839))
        (PORT clk (1682:1682:1682) (1682:1682:1682))
        (PORT ena (2328:2328:2328) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1209:1209:1209))
        (PORT d[1] (2205:2205:2205) (2205:2205:2205))
        (PORT d[2] (1558:1558:1558) (1558:1558:1558))
        (PORT d[3] (1654:1654:1654) (1654:1654:1654))
        (PORT d[4] (1206:1206:1206) (1206:1206:1206))
        (PORT d[5] (1967:1967:1967) (1967:1967:1967))
        (PORT d[6] (1195:1195:1195) (1195:1195:1195))
        (PORT d[7] (1923:1923:1923) (1923:1923:1923))
        (PORT d[8] (2205:2205:2205) (2205:2205:2205))
        (PORT d[9] (1853:1853:1853) (1853:1853:1853))
        (PORT d[10] (1137:1137:1137) (1137:1137:1137))
        (PORT d[11] (1163:1163:1163) (1163:1163:1163))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (2346:2346:2346) (2346:2346:2346))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1954:1954:1954))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (2346:2346:2346) (2346:2346:2346))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT d[0] (2346:2346:2346) (2346:2346:2346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[10\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1510:1510:1510))
        (PORT datab (1460:1460:1460) (1460:1460:1460))
        (PORT datac (445:445:445) (445:445:445))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (1935:1935:1935))
        (PORT d[1] (1863:1863:1863) (1863:1863:1863))
        (PORT d[2] (2292:2292:2292) (2292:2292:2292))
        (PORT d[3] (1629:1629:1629) (1629:1629:1629))
        (PORT d[4] (2841:2841:2841) (2841:2841:2841))
        (PORT d[5] (1584:1584:1584) (1584:1584:1584))
        (PORT d[6] (1589:1589:1589) (1589:1589:1589))
        (PORT d[7] (2209:2209:2209) (2209:2209:2209))
        (PORT d[8] (4681:4681:4681) (4681:4681:4681))
        (PORT d[9] (2199:2199:2199) (2199:2199:2199))
        (PORT d[10] (2250:2250:2250) (2250:2250:2250))
        (PORT d[11] (1487:1487:1487) (1487:1487:1487))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT stall (3605:3605:3605) (3605:3605:3605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT d[0] (2817:2817:2817) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (2794:2794:2794) (2794:2794:2794))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6679:6679:6679) (6679:6679:6679))
        (PORT clk (1685:1685:1685) (1685:1685:1685))
        (PORT ena (2108:2108:2108) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1618:1618:1618))
        (PORT d[1] (2198:2198:2198) (2198:2198:2198))
        (PORT d[2] (2407:2407:2407) (2407:2407:2407))
        (PORT d[3] (2033:2033:2033) (2033:2033:2033))
        (PORT d[4] (1596:1596:1596) (1596:1596:1596))
        (PORT d[5] (1942:1942:1942) (1942:1942:1942))
        (PORT d[6] (2241:2241:2241) (2241:2241:2241))
        (PORT d[7] (2232:2232:2232) (2232:2232:2232))
        (PORT d[8] (2492:2492:2492) (2492:2492:2492))
        (PORT d[9] (1544:1544:1544) (1544:1544:1544))
        (PORT d[10] (1866:1866:1866) (1866:1866:1866))
        (PORT d[11] (1555:1555:1555) (1555:1555:1555))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (2126:2126:2126) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (1734:1734:1734))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (2126:2126:2126) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT d[0] (2126:2126:2126) (2126:2126:2126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1590:1590:1590))
        (PORT d[1] (1941:1941:1941) (1941:1941:1941))
        (PORT d[2] (1623:1623:1623) (1623:1623:1623))
        (PORT d[3] (1916:1916:1916) (1916:1916:1916))
        (PORT d[4] (2811:2811:2811) (2811:2811:2811))
        (PORT d[5] (1592:1592:1592) (1592:1592:1592))
        (PORT d[6] (1597:1597:1597) (1597:1597:1597))
        (PORT d[7] (2211:2211:2211) (2211:2211:2211))
        (PORT d[8] (3970:3970:3970) (3970:3970:3970))
        (PORT d[9] (1474:1474:1474) (1474:1474:1474))
        (PORT d[10] (2244:2244:2244) (2244:2244:2244))
        (PORT d[11] (1564:1564:1564) (1564:1564:1564))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
        (PORT stall (3565:3565:3565) (3565:3565:3565))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1671:1671:1671))
        (PORT d[0] (2437:2437:2437) (2437:2437:2437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (2414:2414:2414) (2414:2414:2414))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6059:6059:6059) (6059:6059:6059))
        (PORT clk (1683:1683:1683) (1683:1683:1683))
        (PORT ena (2433:2433:2433) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1961:1961:1961))
        (PORT d[1] (2199:2199:2199) (2199:2199:2199))
        (PORT d[2] (2067:2067:2067) (2067:2067:2067))
        (PORT d[3] (2058:2058:2058) (2058:2058:2058))
        (PORT d[4] (1919:1919:1919) (1919:1919:1919))
        (PORT d[5] (2619:2619:2619) (2619:2619:2619))
        (PORT d[6] (2264:2264:2264) (2264:2264:2264))
        (PORT d[7] (1919:1919:1919) (1919:1919:1919))
        (PORT d[8] (2750:2750:2750) (2750:2750:2750))
        (PORT d[9] (1857:1857:1857) (1857:1857:1857))
        (PORT d[10] (2154:2154:2154) (2154:2154:2154))
        (PORT d[11] (1897:1897:1897) (1897:1897:1897))
        (PORT clk (1701:1701:1701) (1701:1701:1701))
        (PORT ena (2451:2451:2451) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2059:2059:2059))
        (PORT clk (1701:1701:1701) (1701:1701:1701))
        (PORT ena (2451:2451:2451) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1701:1701:1701))
        (PORT d[0] (2451:2451:2451) (2451:2451:2451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[9\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1102:1102:1102))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (1418:1418:1418) (1418:1418:1418))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1940:1940:1940))
        (PORT d[1] (1572:1572:1572) (1572:1572:1572))
        (PORT d[2] (1568:1568:1568) (1568:1568:1568))
        (PORT d[3] (2289:2289:2289) (2289:2289:2289))
        (PORT d[4] (1560:1560:1560) (1560:1560:1560))
        (PORT d[5] (2195:2195:2195) (2195:2195:2195))
        (PORT d[6] (1945:1945:1945) (1945:1945:1945))
        (PORT d[7] (1878:1878:1878) (1878:1878:1878))
        (PORT d[8] (1497:1497:1497) (1497:1497:1497))
        (PORT d[9] (1876:1876:1876) (1876:1876:1876))
        (PORT d[10] (1549:1549:1549) (1549:1549:1549))
        (PORT d[11] (1219:1219:1219) (1219:1219:1219))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT stall (2176:2176:2176) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT d[0] (2043:2043:2043) (2043:2043:2043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6481:6481:6481) (6481:6481:6481))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT ena (2058:2058:2058) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1558:1558:1558))
        (PORT d[1] (2221:2221:2221) (2221:2221:2221))
        (PORT d[2] (1574:1574:1574) (1574:1574:1574))
        (PORT d[3] (1638:1638:1638) (1638:1638:1638))
        (PORT d[4] (1541:1541:1541) (1541:1541:1541))
        (PORT d[5] (2306:2306:2306) (2306:2306:2306))
        (PORT d[6] (1964:1964:1964) (1964:1964:1964))
        (PORT d[7] (1913:1913:1913) (1913:1913:1913))
        (PORT d[8] (1574:1574:1574) (1574:1574:1574))
        (PORT d[9] (1509:1509:1509) (1509:1509:1509))
        (PORT d[10] (1891:1891:1891) (1891:1891:1891))
        (PORT d[11] (1556:1556:1556) (1556:1556:1556))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (2076:2076:2076) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1684:1684:1684) (1684:1684:1684))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (2076:2076:2076) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT d[0] (2076:2076:2076) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2250:2250:2250))
        (PORT d[1] (1971:1971:1971) (1971:1971:1971))
        (PORT d[2] (1922:1922:1922) (1922:1922:1922))
        (PORT d[3] (1941:1941:1941) (1941:1941:1941))
        (PORT d[4] (1942:1942:1942) (1942:1942:1942))
        (PORT d[5] (2526:2526:2526) (2526:2526:2526))
        (PORT d[6] (1928:1928:1928) (1928:1928:1928))
        (PORT d[7] (1856:1856:1856) (1856:1856:1856))
        (PORT d[8] (1844:1844:1844) (1844:1844:1844))
        (PORT d[9] (2239:2239:2239) (2239:2239:2239))
        (PORT d[10] (1938:1938:1938) (1938:1938:1938))
        (PORT d[11] (1845:1845:1845) (1845:1845:1845))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT stall (1794:1794:1794) (1794:1794:1794))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT d[0] (2404:2404:2404) (2404:2404:2404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6131:6131:6131) (6131:6131:6131))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
        (PORT ena (2392:2392:2392) (2392:2392:2392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2233:2233:2233))
        (PORT d[1] (2528:2528:2528) (2528:2528:2528))
        (PORT d[2] (1609:1609:1609) (1609:1609:1609))
        (PORT d[3] (1999:1999:1999) (1999:1999:1999))
        (PORT d[4] (1908:1908:1908) (1908:1908:1908))
        (PORT d[5] (1963:1963:1963) (1963:1963:1963))
        (PORT d[6] (2015:2015:2015) (2015:2015:2015))
        (PORT d[7] (2287:2287:2287) (2287:2287:2287))
        (PORT d[8] (1913:1913:1913) (1913:1913:1913))
        (PORT d[9] (1864:1864:1864) (1864:1864:1864))
        (PORT d[10] (2276:2276:2276) (2276:2276:2276))
        (PORT d[11] (1856:1856:1856) (1856:1856:1856))
        (PORT clk (1688:1688:1688) (1688:1688:1688))
        (PORT ena (2410:2410:2410) (2410:2410:2410))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2018:2018:2018))
        (PORT clk (1688:1688:1688) (1688:1688:1688))
        (PORT ena (2410:2410:2410) (2410:2410:2410))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1688:1688:1688))
        (PORT d[0] (2410:2410:2410) (2410:2410:2410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[8\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datab (1936:1936:1936) (1936:1936:1936))
        (PORT datac (2159:2159:2159) (2159:2159:2159))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4782:4782:4782) (4782:4782:4782))
        (PORT d[1] (4908:4908:4908) (4908:4908:4908))
        (PORT d[2] (3608:3608:3608) (3608:3608:3608))
        (PORT d[3] (4004:4004:4004) (4004:4004:4004))
        (PORT d[4] (3739:3739:3739) (3739:3739:3739))
        (PORT d[5] (5147:5147:5147) (5147:5147:5147))
        (PORT d[6] (5171:5171:5171) (5171:5171:5171))
        (PORT d[7] (4414:4414:4414) (4414:4414:4414))
        (PORT d[8] (3368:3368:3368) (3368:3368:3368))
        (PORT d[9] (3115:3115:3115) (3115:3115:3115))
        (PORT d[10] (2552:2552:2552) (2552:2552:2552))
        (PORT d[11] (5076:5076:5076) (5076:5076:5076))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT stall (3603:3603:3603) (3603:3603:3603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT d[0] (4901:4901:4901) (4901:4901:4901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT ena (4878:4878:4878) (4878:4878:4878))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6511:6511:6511) (6511:6511:6511))
        (PORT clk (1690:1690:1690) (1690:1690:1690))
        (PORT ena (2920:2920:2920) (2920:2920:2920))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3712:3712:3712))
        (PORT d[1] (3860:3860:3860) (3860:3860:3860))
        (PORT d[2] (2738:2738:2738) (2738:2738:2738))
        (PORT d[3] (2557:2557:2557) (2557:2557:2557))
        (PORT d[4] (3526:3526:3526) (3526:3526:3526))
        (PORT d[5] (3323:3323:3323) (3323:3323:3323))
        (PORT d[6] (2882:2882:2882) (2882:2882:2882))
        (PORT d[7] (3373:3373:3373) (3373:3373:3373))
        (PORT d[8] (2675:2675:2675) (2675:2675:2675))
        (PORT d[9] (2403:2403:2403) (2403:2403:2403))
        (PORT d[10] (2462:2462:2462) (2462:2462:2462))
        (PORT d[11] (2431:2431:2431) (2431:2431:2431))
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT ena (2938:2938:2938) (2938:2938:2938))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2546:2546:2546))
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT ena (2938:2938:2938) (2938:2938:2938))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT d[0] (2938:2938:2938) (2938:2938:2938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3321:3321:3321))
        (PORT d[1] (4569:4569:4569) (4569:4569:4569))
        (PORT d[2] (3338:3338:3338) (3338:3338:3338))
        (PORT d[3] (3348:3348:3348) (3348:3348:3348))
        (PORT d[4] (3364:3364:3364) (3364:3364:3364))
        (PORT d[5] (4878:4878:4878) (4878:4878:4878))
        (PORT d[6] (5550:5550:5550) (5550:5550:5550))
        (PORT d[7] (4809:4809:4809) (4809:4809:4809))
        (PORT d[8] (4062:4062:4062) (4062:4062:4062))
        (PORT d[9] (4100:4100:4100) (4100:4100:4100))
        (PORT d[10] (2608:2608:2608) (2608:2608:2608))
        (PORT d[11] (5419:5419:5419) (5419:5419:5419))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT stall (3560:3560:3560) (3560:3560:3560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT d[0] (4518:4518:4518) (4518:4518:4518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (4495:4495:4495) (4495:4495:4495))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6566:6566:6566) (6566:6566:6566))
        (PORT clk (1681:1681:1681) (1681:1681:1681))
        (PORT ena (3063:3063:3063) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3352:3352:3352))
        (PORT d[1] (3840:3840:3840) (3840:3840:3840))
        (PORT d[2] (2639:2639:2639) (2639:2639:2639))
        (PORT d[3] (2927:2927:2927) (2927:2927:2927))
        (PORT d[4] (3157:3157:3157) (3157:3157:3157))
        (PORT d[5] (3293:3293:3293) (3293:3293:3293))
        (PORT d[6] (2892:2892:2892) (2892:2892:2892))
        (PORT d[7] (3175:3175:3175) (3175:3175:3175))
        (PORT d[8] (2719:2719:2719) (2719:2719:2719))
        (PORT d[9] (2769:2769:2769) (2769:2769:2769))
        (PORT d[10] (2758:2758:2758) (2758:2758:2758))
        (PORT d[11] (2431:2431:2431) (2431:2431:2431))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (3081:3081:3081) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2689:2689:2689))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (3081:3081:3081) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT d[0] (3081:3081:3081) (3081:3081:3081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1630:1630:1630) (1630:1630:1630))
        (PORT datad (2352:2352:2352) (2352:2352:2352))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4796:4796:4796) (4796:4796:4796))
        (PORT d[1] (4183:4183:4183) (4183:4183:4183))
        (PORT d[2] (2988:2988:2988) (2988:2988:2988))
        (PORT d[3] (4363:4363:4363) (4363:4363:4363))
        (PORT d[4] (3746:3746:3746) (3746:3746:3746))
        (PORT d[5] (4723:4723:4723) (4723:4723:4723))
        (PORT d[6] (5155:5155:5155) (5155:5155:5155))
        (PORT d[7] (4427:4427:4427) (4427:4427:4427))
        (PORT d[8] (3861:3861:3861) (3861:3861:3861))
        (PORT d[9] (3730:3730:3730) (3730:3730:3730))
        (PORT d[10] (2192:2192:2192) (2192:2192:2192))
        (PORT d[11] (5050:5050:5050) (5050:5050:5050))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT stall (3953:3953:3953) (3953:3953:3953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT d[0] (4907:4907:4907) (4907:4907:4907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT ena (4884:4884:4884) (4884:4884:4884))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6384:6384:6384) (6384:6384:6384))
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT ena (2693:2693:2693) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4007:4007:4007) (4007:4007:4007))
        (PORT d[1] (3873:3873:3873) (3873:3873:3873))
        (PORT d[2] (2744:2744:2744) (2744:2744:2744))
        (PORT d[3] (2549:2549:2549) (2549:2549:2549))
        (PORT d[4] (3532:3532:3532) (3532:3532:3532))
        (PORT d[5] (3673:3673:3673) (3673:3673:3673))
        (PORT d[6] (2914:2914:2914) (2914:2914:2914))
        (PORT d[7] (3162:3162:3162) (3162:3162:3162))
        (PORT d[8] (2623:2623:2623) (2623:2623:2623))
        (PORT d[9] (2377:2377:2377) (2377:2377:2377))
        (PORT d[10] (2449:2449:2449) (2449:2449:2449))
        (PORT d[11] (2416:2416:2416) (2416:2416:2416))
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT ena (2711:2711:2711) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2319:2319:2319))
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT ena (2711:2711:2711) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT d[0] (2711:2711:2711) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4426:4426:4426) (4426:4426:4426))
        (PORT d[1] (4562:4562:4562) (4562:4562:4562))
        (PORT d[2] (3929:3929:3929) (3929:3929:3929))
        (PORT d[3] (4011:4011:4011) (4011:4011:4011))
        (PORT d[4] (3745:3745:3745) (3745:3745:3745))
        (PORT d[5] (4780:4780:4780) (4780:4780:4780))
        (PORT d[6] (5169:5169:5169) (5169:5169:5169))
        (PORT d[7] (4770:4770:4770) (4770:4770:4770))
        (PORT d[8] (3719:3719:3719) (3719:3719:3719))
        (PORT d[9] (4096:4096:4096) (4096:4096:4096))
        (PORT d[10] (2574:2574:2574) (2574:2574:2574))
        (PORT d[11] (5834:5834:5834) (5834:5834:5834))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT stall (3585:3585:3585) (3585:3585:3585))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT d[0] (4568:4568:4568) (4568:4568:4568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1653:1653:1653))
        (PORT ena (4545:4545:4545) (4545:4545:4545))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6045:6045:6045) (6045:6045:6045))
        (PORT clk (1688:1688:1688) (1688:1688:1688))
        (PORT ena (2958:2958:2958) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3997:3997:3997) (3997:3997:3997))
        (PORT d[1] (3847:3847:3847) (3847:3847:3847))
        (PORT d[2] (2723:2723:2723) (2723:2723:2723))
        (PORT d[3] (2901:2901:2901) (2901:2901:2901))
        (PORT d[4] (3508:3508:3508) (3508:3508:3508))
        (PORT d[5] (3639:3639:3639) (3639:3639:3639))
        (PORT d[6] (3364:3364:3364) (3364:3364:3364))
        (PORT d[7] (3452:3452:3452) (3452:3452:3452))
        (PORT d[8] (2702:2702:2702) (2702:2702:2702))
        (PORT d[9] (2741:2741:2741) (2741:2741:2741))
        (PORT d[10] (2478:2478:2478) (2478:2478:2478))
        (PORT d[11] (2416:2416:2416) (2416:2416:2416))
        (PORT clk (1706:1706:1706) (1706:1706:1706))
        (PORT ena (2976:2976:2976) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2584:2584:2584))
        (PORT clk (1706:1706:1706) (1706:1706:1706))
        (PORT ena (2976:2976:2976) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1706:1706:1706))
        (PORT d[0] (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datac (2681:2681:2681) (2681:2681:2681))
        (PORT datad (2243:2243:2243) (2243:2243:2243))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1916:1916:1916))
        (PORT d[1] (1586:1586:1586) (1586:1586:1586))
        (PORT d[2] (1586:1586:1586) (1586:1586:1586))
        (PORT d[3] (1583:1583:1583) (1583:1583:1583))
        (PORT d[4] (2844:2844:2844) (2844:2844:2844))
        (PORT d[5] (1563:1563:1563) (1563:1563:1563))
        (PORT d[6] (1575:1575:1575) (1575:1575:1575))
        (PORT d[7] (1502:1502:1502) (1502:1502:1502))
        (PORT d[8] (5044:5044:5044) (5044:5044:5044))
        (PORT d[9] (1467:1467:1467) (1467:1467:1467))
        (PORT d[10] (2599:2599:2599) (2599:2599:2599))
        (PORT d[11] (1206:1206:1206) (1206:1206:1206))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT stall (3630:3630:3630) (3630:3630:3630))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT d[0] (2059:2059:2059) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1652:1652:1652))
        (PORT ena (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6870:6870:6870) (6870:6870:6870))
        (PORT clk (1687:1687:1687) (1687:1687:1687))
        (PORT ena (2102:2102:2102) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1600:1600:1600))
        (PORT d[1] (1864:1864:1864) (1864:1864:1864))
        (PORT d[2] (2429:2429:2429) (2429:2429:2429))
        (PORT d[3] (1690:1690:1690) (1690:1690:1690))
        (PORT d[4] (1589:1589:1589) (1589:1589:1589))
        (PORT d[5] (1592:1592:1592) (1592:1592:1592))
        (PORT d[6] (1923:1923:1923) (1923:1923:1923))
        (PORT d[7] (1537:1537:1537) (1537:1537:1537))
        (PORT d[8] (2767:2767:2767) (2767:2767:2767))
        (PORT d[9] (1520:1520:1520) (1520:1520:1520))
        (PORT d[10] (1852:1852:1852) (1852:1852:1852))
        (PORT d[11] (1548:1548:1548) (1548:1548:1548))
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1728:1728:1728))
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT d[0] (2120:2120:2120) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1550:1550:1550))
        (PORT d[1] (1846:1846:1846) (1846:1846:1846))
        (PORT d[2] (1561:1561:1561) (1561:1561:1561))
        (PORT d[3] (1921:1921:1921) (1921:1921:1921))
        (PORT d[4] (2853:2853:2853) (2853:2853:2853))
        (PORT d[5] (1547:1547:1547) (1547:1547:1547))
        (PORT d[6] (1541:1541:1541) (1541:1541:1541))
        (PORT d[7] (1477:1477:1477) (1477:1477:1477))
        (PORT d[8] (4706:4706:4706) (4706:4706:4706))
        (PORT d[9] (2162:2162:2162) (2162:2162:2162))
        (PORT d[10] (1103:1103:1103) (1103:1103:1103))
        (PORT d[11] (1194:1194:1194) (1194:1194:1194))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT stall (2140:2140:2140) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT d[0] (2067:2067:2067) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1651:1651:1651))
        (PORT ena (2044:2044:2044) (2044:2044:2044))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6521:6521:6521) (6521:6521:6521))
        (PORT clk (1686:1686:1686) (1686:1686:1686))
        (PORT ena (2068:2068:2068) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1581:1581:1581))
        (PORT d[1] (1844:1844:1844) (1844:1844:1844))
        (PORT d[2] (2442:2442:2442) (2442:2442:2442))
        (PORT d[3] (1669:1669:1669) (1669:1669:1669))
        (PORT d[4] (1573:1573:1573) (1573:1573:1573))
        (PORT d[5] (1580:1580:1580) (1580:1580:1580))
        (PORT d[6] (1898:1898:1898) (1898:1898:1898))
        (PORT d[7] (1877:1877:1877) (1877:1877:1877))
        (PORT d[8] (2152:2152:2152) (2152:2152:2152))
        (PORT d[9] (1511:1511:1511) (1511:1511:1511))
        (PORT d[10] (1503:1503:1503) (1503:1503:1503))
        (PORT d[11] (1539:1539:1539) (1539:1539:1539))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1694:1694:1694))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT d[0] (2086:2086:2086) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (1433:1433:1433) (1433:1433:1433))
        (PORT datac (1448:1448:1448) (1448:1448:1448))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1654:1654:1654) (1654:1654:1654))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3946:3946:3946) (3946:3946:3946))
        (PORT d[1] (4134:4134:4134) (4134:4134:4134))
        (PORT d[2] (3643:3643:3643) (3643:3643:3643))
        (PORT d[3] (4776:4776:4776) (4776:4776:4776))
        (PORT d[4] (3648:3648:3648) (3648:3648:3648))
        (PORT d[5] (3362:3362:3362) (3362:3362:3362))
        (PORT d[6] (4305:4305:4305) (4305:4305:4305))
        (PORT d[7] (3649:3649:3649) (3649:3649:3649))
        (PORT d[8] (3117:3117:3117) (3117:3117:3117))
        (PORT d[9] (2990:2990:2990) (2990:2990:2990))
        (PORT d[10] (2171:2171:2171) (2171:2171:2171))
        (PORT d[11] (3292:3292:3292) (3292:3292:3292))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT stall (4354:4354:4354) (4354:4354:4354))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT d[0] (5121:5121:5121) (5121:5121:5121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (5098:5098:5098) (5098:5098:5098))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6486:6486:6486) (6486:6486:6486))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
        (PORT ena (2663:2663:2663) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4343:4343:4343) (4343:4343:4343))
        (PORT d[1] (3011:3011:3011) (3011:3011:3011))
        (PORT d[2] (3268:3268:3268) (3268:3268:3268))
        (PORT d[3] (2487:2487:2487) (2487:2487:2487))
        (PORT d[4] (4258:4258:4258) (4258:4258:4258))
        (PORT d[5] (3837:3837:3837) (3837:3837:3837))
        (PORT d[6] (3681:3681:3681) (3681:3681:3681))
        (PORT d[7] (3711:3711:3711) (3711:3711:3711))
        (PORT d[8] (3189:3189:3189) (3189:3189:3189))
        (PORT d[9] (2385:2385:2385) (2385:2385:2385))
        (PORT d[10] (2803:2803:2803) (2803:2803:2803))
        (PORT d[11] (2389:2389:2389) (2389:2389:2389))
        (PORT clk (1685:1685:1685) (1685:1685:1685))
        (PORT ena (2681:2681:2681) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2289:2289:2289))
        (PORT clk (1685:1685:1685) (1685:1685:1685))
        (PORT ena (2681:2681:2681) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1685:1685:1685))
        (PORT d[0] (2681:2681:2681) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3321:3321:3321))
        (PORT d[1] (3418:3418:3418) (3418:3418:3418))
        (PORT d[2] (3630:3630:3630) (3630:3630:3630))
        (PORT d[3] (5126:5126:5126) (5126:5126:5126))
        (PORT d[4] (3352:3352:3352) (3352:3352:3352))
        (PORT d[5] (4004:4004:4004) (4004:4004:4004))
        (PORT d[6] (4324:4324:4324) (4324:4324:4324))
        (PORT d[7] (3941:3941:3941) (3941:3941:3941))
        (PORT d[8] (3102:3102:3102) (3102:3102:3102))
        (PORT d[9] (2963:2963:2963) (2963:2963:2963))
        (PORT d[10] (2178:2178:2178) (2178:2178:2178))
        (PORT d[11] (4290:4290:4290) (4290:4290:4290))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT stall (3960:3960:3960) (3960:3960:3960))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT d[0] (4759:4759:4759) (4759:4759:4759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (4736:4736:4736) (4736:4736:4736))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6142:6142:6142) (6142:6142:6142))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT ena (2954:2954:2954) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4337:4337:4337) (4337:4337:4337))
        (PORT d[1] (2624:2624:2624) (2624:2624:2624))
        (PORT d[2] (3280:3280:3280) (3280:3280:3280))
        (PORT d[3] (2193:2193:2193) (2193:2193:2193))
        (PORT d[4] (3948:3948:3948) (3948:3948:3948))
        (PORT d[5] (3826:3826:3826) (3826:3826:3826))
        (PORT d[6] (3741:3741:3741) (3741:3741:3741))
        (PORT d[7] (3700:3700:3700) (3700:3700:3700))
        (PORT d[8] (3165:3165:3165) (3165:3165:3165))
        (PORT d[9] (2694:2694:2694) (2694:2694:2694))
        (PORT d[10] (2820:2820:2820) (2820:2820:2820))
        (PORT d[11] (2398:2398:2398) (2398:2398:2398))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (2972:2972:2972) (2972:2972:2972))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2580:2580:2580))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (2972:2972:2972) (2972:2972:2972))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT d[0] (2972:2972:2972) (2972:2972:2972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[4\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2630:2630:2630) (2630:2630:2630))
        (PORT datab (2996:2996:2996) (2996:2996:2996))
        (PORT datac (442:442:442) (442:442:442))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1656:1656:1656) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1564:1564:1564))
        (PORT d[1] (1583:1583:1583) (1583:1583:1583))
        (PORT d[2] (2286:2286:2286) (2286:2286:2286))
        (PORT d[3] (2312:2312:2312) (2312:2312:2312))
        (PORT d[4] (1908:1908:1908) (1908:1908:1908))
        (PORT d[5] (2211:2211:2211) (2211:2211:2211))
        (PORT d[6] (1587:1587:1587) (1587:1587:1587))
        (PORT d[7] (1833:1833:1833) (1833:1833:1833))
        (PORT d[8] (1500:1500:1500) (1500:1500:1500))
        (PORT d[9] (2173:2173:2173) (2173:2173:2173))
        (PORT d[10] (1569:1569:1569) (1569:1569:1569))
        (PORT d[11] (1226:1226:1226) (1226:1226:1226))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT stall (1454:1454:1454) (1454:1454:1454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT d[0] (2370:2370:2370) (2370:2370:2370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (2347:2347:2347) (2347:2347:2347))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7013:7013:7013) (7013:7013:7013))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT ena (2056:2056:2056) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (1862:1862:1862))
        (PORT d[1] (1821:1821:1821) (1821:1821:1821))
        (PORT d[2] (1592:1592:1592) (1592:1592:1592))
        (PORT d[3] (1635:1635:1635) (1635:1635:1635))
        (PORT d[4] (1565:1565:1565) (1565:1565:1565))
        (PORT d[5] (1917:1917:1917) (1917:1917:1917))
        (PORT d[6] (1532:1532:1532) (1532:1532:1532))
        (PORT d[7] (1920:1920:1920) (1920:1920:1920))
        (PORT d[8] (1832:1832:1832) (1832:1832:1832))
        (PORT d[9] (2256:2256:2256) (2256:2256:2256))
        (PORT d[10] (1908:1908:1908) (1908:1908:1908))
        (PORT d[11] (1523:1523:1523) (1523:1523:1523))
        (PORT clk (1687:1687:1687) (1687:1687:1687))
        (PORT ena (2074:2074:2074) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1682:1682:1682))
        (PORT clk (1687:1687:1687) (1687:1687:1687))
        (PORT ena (2074:2074:2074) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1687:1687:1687))
        (PORT d[0] (2074:2074:2074) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2284:2284:2284))
        (PORT d[1] (1962:1962:1962) (1962:1962:1962))
        (PORT d[2] (2276:2276:2276) (2276:2276:2276))
        (PORT d[3] (2285:2285:2285) (2285:2285:2285))
        (PORT d[4] (2364:2364:2364) (2364:2364:2364))
        (PORT d[5] (2567:2567:2567) (2567:2567:2567))
        (PORT d[6] (2259:2259:2259) (2259:2259:2259))
        (PORT d[7] (1898:1898:1898) (1898:1898:1898))
        (PORT d[8] (2243:2243:2243) (2243:2243:2243))
        (PORT d[9] (2563:2563:2563) (2563:2563:2563))
        (PORT d[10] (2284:2284:2284) (2284:2284:2284))
        (PORT d[11] (2187:2187:2187) (2187:2187:2187))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT stall (1819:1819:1819) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT d[0] (2717:2717:2717) (2717:2717:2717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1645:1645:1645))
        (PORT ena (2694:2694:2694) (2694:2694:2694))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6653:6653:6653) (6653:6653:6653))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT ena (2425:2425:2425) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2241:2241:2241))
        (PORT d[1] (2177:2177:2177) (2177:2177:2177))
        (PORT d[2] (1958:1958:1958) (1958:1958:1958))
        (PORT d[3] (2031:2031:2031) (2031:2031:2031))
        (PORT d[4] (1931:1931:1931) (1931:1931:1931))
        (PORT d[5] (2309:2309:2309) (2309:2309:2309))
        (PORT d[6] (2202:2202:2202) (2202:2202:2202))
        (PORT d[7] (2303:2303:2303) (2303:2303:2303))
        (PORT d[8] (1929:1929:1929) (1929:1929:1929))
        (PORT d[9] (1877:1877:1877) (1877:1877:1877))
        (PORT d[10] (2293:2293:2293) (2293:2293:2293))
        (PORT d[11] (1870:1870:1870) (1870:1870:1870))
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT ena (2443:2443:2443) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2051:2051:2051))
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT ena (2443:2443:2443) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT d[0] (2443:2443:2443) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1871:1871:1871))
        (PORT datab (2469:2469:2469) (2469:2469:2469))
        (PORT datac (451:451:451) (451:451:451))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (833:833:833) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (3965:3965:3965))
        (PORT d[1] (3785:3785:3785) (3785:3785:3785))
        (PORT d[2] (3745:3745:3745) (3745:3745:3745))
        (PORT d[3] (4750:4750:4750) (4750:4750:4750))
        (PORT d[4] (4291:4291:4291) (4291:4291:4291))
        (PORT d[5] (4311:4311:4311) (4311:4311:4311))
        (PORT d[6] (4023:4023:4023) (4023:4023:4023))
        (PORT d[7] (3656:3656:3656) (3656:3656:3656))
        (PORT d[8] (3120:3120:3120) (3120:3120:3120))
        (PORT d[9] (2981:2981:2981) (2981:2981:2981))
        (PORT d[10] (2166:2166:2166) (2166:2166:2166))
        (PORT d[11] (4316:4316:4316) (4316:4316:4316))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT stall (4359:4359:4359) (4359:4359:4359))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT d[0] (4779:4779:4779) (4779:4779:4779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (4756:4756:4756) (4756:4756:4756))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6762:6762:6762) (6762:6762:6762))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT ena (2648:2648:2648) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4340:4340:4340) (4340:4340:4340))
        (PORT d[1] (2977:2977:2977) (2977:2977:2977))
        (PORT d[2] (3251:3251:3251) (3251:3251:3251))
        (PORT d[3] (2172:2172:2172) (2172:2172:2172))
        (PORT d[4] (3948:3948:3948) (3948:3948:3948))
        (PORT d[5] (3812:3812:3812) (3812:3812:3812))
        (PORT d[6] (3695:3695:3695) (3695:3695:3695))
        (PORT d[7] (3718:3718:3718) (3718:3718:3718))
        (PORT d[8] (2478:2478:2478) (2478:2478:2478))
        (PORT d[9] (2380:2380:2380) (2380:2380:2380))
        (PORT d[10] (2476:2476:2476) (2476:2476:2476))
        (PORT d[11] (2135:2135:2135) (2135:2135:2135))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (2666:2666:2666) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2274:2274:2274))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (2666:2666:2666) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT d[0] (2666:2666:2666) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3656:3656:3656))
        (PORT d[1] (3754:3754:3754) (3754:3754:3754))
        (PORT d[2] (3309:3309:3309) (3309:3309:3309))
        (PORT d[3] (5119:5119:5119) (5119:5119:5119))
        (PORT d[4] (3958:3958:3958) (3958:3958:3958))
        (PORT d[5] (4571:4571:4571) (4571:4571:4571))
        (PORT d[6] (3988:3988:3988) (3988:3988:3988))
        (PORT d[7] (3618:3618:3618) (3618:3618:3618))
        (PORT d[8] (3471:3471:3471) (3471:3471:3471))
        (PORT d[9] (2603:2603:2603) (2603:2603:2603))
        (PORT d[10] (2530:2530:2530) (2530:2530:2530))
        (PORT d[11] (3954:3954:3954) (3954:3954:3954))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT stall (4383:4383:4383) (4383:4383:4383))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT d[0] (4759:4759:4759) (4759:4759:4759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (4736:4736:4736) (4736:4736:4736))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6395:6395:6395) (6395:6395:6395))
        (PORT clk (1681:1681:1681) (1681:1681:1681))
        (PORT ena (2949:2949:2949) (2949:2949:2949))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4307:4307:4307) (4307:4307:4307))
        (PORT d[1] (2983:2983:2983) (2983:2983:2983))
        (PORT d[2] (3205:3205:3205) (3205:3205:3205))
        (PORT d[3] (2524:2524:2524) (2524:2524:2524))
        (PORT d[4] (3946:3946:3946) (3946:3946:3946))
        (PORT d[5] (3862:3862:3862) (3862:3862:3862))
        (PORT d[6] (4053:4053:4053) (4053:4053:4053))
        (PORT d[7] (3682:3682:3682) (3682:3682:3682))
        (PORT d[8] (2829:2829:2829) (2829:2829:2829))
        (PORT d[9] (2518:2518:2518) (2518:2518:2518))
        (PORT d[10] (2831:2831:2831) (2831:2831:2831))
        (PORT d[11] (2161:2161:2161) (2161:2161:2161))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2967:2967:2967) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2575:2575:2575))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2967:2967:2967) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT d[0] (2967:2967:2967) (2967:2967:2967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2782:2782:2782) (2782:2782:2782))
        (PORT datab (783:783:783) (783:783:783))
        (PORT datad (1158:1158:1158) (1158:1158:1158))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (3986:3986:3986))
        (PORT d[1] (3794:3794:3794) (3794:3794:3794))
        (PORT d[2] (3386:3386:3386) (3386:3386:3386))
        (PORT d[3] (4423:4423:4423) (4423:4423:4423))
        (PORT d[4] (4140:4140:4140) (4140:4140:4140))
        (PORT d[5] (4013:4013:4013) (4013:4013:4013))
        (PORT d[6] (4682:4682:4682) (4682:4682:4682))
        (PORT d[7] (4015:4015:4015) (4015:4015:4015))
        (PORT d[8] (3472:3472:3472) (3472:3472:3472))
        (PORT d[9] (3669:3669:3669) (3669:3669:3669))
        (PORT d[10] (2142:2142:2142) (2142:2142:2142))
        (PORT d[11] (4668:4668:4668) (4668:4668:4668))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT stall (4310:4310:4310) (4310:4310:4310))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT d[0] (5104:5104:5104) (5104:5104:5104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (5081:5081:5081) (5081:5081:5081))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6452:6452:6452) (6452:6452:6452))
        (PORT clk (1685:1685:1685) (1685:1685:1685))
        (PORT ena (2624:2624:2624) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (3921:3921:3921))
        (PORT d[1] (2985:2985:2985) (2985:2985:2985))
        (PORT d[2] (3194:3194:3194) (3194:3194:3194))
        (PORT d[3] (2128:2128:2128) (2128:2128:2128))
        (PORT d[4] (4245:4245:4245) (4245:4245:4245))
        (PORT d[5] (3870:3870:3870) (3870:3870:3870))
        (PORT d[6] (3321:3321:3321) (3321:3321:3321))
        (PORT d[7] (3552:3552:3552) (3552:3552:3552))
        (PORT d[8] (2476:2476:2476) (2476:2476:2476))
        (PORT d[9] (2365:2365:2365) (2365:2365:2365))
        (PORT d[10] (2454:2454:2454) (2454:2454:2454))
        (PORT d[11] (2373:2373:2373) (2373:2373:2373))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (2642:2642:2642) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2250:2250:2250))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (2642:2642:2642) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT d[0] (2642:2642:2642) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4317:4317:4317) (4317:4317:4317))
        (PORT d[1] (4521:4521:4521) (4521:4521:4521))
        (PORT d[2] (3387:3387:3387) (3387:3387:3387))
        (PORT d[3] (4384:4384:4384) (4384:4384:4384))
        (PORT d[4] (4133:4133:4133) (4133:4133:4133))
        (PORT d[5] (4379:4379:4379) (4379:4379:4379))
        (PORT d[6] (4751:4751:4751) (4751:4751:4751))
        (PORT d[7] (4039:4039:4039) (4039:4039:4039))
        (PORT d[8] (3491:3491:3491) (3491:3491:3491))
        (PORT d[9] (3377:3377:3377) (3377:3377:3377))
        (PORT d[10] (2150:2150:2150) (2150:2150:2150))
        (PORT d[11] (4695:4695:4695) (4695:4695:4695))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT stall (3986:3986:3986) (3986:3986:3986))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT d[0] (4949:4949:4949) (4949:4949:4949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1653:1653:1653))
        (PORT ena (4926:4926:4926) (4926:4926:4926))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6485:6485:6485) (6485:6485:6485))
        (PORT clk (1688:1688:1688) (1688:1688:1688))
        (PORT ena (2954:2954:2954) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4705:4705:4705) (4705:4705:4705))
        (PORT d[1] (3356:3356:3356) (3356:3356:3356))
        (PORT d[2] (3140:3140:3140) (3140:3140:3140))
        (PORT d[3] (2466:2466:2466) (2466:2466:2466))
        (PORT d[4] (3899:3899:3899) (3899:3899:3899))
        (PORT d[5] (3871:3871:3871) (3871:3871:3871))
        (PORT d[6] (3289:3289:3289) (3289:3289:3289))
        (PORT d[7] (3207:3207:3207) (3207:3207:3207))
        (PORT d[8] (2480:2480:2480) (2480:2480:2480))
        (PORT d[9] (2023:2023:2023) (2023:2023:2023))
        (PORT d[10] (2425:2425:2425) (2425:2425:2425))
        (PORT d[11] (2134:2134:2134) (2134:2134:2134))
        (PORT clk (1706:1706:1706) (1706:1706:1706))
        (PORT ena (2972:2972:2972) (2972:2972:2972))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2580:2580:2580))
        (PORT clk (1706:1706:1706) (1706:1706:1706))
        (PORT ena (2972:2972:2972) (2972:2972:2972))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1706:1706:1706))
        (PORT d[0] (2972:2972:2972) (2972:2972:2972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2783:2783:2783) (2783:2783:2783))
        (PORT datab (828:828:828) (828:828:828))
        (PORT datac (843:843:843) (843:843:843))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (844:844:844) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2264:2264:2264))
        (PORT d[1] (1974:1974:1974) (1974:1974:1974))
        (PORT d[2] (1929:1929:1929) (1929:1929:1929))
        (PORT d[3] (2269:2269:2269) (2269:2269:2269))
        (PORT d[4] (2357:2357:2357) (2357:2357:2357))
        (PORT d[5] (2555:2555:2555) (2555:2555:2555))
        (PORT d[6] (1948:1948:1948) (1948:1948:1948))
        (PORT d[7] (1892:1892:1892) (1892:1892:1892))
        (PORT d[8] (2231:2231:2231) (2231:2231:2231))
        (PORT d[9] (2499:2499:2499) (2499:2499:2499))
        (PORT d[10] (1936:1936:1936) (1936:1936:1936))
        (PORT d[11] (1578:1578:1578) (1578:1578:1578))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT stall (1819:1819:1819) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT d[0] (2412:2412:2412) (2412:2412:2412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (2389:2389:2389) (2389:2389:2389))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6423:6423:6423) (6423:6423:6423))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT ena (2417:2417:2417) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2235:2235:2235))
        (PORT d[1] (2193:2193:2193) (2193:2193:2193))
        (PORT d[2] (1949:1949:1949) (1949:1949:1949))
        (PORT d[3] (2037:2037:2037) (2037:2037:2037))
        (PORT d[4] (1922:1922:1922) (1922:1922:1922))
        (PORT d[5] (1963:1963:1963) (1963:1963:1963))
        (PORT d[6] (2332:2332:2332) (2332:2332:2332))
        (PORT d[7] (2287:2287:2287) (2287:2287:2287))
        (PORT d[8] (1924:1924:1924) (1924:1924:1924))
        (PORT d[9] (1867:1867:1867) (1867:1867:1867))
        (PORT d[10] (2276:2276:2276) (2276:2276:2276))
        (PORT d[11] (1864:1864:1864) (1864:1864:1864))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (2435:2435:2435) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2043:2043:2043))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (2435:2435:2435) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT d[0] (2435:2435:2435) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (3984:3984:3984))
        (PORT d[1] (4093:4093:4093) (4093:4093:4093))
        (PORT d[2] (3659:3659:3659) (3659:3659:3659))
        (PORT d[3] (4746:4746:4746) (4746:4746:4746))
        (PORT d[4] (3685:3685:3685) (3685:3685:3685))
        (PORT d[5] (4002:4002:4002) (4002:4002:4002))
        (PORT d[6] (4667:4667:4667) (4667:4667:4667))
        (PORT d[7] (4009:4009:4009) (4009:4009:4009))
        (PORT d[8] (3455:3455:3455) (3455:3455:3455))
        (PORT d[9] (2998:2998:2998) (2998:2998:2998))
        (PORT d[10] (2144:2144:2144) (2144:2144:2144))
        (PORT d[11] (4337:4337:4337) (4337:4337:4337))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT stall (4720:4720:4720) (4720:4720:4720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT d[0] (5278:5278:5278) (5278:5278:5278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (5255:5255:5255) (5255:5255:5255))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6260:6260:6260) (6260:6260:6260))
        (PORT clk (1681:1681:1681) (1681:1681:1681))
        (PORT ena (2710:2710:2710) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4685:4685:4685))
        (PORT d[1] (2994:2994:2994) (2994:2994:2994))
        (PORT d[2] (3230:3230:3230) (3230:3230:3230))
        (PORT d[3] (2165:2165:2165) (2165:2165:2165))
        (PORT d[4] (4241:4241:4241) (4241:4241:4241))
        (PORT d[5] (3832:3832:3832) (3832:3832:3832))
        (PORT d[6] (3345:3345:3345) (3345:3345:3345))
        (PORT d[7] (3561:3561:3561) (3561:3561:3561))
        (PORT d[8] (2459:2459:2459) (2459:2459:2459))
        (PORT d[9] (2391:2391:2391) (2391:2391:2391))
        (PORT d[10] (2459:2459:2459) (2459:2459:2459))
        (PORT d[11] (2152:2152:2152) (2152:2152:2152))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2728:2728:2728) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2336:2336:2336))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2728:2728:2728) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT d[0] (2728:2728:2728) (2728:2728:2728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2786:2786:2786) (2786:2786:2786))
        (PORT datac (1994:1994:1994) (1994:1994:1994))
        (PORT datad (799:799:799) (799:799:799))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_C15\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1592:1592:1592) (1592:1592:1592))
        (IOPATH datain padio (2830:2830:2830) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_G16\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2807:2807:2807) (2807:2807:2807))
        (IOPATH datain padio (2820:2820:2820) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_M2\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3429:3429:3429) (3429:3429:3429))
        (IOPATH datain padio (2830:2830:2830) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_D2\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3331:3331:3331) (3331:3331:3331))
        (IOPATH datain padio (2830:2830:2830) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[15\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2857:2857:2857) (2857:2857:2857))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[14\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2271:2271:2271) (2271:2271:2271))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2560:2560:2560) (2560:2560:2560))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2925:2925:2925) (2925:2925:2925))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1724:1724:1724) (1724:1724:1724))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2871:2871:2871) (2871:2871:2871))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2351:2351:2351) (2351:2351:2351))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2286:2286:2286) (2286:2286:2286))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1752:1752:1752) (1752:1752:1752))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1747:1747:1747) (1747:1747:1747))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2049:2049:2049) (2049:2049:2049))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2053:2053:2053) (2053:2053:2053))
        (IOPATH datain padio (2996:2996:2996) (2996:2996:2996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2336:2336:2336) (2336:2336:2336))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2457:2457:2457) (2457:2457:2457))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2435:2435:2435) (2435:2435:2435))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2482:2482:2482) (2482:2482:2482))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
)
