Test signal = /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/r.d.step
oldval = 0
pos1: -1 pos0: 0 posU: -1
newval = 1
Signal value: 0
oldval = 0
pos1: -1 pos0: 0 posU: -1
newval = 1
force in 74704
651,940 ns >> iteration no: 0
======================================
progstatus: 0
execerr: 0
latent: 1
progstatus default value, probably error!
>>>>>>>>>>>>>>> 684240000
======================================
