set io_busy to 0 (set to 1 in the first cycle that the command appears)
set other valid output signals to 0.

important commands:
git submodule update --remote ./templateAcceleratorProj/
git submodule add https://git-repository.templateAcceleratorProj.git
in order to compile (RoCC):
1.  go to sims/verilator.   
2.  source env.sh
3.  make CONFIG=templateAccConfig 
cp ../../generators/template_accelerator_proj/src/main/resources/vsrc/templateAccBlackBox.v /home/user/Desktop/chipyard/sims/verilator/generated-src/chipyard.TestHarness.templateAccConfig/gen-collateral/templateAccBlackBox.v
