{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 00:47:02 2010 " "Info: Processing started: Wed Mar 24 00:47:02 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch " "Info: Found design unit 1: controller-arch" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitbrain.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitbrain.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitbrain " "Info: Found entity 1: 8bitbrain" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2p.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s2p-arch " "Info: Found design unit 1: s2p-arch" {  } { { "s2p.vhd" "" { Text "c:/workspace/8bitbrain/s2p.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 s2p " "Info: Found entity 1: s2p" {  } { { "s2p.vhd" "" { Text "c:/workspace/8bitbrain/s2p.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixer-arch " "Info: Found design unit 1: mixer-arch" {  } { { "mixer.vhd" "" { Text "c:/workspace/8bitbrain/mixer.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mixer " "Info: Found entity 1: mixer" {  } { { "mixer.vhd" "" { Text "c:/workspace/8bitbrain/mixer.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2s.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file p2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2s-arch " "Info: Found design unit 1: p2s-arch" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 p2s " "Info: Found entity 1: p2s" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrgen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addrgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addrgen-arch " "Info: Found design unit 1: addrgen-arch" {  } { { "addrgen.vhd" "" { Text "c:/workspace/8bitbrain/addrgen.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addrgen " "Info: Found entity 1: addrgen" {  } { { "addrgen.vhd" "" { Text "c:/workspace/8bitbrain/addrgen.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulator-arch " "Info: Found design unit 1: modulator-arch" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Info: Found entity 1: modulator" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Info: Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Info: Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brain_pkg.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file brain_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brain_pkg " "Info: Found design unit 1: brain_pkg" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 brain_pkg-body " "Info: Found design unit 2: brain_pkg-body" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file controllertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controllertest " "Info: Found entity 1: controllertest" {  } { { "controllertest.bdf" "" { Schematic "c:/workspace/8bitbrain/controllertest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2stest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file p2stest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 p2stest " "Info: Found entity 1: p2stest" {  } { { "p2stest.bdf" "" { Schematic "c:/workspace/8bitbrain/p2stest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file btn_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_reg-arch " "Info: Found design unit 1: btn_reg-arch" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 btn_reg " "Info: Found entity 1: btn_reg" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixeradd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mixeradd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixeradd-SYN " "Info: Found design unit 1: mixeradd-SYN" {  } { { "mixeradd.vhd" "" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mixeradd " "Info: Found entity 1: mixeradd" {  } { { "mixeradd.vhd" "" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixermult.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mixermult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixermult-SYN " "Info: Found design unit 1: mixermult-SYN" {  } { { "mixermult.vhd" "" { Text "c:/workspace/8bitbrain/mixermult.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mixermult " "Info: Found entity 1: mixermult" {  } { { "mixermult.vhd" "" { Text "c:/workspace/8bitbrain/mixermult.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixersub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mixersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixersub-SYN " "Info: Found design unit 1: mixersub-SYN" {  } { { "mixersub.vhd" "" { Text "c:/workspace/8bitbrain/mixersub.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mixersub " "Info: Found entity 1: mixersub" {  } { { "mixersub.vhd" "" { Text "c:/workspace/8bitbrain/mixersub.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asdrmult.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file asdrmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asdrmult-SYN " "Info: Found design unit 1: asdrmult-SYN" {  } { { "asdrmult.vhd" "" { Text "c:/workspace/8bitbrain/asdrmult.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asdrmult " "Info: Found entity 1: asdrmult" {  } { { "asdrmult.vhd" "" { Text "c:/workspace/8bitbrain/asdrmult.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asdrdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file asdrdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asdrdiv-SYN " "Info: Found design unit 1: asdrdiv-SYN" {  } { { "asdrdiv.vhd" "" { Text "c:/workspace/8bitbrain/asdrdiv.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asdrdiv " "Info: Found entity 1: asdrdiv" {  } { { "asdrdiv.vhd" "" { Text "c:/workspace/8bitbrain/asdrdiv.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequencer-arch " "Info: Found design unit 1: sequencer-arch" {  } { { "sequencer.vhd" "" { Text "c:/workspace/8bitbrain/sequencer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Info: Found entity 1: sequencer" {  } { { "sequencer.vhd" "" { Text "c:/workspace/8bitbrain/sequencer.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maj7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file maj7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maj7-SYN " "Info: Found design unit 1: maj7-SYN" {  } { { "maj7.vhd" "" { Text "c:/workspace/8bitbrain/maj7.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 maj7 " "Info: Found entity 1: maj7" {  } { { "maj7.vhd" "" { Text "c:/workspace/8bitbrain/maj7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arp_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file arp_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arp_mux-SYN " "Info: Found design unit 1: arp_mux-SYN" {  } { { "arp_mux.vhd" "" { Text "c:/workspace/8bitbrain/arp_mux.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 arp_mux " "Info: Found entity 1: arp_mux" {  } { { "arp_mux.vhd" "" { Text "c:/workspace/8bitbrain/arp_mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "8bitbrain " "Info: Elaborating entity \"8bitbrain\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2p s2p:inst " "Info: Elaborating entity \"s2p\" for hierarchy \"s2p:inst\"" {  } { { "8bitbrain.bdf" "inst" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 32 -64 88 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2s p2s:inst5 " "Info: Elaborating entity \"p2s\" for hierarchy \"p2s:inst5\"" {  } { { "8bitbrain.bdf" "inst5" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 96 1616 1776 224 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ioclk p2s.vhd(30) " "Warning (10492): VHDL Process Statement warning at p2s.vhd(30): signal \"i_ioclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixer mixer:inst2 " "Info: Elaborating entity \"mixer\" for hierarchy \"mixer:inst2\"" {  } { { "8bitbrain.bdf" "inst2" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 112 1304 1504 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixeradd mixer:inst2\|mixeradd:add1 " "Info: Elaborating entity \"mixeradd\" for hierarchy \"mixer:inst2\|mixeradd:add1\"" {  } { { "mixer.vhd" "add1" { Text "c:/workspace/8bitbrain/mixer.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component " "Info: Elaborating entity \"parallel_add\" for hierarchy \"mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\"" {  } { { "mixeradd.vhd" "parallel_add_component" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component " "Info: Elaborated megafunction instantiation \"mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\"" {  } { { "mixeradd.vhd" "" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component " "Info: Instantiated megafunction \"mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Info: Parameter \"width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Info: Parameter \"size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Info: Parameter \"widthr\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Info: Parameter \"shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Info: Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Info: Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Info: Parameter \"pipeline\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Info: Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type parallel_add " "Info: Parameter \"lpm_type\" = \"parallel_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mixeradd.vhd" "" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_mqe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/par_add_mqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_mqe " "Info: Found entity 1: par_add_mqe" {  } { { "db/par_add_mqe.tdf" "" { Text "c:/workspace/8bitbrain/db/par_add_mqe.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_mqe mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\|par_add_mqe:auto_generated " "Info: Elaborating entity \"par_add_mqe\" for hierarchy \"mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\|par_add_mqe:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixermult mixer:inst2\|mixermult:mult1 " "Info: Elaborating entity \"mixermult\" for hierarchy \"mixer:inst2\|mixermult:mult1\"" {  } { { "mixer.vhd" "mult1" { Text "c:/workspace/8bitbrain/mixer.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\"" {  } { { "mixermult.vhd" "lpm_mult_component" { Text "c:/workspace/8bitbrain/mixermult.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\"" {  } { { "mixermult.vhd" "" { Text "c:/workspace/8bitbrain/mixermult.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Info: Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Info: Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Info: Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mixermult.vhd" "" { Text "c:/workspace/8bitbrain/mixermult.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3bn.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_3bn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3bn " "Info: Found entity 1: mult_3bn" {  } { { "db/mult_3bn.tdf" "" { Text "c:/workspace/8bitbrain/db/mult_3bn.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3bn mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\|mult_3bn:auto_generated " "Info: Elaborating entity \"mult_3bn\" for hierarchy \"mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\|mult_3bn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixersub mixer:inst2\|mixersub:sub1 " "Info: Elaborating entity \"mixersub\" for hierarchy \"mixer:inst2\|mixersub:sub1\"" {  } { { "mixer.vhd" "sub1" { Text "c:/workspace/8bitbrain/mixer.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "mixersub.vhd" "lpm_add_sub_component" { Text "c:/workspace/8bitbrain/mixersub.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "mixersub.vhd" "" { Text "c:/workspace/8bitbrain/mixersub.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mixersub.vhd" "" { Text "c:/workspace/8bitbrain/mixersub.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pmh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_pmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pmh " "Info: Found entity 1: add_sub_pmh" {  } { { "db/add_sub_pmh.tdf" "" { Text "c:/workspace/8bitbrain/db/add_sub_pmh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pmh mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\|add_sub_pmh:auto_generated " "Info: Elaborating entity \"add_sub_pmh\" for hierarchy \"mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\|add_sub_pmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulator modulator:inst3 " "Info: Elaborating entity \"modulator\" for hierarchy \"modulator:inst3\"" {  } { { "8bitbrain.bdf" "inst3" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 96 1056 1264 320 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDRout modulator.vhd(14) " "Warning (10541): VHDL Signal Declaration warning at modulator.vhd(14): used implicit default value for signal \"VASDRout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst1 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst1\"" {  } { { "8bitbrain.bdf" "inst1" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 56 200 440 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDRld controller.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(16): used implicit default value for signal \"VASDRld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDRout controller.vhd(17) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"VASDRout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q controller.vhd(17) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "voice_sel controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"voice_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDR_sel controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"VASDR_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q_ld controller.vhd(19) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal \"q_ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "filtfreq_ld controller.vhd(19) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal \"filtfreq_ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "filter_freq controller.vhd(21) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(21): used implicit default value for signal \"filter_freq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ch2offset2 controller.vhd(29) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(29): used implicit default value for signal \"ch2offset2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ch2offset3 controller.vhd(29) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(29): used implicit default value for signal \"ch2offset3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ch3offset2 controller.vhd(29) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(29): used implicit default value for signal \"ch3offset2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ch3offset3 controller.vhd(29) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(29): used implicit default value for signal \"ch3offset3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curbtns controller.vhd(124) " "Warning (10492): VHDL Process Statement warning at controller.vhd(124): signal \"curbtns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curbtns controller.vhd(125) " "Warning (10492): VHDL Process Statement warning at controller.vhd(125): signal \"curbtns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "diff_btn_vec controller.vhd(122) " "Warning (10631): VHDL Process Statement warning at controller.vhd(122): inferring latch(es) for signal or variable \"diff_btn_vec\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ch1offset2 controller.vhd(122) " "Warning (10631): VHDL Process Statement warning at controller.vhd(122): inferring latch(es) for signal or variable \"ch1offset2\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ch1offset3 controller.vhd(122) " "Warning (10631): VHDL Process Statement warning at controller.vhd(122): inferring latch(es) for signal or variable \"ch1offset3\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "play_vec controller.vhd(301) " "Warning (10492): VHDL Process Statement warning at controller.vhd(301): signal \"play_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_play_vec controller.vhd(301) " "Warning (10492): VHDL Process Statement warning at controller.vhd(301): signal \"prev_play_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trig_vec controller.vhd(303) " "Warning (10492): VHDL Process Statement warning at controller.vhd(303): signal \"trig_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_trig_vec controller.vhd(303) " "Warning (10492): VHDL Process Statement warning at controller.vhd(303): signal \"prev_trig_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[0\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset3\[0\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[1\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset3\[1\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[2\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset3\[2\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[3\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset3\[3\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[4\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset3\[4\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[5\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset3\[5\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[0\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset2\[0\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[1\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset2\[1\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[2\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset2\[2\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[3\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset2\[3\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[4\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset2\[4\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[5\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset2\[5\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[1\] controller.vhd(122) " "Info (10041): Inferred latch for \"diff_btn_vec\[1\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[2\] controller.vhd(122) " "Info (10041): Inferred latch for \"diff_btn_vec\[2\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[3\] controller.vhd(122) " "Info (10041): Inferred latch for \"diff_btn_vec\[3\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[4\] controller.vhd(122) " "Info (10041): Inferred latch for \"diff_btn_vec\[4\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[5\] controller.vhd(122) " "Info (10041): Inferred latch for \"diff_btn_vec\[5\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[6\] controller.vhd(122) " "Info (10041): Inferred latch for \"diff_btn_vec\[6\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_reg btn_reg:inst4 " "Info: Elaborating entity \"btn_reg\" for hierarchy \"btn_reg:inst4\"" {  } { { "8bitbrain.bdf" "inst4" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 136 -240 -80 232 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wavegenerator.bdf 1 1 " "Warning: Using design file wavegenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wavegenerator " "Info: Found entity 1: wavegenerator" {  } { { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavegenerator wavegenerator:inst6 " "Info: Elaborating entity \"wavegenerator\" for hierarchy \"wavegenerator:inst6\"" {  } { { "8bitbrain.bdf" "inst6" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 192 736 944 320 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "voice_sel " "Warning: Pin \"voice_sel\" not connected" {  } { { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 536 16 184 552 "voice_sel\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altsyncram0.tdf 1 1 " "Warning: Using design file altsyncram0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram0 " "Info: Found entity 1: altsyncram0" {  } { { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram0 wavegenerator:inst6\|altsyncram0:inst3 " "Info: Elaborating entity \"altsyncram0\" for hierarchy \"wavegenerator:inst6\|altsyncram0:inst3\"" {  } { { "wavegenerator.bdf" "inst3" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 136 344 600 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\"" {  } { { "altsyncram0.tdf" "altsyncram_component" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\"" {  } { { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info: Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Info: Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Info: Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Info: Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE triangle.mif " "Info: Parameter \"INIT_FILE\" = \"triangle.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u1b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u1b1 " "Info: Found entity 1: altsyncram_u1b1" {  } { { "db/altsyncram_u1b1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_u1b1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u1b1 wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated " "Info: Elaborating entity \"altsyncram_u1b1\" for hierarchy \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrgen wavegenerator:inst6\|addrgen:inst " "Info: Elaborating entity \"addrgen\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\"" {  } { { "wavegenerator.bdf" "inst" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 136 152 304 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "none addrgen.vhd(18) " "Warning (10036): Verilog HDL or VHDL warning at addrgen.vhd(18): object \"none\" assigned a value but never read" {  } { { "addrgen.vhd" "" { Text "c:/workspace/8bitbrain/addrgen.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide0 wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1 " "Info: Elaborating entity \"lpm_divide0\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\"" {  } { { "addrgen.vhd" "div1" { Text "c:/workspace/8bitbrain/addrgen.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component " "Info: Elaborating entity \"lpm_divide\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide0.vhd" "lpm_divide_component" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component " "Info: Elaborated megafunction instantiation \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component " "Info: Instantiated megafunction \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Info: Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Info: Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Info: Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 13 " "Info: Parameter \"lpm_widthd\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 18 " "Info: Parameter \"lpm_widthn\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gft.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gft " "Info: Found entity 1: lpm_divide_gft" {  } { { "db/lpm_divide_gft.tdf" "" { Text "c:/workspace/8bitbrain/db/lpm_divide_gft.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_gft wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated " "Info: Elaborating entity \"lpm_divide_gft\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_q8i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_q8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_q8i " "Info: Found entity 1: sign_div_unsign_q8i" {  } { { "db/sign_div_unsign_q8i.tdf" "" { Text "c:/workspace/8bitbrain/db/sign_div_unsign_q8i.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_q8i wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider " "Info: Elaborating entity \"sign_div_unsign_q8i\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\"" {  } { { "db/lpm_divide_gft.tdf" "divider" { Text "c:/workspace/8bitbrain/db/lpm_divide_gft.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8nf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_8nf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8nf " "Info: Found entity 1: alt_u_div_8nf" {  } { { "db/alt_u_div_8nf.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_8nf.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_8nf wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider " "Info: Elaborating entity \"alt_u_div_8nf\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\"" {  } { { "db/sign_div_unsign_q8i.tdf" "divider" { Text "c:/workspace/8bitbrain/db/sign_div_unsign_q8i.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "c:/workspace/8bitbrain/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|add_sub_lkc:add_sub_0 " "Info: Elaborating entity \"add_sub_lkc\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_8nf.tdf" "add_sub_0" { Text "c:/workspace/8bitbrain/db/alt_u_div_8nf.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "c:/workspace/8bitbrain/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|add_sub_mkc:add_sub_1 " "Info: Elaborating entity \"add_sub_mkc\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_8nf.tdf" "add_sub_1" { Text "c:/workspace/8bitbrain/db/alt_u_div_8nf.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_mux arp_mux:inst10 " "Info: Elaborating entity \"arp_mux\" for hierarchy \"arp_mux:inst10\"" {  } { { "8bitbrain.bdf" "inst10" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 328 768 920 408 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX arp_mux:inst10\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"arp_mux:inst10\|LPM_MUX:lpm_mux_component\"" {  } { { "arp_mux.vhd" "lpm_mux_component" { Text "c:/workspace/8bitbrain/arp_mux.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arp_mux:inst10\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"arp_mux:inst10\|LPM_MUX:lpm_mux_component\"" {  } { { "arp_mux.vhd" "" { Text "c:/workspace/8bitbrain/arp_mux.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arp_mux:inst10\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"arp_mux:inst10\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Info: Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "arp_mux.vhd" "" { Text "c:/workspace/8bitbrain/arp_mux.vhd" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j4e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_j4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j4e " "Info: Found entity 1: mux_j4e" {  } { { "db/mux_j4e.tdf" "" { Text "c:/workspace/8bitbrain/db/mux_j4e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j4e arp_mux:inst10\|LPM_MUX:lpm_mux_component\|mux_j4e:auto_generated " "Info: Elaborating entity \"mux_j4e\" for hierarchy \"arp_mux:inst10\|LPM_MUX:lpm_mux_component\|mux_j4e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer sequencer:inst9 " "Info: Elaborating entity \"sequencer\" for hierarchy \"sequencer:inst9\"" {  } { { "8bitbrain.bdf" "inst9" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 424 528 712 616 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "freq2 sequencer.vhd(14) " "Warning (10541): VHDL Signal Declaration warning at sequencer.vhd(14): used implicit default value for signal \"freq2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sequencer.vhd" "" { Text "c:/workspace/8bitbrain/sequencer.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "freq3 sequencer.vhd(14) " "Warning (10541): VHDL Signal Declaration warning at sequencer.vhd(14): used implicit default value for signal \"freq3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sequencer.vhd" "" { Text "c:/workspace/8bitbrain/sequencer.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj7 sequencer:inst9\|maj7:sequence " "Info: Elaborating entity \"maj7\" for hierarchy \"sequencer:inst9\|maj7:sequence\"" {  } { { "sequencer.vhd" "sequence" { Text "c:/workspace/8bitbrain/sequencer.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\"" {  } { { "maj7.vhd" "altsyncram_component" { Text "c:/workspace/8bitbrain/maj7.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\"" {  } { { "maj7.vhd" "" { Text "c:/workspace/8bitbrain/maj7.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file maj7.mif " "Info: Parameter \"init_file\" = \"maj7.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ARP " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ARP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "maj7.vhd" "" { Text "c:/workspace/8bitbrain/maj7.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pec1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pec1 " "Info: Found entity 1: altsyncram_pec1" {  } { { "db/altsyncram_pec1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pec1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pec1 sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated " "Info: Elaborating entity \"altsyncram_pec1\" for hierarchy \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_en82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_en82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_en82 " "Info: Found entity 1: altsyncram_en82" {  } { { "db/altsyncram_en82.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_en82.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_en82 sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|altsyncram_en82:altsyncram1 " "Info: Elaborating entity \"altsyncram_en82\" for hierarchy \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|altsyncram_en82:altsyncram1\"" {  } { { "db/altsyncram_pec1.tdf" "altsyncram1" { Text "c:/workspace/8bitbrain/db/altsyncram_pec1.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pec1.tdf" "mgl_prim2" { Text "c:/workspace/8bitbrain/db/altsyncram_pec1.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pec1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pec1.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Info: Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1095913472 " "Info: Parameter \"NODE_NAME\" = \"1095913472\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Info: Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Info: Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Info: Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_pec1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pec1.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tps3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tps3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tps3 " "Info: Found entity 1: altsyncram_tps3" {  } { { "db/altsyncram_tps3.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_tps3.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aeq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aeq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aeq1 " "Info: Found entity 1: altsyncram_aeq1" {  } { { "db/altsyncram_aeq1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_aeq1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Info: Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "c:/workspace/8bitbrain/db/mux_doc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "c:/workspace/8bitbrain/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ci " "Info: Found entity 1: cntr_0ci" {  } { { "db/cntr_0ci.tdf" "" { Text "c:/workspace/8bitbrain/db/cntr_0ci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "c:/workspace/8bitbrain/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_32j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_32j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_32j " "Info: Found entity 1: cntr_32j" {  } { { "db/cntr_32j.tdf" "" { Text "c:/workspace/8bitbrain/db/cntr_32j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbi " "Info: Found entity 1: cntr_vbi" {  } { { "db/cntr_vbi.tdf" "" { Text "c:/workspace/8bitbrain/db/cntr_vbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "c:/workspace/8bitbrain/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "c:/workspace/8bitbrain/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "74 " "Info: Ignored 74 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "74 " "Info: Ignored 74 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "8 " "Info: Found 8 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram6 " "Info: RAM logic \"controller:inst1\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram6" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram7 " "Info: RAM logic \"controller:inst1\|Ram7\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram7" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram5 " "Info: RAM logic \"controller:inst1\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram5" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram4 " "Info: RAM logic \"controller:inst1\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram4" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram3 " "Info: RAM logic \"controller:inst1\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram3" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram0 " "Info: RAM logic \"controller:inst1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram0" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram2 " "Info: RAM logic \"controller:inst1\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram2" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram1 " "Info: RAM logic \"controller:inst1\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram1" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "sequencer:inst9\|Mux12~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"sequencer:inst9\|Mux12~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Info: Parameter WIDTH_A set to 12" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Info: Parameter WIDTHAD_A set to 9" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Info: Parameter NUMWORDS_A set to 512" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE 8bitbrain.8bitbrain0.rtl.mif " "Info: Parameter INIT_FILE set to 8bitbrain.8bitbrain0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "brain_pkg.vhd" "Mux12~0" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Info: Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult8 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult8\"" {  } { { "brain_pkg.vhd" "Mult8" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 50 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div8\"" {  } { { "brain_pkg.vhd" "Div8" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 51 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult6 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult6\"" {  } { { "brain_pkg.vhd" "Mult6" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 21 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div6\"" {  } { { "brain_pkg.vhd" "Div6" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult7 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult7\"" {  } { { "brain_pkg.vhd" "Mult7" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 35 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div7\"" {  } { { "brain_pkg.vhd" "Div7" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 36 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult2\"" {  } { { "brain_pkg.vhd" "Mult2" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 50 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div2\"" {  } { { "brain_pkg.vhd" "Div2" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 51 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult0\"" {  } { { "brain_pkg.vhd" "Mult0" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 21 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div0\"" {  } { { "brain_pkg.vhd" "Div0" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult5 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult5\"" {  } { { "brain_pkg.vhd" "Mult5" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 50 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div5\"" {  } { { "brain_pkg.vhd" "Div5" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 51 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult3\"" {  } { { "brain_pkg.vhd" "Mult3" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 21 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div3\"" {  } { { "brain_pkg.vhd" "Div3" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult1\"" {  } { { "brain_pkg.vhd" "Mult1" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 35 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div1\"" {  } { { "brain_pkg.vhd" "Div1" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 36 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult4 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult4\"" {  } { { "brain_pkg.vhd" "Mult4" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 35 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div4\"" {  } { { "brain_pkg.vhd" "Div4" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 36 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sequencer:inst9\|altsyncram:Mux12_rtl_0 " "Info: Elaborated megafunction instantiation \"sequencer:inst9\|altsyncram:Mux12_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sequencer:inst9\|altsyncram:Mux12_rtl_0 " "Info: Instantiated megafunction \"sequencer:inst9\|altsyncram:Mux12_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Info: Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Info: Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Info: Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE 8bitbrain.8bitbrain0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"8bitbrain.8bitbrain0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1j01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j01 " "Info: Found entity 1: altsyncram_1j01" {  } { { "db/altsyncram_1j01.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_1j01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "modulator:inst3\|lpm_mult:Mult8 " "Info: Elaborated megafunction instantiation \"modulator:inst3\|lpm_mult:Mult8\"" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulator:inst3\|lpm_mult:Mult8 " "Info: Instantiated megafunction \"modulator:inst3\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Info: Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Info: Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 50 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qt01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_qt01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qt01 " "Info: Found entity 1: mult_qt01" {  } { { "db/mult_qt01.tdf" "" { Text "c:/workspace/8bitbrain/db/mult_qt01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "modulator:inst3\|lpm_divide:Div8 " "Info: Elaborated megafunction instantiation \"modulator:inst3\|lpm_divide:Div8\"" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 51 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulator:inst3\|lpm_divide:Div8 " "Info: Instantiated megafunction \"modulator:inst3\|lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Info: Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 51 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_fem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fem " "Info: Found entity 1: lpm_divide_fem" {  } { { "db/lpm_divide_fem.tdf" "" { Text "c:/workspace/8bitbrain/db/lpm_divide_fem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Info: Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "c:/workspace/8bitbrain/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Info: Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "modulator:inst3\|lpm_mult:Mult6 " "Info: Elaborated megafunction instantiation \"modulator:inst3\|lpm_mult:Mult6\"" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulator:inst3\|lpm_mult:Mult6 " "Info: Instantiated megafunction \"modulator:inst3\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Info: Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Info: Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Info: Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 21 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_it01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_it01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_it01 " "Info: Found entity 1: mult_it01" {  } { { "db/mult_it01.tdf" "" { Text "c:/workspace/8bitbrain/db/mult_it01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "modulator:inst3\|lpm_divide:Div6 " "Info: Elaborated megafunction instantiation \"modulator:inst3\|lpm_divide:Div6\"" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulator:inst3\|lpm_divide:Div6 " "Info: Instantiated megafunction \"modulator:inst3\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Info: Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 22 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "modulator:inst3\|lpm_divide:Div7 " "Info: Elaborated megafunction instantiation \"modulator:inst3\|lpm_divide:Div7\"" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulator:inst3\|lpm_divide:Div7 " "Info: Instantiated megafunction \"modulator:inst3\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Info: Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 36 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|diff_btn_vec\[2\] " "Warning: Latch controller:inst1\|diff_btn_vec\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|diff_btn_vec~1 " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst1\|diff_btn_vec~1" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|diff_btn_vec\[1\] " "Warning: Latch controller:inst1\|diff_btn_vec\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA btn_reg:inst4\|btn_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4\|btn_reg\[1\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|diff_btn_vec\[3\] " "Warning: Latch controller:inst1\|diff_btn_vec\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA btn_reg:inst4\|btn_reg\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4\|btn_reg\[3\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|diff_btn_vec\[5\] " "Warning: Latch controller:inst1\|diff_btn_vec\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA btn_reg:inst4\|btn_reg\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4\|btn_reg\[5\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|diff_btn_vec\[4\] " "Warning: Latch controller:inst1\|diff_btn_vec\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA btn_reg:inst4\|btn_reg\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4\|btn_reg\[4\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|diff_btn_vec\[6\] " "Warning: Latch controller:inst1\|diff_btn_vec\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA btn_reg:inst4\|btn_reg\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4\|btn_reg\[6\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 88 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 38 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 38 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Warning: Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "Warning (15610): No output dependent on input pin \"data_in\[6\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "Warning (15610): No output dependent on input pin \"data_in\[5\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "Warning (15610): No output dependent on input pin \"data_in\[4\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "Warning (15610): No output dependent on input pin \"data_in\[3\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "Warning (15610): No output dependent on input pin \"data_in\[2\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "Warning (15610): No output dependent on input pin \"data_in\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "Warning (15610): No output dependent on input pin \"data_in\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "edit_change_rot\[1\] " "Warning (15610): No output dependent on input pin \"edit_change_rot\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 192 -24 168 208 "edit_change_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "edit_change_rot\[0\] " "Warning (15610): No output dependent on input pin \"edit_change_rot\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 192 -24 168 208 "edit_change_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "edit_select_rot\[1\] " "Warning (15610): No output dependent on input pin \"edit_select_rot\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 176 -16 168 192 "edit_select_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "edit_select_rot\[0\] " "Warning (15610): No output dependent on input pin \"edit_select_rot\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 176 -16 168 192 "edit_select_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wave_bank_rot\[1\] " "Warning (15610): No output dependent on input pin \"wave_bank_rot\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 224 -24 168 240 "wave_bank_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wave_bank_rot\[0\] " "Warning (15610): No output dependent on input pin \"wave_bank_rot\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 224 -24 168 240 "wave_bank_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waveform_rot\[1\] " "Warning (15610): No output dependent on input pin \"waveform_rot\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 208 -16 168 224 "waveform_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waveform_rot\[0\] " "Warning (15610): No output dependent on input pin \"waveform_rot\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 208 -16 168 224 "waveform_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7263 " "Info: Implemented 7263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Info: Implemented 31 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "7128 " "Info: Implemented 7128 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "74 " "Info: Implemented 74 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "22 " "Info: Implemented 22 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 00:47:57 2010 " "Info: Processing ended: Wed Mar 24 00:47:57 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Info: Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Info: Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 00:47:58 2010 " "Info: Processing started: Wed Mar 24 00:47:58 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 8bitbrain -c 8bitbrain " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 8bitbrain -c 8bitbrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "8bitbrain EP2C8T144C8 " "Info: Selected device EP2C8T144C8 for design \"8bitbrain\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Info: Device EP2C5T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ASDO~" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~nCSO~" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~LVDS54p/nCEO~" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 34 " "Warning: No exact pin location assignment(s) for 5 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_vec\[2\] " "Info: Pin btn_vec\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { btn_vec[2] } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 176 -648 -480 192 "btn_vec\[6..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_vec[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_vec\[1\] " "Info: Pin btn_vec\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { btn_vec[1] } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 176 -648 -480 192 "btn_vec\[6..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_vec[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_vec\[3\] " "Info: Pin btn_vec\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { btn_vec[3] } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 176 -648 -480 192 "btn_vec\[6..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_vec[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_vec\[4\] " "Info: Pin btn_vec\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { btn_vec[4] } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 176 -648 -480 192 "btn_vec\[6..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_vec[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_vec\[0\] " "Info: Pin btn_vec\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { btn_vec[0] } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 176 -648 -480 192 "btn_vec\[6..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_vec[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p2s:inst5\|i_ioclk " "Info: Destination node p2s:inst5\|i_ioclk" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2s:inst5|i_ioclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|gate1 " "Info: Destination node controller:inst1\|gate1" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|gate1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "btn_reg:inst4\|btn_clk " "Info: Destination node btn_reg:inst4\|btn_clk" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_reg:inst4|btn_clk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|curbtns\[2\] " "Info: Destination node controller:inst1\|curbtns\[2\]" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|curbtns[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|curbtns\[4\] " "Info: Destination node controller:inst1\|curbtns\[4\]" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|curbtns[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|curbtns\[0\] " "Info: Destination node controller:inst1\|curbtns\[0\]" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|curbtns[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|curbtns\[6\] " "Info: Destination node controller:inst1\|curbtns\[6\]" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|curbtns[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|curbtns\[1\] " "Info: Destination node controller:inst1\|curbtns\[1\]" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|curbtns[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|curbtns\[3\] " "Info: Destination node controller:inst1\|curbtns\[3\]" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|curbtns[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|curbtns\[5\] " "Info: Destination node controller:inst1\|curbtns\[5\]" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|curbtns[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { -16 -160 8 0 "clk" "" } { 72 184 206 88 "clk" "" } { 152 -304 -240 168 "clk" "" } { 48 -104 -64 64 "clk" "" } { 112 1016 1056 128 "clk" "" } { 208 688 736 224 "clk" "" } { 392 -504 -464 408 "clk" "" } { 392 -232 -208 408 "clk" "" } { 392 -136 -112 408 "clk" "" } { 392 -400 -382 408 "clk" "" } { 392 -320 -296 408 "clk" "" } { 536 480 528 552 "clk" "" } { 112 1576 1616 128 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s2p:inst\|i_ioclk  " "Info: Automatically promoted node s2p:inst\|i_ioclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "s2p.vhd" "" { Text "c:/workspace/8bitbrain/s2p.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s2p:inst|i_ioclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "btn_reg:inst4\|btn_clk  " "Info: Automatically promoted node btn_reg:inst4\|btn_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "btn_reg:inst4\|btn_reg\[6\] " "Info: Destination node btn_reg:inst4\|btn_reg\[6\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_reg:inst4|btn_reg[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "btn_reg:inst4\|btn_reg\[5\] " "Info: Destination node btn_reg:inst4\|btn_reg\[5\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_reg:inst4|btn_reg[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "btn_reg:inst4\|btn_reg\[4\] " "Info: Destination node btn_reg:inst4\|btn_reg\[4\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_reg:inst4|btn_reg[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "btn_reg:inst4\|btn_reg\[3\] " "Info: Destination node btn_reg:inst4\|btn_reg\[3\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_reg:inst4|btn_reg[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "btn_reg:inst4\|btn_reg\[2\] " "Info: Destination node btn_reg:inst4\|btn_reg\[2\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_reg:inst4|btn_reg[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "btn_reg:inst4\|btn_reg\[1\] " "Info: Destination node btn_reg:inst4\|btn_reg\[1\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_reg:inst4|btn_reg[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "btn_reg:inst4\|btn_reg\[0\] " "Info: Destination node btn_reg:inst4\|btn_reg\[0\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_reg:inst4|btn_reg[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "btn_reg:inst4\|btn_clk~2 " "Info: Destination node btn_reg:inst4\|btn_clk~2" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_reg:inst4|btn_clk~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_reg:inst4|btn_clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst1\|Equal0~6  " "Info: Automatically promoted node controller:inst1\|Equal0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|Equal0~6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst1\|gate1  " "Info: Automatically promoted node controller:inst1\|gate1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modulator:inst3\|attack_ctr1\[0\] " "Info: Destination node modulator:inst3\|attack_ctr1\[0\]" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modulator:inst3|attack_ctr1[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modulator:inst3\|attack_ctr1\[1\] " "Info: Destination node modulator:inst3\|attack_ctr1\[1\]" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modulator:inst3|attack_ctr1[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modulator:inst3\|attack_ctr1\[2\] " "Info: Destination node modulator:inst3\|attack_ctr1\[2\]" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modulator:inst3|attack_ctr1[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modulator:inst3\|attack_ctr1\[3\] " "Info: Destination node modulator:inst3\|attack_ctr1\[3\]" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modulator:inst3|attack_ctr1[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modulator:inst3\|attack_ctr1\[4\] " "Info: Destination node modulator:inst3\|attack_ctr1\[4\]" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modulator:inst3|attack_ctr1[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modulator:inst3\|attack_ctr1\[5\] " "Info: Destination node modulator:inst3\|attack_ctr1\[5\]" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modulator:inst3|attack_ctr1[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modulator:inst3\|attack_ctr1\[6\] " "Info: Destination node modulator:inst3\|attack_ctr1\[6\]" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modulator:inst3|attack_ctr1[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modulator:inst3\|attack_ctr1\[7\] " "Info: Destination node modulator:inst3\|attack_ctr1\[7\]" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modulator:inst3|attack_ctr1[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modulator:inst3\|release_ctr1\[7\] " "Info: Destination node modulator:inst3\|release_ctr1\[7\]" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modulator:inst3|release_ctr1[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modulator:inst3\|release_ctr1\[6\] " "Info: Destination node modulator:inst3\|release_ctr1\[6\]" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modulator:inst3|release_ctr1[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|gate1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p2s:inst5\|i_ioclk  " "Info: Automatically promoted node p2s:inst5\|i_ioclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p2s:inst5\|i_ioclk~1 " "Info: Destination node p2s:inst5\|i_ioclk~1" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2s:inst5|i_ioclk~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p2s_ioclk " "Info: Destination node p2s_ioclk" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { p2s_ioclk } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "p2s_ioclk" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 152 1832 2008 168 "p2s_ioclk" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2s_ioclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2s:inst5|i_ioclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 24 (LVDS7p, DPCLK1/DQS1L/CQ1L#)) " "Info: Automatically promoted node reset (placed in PIN 24 (LVDS7p, DPCLK1/DQS1L/CQ1L#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|trig_vec\[5\] " "Info: Destination node controller:inst1\|trig_vec\[5\]" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|trig_vec[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|diff_play_vec\[0\]~6 " "Info: Destination node controller:inst1\|diff_play_vec\[0\]~6" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 37 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|diff_play_vec[0]~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|diff_play_vec\[1\]~7 " "Info: Destination node controller:inst1\|diff_play_vec\[1\]~7" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 37 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|diff_play_vec[1]~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|diff_play_vec\[2\]~8 " "Info: Destination node controller:inst1\|diff_play_vec\[2\]~8" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 37 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|diff_play_vec[2]~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|diff_play_vec\[3\]~9 " "Info: Destination node controller:inst1\|diff_play_vec\[3\]~9" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 37 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|diff_play_vec[3]~9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|diff_play_vec\[4\]~10 " "Info: Destination node controller:inst1\|diff_play_vec\[4\]~10" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 37 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|diff_play_vec[4]~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|diff_play_vec\[5\]~11 " "Info: Destination node controller:inst1\|diff_play_vec\[5\]~11" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 37 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|diff_play_vec[5]~11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|prev_trig_vec\[1\] " "Info: Destination node controller:inst1\|prev_trig_vec\[1\]" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|prev_trig_vec[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|prev_trig_vec\[2\] " "Info: Destination node controller:inst1\|prev_trig_vec\[2\]" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|prev_trig_vec[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|prev_trig_vec\[3\] " "Info: Destination node controller:inst1\|prev_trig_vec\[3\]" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|prev_trig_vec[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 256 -280 -112 272 "reset" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Embedded multiplier block " "Extra Info: Packed 24 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "24 " "Extra Info: Created 24 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 5 0 0 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 5 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 7 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 6 17 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 14 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 9 15 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Info: Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "95.911 ns memory register " "Info: Estimated most critical path is memory to register delay of 95.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\|ram_block1a11~porta_address_reg6 1 MEM M4K_X27_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y4; Fanout = 1; MEM Node = 'wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\|ram_block1a11~porta_address_reg6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a11~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_u1b1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_u1b1.tdf" 265 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\|q_a\[11\] 2 MEM M4K_X27_Y4 30 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X27_Y4; Fanout = 30; MEM Node = 'wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\|q_a\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a11~porta_address_reg6 wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_u1b1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_u1b1.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(4.712 ns) 9.862 ns modulator:inst3\|lpm_mult:Mult1\|mult_qt01:auto_generated\|mac_mult1~DATAOUT17 3 COMB DSPMULT_X20_Y4_N0 1 " "Info: 3: + IC(1.389 ns) + CELL(4.712 ns) = 9.862 ns; Loc. = DSPMULT_X20_Y4_N0; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_mult:Mult1\|mult_qt01:auto_generated\|mac_mult1~DATAOUT17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.101 ns" { wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|q_a[11] modulator:inst3|lpm_mult:Mult1|mult_qt01:auto_generated|mac_mult1~DATAOUT17 } "NODE_NAME" } } { "db/mult_qt01.tdf" "" { Text "c:/workspace/8bitbrain/db/mult_qt01.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.396 ns) 10.258 ns modulator:inst3\|lpm_mult:Mult1\|mult_qt01:auto_generated\|mac_out2~DATAOUT17 4 COMB DSPOUT_X20_Y4_N2 4 " "Info: 4: + IC(0.000 ns) + CELL(0.396 ns) = 10.258 ns; Loc. = DSPOUT_X20_Y4_N2; Fanout = 4; COMB Node = 'modulator:inst3\|lpm_mult:Mult1\|mult_qt01:auto_generated\|mac_out2~DATAOUT17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { modulator:inst3|lpm_mult:Mult1|mult_qt01:auto_generated|mac_mult1~DATAOUT17 modulator:inst3|lpm_mult:Mult1|mult_qt01:auto_generated|mac_out2~DATAOUT17 } "NODE_NAME" } } { "db/mult_qt01.tdf" "" { Text "c:/workspace/8bitbrain/db/mult_qt01.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.621 ns) 12.515 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~1 5 COMB LAB_X24_Y8 2 " "Info: 5: + IC(1.636 ns) + CELL(0.621 ns) = 12.515 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { modulator:inst3|lpm_mult:Mult1|mult_qt01:auto_generated|mac_out2~DATAOUT17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.601 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~3 6 COMB LAB_X24_Y8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 12.601 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~1 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.687 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~5 7 COMB LAB_X24_Y8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 12.687 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.193 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~6 8 COMB LAB_X24_Y8 11 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 13.193 ns; Loc. = LAB_X24_Y8; Fanout = 11; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 14.004 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[18\]~314 9 COMB LAB_X24_Y8 2 " "Info: 9: + IC(0.187 ns) + CELL(0.624 ns) = 14.004 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[18\]~314'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~6 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[18]~314 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 15.203 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~3 10 COMB LAB_X24_Y8 2 " "Info: 10: + IC(0.578 ns) + CELL(0.621 ns) = 15.203 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[18]~314 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.289 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~5 11 COMB LAB_X24_Y8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 15.289 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.375 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~7 12 COMB LAB_X24_Y8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 15.375 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.881 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~8 13 COMB LAB_X24_Y8 14 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 15.881 ns; Loc. = LAB_X24_Y8; Fanout = 14; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 16.999 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[27\]~296 14 COMB LAB_X23_Y8 2 " "Info: 14: + IC(0.494 ns) + CELL(0.624 ns) = 16.999 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[27\]~296'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~8 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~296 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.621 ns) 18.881 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~3 15 COMB LAB_X25_Y8 2 " "Info: 15: + IC(1.261 ns) + CELL(0.621 ns) = 18.881 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~296 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.967 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~5 16 COMB LAB_X25_Y8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 18.967 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.053 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~7 17 COMB LAB_X25_Y8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 19.053 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.139 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~9 18 COMB LAB_X25_Y8 1 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 19.139 ns; Loc. = LAB_X25_Y8; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.645 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~10 19 COMB LAB_X25_Y8 17 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 19.645 ns; Loc. = LAB_X25_Y8; Fanout = 17; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.366 ns) 20.759 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[38\]~668 20 COMB LAB_X26_Y8 3 " "Info: 20: + IC(0.748 ns) + CELL(0.366 ns) = 20.759 ns; Loc. = LAB_X26_Y8; Fanout = 3; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[38\]~668'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~10 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[38]~668 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.621 ns) 22.642 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~7 21 COMB LAB_X29_Y8 2 " "Info: 21: + IC(1.262 ns) + CELL(0.621 ns) = 22.642 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[38]~668 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.728 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~9 22 COMB LAB_X29_Y8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 22.728 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.814 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~11 23 COMB LAB_X29_Y8 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 22.814 ns; Loc. = LAB_X29_Y8; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.320 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~12 24 COMB LAB_X29_Y8 20 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 23.320 ns; Loc. = LAB_X29_Y8; Fanout = 20; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.366 ns) 24.834 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[47\]~672 25 COMB LAB_X25_Y8 3 " "Info: 25: + IC(1.148 ns) + CELL(0.366 ns) = 24.834 ns; Loc. = LAB_X25_Y8; Fanout = 3; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[47\]~672'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~12 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~672 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.621 ns) 26.740 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~7 26 COMB LAB_X29_Y8 2 " "Info: 26: + IC(1.285 ns) + CELL(0.621 ns) = 26.740 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~672 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.826 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~9 27 COMB LAB_X29_Y8 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 26.826 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.912 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~11 28 COMB LAB_X29_Y8 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 26.912 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.998 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~13 29 COMB LAB_X29_Y8 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 26.998 ns; Loc. = LAB_X29_Y8; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 27.504 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~14 30 COMB LAB_X29_Y8 23 " "Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 27.504 ns; Loc. = LAB_X29_Y8; Fanout = 23; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.624 ns) 29.032 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[54\]~242 31 COMB LAB_X30_Y9 2 " "Info: 31: + IC(0.904 ns) + CELL(0.624 ns) = 29.032 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[54\]~242'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~14 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[54]~242 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(0.621 ns) 31.334 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~3 32 COMB LAB_X28_Y7 2 " "Info: 32: + IC(1.681 ns) + CELL(0.621 ns) = 31.334 ns; Loc. = LAB_X28_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[54]~242 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.420 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~5 33 COMB LAB_X28_Y7 2 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 31.420 ns; Loc. = LAB_X28_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.506 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~7 34 COMB LAB_X28_Y7 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 31.506 ns; Loc. = LAB_X28_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.592 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~9 35 COMB LAB_X28_Y7 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 31.592 ns; Loc. = LAB_X28_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.678 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~11 36 COMB LAB_X28_Y7 2 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 31.678 ns; Loc. = LAB_X28_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.764 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~13 37 COMB LAB_X28_Y7 2 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 31.764 ns; Loc. = LAB_X28_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.850 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~15 38 COMB LAB_X28_Y7 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 31.850 ns; Loc. = LAB_X28_Y7; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 32.356 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~16 39 COMB LAB_X28_Y7 25 " "Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 32.356 ns; Loc. = LAB_X28_Y7; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.366 ns) 34.255 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[68\]~680 40 COMB LAB_X26_Y8 3 " "Info: 40: + IC(1.533 ns) + CELL(0.366 ns) = 34.255 ns; Loc. = LAB_X26_Y8; Fanout = 3; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[68\]~680'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.899 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~16 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[68]~680 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.621 ns) 36.547 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~13 41 COMB LAB_X29_Y7 2 " "Info: 41: + IC(1.671 ns) + CELL(0.621 ns) = 36.547 ns; Loc. = LAB_X29_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[68]~680 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.633 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~15 42 COMB LAB_X29_Y7 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 36.633 ns; Loc. = LAB_X29_Y7; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.719 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~17 43 COMB LAB_X29_Y7 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 36.719 ns; Loc. = LAB_X29_Y7; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 37.225 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~18 44 COMB LAB_X29_Y7 25 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 37.225 ns; Loc. = LAB_X29_Y7; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.624 ns) 39.128 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[72\]~206 45 COMB LAB_X31_Y8 2 " "Info: 45: + IC(1.279 ns) + CELL(0.624 ns) = 39.128 ns; Loc. = LAB_X31_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[72\]~206'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[72]~206 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 40.634 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~3 46 COMB LAB_X30_Y8 2 " "Info: 46: + IC(0.885 ns) + CELL(0.621 ns) = 40.634 ns; Loc. = LAB_X30_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[72]~206 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.720 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~5 47 COMB LAB_X30_Y8 2 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 40.720 ns; Loc. = LAB_X30_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.806 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~7 48 COMB LAB_X30_Y8 2 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 40.806 ns; Loc. = LAB_X30_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.892 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~9 49 COMB LAB_X30_Y8 2 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 40.892 ns; Loc. = LAB_X30_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.978 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~11 50 COMB LAB_X30_Y8 2 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 40.978 ns; Loc. = LAB_X30_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.064 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~13 51 COMB LAB_X30_Y8 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 41.064 ns; Loc. = LAB_X30_Y8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.150 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~15 52 COMB LAB_X30_Y8 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 41.150 ns; Loc. = LAB_X30_Y8; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.236 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~17 53 COMB LAB_X30_Y8 1 " "Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 41.236 ns; Loc. = LAB_X30_Y8; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 41.742 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~18 54 COMB LAB_X30_Y8 25 " "Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 41.742 ns; Loc. = LAB_X30_Y8; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.366 ns) 43.256 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[88\]~690 55 COMB LAB_X26_Y8 1 " "Info: 55: + IC(1.148 ns) + CELL(0.366 ns) = 43.256 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[88\]~690'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[88]~690 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.621 ns) 45.562 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~17 56 COMB LAB_X30_Y6 1 " "Info: 56: + IC(1.685 ns) + CELL(0.621 ns) = 45.562 ns; Loc. = LAB_X30_Y6; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[88]~690 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 46.068 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~18 57 COMB LAB_X30_Y6 25 " "Info: 57: + IC(0.000 ns) + CELL(0.506 ns) = 46.068 ns; Loc. = LAB_X30_Y6; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.624 ns) 47.606 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[90\]~170 58 COMB LAB_X30_Y4 2 " "Info: 58: + IC(0.914 ns) + CELL(0.624 ns) = 47.606 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[90\]~170'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[90]~170 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.621 ns) 49.532 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~3 59 COMB LAB_X31_Y6 2 " "Info: 59: + IC(1.305 ns) + CELL(0.621 ns) = 49.532 ns; Loc. = LAB_X31_Y6; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[90]~170 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.618 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~5 60 COMB LAB_X31_Y6 2 " "Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 49.618 ns; Loc. = LAB_X31_Y6; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.704 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~7 61 COMB LAB_X31_Y6 2 " "Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 49.704 ns; Loc. = LAB_X31_Y6; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.790 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~9 62 COMB LAB_X31_Y6 2 " "Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 49.790 ns; Loc. = LAB_X31_Y6; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.876 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~11 63 COMB LAB_X31_Y6 2 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 49.876 ns; Loc. = LAB_X31_Y6; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.962 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~13 64 COMB LAB_X31_Y6 2 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 49.962 ns; Loc. = LAB_X31_Y6; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.048 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~15 65 COMB LAB_X31_Y6 1 " "Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 50.048 ns; Loc. = LAB_X31_Y6; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.134 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~17 66 COMB LAB_X31_Y6 1 " "Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 50.134 ns; Loc. = LAB_X31_Y6; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 50.640 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~18 67 COMB LAB_X31_Y6 25 " "Info: 67: + IC(0.000 ns) + CELL(0.506 ns) = 50.640 ns; Loc. = LAB_X31_Y6; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.202 ns) 52.174 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[99\]~161 68 COMB LAB_X30_Y4 2 " "Info: 68: + IC(1.332 ns) + CELL(0.202 ns) = 52.174 ns; Loc. = LAB_X30_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[99\]~161'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[99]~161 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.596 ns) 54.107 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~3 69 COMB LAB_X30_Y7 2 " "Info: 69: + IC(1.337 ns) + CELL(0.596 ns) = 54.107 ns; Loc. = LAB_X30_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[99]~161 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.193 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~5 70 COMB LAB_X30_Y7 2 " "Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 54.193 ns; Loc. = LAB_X30_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.279 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~7 71 COMB LAB_X30_Y7 2 " "Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 54.279 ns; Loc. = LAB_X30_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.365 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~9 72 COMB LAB_X30_Y7 2 " "Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 54.365 ns; Loc. = LAB_X30_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.451 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~11 73 COMB LAB_X30_Y7 2 " "Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 54.451 ns; Loc. = LAB_X30_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.537 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~13 74 COMB LAB_X30_Y7 2 " "Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 54.537 ns; Loc. = LAB_X30_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.623 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~15 75 COMB LAB_X30_Y7 1 " "Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 54.623 ns; Loc. = LAB_X30_Y7; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.709 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~17 76 COMB LAB_X30_Y7 1 " "Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 54.709 ns; Loc. = LAB_X30_Y7; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 55.215 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~18 77 COMB LAB_X30_Y7 25 " "Info: 77: + IC(0.000 ns) + CELL(0.506 ns) = 55.215 ns; Loc. = LAB_X30_Y7; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.202 ns) 56.749 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[108\]~143 78 COMB LAB_X30_Y5 2 " "Info: 78: + IC(1.332 ns) + CELL(0.202 ns) = 56.749 ns; Loc. = LAB_X30_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[108\]~143'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[108]~143 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.596 ns) 58.677 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~3 79 COMB LAB_X31_Y7 2 " "Info: 79: + IC(1.332 ns) + CELL(0.596 ns) = 58.677 ns; Loc. = LAB_X31_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[108]~143 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.763 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~5 80 COMB LAB_X31_Y7 2 " "Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 58.763 ns; Loc. = LAB_X31_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.849 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~7 81 COMB LAB_X31_Y7 2 " "Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 58.849 ns; Loc. = LAB_X31_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.935 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~9 82 COMB LAB_X31_Y7 2 " "Info: 82: + IC(0.000 ns) + CELL(0.086 ns) = 58.935 ns; Loc. = LAB_X31_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.021 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~11 83 COMB LAB_X31_Y7 2 " "Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 59.021 ns; Loc. = LAB_X31_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.107 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~13 84 COMB LAB_X31_Y7 2 " "Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 59.107 ns; Loc. = LAB_X31_Y7; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.193 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~15 85 COMB LAB_X31_Y7 1 " "Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 59.193 ns; Loc. = LAB_X31_Y7; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.279 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~17 86 COMB LAB_X31_Y7 1 " "Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 59.279 ns; Loc. = LAB_X31_Y7; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 59.785 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~18 87 COMB LAB_X31_Y7 25 " "Info: 87: + IC(0.000 ns) + CELL(0.506 ns) = 59.785 ns; Loc. = LAB_X31_Y7; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.624 ns) 61.705 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[117\]~116 88 COMB LAB_X33_Y3 2 " "Info: 88: + IC(1.296 ns) + CELL(0.624 ns) = 61.705 ns; Loc. = LAB_X33_Y3; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[117\]~116'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[117]~116 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.621 ns) 63.996 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~3 89 COMB LAB_X31_Y4 2 " "Info: 89: + IC(1.670 ns) + CELL(0.621 ns) = 63.996 ns; Loc. = LAB_X31_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[117]~116 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.082 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~5 90 COMB LAB_X31_Y4 2 " "Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 64.082 ns; Loc. = LAB_X31_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.168 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~7 91 COMB LAB_X31_Y4 2 " "Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 64.168 ns; Loc. = LAB_X31_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.254 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~9 92 COMB LAB_X31_Y4 2 " "Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 64.254 ns; Loc. = LAB_X31_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.340 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~11 93 COMB LAB_X31_Y4 2 " "Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 64.340 ns; Loc. = LAB_X31_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.426 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~13 94 COMB LAB_X31_Y4 2 " "Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 64.426 ns; Loc. = LAB_X31_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.512 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~15 95 COMB LAB_X31_Y4 1 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 64.512 ns; Loc. = LAB_X31_Y4; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.598 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~17 96 COMB LAB_X31_Y4 1 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 64.598 ns; Loc. = LAB_X31_Y4; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 65.104 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~18 97 COMB LAB_X31_Y4 25 " "Info: 97: + IC(0.000 ns) + CELL(0.506 ns) = 65.104 ns; Loc. = LAB_X31_Y4; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 66.222 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[127\]~762 98 COMB LAB_X32_Y4 3 " "Info: 98: + IC(0.912 ns) + CELL(0.206 ns) = 66.222 ns; Loc. = LAB_X32_Y4; Fanout = 3; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[127\]~762'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[127]~762 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.621 ns) 68.514 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~5 99 COMB LAB_X29_Y5 2 " "Info: 99: + IC(1.671 ns) + CELL(0.621 ns) = 68.514 ns; Loc. = LAB_X29_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[127]~762 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.600 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~7 100 COMB LAB_X29_Y5 2 " "Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 68.600 ns; Loc. = LAB_X29_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.686 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~9 101 COMB LAB_X29_Y5 2 " "Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 68.686 ns; Loc. = LAB_X29_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.772 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~11 102 COMB LAB_X29_Y5 2 " "Info: 102: + IC(0.000 ns) + CELL(0.086 ns) = 68.772 ns; Loc. = LAB_X29_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.858 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~13 103 COMB LAB_X29_Y5 2 " "Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 68.858 ns; Loc. = LAB_X29_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.944 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~15 104 COMB LAB_X29_Y5 1 " "Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 68.944 ns; Loc. = LAB_X29_Y5; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.030 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~17 105 COMB LAB_X29_Y5 1 " "Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 69.030 ns; Loc. = LAB_X29_Y5; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 69.536 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~18 106 COMB LAB_X29_Y5 25 " "Info: 106: + IC(0.000 ns) + CELL(0.506 ns) = 69.536 ns; Loc. = LAB_X29_Y5; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.624 ns) 71.440 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[135\]~80 107 COMB LAB_X32_Y4 2 " "Info: 107: + IC(1.280 ns) + CELL(0.624 ns) = 71.440 ns; Loc. = LAB_X32_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[135\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[135]~80 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.621 ns) 73.356 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~3 108 COMB LAB_X31_Y5 2 " "Info: 108: + IC(1.295 ns) + CELL(0.621 ns) = 73.356 ns; Loc. = LAB_X31_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[135]~80 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 73.442 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~5 109 COMB LAB_X31_Y5 2 " "Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 73.442 ns; Loc. = LAB_X31_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 73.528 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~7 110 COMB LAB_X31_Y5 2 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 73.528 ns; Loc. = LAB_X31_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 73.614 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~9 111 COMB LAB_X31_Y5 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 73.614 ns; Loc. = LAB_X31_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 73.700 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~11 112 COMB LAB_X31_Y5 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 73.700 ns; Loc. = LAB_X31_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 73.786 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~13 113 COMB LAB_X31_Y5 2 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 73.786 ns; Loc. = LAB_X31_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 73.872 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~15 114 COMB LAB_X31_Y5 1 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 73.872 ns; Loc. = LAB_X31_Y5; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 73.958 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~17 115 COMB LAB_X31_Y5 1 " "Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 73.958 ns; Loc. = LAB_X31_Y5; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 74.464 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~18 116 COMB LAB_X31_Y5 25 " "Info: 116: + IC(0.000 ns) + CELL(0.506 ns) = 74.464 ns; Loc. = LAB_X31_Y5; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.206 ns) 75.992 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[145\]~764 117 COMB LAB_X32_Y4 3 " "Info: 117: + IC(1.322 ns) + CELL(0.206 ns) = 75.992 ns; Loc. = LAB_X32_Y4; Fanout = 3; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[145\]~764'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[145]~764 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.621 ns) 77.908 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~5 118 COMB LAB_X33_Y5 2 " "Info: 118: + IC(1.295 ns) + CELL(0.621 ns) = 77.908 ns; Loc. = LAB_X33_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[145]~764 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 77.994 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~7 119 COMB LAB_X33_Y5 2 " "Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 77.994 ns; Loc. = LAB_X33_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 78.080 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~9 120 COMB LAB_X33_Y5 2 " "Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 78.080 ns; Loc. = LAB_X33_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 78.166 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~11 121 COMB LAB_X33_Y5 2 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 78.166 ns; Loc. = LAB_X33_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 78.252 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~13 122 COMB LAB_X33_Y5 2 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 78.252 ns; Loc. = LAB_X33_Y5; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 78.338 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~15 123 COMB LAB_X33_Y5 1 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 78.338 ns; Loc. = LAB_X33_Y5; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 78.424 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~17 124 COMB LAB_X33_Y5 1 " "Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 78.424 ns; Loc. = LAB_X33_Y5; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 78.930 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~18 125 COMB LAB_X33_Y5 25 " "Info: 125: + IC(0.000 ns) + CELL(0.506 ns) = 78.930 ns; Loc. = LAB_X33_Y5; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.366 ns) 80.453 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[155\]~743 126 COMB LAB_X32_Y4 3 " "Info: 126: + IC(1.157 ns) + CELL(0.366 ns) = 80.453 ns; Loc. = LAB_X32_Y4; Fanout = 3; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[155\]~743'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[155]~743 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.621 ns) 82.369 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~7 127 COMB LAB_X32_Y3 2 " "Info: 127: + IC(1.295 ns) + CELL(0.621 ns) = 82.369 ns; Loc. = LAB_X32_Y3; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[155]~743 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.455 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~9 128 COMB LAB_X32_Y3 2 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 82.455 ns; Loc. = LAB_X32_Y3; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.541 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~11 129 COMB LAB_X32_Y3 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 82.541 ns; Loc. = LAB_X32_Y3; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.627 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~13 130 COMB LAB_X32_Y3 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 82.627 ns; Loc. = LAB_X32_Y3; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.713 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~15 131 COMB LAB_X32_Y3 1 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 82.713 ns; Loc. = LAB_X32_Y3; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.799 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~17 132 COMB LAB_X32_Y3 1 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 82.799 ns; Loc. = LAB_X32_Y3; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 83.305 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~18 133 COMB LAB_X32_Y3 17 " "Info: 133: + IC(0.000 ns) + CELL(0.506 ns) = 83.305 ns; Loc. = LAB_X32_Y3; Fanout = 17; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.366 ns) 84.839 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[168\]~745 134 COMB LAB_X32_Y5 1 " "Info: 134: + IC(1.168 ns) + CELL(0.366 ns) = 84.839 ns; Loc. = LAB_X32_Y5; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[168\]~745'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[168]~745 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.621 ns) 86.765 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~13 135 COMB LAB_X31_Y3 1 " "Info: 135: + IC(1.305 ns) + CELL(0.621 ns) = 86.765 ns; Loc. = LAB_X31_Y3; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[168]~745 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 86.851 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~15 136 COMB LAB_X31_Y3 1 " "Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 86.851 ns; Loc. = LAB_X31_Y3; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 87.357 ns modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~16 137 COMB LAB_X31_Y3 2 " "Info: 137: + IC(0.000 ns) + CELL(0.506 ns) = 87.357 ns; Loc. = LAB_X31_Y3; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div1\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.596 ns) 90.034 ns modulator:inst3\|Add3~1 138 COMB LAB_X24_Y4 2 " "Info: 138: + IC(2.081 ns) + CELL(0.596 ns) = 90.034 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~16 modulator:inst3|Add3~1 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.120 ns modulator:inst3\|Add3~3 139 COMB LAB_X24_Y4 2 " "Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 90.120 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~1 modulator:inst3|Add3~3 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.206 ns modulator:inst3\|Add3~5 140 COMB LAB_X24_Y4 2 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 90.206 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~3 modulator:inst3|Add3~5 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.292 ns modulator:inst3\|Add3~7 141 COMB LAB_X24_Y4 2 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 90.292 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~5 modulator:inst3|Add3~7 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.378 ns modulator:inst3\|Add3~9 142 COMB LAB_X24_Y4 2 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 90.378 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~7 modulator:inst3|Add3~9 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.464 ns modulator:inst3\|Add3~11 143 COMB LAB_X24_Y4 2 " "Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 90.464 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~9 modulator:inst3|Add3~11 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.550 ns modulator:inst3\|Add3~13 144 COMB LAB_X24_Y4 2 " "Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 90.550 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~11 modulator:inst3|Add3~13 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.636 ns modulator:inst3\|Add3~15 145 COMB LAB_X24_Y4 2 " "Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 90.636 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~13 modulator:inst3|Add3~15 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.722 ns modulator:inst3\|Add3~17 146 COMB LAB_X24_Y4 2 " "Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 90.722 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~15 modulator:inst3|Add3~17 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 90.915 ns modulator:inst3\|Add3~19 147 COMB LAB_X24_Y3 2 " "Info: 147: + IC(0.107 ns) + CELL(0.086 ns) = 90.915 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { modulator:inst3|Add3~17 modulator:inst3|Add3~19 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 91.001 ns modulator:inst3\|Add3~21 148 COMB LAB_X24_Y3 2 " "Info: 148: + IC(0.000 ns) + CELL(0.086 ns) = 91.001 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~19 modulator:inst3|Add3~21 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 91.087 ns modulator:inst3\|Add3~23 149 COMB LAB_X24_Y3 2 " "Info: 149: + IC(0.000 ns) + CELL(0.086 ns) = 91.087 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~21 modulator:inst3|Add3~23 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 91.173 ns modulator:inst3\|Add3~25 150 COMB LAB_X24_Y3 2 " "Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 91.173 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~23 modulator:inst3|Add3~25 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 91.259 ns modulator:inst3\|Add3~27 151 COMB LAB_X24_Y3 2 " "Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 91.259 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~25 modulator:inst3|Add3~27 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 91.345 ns modulator:inst3\|Add3~29 152 COMB LAB_X24_Y3 2 " "Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 91.345 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~27 modulator:inst3|Add3~29 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 91.431 ns modulator:inst3\|Add3~31 153 COMB LAB_X24_Y3 2 " "Info: 153: + IC(0.000 ns) + CELL(0.086 ns) = 91.431 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'modulator:inst3\|Add3~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add3~29 modulator:inst3|Add3~31 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 91.937 ns modulator:inst3\|Add3~32 154 COMB LAB_X24_Y3 12 " "Info: 154: + IC(0.000 ns) + CELL(0.506 ns) = 91.937 ns; Loc. = LAB_X24_Y3; Fanout = 12; COMB Node = 'modulator:inst3\|Add3~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|Add3~31 modulator:inst3|Add3~32 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.624 ns) 93.465 ns modulator:inst3\|wave1~78 155 COMB LAB_X24_Y4 1 " "Info: 155: + IC(0.904 ns) + CELL(0.624 ns) = 93.465 ns; Loc. = LAB_X24_Y4; Fanout = 1; COMB Node = 'modulator:inst3\|wave1~78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { modulator:inst3|Add3~32 modulator:inst3|wave1~78 } "NODE_NAME" } } { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.206 ns) 94.993 ns modulator:inst3\|wave1~79 156 COMB LAB_X25_Y3 1 " "Info: 156: + IC(1.322 ns) + CELL(0.206 ns) = 94.993 ns; Loc. = LAB_X25_Y3; Fanout = 1; COMB Node = 'modulator:inst3\|wave1~79'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { modulator:inst3|wave1~78 modulator:inst3|wave1~79 } "NODE_NAME" } } { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 95.803 ns modulator:inst3\|wave1~47 157 COMB LAB_X25_Y3 1 " "Info: 157: + IC(0.187 ns) + CELL(0.623 ns) = 95.803 ns; Loc. = LAB_X25_Y3; Fanout = 1; COMB Node = 'modulator:inst3\|wave1~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { modulator:inst3|wave1~79 modulator:inst3|wave1~47 } "NODE_NAME" } } { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 95.911 ns modulator:inst3\|wave1\[0\] 158 REG LAB_X25_Y3 26 " "Info: 158: + IC(0.000 ns) + CELL(0.108 ns) = 95.911 ns; Loc. = LAB_X25_Y3; Fanout = 26; REG Node = 'modulator:inst3\|wave1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { modulator:inst3|wave1~47 modulator:inst3|wave1[0] } "NODE_NAME" } } { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "47.318 ns ( 49.34 % ) " "Info: Total cell delay = 47.318 ns ( 49.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "48.593 ns ( 50.66 % ) " "Info: Total interconnect delay = 48.593 ns ( 50.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "95.911 ns" { wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a11~porta_address_reg6 wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|q_a[11] modulator:inst3|lpm_mult:Mult1|mult_qt01:auto_generated|mac_mult1~DATAOUT17 modulator:inst3|lpm_mult:Mult1|mult_qt01:auto_generated|mac_out2~DATAOUT17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~1 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~6 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[18]~314 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~8 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~296 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~10 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[38]~668 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~12 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~672 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~14 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[54]~242 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~16 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[68]~680 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[72]~206 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[88]~690 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[90]~170 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[99]~161 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[108]~143 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[117]~116 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[127]~762 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[135]~80 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~3 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[145]~764 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~5 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[155]~743 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~7 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~9 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~11 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~17 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~18 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[168]~745 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~13 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~15 modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~16 modulator:inst3|Add3~1 modulator:inst3|Add3~3 modulator:inst3|Add3~5 modulator:inst3|Add3~7 modulator:inst3|Add3~9 modulator:inst3|Add3~11 modulator:inst3|Add3~13 modulator:inst3|Add3~15 modulator:inst3|Add3~17 modulator:inst3|Add3~19 modulator:inst3|Add3~21 modulator:inst3|Add3~23 modulator:inst3|Add3~25 modulator:inst3|Add3~27 modulator:inst3|Add3~29 modulator:inst3|Add3~31 modulator:inst3|Add3~32 modulator:inst3|wave1~78 modulator:inst3|wave1~79 modulator:inst3|wave1~47 modulator:inst3|wave1[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Info: Average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Warning: Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2p_cs 0 " "Info: Pin \"s2p_cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2p_ioclk 0 " "Info: Pin \"s2p_ioclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p2s_cs 0 " "Info: Pin \"p2s_cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p2s_ioclk 0 " "Info: Pin \"p2s_ioclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p2s_ld 0 " "Info: Pin \"p2s_ld\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p2s_dout 0 " "Info: Pin \"p2s_dout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 00:48:47 2010 " "Info: Processing ended: Wed Mar 24 00:48:47 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Info: Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Info: Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 00:48:49 2010 " "Info: Processing started: Wed Mar 24 00:48:49 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 8bitbrain -c 8bitbrain " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 8bitbrain -c 8bitbrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 00:48:51 2010 " "Info: Processing ended: Wed Mar 24 00:48:51 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 00:48:52 2010 " "Info: Processing started: Wed Mar 24 00:48:52 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8bitbrain -c 8bitbrain --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8bitbrain -c 8bitbrain --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst1\|diff_btn_vec\[4\] " "Warning: Node \"controller:inst1\|diff_btn_vec\[4\]\" is a latch" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst1\|diff_btn_vec\[5\] " "Warning: Node \"controller:inst1\|diff_btn_vec\[5\]\" is a latch" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst1\|diff_btn_vec\[6\] " "Warning: Node \"controller:inst1\|diff_btn_vec\[6\]\" is a latch" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst1\|diff_btn_vec\[1\] " "Warning: Node \"controller:inst1\|diff_btn_vec\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst1\|diff_btn_vec\[3\] " "Warning: Node \"controller:inst1\|diff_btn_vec\[3\]\" is a latch" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst1\|diff_btn_vec\[2\] " "Warning: Node \"controller:inst1\|diff_btn_vec\[2\]\" is a latch" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { -16 -160 8 0 "clk" "" } { 72 184 206 88 "clk" "" } { 152 -304 -240 168 "clk" "" } { 48 -104 -64 64 "clk" "" } { 112 1016 1056 128 "clk" "" } { 208 688 736 224 "clk" "" } { 392 -504 -464 408 "clk" "" } { 392 -232 -208 408 "clk" "" } { 392 -136 -112 408 "clk" "" } { 392 -400 -382 408 "clk" "" } { 392 -320 -296 408 "clk" "" } { 536 480 528 552 "clk" "" } { 112 1576 1616 128 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "25 " "Warning: Found 25 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "p2s:inst5\|i_ioclk " "Info: Detected ripple clock \"p2s:inst5\|i_ioclk\" as buffer" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "p2s:inst5\|i_ioclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "s2p:inst\|i_ioclk " "Info: Detected ripple clock \"s2p:inst\|i_ioclk\" as buffer" {  } { { "s2p.vhd" "" { Text "c:/workspace/8bitbrain/s2p.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "s2p:inst\|i_ioclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst18 " "Info: Detected ripple clock \"inst18\" as buffer" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 368 -112 -48 448 "inst18" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst1\|gate1 " "Info: Detected ripple clock \"controller:inst1\|gate1\" as buffer" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|gate1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst1\|curbtns\[0\] " "Info: Detected ripple clock \"controller:inst1\|curbtns\[0\]\" as buffer" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|curbtns\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "btn_reg:inst4\|btn_reg\[0\] " "Info: Detected ripple clock \"btn_reg:inst4\|btn_reg\[0\]\" as buffer" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_reg:inst4\|btn_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst1\|curbtns\[2\] " "Info: Detected ripple clock \"controller:inst1\|curbtns\[2\]\" as buffer" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|curbtns\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst1\|Equal0~3 " "Info: Detected gated clock \"controller:inst1\|Equal0~3\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst1\|Equal0~0 " "Info: Detected gated clock \"controller:inst1\|Equal0~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst1\|curbtns\[3\] " "Info: Detected ripple clock \"controller:inst1\|curbtns\[3\]\" as buffer" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|curbtns\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst1\|curbtns\[1\] " "Info: Detected ripple clock \"controller:inst1\|curbtns\[1\]\" as buffer" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|curbtns\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst1\|curbtns\[6\] " "Info: Detected ripple clock \"controller:inst1\|curbtns\[6\]\" as buffer" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|curbtns\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst1\|curbtns\[5\] " "Info: Detected ripple clock \"controller:inst1\|curbtns\[5\]\" as buffer" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|curbtns\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst1\|curbtns\[4\] " "Info: Detected ripple clock \"controller:inst1\|curbtns\[4\]\" as buffer" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|curbtns\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst1\|Equal0~4 " "Info: Detected gated clock \"controller:inst1\|Equal0~4\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|Equal0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst1\|Equal0~2 " "Info: Detected gated clock \"controller:inst1\|Equal0~2\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst1\|Equal0~1 " "Info: Detected gated clock \"controller:inst1\|Equal0~1\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst1\|Equal0~5 " "Info: Detected gated clock \"controller:inst1\|Equal0~5\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst1\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "btn_reg:inst4\|btn_reg\[3\] " "Info: Detected ripple clock \"btn_reg:inst4\|btn_reg\[3\]\" as buffer" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_reg:inst4\|btn_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "btn_reg:inst4\|btn_reg\[1\] " "Info: Detected ripple clock \"btn_reg:inst4\|btn_reg\[1\]\" as buffer" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_reg:inst4\|btn_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "btn_reg:inst4\|btn_clk " "Info: Detected ripple clock \"btn_reg:inst4\|btn_clk\" as buffer" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_reg:inst4\|btn_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "btn_reg:inst4\|btn_reg\[6\] " "Info: Detected ripple clock \"btn_reg:inst4\|btn_reg\[6\]\" as buffer" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_reg:inst4\|btn_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "btn_reg:inst4\|btn_reg\[5\] " "Info: Detected ripple clock \"btn_reg:inst4\|btn_reg\[5\]\" as buffer" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_reg:inst4\|btn_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "btn_reg:inst4\|btn_reg\[4\] " "Info: Detected ripple clock \"btn_reg:inst4\|btn_reg\[4\]\" as buffer" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_reg:inst4\|btn_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "btn_reg:inst4\|btn_reg\[2\] " "Info: Detected ripple clock \"btn_reg:inst4\|btn_reg\[2\]\" as buffer" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_reg:inst4\|btn_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\|ram_block1a0~porta_address_reg0 register modulator:inst3\|wave3\[2\] 10.94 MHz 91.379 ns Internal " "Info: Clock \"clk\" has Internal fmax of 10.94 MHz between source memory \"wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"modulator:inst3\|wave3\[2\]\" (period= 91.379 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "91.054 ns + Longest memory register " "Info: + Longest memory to register delay is 91.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X27_Y17 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y17; Fanout = 12; MEM Node = 'wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_u1b1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_u1b1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\|q_a\[11\] 2 MEM M4K_X27_Y17 30 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X27_Y17; Fanout = 30; MEM Node = 'wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\|q_a\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_u1b1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_u1b1.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(4.712 ns) 10.318 ns modulator:inst3\|lpm_mult:Mult7\|mult_qt01:auto_generated\|mac_mult1~DATAOUT18 3 COMB DSPMULT_X20_Y14_N0 1 " "Info: 3: + IC(1.845 ns) + CELL(4.712 ns) = 10.318 ns; Loc. = DSPMULT_X20_Y14_N0; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_mult:Mult7\|mult_qt01:auto_generated\|mac_mult1~DATAOUT18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.557 ns" { wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|q_a[11] modulator:inst3|lpm_mult:Mult7|mult_qt01:auto_generated|mac_mult1~DATAOUT18 } "NODE_NAME" } } { "db/mult_qt01.tdf" "" { Text "c:/workspace/8bitbrain/db/mult_qt01.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.396 ns) 10.714 ns modulator:inst3\|lpm_mult:Mult7\|mult_qt01:auto_generated\|mac_out2~DATAOUT18 4 COMB DSPOUT_X20_Y14_N2 4 " "Info: 4: + IC(0.000 ns) + CELL(0.396 ns) = 10.714 ns; Loc. = DSPOUT_X20_Y14_N2; Fanout = 4; COMB Node = 'modulator:inst3\|lpm_mult:Mult7\|mult_qt01:auto_generated\|mac_out2~DATAOUT18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { modulator:inst3|lpm_mult:Mult7|mult_qt01:auto_generated|mac_mult1~DATAOUT18 modulator:inst3|lpm_mult:Mult7|mult_qt01:auto_generated|mac_out2~DATAOUT18 } "NODE_NAME" } } { "db/mult_qt01.tdf" "" { Text "c:/workspace/8bitbrain/db/mult_qt01.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.596 ns) 12.267 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~3 5 COMB LCCOMB_X21_Y14_N24 2 " "Info: 5: + IC(0.957 ns) + CELL(0.596 ns) = 12.267 ns; Loc. = LCCOMB_X21_Y14_N24; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { modulator:inst3|lpm_mult:Mult7|mult_qt01:auto_generated|mac_out2~DATAOUT18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.353 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~5 6 COMB LCCOMB_X21_Y14_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 12.353 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.859 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~6 7 COMB LCCOMB_X21_Y14_N28 11 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 12.859 ns; Loc. = LCCOMB_X21_Y14_N28; Fanout = 11; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_11~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 13.502 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[19\]~313 8 COMB LCCOMB_X21_Y14_N0 2 " "Info: 8: + IC(0.437 ns) + CELL(0.206 ns) = 13.502 ns; Loc. = LCCOMB_X21_Y14_N0; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[19\]~313'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~6 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[19]~313 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.621 ns) 14.810 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~5 9 COMB LCCOMB_X21_Y14_N12 2 " "Info: 9: + IC(0.687 ns) + CELL(0.621 ns) = 14.810 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[19]~313 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 15.000 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~7 10 COMB LCCOMB_X21_Y14_N14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.190 ns) = 15.000 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.506 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~8 11 COMB LCCOMB_X21_Y14_N16 14 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 15.506 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 14; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_12~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.370 ns) 16.985 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[28\]~304 12 COMB LCCOMB_X22_Y12_N24 2 " "Info: 12: + IC(1.109 ns) + CELL(0.370 ns) = 16.985 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[28\]~304'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~8 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[28]~304 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.621 ns) 18.719 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~5 13 COMB LCCOMB_X22_Y14_N20 2 " "Info: 13: + IC(1.113 ns) + CELL(0.621 ns) = 18.719 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[28]~304 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.805 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~7 14 COMB LCCOMB_X22_Y14_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 18.805 ns; Loc. = LCCOMB_X22_Y14_N22; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.891 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~9 15 COMB LCCOMB_X22_Y14_N24 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 18.891 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.397 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~10 16 COMB LCCOMB_X22_Y14_N26 17 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 19.397 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 17; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_13~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.202 ns) 20.428 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[36\]~287 17 COMB LCCOMB_X23_Y14_N2 2 " "Info: 17: + IC(0.829 ns) + CELL(0.202 ns) = 20.428 ns; Loc. = LCCOMB_X23_Y14_N2; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[36\]~287'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~10 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[36]~287 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.621 ns) 21.749 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~3 18 COMB LCCOMB_X22_Y14_N2 2 " "Info: 18: + IC(0.700 ns) + CELL(0.621 ns) = 21.749 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[36]~287 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.835 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~5 19 COMB LCCOMB_X22_Y14_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 21.835 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.921 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~7 20 COMB LCCOMB_X22_Y14_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 21.921 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 22.427 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~8 21 COMB LCCOMB_X22_Y14_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 22.427 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_14~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.624 ns) 24.179 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[49\]~265 22 COMB LCCOMB_X22_Y13_N26 2 " "Info: 22: + IC(1.128 ns) + CELL(0.624 ns) = 24.179 ns; Loc. = LCCOMB_X22_Y13_N26; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[49\]~265'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~8 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[49]~265 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.621 ns) 25.488 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~11 23 COMB LCCOMB_X22_Y13_N10 2 " "Info: 23: + IC(0.688 ns) + CELL(0.621 ns) = 25.488 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[49]~265 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.574 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~13 24 COMB LCCOMB_X22_Y13_N12 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 25.574 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 26.080 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~14 25 COMB LCCOMB_X22_Y13_N14 23 " "Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 26.080 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 23; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_15~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.202 ns) 27.800 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[54\]~251 26 COMB LCCOMB_X18_Y16_N16 2 " "Info: 26: + IC(1.518 ns) + CELL(0.202 ns) = 27.800 ns; Loc. = LCCOMB_X18_Y16_N16; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[54\]~251'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~14 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[54]~251 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.596 ns) 29.523 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~3 27 COMB LCCOMB_X19_Y13_N10 2 " "Info: 27: + IC(1.127 ns) + CELL(0.596 ns) = 29.523 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[54]~251 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.609 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~5 28 COMB LCCOMB_X19_Y13_N12 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 29.609 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 29.799 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~7 29 COMB LCCOMB_X19_Y13_N14 2 " "Info: 29: + IC(0.000 ns) + CELL(0.190 ns) = 29.799 ns; Loc. = LCCOMB_X19_Y13_N14; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.885 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~9 30 COMB LCCOMB_X19_Y13_N16 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 29.885 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.971 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~11 31 COMB LCCOMB_X19_Y13_N18 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 29.971 ns; Loc. = LCCOMB_X19_Y13_N18; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.057 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~13 32 COMB LCCOMB_X19_Y13_N20 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 30.057 ns; Loc. = LCCOMB_X19_Y13_N20; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.143 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~15 33 COMB LCCOMB_X19_Y13_N22 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 30.143 ns; Loc. = LCCOMB_X19_Y13_N22; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 30.649 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~16 34 COMB LCCOMB_X19_Y13_N24 25 " "Info: 34: + IC(0.000 ns) + CELL(0.506 ns) = 30.649 ns; Loc. = LCCOMB_X19_Y13_N24; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_16~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.202 ns) 32.026 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[64\]~232 35 COMB LCCOMB_X18_Y16_N26 2 " "Info: 35: + IC(1.175 ns) + CELL(0.202 ns) = 32.026 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[64\]~232'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~16 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[64]~232 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.621 ns) 34.192 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~5 36 COMB LCCOMB_X17_Y13_N10 2 " "Info: 36: + IC(1.545 ns) + CELL(0.621 ns) = 34.192 ns; Loc. = LCCOMB_X17_Y13_N10; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[64]~232 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.278 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~7 37 COMB LCCOMB_X17_Y13_N12 2 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 34.278 ns; Loc. = LCCOMB_X17_Y13_N12; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 34.468 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~9 38 COMB LCCOMB_X17_Y13_N14 2 " "Info: 38: + IC(0.000 ns) + CELL(0.190 ns) = 34.468 ns; Loc. = LCCOMB_X17_Y13_N14; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.554 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~11 39 COMB LCCOMB_X17_Y13_N16 2 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 34.554 ns; Loc. = LCCOMB_X17_Y13_N16; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.640 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~13 40 COMB LCCOMB_X17_Y13_N18 2 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 34.640 ns; Loc. = LCCOMB_X17_Y13_N18; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.726 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~15 41 COMB LCCOMB_X17_Y13_N20 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 34.726 ns; Loc. = LCCOMB_X17_Y13_N20; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.812 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~17 42 COMB LCCOMB_X17_Y13_N22 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 34.812 ns; Loc. = LCCOMB_X17_Y13_N22; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 35.318 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~18 43 COMB LCCOMB_X17_Y13_N24 25 " "Info: 43: + IC(0.000 ns) + CELL(0.506 ns) = 35.318 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_17~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.202 ns) 36.918 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[72\]~215 44 COMB LCCOMB_X18_Y14_N22 2 " "Info: 44: + IC(1.398 ns) + CELL(0.202 ns) = 36.918 ns; Loc. = LCCOMB_X18_Y14_N22; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[72\]~215'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[72]~215 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.621 ns) 38.672 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~3 45 COMB LCCOMB_X18_Y13_N6 2 " "Info: 45: + IC(1.133 ns) + CELL(0.621 ns) = 38.672 ns; Loc. = LCCOMB_X18_Y13_N6; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[72]~215 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.758 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~5 46 COMB LCCOMB_X18_Y13_N8 2 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 38.758 ns; Loc. = LCCOMB_X18_Y13_N8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.844 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~7 47 COMB LCCOMB_X18_Y13_N10 2 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 38.844 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.930 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~9 48 COMB LCCOMB_X18_Y13_N12 2 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 38.930 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 39.120 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~11 49 COMB LCCOMB_X18_Y13_N14 2 " "Info: 49: + IC(0.000 ns) + CELL(0.190 ns) = 39.120 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.206 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~13 50 COMB LCCOMB_X18_Y13_N16 2 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 39.206 ns; Loc. = LCCOMB_X18_Y13_N16; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.292 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~15 51 COMB LCCOMB_X18_Y13_N18 1 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 39.292 ns; Loc. = LCCOMB_X18_Y13_N18; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.378 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~17 52 COMB LCCOMB_X18_Y13_N20 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 39.378 ns; Loc. = LCCOMB_X18_Y13_N20; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 39.884 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~18 53 COMB LCCOMB_X18_Y13_N22 25 " "Info: 53: + IC(0.000 ns) + CELL(0.506 ns) = 39.884 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_18~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.202 ns) 41.259 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[81\]~197 54 COMB LCCOMB_X18_Y15_N16 2 " "Info: 54: + IC(1.173 ns) + CELL(0.202 ns) = 41.259 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[81\]~197'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[81]~197 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.621 ns) 42.948 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~3 55 COMB LCCOMB_X19_Y14_N4 2 " "Info: 55: + IC(1.068 ns) + CELL(0.621 ns) = 42.948 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[81]~197 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.034 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~5 56 COMB LCCOMB_X19_Y14_N6 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 43.034 ns; Loc. = LCCOMB_X19_Y14_N6; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.120 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~7 57 COMB LCCOMB_X19_Y14_N8 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 43.120 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.206 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~9 58 COMB LCCOMB_X19_Y14_N10 2 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 43.206 ns; Loc. = LCCOMB_X19_Y14_N10; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.292 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~11 59 COMB LCCOMB_X19_Y14_N12 2 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 43.292 ns; Loc. = LCCOMB_X19_Y14_N12; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 43.482 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~13 60 COMB LCCOMB_X19_Y14_N14 2 " "Info: 60: + IC(0.000 ns) + CELL(0.190 ns) = 43.482 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.568 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~15 61 COMB LCCOMB_X19_Y14_N16 1 " "Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 43.568 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.654 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~17 62 COMB LCCOMB_X19_Y14_N18 1 " "Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 43.654 ns; Loc. = LCCOMB_X19_Y14_N18; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 44.160 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~18 63 COMB LCCOMB_X19_Y14_N20 25 " "Info: 63: + IC(0.000 ns) + CELL(0.506 ns) = 44.160 ns; Loc. = LCCOMB_X19_Y14_N20; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_1~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.206 ns) 45.515 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[94\]~699 64 COMB LCCOMB_X18_Y16_N6 3 " "Info: 64: + IC(1.149 ns) + CELL(0.206 ns) = 45.515 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 3; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[94\]~699'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[94]~699 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.735 ns) 47.787 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~11 65 COMB LCCOMB_X17_Y14_N14 2 " "Info: 65: + IC(1.537 ns) + CELL(0.735 ns) = 47.787 ns; Loc. = LCCOMB_X17_Y14_N14; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[94]~699 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.873 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~13 66 COMB LCCOMB_X17_Y14_N16 2 " "Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 47.873 ns; Loc. = LCCOMB_X17_Y14_N16; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.959 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~15 67 COMB LCCOMB_X17_Y14_N18 1 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 47.959 ns; Loc. = LCCOMB_X17_Y14_N18; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.045 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~17 68 COMB LCCOMB_X17_Y14_N20 1 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 48.045 ns; Loc. = LCCOMB_X17_Y14_N20; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 48.551 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~18 69 COMB LCCOMB_X17_Y14_N22 25 " "Info: 69: + IC(0.000 ns) + CELL(0.506 ns) = 48.551 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_2~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.202 ns) 50.156 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[102\]~158 70 COMB LCCOMB_X18_Y15_N26 2 " "Info: 70: + IC(1.403 ns) + CELL(0.202 ns) = 50.156 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[102\]~158'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[102]~158 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.735 ns) 52.214 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~9 71 COMB LCCOMB_X17_Y16_N14 2 " "Info: 71: + IC(1.323 ns) + CELL(0.735 ns) = 52.214 ns; Loc. = LCCOMB_X17_Y16_N14; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[102]~158 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.300 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~11 72 COMB LCCOMB_X17_Y16_N16 2 " "Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 52.300 ns; Loc. = LCCOMB_X17_Y16_N16; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.386 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~13 73 COMB LCCOMB_X17_Y16_N18 2 " "Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 52.386 ns; Loc. = LCCOMB_X17_Y16_N18; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.472 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~15 74 COMB LCCOMB_X17_Y16_N20 1 " "Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 52.472 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.558 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~17 75 COMB LCCOMB_X17_Y16_N22 1 " "Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 52.558 ns; Loc. = LCCOMB_X17_Y16_N22; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 53.064 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~18 76 COMB LCCOMB_X17_Y16_N24 25 " "Info: 76: + IC(0.000 ns) + CELL(0.506 ns) = 53.064 ns; Loc. = LCCOMB_X17_Y16_N24; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_3~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.202 ns) 54.750 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[110\]~141 77 COMB LCCOMB_X16_Y14_N12 2 " "Info: 77: + IC(1.484 ns) + CELL(0.202 ns) = 54.750 ns; Loc. = LCCOMB_X16_Y14_N12; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[110\]~141'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[110]~141 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.596 ns) 56.822 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~7 78 COMB LCCOMB_X17_Y17_N6 2 " "Info: 78: + IC(1.476 ns) + CELL(0.596 ns) = 56.822 ns; Loc. = LCCOMB_X17_Y17_N6; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[110]~141 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.908 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~9 79 COMB LCCOMB_X17_Y17_N8 2 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 56.908 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.994 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~11 80 COMB LCCOMB_X17_Y17_N10 2 " "Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 56.994 ns; Loc. = LCCOMB_X17_Y17_N10; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.080 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~13 81 COMB LCCOMB_X17_Y17_N12 2 " "Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 57.080 ns; Loc. = LCCOMB_X17_Y17_N12; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 57.270 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~15 82 COMB LCCOMB_X17_Y17_N14 1 " "Info: 82: + IC(0.000 ns) + CELL(0.190 ns) = 57.270 ns; Loc. = LCCOMB_X17_Y17_N14; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.356 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~17 83 COMB LCCOMB_X17_Y17_N16 1 " "Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 57.356 ns; Loc. = LCCOMB_X17_Y17_N16; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 57.862 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~18 84 COMB LCCOMB_X17_Y17_N18 25 " "Info: 84: + IC(0.000 ns) + CELL(0.506 ns) = 57.862 ns; Loc. = LCCOMB_X17_Y17_N18; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_4~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.206 ns) 59.576 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[117\]~116 85 COMB LCCOMB_X14_Y15_N8 2 " "Info: 85: + IC(1.508 ns) + CELL(0.206 ns) = 59.576 ns; Loc. = LCCOMB_X14_Y15_N8; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[117\]~116'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[117]~116 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.735 ns) 61.349 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~3 86 COMB LCCOMB_X17_Y15_N14 2 " "Info: 86: + IC(1.038 ns) + CELL(0.735 ns) = 61.349 ns; Loc. = LCCOMB_X17_Y15_N14; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[117]~116 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.435 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~5 87 COMB LCCOMB_X17_Y15_N16 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 61.435 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.521 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~7 88 COMB LCCOMB_X17_Y15_N18 2 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 61.521 ns; Loc. = LCCOMB_X17_Y15_N18; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.607 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~9 89 COMB LCCOMB_X17_Y15_N20 2 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 61.607 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.693 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~11 90 COMB LCCOMB_X17_Y15_N22 2 " "Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 61.693 ns; Loc. = LCCOMB_X17_Y15_N22; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.779 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~13 91 COMB LCCOMB_X17_Y15_N24 2 " "Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 61.779 ns; Loc. = LCCOMB_X17_Y15_N24; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.865 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~15 92 COMB LCCOMB_X17_Y15_N26 1 " "Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 61.865 ns; Loc. = LCCOMB_X17_Y15_N26; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.951 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~17 93 COMB LCCOMB_X17_Y15_N28 1 " "Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 61.951 ns; Loc. = LCCOMB_X17_Y15_N28; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 62.457 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~18 94 COMB LCCOMB_X17_Y15_N30 25 " "Info: 94: + IC(0.000 ns) + CELL(0.506 ns) = 62.457 ns; Loc. = LCCOMB_X17_Y15_N30; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_5~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.370 ns) 63.986 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[130\]~723 95 COMB LCCOMB_X16_Y14_N22 3 " "Info: 95: + IC(1.159 ns) + CELL(0.370 ns) = 63.986 ns; Loc. = LCCOMB_X16_Y14_N22; Fanout = 3; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[130\]~723'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[130]~723 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.621 ns) 65.710 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~11 96 COMB LCCOMB_X15_Y15_N16 2 " "Info: 96: + IC(1.103 ns) + CELL(0.621 ns) = 65.710 ns; Loc. = LCCOMB_X15_Y15_N16; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[130]~723 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.796 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~13 97 COMB LCCOMB_X15_Y15_N18 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 65.796 ns; Loc. = LCCOMB_X15_Y15_N18; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.882 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~15 98 COMB LCCOMB_X15_Y15_N20 1 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 65.882 ns; Loc. = LCCOMB_X15_Y15_N20; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.968 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~17 99 COMB LCCOMB_X15_Y15_N22 1 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 65.968 ns; Loc. = LCCOMB_X15_Y15_N22; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 66.474 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~18 100 COMB LCCOMB_X15_Y15_N24 25 " "Info: 100: + IC(0.000 ns) + CELL(0.506 ns) = 66.474 ns; Loc. = LCCOMB_X15_Y15_N24; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_6~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.366 ns) 67.964 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[140\]~728 101 COMB LCCOMB_X16_Y14_N24 3 " "Info: 101: + IC(1.124 ns) + CELL(0.366 ns) = 67.964 ns; Loc. = LCCOMB_X16_Y14_N24; Fanout = 3; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[140\]~728'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[140]~728 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.596 ns) 70.334 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~13 102 COMB LCCOMB_X13_Y15_N22 2 " "Info: 102: + IC(1.774 ns) + CELL(0.596 ns) = 70.334 ns; Loc. = LCCOMB_X13_Y15_N22; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[140]~728 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.420 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~15 103 COMB LCCOMB_X13_Y15_N24 1 " "Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 70.420 ns; Loc. = LCCOMB_X13_Y15_N24; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.506 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~17 104 COMB LCCOMB_X13_Y15_N26 1 " "Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 70.506 ns; Loc. = LCCOMB_X13_Y15_N26; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 71.012 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~18 105 COMB LCCOMB_X13_Y15_N28 25 " "Info: 105: + IC(0.000 ns) + CELL(0.506 ns) = 71.012 ns; Loc. = LCCOMB_X13_Y15_N28; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_7~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(0.202 ns) 72.695 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[144\]~71 106 COMB LCCOMB_X15_Y17_N2 2 " "Info: 106: + IC(1.481 ns) + CELL(0.202 ns) = 72.695 ns; Loc. = LCCOMB_X15_Y17_N2; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[144\]~71'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[144]~71 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.621 ns) 74.024 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~3 107 COMB LCCOMB_X15_Y17_N12 2 " "Info: 107: + IC(0.708 ns) + CELL(0.621 ns) = 74.024 ns; Loc. = LCCOMB_X15_Y17_N12; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[144]~71 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 74.214 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~5 108 COMB LCCOMB_X15_Y17_N14 2 " "Info: 108: + IC(0.000 ns) + CELL(0.190 ns) = 74.214 ns; Loc. = LCCOMB_X15_Y17_N14; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.300 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~7 109 COMB LCCOMB_X15_Y17_N16 2 " "Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 74.300 ns; Loc. = LCCOMB_X15_Y17_N16; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.386 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~9 110 COMB LCCOMB_X15_Y17_N18 2 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 74.386 ns; Loc. = LCCOMB_X15_Y17_N18; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.472 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~11 111 COMB LCCOMB_X15_Y17_N20 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 74.472 ns; Loc. = LCCOMB_X15_Y17_N20; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.558 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~13 112 COMB LCCOMB_X15_Y17_N22 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 74.558 ns; Loc. = LCCOMB_X15_Y17_N22; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.644 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~15 113 COMB LCCOMB_X15_Y17_N24 1 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 74.644 ns; Loc. = LCCOMB_X15_Y17_N24; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.730 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~17 114 COMB LCCOMB_X15_Y17_N26 1 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 74.730 ns; Loc. = LCCOMB_X15_Y17_N26; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 75.236 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~18 115 COMB LCCOMB_X15_Y17_N28 25 " "Info: 115: + IC(0.000 ns) + CELL(0.506 ns) = 75.236 ns; Loc. = LCCOMB_X15_Y17_N28; Fanout = 25; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_8~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.370 ns) 76.752 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[158\]~740 116 COMB LCCOMB_X16_Y15_N26 3 " "Info: 116: + IC(1.146 ns) + CELL(0.370 ns) = 76.752 ns; Loc. = LCCOMB_X16_Y15_N26; Fanout = 3; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[158\]~740'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[158]~740 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.596 ns) 78.800 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~13 117 COMB LCCOMB_X13_Y17_N16 2 " "Info: 117: + IC(1.452 ns) + CELL(0.596 ns) = 78.800 ns; Loc. = LCCOMB_X13_Y17_N16; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[158]~740 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 78.886 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~15 118 COMB LCCOMB_X13_Y17_N18 1 " "Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 78.886 ns; Loc. = LCCOMB_X13_Y17_N18; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 78.972 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~17 119 COMB LCCOMB_X13_Y17_N20 1 " "Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 78.972 ns; Loc. = LCCOMB_X13_Y17_N20; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 79.478 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~18 120 COMB LCCOMB_X13_Y17_N22 17 " "Info: 120: + IC(0.000 ns) + CELL(0.506 ns) = 79.478 ns; Loc. = LCCOMB_X13_Y17_N22; Fanout = 17; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_9~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.206 ns) 80.393 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[164\]~749 121 COMB LCCOMB_X14_Y17_N8 1 " "Info: 121: + IC(0.709 ns) + CELL(0.206 ns) = 80.393 ns; Loc. = LCCOMB_X14_Y17_N8; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[164\]~749'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[164]~749 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 138 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.621 ns) 82.008 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~5 122 COMB LCCOMB_X12_Y17_N16 1 " "Info: 122: + IC(0.994 ns) + CELL(0.621 ns) = 82.008 ns; Loc. = LCCOMB_X12_Y17_N16; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[164]~749 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.094 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~7 123 COMB LCCOMB_X12_Y17_N18 1 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 82.094 ns; Loc. = LCCOMB_X12_Y17_N18; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.180 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~9 124 COMB LCCOMB_X12_Y17_N20 1 " "Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 82.180 ns; Loc. = LCCOMB_X12_Y17_N20; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.266 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~11 125 COMB LCCOMB_X12_Y17_N22 1 " "Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 82.266 ns; Loc. = LCCOMB_X12_Y17_N22; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.352 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~13 126 COMB LCCOMB_X12_Y17_N24 1 " "Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 82.352 ns; Loc. = LCCOMB_X12_Y17_N24; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.438 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~15 127 COMB LCCOMB_X12_Y17_N26 1 " "Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 82.438 ns; Loc. = LCCOMB_X12_Y17_N26; Fanout = 1; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 82.944 ns modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~16 128 COMB LCCOMB_X12_Y17_N28 2 " "Info: 128: + IC(0.000 ns) + CELL(0.506 ns) = 82.944 ns; Loc. = LCCOMB_X12_Y17_N28; Fanout = 2; COMB Node = 'modulator:inst3\|lpm_divide:Div7\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|op_10~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.176 ns) + CELL(0.735 ns) 85.855 ns modulator:inst3\|Add11~1 129 COMB LCCOMB_X22_Y16_N14 2 " "Info: 129: + IC(2.176 ns) + CELL(0.735 ns) = 85.855 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~16 modulator:inst3|Add11~1 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.941 ns modulator:inst3\|Add11~3 130 COMB LCCOMB_X22_Y16_N16 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 85.941 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add11~1 modulator:inst3|Add11~3 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 86.027 ns modulator:inst3\|Add11~5 131 COMB LCCOMB_X22_Y16_N18 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 86.027 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add11~3 modulator:inst3|Add11~5 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 86.113 ns modulator:inst3\|Add11~7 132 COMB LCCOMB_X22_Y16_N20 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 86.113 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add11~5 modulator:inst3|Add11~7 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 86.199 ns modulator:inst3\|Add11~9 133 COMB LCCOMB_X22_Y16_N22 2 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 86.199 ns; Loc. = LCCOMB_X22_Y16_N22; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add11~7 modulator:inst3|Add11~9 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 86.285 ns modulator:inst3\|Add11~11 134 COMB LCCOMB_X22_Y16_N24 2 " "Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 86.285 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add11~9 modulator:inst3|Add11~11 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 86.371 ns modulator:inst3\|Add11~13 135 COMB LCCOMB_X22_Y16_N26 2 " "Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 86.371 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add11~11 modulator:inst3|Add11~13 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 86.457 ns modulator:inst3\|Add11~15 136 COMB LCCOMB_X22_Y16_N28 2 " "Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 86.457 ns; Loc. = LCCOMB_X22_Y16_N28; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add11~13 modulator:inst3|Add11~15 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 86.632 ns modulator:inst3\|Add11~17 137 COMB LCCOMB_X22_Y16_N30 2 " "Info: 137: + IC(0.000 ns) + CELL(0.175 ns) = 86.632 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { modulator:inst3|Add11~15 modulator:inst3|Add11~17 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 86.718 ns modulator:inst3\|Add11~19 138 COMB LCCOMB_X22_Y15_N0 2 " "Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 86.718 ns; Loc. = LCCOMB_X22_Y15_N0; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add11~17 modulator:inst3|Add11~19 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 86.804 ns modulator:inst3\|Add11~21 139 COMB LCCOMB_X22_Y15_N2 2 " "Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 86.804 ns; Loc. = LCCOMB_X22_Y15_N2; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add11~19 modulator:inst3|Add11~21 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 86.890 ns modulator:inst3\|Add11~23 140 COMB LCCOMB_X22_Y15_N4 2 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 86.890 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add11~21 modulator:inst3|Add11~23 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 86.976 ns modulator:inst3\|Add11~25 141 COMB LCCOMB_X22_Y15_N6 2 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 86.976 ns; Loc. = LCCOMB_X22_Y15_N6; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add11~23 modulator:inst3|Add11~25 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.062 ns modulator:inst3\|Add11~27 142 COMB LCCOMB_X22_Y15_N8 2 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 87.062 ns; Loc. = LCCOMB_X22_Y15_N8; Fanout = 2; COMB Node = 'modulator:inst3\|Add11~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { modulator:inst3|Add11~25 modulator:inst3|Add11~27 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 87.568 ns modulator:inst3\|Add11~28 143 COMB LCCOMB_X22_Y15_N10 1 " "Info: 143: + IC(0.000 ns) + CELL(0.506 ns) = 87.568 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 1; COMB Node = 'modulator:inst3\|Add11~28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { modulator:inst3|Add11~27 modulator:inst3|Add11~28 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.319 ns) 88.554 ns modulator:inst3\|LessThan7~0 144 COMB LCCOMB_X22_Y15_N28 12 " "Info: 144: + IC(0.667 ns) + CELL(0.319 ns) = 88.554 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 12; COMB Node = 'modulator:inst3\|LessThan7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { modulator:inst3|Add11~28 modulator:inst3|LessThan7~0 } "NODE_NAME" } } { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.651 ns) 90.372 ns modulator:inst3\|wave3~71 145 COMB LCCOMB_X21_Y16_N6 1 " "Info: 145: + IC(1.167 ns) + CELL(0.651 ns) = 90.372 ns; Loc. = LCCOMB_X21_Y16_N6; Fanout = 1; COMB Node = 'modulator:inst3\|wave3~71'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { modulator:inst3|LessThan7~0 modulator:inst3|wave3~71 } "NODE_NAME" } } { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 90.946 ns modulator:inst3\|wave3~45 146 COMB LCCOMB_X21_Y16_N20 1 " "Info: 146: + IC(0.368 ns) + CELL(0.206 ns) = 90.946 ns; Loc. = LCCOMB_X21_Y16_N20; Fanout = 1; COMB Node = 'modulator:inst3\|wave3~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { modulator:inst3|wave3~71 modulator:inst3|wave3~45 } "NODE_NAME" } } { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 91.054 ns modulator:inst3\|wave3\[2\] 147 REG LCFF_X21_Y16_N21 24 " "Info: 147: + IC(0.000 ns) + CELL(0.108 ns) = 91.054 ns; Loc. = LCFF_X21_Y16_N21; Fanout = 24; REG Node = 'modulator:inst3\|wave3\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { modulator:inst3|wave3~45 modulator:inst3|wave3[2] } "NODE_NAME" } } { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "44.478 ns ( 48.85 % ) " "Info: Total cell delay = 44.478 ns ( 48.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "46.576 ns ( 51.15 % ) " "Info: Total interconnect delay = 46.576 ns ( 51.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "91.054 ns" { wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|q_a[11] modulator:inst3|lpm_mult:Mult7|mult_qt01:auto_generated|mac_mult1~DATAOUT18 modulator:inst3|lpm_mult:Mult7|mult_qt01:auto_generated|mac_out2~DATAOUT18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~6 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[19]~313 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~8 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[28]~304 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~10 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[36]~287 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~8 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[49]~265 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~14 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[54]~251 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~16 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[64]~232 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[72]~215 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[81]~197 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[94]~699 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[102]~158 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[110]~141 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[117]~116 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[130]~723 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[140]~728 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[144]~71 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[158]~740 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[164]~749 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~16 modulator:inst3|Add11~1 modulator:inst3|Add11~3 modulator:inst3|Add11~5 modulator:inst3|Add11~7 modulator:inst3|Add11~9 modulator:inst3|Add11~11 modulator:inst3|Add11~13 modulator:inst3|Add11~15 modulator:inst3|Add11~17 modulator:inst3|Add11~19 modulator:inst3|Add11~21 modulator:inst3|Add11~23 modulator:inst3|Add11~25 modulator:inst3|Add11~27 modulator:inst3|Add11~28 modulator:inst3|LessThan7~0 modulator:inst3|wave3~71 modulator:inst3|wave3~45 modulator:inst3|wave3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "91.054 ns" { wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 {} wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|q_a[11] {} modulator:inst3|lpm_mult:Mult7|mult_qt01:auto_generated|mac_mult1~DATAOUT18 {} modulator:inst3|lpm_mult:Mult7|mult_qt01:auto_generated|mac_out2~DATAOUT18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~6 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[19]~313 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~8 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[28]~304 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~10 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[36]~287 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~8 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[49]~265 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~14 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[54]~251 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~16 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[64]~232 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[72]~215 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[81]~197 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[94]~699 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[102]~158 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[110]~141 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[117]~116 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[130]~723 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[140]~728 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[144]~71 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[158]~740 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[164]~749 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~16 {} modulator:inst3|Add11~1 {} modulator:inst3|Add11~3 {} modulator:inst3|Add11~5 {} modulator:inst3|Add11~7 {} modulator:inst3|Add11~9 {} modulator:inst3|Add11~11 {} modulator:inst3|Add11~13 {} modulator:inst3|Add11~15 {} modulator:inst3|Add11~17 {} modulator:inst3|Add11~19 {} modulator:inst3|Add11~21 {} modulator:inst3|Add11~23 {} modulator:inst3|Add11~25 {} modulator:inst3|Add11~27 {} modulator:inst3|Add11~28 {} modulator:inst3|LessThan7~0 {} modulator:inst3|wave3~71 {} modulator:inst3|wave3~45 {} modulator:inst3|wave3[2] {} } { 0.000ns 0.000ns 1.845ns 0.000ns 0.957ns 0.000ns 0.000ns 0.437ns 0.687ns 0.000ns 0.000ns 1.109ns 1.113ns 0.000ns 0.000ns 0.000ns 0.829ns 0.700ns 0.000ns 0.000ns 0.000ns 1.128ns 0.688ns 0.000ns 0.000ns 1.518ns 1.127ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.175ns 1.545ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.398ns 1.133ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.173ns 1.068ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.149ns 1.537ns 0.000ns 0.000ns 0.000ns 0.000ns 1.403ns 1.323ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.484ns 1.476ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.508ns 1.038ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.159ns 1.103ns 0.000ns 0.000ns 0.000ns 0.000ns 1.124ns 1.774ns 0.000ns 0.000ns 0.000ns 1.481ns 0.708ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.146ns 1.452ns 0.000ns 0.000ns 0.000ns 0.709ns 0.994ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.176ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.667ns 1.167ns 0.368ns 0.000ns } { 0.000ns 3.761ns 4.712ns 0.396ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.190ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.086ns 0.086ns 0.506ns 0.624ns 0.621ns 0.086ns 0.506ns 0.202ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.596ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.319ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.105 ns - Smallest " "Info: - Smallest clock skew is -0.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.810 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 13 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { -16 -160 8 0 "clk" "" } { 72 184 206 88 "clk" "" } { 152 -304 -240 168 "clk" "" } { 48 -104 -64 64 "clk" "" } { 112 1016 1056 128 "clk" "" } { 208 688 736 224 "clk" "" } { 392 -504 -464 408 "clk" "" } { 392 -232 -208 408 "clk" "" } { 392 -136 -112 408 "clk" "" } { 392 -400 -382 408 "clk" "" } { 392 -320 -296 408 "clk" "" } { 536 480 528 552 "clk" "" } { 112 1576 1616 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 937 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 937; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { -16 -160 8 0 "clk" "" } { 72 184 206 88 "clk" "" } { 152 -304 -240 168 "clk" "" } { 48 -104 -64 64 "clk" "" } { 112 1016 1056 128 "clk" "" } { 208 688 736 224 "clk" "" } { 392 -504 -464 408 "clk" "" } { 392 -232 -208 408 "clk" "" } { 392 -136 -112 408 "clk" "" } { 392 -400 -382 408 "clk" "" } { 392 -320 -296 408 "clk" "" } { 536 480 528 552 "clk" "" } { 112 1576 1616 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 2.810 ns modulator:inst3\|wave3\[2\] 3 REG LCFF_X21_Y16_N21 24 " "Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.810 ns; Loc. = LCFF_X21_Y16_N21; Fanout = 24; REG Node = 'modulator:inst3\|wave3\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk~clkctrl modulator:inst3|wave3[2] } "NODE_NAME" } } { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.49 % ) " "Info: Total cell delay = 1.756 ns ( 62.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 37.51 % ) " "Info: Total interconnect delay = 1.054 ns ( 37.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { clk clk~clkctrl modulator:inst3|wave3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.810 ns" { clk {} clk~combout {} clk~clkctrl {} modulator:inst3|wave3[2] {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.915 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 13 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { -16 -160 8 0 "clk" "" } { 72 184 206 88 "clk" "" } { 152 -304 -240 168 "clk" "" } { 48 -104 -64 64 "clk" "" } { 112 1016 1056 128 "clk" "" } { 208 688 736 224 "clk" "" } { 392 -504 -464 408 "clk" "" } { 392 -232 -208 408 "clk" "" } { 392 -136 -112 408 "clk" "" } { 392 -400 -382 408 "clk" "" } { 392 -320 -296 408 "clk" "" } { 536 480 528 552 "clk" "" } { 112 1576 1616 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 937 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 937; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { -16 -160 8 0 "clk" "" } { 72 184 206 88 "clk" "" } { 152 -304 -240 168 "clk" "" } { 48 -104 -64 64 "clk" "" } { 112 1016 1056 128 "clk" "" } { 208 688 736 224 "clk" "" } { 392 -504 -464 408 "clk" "" } { 392 -232 -208 408 "clk" "" } { 392 -136 -112 408 "clk" "" } { 392 -400 -382 408 "clk" "" } { 392 -320 -296 408 "clk" "" } { 536 480 528 552 "clk" "" } { 112 1576 1616 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.835 ns) 2.915 ns wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X27_Y17 12 " "Info: 3: + IC(0.851 ns) + CELL(0.835 ns) = 2.915 ns; Loc. = M4K_X27_Y17; Fanout = 12; MEM Node = 'wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { clk~clkctrl wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_u1b1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_u1b1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 66.04 % ) " "Info: Total cell delay = 1.925 ns ( 66.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 33.96 % ) " "Info: Total interconnect delay = 0.990 ns ( 33.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk clk~clkctrl wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk {} clk~combout {} clk~clkctrl {} wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.139ns 0.851ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { clk clk~clkctrl modulator:inst3|wave3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.810 ns" { clk {} clk~combout {} clk~clkctrl {} modulator:inst3|wave3[2] {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk clk~clkctrl wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk {} clk~combout {} clk~clkctrl {} wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.139ns 0.851ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_u1b1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_u1b1.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 105 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "91.054 ns" { wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|q_a[11] modulator:inst3|lpm_mult:Mult7|mult_qt01:auto_generated|mac_mult1~DATAOUT18 modulator:inst3|lpm_mult:Mult7|mult_qt01:auto_generated|mac_out2~DATAOUT18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~6 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[19]~313 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~8 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[28]~304 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~10 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[36]~287 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~8 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[49]~265 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~14 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[54]~251 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~16 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[64]~232 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[72]~215 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[81]~197 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[94]~699 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[102]~158 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[110]~141 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[117]~116 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[130]~723 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[140]~728 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[144]~71 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~3 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[158]~740 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~17 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~18 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[164]~749 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~5 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~7 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~9 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~11 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~13 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~15 modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~16 modulator:inst3|Add11~1 modulator:inst3|Add11~3 modulator:inst3|Add11~5 modulator:inst3|Add11~7 modulator:inst3|Add11~9 modulator:inst3|Add11~11 modulator:inst3|Add11~13 modulator:inst3|Add11~15 modulator:inst3|Add11~17 modulator:inst3|Add11~19 modulator:inst3|Add11~21 modulator:inst3|Add11~23 modulator:inst3|Add11~25 modulator:inst3|Add11~27 modulator:inst3|Add11~28 modulator:inst3|LessThan7~0 modulator:inst3|wave3~71 modulator:inst3|wave3~45 modulator:inst3|wave3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "91.054 ns" { wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 {} wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|q_a[11] {} modulator:inst3|lpm_mult:Mult7|mult_qt01:auto_generated|mac_mult1~DATAOUT18 {} modulator:inst3|lpm_mult:Mult7|mult_qt01:auto_generated|mac_out2~DATAOUT18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_11~6 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[19]~313 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_12~8 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[28]~304 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_13~10 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[36]~287 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_14~8 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[49]~265 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_15~14 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[54]~251 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_16~16 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[64]~232 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_17~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[72]~215 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_18~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[81]~197 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_1~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[94]~699 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_2~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[102]~158 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_3~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[110]~141 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_4~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[117]~116 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_5~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[130]~723 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_6~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[140]~728 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_7~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[144]~71 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~3 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_8~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[158]~740 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~17 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_9~18 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[164]~749 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~5 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~7 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~9 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~11 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~13 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~15 {} modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|op_10~16 {} modulator:inst3|Add11~1 {} modulator:inst3|Add11~3 {} modulator:inst3|Add11~5 {} modulator:inst3|Add11~7 {} modulator:inst3|Add11~9 {} modulator:inst3|Add11~11 {} modulator:inst3|Add11~13 {} modulator:inst3|Add11~15 {} modulator:inst3|Add11~17 {} modulator:inst3|Add11~19 {} modulator:inst3|Add11~21 {} modulator:inst3|Add11~23 {} modulator:inst3|Add11~25 {} modulator:inst3|Add11~27 {} modulator:inst3|Add11~28 {} modulator:inst3|LessThan7~0 {} modulator:inst3|wave3~71 {} modulator:inst3|wave3~45 {} modulator:inst3|wave3[2] {} } { 0.000ns 0.000ns 1.845ns 0.000ns 0.957ns 0.000ns 0.000ns 0.437ns 0.687ns 0.000ns 0.000ns 1.109ns 1.113ns 0.000ns 0.000ns 0.000ns 0.829ns 0.700ns 0.000ns 0.000ns 0.000ns 1.128ns 0.688ns 0.000ns 0.000ns 1.518ns 1.127ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.175ns 1.545ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.398ns 1.133ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.173ns 1.068ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.149ns 1.537ns 0.000ns 0.000ns 0.000ns 0.000ns 1.403ns 1.323ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.484ns 1.476ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.508ns 1.038ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.159ns 1.103ns 0.000ns 0.000ns 0.000ns 0.000ns 1.124ns 1.774ns 0.000ns 0.000ns 0.000ns 1.481ns 0.708ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.146ns 1.452ns 0.000ns 0.000ns 0.000ns 0.709ns 0.994ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.176ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.667ns 1.167ns 0.368ns 0.000ns } { 0.000ns 3.761ns 4.712ns 0.396ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.190ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.086ns 0.086ns 0.506ns 0.624ns 0.621ns 0.086ns 0.506ns 0.202ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.596ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.319ns 0.651ns 0.206ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { clk clk~clkctrl modulator:inst3|wave3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.810 ns" { clk {} clk~combout {} clk~clkctrl {} modulator:inst3|wave3[2] {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk clk~clkctrl wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk {} clk~combout {} clk~clkctrl {} wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.139ns 0.851ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irf_reg\[2\]\[3\] register sld_hub:sld_hub_inst\|tdo 89.46 MHz 11.178 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 89.46 MHz between source register \"sld_hub:sld_hub_inst\|irf_reg\[2\]\[3\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 11.178 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.349 ns + Longest register register " "Info: + Longest register to register delay is 5.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irf_reg\[2\]\[3\] 1 REG LCFF_X9_Y12_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N27; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[2\]\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 859 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.534 ns) 2.108 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 2 COMB LCCOMB_X8_Y15_N26 1 " "Info: 2: + IC(1.574 ns) + CELL(0.534 ns) = 2.108 ns; Loc. = LCCOMB_X8_Y15_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { sld_hub:sld_hub_inst|irf_reg[2][3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 3.100 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~5 3 COMB LCCOMB_X8_Y15_N0 1 " "Info: 3: + IC(0.368 ns) + CELL(0.624 ns) = 3.100 ns; Loc. = LCCOMB_X8_Y15_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.624 ns) 4.103 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8 4 COMB LCCOMB_X8_Y15_N28 1 " "Info: 4: + IC(0.379 ns) + CELL(0.624 ns) = 4.103 ns; Loc. = LCCOMB_X8_Y15_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 4.669 ns sld_hub:sld_hub_inst\|tdo~9 5 COMB LCCOMB_X8_Y15_N12 1 " "Info: 5: + IC(0.360 ns) + CELL(0.206 ns) = 4.669 ns; Loc. = LCCOMB_X8_Y15_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~9 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 5.241 ns sld_hub:sld_hub_inst\|tdo~10 6 COMB LCCOMB_X8_Y15_N18 1 " "Info: 6: + IC(0.366 ns) + CELL(0.206 ns) = 5.241 ns; Loc. = LCCOMB_X8_Y15_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { sld_hub:sld_hub_inst|tdo~9 sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.349 ns sld_hub:sld_hub_inst\|tdo 7 REG LCFF_X8_Y15_N19 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.349 ns; Loc. = LCFF_X8_Y15_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.302 ns ( 43.04 % ) " "Info: Total cell delay = 2.302 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.047 ns ( 56.96 % ) " "Info: Total interconnect delay = 3.047 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { sld_hub:sld_hub_inst|irf_reg[2][3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~9 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.349 ns" { sld_hub:sld_hub_inst|irf_reg[2][3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~9 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.574ns 0.368ns 0.379ns 0.360ns 0.366ns 0.000ns } { 0.000ns 0.534ns 0.624ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.024 ns - Smallest " "Info: - Smallest clock skew is 0.024 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.744 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.158 ns) + CELL(0.000 ns) 4.158 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G5 352 " "Info: 2: + IC(4.158 ns) + CELL(0.000 ns) = 4.158 ns; Loc. = CLKCTRL_G5; Fanout = 352; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.158 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 5.744 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X8_Y15_N19 2 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 5.744 ns; Loc. = LCFF_X8_Y15_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.59 % ) " "Info: Total cell delay = 0.666 ns ( 11.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.078 ns ( 88.41 % ) " "Info: Total interconnect delay = 5.078 ns ( 88.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.744 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.744 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.158ns 0.920ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.720 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.158 ns) + CELL(0.000 ns) 4.158 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G5 352 " "Info: 2: + IC(4.158 ns) + CELL(0.000 ns) = 4.158 ns; Loc. = CLKCTRL_G5; Fanout = 352; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.158 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 5.720 ns sld_hub:sld_hub_inst\|irf_reg\[2\]\[3\] 3 REG LCFF_X9_Y12_N27 6 " "Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 5.720 ns; Loc. = LCFF_X9_Y12_N27; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[2\]\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 859 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.64 % ) " "Info: Total cell delay = 0.666 ns ( 11.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.054 ns ( 88.36 % ) " "Info: Total interconnect delay = 5.054 ns ( 88.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.720 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[2][3] {} } { 0.000ns 4.158ns 0.896ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.744 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.744 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.158ns 0.920ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.720 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[2][3] {} } { 0.000ns 4.158ns 0.896ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 859 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 859 -1 0 } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { sld_hub:sld_hub_inst|irf_reg[2][3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~9 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.349 ns" { sld_hub:sld_hub_inst|irf_reg[2][3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~9 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.574ns 0.368ns 0.379ns 0.360ns 0.366ns 0.000ns } { 0.000ns 0.534ns 0.624ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.744 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.744 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.158ns 0.920ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.720 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[2][3] {} } { 0.000ns 4.158ns 0.896ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 120 " "Warning: Circuit may not operate. Detected 120 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:inst1\|curbtns\[1\] controller:inst1\|diff_btn_vec\[1\] clk 5.269 ns " "Info: Found hold time violation between source  pin or register \"controller:inst1\|curbtns\[1\]\" and destination pin or register \"controller:inst1\|diff_btn_vec\[1\]\" for clock \"clk\" (Hold time is 5.269 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.036 ns + Largest " "Info: + Largest clock skew is 7.036 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.659 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 13 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { -16 -160 8 0 "clk" "" } { 72 184 206 88 "clk" "" } { 152 -304 -240 168 "clk" "" } { 48 -104 -64 64 "clk" "" } { 112 1016 1056 128 "clk" "" } { 208 688 736 224 "clk" "" } { 392 -504 -464 408 "clk" "" } { 392 -232 -208 408 "clk" "" } { 392 -136 -112 408 "clk" "" } { 392 -400 -382 408 "clk" "" } { 392 -320 -296 408 "clk" "" } { 536 480 528 552 "clk" "" } { 112 1576 1616 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.970 ns) 2.945 ns btn_reg:inst4\|btn_clk 2 REG LCFF_X4_Y9_N15 9 " "Info: 2: + IC(0.885 ns) + CELL(0.970 ns) = 2.945 ns; Loc. = LCFF_X4_Y9_N15; Fanout = 9; REG Node = 'btn_reg:inst4\|btn_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { clk btn_reg:inst4|btn_clk } "NODE_NAME" } } { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.970 ns) 4.323 ns btn_reg:inst4\|btn_reg\[3\] 3 REG LCFF_X4_Y9_N21 13 " "Info: 3: + IC(0.408 ns) + CELL(0.970 ns) = 4.323 ns; Loc. = LCFF_X4_Y9_N21; Fanout = 13; REG Node = 'btn_reg:inst4\|btn_reg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { btn_reg:inst4|btn_clk btn_reg:inst4|btn_reg[3] } "NODE_NAME" } } { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.647 ns) 5.773 ns controller:inst1\|Equal0~4 4 COMB LCCOMB_X5_Y9_N26 2 " "Info: 4: + IC(0.803 ns) + CELL(0.647 ns) = 5.773 ns; Loc. = LCCOMB_X5_Y9_N26; Fanout = 2; COMB Node = 'controller:inst1\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { btn_reg:inst4|btn_reg[3] controller:inst1|Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.202 ns) 6.985 ns controller:inst1\|Equal0~6 5 COMB LCCOMB_X3_Y9_N28 1 " "Info: 5: + IC(1.010 ns) + CELL(0.202 ns) = 6.985 ns; Loc. = LCCOMB_X3_Y9_N28; Fanout = 1; COMB Node = 'controller:inst1\|Equal0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { controller:inst1|Equal0~4 controller:inst1|Equal0~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 8.064 ns controller:inst1\|Equal0~6clkctrl 6 COMB CLKCTRL_G3 6 " "Info: 6: + IC(1.079 ns) + CELL(0.000 ns) = 8.064 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'controller:inst1\|Equal0~6clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { controller:inst1|Equal0~6 controller:inst1|Equal0~6clkctrl } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.206 ns) 9.659 ns controller:inst1\|diff_btn_vec\[1\] 7 REG LCCOMB_X3_Y9_N18 4 " "Info: 7: + IC(1.389 ns) + CELL(0.206 ns) = 9.659 ns; Loc. = LCCOMB_X3_Y9_N18; Fanout = 4; REG Node = 'controller:inst1\|diff_btn_vec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { controller:inst1|Equal0~6clkctrl controller:inst1|diff_btn_vec[1] } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.085 ns ( 42.29 % ) " "Info: Total cell delay = 4.085 ns ( 42.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.574 ns ( 57.71 % ) " "Info: Total interconnect delay = 5.574 ns ( 57.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.659 ns" { clk btn_reg:inst4|btn_clk btn_reg:inst4|btn_reg[3] controller:inst1|Equal0~4 controller:inst1|Equal0~6 controller:inst1|Equal0~6clkctrl controller:inst1|diff_btn_vec[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.659 ns" { clk {} clk~combout {} btn_reg:inst4|btn_clk {} btn_reg:inst4|btn_reg[3] {} controller:inst1|Equal0~4 {} controller:inst1|Equal0~6 {} controller:inst1|Equal0~6clkctrl {} controller:inst1|diff_btn_vec[1] {} } { 0.000ns 0.000ns 0.885ns 0.408ns 0.803ns 1.010ns 1.079ns 1.389ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.647ns 0.202ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.623 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 13 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { -16 -160 8 0 "clk" "" } { 72 184 206 88 "clk" "" } { 152 -304 -240 168 "clk" "" } { 48 -104 -64 64 "clk" "" } { 112 1016 1056 128 "clk" "" } { 208 688 736 224 "clk" "" } { 392 -504 -464 408 "clk" "" } { 392 -232 -208 408 "clk" "" } { 392 -136 -112 408 "clk" "" } { 392 -400 -382 408 "clk" "" } { 392 -320 -296 408 "clk" "" } { 536 480 528 552 "clk" "" } { 112 1576 1616 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.666 ns) 2.623 ns controller:inst1\|curbtns\[1\] 2 REG LCFF_X3_Y9_N7 1 " "Info: 2: + IC(0.867 ns) + CELL(0.666 ns) = 2.623 ns; Loc. = LCFF_X3_Y9_N7; Fanout = 1; REG Node = 'controller:inst1\|curbtns\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { clk controller:inst1|curbtns[1] } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 66.95 % ) " "Info: Total cell delay = 1.756 ns ( 66.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.867 ns ( 33.05 % ) " "Info: Total interconnect delay = 0.867 ns ( 33.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk controller:inst1|curbtns[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} controller:inst1|curbtns[1] {} } { 0.000ns 0.000ns 0.867ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.659 ns" { clk btn_reg:inst4|btn_clk btn_reg:inst4|btn_reg[3] controller:inst1|Equal0~4 controller:inst1|Equal0~6 controller:inst1|Equal0~6clkctrl controller:inst1|diff_btn_vec[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.659 ns" { clk {} clk~combout {} btn_reg:inst4|btn_clk {} btn_reg:inst4|btn_reg[3] {} controller:inst1|Equal0~4 {} controller:inst1|Equal0~6 {} controller:inst1|Equal0~6clkctrl {} controller:inst1|diff_btn_vec[1] {} } { 0.000ns 0.000ns 0.885ns 0.408ns 0.803ns 1.010ns 1.079ns 1.389ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.647ns 0.202ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk controller:inst1|curbtns[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} controller:inst1|curbtns[1] {} } { 0.000ns 0.000ns 0.867ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.463 ns - Shortest register register " "Info: - Shortest register to register delay is 1.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst1\|curbtns\[1\] 1 REG LCFF_X3_Y9_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y9_N7; Fanout = 1; REG Node = 'controller:inst1\|curbtns\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst1|curbtns[1] } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns controller:inst1\|Equal0~2 2 COMB LCCOMB_X3_Y9_N6 2 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X3_Y9_N6; Fanout = 2; COMB Node = 'controller:inst1\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { controller:inst1|curbtns[1] controller:inst1|Equal0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.651 ns) 1.463 ns controller:inst1\|diff_btn_vec\[1\] 3 REG LCCOMB_X3_Y9_N18 4 " "Info: 3: + IC(0.419 ns) + CELL(0.651 ns) = 1.463 ns; Loc. = LCCOMB_X3_Y9_N18; Fanout = 4; REG Node = 'controller:inst1\|diff_btn_vec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { controller:inst1|Equal0~2 controller:inst1|diff_btn_vec[1] } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.044 ns ( 71.36 % ) " "Info: Total cell delay = 1.044 ns ( 71.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.419 ns ( 28.64 % ) " "Info: Total interconnect delay = 0.419 ns ( 28.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { controller:inst1|curbtns[1] controller:inst1|Equal0~2 controller:inst1|diff_btn_vec[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.463 ns" { controller:inst1|curbtns[1] {} controller:inst1|Equal0~2 {} controller:inst1|diff_btn_vec[1] {} } { 0.000ns 0.000ns 0.419ns } { 0.000ns 0.393ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.659 ns" { clk btn_reg:inst4|btn_clk btn_reg:inst4|btn_reg[3] controller:inst1|Equal0~4 controller:inst1|Equal0~6 controller:inst1|Equal0~6clkctrl controller:inst1|diff_btn_vec[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.659 ns" { clk {} clk~combout {} btn_reg:inst4|btn_clk {} btn_reg:inst4|btn_reg[3] {} controller:inst1|Equal0~4 {} controller:inst1|Equal0~6 {} controller:inst1|Equal0~6clkctrl {} controller:inst1|diff_btn_vec[1] {} } { 0.000ns 0.000ns 0.885ns 0.408ns 0.803ns 1.010ns 1.079ns 1.389ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.647ns 0.202ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk controller:inst1|curbtns[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} controller:inst1|curbtns[1] {} } { 0.000ns 0.000ns 0.867ns } { 0.000ns 1.090ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { controller:inst1|curbtns[1] controller:inst1|Equal0~2 controller:inst1|diff_btn_vec[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.463 ns" { controller:inst1|curbtns[1] {} controller:inst1|Equal0~2 {} controller:inst1|diff_btn_vec[1] {} } { 0.000ns 0.000ns 0.419ns } { 0.000ns 0.393ns 0.651ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "controller:inst1\|freq2\[7\] reset clk 19.195 ns register " "Info: tsu for register \"controller:inst1\|freq2\[7\]\" (data pin = \"reset\", clock pin = \"clk\") is 19.195 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.035 ns + Longest pin register " "Info: + Longest pin to register delay is 22.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns reset 1 PIN PIN_24 26 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 26; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 256 -280 -112 272 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.810 ns) + CELL(0.650 ns) 8.405 ns controller:inst1\|diff_play_vec\[2\]~8 2 COMB LCCOMB_X14_Y11_N24 5 " "Info: 2: + IC(6.810 ns) + CELL(0.650 ns) = 8.405 ns; Loc. = LCCOMB_X14_Y11_N24; Fanout = 5; COMB Node = 'controller:inst1\|diff_play_vec\[2\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.460 ns" { reset controller:inst1|diff_play_vec[2]~8 } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.206 ns) 10.828 ns controller:inst1\|process_2~47 3 COMB LCCOMB_X13_Y12_N14 1 " "Info: 3: + IC(2.217 ns) + CELL(0.206 ns) = 10.828 ns; Loc. = LCCOMB_X13_Y12_N14; Fanout = 1; COMB Node = 'controller:inst1\|process_2~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.423 ns" { controller:inst1|diff_play_vec[2]~8 controller:inst1|process_2~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.319 ns) 11.517 ns controller:inst1\|process_2~49 4 COMB LCCOMB_X13_Y12_N10 27 " "Info: 4: + IC(0.370 ns) + CELL(0.319 ns) = 11.517 ns; Loc. = LCCOMB_X13_Y12_N10; Fanout = 27; COMB Node = 'controller:inst1\|process_2~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { controller:inst1|process_2~47 controller:inst1|process_2~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 12.867 ns controller:inst1\|freq2\[4\]~346 5 COMB LCCOMB_X12_Y11_N22 1 " "Info: 5: + IC(1.144 ns) + CELL(0.206 ns) = 12.867 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'controller:inst1\|freq2\[4\]~346'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { controller:inst1|process_2~49 controller:inst1|freq2[4]~346 } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.624 ns) 14.936 ns controller:inst1\|freq2\[4\]~347 6 COMB LCCOMB_X14_Y12_N22 18 " "Info: 6: + IC(1.445 ns) + CELL(0.624 ns) = 14.936 ns; Loc. = LCCOMB_X14_Y12_N22; Fanout = 18; COMB Node = 'controller:inst1\|freq2\[4\]~347'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { controller:inst1|freq2[4]~346 controller:inst1|freq2[4]~347 } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.013 ns) + CELL(0.651 ns) 18.600 ns controller:inst1\|freq2~356 7 COMB LCCOMB_X22_Y6_N2 2 " "Info: 7: + IC(3.013 ns) + CELL(0.651 ns) = 18.600 ns; Loc. = LCCOMB_X22_Y6_N2; Fanout = 2; COMB Node = 'controller:inst1\|freq2~356'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { controller:inst1|freq2[4]~347 controller:inst1|freq2~356 } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 19.181 ns controller:inst1\|freq2~358 8 COMB LCCOMB_X22_Y6_N14 3 " "Info: 8: + IC(0.375 ns) + CELL(0.206 ns) = 19.181 ns; Loc. = LCCOMB_X22_Y6_N14; Fanout = 3; COMB Node = 'controller:inst1\|freq2~358'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { controller:inst1|freq2~356 controller:inst1|freq2~358 } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.624 ns) 20.195 ns controller:inst1\|freq2~359 9 COMB LCCOMB_X22_Y6_N24 1 " "Info: 9: + IC(0.390 ns) + CELL(0.624 ns) = 20.195 ns; Loc. = LCCOMB_X22_Y6_N24; Fanout = 1; COMB Node = 'controller:inst1\|freq2~359'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { controller:inst1|freq2~358 controller:inst1|freq2~359 } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 20.935 ns controller:inst1\|freq2~360 10 COMB LCCOMB_X22_Y6_N26 1 " "Info: 10: + IC(0.370 ns) + CELL(0.370 ns) = 20.935 ns; Loc. = LCCOMB_X22_Y6_N26; Fanout = 1; COMB Node = 'controller:inst1\|freq2~360'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { controller:inst1|freq2~359 controller:inst1|freq2~360 } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.616 ns) 21.927 ns controller:inst1\|freq2~361 11 COMB LCCOMB_X22_Y6_N30 1 " "Info: 11: + IC(0.376 ns) + CELL(0.616 ns) = 21.927 ns; Loc. = LCCOMB_X22_Y6_N30; Fanout = 1; COMB Node = 'controller:inst1\|freq2~361'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { controller:inst1|freq2~360 controller:inst1|freq2~361 } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 22.035 ns controller:inst1\|freq2\[7\] 12 REG LCFF_X22_Y6_N31 10 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 22.035 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 10; REG Node = 'controller:inst1\|freq2\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { controller:inst1|freq2~361 controller:inst1|freq2[7] } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.525 ns ( 25.07 % ) " "Info: Total cell delay = 5.525 ns ( 25.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.510 ns ( 74.93 % ) " "Info: Total interconnect delay = 16.510 ns ( 74.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.035 ns" { reset controller:inst1|diff_play_vec[2]~8 controller:inst1|process_2~47 controller:inst1|process_2~49 controller:inst1|freq2[4]~346 controller:inst1|freq2[4]~347 controller:inst1|freq2~356 controller:inst1|freq2~358 controller:inst1|freq2~359 controller:inst1|freq2~360 controller:inst1|freq2~361 controller:inst1|freq2[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.035 ns" { reset {} reset~combout {} controller:inst1|diff_play_vec[2]~8 {} controller:inst1|process_2~47 {} controller:inst1|process_2~49 {} controller:inst1|freq2[4]~346 {} controller:inst1|freq2[4]~347 {} controller:inst1|freq2~356 {} controller:inst1|freq2~358 {} controller:inst1|freq2~359 {} controller:inst1|freq2~360 {} controller:inst1|freq2~361 {} controller:inst1|freq2[7] {} } { 0.000ns 0.000ns 6.810ns 2.217ns 0.370ns 1.144ns 1.445ns 3.013ns 0.375ns 0.390ns 0.370ns 0.376ns 0.000ns } { 0.000ns 0.945ns 0.650ns 0.206ns 0.319ns 0.206ns 0.624ns 0.651ns 0.206ns 0.624ns 0.370ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 305 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 13 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { -16 -160 8 0 "clk" "" } { 72 184 206 88 "clk" "" } { 152 -304 -240 168 "clk" "" } { 48 -104 -64 64 "clk" "" } { 112 1016 1056 128 "clk" "" } { 208 688 736 224 "clk" "" } { 392 -504 -464 408 "clk" "" } { 392 -232 -208 408 "clk" "" } { 392 -136 -112 408 "clk" "" } { 392 -400 -382 408 "clk" "" } { 392 -320 -296 408 "clk" "" } { 536 480 528 552 "clk" "" } { 112 1576 1616 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 937 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 937; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { -16 -160 8 0 "clk" "" } { 72 184 206 88 "clk" "" } { 152 -304 -240 168 "clk" "" } { 48 -104 -64 64 "clk" "" } { 112 1016 1056 128 "clk" "" } { 208 688 736 224 "clk" "" } { 392 -504 -464 408 "clk" "" } { 392 -232 -208 408 "clk" "" } { 392 -136 -112 408 "clk" "" } { 392 -400 -382 408 "clk" "" } { 392 -320 -296 408 "clk" "" } { 536 480 528 552 "clk" "" } { 112 1576 1616 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.666 ns) 2.800 ns controller:inst1\|freq2\[7\] 3 REG LCFF_X22_Y6_N31 10 " "Info: 3: + IC(0.905 ns) + CELL(0.666 ns) = 2.800 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 10; REG Node = 'controller:inst1\|freq2\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk~clkctrl controller:inst1|freq2[7] } "NODE_NAME" } } { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.71 % ) " "Info: Total cell delay = 1.756 ns ( 62.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.044 ns ( 37.29 % ) " "Info: Total interconnect delay = 1.044 ns ( 37.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk clk~clkctrl controller:inst1|freq2[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~combout {} clk~clkctrl {} controller:inst1|freq2[7] {} } { 0.000ns 0.000ns 0.139ns 0.905ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.035 ns" { reset controller:inst1|diff_play_vec[2]~8 controller:inst1|process_2~47 controller:inst1|process_2~49 controller:inst1|freq2[4]~346 controller:inst1|freq2[4]~347 controller:inst1|freq2~356 controller:inst1|freq2~358 controller:inst1|freq2~359 controller:inst1|freq2~360 controller:inst1|freq2~361 controller:inst1|freq2[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.035 ns" { reset {} reset~combout {} controller:inst1|diff_play_vec[2]~8 {} controller:inst1|process_2~47 {} controller:inst1|process_2~49 {} controller:inst1|freq2[4]~346 {} controller:inst1|freq2[4]~347 {} controller:inst1|freq2~356 {} controller:inst1|freq2~358 {} controller:inst1|freq2~359 {} controller:inst1|freq2~360 {} controller:inst1|freq2~361 {} controller:inst1|freq2[7] {} } { 0.000ns 0.000ns 6.810ns 2.217ns 0.370ns 1.144ns 1.445ns 3.013ns 0.375ns 0.390ns 0.370ns 0.376ns 0.000ns } { 0.000ns 0.945ns 0.650ns 0.206ns 0.319ns 0.206ns 0.624ns 0.651ns 0.206ns 0.624ns 0.370ns 0.616ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk clk~clkctrl controller:inst1|freq2[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~combout {} clk~clkctrl {} controller:inst1|freq2[7] {} } { 0.000ns 0.000ns 0.139ns 0.905ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk p2s_dout p2s:inst5\|data_out 16.244 ns register " "Info: tco from clock \"clk\" to destination pin \"p2s_dout\" through register \"p2s:inst5\|data_out\" is 16.244 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.269 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 13 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { -16 -160 8 0 "clk" "" } { 72 184 206 88 "clk" "" } { 152 -304 -240 168 "clk" "" } { 48 -104 -64 64 "clk" "" } { 112 1016 1056 128 "clk" "" } { 208 688 736 224 "clk" "" } { 392 -504 -464 408 "clk" "" } { 392 -232 -208 408 "clk" "" } { 392 -136 -112 408 "clk" "" } { 392 -400 -382 408 "clk" "" } { 392 -320 -296 408 "clk" "" } { 536 480 528 552 "clk" "" } { 112 1576 1616 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.970 ns) 3.555 ns p2s:inst5\|i_ioclk 2 REG LCFF_X12_Y6_N25 3 " "Info: 2: + IC(1.495 ns) + CELL(0.970 ns) = 3.555 ns; Loc. = LCFF_X12_Y6_N25; Fanout = 3; REG Node = 'p2s:inst5\|i_ioclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk p2s:inst5|i_ioclk } "NODE_NAME" } } { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.134 ns) + CELL(0.000 ns) 7.689 ns p2s:inst5\|i_ioclk~clkctrl 3 COMB CLKCTRL_G7 5 " "Info: 3: + IC(4.134 ns) + CELL(0.000 ns) = 7.689 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'p2s:inst5\|i_ioclk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.134 ns" { p2s:inst5|i_ioclk p2s:inst5|i_ioclk~clkctrl } "NODE_NAME" } } { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 9.269 ns p2s:inst5\|data_out 4 REG LCFF_X21_Y4_N25 1 " "Info: 4: + IC(0.914 ns) + CELL(0.666 ns) = 9.269 ns; Loc. = LCFF_X21_Y4_N25; Fanout = 1; REG Node = 'p2s:inst5\|data_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { p2s:inst5|i_ioclk~clkctrl p2s:inst5|data_out } "NODE_NAME" } } { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 29.41 % ) " "Info: Total cell delay = 2.726 ns ( 29.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.543 ns ( 70.59 % ) " "Info: Total interconnect delay = 6.543 ns ( 70.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk p2s:inst5|i_ioclk p2s:inst5|i_ioclk~clkctrl p2s:inst5|data_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} p2s:inst5|i_ioclk {} p2s:inst5|i_ioclk~clkctrl {} p2s:inst5|data_out {} } { 0.000ns 0.000ns 1.495ns 4.134ns 0.914ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.671 ns + Longest register pin " "Info: + Longest register to pin delay is 6.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p2s:inst5\|data_out 1 REG LCFF_X21_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y4_N25; Fanout = 1; REG Node = 'p2s:inst5\|data_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2s:inst5|data_out } "NODE_NAME" } } { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.445 ns) + CELL(3.226 ns) 6.671 ns p2s_dout 2 PIN PIN_115 0 " "Info: 2: + IC(3.445 ns) + CELL(3.226 ns) = 6.671 ns; Loc. = PIN_115; Fanout = 0; PIN Node = 'p2s_dout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.671 ns" { p2s:inst5|data_out p2s_dout } "NODE_NAME" } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 168 1832 2008 184 "p2s_dout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 48.36 % ) " "Info: Total cell delay = 3.226 ns ( 48.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.445 ns ( 51.64 % ) " "Info: Total interconnect delay = 3.445 ns ( 51.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.671 ns" { p2s:inst5|data_out p2s_dout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.671 ns" { p2s:inst5|data_out {} p2s_dout {} } { 0.000ns 3.445ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk p2s:inst5|i_ioclk p2s:inst5|i_ioclk~clkctrl p2s:inst5|data_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} p2s:inst5|i_ioclk {} p2s:inst5|i_ioclk~clkctrl {} p2s:inst5|data_out {} } { 0.000ns 0.000ns 1.495ns 4.134ns 0.914ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.671 ns" { p2s:inst5|data_out p2s_dout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.671 ns" { p2s:inst5|data_out {} p2s_dout {} } { 0.000ns 3.445ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 3.855 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.855 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.709 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.158 ns) + CELL(0.000 ns) 4.158 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G5 352 " "Info: 2: + IC(4.158 ns) + CELL(0.000 ns) = 4.158 ns; Loc. = CLKCTRL_G5; Fanout = 352; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.158 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.666 ns) 5.709 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\] 3 REG LCFF_X7_Y11_N13 5 " "Info: 3: + IC(0.885 ns) + CELL(0.666 ns) = 5.709 ns; Loc. = LCFF_X7_Y11_N13; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.67 % ) " "Info: Total cell delay = 0.666 ns ( 11.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.043 ns ( 88.33 % ) " "Info: Total interconnect delay = 5.043 ns ( 88.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.709 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 4.158ns 0.885ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.160 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y10_N0 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.206 ns) 2.052 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~31 2 COMB LCCOMB_X7_Y11_N12 1 " "Info: 2: + IC(1.846 ns) + CELL(0.206 ns) = 2.052 ns; Loc. = LCCOMB_X7_Y11_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1023 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.160 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\] 3 REG LCFF_X7_Y11_N13 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.160 ns; Loc. = LCFF_X7_Y11_N13; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 14.54 % ) " "Info: Total cell delay = 0.314 ns ( 14.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.846 ns ( 85.46 % ) " "Info: Total interconnect delay = 1.846 ns ( 85.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.160 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.160 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 1.846ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.709 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 4.158ns 0.885ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.160 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.160 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 1.846ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 00:48:56 2010 " "Info: Processing ended: Wed Mar 24 00:48:56 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Info: Quartus II Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
