{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1743618624476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743618624478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 02 14:30:24 2025 " "Processing started: Wed Apr 02 14:30:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743618624478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1743618624478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map singleCycleProc -c singleCycleProc_qsim --generate_functional_sim_netlist " "Command: quartus_map singleCycleProc -c singleCycleProc_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1743618624478 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1743618626846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thirtytwobitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtytwobitregister-rtl " "Found design unit 1: thirtytwobitregister-rtl" {  } { { "thirtytwobitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/thirtytwobitregister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627692 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtytwobitregister " "Found entity 1: thirtytwobitregister" {  } { { "thirtytwobitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/thirtytwobitregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618627692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazardunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardUnit-arch_HazardUnit " "Found design unit 1: HazardUnit-arch_HazardUnit" {  } { { "HazardUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/HazardUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627708 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "HazardUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/HazardUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618627708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fivebitregister-rtl " "Found design unit 1: fivebitregister-rtl" {  } { { "fivebitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/fivebitregister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627739 ""} { "Info" "ISGN_ENTITY_NAME" "1 fivebitregister " "Found entity 1: fivebitregister" {  } { { "fivebitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/fivebitregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618627739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_pipelineregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb_pipelineregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB_PipeLineRegister-structural " "Found design unit 1: MEM_WB_PipeLineRegister-structural" {  } { { "MEM_WB_PipeLineRegister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/MEM_WB_PipeLineRegister.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627770 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_PipeLineRegister " "Found entity 1: MEM_WB_PipeLineRegister" {  } { { "MEM_WB_PipeLineRegister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/MEM_WB_PipeLineRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618627770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_pipelineregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id_pipelineregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_PipeLineRegister-structural " "Found design unit 1: IF_ID_PipeLineRegister-structural" {  } { { "IF_ID_PipelineRegister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/IF_ID_PipelineRegister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627801 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_PipeLineRegister " "Found entity 1: IF_ID_PipeLineRegister" {  } { { "IF_ID_PipelineRegister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/IF_ID_PipelineRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618627801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_pipelineregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ex_pipelineregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX_PipeLineRegister-structural " "Found design unit 1: ID_EX_PipeLineRegister-structural" {  } { { "ID_EX_PipeLineRegister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ID_EX_PipeLineRegister.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627817 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_PipeLineRegister " "Found entity 1: ID_EX_PipeLineRegister" {  } { { "ID_EX_PipeLineRegister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ID_EX_PipeLineRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618627817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_pipelineregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_mem_pipelineregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM_PipeLineRegister-structural " "Found design unit 1: EX_MEM_PipeLineRegister-structural" {  } { { "EX_MEM_PipeLineRegister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/EX_MEM_PipeLineRegister.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627855 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_PipeLineRegister " "Found entity 1: EX_MEM_PipeLineRegister" {  } { { "EX_MEM_PipeLineRegister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/EX_MEM_PipeLineRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618627855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor8bit-rtl " "Found design unit 1: subtractor8bit-rtl" {  } { { "subtractor8bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/subtractor8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627884 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor8bit " "Found entity 1: subtractor8bit" {  } { { "subtractor8bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/subtractor8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618627884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile_8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile_8x8-struct " "Found design unit 1: RegisterFile_8x8-struct" {  } { { "RegisterFile_8x8.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/RegisterFile_8x8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627920 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_8x8 " "Found entity 1: RegisterFile_8x8" {  } { { "RegisterFile_8x8.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/RegisterFile_8x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618627920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8bit-struct " "Found design unit 1: register8bit-struct" {  } { { "register8bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/register8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627950 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8bit " "Found entity 1: register8bit" {  } { { "register8bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/register8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618627950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627974 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618627974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrmem-SYN " "Found design unit 1: instrmem-SYN" {  } { { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627996 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrMem " "Found entity 1: instrMem" {  } { { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618627996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618627996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628028 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-SYN " "Found design unit 1: datamem-SYN" {  } { { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/dataMem.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628067 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/dataMem.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder8bit-rtl " "Found design unit 1: adder8bit-rtl" {  } { { "8bitadder.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/8bitadder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628089 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder8bit " "Found entity 1: adder8bit" {  } { { "8bitadder.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/8bitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsh2bitreg_32.vhd 1 1 " "Found 1 design units, including 1 entities, in source file lsh2bitreg_32.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 lsh2bitReg_32 " "Found entity 1: lsh2bitReg_32" {  } { { "lsh2bitReg_32.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/lsh2bitReg_32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32bit-rtl " "Found design unit 1: adder32bit-rtl" {  } { { "adder32bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/adder32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628138 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32bit " "Found entity 1: adder32bit" {  } { { "adder32bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/adder32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628158 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProc-rtl " "Found design unit 1: singleCycleProc-rtl" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628189 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProc " "Found entity 1: singleCycleProc" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend16to32-rtl " "Found design unit 1: signExtend16to32-rtl" {  } { { "signExtend16to32.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/signExtend16to32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628221 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend16to32 " "Found entity 1: signExtend16to32" {  } { { "signExtend16to32.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/signExtend16to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-rtl " "Found design unit 1: mux2to1-rtl" {  } { { "mux2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/mux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628236 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_2to1-rtl " "Found design unit 1: mux8_2to1-rtl" {  } { { "mux8_2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/mux8_2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628267 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_2to1 " "Found entity 1: mux8_2to1" {  } { { "mux8_2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/mux8_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_2to1-rtl " "Found design unit 1: mux32_2to1-rtl" {  } { { "mux32_2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/mux32_2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628299 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_2to1 " "Found entity 1: mux32_2to1" {  } { { "mux32_2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/mux32_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "ALU.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628330 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/eightBitComparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628346 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/eightBitComparator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-struct " "Found design unit 1: mux8to1-struct" {  } { { "mux8to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/mux8to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628377 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/mux8to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_8to1-struct " "Found design unit 1: mux8_8to1-struct" {  } { { "mux8_8to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/mux8_8to1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628392 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_8to1 " "Found entity 1: mux8_8to1" {  } { { "mux8_8to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/mux8_8to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-rtl " "Found design unit 1: controlUnit-rtl" {  } { { "controlUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628424 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/controlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-rtl " "Found design unit 1: ALUControlUnit-rtl" {  } { { "ALUControlUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ALUControlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628455 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControlUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ALUControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romfile-SYN " "Found design unit 1: romfile-SYN" {  } { { "ROMFile.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ROMFile.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628486 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMFile " "Found entity 1: ROMFile" {  } { { "ROMFile.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ROMFile.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramfile-SYN " "Found design unit 1: ramfile-SYN" {  } { { "RAMFile.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/RAMFile.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628517 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMFile " "Found entity 1: RAMFile" {  } { { "RAMFile.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/RAMFile.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_3x8-struct " "Found design unit 1: Decoder_3x8-struct" {  } { { "Decoder_3x8.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/Decoder_3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628533 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3x8 " "Found entity 1: Decoder_3x8" {  } { { "Decoder_3x8.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/Decoder_3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazarddetection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazardDetection-rtl " "Found design unit 1: hazardDetection-rtl" {  } { { "hazardDetection.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/hazardDetection.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628564 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazardDetection " "Found entity 1: hazardDetection" {  } { { "hazardDetection.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/hazardDetection.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwardingUnit-rtl " "Found design unit 1: forwardingUnit-rtl" {  } { { "forwardingUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/forwardingUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628607 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/forwardingUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628631 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitregister-rtl " "Found design unit 1: eightbitregister-rtl" {  } { { "eightbitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/eightbitregister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628643 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightbitregister " "Found entity 1: eightbitregister" {  } { { "eightbitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/eightbitregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twobitregister-structural " "Found design unit 1: twobitregister-structural" {  } { { "twobitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/twobitregister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628674 ""} { "Info" "ISGN_ENTITY_NAME" "1 twobitregister " "Found entity 1: twobitregister" {  } { { "twobitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/twobitregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618628674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618628674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singleCycleProc " "Elaborating entity \"singleCycleProc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1743618628768 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MuxOut singleCycleProc.vhd(10) " "VHDL Signal Declaration warning at singleCycleProc.vhd(10): used implicit default value for signal \"MuxOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618628768 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_instructionAddExt singleCycleProc.vhd(228) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(228): object \"int_instructionAddExt\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628768 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ALUOperandB singleCycleProc.vhd(237) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(237): object \"int_ALUOperandB\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628768 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ALUResult singleCycleProc.vhd(237) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(237): object \"int_ALUResult\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628768 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ReadDataMem singleCycleProc.vhd(242) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(242): object \"int_ReadDataMem\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628768 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_resetBar singleCycleProc.vhd(253) " "VHDL Signal Declaration warning at singleCycleProc.vhd(253): used implicit default value for signal \"int_resetBar\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 253 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618628768 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_enable singleCycleProc.vhd(253) " "VHDL Signal Declaration warning at singleCycleProc.vhd(253): used implicit default value for signal \"int_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 253 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_clock singleCycleProc.vhd(253) " "VHDL Signal Declaration warning at singleCycleProc.vhd(253): used implicit default value for signal \"int_clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 253 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_i_value singleCycleProc.vhd(254) " "VHDL Signal Declaration warning at singleCycleProc.vhd(254): used implicit default value for signal \"int_i_value\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 254 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_o_value singleCycleProc.vhd(254) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(254): object \"int_o_value\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_instr_in singleCycleProc.vhd(257) " "VHDL Signal Declaration warning at singleCycleProc.vhd(257): used implicit default value for signal \"int_instr_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 257 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_pc_in singleCycleProc.vhd(258) " "VHDL Signal Declaration warning at singleCycleProc.vhd(258): used implicit default value for signal \"int_pc_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 258 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_pc_out singleCycleProc.vhd(258) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(258): object \"int_pc_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_immediate_in singleCycleProc.vhd(261) " "VHDL Signal Declaration warning at singleCycleProc.vhd(261): used implicit default value for signal \"int_immediate_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 261 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_readData1_out singleCycleProc.vhd(261) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(261): object \"int_readData1_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_immediate_out singleCycleProc.vhd(261) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(261): object \"int_immediate_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_rt_in singleCycleProc.vhd(262) " "VHDL Signal Declaration warning at singleCycleProc.vhd(262): used implicit default value for signal \"int_rt_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 262 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_rd_out singleCycleProc.vhd(262) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(262): object \"int_rd_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ALUOPControl_out singleCycleProc.vhd(263) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(263): object \"int_ALUOPControl_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_RegDst_out singleCycleProc.vhd(264) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(264): object \"int_RegDst_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ALUSrc_out singleCycleProc.vhd(264) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(264): object \"int_ALUSrc_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_MemToReg_out singleCycleProc.vhd(264) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(264): object \"int_MemToReg_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_RegWrite_out singleCycleProc.vhd(264) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(264): object \"int_RegWrite_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_MemRead_out singleCycleProc.vhd(264) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(264): object \"int_MemRead_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_MemWrite_out singleCycleProc.vhd(264) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(264): object \"int_MemWrite_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_alu_result_in singleCycleProc.vhd(267) " "VHDL Signal Declaration warning at singleCycleProc.vhd(267): used implicit default value for signal \"int_alu_result_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 267 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618628784 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_write_data_in singleCycleProc.vhd(267) " "VHDL Signal Declaration warning at singleCycleProc.vhd(267): used implicit default value for signal \"int_write_data_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 267 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618628799 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_alu_result_out singleCycleProc.vhd(267) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(267): object \"int_alu_result_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628799 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_write_data_out singleCycleProc.vhd(267) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(267): object \"int_write_data_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628799 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_dest_reg_in singleCycleProc.vhd(268) " "VHDL Signal Declaration warning at singleCycleProc.vhd(268): used implicit default value for signal \"int_dest_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 268 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618628799 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_dest_reg_out singleCycleProc.vhd(268) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(268): object \"int_dest_reg_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628799 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_mem_data_in singleCycleProc.vhd(271) " "VHDL Signal Declaration warning at singleCycleProc.vhd(271): used implicit default value for signal \"int_mem_data_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 271 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618628799 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_mem_data_out singleCycleProc.vhd(271) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(271): object \"int_mem_data_out\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618628799 "|singleCycleProc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8bit adder8bit:ProgramCounterAdder " "Elaborating entity \"adder8bit\" for hierarchy \"adder8bit:ProgramCounterAdder\"" {  } { { "singleCycleProc.vhd" "ProgramCounterAdder" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618628831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder adder8bit:ProgramCounterAdder\|oneBitAdder:\\eightBitAdderGenerator:0:adder_i " "Elaborating entity \"oneBitAdder\" for hierarchy \"adder8bit:ProgramCounterAdder\|oneBitAdder:\\eightBitAdderGenerator:0:adder_i\"" {  } { { "8bitadder.vhd" "\\eightBitAdderGenerator:0:adder_i" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/8bitadder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618628846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8bit register8bit:ProgramCounter " "Elaborating entity \"register8bit\" for hierarchy \"register8bit:ProgramCounter\"" {  } { { "singleCycleProc.vhd" "ProgramCounter" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618628893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 register8bit:ProgramCounter\|enARdFF_2:DFF_0 " "Elaborating entity \"enARdFF_2\" for hierarchy \"register8bit:ProgramCounter\|enARdFF_2:DFF_0\"" {  } { { "register8bit.vhd" "DFF_0" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/register8bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618628909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend16to32 signExtend16to32:signExtend " "Elaborating entity \"signExtend16to32\" for hierarchy \"signExtend16to32:signExtend\"" {  } { { "singleCycleProc.vhd" "signExtend" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618628971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:DataMemory " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:DataMemory\"" {  } { { "singleCycleProc.vhd" "DataMemory" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618628987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMem:DataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMem:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "dataMem.vhd" "altsyncram_component" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/dataMem.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMem:DataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMem:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/dataMem.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618629273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMem:DataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMem:DataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAMFile.mif " "Parameter \"init_file\" = \"RAMFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629277 ""}  } { { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/dataMem.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1743618629277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8fg1 " "Found entity 1: altsyncram_8fg1" {  } { { "db/altsyncram_8fg1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_8fg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618629406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618629406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8fg1 dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated " "Elaborating entity \"altsyncram_8fg1\" for hierarchy \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629422 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "2 256 2 2 " "2 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1743618629437 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1743618629437 ""}  } { { "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/RAMFile.mif" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/RAMFile.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1743618629437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile_8x8 RegisterFile_8x8:RegFile " "Elaborating entity \"RegisterFile_8x8\" for hierarchy \"RegisterFile_8x8:RegFile\"" {  } { { "singleCycleProc.vhd" "RegFile" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3x8 RegisterFile_8x8:RegFile\|Decoder_3x8:Decoder " "Elaborating entity \"Decoder_3x8\" for hierarchy \"RegisterFile_8x8:RegFile\|Decoder_3x8:Decoder\"" {  } { { "RegisterFile_8x8.vhd" "Decoder" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/RegisterFile_8x8.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_8to1 RegisterFile_8x8:RegFile\|mux8_8to1:Read_mux1 " "Elaborating entity \"mux8_8to1\" for hierarchy \"RegisterFile_8x8:RegFile\|mux8_8to1:Read_mux1\"" {  } { { "RegisterFile_8x8.vhd" "Read_mux1" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/RegisterFile_8x8.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 RegisterFile_8x8:RegFile\|mux8_8to1:Read_mux1\|mux8to1:mux0 " "Elaborating entity \"mux8to1\" for hierarchy \"RegisterFile_8x8:RegFile\|mux8_8to1:Read_mux1\|mux8to1:mux0\"" {  } { { "mux8_8to1.vhd" "mux0" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/mux8_8to1.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618629953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrMem instrMem:MemoryInstruction " "Elaborating entity \"instrMem\" for hierarchy \"instrMem:MemoryInstruction\"" {  } { { "singleCycleProc.vhd" "MemoryInstruction" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instrMem:MemoryInstruction\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\"" {  } { { "instrMem.vhd" "altsyncram_component" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\"" {  } { { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component " "Instantiated megafunction \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAMFile.mif " "Parameter \"init_file\" = \"RAMFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630109 ""}  } { { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1743618630109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4b91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4b91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4b91 " "Found entity 1: altsyncram_4b91" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743618630250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743618630250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4b91 instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated " "Elaborating entity \"altsyncram_4b91\" for hierarchy \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_2to1 mux8_2to1:RegDstMux " "Elaborating entity \"mux8_2to1\" for hierarchy \"mux8_2to1:RegDstMux\"" {  } { { "singleCycleProc.vhd" "RegDstMux" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux8_2to1:RegDstMux\|mux2to1:\\mux8BitGenerate:0:mux_i " "Elaborating entity \"mux2to1\" for hierarchy \"mux8_2to1:RegDstMux\|mux2to1:\\mux8BitGenerate:0:mux_i\"" {  } { { "mux8_2to1.vhd" "\\mux8BitGenerate:0:mux_i" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/mux8_2to1.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:RegisterALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:RegisterALU\"" {  } { { "singleCycleProc.vhd" "RegisterALU" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630406 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Zero ALU.vhd(10) " "VHDL Signal Declaration warning at ALU.vhd(10): used implicit default value for signal \"Zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ALU.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618630406 "|singleCycleProc|ALU:RegisterALU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Overflow ALU.vhd(10) " "VHDL Signal Declaration warning at ALU.vhd(10): used implicit default value for signal \"Overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ALU.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618630406 "|singleCycleProc|ALU:RegisterALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator ALU:RegisterALU\|eightBitComparator:SLTResult " "Elaborating entity \"eightBitComparator\" for hierarchy \"ALU:RegisterALU\|eightBitComparator:SLTResult\"" {  } { { "ALU.vhd" "SLTResult" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ALU.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator ALU:RegisterALU\|eightBitComparator:SLTResult\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"ALU:RegisterALU\|eightBitComparator:SLTResult\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/eightBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CPUControlUnit " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CPUControlUnit\"" {  } { { "singleCycleProc.vhd" "CPUControlUnit" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControlUnit ALUControlUnit:RegisterALUControlUnit " "Elaborating entity \"ALUControlUnit\" for hierarchy \"ALUControlUnit:RegisterALUControlUnit\"" {  } { { "singleCycleProc.vhd" "RegisterALUControlUnit" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwobitregister thirtytwobitregister:bigRegsiter " "Elaborating entity \"thirtytwobitregister\" for hierarchy \"thirtytwobitregister:bigRegsiter\"" {  } { { "singleCycleProc.vhd" "bigRegsiter" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_notvalue thirtytwobitregister.vhd(13) " "Verilog HDL or VHDL warning at thirtytwobitregister.vhd(13): object \"q_notvalue\" assigned a value but never read" {  } { { "thirtytwobitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/thirtytwobitregister.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618630631 "|singleCycleProc|thirtytwobitregister:bigRegsiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_PipeLineRegister IF_ID_PipeLineRegister:IF_ID_PipeLineReg " "Elaborating entity \"IF_ID_PipeLineRegister\" for hierarchy \"IF_ID_PipeLineRegister:IF_ID_PipeLineReg\"" {  } { { "singleCycleProc.vhd" "IF_ID_PipeLineReg" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618630859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitregister IF_ID_PipeLineRegister:IF_ID_PipeLineReg\|eightbitregister:pc_reg_inst " "Elaborating entity \"eightbitregister\" for hierarchy \"IF_ID_PipeLineRegister:IF_ID_PipeLineReg\|eightbitregister:pc_reg_inst\"" {  } { { "IF_ID_PipelineRegister.vhd" "pc_reg_inst" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/IF_ID_PipelineRegister.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618631091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_notvalue eightbitregister.vhd(13) " "Verilog HDL or VHDL warning at eightbitregister.vhd(13): object \"q_notvalue\" assigned a value but never read" {  } { { "eightbitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/eightbitregister.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618631092 "|singleCycleProc|IF_ID_PipeLineRegister:IF_ID_PipeLineReg|eightbitregister:pc_reg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_PipeLineRegister ID_EX_PipeLineRegister:ID_EX_PipeLineReg " "Elaborating entity \"ID_EX_PipeLineRegister\" for hierarchy \"ID_EX_PipeLineRegister:ID_EX_PipeLineReg\"" {  } { { "singleCycleProc.vhd" "ID_EX_PipeLineReg" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618631155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy ID_EX_PipeLineRegister.vhd(85) " "Verilog HDL or VHDL warning at ID_EX_PipeLineRegister.vhd(85): object \"dummy\" assigned a value but never read" {  } { { "ID_EX_PipeLineRegister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ID_EX_PipeLineRegister.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618631156 "|singleCycleProc|ID_EX_PipeLineRegister:ID_EX_PipeLineReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fivebitregister ID_EX_PipeLineRegister:ID_EX_PipeLineReg\|fivebitregister:reg_rt " "Elaborating entity \"fivebitregister\" for hierarchy \"ID_EX_PipeLineRegister:ID_EX_PipeLineReg\|fivebitregister:reg_rt\"" {  } { { "ID_EX_PipeLineRegister.vhd" "reg_rt" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ID_EX_PipeLineRegister.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618631332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_notvalue fivebitregister.vhd(14) " "Verilog HDL or VHDL warning at fivebitregister.vhd(14): object \"q_notvalue\" assigned a value but never read" {  } { { "fivebitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/fivebitregister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618631332 "|singleCycleProc|ID_EX_PipeLineRegister:ID_EX_PipeLineReg|fivebitregister:reg_rt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twobitregister ID_EX_PipeLineRegister:ID_EX_PipeLineReg\|twobitregister:reg_aluop " "Elaborating entity \"twobitregister\" for hierarchy \"ID_EX_PipeLineRegister:ID_EX_PipeLineReg\|twobitregister:reg_aluop\"" {  } { { "ID_EX_PipeLineRegister.vhd" "reg_aluop" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/ID_EX_PipeLineRegister.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618631408 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_Value twobitregister.vhd(10) " "VHDL Signal Declaration warning at twobitregister.vhd(10): used implicit default value for signal \"o_Value\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "twobitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/twobitregister.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1743618631408 "|singleCycleProc|ID_EX_PipeLineRegister:ID_EX_PipeLineReg|twobitregister:reg_aluop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_value twobitregister.vhd(15) " "Verilog HDL or VHDL warning at twobitregister.vhd(15): object \"q_value\" assigned a value but never read" {  } { { "twobitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/twobitregister.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618631408 "|singleCycleProc|ID_EX_PipeLineRegister:ID_EX_PipeLineReg|twobitregister:reg_aluop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_notvalue twobitregister.vhd(15) " "Verilog HDL or VHDL warning at twobitregister.vhd(15): object \"q_notvalue\" assigned a value but never read" {  } { { "twobitregister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/twobitregister.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618631408 "|singleCycleProc|ID_EX_PipeLineRegister:ID_EX_PipeLineReg|twobitregister:reg_aluop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_PipeLineRegister EX_MEM_PipeLineRegister:EX_MEM_PipeLineReg " "Elaborating entity \"EX_MEM_PipeLineRegister\" for hierarchy \"EX_MEM_PipeLineRegister:EX_MEM_PipeLineReg\"" {  } { { "singleCycleProc.vhd" "EX_MEM_PipeLineReg" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618631827 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy EX_MEM_PipeLineRegister.vhd(65) " "Verilog HDL or VHDL warning at EX_MEM_PipeLineRegister.vhd(65): object \"dummy\" assigned a value but never read" {  } { { "EX_MEM_PipeLineRegister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/EX_MEM_PipeLineRegister.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618631828 "|singleCycleProc|EX_MEM_PipeLineRegister:EX_MEM_PipeLineReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_PipeLineRegister MEM_WB_PipeLineRegister:MEM_WB_PipeLineReg " "Elaborating entity \"MEM_WB_PipeLineRegister\" for hierarchy \"MEM_WB_PipeLineRegister:MEM_WB_PipeLineReg\"" {  } { { "singleCycleProc.vhd" "MEM_WB_PipeLineReg" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743618632007 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy MEM_WB_PipeLineRegister.vhd(61) " "Verilog HDL or VHDL warning at MEM_WB_PipeLineRegister.vhd(61): object \"dummy\" assigned a value but never read" {  } { { "MEM_WB_PipeLineRegister.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/MEM_WB_PipeLineRegister.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743618632007 "|singleCycleProc|MEM_WB_PipeLineRegister:MEM_WB_PipeLineReg"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[0\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[1\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[2\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[3\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[4\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[5\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[6\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[7\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[8\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[9\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[10\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[21\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[22\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[23\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[24\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[25\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[0\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8fg1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_8fg1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/dataMem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_8fg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[1\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8fg1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_8fg1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/dataMem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_8fg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[2\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8fg1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_8fg1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/dataMem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_8fg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[3\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8fg1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_8fg1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/dataMem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_8fg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[4\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8fg1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_8fg1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/dataMem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_8fg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[5\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8fg1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_8fg1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/dataMem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_8fg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[6\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_8fg1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_8fg1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/dataMem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_8fg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[7\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_8fg1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_8fg1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_8fg1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/dataMem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_8fg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[11\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[12\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[13\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[14\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[15\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[16\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[17\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[18\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[19\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[20\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_4b91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_4b91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/db/altsyncram_4b91.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/instrMem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 322 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743618632463 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_4b91:auto_generated|ram_block1a20"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1743618632463 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1743618632463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 84 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743618632791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 02 14:30:32 2025 " "Processing ended: Wed Apr 02 14:30:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743618632791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743618632791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743618632791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743618632791 ""}
