#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001fd7e5adbe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fd7e5add70 .scope module, "tb_tim" "tb_tim" 3 2;
 .timescale 0 0;
v000001fd7e5a6bf0_0 .var "clk", 0 0;
v000001fd7e50dc30_0 .net "divided_clk", 0 0, v000001fd7e5abf00_0;  1 drivers
v000001fd7e50dcd0_0 .var "presc", 31 0;
v000001fd7e50dd70_0 .var "rst", 0 0;
E_000001fd7e5aa450 .event posedge, v000001fd7e5abdc0_0;
S_000001fd7e5a6880 .scope module, "div_tim" "div_clk" 3 12, 4 2 0, S_000001fd7e5add70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "prescaler";
    .port_info 3 /OUTPUT 1 "clk_pre";
v000001fd7e5abdc0_0 .net "clk", 0 0, v000001fd7e5a6bf0_0;  1 drivers
v000001fd7e5abf00_0 .var "clk_pre", 0 0;
v000001fd7e5a6a10_0 .var "counter", 31 0;
v000001fd7e5a6ab0_0 .net "prescaler", 31 0, v000001fd7e50dcd0_0;  1 drivers
v000001fd7e5a6b50_0 .net "rst", 0 0, v000001fd7e50dd70_0;  1 drivers
E_000001fd7e5aa150 .event posedge, v000001fd7e5a6b50_0, v000001fd7e5abdc0_0;
    .scope S_000001fd7e5a6880;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd7e5a6a10_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_000001fd7e5a6880;
T_1 ;
    %wait E_000001fd7e5aa150;
    %load/vec4 v000001fd7e5a6b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd7e5a6a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd7e5abf00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fd7e5a6ab0_0;
    %subi 1, 0, 32;
    %load/vec4 v000001fd7e5a6a10_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000001fd7e5abf00_0;
    %inv;
    %assign/vec4 v000001fd7e5abf00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd7e5a6a10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001fd7e5a6a10_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fd7e5a6a10_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fd7e5add70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd7e5a6bf0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v000001fd7e5a6bf0_0;
    %inv;
    %store/vec4 v000001fd7e5a6bf0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001fd7e5add70;
T_3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001fd7e50dd70_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fd7e5aa450;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd7e50dd70_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fd7e5aa450;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd7e50dd70_0, 0;
    %end;
    .thread T_3;
    .scope S_000001fd7e5add70;
T_4 ;
    %vpi_call/w 3 46 "$dumpvars" {0 0 0};
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v000001fd7e50dcd0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000001fd7e50dcd0_0, 0;
    %delay 1000, 0;
    %vpi_call/w 3 52 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_tim.sv";
    "tim.sv";
