============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue Jun 25 17:22:28 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
RUN-1001 : Project manager successfully analyzed 40 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.365977s wall, 0.828125s user + 0.078125s system = 0.906250s CPU (66.3%)

RUN-1004 : used memory is 279 MB, reserved memory is 257 MB, peak memory is 285 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 100145752440832"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 100145752440832"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4264902524928"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 89451283873792"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10192 instances
RUN-0007 : 6298 luts, 3028 seqs, 481 mslices, 253 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11425 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6815 nets have 2 pins
RUN-1001 : 3324 nets have [3 - 5] pins
RUN-1001 : 762 nets have [6 - 10] pins
RUN-1001 : 298 nets have [11 - 20] pins
RUN-1001 : 210 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1305     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     692     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  63   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 82
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10190 instances, 6298 luts, 3028 seqs, 734 slices, 142 macros(734 instances: 481 mslices 253 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48244, tnet num: 11423, tinst num: 10190, tnode num: 58402, tedge num: 78871.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11423 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.968836s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (74.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.7688e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10190.
PHY-3001 : Level 1 #clusters 1439.
PHY-3001 : End clustering;  0.112873s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (69.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 784506, overlap = 302.188
PHY-3002 : Step(2): len = 687281, overlap = 349.125
PHY-3002 : Step(3): len = 493517, overlap = 439
PHY-3002 : Step(4): len = 435362, overlap = 477.25
PHY-3002 : Step(5): len = 356212, overlap = 527.281
PHY-3002 : Step(6): len = 305908, overlap = 592.156
PHY-3002 : Step(7): len = 252537, overlap = 653.875
PHY-3002 : Step(8): len = 211166, overlap = 708.938
PHY-3002 : Step(9): len = 184902, overlap = 751.875
PHY-3002 : Step(10): len = 163309, overlap = 788.062
PHY-3002 : Step(11): len = 150977, overlap = 813.062
PHY-3002 : Step(12): len = 135648, overlap = 849.469
PHY-3002 : Step(13): len = 126387, overlap = 889.438
PHY-3002 : Step(14): len = 118048, overlap = 905.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05219e-06
PHY-3002 : Step(15): len = 134162, overlap = 878.938
PHY-3002 : Step(16): len = 183557, overlap = 726.719
PHY-3002 : Step(17): len = 195676, overlap = 672.188
PHY-3002 : Step(18): len = 198672, overlap = 642.938
PHY-3002 : Step(19): len = 191048, overlap = 630.219
PHY-3002 : Step(20): len = 186649, overlap = 583.875
PHY-3002 : Step(21): len = 181420, overlap = 580.438
PHY-3002 : Step(22): len = 178069, overlap = 588.25
PHY-3002 : Step(23): len = 175314, overlap = 601.969
PHY-3002 : Step(24): len = 174859, overlap = 607.625
PHY-3002 : Step(25): len = 175356, overlap = 603.906
PHY-3002 : Step(26): len = 175156, overlap = 594
PHY-3002 : Step(27): len = 174175, overlap = 589.125
PHY-3002 : Step(28): len = 173189, overlap = 588.938
PHY-3002 : Step(29): len = 172083, overlap = 566.969
PHY-3002 : Step(30): len = 170528, overlap = 589.969
PHY-3002 : Step(31): len = 169918, overlap = 592.688
PHY-3002 : Step(32): len = 168225, overlap = 607.719
PHY-3002 : Step(33): len = 167340, overlap = 624.156
PHY-3002 : Step(34): len = 165819, overlap = 634.031
PHY-3002 : Step(35): len = 165443, overlap = 639.594
PHY-3002 : Step(36): len = 165055, overlap = 657.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.10437e-06
PHY-3002 : Step(37): len = 171066, overlap = 646.594
PHY-3002 : Step(38): len = 181556, overlap = 633.781
PHY-3002 : Step(39): len = 186950, overlap = 603.125
PHY-3002 : Step(40): len = 190726, overlap = 589.75
PHY-3002 : Step(41): len = 191262, overlap = 582.625
PHY-3002 : Step(42): len = 191030, overlap = 582.406
PHY-3002 : Step(43): len = 190091, overlap = 559.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.20874e-06
PHY-3002 : Step(44): len = 201295, overlap = 530.656
PHY-3002 : Step(45): len = 216728, overlap = 480.906
PHY-3002 : Step(46): len = 226561, overlap = 451.844
PHY-3002 : Step(47): len = 232032, overlap = 418.938
PHY-3002 : Step(48): len = 233264, overlap = 410.094
PHY-3002 : Step(49): len = 232898, overlap = 404.5
PHY-3002 : Step(50): len = 231909, overlap = 401.375
PHY-3002 : Step(51): len = 230687, overlap = 398.719
PHY-3002 : Step(52): len = 228749, overlap = 406.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.64175e-05
PHY-3002 : Step(53): len = 241758, overlap = 366.906
PHY-3002 : Step(54): len = 255344, overlap = 321.656
PHY-3002 : Step(55): len = 264697, overlap = 288.688
PHY-3002 : Step(56): len = 270150, overlap = 268.594
PHY-3002 : Step(57): len = 272828, overlap = 258.844
PHY-3002 : Step(58): len = 275197, overlap = 261.25
PHY-3002 : Step(59): len = 275486, overlap = 266.812
PHY-3002 : Step(60): len = 276063, overlap = 269.406
PHY-3002 : Step(61): len = 274326, overlap = 260.094
PHY-3002 : Step(62): len = 272440, overlap = 264.781
PHY-3002 : Step(63): len = 271057, overlap = 271.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.2835e-05
PHY-3002 : Step(64): len = 284125, overlap = 257.875
PHY-3002 : Step(65): len = 297351, overlap = 229.062
PHY-3002 : Step(66): len = 305798, overlap = 225.812
PHY-3002 : Step(67): len = 309662, overlap = 234.062
PHY-3002 : Step(68): len = 311534, overlap = 211.312
PHY-3002 : Step(69): len = 313644, overlap = 209.5
PHY-3002 : Step(70): len = 313954, overlap = 218.438
PHY-3002 : Step(71): len = 313774, overlap = 208.156
PHY-3002 : Step(72): len = 312415, overlap = 210.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.567e-05
PHY-3002 : Step(73): len = 327170, overlap = 196.688
PHY-3002 : Step(74): len = 338777, overlap = 181.438
PHY-3002 : Step(75): len = 341434, overlap = 176.688
PHY-3002 : Step(76): len = 344461, overlap = 172.312
PHY-3002 : Step(77): len = 348735, overlap = 162.031
PHY-3002 : Step(78): len = 351122, overlap = 139
PHY-3002 : Step(79): len = 349567, overlap = 140.438
PHY-3002 : Step(80): len = 349285, overlap = 146.75
PHY-3002 : Step(81): len = 350830, overlap = 148.844
PHY-3002 : Step(82): len = 351432, overlap = 136.688
PHY-3002 : Step(83): len = 351390, overlap = 142.562
PHY-3002 : Step(84): len = 351404, overlap = 142.062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00013134
PHY-3002 : Step(85): len = 361447, overlap = 149.031
PHY-3002 : Step(86): len = 366372, overlap = 149.562
PHY-3002 : Step(87): len = 365946, overlap = 151.344
PHY-3002 : Step(88): len = 366572, overlap = 140.875
PHY-3002 : Step(89): len = 368984, overlap = 122.188
PHY-3002 : Step(90): len = 370898, overlap = 117.906
PHY-3002 : Step(91): len = 370566, overlap = 113.281
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000261511
PHY-3002 : Step(92): len = 379728, overlap = 102.438
PHY-3002 : Step(93): len = 385611, overlap = 98.75
PHY-3002 : Step(94): len = 385377, overlap = 93.4062
PHY-3002 : Step(95): len = 386652, overlap = 93.6875
PHY-3002 : Step(96): len = 391433, overlap = 91.4062
PHY-3002 : Step(97): len = 395128, overlap = 89.5938
PHY-3002 : Step(98): len = 394704, overlap = 92.5938
PHY-3002 : Step(99): len = 394766, overlap = 96.6562
PHY-3002 : Step(100): len = 395413, overlap = 95.6875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000523021
PHY-3002 : Step(101): len = 400108, overlap = 98.5938
PHY-3002 : Step(102): len = 404832, overlap = 92.2812
PHY-3002 : Step(103): len = 406199, overlap = 97.0312
PHY-3002 : Step(104): len = 407351, overlap = 97.2812
PHY-3002 : Step(105): len = 408665, overlap = 91.7812
PHY-3002 : Step(106): len = 410301, overlap = 96.8125
PHY-3002 : Step(107): len = 410949, overlap = 94.4688
PHY-3002 : Step(108): len = 411830, overlap = 89.3125
PHY-3002 : Step(109): len = 412217, overlap = 90.8125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000970222
PHY-3002 : Step(110): len = 415481, overlap = 82.9375
PHY-3002 : Step(111): len = 418824, overlap = 79.1562
PHY-3002 : Step(112): len = 419301, overlap = 76.4375
PHY-3002 : Step(113): len = 420505, overlap = 77.2188
PHY-3002 : Step(114): len = 423476, overlap = 74.6562
PHY-3002 : Step(115): len = 425439, overlap = 75.3438
PHY-3002 : Step(116): len = 424480, overlap = 73.1562
PHY-3002 : Step(117): len = 424629, overlap = 80.625
PHY-3002 : Step(118): len = 426212, overlap = 71.375
PHY-3002 : Step(119): len = 427137, overlap = 73.6562
PHY-3002 : Step(120): len = 426708, overlap = 72.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014445s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11425.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 569240, over cnt = 1281(3%), over = 7034, worst = 36
PHY-1001 : End global iterations;  0.283886s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (55.0%)

PHY-1001 : Congestion index: top1 = 89.46, top5 = 63.75, top10 = 52.57, top15 = 45.79.
PHY-3001 : End congestion estimation;  0.398351s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (54.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11423 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.413027s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (79.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00013306
PHY-3002 : Step(121): len = 478857, overlap = 27.8125
PHY-3002 : Step(122): len = 481767, overlap = 22
PHY-3002 : Step(123): len = 480715, overlap = 20.2812
PHY-3002 : Step(124): len = 478471, overlap = 17.25
PHY-3002 : Step(125): len = 477706, overlap = 15.7812
PHY-3002 : Step(126): len = 478526, overlap = 10.875
PHY-3002 : Step(127): len = 478400, overlap = 7.3125
PHY-3002 : Step(128): len = 478183, overlap = 7
PHY-3002 : Step(129): len = 477430, overlap = 6.8125
PHY-3002 : Step(130): len = 477468, overlap = 7.09375
PHY-3002 : Step(131): len = 475914, overlap = 6.875
PHY-3002 : Step(132): len = 474613, overlap = 6.71875
PHY-3002 : Step(133): len = 472681, overlap = 6.84375
PHY-3002 : Step(134): len = 471049, overlap = 6.75
PHY-3002 : Step(135): len = 469172, overlap = 7.09375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000266119
PHY-3002 : Step(136): len = 471417, overlap = 6.5625
PHY-3002 : Step(137): len = 474181, overlap = 5.875
PHY-3002 : Step(138): len = 474626, overlap = 6.34375
PHY-3002 : Step(139): len = 475498, overlap = 6.65625
PHY-3002 : Step(140): len = 477036, overlap = 7.40625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000532238
PHY-3002 : Step(141): len = 479454, overlap = 6.28125
PHY-3002 : Step(142): len = 487864, overlap = 5.25
PHY-3002 : Step(143): len = 492419, overlap = 5.1875
PHY-3002 : Step(144): len = 493919, overlap = 4.84375
PHY-3002 : Step(145): len = 495070, overlap = 4.6875
PHY-3002 : Step(146): len = 497881, overlap = 4.09375
PHY-3002 : Step(147): len = 497837, overlap = 4.5
PHY-3002 : Step(148): len = 497956, overlap = 4.625
PHY-3002 : Step(149): len = 498353, overlap = 4.75
PHY-3002 : Step(150): len = 497143, overlap = 5.125
PHY-3002 : Step(151): len = 495321, overlap = 4.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 63/11425.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 587416, over cnt = 1750(4%), over = 7024, worst = 68
PHY-1001 : End global iterations;  0.402271s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (69.9%)

PHY-1001 : Congestion index: top1 = 74.94, top5 = 55.84, top10 = 47.73, top15 = 43.26.
PHY-3001 : End congestion estimation;  0.523130s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (65.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11423 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.402557s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (69.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00014898
PHY-3002 : Step(152): len = 494455, overlap = 113.5
PHY-3002 : Step(153): len = 495348, overlap = 89.875
PHY-3002 : Step(154): len = 490162, overlap = 73.2188
PHY-3002 : Step(155): len = 486236, overlap = 73.2812
PHY-3002 : Step(156): len = 482271, overlap = 64.8125
PHY-3002 : Step(157): len = 477767, overlap = 65
PHY-3002 : Step(158): len = 473724, overlap = 61.8438
PHY-3002 : Step(159): len = 469440, overlap = 59.3125
PHY-3002 : Step(160): len = 465375, overlap = 57
PHY-3002 : Step(161): len = 462627, overlap = 53.9062
PHY-3002 : Step(162): len = 459490, overlap = 51.6875
PHY-3002 : Step(163): len = 457708, overlap = 51.1562
PHY-3002 : Step(164): len = 454676, overlap = 51.0625
PHY-3002 : Step(165): len = 453104, overlap = 53.5312
PHY-3002 : Step(166): len = 451092, overlap = 52.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00029796
PHY-3002 : Step(167): len = 452565, overlap = 47.25
PHY-3002 : Step(168): len = 455538, overlap = 43.1875
PHY-3002 : Step(169): len = 458362, overlap = 40.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00059592
PHY-3002 : Step(170): len = 461632, overlap = 37.5312
PHY-3002 : Step(171): len = 467916, overlap = 30.6875
PHY-3002 : Step(172): len = 468777, overlap = 31.3125
PHY-3002 : Step(173): len = 470164, overlap = 29.9375
PHY-3002 : Step(174): len = 470366, overlap = 27.5938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48244, tnet num: 11423, tinst num: 10190, tnode num: 58402, tedge num: 78871.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 261.88 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 298/11425.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 571408, over cnt = 1890(5%), over = 6292, worst = 28
PHY-1001 : End global iterations;  0.413905s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (56.6%)

PHY-1001 : Congestion index: top1 = 57.09, top5 = 47.49, top10 = 42.70, top15 = 39.60.
PHY-1001 : End incremental global routing;  0.551542s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (68.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11423 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.393826s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (79.3%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10079 has valid locations, 83 needs to be replaced
PHY-3001 : design contains 10264 instances, 6330 luts, 3070 seqs, 734 slices, 142 macros(734 instances: 481 mslices 253 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 475904
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9575/11499.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 577136, over cnt = 1903(5%), over = 6312, worst = 28
PHY-1001 : End global iterations;  0.074445s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (84.0%)

PHY-1001 : Congestion index: top1 = 56.96, top5 = 47.53, top10 = 42.80, top15 = 39.72.
PHY-3001 : End congestion estimation;  0.221875s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (77.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48508, tnet num: 11497, tinst num: 10264, tnode num: 58792, tedge num: 79251.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11497 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.212525s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (61.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(175): len = 475655, overlap = 0
PHY-3002 : Step(176): len = 475715, overlap = 0
PHY-3002 : Step(177): len = 475933, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9588/11499.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 576056, over cnt = 1896(5%), over = 6327, worst = 28
PHY-1001 : End global iterations;  0.076802s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (81.4%)

PHY-1001 : Congestion index: top1 = 57.13, top5 = 47.54, top10 = 42.76, top15 = 39.68.
PHY-3001 : End congestion estimation;  0.233250s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (87.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11497 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.441824s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (81.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000798716
PHY-3002 : Step(178): len = 475881, overlap = 28.2812
PHY-3002 : Step(179): len = 476002, overlap = 28.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00159743
PHY-3002 : Step(180): len = 476113, overlap = 28.0938
PHY-3002 : Step(181): len = 476390, overlap = 28.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00319487
PHY-3002 : Step(182): len = 476448, overlap = 28.2188
PHY-3002 : Step(183): len = 476534, overlap = 28.2188
PHY-3001 : Final: Len = 476534, Over = 28.2188
PHY-3001 : End incremental placement;  2.494168s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (70.2%)

OPT-1001 : Total overflow 263.44 peak overflow 3.06
OPT-1001 : End high-fanout net optimization;  3.681790s wall, 2.500000s user + 0.078125s system = 2.578125s CPU (70.0%)

OPT-1001 : Current memory(MB): used = 521, reserve = 509, peak = 531.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9588/11499.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 576928, over cnt = 1882(5%), over = 6174, worst = 28
PHY-1002 : len = 605704, over cnt = 1082(3%), over = 2666, worst = 17
PHY-1002 : len = 628232, over cnt = 250(0%), over = 522, worst = 12
PHY-1002 : len = 632680, over cnt = 42(0%), over = 72, worst = 9
PHY-1002 : len = 633360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.637922s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (71.0%)

PHY-1001 : Congestion index: top1 = 49.31, top5 = 42.90, top10 = 39.75, top15 = 37.54.
OPT-1001 : End congestion update;  0.789698s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (75.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11497 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.355847s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (83.4%)

OPT-0007 : Start: WNS -3268 TNS -704816 NUM_FEPS 412
OPT-0007 : Iter 1: improved WNS -2961 TNS -354166 NUM_FEPS 412 with 55 cells processed and 3550 slack improved
OPT-0007 : Iter 2: improved WNS -2961 TNS -354166 NUM_FEPS 412 with 12 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.167560s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (76.3%)

OPT-1001 : Current memory(MB): used = 522, reserve = 510, peak = 531.
OPT-1001 : End physical optimization;  5.839341s wall, 4.156250s user + 0.093750s system = 4.250000s CPU (72.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6330 LUT to BLE ...
SYN-4008 : Packed 6330 LUT and 1301 SEQ to BLE.
SYN-4003 : Packing 1769 remaining SEQ's ...
SYN-4005 : Packed 1310 SEQ with LUT/SLICE
SYN-4006 : 3838 single LUT's are left
SYN-4006 : 459 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6789/7899 primitive instances ...
PHY-3001 : End packing;  0.445428s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (59.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4584 instances
RUN-1001 : 2226 mslices, 2226 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10456 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5576 nets have 2 pins
RUN-1001 : 3435 nets have [3 - 5] pins
RUN-1001 : 844 nets have [6 - 10] pins
RUN-1001 : 335 nets have [11 - 20] pins
RUN-1001 : 258 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4582 instances, 4452 slices, 142 macros(734 instances: 481 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 499185, Over = 83.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5406/10456.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635920, over cnt = 1136(3%), over = 1762, worst = 10
PHY-1002 : len = 640840, over cnt = 638(1%), over = 884, worst = 8
PHY-1002 : len = 646552, over cnt = 267(0%), over = 370, worst = 4
PHY-1002 : len = 650184, over cnt = 80(0%), over = 97, worst = 4
PHY-1002 : len = 651536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.670247s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (72.3%)

PHY-1001 : Congestion index: top1 = 51.57, top5 = 44.59, top10 = 40.72, top15 = 38.28.
PHY-3001 : End congestion estimation;  0.860236s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (74.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45454, tnet num: 10454, tinst num: 4582, tnode num: 53588, tedge num: 76987.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10454 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.329483s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (74.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.05513e-05
PHY-3002 : Step(184): len = 492670, overlap = 88.5
PHY-3002 : Step(185): len = 488897, overlap = 93.25
PHY-3002 : Step(186): len = 486643, overlap = 106.25
PHY-3002 : Step(187): len = 485779, overlap = 110.5
PHY-3002 : Step(188): len = 486138, overlap = 114.25
PHY-3002 : Step(189): len = 486820, overlap = 120
PHY-3002 : Step(190): len = 486900, overlap = 124.5
PHY-3002 : Step(191): len = 486938, overlap = 128
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000141103
PHY-3002 : Step(192): len = 492487, overlap = 115
PHY-3002 : Step(193): len = 499410, overlap = 105.5
PHY-3002 : Step(194): len = 499322, overlap = 105.25
PHY-3002 : Step(195): len = 499506, overlap = 103.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000278891
PHY-3002 : Step(196): len = 508503, overlap = 83.75
PHY-3002 : Step(197): len = 518544, overlap = 68
PHY-3002 : Step(198): len = 522146, overlap = 66.25
PHY-3002 : Step(199): len = 522065, overlap = 64.75
PHY-3002 : Step(200): len = 521806, overlap = 67
PHY-3002 : Step(201): len = 522530, overlap = 65.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000544496
PHY-3002 : Step(202): len = 528509, overlap = 57.5
PHY-3002 : Step(203): len = 533218, overlap = 51.5
PHY-3002 : Step(204): len = 538279, overlap = 48
PHY-3002 : Step(205): len = 541248, overlap = 45.5
PHY-3002 : Step(206): len = 542037, overlap = 46.5
PHY-3002 : Step(207): len = 542374, overlap = 43
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00106241
PHY-3002 : Step(208): len = 546129, overlap = 41
PHY-3002 : Step(209): len = 548570, overlap = 39
PHY-3002 : Step(210): len = 550987, overlap = 37.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.160138s wall, 0.296875s user + 0.312500s system = 0.609375s CPU (52.5%)

PHY-3001 : Trial Legalized: Len = 579892
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 384/10456.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696000, over cnt = 1402(3%), over = 2315, worst = 9
PHY-1002 : len = 705560, over cnt = 732(2%), over = 1039, worst = 6
PHY-1002 : len = 714376, over cnt = 188(0%), over = 256, worst = 5
PHY-1002 : len = 715080, over cnt = 110(0%), over = 153, worst = 4
PHY-1002 : len = 716488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.991293s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (80.4%)

PHY-1001 : Congestion index: top1 = 50.73, top5 = 43.95, top10 = 40.39, top15 = 38.20.
PHY-3001 : End congestion estimation;  1.206826s wall, 0.906250s user + 0.093750s system = 1.000000s CPU (82.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10454 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.465777s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (60.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000224552
PHY-3002 : Step(211): len = 565598, overlap = 6
PHY-3002 : Step(212): len = 556419, overlap = 8.75
PHY-3002 : Step(213): len = 548409, overlap = 15.25
PHY-3002 : Step(214): len = 542055, overlap = 26.25
PHY-3002 : Step(215): len = 536931, overlap = 31.5
PHY-3002 : Step(216): len = 535366, overlap = 35.75
PHY-3002 : Step(217): len = 534024, overlap = 38.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000449103
PHY-3002 : Step(218): len = 539457, overlap = 36.75
PHY-3002 : Step(219): len = 542809, overlap = 33.25
PHY-3002 : Step(220): len = 545083, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000898207
PHY-3002 : Step(221): len = 547835, overlap = 27.25
PHY-3002 : Step(222): len = 552380, overlap = 24.25
PHY-3002 : Step(223): len = 555356, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010821s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 566930, Over = 0
PHY-3001 : Spreading special nets. 23 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028755s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.3%)

PHY-3001 : 33 instances has been re-located, deltaX = 4, deltaY = 17, maxDist = 1.
PHY-3001 : Final: Len = 567478, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45454, tnet num: 10454, tinst num: 4582, tnode num: 53588, tedge num: 76987.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.011218s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (88.1%)

RUN-1004 : used memory is 495 MB, reserved memory is 490 MB, peak memory is 547 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3760/10456.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 700000, over cnt = 1313(3%), over = 2073, worst = 8
PHY-1002 : len = 706880, over cnt = 774(2%), over = 1082, worst = 8
PHY-1002 : len = 714168, over cnt = 318(0%), over = 446, worst = 5
PHY-1002 : len = 716872, over cnt = 152(0%), over = 216, worst = 4
PHY-1002 : len = 719368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.877954s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (73.0%)

PHY-1001 : Congestion index: top1 = 49.55, top5 = 43.30, top10 = 40.06, top15 = 37.90.
PHY-1001 : End incremental global routing;  1.101120s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (73.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10454 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.586711s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (87.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.946757s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (80.3%)

OPT-1001 : Current memory(MB): used = 531, reserve = 525, peak = 547.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9646/10456.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 719368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.074135s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 49.55, top5 = 43.30, top10 = 40.06, top15 = 37.90.
OPT-1001 : End congestion update;  0.264715s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (64.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10454 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.359498s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (65.2%)

OPT-0007 : Start: WNS -2506 TNS -235531 NUM_FEPS 309
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4480 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4582 instances, 4452 slices, 142 macros(734 instances: 481 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 575700, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024787s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 9 instances has been re-located, deltaX = 6, deltaY = 4, maxDist = 2.
PHY-3001 : Final: Len = 575830, Over = 0
PHY-3001 : End incremental legalization;  0.199031s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (62.8%)

OPT-0007 : Iter 1: improved WNS -2456 TNS -102353 NUM_FEPS 256 with 56 cells processed and 13417 slack improved
OPT-0007 : Iter 2: improved WNS -2456 TNS -102353 NUM_FEPS 256 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.964334s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (69.7%)

OPT-1001 : Current memory(MB): used = 547, reserve = 541, peak = 549.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10454 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.363758s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (77.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9401/10456.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 727424, over cnt = 99(0%), over = 133, worst = 6
PHY-1002 : len = 727872, over cnt = 49(0%), over = 57, worst = 3
PHY-1002 : len = 728536, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 728584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.422007s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (70.3%)

PHY-1001 : Congestion index: top1 = 49.81, top5 = 43.66, top10 = 40.34, top15 = 38.18.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10454 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.354747s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (66.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2456 TNS -102587 NUM_FEPS 256
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.344828
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2456ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -2399ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10456 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10456 nets
OPT-1001 : End physical optimization;  5.447639s wall, 4.171875s user + 0.062500s system = 4.234375s CPU (77.7%)

RUN-1003 : finish command "place" in  25.557752s wall, 16.187500s user + 1.343750s system = 17.531250s CPU (68.6%)

RUN-1004 : used memory is 456 MB, reserved memory is 442 MB, peak memory is 549 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.139542s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (123.4%)

RUN-1004 : used memory is 459 MB, reserved memory is 445 MB, peak memory is 549 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4584 instances
RUN-1001 : 2226 mslices, 2226 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10456 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5576 nets have 2 pins
RUN-1001 : 3435 nets have [3 - 5] pins
RUN-1001 : 844 nets have [6 - 10] pins
RUN-1001 : 335 nets have [11 - 20] pins
RUN-1001 : 258 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45454, tnet num: 10454, tinst num: 4582, tnode num: 53588, tedge num: 76987.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2226 mslices, 2226 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10454 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 689584, over cnt = 1377(3%), over = 2369, worst = 9
PHY-1002 : len = 700344, over cnt = 763(2%), over = 1100, worst = 8
PHY-1002 : len = 710344, over cnt = 166(0%), over = 227, worst = 7
PHY-1002 : len = 712800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.748958s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (64.7%)

PHY-1001 : Congestion index: top1 = 48.04, top5 = 42.44, top10 = 39.30, top15 = 37.22.
PHY-1001 : End global routing;  0.944557s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (67.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 559, reserve = 550, peak = 559.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 812, reserve = 806, peak = 812.
PHY-1001 : End build detailed router design. 2.856458s wall, 2.203125s user + 0.031250s system = 2.234375s CPU (78.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 126416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.239454s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (92.0%)

PHY-1001 : Current memory(MB): used = 848, reserve = 843, peak = 848.
PHY-1001 : End phase 1; 1.245277s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (91.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.84154e+06, over cnt = 825(0%), over = 826, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 851, reserve = 846, peak = 852.
PHY-1001 : End initial routed; 26.182600s wall, 17.156250s user + 0.140625s system = 17.296875s CPU (66.1%)

PHY-1001 : Update timing.....
PHY-1001 : 239/9816(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.065   |  -960.714  |  359  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.604540s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (63.3%)

PHY-1001 : Current memory(MB): used = 859, reserve = 853, peak = 859.
PHY-1001 : End phase 2; 27.787198s wall, 18.171875s user + 0.140625s system = 18.312500s CPU (65.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -3.982ns STNS -959.029ns FEP 359.
PHY-1001 : End OPT Iter 1; 0.159913s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (78.2%)

PHY-1022 : len = 1.84148e+06, over cnt = 840(0%), over = 842, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.296378s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (58.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.81434e+06, over cnt = 270(0%), over = 270, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.157544s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (55.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.8108e+06, over cnt = 46(0%), over = 46, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.313780s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (54.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.81096e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.135189s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (46.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.81102e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.111522s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (42.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.81103e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.110749s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (28.2%)

PHY-1001 : Update timing.....
PHY-1001 : 239/9816(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.982   |  -968.078  |  359  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.630500s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (58.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 239 feed throughs used by 138 nets
PHY-1001 : End commit to database; 1.258539s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (70.8%)

PHY-1001 : Current memory(MB): used = 926, reserve = 923, peak = 926.
PHY-1001 : End phase 3; 5.214689s wall, 3.093750s user + 0.031250s system = 3.125000s CPU (59.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -3.856ns STNS -966.065ns FEP 359.
PHY-1001 : End OPT Iter 1; 0.197498s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (79.1%)

PHY-1022 : len = 1.81107e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.326285s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (71.8%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.856ns, -966.065ns, 359}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.81101e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.101628s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (30.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.81101e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.095377s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (81.9%)

PHY-1001 : Update timing.....
PHY-1001 : 239/9816(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.145   |  -967.572  |  359  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.651989s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (63.4%)

PHY-1001 : Current memory(MB): used = 933, reserve = 930, peak = 933.
PHY-1001 : End phase 4; 2.211124s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (63.6%)

PHY-1003 : Routed, final wirelength = 1.81101e+06
PHY-1001 : Current memory(MB): used = 933, reserve = 930, peak = 933.
PHY-1001 : End export database. 0.030775s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  39.587372s wall, 26.109375s user + 0.265625s system = 26.375000s CPU (66.6%)

RUN-1003 : finish command "route" in  41.959105s wall, 27.671875s user + 0.296875s system = 27.968750s CPU (66.7%)

RUN-1004 : used memory is 876 MB, reserved memory is 872 MB, peak memory is 933 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8157   out of  19600   41.62%
#reg                     3226   out of  19600   16.46%
#le                      8610
  #lut only              5384   out of   8610   62.53%
  #reg only               453   out of   8610    5.26%
  #lut&reg               2773   out of   8610   32.21%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1681
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    261
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    252
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 77
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    56


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8610   |7423    |734     |3238    |25      |3       |
|  ISP                       |AHBISP                                          |1419   |773     |352     |829     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |587    |243     |142     |331     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |70     |36      |18      |37      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |5      |5       |0       |5       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |69     |31      |18      |43      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |69     |20      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |0       |0       |6       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |65     |23      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |2      |0       |0       |2       |2       |0       |
|    u_CC                    |CC                                              |95     |79      |16      |68      |0       |0       |
|    u_bypass                |bypass                                          |114    |74      |40      |37      |0       |0       |
|    u_demosaic              |demosaic                                        |431    |215     |142     |283     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |108    |47      |31      |79      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |78     |33      |27      |50      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |80     |39      |27      |54      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |83     |42      |33      |64      |0       |0       |
|    u_gamma                 |gamma                                           |28     |28      |0       |18      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |12     |12      |0       |8       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |8      |8       |0       |2       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |16     |9       |7       |6       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |16     |9       |7       |6       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |6      |6       |0       |5       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |36     |34      |0       |19      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |6      |6       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |6      |6       |0       |2       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |26     |18      |0       |25      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |2      |2       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |8      |8       |0       |5       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |133    |76      |18      |107     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |6      |4       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |38     |25      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |35     |29      |0       |35      |0       |0       |
|  kb                        |Keyboard                                        |88     |72      |16      |43      |0       |0       |
|  sd_reader                 |sd_reader                                       |757    |634     |100     |331     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |350    |305     |34      |146     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |753    |565     |119     |419     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |416    |274     |73      |286     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |146    |108     |21      |117     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |14     |14      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |36     |25      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |37     |35      |0       |37      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |184    |102     |30      |138     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |30     |9       |0       |30      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |40     |29      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |37     |24      |0       |37      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |337    |291     |46      |133     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |58     |46      |12      |21      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |64     |64      |0       |19      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |41     |37      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |108    |90      |18      |31      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |66     |54      |12      |34      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5137   |5084    |51      |1366    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                        |151    |84      |65      |26      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5531  
    #2          2       2100  
    #3          3       724   
    #4          4       611   
    #5        5-10      900   
    #6        11-50     519   
    #7       51-100      16   
    #8       101-500     2    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.412265s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (91.8%)

RUN-1004 : used memory is 877 MB, reserved memory is 873 MB, peak memory is 933 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45454, tnet num: 10454, tinst num: 4582, tnode num: 53588, tedge num: 76987.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10454 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4582
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10456, pip num: 119070
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 239
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3143 valid insts, and 324008 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.783445s wall, 94.531250s user + 0.796875s system = 95.328125s CPU (536.0%)

RUN-1004 : used memory is 932 MB, reserved memory is 936 MB, peak memory is 1103 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240625_172228.log"
