{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558173277792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558173277806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 04:54:37 2019 " "Processing started: Sat May 18 04:54:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558173277806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558173277806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Practica3MxV -c Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Practica3MxV -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558173277806 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1558173278369 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_7_1200mv_100c_slow.vho C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/ simulation " "Generated file Top_7_1200mv_100c_slow.vho in folder \"C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558173279275 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_7_1200mv_-40c_slow.vho C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/ simulation " "Generated file Top_7_1200mv_-40c_slow.vho in folder \"C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558173279517 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_min_1200mv_-40c_fast.vho C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/ simulation " "Generated file Top_min_1200mv_-40c_fast.vho in folder \"C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558173279744 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top.vho C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/ simulation " "Generated file Top.vho in folder \"C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558173279976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_7_1200mv_100c_vhd_slow.sdo C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/ simulation " "Generated file Top_7_1200mv_100c_vhd_slow.sdo in folder \"C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558173280576 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_7_1200mv_-40c_vhd_slow.sdo C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/ simulation " "Generated file Top_7_1200mv_-40c_vhd_slow.sdo in folder \"C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558173281171 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_min_1200mv_-40c_vhd_fast.sdo C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/ simulation " "Generated file Top_min_1200mv_-40c_vhd_fast.sdo in folder \"C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558173281756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_vhd.sdo C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/ simulation " "Generated file Top_vhd.sdo in folder \"C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558173282341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558173282676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 04:54:42 2019 " "Processing ended: Sat May 18 04:54:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558173282676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558173282676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558173282676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558173282676 ""}
