NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v1.sv","mvau_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[154,0,1,"Module","Module"],[155,0,3,"<span class=\"Qualifier\">mvau_tb_v1.</span>&#8203;sv (testbench)","mvau_tb_v1.sv"],[156,0,1,"Signals","Signals"],[157,0,4,"rst_n","rst_n"],[158,0,4,"out_v","out_v"],[159,0,4,"out","out"],[160,0,4,"out_packed","out_packed"],[161,0,4,"in_v","in_v"],[162,0,4,"weights","weights"],[163,0,4,"in_mat","in_mat"],[164,0,4,"in","in"],[165,0,4,"mvau_beh","mvau_beh"],[166,0,4,"test_count","test_count"],[167,0,4,"do_comp","do_comp"],[168,0,1,"Initial blocks","Initial_blocks"],[169,0,2,"CLK_RST_GEN","CLK_RST_GEN"],[170,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[171,0,0,"CLK_GEN","CLK_GEN"],[172,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[173,0,0,"INP_MAT_GEN","INP_MAT_GEN"]]);