INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/hexto7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexto7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/stopwatch_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/time_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Arman/Lab6/Lab6.srcs/sim_1/new/tb_stopwatch_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_stopwatch_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Arman/Lab6/Lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
