+incdir+$QUESTA_HOME/verilog_src/uvm-1.2/src
+incdir+$VERDIR/unit_tb/qsfp_controller/vip/axi_vip/include/sverilog
+incdir+$VERDIR/unit_tb/qsfp_controller/vip/axi_vip/src/verilog/mti
+incdir+$VERDIR/unit_tb/qsfp_controller/vip/axi_vip/src/sverilog/mti
+incdir+$VERDIR/unit_tb/qsfp_controller/tests/sequences
+incdir+$VERDIR/unit_tb/qsfp_controller/tests
+incdir+$VERDIR/unit_tb/qsfp_controller/testbench
+incdir+$VERDIR/unit_tb/qsfp_controller/qsfp_slave_uvc
$QUESTA_HOME/verilog_src/uvm-1.2/src/uvm_pkg.sv
$VERDIR/unit_tb/qsfp_controller/vip/axi_vip/include/sverilog/svt.uvm.pkg
$VERDIR/unit_tb/qsfp_controller/vip/axi_vip/include/sverilog/svt_axi.uvm.pkg
+incdir+$OFS_ROOTDIR/ofs-common/verification/common/vip/include/
+incdir+$OFS_ROOTDIR/ofs-common/verification/common/vip/seq/
+incdir+$OFS_ROOTDIR/ofs-common/verification/common/vip/env/
$OFS_ROOTDIR/ofs-common/verification/common/vip/include/synopsys_vip_defines.sv
$VERDIR/unit_tb/qsfp_controller/testbench/qsfp_tb_top.sv

