#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\va_math.vpi";
S_0000026ad955b7b0 .scope module, "CPUtb" "CPUtb" 2 3;
 .timescale -9 -10;
v0000026ad95bd200_0 .var "CLK", 0 0;
v0000026ad95bed80_0 .var/i "i", 31 0;
v0000026ad95be4c0_0 .var "reset", 0 0;
S_0000026ad945c5e0 .scope module, "mycpu" "CPU" 2 7, 3 17 0, S_0000026ad955b7b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
v0000026ad95bcaf0_0 .net "ALUD_ex", 31 0, L_0000026ad961a0b0;  1 drivers
v0000026ad95bb830_0 .net "ALU_opcode_id", 4 0, v0000026ad95ac620_0;  1 drivers
v0000026ad95bc0f0_0 .net "ALU_out_ma", 31 0, v0000026ad95ac800_0;  1 drivers
v0000026ad95bb510_0 .net "ALU_out_wb", 31 0, v0000026ad95ba680_0;  1 drivers
v0000026ad95bbbf0_0 .net "ALU_result_ex", 31 0, v0000026ad95a9e20_0;  1 drivers
v0000026ad95bc870_0 .net "ALU_select_ex", 4 0, v0000026ad95b8d50_0;  1 drivers
v0000026ad95bbc90_0 .net "CLK", 0 0, v0000026ad95bd200_0;  1 drivers
v0000026ad95bb5b0_0 .net "DATA_2_ma", 31 0, v0000026ad95ac760_0;  1 drivers
v0000026ad95bc050_0 .net "Immediate_ex", 31 0, v0000026ad95af4c0_0;  1 drivers
RS_0000026ad955cd58 .resolv tri, v0000026ad95b0460_0, L_0000026ad954fc80;
v0000026ad95bb650_0 .net8 "Instruction_func3_ex", 2 0, RS_0000026ad955cd58;  2 drivers
v0000026ad95bc910_0 .net "JAL_select_id", 0 0, v0000026ad95ab720_0;  1 drivers
v0000026ad95bb0b0_0 .net "PC4_ex", 31 0, v0000026ad95b0140_0;  1 drivers
v0000026ad95bb330_0 .net "PC_ex", 31 0, v0000026ad95b7db0_0;  1 drivers
v0000026ad95bceb0_0 .net "RESET", 0 0, v0000026ad95be4c0_0;  1 drivers
v0000026ad95bccd0_0 .net "Rd_id", 4 0, L_0000026ad95bdac0;  1 drivers
v0000026ad95bbfb0_0 .net "branch_control_out_ex", 0 0, v0000026ad95a82a0_0;  1 drivers
v0000026ad95bbf10_0 .net "branch_ex", 0 0, v0000026ad95b8170_0;  1 drivers
v0000026ad95bbd30_0 .net "branch_id", 0 0, v0000026ad95ab5e0_0;  1 drivers
v0000026ad95bc190_0 .net "data1_ex", 31 0, v0000026ad95b79f0_0;  1 drivers
v0000026ad95bb150_0 .net "data1_id", 31 0, L_0000026ad954fc10;  1 drivers
v0000026ad95bbdd0_0 .net "data2_ex", 31 0, v0000026ad95b76d0_0;  1 drivers
v0000026ad95bcf50_0 .net "data2_id", 31 0, L_0000026ad954f740;  1 drivers
v0000026ad95bb1f0_0 .net "data2_out_ex", 31 0, L_0000026ad954eda0;  1 drivers
RS_0000026ad955d238 .resolv tri, v0000026ad95b8850_0, L_0000026ad954f510;
v0000026ad95bb470_0 .net8 "destination_reg_ex", 4 0, RS_0000026ad955d238;  2 drivers
v0000026ad95bcc30_0 .net "func3_ma", 2 0, v0000026ad95ac580_0;  1 drivers
v0000026ad95bc370_0 .net "funct3_id", 2 0, L_0000026ad95be560;  1 drivers
v0000026ad95bc2d0_0 .net "immidiate_value_id", 31 0, v0000026ad95ab180_0;  1 drivers
v0000026ad95bb3d0_0 .net "instruction_out_if", 31 0, v0000026ad95b7130_0;  1 drivers
v0000026ad95bb290_0 .net "instruction_out_ip", 31 0, v0000026ad95b9320_0;  1 drivers
v0000026ad95bbe70_0 .net "jal_select_ex", 0 0, v0000026ad95b8030_0;  1 drivers
v0000026ad95bc230_0 .net "jump_ex", 0 0, v0000026ad95b7630_0;  1 drivers
v0000026ad95bc410_0 .net "jump_id", 0 0, v0000026ad95ac9e0_0;  1 drivers
RS_0000026ad955d0e8 .resolv tri, v0000026ad95b7bd0_0, L_0000026ad954f9e0;
v0000026ad95bc4b0_0 .net8 "mem_read_enable_ex", 0 0, RS_0000026ad955d0e8;  2 drivers
v0000026ad95bc730_0 .net "mem_read_enable_id", 0 0, v0000026ad95abea0_0;  1 drivers
v0000026ad95bb8d0_0 .net "mem_read_ma", 0 0, v0000026ad95acee0_0;  1 drivers
RS_0000026ad955d118 .resolv tri, v0000026ad95b7810_0, L_0000026ad954f190;
v0000026ad95bb6f0_0 .net8 "mem_write_enable_ex", 0 0, RS_0000026ad955d118;  2 drivers
v0000026ad95bb790_0 .net "mem_write_enable_id", 0 0, v0000026ad95ac940_0;  1 drivers
v0000026ad95bb970_0 .net "mem_write_ma", 0 0, v0000026ad95ab4a0_0;  1 drivers
v0000026ad95bba10_0 .net "mux1_select_ex", 0 0, v0000026ad95b73b0_0;  1 drivers
v0000026ad95bbab0_0 .net "mux1_select_id", 0 0, v0000026ad95ac6c0_0;  1 drivers
v0000026ad95bc550_0 .net "mux2_select_ex", 0 0, v0000026ad95b7770_0;  1 drivers
v0000026ad95bc5f0_0 .net "mux2_select_id", 0 0, v0000026ad95acb20_0;  1 drivers
RS_0000026ad955d1a8 .resolv tri, v0000026ad95b8e90_0, L_0000026ad954fb30;
v0000026ad95bc7d0_0 .net8 "mux3_select_ex", 0 0, RS_0000026ad955d1a8;  2 drivers
o0000026ad955ec48 .functor BUFZ 1, C4<z>; HiZ drive
v0000026ad95bca50_0 .net "mux3_select_id", 0 0, o0000026ad955ec48;  0 drivers
v0000026ad95bcb90_0 .net "mux3_select_ma", 0 0, v0000026ad95ac440_0;  1 drivers
v0000026ad95bd7a0_0 .net "mux3_select_wb", 0 0, v0000026ad95ba900_0;  1 drivers
v0000026ad95bd980_0 .net "pc4_out_id", 31 0, v0000026ad95ba2c0_0;  1 drivers
v0000026ad95bd0c0_0 .net "pc4_out_if", 31 0, L_0000026ad95bd480;  1 drivers
v0000026ad95be380_0 .net "pc_out_id", 31 0, v0000026ad95b9d20_0;  1 drivers
v0000026ad95bea60_0 .net "pc_out_if", 31 0, v0000026ad95b82b0_0;  1 drivers
v0000026ad95bda20_0 .net "rd_ma", 4 0, v0000026ad95ab540_0;  1 drivers
v0000026ad95beb00_0 .net "rd_wb", 4 0, v0000026ad95bbb50_0;  1 drivers
v0000026ad95be240_0 .net "read_data_ma", 31 0, v0000026ad95b9640_0;  1 drivers
v0000026ad95bd3e0_0 .net "read_data_wb", 31 0, v0000026ad95bcd70_0;  1 drivers
v0000026ad95bdde0_0 .net "reg_write_enable_id", 0 0, v0000026ad95acbc0_0;  1 drivers
v0000026ad95bd160_0 .net "reg_write_enable_out_if", 0 0, L_0000026ad954f0b0;  1 drivers
RS_0000026ad955d268 .resolv tri, v0000026ad95b7d10_0, L_0000026ad954f4a0;
v0000026ad95bd5c0_0 .net8 "regwrite_enable_ex", 0 0, RS_0000026ad955d268;  2 drivers
v0000026ad95bd520_0 .net "regwrite_enable_ma", 0 0, v0000026ad95ab860_0;  1 drivers
v0000026ad95be920_0 .net "regwrite_enable_wb", 0 0, v0000026ad95bce10_0;  1 drivers
o0000026ad955fc68 .functor BUFZ 1, C4<z>; HiZ drive
v0000026ad95bd700_0 .net "reset", 0 0, o0000026ad955fc68;  0 drivers
v0000026ad95be9c0_0 .net "write_data_out_if", 31 0, L_0000026ad95beec0;  1 drivers
v0000026ad95bde80_0 .net "write_reg_out_if", 4 0, L_0000026ad954f270;  1 drivers
S_0000026ad94775e0 .scope module, "EX" "instruction_execution" 3 186, 4 4 0, S_0000026ad945c5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "ALU_select";
    .port_info 1 /INPUT 1 "mux1_select";
    .port_info 2 /INPUT 1 "mux2_select";
    .port_info 3 /INPUT 1 "mux3_select";
    .port_info 4 /INPUT 1 "regwrite_enable";
    .port_info 5 /INPUT 1 "memory_write_enable";
    .port_info 6 /INPUT 1 "memory_read_enable";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "jump";
    .port_info 9 /INPUT 1 "jal_select";
    .port_info 10 /INPUT 32 "pc4";
    .port_info 11 /INPUT 32 "pc";
    .port_info 12 /INPUT 32 "immediate";
    .port_info 13 /INPUT 32 "data1";
    .port_info 14 /INPUT 32 "data2";
    .port_info 15 /INPUT 3 "funct3";
    .port_info 16 /INPUT 5 "rd";
    .port_info 17 /OUTPUT 32 "ALUD";
    .port_info 18 /OUTPUT 32 "ALU_result";
    .port_info 19 /OUTPUT 32 "data2_out";
    .port_info 20 /OUTPUT 3 "funct3_out";
    .port_info 21 /OUTPUT 5 "rd_out";
    .port_info 22 /OUTPUT 1 "memory_read_enable_out";
    .port_info 23 /OUTPUT 1 "memory_write_enable_out";
    .port_info 24 /OUTPUT 1 "regwrite_enable_out";
    .port_info 25 /OUTPUT 1 "mux3_select_out";
    .port_info 26 /OUTPUT 1 "branch_control_out";
L_0000026ad95bf1a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000026ad954f820 .functor XNOR 1, v0000026ad95b73b0_0, L_0000026ad95bf1a8, C4<0>, C4<0>;
L_0000026ad95bf1f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000026ad954f3c0 .functor XNOR 1, v0000026ad95b7770_0, L_0000026ad95bf1f0, C4<0>, C4<0>;
L_0000026ad95bf3a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000026ad954f120 .functor XNOR 1, v0000026ad95b8030_0, L_0000026ad95bf3a0, C4<0>, C4<0>;
L_0000026ad954f9e0 .functor BUFZ 1, RS_0000026ad955d0e8, C4<0>, C4<0>, C4<0>;
L_0000026ad954f190 .functor BUFZ 1, RS_0000026ad955d118, C4<0>, C4<0>, C4<0>;
L_0000026ad954f4a0 .functor BUFZ 1, RS_0000026ad955d268, C4<0>, C4<0>, C4<0>;
L_0000026ad954fb30 .functor BUFZ 1, RS_0000026ad955d1a8, C4<0>, C4<0>, C4<0>;
L_0000026ad954fc80 .functor BUFZ 3, RS_0000026ad955cd58, C4<000>, C4<000>, C4<000>;
L_0000026ad954f510 .functor BUFZ 5, RS_0000026ad955d238, C4<00000>, C4<00000>, C4<00000>;
L_0000026ad954eda0 .functor BUFZ 32, v0000026ad95b76d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026ad95a8700_0 .net "ALUD", 31 0, L_0000026ad961a0b0;  alias, 1 drivers
v0000026ad95a9240_0 .net "ALU_result", 31 0, v0000026ad95a9e20_0;  alias, 1 drivers
v0000026ad95a9b00_0 .net "ALU_select", 4 0, v0000026ad95b8d50_0;  alias, 1 drivers
v0000026ad95a87a0_0 .net/2u *"_ivl_0", 0 0, L_0000026ad95bf1a8;  1 drivers
v0000026ad95a88e0_0 .net/2u *"_ivl_12", 0 0, L_0000026ad95bf3a0;  1 drivers
v0000026ad95a9380_0 .net *"_ivl_14", 0 0, L_0000026ad954f120;  1 drivers
v0000026ad95a8020_0 .net *"_ivl_2", 0 0, L_0000026ad954f820;  1 drivers
v0000026ad95a9880_0 .net/2u *"_ivl_6", 0 0, L_0000026ad95bf1f0;  1 drivers
v0000026ad95a8ac0_0 .net *"_ivl_8", 0 0, L_0000026ad954f3c0;  1 drivers
v0000026ad95a9060_0 .net "branch", 0 0, v0000026ad95b8170_0;  alias, 1 drivers
v0000026ad95a8b60_0 .net "branch_control_out", 0 0, v0000026ad95a82a0_0;  alias, 1 drivers
v0000026ad95a9420_0 .net "data1", 31 0, v0000026ad95b79f0_0;  alias, 1 drivers
v0000026ad95a80c0_0 .net "data2", 31 0, v0000026ad95b76d0_0;  alias, 1 drivers
v0000026ad95a9920_0 .net "data2_out", 31 0, L_0000026ad954eda0;  alias, 1 drivers
v0000026ad95a9d80_0 .net8 "funct3", 2 0, RS_0000026ad955cd58;  alias, 2 drivers
v0000026ad95a9560_0 .net8 "funct3_out", 2 0, RS_0000026ad955cd58;  alias, 2 drivers
v0000026ad95a8d40_0 .net "immediate", 31 0, v0000026ad95af4c0_0;  alias, 1 drivers
v0000026ad95a9ba0_0 .net "jal_select", 0 0, v0000026ad95b8030_0;  alias, 1 drivers
v0000026ad95a9c40_0 .net "jump", 0 0, v0000026ad95b7630_0;  alias, 1 drivers
v0000026ad95a8160_0 .net8 "memory_read_enable", 0 0, RS_0000026ad955d0e8;  alias, 2 drivers
v0000026ad95a8200_0 .net8 "memory_read_enable_out", 0 0, RS_0000026ad955d0e8;  alias, 2 drivers
v0000026ad95a8340_0 .net8 "memory_write_enable", 0 0, RS_0000026ad955d118;  alias, 2 drivers
v0000026ad95aca80_0 .net8 "memory_write_enable_out", 0 0, RS_0000026ad955d118;  alias, 2 drivers
v0000026ad95acd00_0 .net "mux1_out", 31 0, L_0000026ad95bd340;  1 drivers
v0000026ad95ac080_0 .net "mux1_select", 0 0, v0000026ad95b73b0_0;  alias, 1 drivers
v0000026ad95ac120_0 .net "mux2_out", 31 0, L_0000026ad95be600;  1 drivers
v0000026ad95ac1c0_0 .net "mux2_select", 0 0, v0000026ad95b7770_0;  alias, 1 drivers
v0000026ad95acc60_0 .net8 "mux3_select", 0 0, RS_0000026ad955d1a8;  alias, 2 drivers
v0000026ad95ac260_0 .net8 "mux3_select_out", 0 0, RS_0000026ad955d1a8;  alias, 2 drivers
v0000026ad95abfe0_0 .net "pc", 31 0, v0000026ad95b7db0_0;  alias, 1 drivers
v0000026ad95aba40_0 .net "pc4", 31 0, v0000026ad95b0140_0;  alias, 1 drivers
v0000026ad95ab220_0 .net8 "rd", 4 0, RS_0000026ad955d238;  alias, 2 drivers
v0000026ad95ab2c0_0 .net8 "rd_out", 4 0, RS_0000026ad955d238;  alias, 2 drivers
v0000026ad95acda0_0 .net8 "regwrite_enable", 0 0, RS_0000026ad955d268;  alias, 2 drivers
v0000026ad95ab360_0 .net8 "regwrite_enable_out", 0 0, RS_0000026ad955d268;  alias, 2 drivers
L_0000026ad95bd340 .functor MUXZ 32, v0000026ad95b79f0_0, v0000026ad95b7db0_0, L_0000026ad954f820, C4<>;
L_0000026ad95be600 .functor MUXZ 32, v0000026ad95af4c0_0, v0000026ad95b76d0_0, L_0000026ad954f3c0, C4<>;
L_0000026ad961a0b0 .functor MUXZ 32, v0000026ad95a9e20_0, v0000026ad95b0140_0, L_0000026ad954f120, C4<>;
S_0000026ad948bdc0 .scope module, "ALU_unit1" "ALU_unit" 4 48, 5 172 0, S_0000026ad94775e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "Opcode";
    .port_info 1 /INPUT 32 "data1";
    .port_info 2 /INPUT 32 "data2";
    .port_info 3 /OUTPUT 32 "result";
v0000026ad95a75b0_0 .net "Opcode", 4 0, v0000026ad95b8d50_0;  alias, 1 drivers
v0000026ad95a8a20_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a91a0_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a9e20_0 .var "result", 31 0;
v0000026ad95a8e80_0 .net "result00", 31 0, L_0000026ad95be6a0;  1 drivers
v0000026ad95a8480_0 .net "result01", 31 0, L_0000026ad954f430;  1 drivers
v0000026ad95a9600_0 .net "result02", 31 0, L_0000026ad954f7b0;  1 drivers
v0000026ad95a94c0_0 .net "result03", 31 0, L_0000026ad954f970;  1 drivers
v0000026ad95a8840_0 .net "result04", 31 0, L_0000026ad95be880;  1 drivers
v0000026ad95a96a0_0 .net "result05", 31 0, L_0000026ad95be740;  1 drivers
L_0000026ad95bf238 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000026ad95a85c0_0 .net "result06", 31 0, L_0000026ad95bf238;  1 drivers
v0000026ad95a9ce0_0 .net "result07", 31 0, L_0000026ad95beba0;  1 drivers
v0000026ad95a9100_0 .net "result08", 31 0, L_0000026ad95bd8e0;  1 drivers
v0000026ad95a97e0_0 .net "result09", 31 0, L_0000026ad95bdb60;  1 drivers
v0000026ad95a8de0_0 .net "result10", 31 0, L_0000026ad95bdc00;  1 drivers
v0000026ad95a99c0_0 .net "result11", 31 0, L_0000026ad95bdca0;  1 drivers
v0000026ad95a9ec0_0 .net "result12", 31 0, L_0000026ad954f660;  1 drivers
v0000026ad95a92e0_0 .net "result13", 31 0, L_0000026ad96196b0;  1 drivers
v0000026ad95a8980_0 .net "result14", 31 0, L_0000026ad9619250;  1 drivers
v0000026ad95a8fc0_0 .net "result15", 31 0, L_0000026ad961ad30;  1 drivers
v0000026ad95a8f20_0 .net "result16", 31 0, L_0000026ad961a150;  1 drivers
v0000026ad95a9a60_0 .net "result17", 31 0, L_0000026ad961b2d0;  1 drivers
v0000026ad95a8c00_0 .net "result18", 31 0, L_0000026ad9619a70;  1 drivers
E_0000026ad9537bf0/0 .event anyedge, v0000026ad95a75b0_0, v0000026ad954a400_0, v0000026ad95a7470_0, v0000026ad954a680_0;
E_0000026ad9537bf0/1 .event anyedge, v0000026ad95a76f0_0, v0000026ad9540200_0, v0000026ad95a7650_0, v0000026ad95a5c10_0;
E_0000026ad9537bf0/2 .event anyedge, v0000026ad95a6bb0_0, v0000026ad9549140_0, v0000026ad9549280_0, v0000026ad95a5e90_0;
E_0000026ad9537bf0/3 .event anyedge, v0000026ad95a7010_0, v0000026ad954a2c0_0, v0000026ad95a5df0_0, v0000026ad95a7510_0;
E_0000026ad9537bf0/4 .event anyedge, v0000026ad95a69d0_0, v0000026ad95a6750_0, v0000026ad95a6070_0, v0000026ad95a7290_0;
E_0000026ad9537bf0 .event/or E_0000026ad9537bf0/0, E_0000026ad9537bf0/1, E_0000026ad9537bf0/2, E_0000026ad9537bf0/3, E_0000026ad9537bf0/4;
S_0000026ad948bf50 .scope module, "add_unit" "Add_unit" 5 184, 5 1 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad95496e0_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad9549dc0_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad954a400_0 .net "result", 31 0, L_0000026ad95be6a0;  alias, 1 drivers
L_0000026ad95be6a0 .arith/sum 32, L_0000026ad95bd340, L_0000026ad95be600;
S_0000026ad9479fc0 .scope module, "and_unit" "AND_unit" 5 186, 5 24 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
L_0000026ad954f7b0 .functor AND 32, L_0000026ad95bd340, L_0000026ad95be600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026ad954a5e0_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad954a180_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad954a680_0 .net "result", 31 0, L_0000026ad954f7b0;  alias, 1 drivers
S_0000026ad947a150 .scope module, "div_unit" "DIV_unit" 5 192, 5 86 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad9549500_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad954aae0_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad9549140_0 .net "result", 31 0, L_0000026ad95bd8e0;  alias, 1 drivers
L_0000026ad95bd8e0 .arith/div.s 32, L_0000026ad95bd340, L_0000026ad95be600;
S_0000026ad947b270 .scope module, "divu_unit" "DIVU_unit" 5 193, 5 94 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad954a220_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad954a7c0_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad9549280_0 .net "result", 31 0, L_0000026ad95bdb60;  alias, 1 drivers
L_0000026ad95bdb60 .arith/div 32, L_0000026ad95bd340, L_0000026ad95be600;
S_0000026ad947b400 .scope module, "forward_unit" "Forward_Unit" 5 196, 5 118 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data2";
    .port_info 1 /OUTPUT 32 "result";
L_0000026ad954f660 .functor BUFZ 32, L_0000026ad95be600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026ad9549320_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad954a2c0_0 .net "result", 31 0, L_0000026ad954f660;  alias, 1 drivers
S_0000026ad946ded0 .scope module, "mul_unit" "MUL_unit" 5 188, 5 39 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad9549460_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad9549820_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad9540200_0 .net "result", 31 0, L_0000026ad95be880;  alias, 1 drivers
v0000026ad95a7970_0 .var "result1", 64 0;
E_0000026ad9537370 .event anyedge, v0000026ad95496e0_0, v0000026ad9549dc0_0;
L_0000026ad95be880 .part v0000026ad95a7970_0, 0, 32;
S_0000026ad946e060 .scope module, "mulh_unit" "MULH_unit" 5 189, 5 51 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad95a5d50_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a6930_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a7650_0 .net "result", 31 0, L_0000026ad95be740;  alias, 1 drivers
v0000026ad95a61b0_0 .var "result1", 64 0;
L_0000026ad95be740 .part v0000026ad95a61b0_0, 32, 32;
S_0000026ad9466a90 .scope module, "mulhsu_unit" "MULHSU_unit" 5 191, 5 75 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad95a7790_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a67f0_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a6bb0_0 .net "result", 31 0, L_0000026ad95beba0;  alias, 1 drivers
v0000026ad95a7830_0 .var "result1", 63 0;
L_0000026ad95beba0 .part v0000026ad95a7830_0, 32, 32;
S_0000026ad9466c20 .scope module, "mulhu_unit" "MULHU_unit" 5 190, 5 63 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad95a66b0_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a5fd0_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a5c10_0 .net "result", 31 0, L_0000026ad95bf238;  alias, 1 drivers
v0000026ad95a78d0_0 .var "result1", 63 0;
S_0000026ad9493310 .scope module, "or_unit" "OR_unit" 5 187, 5 31 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
L_0000026ad954f970 .functor OR 32, L_0000026ad95bd340, L_0000026ad95be600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026ad95a62f0_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a6110_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a76f0_0 .net "result", 31 0, L_0000026ad954f970;  alias, 1 drivers
S_0000026ad95aa350 .scope module, "rem_unit" "REM_unit" 5 194, 5 103 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad95a6d90_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a6890_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a5e90_0 .net "result", 31 0, L_0000026ad95bdc00;  alias, 1 drivers
L_0000026ad95bdc00 .arith/mod.s 32, L_0000026ad95bd340, L_0000026ad95be600;
S_0000026ad95aa990 .scope module, "remu_unit" "REMU_unit" 5 195, 5 111 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad95a6570_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a5cb0_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a7010_0 .net "result", 31 0, L_0000026ad95bdca0;  alias, 1 drivers
L_0000026ad95bdca0 .arith/mod 32, L_0000026ad95bd340, L_0000026ad95be600;
S_0000026ad95aab20 .scope module, "sll_unit" "SLL_Unit" 5 197, 5 124 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad95a6ed0_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a6e30_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a5df0_0 .net "result", 31 0, L_0000026ad96196b0;  alias, 1 drivers
L_0000026ad96196b0 .shift/l 32, L_0000026ad95bd340, L_0000026ad95be600;
S_0000026ad95aa1c0 .scope module, "slt_unit" "SLT_Unit" 5 199, 5 146 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad95a6b10_0 .net *"_ivl_0", 0 0, L_0000026ad9619750;  1 drivers
L_0000026ad95bf280 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026ad95a6cf0_0 .net/2u *"_ivl_2", 31 0, L_0000026ad95bf280;  1 drivers
L_0000026ad95bf2c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad95a71f0_0 .net/2u *"_ivl_4", 31 0, L_0000026ad95bf2c8;  1 drivers
v0000026ad95a7150_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a7ab0_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a69d0_0 .net "result", 31 0, L_0000026ad961ad30;  alias, 1 drivers
L_0000026ad9619750 .cmp/gt.s 32, L_0000026ad95be600, L_0000026ad95bd340;
L_0000026ad961ad30 .functor MUXZ 32, L_0000026ad95bf2c8, L_0000026ad95bf280, L_0000026ad9619750, C4<>;
S_0000026ad95aa670 .scope module, "sltu_unit" "SLTU_unit" 5 202, 5 163 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad95a7a10_0 .net *"_ivl_0", 0 0, L_0000026ad96192f0;  1 drivers
L_0000026ad95bf310 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026ad95a6f70_0 .net/2u *"_ivl_2", 31 0, L_0000026ad95bf310;  1 drivers
L_0000026ad95bf358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad95a70b0_0 .net/2u *"_ivl_4", 31 0, L_0000026ad95bf358;  1 drivers
v0000026ad95a64d0_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a6a70_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a6070_0 .net "result", 31 0, L_0000026ad961b2d0;  alias, 1 drivers
L_0000026ad96192f0 .cmp/gt 32, L_0000026ad95be600, L_0000026ad95bd340;
L_0000026ad961b2d0 .functor MUXZ 32, L_0000026ad95bf358, L_0000026ad95bf310, L_0000026ad96192f0, C4<>;
S_0000026ad95aa800 .scope module, "sra_unit" "SRA_Unit" 5 198, 5 139 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad95a6c50_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a5f30_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a7510_0 .net "result", 31 0, L_0000026ad9619250;  alias, 1 drivers
L_0000026ad9619250 .shift/r 32, L_0000026ad95bd340, L_0000026ad95be600;
S_0000026ad95aa030 .scope module, "srl_unit" "SRL_unit" 5 203, 5 131 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad95a6250_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a6390_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a7290_0 .net "result", 31 0, L_0000026ad9619a70;  alias, 1 drivers
L_0000026ad9619a70 .shift/r 32, L_0000026ad95bd340, L_0000026ad95be600;
S_0000026ad95aae40 .scope module, "sub_unit" "Sub_unit" 5 200, 5 9 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000026ad95a6430_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a6610_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a6750_0 .net "result", 31 0, L_0000026ad961a150;  alias, 1 drivers
L_0000026ad961a150 .arith/sub 32, L_0000026ad95bd340, L_0000026ad95be600;
S_0000026ad95aacb0 .scope module, "xor_unit" "XOR_unit" 5 185, 5 17 0, S_0000026ad948bdc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
L_0000026ad954f430 .functor XOR 32, L_0000026ad95bd340, L_0000026ad95be600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026ad95a7330_0 .net "data1", 31 0, L_0000026ad95bd340;  alias, 1 drivers
v0000026ad95a73d0_0 .net "data2", 31 0, L_0000026ad95be600;  alias, 1 drivers
v0000026ad95a7470_0 .net "result", 31 0, L_0000026ad954f430;  alias, 1 drivers
S_0000026ad95aa4e0 .scope module, "branch_control1" "branch_control" 4 59, 6 1 0, S_0000026ad94775e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "jump";
    .port_info 1 /INPUT 1 "branch";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
    .port_info 5 /OUTPUT 1 "isJumpOrBranch";
v0000026ad95a8ca0_0 .net "branch", 0 0, v0000026ad95b8170_0;  alias, 1 drivers
v0000026ad95a8660_0 .net "data1", 31 0, v0000026ad95b79f0_0;  alias, 1 drivers
v0000026ad95a83e0_0 .net "data2", 31 0, v0000026ad95b76d0_0;  alias, 1 drivers
v0000026ad95a8520_0 .net8 "funct3", 2 0, RS_0000026ad955cd58;  alias, 2 drivers
v0000026ad95a82a0_0 .var "isJumpOrBranch", 0 0;
v0000026ad95a9740_0 .net "jump", 0 0, v0000026ad95b7630_0;  alias, 1 drivers
E_0000026ad9537070/0 .event anyedge, v0000026ad95a8520_0, v0000026ad95a8ca0_0, v0000026ad95a9740_0, v0000026ad95a83e0_0;
E_0000026ad9537070/1 .event anyedge, v0000026ad95a8660_0;
E_0000026ad9537070 .event/or E_0000026ad9537070/0, E_0000026ad9537070/1;
S_0000026ad95ae180 .scope module, "EX_MA" "EX_MA_register" 3 104, 7 9 0, S_0000026ad945c5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "mem_write";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "MUX3_select";
    .port_info 4 /INPUT 1 "regwrite_enable";
    .port_info 5 /INPUT 32 "ALU_out";
    .port_info 6 /INPUT 32 "DATA_2";
    .port_info 7 /INPUT 3 "func_3";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /OUTPUT 1 "mem_write_out";
    .port_info 10 /OUTPUT 1 "mem_read_out";
    .port_info 11 /OUTPUT 1 "MUX3_select_out";
    .port_info 12 /OUTPUT 1 "regwrite_enable_out";
    .port_info 13 /OUTPUT 32 "ALU_out_out";
    .port_info 14 /OUTPUT 32 "DATA_2_out";
    .port_info 15 /OUTPUT 3 "func_3_out";
    .port_info 16 /OUTPUT 5 "rd_out";
v0000026ad95ac300_0 .net "ALU_out", 31 0, v0000026ad95a9e20_0;  alias, 1 drivers
v0000026ad95ac800_0 .var "ALU_out_out", 31 0;
v0000026ad95ac3a0_0 .net "CLK", 0 0, v0000026ad95bd200_0;  alias, 1 drivers
v0000026ad95ac4e0_0 .net "DATA_2", 31 0, L_0000026ad954eda0;  alias, 1 drivers
v0000026ad95ac760_0 .var "DATA_2_out", 31 0;
v0000026ad95ab900_0 .net8 "MUX3_select", 0 0, RS_0000026ad955d1a8;  alias, 2 drivers
v0000026ad95ac440_0 .var "MUX3_select_out", 0 0;
v0000026ad95ab9a0_0 .net8 "func_3", 2 0, RS_0000026ad955cd58;  alias, 2 drivers
v0000026ad95ac580_0 .var "func_3_out", 2 0;
v0000026ad95abe00_0 .net8 "mem_read", 0 0, RS_0000026ad955d0e8;  alias, 2 drivers
v0000026ad95acee0_0 .var "mem_read_out", 0 0;
v0000026ad95ab400_0 .net8 "mem_write", 0 0, RS_0000026ad955d118;  alias, 2 drivers
v0000026ad95ab4a0_0 .var "mem_write_out", 0 0;
v0000026ad95ac8a0_0 .net8 "rd", 4 0, RS_0000026ad955d238;  alias, 2 drivers
v0000026ad95ab540_0 .var "rd_out", 4 0;
v0000026ad95abc20_0 .net8 "regwrite_enable", 0 0, RS_0000026ad955d268;  alias, 2 drivers
v0000026ad95ab860_0 .var "regwrite_enable_out", 0 0;
E_0000026ad9537570 .event posedge, v0000026ad95ac3a0_0;
S_0000026ad95ade60 .scope module, "ID" "instruction_decode" 3 158, 8 5 0, S_0000026ad945c5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "wite_enable";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "pc";
    .port_info 7 /INPUT 32 "pc4";
    .port_info 8 /OUTPUT 32 "pc_out";
    .port_info 9 /OUTPUT 32 "pc4_out";
    .port_info 10 /OUTPUT 5 "AlU_opcode";
    .port_info 11 /OUTPUT 1 "mux1_select";
    .port_info 12 /OUTPUT 1 "mux2_select";
    .port_info 13 /OUTPUT 1 "reg_write_enable";
    .port_info 14 /OUTPUT 1 "mem_write_enable";
    .port_info 15 /OUTPUT 1 "mem_read_enable";
    .port_info 16 /OUTPUT 1 "branch";
    .port_info 17 /OUTPUT 1 "jump";
    .port_info 18 /OUTPUT 1 "JAL_select";
    .port_info 19 /OUTPUT 32 "immidiate_value";
    .port_info 20 /OUTPUT 32 "data1";
    .port_info 21 /OUTPUT 32 "data2";
    .port_info 22 /OUTPUT 3 "funct3";
    .port_info 23 /OUTPUT 5 "Rd";
v0000026ad95b01e0_0 .net "AlU_opcode", 4 0, v0000026ad95ac620_0;  alias, 1 drivers
v0000026ad95af6a0_0 .net "JAL_select", 0 0, v0000026ad95ab720_0;  alias, 1 drivers
v0000026ad95b0c80_0 .net "Rd", 4 0, L_0000026ad95bdac0;  alias, 1 drivers
v0000026ad95afba0_0 .net "branch", 0 0, v0000026ad95ab5e0_0;  alias, 1 drivers
v0000026ad95b0d20_0 .net "clk", 0 0, v0000026ad95bd200_0;  alias, 1 drivers
v0000026ad95afe20_0 .net "data1", 31 0, L_0000026ad954fc10;  alias, 1 drivers
v0000026ad95b0dc0_0 .net "data2", 31 0, L_0000026ad954f740;  alias, 1 drivers
v0000026ad95b0e60_0 .net "funct3", 2 0, L_0000026ad95be560;  alias, 1 drivers
v0000026ad95b06e0_0 .net "imm_select", 2 0, v0000026ad95ab040_0;  1 drivers
v0000026ad95b0f00_0 .net "immidiate_value", 31 0, v0000026ad95ab180_0;  alias, 1 drivers
v0000026ad95af740_0 .net "instruction", 31 0, v0000026ad95b9320_0;  alias, 1 drivers
v0000026ad95afc40_0 .net "jump", 0 0, v0000026ad95ac9e0_0;  alias, 1 drivers
v0000026ad95afa60_0 .net "mem_read_enable", 0 0, v0000026ad95abea0_0;  alias, 1 drivers
v0000026ad95af2e0_0 .net "mem_write_enable", 0 0, v0000026ad95ac940_0;  alias, 1 drivers
v0000026ad95b0280_0 .net "mux1_select", 0 0, v0000026ad95ac6c0_0;  alias, 1 drivers
v0000026ad95b0780_0 .net "mux2_select", 0 0, v0000026ad95acb20_0;  alias, 1 drivers
v0000026ad95b0320_0 .net "pc", 31 0, v0000026ad95b9d20_0;  alias, 1 drivers
v0000026ad95b0500_0 .net "pc4", 31 0, v0000026ad95ba2c0_0;  alias, 1 drivers
v0000026ad95b00a0_0 .net "pc4_out", 31 0, v0000026ad95ba2c0_0;  alias, 1 drivers
v0000026ad95b0640_0 .net "pc_out", 31 0, v0000026ad95b9d20_0;  alias, 1 drivers
v0000026ad95b03c0_0 .net "reg_write_enable", 0 0, v0000026ad95acbc0_0;  alias, 1 drivers
v0000026ad95b0960_0 .net "reset", 0 0, v0000026ad95be4c0_0;  alias, 1 drivers
v0000026ad95af100_0 .net "wite_enable", 0 0, L_0000026ad954f0b0;  alias, 1 drivers
v0000026ad95b0a00_0 .net "write_data", 31 0, L_0000026ad95beec0;  alias, 1 drivers
o0000026ad955e4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026ad95af240_0 .net "write_enable", 0 0, o0000026ad955e4c8;  0 drivers
v0000026ad95b0000_0 .net "write_reg", 4 0, L_0000026ad954f270;  alias, 1 drivers
L_0000026ad95bd2a0 .part v0000026ad95b9320_0, 15, 5;
L_0000026ad95be2e0 .part v0000026ad95b9320_0, 20, 5;
L_0000026ad95be560 .part v0000026ad95b9320_0, 12, 3;
L_0000026ad95bdac0 .part v0000026ad95b9320_0, 7, 5;
S_0000026ad95ae950 .scope module, "control_unit" "control_unit" 8 42, 9 1 0, S_0000026ad95ade60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 5 "AlU_opcode";
    .port_info 2 /OUTPUT 1 "mux1_select";
    .port_info 3 /OUTPUT 1 "mux2_select";
    .port_info 4 /OUTPUT 1 "mux3_select";
    .port_info 5 /OUTPUT 1 "regwrite_enable";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 1 "jal_select";
    .port_info 11 /OUTPUT 3 "imm_select";
v0000026ad95ac620_0 .var "AlU_opcode", 4 0;
v0000026ad95ab5e0_0 .var "branch", 0 0;
v0000026ad95ace40_0 .net "funct3", 2 0, L_0000026ad95bd660;  1 drivers
v0000026ad95ab680_0 .net "funct7", 6 0, L_0000026ad95be7e0;  1 drivers
v0000026ad95ab040_0 .var "imm_select", 2 0;
v0000026ad95abae0_0 .net "instruction", 31 0, v0000026ad95b9320_0;  alias, 1 drivers
v0000026ad95ab720_0 .var "jal_select", 0 0;
v0000026ad95ac9e0_0 .var "jump", 0 0;
v0000026ad95abea0_0 .var "mem_read", 0 0;
v0000026ad95ac940_0 .var "mem_write", 0 0;
v0000026ad95ac6c0_0 .var "mux1_select", 0 0;
v0000026ad95acb20_0 .var "mux2_select", 0 0;
v0000026ad95ab7c0_0 .var "mux3_select", 0 0;
v0000026ad95abb80_0 .net "opcode", 6 0, L_0000026ad95bece0;  1 drivers
v0000026ad95acbc0_0 .var "regwrite_enable", 0 0;
E_0000026ad95375b0 .event anyedge, v0000026ad95ace40_0, v0000026ad95ab680_0, v0000026ad95abb80_0;
L_0000026ad95bece0 .part v0000026ad95b9320_0, 0, 7;
L_0000026ad95bd660 .part v0000026ad95b9320_0, 12, 3;
L_0000026ad95be7e0 .part v0000026ad95b9320_0, 25, 7;
S_0000026ad95aee00 .scope module, "immidiate" "immediate_extend" 8 59, 10 1 0, S_0000026ad95ade60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 3 "imm_select";
    .port_info 2 /OUTPUT 32 "immediate";
v0000026ad95ab0e0_0 .net "imm_select", 2 0, v0000026ad95ab040_0;  alias, 1 drivers
v0000026ad95ab180_0 .var "immediate", 31 0;
v0000026ad95abcc0_0 .net "instruction", 31 0, v0000026ad95b9320_0;  alias, 1 drivers
E_0000026ad9537170 .event anyedge, v0000026ad95ab040_0, v0000026ad95abae0_0;
S_0000026ad95ae310 .scope module, "register_file" "register_file" 8 68, 11 1 0, S_0000026ad95ade60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data1";
    .port_info 1 /OUTPUT 32 "data2";
    .port_info 2 /INPUT 5 "addr1";
    .port_info 3 /INPUT 5 "addr2";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 32 "reg_write_data";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 5 "write_reg_addr";
L_0000026ad954fc10 .functor BUFZ 32, L_0000026ad95be100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026ad954f740 .functor BUFZ 32, L_0000026ad95bef60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000026ad955e258 .functor BUFZ 1, C4<z>; HiZ drive
v0000026ad95abf40_0 .net "R", 0 0, o0000026ad955e258;  0 drivers
v0000026ad95af920_0 .net *"_ivl_0", 31 0, L_0000026ad95be100;  1 drivers
v0000026ad95b0aa0_0 .net *"_ivl_10", 6 0, L_0000026ad95be420;  1 drivers
L_0000026ad95bf160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ad95af600_0 .net *"_ivl_13", 1 0, L_0000026ad95bf160;  1 drivers
v0000026ad95af9c0_0 .net *"_ivl_2", 6 0, L_0000026ad95be1a0;  1 drivers
L_0000026ad95bf118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ad95b05a0_0 .net *"_ivl_5", 1 0, L_0000026ad95bf118;  1 drivers
v0000026ad95b0820_0 .net *"_ivl_8", 31 0, L_0000026ad95bef60;  1 drivers
v0000026ad95af560_0 .net "addr1", 4 0, L_0000026ad95bd2a0;  1 drivers
v0000026ad95afec0_0 .net "addr2", 4 0, L_0000026ad95be2e0;  1 drivers
v0000026ad95af380_0 .net "clk", 0 0, v0000026ad95bd200_0;  alias, 1 drivers
v0000026ad95b0b40_0 .net "data1", 31 0, L_0000026ad954fc10;  alias, 1 drivers
v0000026ad95b08c0_0 .net "data2", 31 0, L_0000026ad954f740;  alias, 1 drivers
v0000026ad95b0be0_0 .net "reg_write_data", 31 0, L_0000026ad95beec0;  alias, 1 drivers
v0000026ad95aff60 .array "register", 0 31, 31 0;
v0000026ad95af420_0 .net "reset", 0 0, v0000026ad95be4c0_0;  alias, 1 drivers
v0000026ad95af1a0_0 .net "write_enable", 0 0, o0000026ad955e4c8;  alias, 0 drivers
v0000026ad95af060_0 .net "write_reg_addr", 4 0, L_0000026ad954f270;  alias, 1 drivers
L_0000026ad95be100 .array/port v0000026ad95aff60, L_0000026ad95be1a0;
L_0000026ad95be1a0 .concat [ 5 2 0 0], L_0000026ad95bd2a0, L_0000026ad95bf118;
L_0000026ad95bef60 .array/port v0000026ad95aff60, L_0000026ad95be420;
L_0000026ad95be420 .concat [ 5 2 0 0], L_0000026ad95be2e0, L_0000026ad95bf160;
S_0000026ad95ad690 .scope module, "ID_EX" "Execution_registers" 3 66, 12 1 0, S_0000026ad945c5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "alu_select";
    .port_info 2 /INPUT 1 "mux1_select";
    .port_info 3 /INPUT 1 "mux2_select";
    .port_info 4 /INPUT 1 "mux3_select";
    .port_info 5 /INPUT 1 "regwrite_enable";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 1 "jump";
    .port_info 10 /INPUT 1 "jal_select";
    .port_info 11 /INPUT 32 "PC4";
    .port_info 12 /INPUT 32 "PC";
    .port_info 13 /INPUT 32 "Immediate";
    .port_info 14 /INPUT 32 "data1";
    .port_info 15 /INPUT 32 "data2";
    .port_info 16 /INPUT 3 "Instruction_func3";
    .port_info 17 /INPUT 5 "destination_reg";
    .port_info 18 /OUTPUT 5 "alu_select_out";
    .port_info 19 /OUTPUT 1 "mux1_select_out";
    .port_info 20 /OUTPUT 1 "mux2_select_out";
    .port_info 21 /OUTPUT 1 "mux3_select_out";
    .port_info 22 /OUTPUT 1 "regwrite_enable_out";
    .port_info 23 /OUTPUT 1 "mem_read_out";
    .port_info 24 /OUTPUT 1 "mem_write_out";
    .port_info 25 /OUTPUT 1 "branch_out";
    .port_info 26 /OUTPUT 1 "jump_out";
    .port_info 27 /OUTPUT 1 "jal_select_out";
    .port_info 28 /OUTPUT 32 "PC4_out";
    .port_info 29 /OUTPUT 32 "PC_out";
    .port_info 30 /OUTPUT 32 "Immediate_out";
    .port_info 31 /OUTPUT 32 "data1_out";
    .port_info 32 /OUTPUT 32 "data2_out";
    .port_info 33 /OUTPUT 3 "Instruction_func3_out";
    .port_info 34 /OUTPUT 5 "destination_reg_out";
v0000026ad95afb00_0 .net "CLK", 0 0, v0000026ad95bd200_0;  alias, 1 drivers
v0000026ad95af7e0_0 .net "Immediate", 31 0, v0000026ad95ab180_0;  alias, 1 drivers
v0000026ad95af4c0_0 .var "Immediate_out", 31 0;
v0000026ad95af880_0 .net "Instruction_func3", 2 0, L_0000026ad95be560;  alias, 1 drivers
v0000026ad95b0460_0 .var "Instruction_func3_out", 2 0;
v0000026ad95afce0_0 .net "PC", 31 0, v0000026ad95b9d20_0;  alias, 1 drivers
v0000026ad95afd80_0 .net "PC4", 31 0, v0000026ad95ba2c0_0;  alias, 1 drivers
v0000026ad95b0140_0 .var "PC4_out", 31 0;
v0000026ad95b7db0_0 .var "PC_out", 31 0;
v0000026ad95b88f0_0 .net "alu_select", 4 0, v0000026ad95ac620_0;  alias, 1 drivers
v0000026ad95b8d50_0 .var "alu_select_out", 4 0;
v0000026ad95b87b0_0 .net "branch", 0 0, v0000026ad95ab5e0_0;  alias, 1 drivers
v0000026ad95b8170_0 .var "branch_out", 0 0;
v0000026ad95b8c10_0 .net "data1", 31 0, L_0000026ad954fc10;  alias, 1 drivers
v0000026ad95b79f0_0 .var "data1_out", 31 0;
v0000026ad95b78b0_0 .net "data2", 31 0, L_0000026ad954f740;  alias, 1 drivers
v0000026ad95b76d0_0 .var "data2_out", 31 0;
v0000026ad95b7e50_0 .net "destination_reg", 4 0, L_0000026ad95bdac0;  alias, 1 drivers
v0000026ad95b8850_0 .var "destination_reg_out", 4 0;
v0000026ad95b8490_0 .net "jal_select", 0 0, v0000026ad95ab720_0;  alias, 1 drivers
v0000026ad95b8030_0 .var "jal_select_out", 0 0;
v0000026ad95b71d0_0 .net "jump", 0 0, v0000026ad95ac9e0_0;  alias, 1 drivers
v0000026ad95b7630_0 .var "jump_out", 0 0;
v0000026ad95b8a30_0 .net "mem_read", 0 0, v0000026ad95abea0_0;  alias, 1 drivers
v0000026ad95b7bd0_0 .var "mem_read_out", 0 0;
v0000026ad95b7c70_0 .net "mem_write", 0 0, v0000026ad95ac940_0;  alias, 1 drivers
v0000026ad95b7810_0 .var "mem_write_out", 0 0;
v0000026ad95b7ef0_0 .net "mux1_select", 0 0, v0000026ad95ac6c0_0;  alias, 1 drivers
v0000026ad95b73b0_0 .var "mux1_select_out", 0 0;
v0000026ad95b8ad0_0 .net "mux2_select", 0 0, v0000026ad95acb20_0;  alias, 1 drivers
v0000026ad95b7770_0 .var "mux2_select_out", 0 0;
v0000026ad95b8df0_0 .net "mux3_select", 0 0, o0000026ad955ec48;  alias, 0 drivers
v0000026ad95b8e90_0 .var "mux3_select_out", 0 0;
v0000026ad95b8cb0_0 .net "regwrite_enable", 0 0, v0000026ad95acbc0_0;  alias, 1 drivers
v0000026ad95b7d10_0 .var "regwrite_enable_out", 0 0;
S_0000026ad95ae4a0 .scope module, "IF" "instruction_fetch" 3 139, 13 5 0, S_0000026ad945c5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "ALUD";
    .port_info 3 /INPUT 32 "MEMD";
    .port_info 4 /INPUT 5 "Rd";
    .port_info 5 /INPUT 1 "mux3_select";
    .port_info 6 /INPUT 1 "reg_write_enable";
    .port_info 7 /INPUT 1 "branch_control";
    .port_info 8 /INPUT 32 "branch_address";
    .port_info 9 /OUTPUT 32 "write_data_out";
    .port_info 10 /OUTPUT 5 "write_reg_out";
    .port_info 11 /OUTPUT 1 "reg_write_enable_out";
    .port_info 12 /OUTPUT 32 "pc_out";
    .port_info 13 /OUTPUT 32 "pc4_out";
    .port_info 14 /OUTPUT 32 "instruction_out";
L_0000026ad95bf088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000026ad954fba0 .functor XNOR 1, v0000026ad95ba900_0, L_0000026ad95bf088, C4<0>, C4<0>;
L_0000026ad954f270 .functor BUFZ 5, v0000026ad95bbb50_0, C4<00000>, C4<00000>, C4<00000>;
L_0000026ad954f0b0 .functor BUFZ 1, v0000026ad95bce10_0, C4<0>, C4<0>, C4<0>;
v0000026ad95b8670_0 .net "ALUD", 31 0, v0000026ad95ba680_0;  alias, 1 drivers
v0000026ad95b83f0_0 .net "CLK", 0 0, v0000026ad95bd200_0;  alias, 1 drivers
v0000026ad95b80d0_0 .net "MEMD", 31 0, v0000026ad95bcd70_0;  alias, 1 drivers
v0000026ad95b8530_0 .net "RESET", 0 0, v0000026ad95be4c0_0;  alias, 1 drivers
v0000026ad95b8f30_0 .net "Rd", 4 0, v0000026ad95bbb50_0;  alias, 1 drivers
v0000026ad95b8710_0 .net/2u *"_ivl_0", 0 0, L_0000026ad95bf088;  1 drivers
L_0000026ad95bf0d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000026ad95b8990_0 .net/2u *"_ivl_10", 31 0, L_0000026ad95bf0d0;  1 drivers
v0000026ad95b8b70_0 .net *"_ivl_2", 0 0, L_0000026ad954fba0;  1 drivers
v0000026ad95b7090_0 .net "branch_address", 31 0, v0000026ad95a9e20_0;  alias, 1 drivers
v0000026ad95b7270_0 .net "branch_control", 0 0, v0000026ad95a82a0_0;  alias, 1 drivers
v0000026ad95b7310_0 .net "instruction_out", 31 0, v0000026ad95b7130_0;  alias, 1 drivers
v0000026ad95b7450_0 .net "mux3_select", 0 0, v0000026ad95ba900_0;  alias, 1 drivers
v0000026ad95b74f0_0 .net "pc4_out", 31 0, L_0000026ad95bd480;  alias, 1 drivers
v0000026ad95b7590_0 .var "pc_input", 31 0;
v0000026ad95b95a0_0 .net "pc_out", 31 0, v0000026ad95b82b0_0;  alias, 1 drivers
v0000026ad95b90a0_0 .net "reg_write_enable", 0 0, v0000026ad95bce10_0;  alias, 1 drivers
v0000026ad95bac20_0 .net "reg_write_enable_out", 0 0, L_0000026ad954f0b0;  alias, 1 drivers
v0000026ad95b9b40_0 .net "write_data_out", 31 0, L_0000026ad95beec0;  alias, 1 drivers
v0000026ad95b9fa0_0 .net "write_reg_out", 4 0, L_0000026ad954f270;  alias, 1 drivers
L_0000026ad95beec0 .functor MUXZ 32, v0000026ad95bcd70_0, v0000026ad95ba680_0, L_0000026ad954fba0, C4<>;
L_0000026ad95bd480 .arith/sum 32, v0000026ad95b82b0_0, L_0000026ad95bf0d0;
S_0000026ad95ad820 .scope module, "instruction_memory1" "instruction_memory" 13 57, 14 1 0, S_0000026ad95ae4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "instruction";
v0000026ad95b85d0_0 .net "PC", 31 0, v0000026ad95b82b0_0;  alias, 1 drivers
v0000026ad95b7950_0 .net "clk", 0 0, v0000026ad95bd200_0;  alias, 1 drivers
v0000026ad95b7130_0 .var "instruction", 31 0;
v0000026ad95b7a90 .array "memory", 1023 0, 31 0;
v0000026ad95b8210_0 .net "reset", 0 0, v0000026ad95be4c0_0;  alias, 1 drivers
S_0000026ad95aec70 .scope module, "pc1" "pc" 13 51, 15 1 0, S_0000026ad95ae4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc";
v0000026ad95b7f90_0 .net "CLK", 0 0, v0000026ad95bd200_0;  alias, 1 drivers
v0000026ad95b7b30_0 .net "RESET", 0 0, v0000026ad95be4c0_0;  alias, 1 drivers
v0000026ad95b82b0_0 .var "pc", 31 0;
v0000026ad95b8350_0 .net "pc_in", 31 0, v0000026ad95b7590_0;  1 drivers
S_0000026ad95aeae0 .scope module, "IF_ID" "Instfetch_registers" 3 56, 16 1 0, S_0000026ad945c5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "PC4";
    .port_info 2 /INPUT 32 "PC";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 32 "instruction_out";
    .port_info 5 /OUTPUT 32 "PC_out";
    .port_info 6 /OUTPUT 32 "PC4_out";
v0000026ad95ba220_0 .net "CLK", 0 0, v0000026ad95bd200_0;  alias, 1 drivers
v0000026ad95ba720_0 .net "PC", 31 0, v0000026ad95b82b0_0;  alias, 1 drivers
v0000026ad95b91e0_0 .net "PC4", 31 0, L_0000026ad95bd480;  alias, 1 drivers
v0000026ad95ba2c0_0 .var "PC4_out", 31 0;
v0000026ad95b9d20_0 .var "PC_out", 31 0;
v0000026ad95b9be0_0 .net "instruction", 31 0, v0000026ad95b7130_0;  alias, 1 drivers
v0000026ad95b9320_0 .var "instruction_out", 31 0;
S_0000026ad95ae630 .scope module, "MA" "memory_access" 3 217, 17 3 0, S_0000026ad945c5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mux3_select";
    .port_info 5 /INPUT 1 "regwrite_enable";
    .port_info 6 /INPUT 32 "alud";
    .port_info 7 /INPUT 32 "data2";
    .port_info 8 /INPUT 3 "func3";
    .port_info 9 /INPUT 5 "rd";
    .port_info 10 /OUTPUT 1 "mux3_select_out";
    .port_info 11 /OUTPUT 1 "regwrite_enable_out";
    .port_info 12 /OUTPUT 32 "alud_out";
    .port_info 13 /OUTPUT 5 "rd_out";
    .port_info 14 /OUTPUT 32 "read_data";
v0000026ad95ba180_0 .net "alud", 31 0, v0000026ad95ac800_0;  alias, 1 drivers
v0000026ad95ba360_0 .net "alud_out", 31 0, v0000026ad95ac800_0;  alias, 1 drivers
v0000026ad95bae00_0 .net "clk", 0 0, v0000026ad95bd200_0;  alias, 1 drivers
v0000026ad95bacc0_0 .net "data2", 31 0, v0000026ad95ac760_0;  alias, 1 drivers
v0000026ad95b9460_0 .net "func3", 2 0, v0000026ad95ac580_0;  alias, 1 drivers
v0000026ad95b9820_0 .net "mem_read", 0 0, v0000026ad95acee0_0;  alias, 1 drivers
v0000026ad95b9a00_0 .net "mem_write", 0 0, v0000026ad95ab4a0_0;  alias, 1 drivers
v0000026ad95bad60_0 .net "mux3_select", 0 0, v0000026ad95ac440_0;  alias, 1 drivers
v0000026ad95b9e60_0 .net "mux3_select_out", 0 0, v0000026ad95ac440_0;  alias, 1 drivers
v0000026ad95ba4a0_0 .net "rd", 4 0, v0000026ad95ab540_0;  alias, 1 drivers
v0000026ad95b9c80_0 .net "rd_out", 4 0, v0000026ad95ab540_0;  alias, 1 drivers
v0000026ad95ba9a0_0 .net "read_data", 31 0, v0000026ad95b9640_0;  alias, 1 drivers
v0000026ad95b98c0_0 .net "regwrite_enable", 0 0, v0000026ad95ab860_0;  alias, 1 drivers
v0000026ad95ba540_0 .net "regwrite_enable_out", 0 0, v0000026ad95ab860_0;  alias, 1 drivers
v0000026ad95b9500_0 .net "reset", 0 0, o0000026ad955fc68;  alias, 0 drivers
S_0000026ad95adff0 .scope module, "data_memory" "Data_Memory" 17 29, 18 11 0, S_0000026ad95ae630;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 32 "mem_address";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /INPUT 3 "func3";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "busywait";
v0000026ad95ba400_0 .var *"_ivl_3", 31 0; Local signal
v0000026ad95baae0_0 .var *"_ivl_6", 31 0; Local signal
v0000026ad95ba0e0_0 .var "busywait", 0 0;
v0000026ad95b9f00_0 .net "clk", 0 0, v0000026ad95bd200_0;  alias, 1 drivers
v0000026ad95b9140_0 .net "data_in", 31 0, v0000026ad95ac760_0;  alias, 1 drivers
v0000026ad95b9640_0 .var "data_out", 31 0;
v0000026ad95b96e0_0 .net "func3", 2 0, v0000026ad95ac580_0;  alias, 1 drivers
v0000026ad95baa40_0 .var/i "i", 31 0;
v0000026ad95b9780_0 .net "mem_address", 31 0, v0000026ad95ac800_0;  alias, 1 drivers
v0000026ad95b9280_0 .net "mem_read", 0 0, v0000026ad95acee0_0;  alias, 1 drivers
v0000026ad95baea0_0 .var "mem_read_access", 0 0;
v0000026ad95b9dc0_0 .net "mem_write", 0 0, v0000026ad95ab4a0_0;  alias, 1 drivers
v0000026ad95ba5e0_0 .var "mem_write_access", 0 0;
v0000026ad95baf40 .array "memory_array", 0 255, 31 0;
v0000026ad95b93c0_0 .net "reset", 0 0, o0000026ad955fc68;  alias, 0 drivers
E_0000026ad9537c70 .event posedge, v0000026ad95b93c0_0;
E_0000026ad9537cb0 .event anyedge, v0000026ad95ab4a0_0, v0000026ad95acee0_0;
S_0000026ad95ae7c0 .scope task, "dump_memory" "dump_memory" 18 69, 18 69 0, S_0000026ad95adff0;
 .timescale -9 -10;
v0000026ad95b9960_0 .var/i "j", 31 0;
TD_CPUtb.mycpu.MA.data_memory.dump_memory ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ad95b9960_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000026ad95b9960_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 18 73 "$display", "Memory[%0d] = %0d", v0000026ad95b9960_0, &A<v0000026ad95baf40, v0000026ad95b9960_0 > {0 0 0};
    %load/vec4 v0000026ad95b9960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ad95b9960_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000026ad95ad050 .scope module, "MA_WB" "MA_WB_register" 3 124, 19 9 0, S_0000026ad945c5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "MUX3_select";
    .port_info 2 /INPUT 1 "regwrite_enable";
    .port_info 3 /INPUT 32 "ALU_out";
    .port_info 4 /INPUT 32 "read_data";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /OUTPUT 1 "MUX3_select_out";
    .port_info 7 /OUTPUT 1 "regwrite_enable_out";
    .port_info 8 /OUTPUT 32 "ALU_out_out";
    .port_info 9 /OUTPUT 32 "read_data_out";
    .port_info 10 /OUTPUT 5 "rd_out";
v0000026ad95b9aa0_0 .net "ALU_out", 31 0, v0000026ad95ac800_0;  alias, 1 drivers
v0000026ad95ba680_0 .var "ALU_out_out", 31 0;
v0000026ad95ba7c0_0 .net "CLK", 0 0, v0000026ad95bd200_0;  alias, 1 drivers
v0000026ad95ba860_0 .net "MUX3_select", 0 0, v0000026ad95ac440_0;  alias, 1 drivers
v0000026ad95ba900_0 .var "MUX3_select_out", 0 0;
v0000026ad95bab80_0 .net "rd", 4 0, v0000026ad95ab540_0;  alias, 1 drivers
v0000026ad95bbb50_0 .var "rd_out", 4 0;
v0000026ad95bc9b0_0 .net "read_data", 31 0, v0000026ad95b9640_0;  alias, 1 drivers
v0000026ad95bcd70_0 .var "read_data_out", 31 0;
v0000026ad95bc690_0 .net "regwrite_enable", 0 0, v0000026ad95ab860_0;  alias, 1 drivers
v0000026ad95bce10_0 .var "regwrite_enable_out", 0 0;
S_0000026ad945c450 .scope module, "Zero_out" "Zero_out" 5 155;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "result";
    .port_info 1 /OUTPUT 1 "zero";
L_0000026ad95bf3e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad95bee20_0 .net/2u *"_ivl_0", 31 0, L_0000026ad95bf3e8;  1 drivers
v0000026ad95bd840_0 .net *"_ivl_2", 0 0, L_0000026ad961b870;  1 drivers
L_0000026ad95bf430 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000026ad95bdd40_0 .net/2s *"_ivl_4", 1 0, L_0000026ad95bf430;  1 drivers
L_0000026ad95bf478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ad95bdf20_0 .net/2s *"_ivl_6", 1 0, L_0000026ad95bf478;  1 drivers
v0000026ad95bdfc0_0 .net *"_ivl_8", 1 0, L_0000026ad961a1f0;  1 drivers
o0000026ad95604a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026ad95be060_0 .net "result", 31 0, o0000026ad95604a8;  0 drivers
v0000026ad95bec40_0 .net "zero", 0 0, L_0000026ad961a6f0;  1 drivers
L_0000026ad961b870 .cmp/eq 32, o0000026ad95604a8, L_0000026ad95bf3e8;
L_0000026ad961a1f0 .functor MUXZ 2, L_0000026ad95bf478, L_0000026ad95bf430, L_0000026ad961b870, C4<>;
L_0000026ad961a6f0 .part L_0000026ad961a1f0, 0, 1;
    .scope S_0000026ad95aeae0;
T_1 ;
    %wait E_0000026ad9537570;
    %load/vec4 v0000026ad95b9be0_0;
    %assign/vec4 v0000026ad95b9320_0, 0;
    %load/vec4 v0000026ad95ba720_0;
    %assign/vec4 v0000026ad95b9d20_0, 0;
    %load/vec4 v0000026ad95b91e0_0;
    %assign/vec4 v0000026ad95ba2c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026ad95ad690;
T_2 ;
    %wait E_0000026ad9537570;
    %load/vec4 v0000026ad95b88f0_0;
    %assign/vec4 v0000026ad95b8d50_0, 0;
    %load/vec4 v0000026ad95b7ef0_0;
    %assign/vec4 v0000026ad95b73b0_0, 0;
    %load/vec4 v0000026ad95b8ad0_0;
    %assign/vec4 v0000026ad95b7770_0, 0;
    %load/vec4 v0000026ad95b8df0_0;
    %assign/vec4 v0000026ad95b8e90_0, 0;
    %load/vec4 v0000026ad95b8cb0_0;
    %assign/vec4 v0000026ad95b7d10_0, 0;
    %load/vec4 v0000026ad95b8a30_0;
    %assign/vec4 v0000026ad95b7bd0_0, 0;
    %load/vec4 v0000026ad95b7c70_0;
    %assign/vec4 v0000026ad95b7810_0, 0;
    %load/vec4 v0000026ad95b87b0_0;
    %assign/vec4 v0000026ad95b8170_0, 0;
    %load/vec4 v0000026ad95b71d0_0;
    %assign/vec4 v0000026ad95b7630_0, 0;
    %load/vec4 v0000026ad95b8490_0;
    %assign/vec4 v0000026ad95b8030_0, 0;
    %load/vec4 v0000026ad95afd80_0;
    %assign/vec4 v0000026ad95b0140_0, 0;
    %load/vec4 v0000026ad95afce0_0;
    %assign/vec4 v0000026ad95b7db0_0, 0;
    %load/vec4 v0000026ad95af7e0_0;
    %assign/vec4 v0000026ad95af4c0_0, 0;
    %load/vec4 v0000026ad95b8c10_0;
    %assign/vec4 v0000026ad95b79f0_0, 0;
    %load/vec4 v0000026ad95b78b0_0;
    %assign/vec4 v0000026ad95b76d0_0, 0;
    %load/vec4 v0000026ad95af880_0;
    %assign/vec4 v0000026ad95b0460_0, 0;
    %load/vec4 v0000026ad95b7e50_0;
    %assign/vec4 v0000026ad95b8850_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026ad95ae180;
T_3 ;
    %wait E_0000026ad9537570;
    %load/vec4 v0000026ad95ab400_0;
    %assign/vec4 v0000026ad95ab4a0_0, 0;
    %load/vec4 v0000026ad95abe00_0;
    %assign/vec4 v0000026ad95acee0_0, 0;
    %load/vec4 v0000026ad95ab900_0;
    %assign/vec4 v0000026ad95ac440_0, 0;
    %load/vec4 v0000026ad95abc20_0;
    %assign/vec4 v0000026ad95ab860_0, 0;
    %load/vec4 v0000026ad95ac300_0;
    %assign/vec4 v0000026ad95ac800_0, 0;
    %load/vec4 v0000026ad95ac4e0_0;
    %assign/vec4 v0000026ad95ac760_0, 0;
    %load/vec4 v0000026ad95ab9a0_0;
    %assign/vec4 v0000026ad95ac580_0, 0;
    %load/vec4 v0000026ad95ac8a0_0;
    %assign/vec4 v0000026ad95ab540_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026ad95ad050;
T_4 ;
    %wait E_0000026ad9537570;
    %load/vec4 v0000026ad95ba860_0;
    %assign/vec4 v0000026ad95ba900_0, 0;
    %load/vec4 v0000026ad95bc690_0;
    %assign/vec4 v0000026ad95bce10_0, 0;
    %load/vec4 v0000026ad95b9aa0_0;
    %assign/vec4 v0000026ad95ba680_0, 0;
    %load/vec4 v0000026ad95bc9b0_0;
    %assign/vec4 v0000026ad95bcd70_0, 0;
    %load/vec4 v0000026ad95bab80_0;
    %assign/vec4 v0000026ad95bbb50_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026ad95aec70;
T_5 ;
    %wait E_0000026ad9537570;
    %load/vec4 v0000026ad95b7b30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026ad95b82b0_0, 1000;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026ad95b8350_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000026ad95b82b0_0, 1000;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026ad95ad820;
T_6 ;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026ad95b7a90, 4, 0;
    %pushi/vec4 1075872307, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026ad95b7a90, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026ad95b7a90, 4, 0;
    %pushi/vec4 4203043, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026ad95b7a90, 4, 0;
    %pushi/vec4 8835, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026ad95b7a90, 4, 0;
    %pushi/vec4 4203267, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026ad95b7a90, 4, 0;
    %end;
    .thread T_6;
    .scope S_0000026ad95ad820;
T_7 ;
    %wait E_0000026ad9537570;
    %load/vec4 v0000026ad95b85d0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0000026ad95b7a90, 4;
    %assign/vec4 v0000026ad95b7130_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026ad95ae4a0;
T_8 ;
    %wait E_0000026ad9537570;
    %load/vec4 v0000026ad95b8530_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026ad95b7590_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026ad95b7270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000026ad95b7090_0;
    %assign/vec4 v0000026ad95b7590_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000026ad95b74f0_0;
    %assign/vec4 v0000026ad95b7590_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026ad95ae950;
T_9 ;
    %wait E_0000026ad95375b0;
    %load/vec4 v0000026ad95abb80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95ac6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95acb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95ab7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ad95acbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95abea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95ac940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95ab5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95ac9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95ab720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026ad95ab040_0, 0, 3;
    %load/vec4 v0000026ad95ab680_0;
    %load/vec4 v0000026ad95ace40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 10;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 10;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 10;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 10;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 10;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 10;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 10;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.3 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.4 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.5 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.6 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.8 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.9 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.10 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.11 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.12 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.13 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.14 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.15 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.16 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.17 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.18 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.19 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000026ad95ac620_0, 0, 5;
    %jmp T_9.21;
T_9.21 ;
    %pop/vec4 1;
    %jmp T_9.1;
T_9.1 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000026ad95aee00;
T_10 ;
    %wait E_0000026ad9537170;
    %load/vec4 v0000026ad95ab0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026ad95ab180_0, 0, 32;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026ad95ab180_0, 0, 32;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000026ad95ab180_0, 0, 32;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000026ad95ab180_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026ad95abcc0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000026ad95ab180_0, 0, 32;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000026ad95ae310;
T_11 ;
    %wait E_0000026ad9537570;
    %load/vec4 v0000026ad95af420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000026ad95af1a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0000026ad95b0be0_0;
    %load/vec4 v0000026ad95af060_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad95aff60, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026ad946ded0;
T_12 ;
    %wait E_0000026ad9537370;
    %load/vec4 v0000026ad9549460_0;
    %pad/s 65;
    %load/vec4 v0000026ad9549820_0;
    %pad/s 65;
    %mul;
    %store/vec4 v0000026ad95a7970_0, 0, 65;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000026ad946e060;
T_13 ;
    %wait E_0000026ad9537370;
    %load/vec4 v0000026ad95a5d50_0;
    %pad/s 65;
    %load/vec4 v0000026ad95a6930_0;
    %pad/s 65;
    %mul;
    %store/vec4 v0000026ad95a61b0_0, 0, 65;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000026ad9466c20;
T_14 ;
    %wait E_0000026ad9537370;
    %load/vec4 v0000026ad95a66b0_0;
    %pad/u 64;
    %load/vec4 v0000026ad95a5fd0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0000026ad95a78d0_0, 0, 64;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000026ad9466a90;
T_15 ;
    %wait E_0000026ad9537370;
    %load/vec4 v0000026ad95a7790_0;
    %pad/u 64;
    %load/vec4 v0000026ad95a67f0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0000026ad95a7830_0, 0, 64;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000026ad948bdc0;
T_16 ;
    %wait E_0000026ad9537bf0;
    %load/vec4 v0000026ad95a75b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.0 ;
    %load/vec4 v0000026ad95a8e80_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.1 ;
    %load/vec4 v0000026ad95a8480_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.2 ;
    %load/vec4 v0000026ad95a9600_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.3 ;
    %load/vec4 v0000026ad95a94c0_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.4 ;
    %load/vec4 v0000026ad95a8840_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.5 ;
    %load/vec4 v0000026ad95a96a0_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.6 ;
    %load/vec4 v0000026ad95a85c0_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.7 ;
    %load/vec4 v0000026ad95a9ce0_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.8 ;
    %load/vec4 v0000026ad95a9100_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.9 ;
    %load/vec4 v0000026ad95a97e0_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.10 ;
    %load/vec4 v0000026ad95a8de0_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.11 ;
    %load/vec4 v0000026ad95a99c0_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.12 ;
    %load/vec4 v0000026ad95a9ec0_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.13 ;
    %load/vec4 v0000026ad95a92e0_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.14 ;
    %load/vec4 v0000026ad95a8980_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.15 ;
    %load/vec4 v0000026ad95a8fc0_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.16 ;
    %load/vec4 v0000026ad95a8f20_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.17 ;
    %load/vec4 v0000026ad95a9a60_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.18 ;
    %load/vec4 v0000026ad95a8c00_0;
    %store/vec4 v0000026ad95a9e20_0, 0, 32;
    %jmp T_16.20;
T_16.20 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000026ad95aa4e0;
T_17 ;
    %wait E_0000026ad9537070;
    %load/vec4 v0000026ad95a9740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ad95a82a0_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000026ad95a8ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000026ad95a8520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95a82a0_0, 0, 1;
    %jmp T_17.11;
T_17.4 ;
    %load/vec4 v0000026ad95a8660_0;
    %load/vec4 v0000026ad95a83e0_0;
    %cmp/e;
    %jmp/0xz  T_17.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ad95a82a0_0, 0, 1;
T_17.12 ;
    %jmp T_17.11;
T_17.5 ;
    %load/vec4 v0000026ad95a8660_0;
    %load/vec4 v0000026ad95a83e0_0;
    %cmp/ne;
    %jmp/0xz  T_17.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ad95a82a0_0, 0, 1;
T_17.14 ;
    %jmp T_17.11;
T_17.6 ;
    %load/vec4 v0000026ad95a8660_0;
    %load/vec4 v0000026ad95a83e0_0;
    %cmp/s;
    %jmp/0xz  T_17.16, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ad95a82a0_0, 0, 1;
T_17.16 ;
    %jmp T_17.11;
T_17.7 ;
    %load/vec4 v0000026ad95a83e0_0;
    %load/vec4 v0000026ad95a8660_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_17.18, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ad95a82a0_0, 0, 1;
T_17.18 ;
    %jmp T_17.11;
T_17.8 ;
    %load/vec4 v0000026ad95a8660_0;
    %load/vec4 v0000026ad95a83e0_0;
    %cmp/u;
    %jmp/0xz  T_17.20, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ad95a82a0_0, 0, 1;
T_17.20 ;
    %jmp T_17.11;
T_17.9 ;
    %load/vec4 v0000026ad95a83e0_0;
    %load/vec4 v0000026ad95a8660_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_17.22, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ad95a82a0_0, 0, 1;
T_17.22 ;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95a82a0_0, 0, 1;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000026ad95adff0;
T_18 ;
    %wait E_0000026ad9537cb0;
    %load/vec4 v0000026ad95b9280_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.2, 8;
    %load/vec4 v0000026ad95b9dc0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.2;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %pad/s 1;
    %store/vec4 v0000026ad95ba0e0_0, 0, 1;
    %load/vec4 v0000026ad95b9280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.5, 9;
    %load/vec4 v0000026ad95b9dc0_0;
    %nor/r;
    %and;
T_18.5;
    %flag_set/vec4 8;
    %jmp/0 T_18.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.4, 8;
T_18.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.4, 8;
 ; End of false expr.
    %blend;
T_18.4;
    %pad/s 1;
    %store/vec4 v0000026ad95baea0_0, 0, 1;
    %load/vec4 v0000026ad95b9280_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.8, 9;
    %load/vec4 v0000026ad95b9dc0_0;
    %and;
T_18.8;
    %flag_set/vec4 8;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %pad/s 1;
    %store/vec4 v0000026ad95ba5e0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000026ad95adff0;
T_19 ;
    %wait E_0000026ad9537570;
    %load/vec4 v0000026ad95baea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %ix/getv 4, v0000026ad95b9780_0;
    %load/vec4a v0000026ad95baf40, 4;
    %store/vec4 v0000026ad95ba400_0, 0, 32;
    %pushi/vec4 10000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000026ad95ba400_0;
    %store/vec4 v0000026ad95b9640_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95ba0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95baea0_0, 0, 1;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000026ad95adff0;
T_20 ;
    %wait E_0000026ad9537570;
    %load/vec4 v0000026ad95ba5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000026ad95b9140_0;
    %store/vec4 v0000026ad95baae0_0, 0, 32;
    %pushi/vec4 10000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000026ad95baae0_0;
    %ix/getv 4, v0000026ad95b9780_0;
    %store/vec4a v0000026ad95baf40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95ba0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95ba5e0_0, 0, 1;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000026ad95adff0;
T_21 ;
    %wait E_0000026ad9537c70;
    %load/vec4 v0000026ad95b93c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ad95baa40_0, 0, 32;
T_21.2 ;
    %load/vec4 v0000026ad95baa40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000026ad95baa40_0;
    %store/vec4a v0000026ad95baf40, 4, 0;
    %load/vec4 v0000026ad95baa40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ad95baa40_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95ba0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95baea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95ba5e0_0, 0, 1;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000026ad95adff0;
T_22 ;
    %vpi_call 18 80 "$dumpvars", 32'sb00000000000000000000000000000001, v0000026ad95b9f00_0, v0000026ad95b93c0_0, v0000026ad95b9280_0, v0000026ad95b9dc0_0, v0000026ad95b9780_0, v0000026ad95b9140_0, v0000026ad95b9640_0, v0000026ad95ba0e0_0 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0000026ad955b7b0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95bd200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ad95be4c0_0, 0, 1;
    %delay 9000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad95be4c0_0, 0, 1;
    %delay 15000000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0000026ad955b7b0;
T_24 ;
    %vpi_call 2 27 "$dumpfile", "cputb_dump.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026ad955b7b0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ad95bed80_0, 0, 32;
T_24.0 ;
    %load/vec4 v0000026ad95bed80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.1, 5;
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000026ad95aff60, v0000026ad95bed80_0 > {0 0 0};
    %load/vec4 v0000026ad95bed80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ad95bed80_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .thread T_24;
    .scope S_0000026ad955b7b0;
T_25 ;
    %delay 8000, 0;
    %load/vec4 v0000026ad95bd200_0;
    %inv;
    %store/vec4 v0000026ad95bd200_0, 0, 1;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "./CPU.v";
    "./Stages of the pipeline/instruction execution stage/instruction_execution.v";
    "./../ALU/ALU.v";
    "./../branch control/branch_control.v";
    "./pipeline registers/MA register/EX_MA.v";
    "./Stages of the pipeline/instruction decode stage/instruction_decode.v";
    "./../Control Unit/control_unit.v";
    "./../extend Immediate/immidiate.v";
    "./../Register/register.v";
    "./pipeline registers/EX registers/Execution.v";
    "./Stages of the pipeline/instruction fetch stage/instruction_fetch.v";
    "./../instruction memory/instruction_memory.v";
    "./../PC/PC.v";
    "./pipeline registers/IF registers/instructionfetch.v";
    "./Stages of the pipeline/Memory Access stage/memory_access.v";
    "./../Data Memory/Data_Memory.v";
    "./pipeline registers/WB register/MA_WB.v";
