<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cyclades.h source code [include/linux/cyclades.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="BOARD_CTRL,BUF_CTRL,CH_CTRL,CUSTOM_REG,CYZ_BOOT_CTRL,FIRM_ID,INT_QUEUE,RUNTIME_9060,ZFW_CTRL,cyclades_idle_stats,cyclades_monitor "/>
<link rel="stylesheet" href="../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'include/linux/cyclades.h'; var root_path = '../..'; var data_path = '../.././data'; var ecma_script_api_version = 2;</script>
<script src='../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='..'>include</a>/<a href='./'>linux</a>/<a href='cyclades.h.html'>cyclades.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */</i></td></tr>
<tr><th id="2">2</th><td><i>/* $Revision: 3.0 $$Date: 1998/11/02 14:20:59 $</i></td></tr>
<tr><th id="3">3</th><td><i> * linux/include/linux/cyclades.h</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * This file was initially written by</i></td></tr>
<tr><th id="6">6</th><td><i> * Randolph Bentson &lt;bentson@grieg.seaslug.org&gt; and is maintained by</i></td></tr>
<tr><th id="7">7</th><td><i> * Ivan Passos &lt;ivan@cyclades.com&gt;.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * This file contains the general definitions for the cyclades.c driver</i></td></tr>
<tr><th id="10">10</th><td><i> *$Log: cyclades.h,v $</i></td></tr>
<tr><th id="11">11</th><td><i> *Revision 3.1  2002/01/29 11:36:16  henrique</i></td></tr>
<tr><th id="12">12</th><td><i> *added throttle field on struct cyclades_port to indicate whether the</i></td></tr>
<tr><th id="13">13</th><td><i> *port is throttled or not</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> *Revision 3.1  2000/04/19 18:52:52  ivan</i></td></tr>
<tr><th id="16">16</th><td><i> *converted address fields to unsigned long and added fields for physical</i></td></tr>
<tr><th id="17">17</th><td><i> *addresses on cyclades_card structure;</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> *Revision 3.0  1998/11/02 14:20:59  ivan</i></td></tr>
<tr><th id="20">20</th><td><i> *added nports field on cyclades_card structure;</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> *Revision 2.5  1998/08/03 16:57:01  ivan</i></td></tr>
<tr><th id="23">23</th><td><i> *added cyclades_idle_stats structure;</i></td></tr>
<tr><th id="24">24</th><td><i> * </i></td></tr>
<tr><th id="25">25</th><td><i> *Revision 2.4  1998/06/01 12:09:53  ivan</i></td></tr>
<tr><th id="26">26</th><td><i> *removed closing_wait2 from cyclades_port structure;</i></td></tr>
<tr><th id="27">27</th><td><i> *</i></td></tr>
<tr><th id="28">28</th><td><i> *Revision 2.3  1998/03/16 18:01:12  ivan</i></td></tr>
<tr><th id="29">29</th><td><i> *changes in the cyclades_port structure to get it closer to the </i></td></tr>
<tr><th id="30">30</th><td><i> *standard serial port structure;</i></td></tr>
<tr><th id="31">31</th><td><i> *added constants for new ioctls;</i></td></tr>
<tr><th id="32">32</th><td><i> *</i></td></tr>
<tr><th id="33">33</th><td><i> *Revision 2.2  1998/02/17 16:50:00  ivan</i></td></tr>
<tr><th id="34">34</th><td><i> *changes in the cyclades_port structure (addition of shutdown_wait and </i></td></tr>
<tr><th id="35">35</th><td><i> *chip_rev variables);</i></td></tr>
<tr><th id="36">36</th><td><i> *added constants for new ioctls and for CD1400 rev. numbers.</i></td></tr>
<tr><th id="37">37</th><td><i> *</i></td></tr>
<tr><th id="38">38</th><td><i> *Revision 2.1	1997/10/24 16:03:00  ivan</i></td></tr>
<tr><th id="39">39</th><td><i> *added rflow (which allows enabling the CD1400 special flow control </i></td></tr>
<tr><th id="40">40</th><td><i> *feature) and rtsdtr_inv (which allows DTR/RTS pin inversion) to </i></td></tr>
<tr><th id="41">41</th><td><i> *cyclades_port structure;</i></td></tr>
<tr><th id="42">42</th><td><i> *added Alpha support</i></td></tr>
<tr><th id="43">43</th><td><i> *</i></td></tr>
<tr><th id="44">44</th><td><i> *Revision 2.0  1997/06/30 10:30:00  ivan</i></td></tr>
<tr><th id="45">45</th><td><i> *added some new doorbell command constants related to IOCTLW and</i></td></tr>
<tr><th id="46">46</th><td><i> *UART error signaling</i></td></tr>
<tr><th id="47">47</th><td><i> *</i></td></tr>
<tr><th id="48">48</th><td><i> *Revision 1.8  1997/06/03 15:30:00  ivan</i></td></tr>
<tr><th id="49">49</th><td><i> *added constant ZFIRM_HLT</i></td></tr>
<tr><th id="50">50</th><td><i> *added constant CyPCI_Ze_win ( = 2 * Cy_PCI_Zwin)</i></td></tr>
<tr><th id="51">51</th><td><i> *</i></td></tr>
<tr><th id="52">52</th><td><i> *Revision 1.7  1997/03/26 10:30:00  daniel</i></td></tr>
<tr><th id="53">53</th><td><i> *new entries at the end of cyclades_port struct to reallocate</i></td></tr>
<tr><th id="54">54</th><td><i> *variables illegally allocated within card memory.</i></td></tr>
<tr><th id="55">55</th><td><i> *</i></td></tr>
<tr><th id="56">56</th><td><i> *Revision 1.6  1996/09/09 18:35:30  bentson</i></td></tr>
<tr><th id="57">57</th><td><i> *fold in changes for Cyclom-Z -- including structures for</i></td></tr>
<tr><th id="58">58</th><td><i> *communicating with board as well modest changes to original</i></td></tr>
<tr><th id="59">59</th><td><i> *structures to support new features.</i></td></tr>
<tr><th id="60">60</th><td><i> *</i></td></tr>
<tr><th id="61">61</th><td><i> *Revision 1.5  1995/11/13 21:13:31  bentson</i></td></tr>
<tr><th id="62">62</th><td><i> *changes suggested by Michael Chastain &lt;mec@duracef.shout.net&gt;</i></td></tr>
<tr><th id="63">63</th><td><i> *to support use of this file in non-kernel applications</i></td></tr>
<tr><th id="64">64</th><td><i> *</i></td></tr>
<tr><th id="65">65</th><td><i> *</i></td></tr>
<tr><th id="66">66</th><td><i> */</i></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#<span data-ppcond="68">ifndef</span> <span class="macro" data-ref="_M/_LINUX_CYCLADES_H">_LINUX_CYCLADES_H</span></u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/_LINUX_CYCLADES_H" data-ref="_M/_LINUX_CYCLADES_H">_LINUX_CYCLADES_H</dfn></u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><b>struct</b> <dfn class="type def" id="cyclades_monitor" title='cyclades_monitor' data-ref="cyclades_monitor" data-ref-filename="cyclades_monitor">cyclades_monitor</dfn> {</td></tr>
<tr><th id="74">74</th><td>        <em>unsigned</em> <em>long</em>           <dfn class="decl field" id="cyclades_monitor::int_count" title='cyclades_monitor::int_count' data-ref="cyclades_monitor::int_count" data-ref-filename="cyclades_monitor..int_count">int_count</dfn>;</td></tr>
<tr><th id="75">75</th><td>        <em>unsigned</em> <em>long</em>           <dfn class="decl field" id="cyclades_monitor::char_count" title='cyclades_monitor::char_count' data-ref="cyclades_monitor::char_count" data-ref-filename="cyclades_monitor..char_count">char_count</dfn>;</td></tr>
<tr><th id="76">76</th><td>        <em>unsigned</em> <em>long</em>           <dfn class="decl field" id="cyclades_monitor::char_max" title='cyclades_monitor::char_max' data-ref="cyclades_monitor::char_max" data-ref-filename="cyclades_monitor..char_max">char_max</dfn>;</td></tr>
<tr><th id="77">77</th><td>        <em>unsigned</em> <em>long</em>           <dfn class="decl field" id="cyclades_monitor::char_last" title='cyclades_monitor::char_last' data-ref="cyclades_monitor::char_last" data-ref-filename="cyclades_monitor..char_last">char_last</dfn>;</td></tr>
<tr><th id="78">78</th><td>};</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/*</i></td></tr>
<tr><th id="81">81</th><td><i> * These stats all reflect activity since the device was last initialized.</i></td></tr>
<tr><th id="82">82</th><td><i> * (i.e., since the port was opened with no other processes already having it</i></td></tr>
<tr><th id="83">83</th><td><i> * open)</i></td></tr>
<tr><th id="84">84</th><td><i> */</i></td></tr>
<tr><th id="85">85</th><td><b>struct</b> <dfn class="type def" id="cyclades_idle_stats" title='cyclades_idle_stats' data-ref="cyclades_idle_stats" data-ref-filename="cyclades_idle_stats">cyclades_idle_stats</dfn> {</td></tr>
<tr><th id="86">86</th><td>    <a class="typedef" href="../asm-generic/posix_types.h.html#__kernel_time_t" title='__kernel_time_t' data-type='__kernel_long_t' data-ref="__kernel_time_t" data-ref-filename="__kernel_time_t">__kernel_time_t</a> <dfn class="decl field" id="cyclades_idle_stats::in_use" title='cyclades_idle_stats::in_use' data-ref="cyclades_idle_stats::in_use" data-ref-filename="cyclades_idle_stats..in_use">in_use</dfn>;	<i>/* Time device has been in use (secs) */</i></td></tr>
<tr><th id="87">87</th><td>    <a class="typedef" href="../asm-generic/posix_types.h.html#__kernel_time_t" title='__kernel_time_t' data-type='__kernel_long_t' data-ref="__kernel_time_t" data-ref-filename="__kernel_time_t">__kernel_time_t</a> <dfn class="decl field" id="cyclades_idle_stats::recv_idle" title='cyclades_idle_stats::recv_idle' data-ref="cyclades_idle_stats::recv_idle" data-ref-filename="cyclades_idle_stats..recv_idle">recv_idle</dfn>;	<i>/* Time since last char received (secs) */</i></td></tr>
<tr><th id="88">88</th><td>    <a class="typedef" href="../asm-generic/posix_types.h.html#__kernel_time_t" title='__kernel_time_t' data-type='__kernel_long_t' data-ref="__kernel_time_t" data-ref-filename="__kernel_time_t">__kernel_time_t</a> <dfn class="decl field" id="cyclades_idle_stats::xmit_idle" title='cyclades_idle_stats::xmit_idle' data-ref="cyclades_idle_stats::xmit_idle" data-ref-filename="cyclades_idle_stats..xmit_idle">xmit_idle</dfn>;	<i>/* Time since last char transmitted (secs) */</i></td></tr>
<tr><th id="89">89</th><td>    <em>unsigned</em> <em>long</em>  <dfn class="decl field" id="cyclades_idle_stats::recv_bytes" title='cyclades_idle_stats::recv_bytes' data-ref="cyclades_idle_stats::recv_bytes" data-ref-filename="cyclades_idle_stats..recv_bytes">recv_bytes</dfn>;	<i>/* Bytes received */</i></td></tr>
<tr><th id="90">90</th><td>    <em>unsigned</em> <em>long</em>  <dfn class="decl field" id="cyclades_idle_stats::xmit_bytes" title='cyclades_idle_stats::xmit_bytes' data-ref="cyclades_idle_stats::xmit_bytes" data-ref-filename="cyclades_idle_stats..xmit_bytes">xmit_bytes</dfn>;	<i>/* Bytes transmitted */</i></td></tr>
<tr><th id="91">91</th><td>    <em>unsigned</em> <em>long</em>  <dfn class="decl field" id="cyclades_idle_stats::overruns" title='cyclades_idle_stats::overruns' data-ref="cyclades_idle_stats::overruns" data-ref-filename="cyclades_idle_stats..overruns">overruns</dfn>;	<i>/* Input overruns */</i></td></tr>
<tr><th id="92">92</th><td>    <em>unsigned</em> <em>long</em>  <dfn class="decl field" id="cyclades_idle_stats::frame_errs" title='cyclades_idle_stats::frame_errs' data-ref="cyclades_idle_stats::frame_errs" data-ref-filename="cyclades_idle_stats..frame_errs">frame_errs</dfn>;	<i>/* Input framing errors */</i></td></tr>
<tr><th id="93">93</th><td>    <em>unsigned</em> <em>long</em>  <dfn class="decl field" id="cyclades_idle_stats::parity_errs" title='cyclades_idle_stats::parity_errs' data-ref="cyclades_idle_stats::parity_errs" data-ref-filename="cyclades_idle_stats..parity_errs">parity_errs</dfn>;	<i>/* Input parity errors */</i></td></tr>
<tr><th id="94">94</th><td>};</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/CYCLADES_MAGIC" data-ref="_M/CYCLADES_MAGIC">CYCLADES_MAGIC</dfn>  0x4359</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/CYGETMON" data-ref="_M/CYGETMON">CYGETMON</dfn>                0x435901</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/CYGETTHRESH" data-ref="_M/CYGETTHRESH">CYGETTHRESH</dfn>             0x435902</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/CYSETTHRESH" data-ref="_M/CYSETTHRESH">CYSETTHRESH</dfn>             0x435903</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/CYGETDEFTHRESH" data-ref="_M/CYGETDEFTHRESH">CYGETDEFTHRESH</dfn>          0x435904</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/CYSETDEFTHRESH" data-ref="_M/CYSETDEFTHRESH">CYSETDEFTHRESH</dfn>          0x435905</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/CYGETTIMEOUT" data-ref="_M/CYGETTIMEOUT">CYGETTIMEOUT</dfn>            0x435906</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/CYSETTIMEOUT" data-ref="_M/CYSETTIMEOUT">CYSETTIMEOUT</dfn>            0x435907</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/CYGETDEFTIMEOUT" data-ref="_M/CYGETDEFTIMEOUT">CYGETDEFTIMEOUT</dfn>         0x435908</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/CYSETDEFTIMEOUT" data-ref="_M/CYSETDEFTIMEOUT">CYSETDEFTIMEOUT</dfn>         0x435909</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/CYSETRFLOW" data-ref="_M/CYSETRFLOW">CYSETRFLOW</dfn>		0x43590a</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/CYGETRFLOW" data-ref="_M/CYGETRFLOW">CYGETRFLOW</dfn>		0x43590b</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CYSETRTSDTR_INV" data-ref="_M/CYSETRTSDTR_INV">CYSETRTSDTR_INV</dfn>		0x43590c</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/CYGETRTSDTR_INV" data-ref="_M/CYGETRTSDTR_INV">CYGETRTSDTR_INV</dfn>		0x43590d</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/CYZSETPOLLCYCLE" data-ref="_M/CYZSETPOLLCYCLE">CYZSETPOLLCYCLE</dfn>		0x43590e</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/CYZGETPOLLCYCLE" data-ref="_M/CYZGETPOLLCYCLE">CYZGETPOLLCYCLE</dfn>		0x43590f</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/CYGETCD1400VER" data-ref="_M/CYGETCD1400VER">CYGETCD1400VER</dfn>		0x435910</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/CYSETWAIT" data-ref="_M/CYSETWAIT">CYSETWAIT</dfn>		0x435912</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/CYGETWAIT" data-ref="_M/CYGETWAIT">CYGETWAIT</dfn>		0x435913</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><i>/*************** CYCLOM-Z ADDITIONS ***************/</i></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/CZIOC" data-ref="_M/CZIOC">CZIOC</dfn>           ('M' &lt;&lt; 8)</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/CZ_NBOARDS" data-ref="_M/CZ_NBOARDS">CZ_NBOARDS</dfn>      (CZIOC|0xfa)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/CZ_BOOT_START" data-ref="_M/CZ_BOOT_START">CZ_BOOT_START</dfn>   (CZIOC|0xfb)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/CZ_BOOT_DATA" data-ref="_M/CZ_BOOT_DATA">CZ_BOOT_DATA</dfn>    (CZIOC|0xfc)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/CZ_BOOT_END" data-ref="_M/CZ_BOOT_END">CZ_BOOT_END</dfn>     (CZIOC|0xfd)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/CZ_TEST" data-ref="_M/CZ_TEST">CZ_TEST</dfn>         (CZIOC|0xfe)</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/CZ_DEF_POLL" data-ref="_M/CZ_DEF_POLL">CZ_DEF_POLL</dfn>	(HZ/25)</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/MAX_BOARD" data-ref="_M/MAX_BOARD">MAX_BOARD</dfn>       4       /* Max number of boards */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/MAX_DEV" data-ref="_M/MAX_DEV">MAX_DEV</dfn>         256     /* Max number of ports total */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/CYZ_MAX_SPEED" data-ref="_M/CYZ_MAX_SPEED">CYZ_MAX_SPEED</dfn>	921600</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/CYZ_FIFO_SIZE" data-ref="_M/CYZ_FIFO_SIZE">CYZ_FIFO_SIZE</dfn>	16</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/CYZ_BOOT_NWORDS" data-ref="_M/CYZ_BOOT_NWORDS">CYZ_BOOT_NWORDS</dfn> 0x100</u></td></tr>
<tr><th id="135">135</th><td><b>struct</b> <dfn class="type def" id="CYZ_BOOT_CTRL" title='CYZ_BOOT_CTRL' data-ref="CYZ_BOOT_CTRL" data-ref-filename="CYZ_BOOT_CTRL">CYZ_BOOT_CTRL</dfn> {</td></tr>
<tr><th id="136">136</th><td>        <em>unsigned</em> <em>short</em>  <dfn class="decl field" id="CYZ_BOOT_CTRL::nboard" title='CYZ_BOOT_CTRL::nboard' data-ref="CYZ_BOOT_CTRL::nboard" data-ref-filename="CYZ_BOOT_CTRL..nboard">nboard</dfn>;</td></tr>
<tr><th id="137">137</th><td>        <em>int</em>             <dfn class="decl field" id="CYZ_BOOT_CTRL::status" title='CYZ_BOOT_CTRL::status' data-ref="CYZ_BOOT_CTRL::status" data-ref-filename="CYZ_BOOT_CTRL..status">status</dfn>[<a class="macro" href="#128" title="4" data-ref="_M/MAX_BOARD">MAX_BOARD</a>];</td></tr>
<tr><th id="138">138</th><td>        <em>int</em>             <dfn class="decl field" id="CYZ_BOOT_CTRL::nchannel" title='CYZ_BOOT_CTRL::nchannel' data-ref="CYZ_BOOT_CTRL::nchannel" data-ref-filename="CYZ_BOOT_CTRL..nchannel">nchannel</dfn>[<a class="macro" href="#128" title="4" data-ref="_M/MAX_BOARD">MAX_BOARD</a>];</td></tr>
<tr><th id="139">139</th><td>        <em>int</em>             <dfn class="decl field" id="CYZ_BOOT_CTRL::fw_rev" title='CYZ_BOOT_CTRL::fw_rev' data-ref="CYZ_BOOT_CTRL::fw_rev" data-ref-filename="CYZ_BOOT_CTRL..fw_rev">fw_rev</dfn>[<a class="macro" href="#128" title="4" data-ref="_M/MAX_BOARD">MAX_BOARD</a>];</td></tr>
<tr><th id="140">140</th><td>        <em>unsigned</em> <em>long</em>   <dfn class="decl field" id="CYZ_BOOT_CTRL::offset" title='CYZ_BOOT_CTRL::offset' data-ref="CYZ_BOOT_CTRL::offset" data-ref-filename="CYZ_BOOT_CTRL..offset">offset</dfn>;</td></tr>
<tr><th id="141">141</th><td>        <em>unsigned</em> <em>long</em>   <dfn class="decl field" id="CYZ_BOOT_CTRL::data" title='CYZ_BOOT_CTRL::data' data-ref="CYZ_BOOT_CTRL::data" data-ref-filename="CYZ_BOOT_CTRL..data">data</dfn>[<a class="macro" href="#134" title="0x100" data-ref="_M/CYZ_BOOT_NWORDS">CYZ_BOOT_NWORDS</a>];</td></tr>
<tr><th id="142">142</th><td>};</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#<span data-ppcond="145">ifndef</span> <span class="macro" data-ref="_M/DP_WINDOW_SIZE">DP_WINDOW_SIZE</span></u></td></tr>
<tr><th id="146">146</th><td><i>/*</i></td></tr>
<tr><th id="147">147</th><td><i> *	Memory Window Sizes</i></td></tr>
<tr><th id="148">148</th><td><i> */</i></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/DP_WINDOW_SIZE" data-ref="_M/DP_WINDOW_SIZE">DP_WINDOW_SIZE</dfn>		(0x00080000)	/* window size 512 Kb */</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/ZE_DP_WINDOW_SIZE" data-ref="_M/ZE_DP_WINDOW_SIZE">ZE_DP_WINDOW_SIZE</dfn>	(0x00100000)	/* window size 1 Mb (Ze and</u></td></tr>
<tr><th id="152">152</th><td><u>						  8Zo V.2 */</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/CTRL_WINDOW_SIZE" data-ref="_M/CTRL_WINDOW_SIZE">CTRL_WINDOW_SIZE</dfn>	(0x00000080)	/* runtime regs 128 bytes */</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i>/*</i></td></tr>
<tr><th id="156">156</th><td><i> *	CUSTOM_REG - Cyclom-Z/PCI Custom Registers Set. The driver</i></td></tr>
<tr><th id="157">157</th><td><i> *	normally will access only interested on the fpga_id, fpga_version,</i></td></tr>
<tr><th id="158">158</th><td><i> *	start_cpu and stop_cpu.</i></td></tr>
<tr><th id="159">159</th><td><i> */</i></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><b>struct</b>	<dfn class="type def" id="CUSTOM_REG" title='CUSTOM_REG' data-ref="CUSTOM_REG" data-ref-filename="CUSTOM_REG">CUSTOM_REG</dfn> {</td></tr>
<tr><th id="162">162</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::fpga_id" title='CUSTOM_REG::fpga_id' data-ref="CUSTOM_REG::fpga_id" data-ref-filename="CUSTOM_REG..fpga_id">fpga_id</dfn>;		<i>/* FPGA Identification Register */</i></td></tr>
<tr><th id="163">163</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::fpga_version" title='CUSTOM_REG::fpga_version' data-ref="CUSTOM_REG::fpga_version" data-ref-filename="CUSTOM_REG..fpga_version">fpga_version</dfn>;		<i>/* FPGA Version Number Register */</i></td></tr>
<tr><th id="164">164</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::cpu_start" title='CUSTOM_REG::cpu_start' data-ref="CUSTOM_REG::cpu_start" data-ref-filename="CUSTOM_REG..cpu_start">cpu_start</dfn>;		<i>/* CPU start Register (write) */</i></td></tr>
<tr><th id="165">165</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::cpu_stop" title='CUSTOM_REG::cpu_stop' data-ref="CUSTOM_REG::cpu_stop" data-ref-filename="CUSTOM_REG..cpu_stop">cpu_stop</dfn>;		<i>/* CPU stop Register (write) */</i></td></tr>
<tr><th id="166">166</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::misc_reg" title='CUSTOM_REG::misc_reg' data-ref="CUSTOM_REG::misc_reg" data-ref-filename="CUSTOM_REG..misc_reg">misc_reg</dfn>;		<i>/* Miscellaneous Register */</i></td></tr>
<tr><th id="167">167</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::idt_mode" title='CUSTOM_REG::idt_mode' data-ref="CUSTOM_REG::idt_mode" data-ref-filename="CUSTOM_REG..idt_mode">idt_mode</dfn>;		<i>/* IDT mode Register */</i></td></tr>
<tr><th id="168">168</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::uart_irq_status" title='CUSTOM_REG::uart_irq_status' data-ref="CUSTOM_REG::uart_irq_status" data-ref-filename="CUSTOM_REG..uart_irq_status">uart_irq_status</dfn>;	<i>/* UART IRQ status Register */</i></td></tr>
<tr><th id="169">169</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::clear_timer0_irq" title='CUSTOM_REG::clear_timer0_irq' data-ref="CUSTOM_REG::clear_timer0_irq" data-ref-filename="CUSTOM_REG..clear_timer0_irq">clear_timer0_irq</dfn>;	<i>/* Clear timer interrupt Register */</i></td></tr>
<tr><th id="170">170</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::clear_timer1_irq" title='CUSTOM_REG::clear_timer1_irq' data-ref="CUSTOM_REG::clear_timer1_irq" data-ref-filename="CUSTOM_REG..clear_timer1_irq">clear_timer1_irq</dfn>;	<i>/* Clear timer interrupt Register */</i></td></tr>
<tr><th id="171">171</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::clear_timer2_irq" title='CUSTOM_REG::clear_timer2_irq' data-ref="CUSTOM_REG::clear_timer2_irq" data-ref-filename="CUSTOM_REG..clear_timer2_irq">clear_timer2_irq</dfn>;	<i>/* Clear timer interrupt Register */</i></td></tr>
<tr><th id="172">172</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::test_register" title='CUSTOM_REG::test_register' data-ref="CUSTOM_REG::test_register" data-ref-filename="CUSTOM_REG..test_register">test_register</dfn>;		<i>/* Test Register */</i></td></tr>
<tr><th id="173">173</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::test_count" title='CUSTOM_REG::test_count' data-ref="CUSTOM_REG::test_count" data-ref-filename="CUSTOM_REG..test_count">test_count</dfn>;		<i>/* Test Count Register */</i></td></tr>
<tr><th id="174">174</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::timer_select" title='CUSTOM_REG::timer_select' data-ref="CUSTOM_REG::timer_select" data-ref-filename="CUSTOM_REG..timer_select">timer_select</dfn>;		<i>/* Timer select register */</i></td></tr>
<tr><th id="175">175</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::pr_uart_irq_status" title='CUSTOM_REG::pr_uart_irq_status' data-ref="CUSTOM_REG::pr_uart_irq_status" data-ref-filename="CUSTOM_REG..pr_uart_irq_status">pr_uart_irq_status</dfn>;	<i>/* Prioritized UART IRQ stat Reg */</i></td></tr>
<tr><th id="176">176</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::ram_wait_state" title='CUSTOM_REG::ram_wait_state' data-ref="CUSTOM_REG::ram_wait_state" data-ref-filename="CUSTOM_REG..ram_wait_state">ram_wait_state</dfn>;		<i>/* RAM wait-state Register */</i></td></tr>
<tr><th id="177">177</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::uart_wait_state" title='CUSTOM_REG::uart_wait_state' data-ref="CUSTOM_REG::uart_wait_state" data-ref-filename="CUSTOM_REG..uart_wait_state">uart_wait_state</dfn>;	<i>/* UART wait-state Register */</i></td></tr>
<tr><th id="178">178</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::timer_wait_state" title='CUSTOM_REG::timer_wait_state' data-ref="CUSTOM_REG::timer_wait_state" data-ref-filename="CUSTOM_REG..timer_wait_state">timer_wait_state</dfn>;	<i>/* timer wait-state Register */</i></td></tr>
<tr><th id="179">179</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CUSTOM_REG::ack_wait_state" title='CUSTOM_REG::ack_wait_state' data-ref="CUSTOM_REG::ack_wait_state" data-ref-filename="CUSTOM_REG..ack_wait_state">ack_wait_state</dfn>;		<i>/* ACK wait State Register */</i></td></tr>
<tr><th id="180">180</th><td>};</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><i>/*</i></td></tr>
<tr><th id="183">183</th><td><i> *	RUNTIME_9060 - PLX PCI9060ES local configuration and shared runtime</i></td></tr>
<tr><th id="184">184</th><td><i> *	registers. This structure can be used to access the 9060 registers</i></td></tr>
<tr><th id="185">185</th><td><i> *	(memory mapped).</i></td></tr>
<tr><th id="186">186</th><td><i> */</i></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><b>struct</b> <dfn class="type def" id="RUNTIME_9060" title='RUNTIME_9060' data-ref="RUNTIME_9060" data-ref-filename="RUNTIME_9060">RUNTIME_9060</dfn> {</td></tr>
<tr><th id="189">189</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::loc_addr_range" title='RUNTIME_9060::loc_addr_range' data-ref="RUNTIME_9060::loc_addr_range" data-ref-filename="RUNTIME_9060..loc_addr_range">loc_addr_range</dfn>;	<i>/* 00h - Local Address Range */</i></td></tr>
<tr><th id="190">190</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::loc_addr_base" title='RUNTIME_9060::loc_addr_base' data-ref="RUNTIME_9060::loc_addr_base" data-ref-filename="RUNTIME_9060..loc_addr_base">loc_addr_base</dfn>;	<i>/* 04h - Local Address Base */</i></td></tr>
<tr><th id="191">191</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::loc_arbitr" title='RUNTIME_9060::loc_arbitr' data-ref="RUNTIME_9060::loc_arbitr" data-ref-filename="RUNTIME_9060..loc_arbitr">loc_arbitr</dfn>;	<i>/* 08h - Local Arbitration */</i></td></tr>
<tr><th id="192">192</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::endian_descr" title='RUNTIME_9060::endian_descr' data-ref="RUNTIME_9060::endian_descr" data-ref-filename="RUNTIME_9060..endian_descr">endian_descr</dfn>;	<i>/* 0Ch - Big/Little Endian Descriptor */</i></td></tr>
<tr><th id="193">193</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::loc_rom_range" title='RUNTIME_9060::loc_rom_range' data-ref="RUNTIME_9060::loc_rom_range" data-ref-filename="RUNTIME_9060..loc_rom_range">loc_rom_range</dfn>;	<i>/* 10h - Local ROM Range */</i></td></tr>
<tr><th id="194">194</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::loc_rom_base" title='RUNTIME_9060::loc_rom_base' data-ref="RUNTIME_9060::loc_rom_base" data-ref-filename="RUNTIME_9060..loc_rom_base">loc_rom_base</dfn>;	<i>/* 14h - Local ROM Base */</i></td></tr>
<tr><th id="195">195</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::loc_bus_descr" title='RUNTIME_9060::loc_bus_descr' data-ref="RUNTIME_9060::loc_bus_descr" data-ref-filename="RUNTIME_9060..loc_bus_descr">loc_bus_descr</dfn>;	<i>/* 18h - Local Bus descriptor */</i></td></tr>
<tr><th id="196">196</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::loc_range_mst" title='RUNTIME_9060::loc_range_mst' data-ref="RUNTIME_9060::loc_range_mst" data-ref-filename="RUNTIME_9060..loc_range_mst">loc_range_mst</dfn>;	<i>/* 1Ch - Local Range for Master to PCI */</i></td></tr>
<tr><th id="197">197</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::loc_base_mst" title='RUNTIME_9060::loc_base_mst' data-ref="RUNTIME_9060::loc_base_mst" data-ref-filename="RUNTIME_9060..loc_base_mst">loc_base_mst</dfn>;	<i>/* 20h - Local Base for Master PCI */</i></td></tr>
<tr><th id="198">198</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::loc_range_io" title='RUNTIME_9060::loc_range_io' data-ref="RUNTIME_9060::loc_range_io" data-ref-filename="RUNTIME_9060..loc_range_io">loc_range_io</dfn>;	<i>/* 24h - Local Range for Master IO */</i></td></tr>
<tr><th id="199">199</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::pci_base_mst" title='RUNTIME_9060::pci_base_mst' data-ref="RUNTIME_9060::pci_base_mst" data-ref-filename="RUNTIME_9060..pci_base_mst">pci_base_mst</dfn>;	<i>/* 28h - PCI Base for Master PCI */</i></td></tr>
<tr><th id="200">200</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::pci_conf_io" title='RUNTIME_9060::pci_conf_io' data-ref="RUNTIME_9060::pci_conf_io" data-ref-filename="RUNTIME_9060..pci_conf_io">pci_conf_io</dfn>;	<i>/* 2Ch - PCI configuration for Master IO */</i></td></tr>
<tr><th id="201">201</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::filler1" title='RUNTIME_9060::filler1' data-ref="RUNTIME_9060::filler1" data-ref-filename="RUNTIME_9060..filler1">filler1</dfn>;	<i>/* 30h */</i></td></tr>
<tr><th id="202">202</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::filler2" title='RUNTIME_9060::filler2' data-ref="RUNTIME_9060::filler2" data-ref-filename="RUNTIME_9060..filler2">filler2</dfn>;	<i>/* 34h */</i></td></tr>
<tr><th id="203">203</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::filler3" title='RUNTIME_9060::filler3' data-ref="RUNTIME_9060::filler3" data-ref-filename="RUNTIME_9060..filler3">filler3</dfn>;	<i>/* 38h */</i></td></tr>
<tr><th id="204">204</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::filler4" title='RUNTIME_9060::filler4' data-ref="RUNTIME_9060::filler4" data-ref-filename="RUNTIME_9060..filler4">filler4</dfn>;	<i>/* 3Ch */</i></td></tr>
<tr><th id="205">205</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::mail_box_0" title='RUNTIME_9060::mail_box_0' data-ref="RUNTIME_9060::mail_box_0" data-ref-filename="RUNTIME_9060..mail_box_0">mail_box_0</dfn>;	<i>/* 40h - Mail Box 0 */</i></td></tr>
<tr><th id="206">206</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::mail_box_1" title='RUNTIME_9060::mail_box_1' data-ref="RUNTIME_9060::mail_box_1" data-ref-filename="RUNTIME_9060..mail_box_1">mail_box_1</dfn>;	<i>/* 44h - Mail Box 1 */</i></td></tr>
<tr><th id="207">207</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::mail_box_2" title='RUNTIME_9060::mail_box_2' data-ref="RUNTIME_9060::mail_box_2" data-ref-filename="RUNTIME_9060..mail_box_2">mail_box_2</dfn>;	<i>/* 48h - Mail Box 2 */</i></td></tr>
<tr><th id="208">208</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::mail_box_3" title='RUNTIME_9060::mail_box_3' data-ref="RUNTIME_9060::mail_box_3" data-ref-filename="RUNTIME_9060..mail_box_3">mail_box_3</dfn>;	<i>/* 4Ch - Mail Box 3 */</i></td></tr>
<tr><th id="209">209</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::filler5" title='RUNTIME_9060::filler5' data-ref="RUNTIME_9060::filler5" data-ref-filename="RUNTIME_9060..filler5">filler5</dfn>;	<i>/* 50h */</i></td></tr>
<tr><th id="210">210</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::filler6" title='RUNTIME_9060::filler6' data-ref="RUNTIME_9060::filler6" data-ref-filename="RUNTIME_9060..filler6">filler6</dfn>;	<i>/* 54h */</i></td></tr>
<tr><th id="211">211</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::filler7" title='RUNTIME_9060::filler7' data-ref="RUNTIME_9060::filler7" data-ref-filename="RUNTIME_9060..filler7">filler7</dfn>;	<i>/* 58h */</i></td></tr>
<tr><th id="212">212</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::filler8" title='RUNTIME_9060::filler8' data-ref="RUNTIME_9060::filler8" data-ref-filename="RUNTIME_9060..filler8">filler8</dfn>;	<i>/* 5Ch */</i></td></tr>
<tr><th id="213">213</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::pci_doorbell" title='RUNTIME_9060::pci_doorbell' data-ref="RUNTIME_9060::pci_doorbell" data-ref-filename="RUNTIME_9060..pci_doorbell">pci_doorbell</dfn>;	<i>/* 60h - PCI to Local Doorbell */</i></td></tr>
<tr><th id="214">214</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::loc_doorbell" title='RUNTIME_9060::loc_doorbell' data-ref="RUNTIME_9060::loc_doorbell" data-ref-filename="RUNTIME_9060..loc_doorbell">loc_doorbell</dfn>;	<i>/* 64h - Local to PCI Doorbell */</i></td></tr>
<tr><th id="215">215</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::intr_ctrl_stat" title='RUNTIME_9060::intr_ctrl_stat' data-ref="RUNTIME_9060::intr_ctrl_stat" data-ref-filename="RUNTIME_9060..intr_ctrl_stat">intr_ctrl_stat</dfn>;	<i>/* 68h - Interrupt Control/Status */</i></td></tr>
<tr><th id="216">216</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="RUNTIME_9060::init_ctrl" title='RUNTIME_9060::init_ctrl' data-ref="RUNTIME_9060::init_ctrl" data-ref-filename="RUNTIME_9060..init_ctrl">init_ctrl</dfn>;	<i>/* 6Ch - EEPROM control, Init Control, etc */</i></td></tr>
<tr><th id="217">217</th><td>};</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>/* Values for the Local Base Address re-map register */</i></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/WIN_RAM" data-ref="_M/WIN_RAM">WIN_RAM</dfn>		0x00000001L	/* set the sliding window to RAM */</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/WIN_CREG" data-ref="_M/WIN_CREG">WIN_CREG</dfn>	0x14000001L	/* set the window to custom Registers */</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><i>/* Values timer select registers */</i></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/TIMER_BY_1M" data-ref="_M/TIMER_BY_1M">TIMER_BY_1M</dfn>	0x00		/* clock divided by 1M */</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/TIMER_BY_256K" data-ref="_M/TIMER_BY_256K">TIMER_BY_256K</dfn>	0x01		/* clock divided by 256k */</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/TIMER_BY_128K" data-ref="_M/TIMER_BY_128K">TIMER_BY_128K</dfn>	0x02		/* clock divided by 128k */</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/TIMER_BY_32K" data-ref="_M/TIMER_BY_32K">TIMER_BY_32K</dfn>	0x03		/* clock divided by 32k */</u></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><i>/****************** ****************** *******************/</i></td></tr>
<tr><th id="232">232</th><td><u>#<span data-ppcond="145">endif</span></u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#<span data-ppcond="234">ifndef</span> <span class="macro" data-ref="_M/ZFIRM_ID">ZFIRM_ID</span></u></td></tr>
<tr><th id="235">235</th><td><i>/* #include "zfwint.h" */</i></td></tr>
<tr><th id="236">236</th><td><i>/****************** ****************** *******************/</i></td></tr>
<tr><th id="237">237</th><td><i>/*</i></td></tr>
<tr><th id="238">238</th><td><i> *	This file contains the definitions for interfacing with the</i></td></tr>
<tr><th id="239">239</th><td><i> *	Cyclom-Z ZFIRM Firmware.</i></td></tr>
<tr><th id="240">240</th><td><i> */</i></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><i>/* General Constant definitions */</i></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/MAX_CHAN" data-ref="_M/MAX_CHAN">MAX_CHAN</dfn>	64		/* max number of channels per board */</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><i>/* firmware id structure (set after boot) */</i></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/ID_ADDRESS" data-ref="_M/ID_ADDRESS">ID_ADDRESS</dfn>	0x00000180L	/* signature/pointer address */</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_ID" data-ref="_M/ZFIRM_ID">ZFIRM_ID</dfn>	0x5557465AL	/* ZFIRM/U signature */</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_HLT" data-ref="_M/ZFIRM_HLT">ZFIRM_HLT</dfn>	0x59505B5CL	/* ZFIRM needs external power supply */</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_RST" data-ref="_M/ZFIRM_RST">ZFIRM_RST</dfn>	0x56040674L	/* RST signal (due to FW reset) */</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/ZF_TINACT_DEF" data-ref="_M/ZF_TINACT_DEF">ZF_TINACT_DEF</dfn>	1000		/* default inactivity timeout </u></td></tr>
<tr><th id="254">254</th><td><u>					   (1000 ms) */</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/ZF_TINACT" data-ref="_M/ZF_TINACT">ZF_TINACT</dfn>	ZF_TINACT_DEF</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><b>struct</b>	<dfn class="type def" id="FIRM_ID" title='FIRM_ID' data-ref="FIRM_ID" data-ref-filename="FIRM_ID">FIRM_ID</dfn> {</td></tr>
<tr><th id="258">258</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="FIRM_ID::signature" title='FIRM_ID::signature' data-ref="FIRM_ID::signature" data-ref-filename="FIRM_ID..signature">signature</dfn>;		<i>/* ZFIRM/U signature */</i></td></tr>
<tr><th id="259">259</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="FIRM_ID::zfwctrl_addr" title='FIRM_ID::zfwctrl_addr' data-ref="FIRM_ID::zfwctrl_addr" data-ref-filename="FIRM_ID..zfwctrl_addr">zfwctrl_addr</dfn>;		<i>/* pointer to ZFW_CTRL structure */</i></td></tr>
<tr><th id="260">260</th><td>};</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><i>/* Op. System id */</i></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/C_OS_LINUX" data-ref="_M/C_OS_LINUX">C_OS_LINUX</dfn>	0x00000030	/* generic Linux system */</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/* channel op_mode */</i></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/C_CH_DISABLE" data-ref="_M/C_CH_DISABLE">C_CH_DISABLE</dfn>	0x00000000	/* channel is disabled */</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/C_CH_TXENABLE" data-ref="_M/C_CH_TXENABLE">C_CH_TXENABLE</dfn>	0x00000001	/* channel Tx enabled */</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/C_CH_RXENABLE" data-ref="_M/C_CH_RXENABLE">C_CH_RXENABLE</dfn>	0x00000002	/* channel Rx enabled */</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/C_CH_ENABLE" data-ref="_M/C_CH_ENABLE">C_CH_ENABLE</dfn>	0x00000003	/* channel Tx/Rx enabled */</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/C_CH_LOOPBACK" data-ref="_M/C_CH_LOOPBACK">C_CH_LOOPBACK</dfn>	0x00000004	/* Loopback mode */</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><i>/* comm_parity - parity */</i></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/C_PR_NONE" data-ref="_M/C_PR_NONE">C_PR_NONE</dfn>	0x00000000	/* None */</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/C_PR_ODD" data-ref="_M/C_PR_ODD">C_PR_ODD</dfn>	0x00000001	/* Odd */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/C_PR_EVEN" data-ref="_M/C_PR_EVEN">C_PR_EVEN</dfn>	0x00000002	/* Even */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/C_PR_MARK" data-ref="_M/C_PR_MARK">C_PR_MARK</dfn>	0x00000004	/* Mark */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/C_PR_SPACE" data-ref="_M/C_PR_SPACE">C_PR_SPACE</dfn>	0x00000008	/* Space */</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/C_PR_PARITY" data-ref="_M/C_PR_PARITY">C_PR_PARITY</dfn>	0x000000ff</u></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/C_PR_DISCARD" data-ref="_M/C_PR_DISCARD">C_PR_DISCARD</dfn>	0x00000100	/* discard char with frame/par error */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/C_PR_IGNORE" data-ref="_M/C_PR_IGNORE">C_PR_IGNORE</dfn>	0x00000200	/* ignore frame/par error */</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><i>/* comm_data_l - data length and stop bits */</i></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/C_DL_CS5" data-ref="_M/C_DL_CS5">C_DL_CS5</dfn>	0x00000001</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/C_DL_CS6" data-ref="_M/C_DL_CS6">C_DL_CS6</dfn>	0x00000002</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/C_DL_CS7" data-ref="_M/C_DL_CS7">C_DL_CS7</dfn>	0x00000004</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/C_DL_CS8" data-ref="_M/C_DL_CS8">C_DL_CS8</dfn>	0x00000008</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/C_DL_CS" data-ref="_M/C_DL_CS">C_DL_CS</dfn>		0x0000000f</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/C_DL_1STOP" data-ref="_M/C_DL_1STOP">C_DL_1STOP</dfn>	0x00000010</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/C_DL_15STOP" data-ref="_M/C_DL_15STOP">C_DL_15STOP</dfn>	0x00000020</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/C_DL_2STOP" data-ref="_M/C_DL_2STOP">C_DL_2STOP</dfn>	0x00000040</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/C_DL_STOP" data-ref="_M/C_DL_STOP">C_DL_STOP</dfn>	0x000000f0</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><i>/* interrupt enabling/status */</i></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/C_IN_DISABLE" data-ref="_M/C_IN_DISABLE">C_IN_DISABLE</dfn>	0x00000000	/* zero, disable interrupts */</u></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/C_IN_TXBEMPTY" data-ref="_M/C_IN_TXBEMPTY">C_IN_TXBEMPTY</dfn>	0x00000001	/* tx buffer empty */</u></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/C_IN_TXLOWWM" data-ref="_M/C_IN_TXLOWWM">C_IN_TXLOWWM</dfn>	0x00000002	/* tx buffer below LWM */</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/C_IN_RXHIWM" data-ref="_M/C_IN_RXHIWM">C_IN_RXHIWM</dfn>	0x00000010	/* rx buffer above HWM */</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/C_IN_RXNNDT" data-ref="_M/C_IN_RXNNDT">C_IN_RXNNDT</dfn>	0x00000020	/* rx no new data timeout */</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/C_IN_MDCD" data-ref="_M/C_IN_MDCD">C_IN_MDCD</dfn>	0x00000100	/* modem DCD change */</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/C_IN_MDSR" data-ref="_M/C_IN_MDSR">C_IN_MDSR</dfn>	0x00000200	/* modem DSR change */</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/C_IN_MRI" data-ref="_M/C_IN_MRI">C_IN_MRI</dfn>	0x00000400	/* modem RI change */</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/C_IN_MCTS" data-ref="_M/C_IN_MCTS">C_IN_MCTS</dfn>	0x00000800	/* modem CTS change */</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/C_IN_RXBRK" data-ref="_M/C_IN_RXBRK">C_IN_RXBRK</dfn>	0x00001000	/* Break received */</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/C_IN_PR_ERROR" data-ref="_M/C_IN_PR_ERROR">C_IN_PR_ERROR</dfn>	0x00002000	/* parity error */</u></td></tr>
<tr><th id="311">311</th><td><u>#define	<dfn class="macro" id="_M/C_IN_FR_ERROR" data-ref="_M/C_IN_FR_ERROR">C_IN_FR_ERROR</dfn>	0x00004000	/* frame error */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/C_IN_OVR_ERROR" data-ref="_M/C_IN_OVR_ERROR">C_IN_OVR_ERROR</dfn>  0x00008000      /* overrun error */</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/C_IN_RXOFL" data-ref="_M/C_IN_RXOFL">C_IN_RXOFL</dfn>	0x00010000      /* RX buffer overflow */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/C_IN_IOCTLW" data-ref="_M/C_IN_IOCTLW">C_IN_IOCTLW</dfn>	0x00020000      /* I/O control w/ wait */</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/C_IN_MRTS" data-ref="_M/C_IN_MRTS">C_IN_MRTS</dfn>	0x00040000	/* modem RTS drop */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/C_IN_ICHAR" data-ref="_M/C_IN_ICHAR">C_IN_ICHAR</dfn>	0x00080000</u></td></tr>
<tr><th id="317">317</th><td> </td></tr>
<tr><th id="318">318</th><td><i>/* flow control */</i></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/C_FL_OXX" data-ref="_M/C_FL_OXX">C_FL_OXX</dfn>	0x00000001	/* output Xon/Xoff flow control */</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/C_FL_IXX" data-ref="_M/C_FL_IXX">C_FL_IXX</dfn>	0x00000002	/* output Xon/Xoff flow control */</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/C_FL_OIXANY" data-ref="_M/C_FL_OIXANY">C_FL_OIXANY</dfn>	0x00000004	/* output Xon/Xoff (any xon) */</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/C_FL_SWFLOW" data-ref="_M/C_FL_SWFLOW">C_FL_SWFLOW</dfn>	0x0000000f</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><i>/* flow status */</i></td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/C_FS_TXIDLE" data-ref="_M/C_FS_TXIDLE">C_FS_TXIDLE</dfn>	0x00000000	/* no Tx data in the buffer or UART */</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/C_FS_SENDING" data-ref="_M/C_FS_SENDING">C_FS_SENDING</dfn>	0x00000001	/* UART is sending data */</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/C_FS_SWFLOW" data-ref="_M/C_FS_SWFLOW">C_FS_SWFLOW</dfn>	0x00000002	/* Tx is stopped by received Xoff */</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i>/* rs_control/rs_status RS-232 signals */</i></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/C_RS_PARAM" data-ref="_M/C_RS_PARAM">C_RS_PARAM</dfn>	0x80000000	/* Indicates presence of parameter in </u></td></tr>
<tr><th id="334">334</th><td><u>					   IOCTLM command */</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/C_RS_RTS" data-ref="_M/C_RS_RTS">C_RS_RTS</dfn>	0x00000001	/* RTS */</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/C_RS_DTR" data-ref="_M/C_RS_DTR">C_RS_DTR</dfn>	0x00000004	/* DTR */</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/C_RS_DCD" data-ref="_M/C_RS_DCD">C_RS_DCD</dfn>	0x00000100	/* CD */</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/C_RS_DSR" data-ref="_M/C_RS_DSR">C_RS_DSR</dfn>	0x00000200	/* DSR */</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/C_RS_RI" data-ref="_M/C_RS_RI">C_RS_RI</dfn>		0x00000400	/* RI */</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/C_RS_CTS" data-ref="_M/C_RS_CTS">C_RS_CTS</dfn>	0x00000800	/* CTS */</u></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><i>/* commands Host &lt;-&gt; Board */</i></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/C_CM_RESET" data-ref="_M/C_CM_RESET">C_CM_RESET</dfn>	0x01		/* reset/flush buffers */</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/C_CM_IOCTL" data-ref="_M/C_CM_IOCTL">C_CM_IOCTL</dfn>	0x02		/* re-read CH_CTRL */</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/C_CM_IOCTLW" data-ref="_M/C_CM_IOCTLW">C_CM_IOCTLW</dfn>	0x03		/* re-read CH_CTRL, intr when done */</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/C_CM_IOCTLM" data-ref="_M/C_CM_IOCTLM">C_CM_IOCTLM</dfn>	0x04		/* RS-232 outputs change */</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/C_CM_SENDXOFF" data-ref="_M/C_CM_SENDXOFF">C_CM_SENDXOFF</dfn>	0x10		/* send Xoff */</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/C_CM_SENDXON" data-ref="_M/C_CM_SENDXON">C_CM_SENDXON</dfn>	0x11		/* send Xon */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/C_CM_CLFLOW" data-ref="_M/C_CM_CLFLOW">C_CM_CLFLOW</dfn>	0x12		/* Clear flow control (resume) */</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/C_CM_SENDBRK" data-ref="_M/C_CM_SENDBRK">C_CM_SENDBRK</dfn>	0x41		/* send break */</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/C_CM_INTBACK" data-ref="_M/C_CM_INTBACK">C_CM_INTBACK</dfn>	0x42		/* Interrupt back */</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/C_CM_SET_BREAK" data-ref="_M/C_CM_SET_BREAK">C_CM_SET_BREAK</dfn>	0x43		/* Tx break on */</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/C_CM_CLR_BREAK" data-ref="_M/C_CM_CLR_BREAK">C_CM_CLR_BREAK</dfn>	0x44		/* Tx break off */</u></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/C_CM_CMD_DONE" data-ref="_M/C_CM_CMD_DONE">C_CM_CMD_DONE</dfn>	0x45		/* Previous command done */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/C_CM_INTBACK2" data-ref="_M/C_CM_INTBACK2">C_CM_INTBACK2</dfn>	0x46		/* Alternate Interrupt back */</u></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/C_CM_TINACT" data-ref="_M/C_CM_TINACT">C_CM_TINACT</dfn>	0x51		/* set inactivity detection */</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/C_CM_IRQ_ENBL" data-ref="_M/C_CM_IRQ_ENBL">C_CM_IRQ_ENBL</dfn>	0x52		/* enable generation of interrupts */</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/C_CM_IRQ_DSBL" data-ref="_M/C_CM_IRQ_DSBL">C_CM_IRQ_DSBL</dfn>	0x53		/* disable generation of interrupts */</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/C_CM_ACK_ENBL" data-ref="_M/C_CM_ACK_ENBL">C_CM_ACK_ENBL</dfn>	0x54		/* enable acknowledged interrupt mode */</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/C_CM_ACK_DSBL" data-ref="_M/C_CM_ACK_DSBL">C_CM_ACK_DSBL</dfn>	0x55		/* disable acknowledged intr mode */</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/C_CM_FLUSH_RX" data-ref="_M/C_CM_FLUSH_RX">C_CM_FLUSH_RX</dfn>	0x56		/* flushes Rx buffer */</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/C_CM_FLUSH_TX" data-ref="_M/C_CM_FLUSH_TX">C_CM_FLUSH_TX</dfn>	0x57		/* flushes Tx buffer */</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/C_CM_Q_ENABLE" data-ref="_M/C_CM_Q_ENABLE">C_CM_Q_ENABLE</dfn>	0x58		/* enables queue access from the </u></td></tr>
<tr><th id="365">365</th><td><u>					   driver */</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/C_CM_Q_DISABLE" data-ref="_M/C_CM_Q_DISABLE">C_CM_Q_DISABLE</dfn>  0x59            /* disables queue access from the </u></td></tr>
<tr><th id="367">367</th><td><u>					   driver */</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/C_CM_TXBEMPTY" data-ref="_M/C_CM_TXBEMPTY">C_CM_TXBEMPTY</dfn>	0x60		/* Tx buffer is empty */</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/C_CM_TXLOWWM" data-ref="_M/C_CM_TXLOWWM">C_CM_TXLOWWM</dfn>	0x61		/* Tx buffer low water mark */</u></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/C_CM_RXHIWM" data-ref="_M/C_CM_RXHIWM">C_CM_RXHIWM</dfn>	0x62		/* Rx buffer high water mark */</u></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/C_CM_RXNNDT" data-ref="_M/C_CM_RXNNDT">C_CM_RXNNDT</dfn>	0x63		/* rx no new data timeout */</u></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/C_CM_TXFEMPTY" data-ref="_M/C_CM_TXFEMPTY">C_CM_TXFEMPTY</dfn>	0x64</u></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/C_CM_ICHAR" data-ref="_M/C_CM_ICHAR">C_CM_ICHAR</dfn>	0x65</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/C_CM_MDCD" data-ref="_M/C_CM_MDCD">C_CM_MDCD</dfn>	0x70		/* modem DCD change */</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/C_CM_MDSR" data-ref="_M/C_CM_MDSR">C_CM_MDSR</dfn>	0x71		/* modem DSR change */</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/C_CM_MRI" data-ref="_M/C_CM_MRI">C_CM_MRI</dfn>	0x72		/* modem RI change */</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/C_CM_MCTS" data-ref="_M/C_CM_MCTS">C_CM_MCTS</dfn>	0x73		/* modem CTS change */</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/C_CM_MRTS" data-ref="_M/C_CM_MRTS">C_CM_MRTS</dfn>	0x74		/* modem RTS drop */</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/C_CM_RXBRK" data-ref="_M/C_CM_RXBRK">C_CM_RXBRK</dfn>	0x84		/* Break received */</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/C_CM_PR_ERROR" data-ref="_M/C_CM_PR_ERROR">C_CM_PR_ERROR</dfn>	0x85		/* Parity error */</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/C_CM_FR_ERROR" data-ref="_M/C_CM_FR_ERROR">C_CM_FR_ERROR</dfn>	0x86		/* Frame error */</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/C_CM_OVR_ERROR" data-ref="_M/C_CM_OVR_ERROR">C_CM_OVR_ERROR</dfn>  0x87            /* Overrun error */</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/C_CM_RXOFL" data-ref="_M/C_CM_RXOFL">C_CM_RXOFL</dfn>	0x88            /* RX buffer overflow */</u></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/C_CM_CMDERROR" data-ref="_M/C_CM_CMDERROR">C_CM_CMDERROR</dfn>	0x90		/* command error */</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/C_CM_FATAL" data-ref="_M/C_CM_FATAL">C_CM_FATAL</dfn>	0x91		/* fatal error */</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/C_CM_HW_RESET" data-ref="_M/C_CM_HW_RESET">C_CM_HW_RESET</dfn>	0x92		/* reset board */</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><i>/*</i></td></tr>
<tr><th id="390">390</th><td><i> *	CH_CTRL - This per port structure contains all parameters</i></td></tr>
<tr><th id="391">391</th><td><i> *	that control an specific port. It can be seen as the</i></td></tr>
<tr><th id="392">392</th><td><i> *	configuration registers of a "super-serial-controller".</i></td></tr>
<tr><th id="393">393</th><td><i> */</i></td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><b>struct</b> <dfn class="type def" id="CH_CTRL" title='CH_CTRL' data-ref="CH_CTRL" data-ref-filename="CH_CTRL">CH_CTRL</dfn> {</td></tr>
<tr><th id="396">396</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::op_mode" title='CH_CTRL::op_mode' data-ref="CH_CTRL::op_mode" data-ref-filename="CH_CTRL..op_mode">op_mode</dfn>;	<i>/* operation mode */</i></td></tr>
<tr><th id="397">397</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::intr_enable" title='CH_CTRL::intr_enable' data-ref="CH_CTRL::intr_enable" data-ref-filename="CH_CTRL..intr_enable">intr_enable</dfn>;	<i>/* interrupt masking */</i></td></tr>
<tr><th id="398">398</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::sw_flow" title='CH_CTRL::sw_flow' data-ref="CH_CTRL::sw_flow" data-ref-filename="CH_CTRL..sw_flow">sw_flow</dfn>;	<i>/* SW flow control */</i></td></tr>
<tr><th id="399">399</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::flow_status" title='CH_CTRL::flow_status' data-ref="CH_CTRL::flow_status" data-ref-filename="CH_CTRL..flow_status">flow_status</dfn>;	<i>/* output flow status */</i></td></tr>
<tr><th id="400">400</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::comm_baud" title='CH_CTRL::comm_baud' data-ref="CH_CTRL::comm_baud" data-ref-filename="CH_CTRL..comm_baud">comm_baud</dfn>;	<i>/* baud rate  - numerically specified */</i></td></tr>
<tr><th id="401">401</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::comm_parity" title='CH_CTRL::comm_parity' data-ref="CH_CTRL::comm_parity" data-ref-filename="CH_CTRL..comm_parity">comm_parity</dfn>;	<i>/* parity */</i></td></tr>
<tr><th id="402">402</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::comm_data_l" title='CH_CTRL::comm_data_l' data-ref="CH_CTRL::comm_data_l" data-ref-filename="CH_CTRL..comm_data_l">comm_data_l</dfn>;	<i>/* data length/stop */</i></td></tr>
<tr><th id="403">403</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::comm_flags" title='CH_CTRL::comm_flags' data-ref="CH_CTRL::comm_flags" data-ref-filename="CH_CTRL..comm_flags">comm_flags</dfn>;	<i>/* other flags */</i></td></tr>
<tr><th id="404">404</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::hw_flow" title='CH_CTRL::hw_flow' data-ref="CH_CTRL::hw_flow" data-ref-filename="CH_CTRL..hw_flow">hw_flow</dfn>;	<i>/* HW flow control */</i></td></tr>
<tr><th id="405">405</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::rs_control" title='CH_CTRL::rs_control' data-ref="CH_CTRL::rs_control" data-ref-filename="CH_CTRL..rs_control">rs_control</dfn>;	<i>/* RS-232 outputs */</i></td></tr>
<tr><th id="406">406</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::rs_status" title='CH_CTRL::rs_status' data-ref="CH_CTRL::rs_status" data-ref-filename="CH_CTRL..rs_status">rs_status</dfn>;	<i>/* RS-232 inputs */</i></td></tr>
<tr><th id="407">407</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::flow_xon" title='CH_CTRL::flow_xon' data-ref="CH_CTRL::flow_xon" data-ref-filename="CH_CTRL..flow_xon">flow_xon</dfn>;	<i>/* xon char */</i></td></tr>
<tr><th id="408">408</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::flow_xoff" title='CH_CTRL::flow_xoff' data-ref="CH_CTRL::flow_xoff" data-ref-filename="CH_CTRL..flow_xoff">flow_xoff</dfn>;	<i>/* xoff char */</i></td></tr>
<tr><th id="409">409</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::hw_overflow" title='CH_CTRL::hw_overflow' data-ref="CH_CTRL::hw_overflow" data-ref-filename="CH_CTRL..hw_overflow">hw_overflow</dfn>;	<i>/* hw overflow counter */</i></td></tr>
<tr><th id="410">410</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::sw_overflow" title='CH_CTRL::sw_overflow' data-ref="CH_CTRL::sw_overflow" data-ref-filename="CH_CTRL..sw_overflow">sw_overflow</dfn>;	<i>/* sw overflow counter */</i></td></tr>
<tr><th id="411">411</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="CH_CTRL::comm_error" title='CH_CTRL::comm_error' data-ref="CH_CTRL::comm_error" data-ref-filename="CH_CTRL..comm_error">comm_error</dfn>;	<i>/* frame/parity error counter */</i></td></tr>
<tr><th id="412">412</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a> <dfn class="decl field" id="CH_CTRL::ichar" title='CH_CTRL::ichar' data-ref="CH_CTRL::ichar" data-ref-filename="CH_CTRL..ichar">ichar</dfn>;</td></tr>
<tr><th id="413">413</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a> <dfn class="decl field" id="CH_CTRL::filler" title='CH_CTRL::filler' data-ref="CH_CTRL::filler" data-ref-filename="CH_CTRL..filler">filler</dfn>[<var>7</var>];</td></tr>
<tr><th id="414">414</th><td>};</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><i>/*</i></td></tr>
<tr><th id="418">418</th><td><i> *	BUF_CTRL - This per channel structure contains</i></td></tr>
<tr><th id="419">419</th><td><i> *	all Tx and Rx buffer control for a given channel.</i></td></tr>
<tr><th id="420">420</th><td><i> */</i></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><b>struct</b>	<dfn class="type def" id="BUF_CTRL" title='BUF_CTRL' data-ref="BUF_CTRL" data-ref-filename="BUF_CTRL">BUF_CTRL</dfn>	{</td></tr>
<tr><th id="423">423</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BUF_CTRL::flag_dma" title='BUF_CTRL::flag_dma' data-ref="BUF_CTRL::flag_dma" data-ref-filename="BUF_CTRL..flag_dma">flag_dma</dfn>;	<i>/* buffers are in Host memory */</i></td></tr>
<tr><th id="424">424</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BUF_CTRL::tx_bufaddr" title='BUF_CTRL::tx_bufaddr' data-ref="BUF_CTRL::tx_bufaddr" data-ref-filename="BUF_CTRL..tx_bufaddr">tx_bufaddr</dfn>;	<i>/* address of the tx buffer */</i></td></tr>
<tr><th id="425">425</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BUF_CTRL::tx_bufsize" title='BUF_CTRL::tx_bufsize' data-ref="BUF_CTRL::tx_bufsize" data-ref-filename="BUF_CTRL..tx_bufsize">tx_bufsize</dfn>;	<i>/* tx buffer size */</i></td></tr>
<tr><th id="426">426</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BUF_CTRL::tx_threshold" title='BUF_CTRL::tx_threshold' data-ref="BUF_CTRL::tx_threshold" data-ref-filename="BUF_CTRL..tx_threshold">tx_threshold</dfn>;	<i>/* tx low water mark */</i></td></tr>
<tr><th id="427">427</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BUF_CTRL::tx_get" title='BUF_CTRL::tx_get' data-ref="BUF_CTRL::tx_get" data-ref-filename="BUF_CTRL..tx_get">tx_get</dfn>;		<i>/* tail index tx buf */</i></td></tr>
<tr><th id="428">428</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BUF_CTRL::tx_put" title='BUF_CTRL::tx_put' data-ref="BUF_CTRL::tx_put" data-ref-filename="BUF_CTRL..tx_put">tx_put</dfn>;		<i>/* head index tx buf */</i></td></tr>
<tr><th id="429">429</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BUF_CTRL::rx_bufaddr" title='BUF_CTRL::rx_bufaddr' data-ref="BUF_CTRL::rx_bufaddr" data-ref-filename="BUF_CTRL..rx_bufaddr">rx_bufaddr</dfn>;	<i>/* address of the rx buffer */</i></td></tr>
<tr><th id="430">430</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BUF_CTRL::rx_bufsize" title='BUF_CTRL::rx_bufsize' data-ref="BUF_CTRL::rx_bufsize" data-ref-filename="BUF_CTRL..rx_bufsize">rx_bufsize</dfn>;	<i>/* rx buffer size */</i></td></tr>
<tr><th id="431">431</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BUF_CTRL::rx_threshold" title='BUF_CTRL::rx_threshold' data-ref="BUF_CTRL::rx_threshold" data-ref-filename="BUF_CTRL..rx_threshold">rx_threshold</dfn>;	<i>/* rx high water mark */</i></td></tr>
<tr><th id="432">432</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BUF_CTRL::rx_get" title='BUF_CTRL::rx_get' data-ref="BUF_CTRL::rx_get" data-ref-filename="BUF_CTRL..rx_get">rx_get</dfn>;		<i>/* tail index rx buf */</i></td></tr>
<tr><th id="433">433</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BUF_CTRL::rx_put" title='BUF_CTRL::rx_put' data-ref="BUF_CTRL::rx_put" data-ref-filename="BUF_CTRL..rx_put">rx_put</dfn>;		<i>/* head index rx buf */</i></td></tr>
<tr><th id="434">434</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BUF_CTRL::filler" title='BUF_CTRL::filler' data-ref="BUF_CTRL::filler" data-ref-filename="BUF_CTRL..filler">filler</dfn>[<var>5</var>];	<i>/* filler to align structures */</i></td></tr>
<tr><th id="435">435</th><td>};</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><i>/*</i></td></tr>
<tr><th id="438">438</th><td><i> *	BOARD_CTRL - This per board structure contains all global </i></td></tr>
<tr><th id="439">439</th><td><i> *	control fields related to the board.</i></td></tr>
<tr><th id="440">440</th><td><i> */</i></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><b>struct</b> <dfn class="type def" id="BOARD_CTRL" title='BOARD_CTRL' data-ref="BOARD_CTRL" data-ref-filename="BOARD_CTRL">BOARD_CTRL</dfn> {</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>	<i>/* static info provided by the on-board CPU */</i></td></tr>
<tr><th id="445">445</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BOARD_CTRL::n_channel" title='BOARD_CTRL::n_channel' data-ref="BOARD_CTRL::n_channel" data-ref-filename="BOARD_CTRL..n_channel">n_channel</dfn>;	<i>/* number of channels */</i></td></tr>
<tr><th id="446">446</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BOARD_CTRL::fw_version" title='BOARD_CTRL::fw_version' data-ref="BOARD_CTRL::fw_version" data-ref-filename="BOARD_CTRL..fw_version">fw_version</dfn>;	<i>/* firmware version */</i></td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>	<i>/* static info provided by the driver */</i></td></tr>
<tr><th id="449">449</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BOARD_CTRL::op_system" title='BOARD_CTRL::op_system' data-ref="BOARD_CTRL::op_system" data-ref-filename="BOARD_CTRL..op_system">op_system</dfn>;	<i>/* op_system id */</i></td></tr>
<tr><th id="450">450</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BOARD_CTRL::dr_version" title='BOARD_CTRL::dr_version' data-ref="BOARD_CTRL::dr_version" data-ref-filename="BOARD_CTRL..dr_version">dr_version</dfn>;	<i>/* driver version */</i></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>	<i>/* board control area */</i></td></tr>
<tr><th id="453">453</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BOARD_CTRL::inactivity" title='BOARD_CTRL::inactivity' data-ref="BOARD_CTRL::inactivity" data-ref-filename="BOARD_CTRL..inactivity">inactivity</dfn>;	<i>/* inactivity control */</i></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>	<i>/* host to FW commands */</i></td></tr>
<tr><th id="456">456</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BOARD_CTRL::hcmd_channel" title='BOARD_CTRL::hcmd_channel' data-ref="BOARD_CTRL::hcmd_channel" data-ref-filename="BOARD_CTRL..hcmd_channel">hcmd_channel</dfn>;	<i>/* channel number */</i></td></tr>
<tr><th id="457">457</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BOARD_CTRL::hcmd_param" title='BOARD_CTRL::hcmd_param' data-ref="BOARD_CTRL::hcmd_param" data-ref-filename="BOARD_CTRL..hcmd_param">hcmd_param</dfn>;	<i>/* pointer to parameters */</i></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>	<i>/* FW to Host commands */</i></td></tr>
<tr><th id="460">460</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BOARD_CTRL::fwcmd_channel" title='BOARD_CTRL::fwcmd_channel' data-ref="BOARD_CTRL::fwcmd_channel" data-ref-filename="BOARD_CTRL..fwcmd_channel">fwcmd_channel</dfn>;	<i>/* channel number */</i></td></tr>
<tr><th id="461">461</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BOARD_CTRL::fwcmd_param" title='BOARD_CTRL::fwcmd_param' data-ref="BOARD_CTRL::fwcmd_param" data-ref-filename="BOARD_CTRL..fwcmd_param">fwcmd_param</dfn>;	<i>/* pointer to parameters */</i></td></tr>
<tr><th id="462">462</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BOARD_CTRL::zf_int_queue_addr" title='BOARD_CTRL::zf_int_queue_addr' data-ref="BOARD_CTRL::zf_int_queue_addr" data-ref-filename="BOARD_CTRL..zf_int_queue_addr">zf_int_queue_addr</dfn>; <i>/* offset for INT_QUEUE structure */</i></td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>	<i>/* filler so the structures are aligned */</i></td></tr>
<tr><th id="465">465</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32" data-ref-filename="__u32">__u32</a>	<dfn class="decl field" id="BOARD_CTRL::filler" title='BOARD_CTRL::filler' data-ref="BOARD_CTRL::filler" data-ref-filename="BOARD_CTRL..filler">filler</dfn>[<var>6</var>];</td></tr>
<tr><th id="466">466</th><td>};</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><i>/* Host Interrupt Queue */</i></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/QUEUE_SIZE" data-ref="_M/QUEUE_SIZE">QUEUE_SIZE</dfn>	(10*MAX_CHAN)</u></td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><b>struct</b>	<dfn class="type def" id="INT_QUEUE" title='INT_QUEUE' data-ref="INT_QUEUE" data-ref-filename="INT_QUEUE">INT_QUEUE</dfn> {</td></tr>
<tr><th id="473">473</th><td>	<em>unsigned</em> <em>char</em>	<dfn class="decl field" id="INT_QUEUE::intr_code" title='INT_QUEUE::intr_code' data-ref="INT_QUEUE::intr_code" data-ref-filename="INT_QUEUE..intr_code">intr_code</dfn>[<a class="macro" href="#470" title="(10*64)" data-ref="_M/QUEUE_SIZE">QUEUE_SIZE</a>];</td></tr>
<tr><th id="474">474</th><td>	<em>unsigned</em> <em>long</em>	<dfn class="decl field" id="INT_QUEUE::channel" title='INT_QUEUE::channel' data-ref="INT_QUEUE::channel" data-ref-filename="INT_QUEUE..channel">channel</dfn>[<a class="macro" href="#470" title="(10*64)" data-ref="_M/QUEUE_SIZE">QUEUE_SIZE</a>];</td></tr>
<tr><th id="475">475</th><td>	<em>unsigned</em> <em>long</em>	<dfn class="decl field" id="INT_QUEUE::param" title='INT_QUEUE::param' data-ref="INT_QUEUE::param" data-ref-filename="INT_QUEUE..param">param</dfn>[<a class="macro" href="#470" title="(10*64)" data-ref="_M/QUEUE_SIZE">QUEUE_SIZE</a>];</td></tr>
<tr><th id="476">476</th><td>	<em>unsigned</em> <em>long</em>	<dfn class="decl field" id="INT_QUEUE::put" title='INT_QUEUE::put' data-ref="INT_QUEUE::put" data-ref-filename="INT_QUEUE..put">put</dfn>;</td></tr>
<tr><th id="477">477</th><td>	<em>unsigned</em> <em>long</em>	<dfn class="decl field" id="INT_QUEUE::get" title='INT_QUEUE::get' data-ref="INT_QUEUE::get" data-ref-filename="INT_QUEUE..get">get</dfn>;</td></tr>
<tr><th id="478">478</th><td>};</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><i>/*</i></td></tr>
<tr><th id="481">481</th><td><i> *	ZFW_CTRL - This is the data structure that includes all other</i></td></tr>
<tr><th id="482">482</th><td><i> *	data structures used by the Firmware.</i></td></tr>
<tr><th id="483">483</th><td><i> */</i></td></tr>
<tr><th id="484">484</th><td> </td></tr>
<tr><th id="485">485</th><td><b>struct</b> <dfn class="type def" id="ZFW_CTRL" title='ZFW_CTRL' data-ref="ZFW_CTRL" data-ref-filename="ZFW_CTRL">ZFW_CTRL</dfn> {</td></tr>
<tr><th id="486">486</th><td>	<b>struct</b> <a class="type" href="#BOARD_CTRL" title='BOARD_CTRL' data-ref="BOARD_CTRL" data-ref-filename="BOARD_CTRL">BOARD_CTRL</a>	<dfn class="decl field" id="ZFW_CTRL::board_ctrl" title='ZFW_CTRL::board_ctrl' data-ref="ZFW_CTRL::board_ctrl" data-ref-filename="ZFW_CTRL..board_ctrl">board_ctrl</dfn>;</td></tr>
<tr><th id="487">487</th><td>	<b>struct</b> <a class="type" href="#CH_CTRL" title='CH_CTRL' data-ref="CH_CTRL" data-ref-filename="CH_CTRL">CH_CTRL</a>		<dfn class="decl field" id="ZFW_CTRL::ch_ctrl" title='ZFW_CTRL::ch_ctrl' data-ref="ZFW_CTRL::ch_ctrl" data-ref-filename="ZFW_CTRL..ch_ctrl">ch_ctrl</dfn>[<a class="macro" href="#244" title="64" data-ref="_M/MAX_CHAN">MAX_CHAN</a>];</td></tr>
<tr><th id="488">488</th><td>	<b>struct</b> <a class="type" href="#BUF_CTRL" title='BUF_CTRL' data-ref="BUF_CTRL" data-ref-filename="BUF_CTRL">BUF_CTRL</a>		<dfn class="decl field" id="ZFW_CTRL::buf_ctrl" title='ZFW_CTRL::buf_ctrl' data-ref="ZFW_CTRL::buf_ctrl" data-ref-filename="ZFW_CTRL..buf_ctrl">buf_ctrl</dfn>[<a class="macro" href="#244" title="64" data-ref="_M/MAX_CHAN">MAX_CHAN</a>];</td></tr>
<tr><th id="489">489</th><td>};</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><i>/****************** ****************** *******************/</i></td></tr>
<tr><th id="492">492</th><td><u>#<span data-ppcond="234">endif</span></u></td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><u>#<span data-ppcond="68">endif</span> /* _LINUX_CYCLADES_H */</u></td></tr>
<tr><th id="495">495</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../llvm/compiler-rt/lib/sanitizer_common/sanitizer_platform_limits_posix.cpp.html'>llvm/compiler-rt/lib/sanitizer_common/sanitizer_platform_limits_posix.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project include