<profile>

<section name = "Vitis HLS Report for 'mem_streaming'" level="0">
<item name = "Date">Mon May 27 19:22:01 2024
</item>
<item name = "Version">2023.2.1 (Build 4070103 on Dec 13 2023)</item>
<item name = "Project">axi_port_fixed_point</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">87, 87, 0.870 us, 0.870 us, 88, 88, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113">mem_streaming_Pipeline_VITIS_LOOP_9_1, 8, 8, 80.000 ns, 80.000 ns, 8, 8, no</column>
<column name="grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125">mem_streaming_Pipeline_VITIS_LOOP_40_1, 52, 52, 0.520 us, 0.520 us, 52, 52, no</column>
<column name="grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134">mem_streaming_Pipeline_VITIS_LOOP_25_1, 8, 8, 80.000 ns, 80.000 ns, 8, 8, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">60, -, 2967, 3015, 0</column>
<column name="Memory">0, -, 160, 15, 0</column>
<column name="Multiplexer">-, -, -, 834, -</column>
<column name="Register">-, -, 141, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">3, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="in_r_m_axi_U">in_r_m_axi, 30, 0, 1199, 1166, 0</column>
<column name="grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134">mem_streaming_Pipeline_VITIS_LOOP_25_1, 0, 0, 168, 73, 0</column>
<column name="grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125">mem_streaming_Pipeline_VITIS_LOOP_40_1, 0, 0, 51, 241, 0</column>
<column name="grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113">mem_streaming_Pipeline_VITIS_LOOP_9_1, 0, 0, 174, 73, 0</column>
<column name="out_r_m_axi_U">out_r_m_axi, 30, 0, 1199, 1166, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_buf_U">data_buf_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
<column name="data_buf_1_U">data_buf_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
<column name="data_buf_2_U">data_buf_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
<column name="data_buf_3_U">data_buf_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
<column name="data_buf_4_U">data_buf_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">106, 21, 1, 21</column>
<column name="data_buf_1_address0">20, 4, 4, 16</column>
<column name="data_buf_1_address1">20, 4, 4, 16</column>
<column name="data_buf_1_ce0">20, 4, 1, 4</column>
<column name="data_buf_1_ce1">20, 4, 1, 4</column>
<column name="data_buf_1_d0">14, 3, 16, 48</column>
<column name="data_buf_1_we0">14, 3, 1, 3</column>
<column name="data_buf_1_we1">9, 2, 1, 2</column>
<column name="data_buf_2_address0">20, 4, 4, 16</column>
<column name="data_buf_2_address1">20, 4, 4, 16</column>
<column name="data_buf_2_ce0">20, 4, 1, 4</column>
<column name="data_buf_2_ce1">20, 4, 1, 4</column>
<column name="data_buf_2_d0">14, 3, 16, 48</column>
<column name="data_buf_2_we0">14, 3, 1, 3</column>
<column name="data_buf_2_we1">9, 2, 1, 2</column>
<column name="data_buf_3_address0">20, 4, 4, 16</column>
<column name="data_buf_3_address1">20, 4, 4, 16</column>
<column name="data_buf_3_ce0">20, 4, 1, 4</column>
<column name="data_buf_3_ce1">20, 4, 1, 4</column>
<column name="data_buf_3_d0">14, 3, 16, 48</column>
<column name="data_buf_3_we0">14, 3, 1, 3</column>
<column name="data_buf_3_we1">9, 2, 1, 2</column>
<column name="data_buf_4_address0">20, 4, 4, 16</column>
<column name="data_buf_4_address1">20, 4, 4, 16</column>
<column name="data_buf_4_ce0">20, 4, 1, 4</column>
<column name="data_buf_4_ce1">20, 4, 1, 4</column>
<column name="data_buf_4_d0">14, 3, 16, 48</column>
<column name="data_buf_4_we0">14, 3, 1, 3</column>
<column name="data_buf_4_we1">9, 2, 1, 2</column>
<column name="data_buf_address0">20, 4, 4, 16</column>
<column name="data_buf_address1">20, 4, 4, 16</column>
<column name="data_buf_ce0">20, 4, 1, 4</column>
<column name="data_buf_ce1">20, 4, 1, 4</column>
<column name="data_buf_d0">14, 3, 16, 48</column>
<column name="data_buf_we0">14, 3, 1, 3</column>
<column name="data_buf_we1">9, 2, 1, 2</column>
<column name="in_r_ARADDR">14, 3, 64, 192</column>
<column name="in_r_ARLEN">14, 3, 32, 96</column>
<column name="in_r_ARVALID">14, 3, 1, 3</column>
<column name="in_r_RREADY">9, 2, 1, 2</column>
<column name="in_r_blk_n_AR">9, 2, 1, 2</column>
<column name="out_r_AWADDR">14, 3, 64, 192</column>
<column name="out_r_AWLEN">14, 3, 32, 96</column>
<column name="out_r_AWVALID">14, 3, 1, 3</column>
<column name="out_r_BREADY">14, 3, 1, 3</column>
<column name="out_r_WVALID">9, 2, 1, 2</column>
<column name="out_r_blk_n_AW">9, 2, 1, 2</column>
<column name="out_r_blk_n_B">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln9_reg_186">59, 0, 59, 0</column>
<column name="trunc_ln_reg_192">59, 0, 59, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, mem_streaming, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, mem_streaming, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, mem_streaming, return value</column>
<column name="m_axi_out_r_AWVALID">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWREADY">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWADDR">out, 64, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWID">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWLEN">out, 8, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWSIZE">out, 3, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWBURST">out, 2, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWLOCK">out, 2, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWCACHE">out, 4, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWPROT">out, 3, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWQOS">out, 4, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWREGION">out, 4, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWUSER">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WVALID">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WREADY">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WDATA">out, 256, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WSTRB">out, 32, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WLAST">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WID">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WUSER">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARVALID">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARREADY">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARADDR">out, 64, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARID">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARLEN">out, 8, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARSIZE">out, 3, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARBURST">out, 2, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARLOCK">out, 2, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARCACHE">out, 4, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARPROT">out, 3, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARQOS">out, 4, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARREGION">out, 4, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARUSER">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RVALID">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RREADY">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RDATA">in, 256, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RLAST">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RID">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RUSER">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RRESP">in, 2, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_BVALID">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_BREADY">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_BRESP">in, 2, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_BID">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_BUSER">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_in_r_AWVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWADDR">out, 64, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWLEN">out, 8, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWSIZE">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWBURST">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWLOCK">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWCACHE">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWPROT">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWQOS">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWREGION">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WDATA">out, 256, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WSTRB">out, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WLAST">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARADDR">out, 64, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARLEN">out, 8, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARSIZE">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARBURST">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARLOCK">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARCACHE">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARPROT">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARQOS">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARREGION">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RVALID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RREADY">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RDATA">in, 256, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RLAST">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RUSER">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RRESP">in, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BVALID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BREADY">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BRESP">in, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BUSER">in, 1, m_axi, in_r, pointer</column>
</table>
</item>
</section>
</profile>
