
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mv_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004028a8 <.init>:
  4028a8:	stp	x29, x30, [sp, #-16]!
  4028ac:	mov	x29, sp
  4028b0:	bl	403150 <__fxstatat@plt+0x60>
  4028b4:	ldp	x29, x30, [sp], #16
  4028b8:	ret

Disassembly of section .plt:

00000000004028c0 <mbrtowc@plt-0x20>:
  4028c0:	stp	x16, x30, [sp, #-16]!
  4028c4:	adrp	x16, 42a000 <__fxstatat@plt+0x26f10>
  4028c8:	ldr	x17, [x16, #4088]
  4028cc:	add	x16, x16, #0xff8
  4028d0:	br	x17
  4028d4:	nop
  4028d8:	nop
  4028dc:	nop

00000000004028e0 <mbrtowc@plt>:
  4028e0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4028e4:	ldr	x17, [x16]
  4028e8:	add	x16, x16, #0x0
  4028ec:	br	x17

00000000004028f0 <memcpy@plt>:
  4028f0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4028f4:	ldr	x17, [x16, #8]
  4028f8:	add	x16, x16, #0x8
  4028fc:	br	x17

0000000000402900 <memmove@plt>:
  402900:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402904:	ldr	x17, [x16, #16]
  402908:	add	x16, x16, #0x10
  40290c:	br	x17

0000000000402910 <_exit@plt>:
  402910:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402914:	ldr	x17, [x16, #24]
  402918:	add	x16, x16, #0x18
  40291c:	br	x17

0000000000402920 <strlen@plt>:
  402920:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402924:	ldr	x17, [x16, #32]
  402928:	add	x16, x16, #0x20
  40292c:	br	x17

0000000000402930 <acl_set_fd@plt>:
  402930:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402934:	ldr	x17, [x16, #40]
  402938:	add	x16, x16, #0x28
  40293c:	br	x17

0000000000402940 <exit@plt>:
  402940:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402944:	ldr	x17, [x16, #48]
  402948:	add	x16, x16, #0x30
  40294c:	br	x17

0000000000402950 <error@plt>:
  402950:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402954:	ldr	x17, [x16, #56]
  402958:	add	x16, x16, #0x38
  40295c:	br	x17

0000000000402960 <fchdir@plt>:
  402960:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402964:	ldr	x17, [x16, #64]
  402968:	add	x16, x16, #0x40
  40296c:	br	x17

0000000000402970 <rpmatch@plt>:
  402970:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402974:	ldr	x17, [x16, #72]
  402978:	add	x16, x16, #0x48
  40297c:	br	x17

0000000000402980 <acl_entries@plt>:
  402980:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402984:	ldr	x17, [x16, #80]
  402988:	add	x16, x16, #0x50
  40298c:	br	x17

0000000000402990 <geteuid@plt>:
  402990:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402994:	ldr	x17, [x16, #88]
  402998:	add	x16, x16, #0x58
  40299c:	br	x17

00000000004029a0 <__xmknod@plt>:
  4029a0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4029a4:	ldr	x17, [x16, #96]
  4029a8:	add	x16, x16, #0x60
  4029ac:	br	x17

00000000004029b0 <linkat@plt>:
  4029b0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4029b4:	ldr	x17, [x16, #104]
  4029b8:	add	x16, x16, #0x68
  4029bc:	br	x17

00000000004029c0 <readlink@plt>:
  4029c0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4029c4:	ldr	x17, [x16, #112]
  4029c8:	add	x16, x16, #0x70
  4029cc:	br	x17

00000000004029d0 <getuid@plt>:
  4029d0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4029d4:	ldr	x17, [x16, #120]
  4029d8:	add	x16, x16, #0x78
  4029dc:	br	x17

00000000004029e0 <opendir@plt>:
  4029e0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4029e4:	ldr	x17, [x16, #128]
  4029e8:	add	x16, x16, #0x80
  4029ec:	br	x17

00000000004029f0 <__cxa_atexit@plt>:
  4029f0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4029f4:	ldr	x17, [x16, #136]
  4029f8:	add	x16, x16, #0x88
  4029fc:	br	x17

0000000000402a00 <unlinkat@plt>:
  402a00:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a04:	ldr	x17, [x16, #144]
  402a08:	add	x16, x16, #0x90
  402a0c:	br	x17

0000000000402a10 <clock_gettime@plt>:
  402a10:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a14:	ldr	x17, [x16, #152]
  402a18:	add	x16, x16, #0x98
  402a1c:	br	x17

0000000000402a20 <qsort@plt>:
  402a20:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a24:	ldr	x17, [x16, #160]
  402a28:	add	x16, x16, #0xa0
  402a2c:	br	x17

0000000000402a30 <setvbuf@plt>:
  402a30:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a34:	ldr	x17, [x16, #168]
  402a38:	add	x16, x16, #0xa8
  402a3c:	br	x17

0000000000402a40 <pathconf@plt>:
  402a40:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a44:	ldr	x17, [x16, #176]
  402a48:	add	x16, x16, #0xb0
  402a4c:	br	x17

0000000000402a50 <euidaccess@plt>:
  402a50:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a54:	ldr	x17, [x16, #184]
  402a58:	add	x16, x16, #0xb8
  402a5c:	br	x17

0000000000402a60 <lseek@plt>:
  402a60:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a64:	ldr	x17, [x16, #192]
  402a68:	add	x16, x16, #0xc0
  402a6c:	br	x17

0000000000402a70 <mkfifo@plt>:
  402a70:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a74:	ldr	x17, [x16, #200]
  402a78:	add	x16, x16, #0xc8
  402a7c:	br	x17

0000000000402a80 <__fpending@plt>:
  402a80:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a84:	ldr	x17, [x16, #208]
  402a88:	add	x16, x16, #0xd0
  402a8c:	br	x17

0000000000402a90 <stpcpy@plt>:
  402a90:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a94:	ldr	x17, [x16, #216]
  402a98:	add	x16, x16, #0xd8
  402a9c:	br	x17

0000000000402aa0 <fileno@plt>:
  402aa0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402aa4:	ldr	x17, [x16, #224]
  402aa8:	add	x16, x16, #0xe0
  402aac:	br	x17

0000000000402ab0 <acl_delete_def_file@plt>:
  402ab0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ab4:	ldr	x17, [x16, #232]
  402ab8:	add	x16, x16, #0xe8
  402abc:	br	x17

0000000000402ac0 <fclose@plt>:
  402ac0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ac4:	ldr	x17, [x16, #240]
  402ac8:	add	x16, x16, #0xf0
  402acc:	br	x17

0000000000402ad0 <getpid@plt>:
  402ad0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ad4:	ldr	x17, [x16, #248]
  402ad8:	add	x16, x16, #0xf8
  402adc:	br	x17

0000000000402ae0 <nl_langinfo@plt>:
  402ae0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ae4:	ldr	x17, [x16, #256]
  402ae8:	add	x16, x16, #0x100
  402aec:	br	x17

0000000000402af0 <fopen@plt>:
  402af0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402af4:	ldr	x17, [x16, #264]
  402af8:	add	x16, x16, #0x108
  402afc:	br	x17

0000000000402b00 <malloc@plt>:
  402b00:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b04:	ldr	x17, [x16, #272]
  402b08:	add	x16, x16, #0x110
  402b0c:	br	x17

0000000000402b10 <futimesat@plt>:
  402b10:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b14:	ldr	x17, [x16, #280]
  402b18:	add	x16, x16, #0x118
  402b1c:	br	x17

0000000000402b20 <chmod@plt>:
  402b20:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b24:	ldr	x17, [x16, #288]
  402b28:	add	x16, x16, #0x120
  402b2c:	br	x17

0000000000402b30 <open@plt>:
  402b30:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b34:	ldr	x17, [x16, #296]
  402b38:	add	x16, x16, #0x128
  402b3c:	br	x17

0000000000402b40 <__vasprintf_chk@plt>:
  402b40:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b44:	ldr	x17, [x16, #304]
  402b48:	add	x16, x16, #0x130
  402b4c:	br	x17

0000000000402b50 <getppid@plt>:
  402b50:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b54:	ldr	x17, [x16, #312]
  402b58:	add	x16, x16, #0x138
  402b5c:	br	x17

0000000000402b60 <futimens@plt>:
  402b60:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b64:	ldr	x17, [x16, #320]
  402b68:	add	x16, x16, #0x140
  402b6c:	br	x17

0000000000402b70 <strncmp@plt>:
  402b70:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b74:	ldr	x17, [x16, #328]
  402b78:	add	x16, x16, #0x148
  402b7c:	br	x17

0000000000402b80 <bindtextdomain@plt>:
  402b80:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b84:	ldr	x17, [x16, #336]
  402b88:	add	x16, x16, #0x150
  402b8c:	br	x17

0000000000402b90 <__libc_start_main@plt>:
  402b90:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b94:	ldr	x17, [x16, #344]
  402b98:	add	x16, x16, #0x158
  402b9c:	br	x17

0000000000402ba0 <__printf_chk@plt>:
  402ba0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ba4:	ldr	x17, [x16, #352]
  402ba8:	add	x16, x16, #0x160
  402bac:	br	x17

0000000000402bb0 <acl_get_tag_type@plt>:
  402bb0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402bb4:	ldr	x17, [x16, #360]
  402bb8:	add	x16, x16, #0x168
  402bbc:	br	x17

0000000000402bc0 <fstatfs@plt>:
  402bc0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402bc4:	ldr	x17, [x16, #368]
  402bc8:	add	x16, x16, #0x170
  402bcc:	br	x17

0000000000402bd0 <memset@plt>:
  402bd0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402bd4:	ldr	x17, [x16, #376]
  402bd8:	add	x16, x16, #0x178
  402bdc:	br	x17

0000000000402be0 <fdopen@plt>:
  402be0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402be4:	ldr	x17, [x16, #384]
  402be8:	add	x16, x16, #0x180
  402bec:	br	x17

0000000000402bf0 <gettimeofday@plt>:
  402bf0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402bf4:	ldr	x17, [x16, #392]
  402bf8:	add	x16, x16, #0x188
  402bfc:	br	x17

0000000000402c00 <fchmod@plt>:
  402c00:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c04:	ldr	x17, [x16, #400]
  402c08:	add	x16, x16, #0x190
  402c0c:	br	x17

0000000000402c10 <calloc@plt>:
  402c10:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c14:	ldr	x17, [x16, #408]
  402c18:	add	x16, x16, #0x198
  402c1c:	br	x17

0000000000402c20 <readdir@plt>:
  402c20:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c24:	ldr	x17, [x16, #416]
  402c28:	add	x16, x16, #0x1a0
  402c2c:	br	x17

0000000000402c30 <realloc@plt>:
  402c30:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c34:	ldr	x17, [x16, #424]
  402c38:	add	x16, x16, #0x1a8
  402c3c:	br	x17

0000000000402c40 <acl_set_file@plt>:
  402c40:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c44:	ldr	x17, [x16, #432]
  402c48:	add	x16, x16, #0x1b0
  402c4c:	br	x17

0000000000402c50 <getpagesize@plt>:
  402c50:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c54:	ldr	x17, [x16, #440]
  402c58:	add	x16, x16, #0x1b8
  402c5c:	br	x17

0000000000402c60 <acl_from_mode@plt>:
  402c60:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c64:	ldr	x17, [x16, #448]
  402c68:	add	x16, x16, #0x1c0
  402c6c:	br	x17

0000000000402c70 <acl_get_fd@plt>:
  402c70:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c74:	ldr	x17, [x16, #456]
  402c78:	add	x16, x16, #0x1c8
  402c7c:	br	x17

0000000000402c80 <closedir@plt>:
  402c80:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c84:	ldr	x17, [x16, #464]
  402c88:	add	x16, x16, #0x1d0
  402c8c:	br	x17

0000000000402c90 <close@plt>:
  402c90:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c94:	ldr	x17, [x16, #472]
  402c98:	add	x16, x16, #0x1d8
  402c9c:	br	x17

0000000000402ca0 <strrchr@plt>:
  402ca0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ca4:	ldr	x17, [x16, #480]
  402ca8:	add	x16, x16, #0x1e0
  402cac:	br	x17

0000000000402cb0 <__gmon_start__@plt>:
  402cb0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402cb4:	ldr	x17, [x16, #488]
  402cb8:	add	x16, x16, #0x1e8
  402cbc:	br	x17

0000000000402cc0 <fdopendir@plt>:
  402cc0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402cc4:	ldr	x17, [x16, #496]
  402cc8:	add	x16, x16, #0x1f0
  402ccc:	br	x17

0000000000402cd0 <write@plt>:
  402cd0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402cd4:	ldr	x17, [x16, #504]
  402cd8:	add	x16, x16, #0x1f8
  402cdc:	br	x17

0000000000402ce0 <abort@plt>:
  402ce0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ce4:	ldr	x17, [x16, #512]
  402ce8:	add	x16, x16, #0x200
  402cec:	br	x17

0000000000402cf0 <posix_fadvise@plt>:
  402cf0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402cf4:	ldr	x17, [x16, #520]
  402cf8:	add	x16, x16, #0x208
  402cfc:	br	x17

0000000000402d00 <mbsinit@plt>:
  402d00:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d04:	ldr	x17, [x16, #528]
  402d08:	add	x16, x16, #0x210
  402d0c:	br	x17

0000000000402d10 <__overflow@plt>:
  402d10:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d14:	ldr	x17, [x16, #536]
  402d18:	add	x16, x16, #0x218
  402d1c:	br	x17

0000000000402d20 <fpathconf@plt>:
  402d20:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d24:	ldr	x17, [x16, #544]
  402d28:	add	x16, x16, #0x220
  402d2c:	br	x17

0000000000402d30 <fread_unlocked@plt>:
  402d30:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d34:	ldr	x17, [x16, #552]
  402d38:	add	x16, x16, #0x228
  402d3c:	br	x17

0000000000402d40 <canonicalize_file_name@plt>:
  402d40:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d44:	ldr	x17, [x16, #560]
  402d48:	add	x16, x16, #0x230
  402d4c:	br	x17

0000000000402d50 <memcmp@plt>:
  402d50:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d54:	ldr	x17, [x16, #568]
  402d58:	add	x16, x16, #0x238
  402d5c:	br	x17

0000000000402d60 <textdomain@plt>:
  402d60:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d64:	ldr	x17, [x16, #576]
  402d68:	add	x16, x16, #0x240
  402d6c:	br	x17

0000000000402d70 <getopt_long@plt>:
  402d70:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d74:	ldr	x17, [x16, #584]
  402d78:	add	x16, x16, #0x248
  402d7c:	br	x17

0000000000402d80 <__fprintf_chk@plt>:
  402d80:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d84:	ldr	x17, [x16, #592]
  402d88:	add	x16, x16, #0x250
  402d8c:	br	x17

0000000000402d90 <strcmp@plt>:
  402d90:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d94:	ldr	x17, [x16, #600]
  402d98:	add	x16, x16, #0x258
  402d9c:	br	x17

0000000000402da0 <__ctype_b_loc@plt>:
  402da0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402da4:	ldr	x17, [x16, #608]
  402da8:	add	x16, x16, #0x260
  402dac:	br	x17

0000000000402db0 <rewinddir@plt>:
  402db0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402db4:	ldr	x17, [x16, #616]
  402db8:	add	x16, x16, #0x268
  402dbc:	br	x17

0000000000402dc0 <rmdir@plt>:
  402dc0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402dc4:	ldr	x17, [x16, #624]
  402dc8:	add	x16, x16, #0x270
  402dcc:	br	x17

0000000000402dd0 <lchown@plt>:
  402dd0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402dd4:	ldr	x17, [x16, #632]
  402dd8:	add	x16, x16, #0x278
  402ddc:	br	x17

0000000000402de0 <acl_get_file@plt>:
  402de0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402de4:	ldr	x17, [x16, #640]
  402de8:	add	x16, x16, #0x280
  402dec:	br	x17

0000000000402df0 <fseeko@plt>:
  402df0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402df4:	ldr	x17, [x16, #648]
  402df8:	add	x16, x16, #0x288
  402dfc:	br	x17

0000000000402e00 <free@plt>:
  402e00:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e04:	ldr	x17, [x16, #656]
  402e08:	add	x16, x16, #0x290
  402e0c:	br	x17

0000000000402e10 <renameat2@plt>:
  402e10:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e14:	ldr	x17, [x16, #664]
  402e18:	add	x16, x16, #0x298
  402e1c:	br	x17

0000000000402e20 <__ctype_get_mb_cur_max@plt>:
  402e20:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e24:	ldr	x17, [x16, #672]
  402e28:	add	x16, x16, #0x2a0
  402e2c:	br	x17

0000000000402e30 <getgid@plt>:
  402e30:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e34:	ldr	x17, [x16, #680]
  402e38:	add	x16, x16, #0x2a8
  402e3c:	br	x17

0000000000402e40 <attr_copy_fd@plt>:
  402e40:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e44:	ldr	x17, [x16, #688]
  402e48:	add	x16, x16, #0x2b0
  402e4c:	br	x17

0000000000402e50 <renameat@plt>:
  402e50:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e54:	ldr	x17, [x16, #696]
  402e58:	add	x16, x16, #0x2b8
  402e5c:	br	x17

0000000000402e60 <mempcpy@plt>:
  402e60:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e64:	ldr	x17, [x16, #704]
  402e68:	add	x16, x16, #0x2c0
  402e6c:	br	x17

0000000000402e70 <acl_get_entry@plt>:
  402e70:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e74:	ldr	x17, [x16, #712]
  402e78:	add	x16, x16, #0x2c8
  402e7c:	br	x17

0000000000402e80 <strspn@plt>:
  402e80:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e84:	ldr	x17, [x16, #720]
  402e88:	add	x16, x16, #0x2d0
  402e8c:	br	x17

0000000000402e90 <utimensat@plt>:
  402e90:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e94:	ldr	x17, [x16, #728]
  402e98:	add	x16, x16, #0x2d8
  402e9c:	br	x17

0000000000402ea0 <rename@plt>:
  402ea0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ea4:	ldr	x17, [x16, #736]
  402ea8:	add	x16, x16, #0x2e0
  402eac:	br	x17

0000000000402eb0 <fwrite@plt>:
  402eb0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402eb4:	ldr	x17, [x16, #744]
  402eb8:	add	x16, x16, #0x2e8
  402ebc:	br	x17

0000000000402ec0 <__read_chk@plt>:
  402ec0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ec4:	ldr	x17, [x16, #752]
  402ec8:	add	x16, x16, #0x2f0
  402ecc:	br	x17

0000000000402ed0 <fcntl@plt>:
  402ed0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ed4:	ldr	x17, [x16, #760]
  402ed8:	add	x16, x16, #0x2f8
  402edc:	br	x17

0000000000402ee0 <attr_copy_file@plt>:
  402ee0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ee4:	ldr	x17, [x16, #768]
  402ee8:	add	x16, x16, #0x300
  402eec:	br	x17

0000000000402ef0 <fflush@plt>:
  402ef0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ef4:	ldr	x17, [x16, #776]
  402ef8:	add	x16, x16, #0x308
  402efc:	br	x17

0000000000402f00 <attr_copy_check_permissions@plt>:
  402f00:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f04:	ldr	x17, [x16, #784]
  402f08:	add	x16, x16, #0x310
  402f0c:	br	x17

0000000000402f10 <strcpy@plt>:
  402f10:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f14:	ldr	x17, [x16, #792]
  402f18:	add	x16, x16, #0x318
  402f1c:	br	x17

0000000000402f20 <dirfd@plt>:
  402f20:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f24:	ldr	x17, [x16, #800]
  402f28:	add	x16, x16, #0x320
  402f2c:	br	x17

0000000000402f30 <__explicit_bzero_chk@plt>:
  402f30:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f34:	ldr	x17, [x16, #808]
  402f38:	add	x16, x16, #0x328
  402f3c:	br	x17

0000000000402f40 <__lxstat@plt>:
  402f40:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f44:	ldr	x17, [x16, #816]
  402f48:	add	x16, x16, #0x330
  402f4c:	br	x17

0000000000402f50 <read@plt>:
  402f50:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f54:	ldr	x17, [x16, #824]
  402f58:	add	x16, x16, #0x338
  402f5c:	br	x17

0000000000402f60 <isatty@plt>:
  402f60:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f64:	ldr	x17, [x16, #832]
  402f68:	add	x16, x16, #0x340
  402f6c:	br	x17

0000000000402f70 <utimes@plt>:
  402f70:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f74:	ldr	x17, [x16, #840]
  402f78:	add	x16, x16, #0x348
  402f7c:	br	x17

0000000000402f80 <__fxstat@plt>:
  402f80:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f84:	ldr	x17, [x16, #848]
  402f88:	add	x16, x16, #0x350
  402f8c:	br	x17

0000000000402f90 <dcgettext@plt>:
  402f90:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f94:	ldr	x17, [x16, #856]
  402f98:	add	x16, x16, #0x358
  402f9c:	br	x17

0000000000402fa0 <fputs_unlocked@plt>:
  402fa0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402fa4:	ldr	x17, [x16, #864]
  402fa8:	add	x16, x16, #0x360
  402fac:	br	x17

0000000000402fb0 <__freading@plt>:
  402fb0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402fb4:	ldr	x17, [x16, #872]
  402fb8:	add	x16, x16, #0x368
  402fbc:	br	x17

0000000000402fc0 <ftruncate@plt>:
  402fc0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402fc4:	ldr	x17, [x16, #880]
  402fc8:	add	x16, x16, #0x370
  402fcc:	br	x17

0000000000402fd0 <symlinkat@plt>:
  402fd0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402fd4:	ldr	x17, [x16, #888]
  402fd8:	add	x16, x16, #0x378
  402fdc:	br	x17

0000000000402fe0 <fallocate@plt>:
  402fe0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402fe4:	ldr	x17, [x16, #896]
  402fe8:	add	x16, x16, #0x380
  402fec:	br	x17

0000000000402ff0 <iswprint@plt>:
  402ff0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ff4:	ldr	x17, [x16, #904]
  402ff8:	add	x16, x16, #0x388
  402ffc:	br	x17

0000000000403000 <umask@plt>:
  403000:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403004:	ldr	x17, [x16, #912]
  403008:	add	x16, x16, #0x390
  40300c:	br	x17

0000000000403010 <faccessat@plt>:
  403010:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403014:	ldr	x17, [x16, #920]
  403018:	add	x16, x16, #0x398
  40301c:	br	x17

0000000000403020 <openat@plt>:
  403020:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403024:	ldr	x17, [x16, #928]
  403028:	add	x16, x16, #0x3a0
  40302c:	br	x17

0000000000403030 <__assert_fail@plt>:
  403030:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403034:	ldr	x17, [x16, #936]
  403038:	add	x16, x16, #0x3a8
  40303c:	br	x17

0000000000403040 <__errno_location@plt>:
  403040:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403044:	ldr	x17, [x16, #944]
  403048:	add	x16, x16, #0x3b0
  40304c:	br	x17

0000000000403050 <getenv@plt>:
  403050:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403054:	ldr	x17, [x16, #952]
  403058:	add	x16, x16, #0x3b8
  40305c:	br	x17

0000000000403060 <__xstat@plt>:
  403060:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403064:	ldr	x17, [x16, #960]
  403068:	add	x16, x16, #0x3c0
  40306c:	br	x17

0000000000403070 <__getdelim@plt>:
  403070:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403074:	ldr	x17, [x16, #968]
  403078:	add	x16, x16, #0x3c8
  40307c:	br	x17

0000000000403080 <unlink@plt>:
  403080:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403084:	ldr	x17, [x16, #976]
  403088:	add	x16, x16, #0x3d0
  40308c:	br	x17

0000000000403090 <fchown@plt>:
  403090:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403094:	ldr	x17, [x16, #984]
  403098:	add	x16, x16, #0x3d8
  40309c:	br	x17

00000000004030a0 <mkdir@plt>:
  4030a0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4030a4:	ldr	x17, [x16, #992]
  4030a8:	add	x16, x16, #0x3e0
  4030ac:	br	x17

00000000004030b0 <error_at_line@plt>:
  4030b0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4030b4:	ldr	x17, [x16, #1000]
  4030b8:	add	x16, x16, #0x3e8
  4030bc:	br	x17

00000000004030c0 <ioctl@plt>:
  4030c0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4030c4:	ldr	x17, [x16, #1008]
  4030c8:	add	x16, x16, #0x3f0
  4030cc:	br	x17

00000000004030d0 <setlocale@plt>:
  4030d0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4030d4:	ldr	x17, [x16, #1016]
  4030d8:	add	x16, x16, #0x3f8
  4030dc:	br	x17

00000000004030e0 <acl_free@plt>:
  4030e0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4030e4:	ldr	x17, [x16, #1024]
  4030e8:	add	x16, x16, #0x400
  4030ec:	br	x17

00000000004030f0 <__fxstatat@plt>:
  4030f0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4030f4:	ldr	x17, [x16, #1032]
  4030f8:	add	x16, x16, #0x408
  4030fc:	br	x17

Disassembly of section .text:

0000000000403100 <.text>:
  403100:	mov	x29, #0x0                   	// #0
  403104:	mov	x30, #0x0                   	// #0
  403108:	mov	x5, x0
  40310c:	ldr	x1, [sp]
  403110:	add	x2, sp, #0x8
  403114:	mov	x6, sp
  403118:	movz	x0, #0x0, lsl #48
  40311c:	movk	x0, #0x0, lsl #32
  403120:	movk	x0, #0x40, lsl #16
  403124:	movk	x0, #0x3780
  403128:	movz	x3, #0x0, lsl #48
  40312c:	movk	x3, #0x0, lsl #32
  403130:	movk	x3, #0x41, lsl #16
  403134:	movk	x3, #0x41c0
  403138:	movz	x4, #0x0, lsl #48
  40313c:	movk	x4, #0x0, lsl #32
  403140:	movk	x4, #0x41, lsl #16
  403144:	movk	x4, #0x4240
  403148:	bl	402b90 <__libc_start_main@plt>
  40314c:	bl	402ce0 <abort@plt>
  403150:	adrp	x0, 42a000 <__fxstatat@plt+0x26f10>
  403154:	ldr	x0, [x0, #4064]
  403158:	cbz	x0, 403160 <__fxstatat@plt+0x70>
  40315c:	b	402cb0 <__gmon_start__@plt>
  403160:	ret
  403164:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  403168:	add	x0, x0, #0x4a0
  40316c:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  403170:	add	x1, x1, #0x4a0
  403174:	cmp	x0, x1
  403178:	b.eq	4031ac <__fxstatat@plt+0xbc>  // b.none
  40317c:	stp	x29, x30, [sp, #-32]!
  403180:	mov	x29, sp
  403184:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  403188:	ldr	x0, [x0, #624]
  40318c:	str	x0, [sp, #24]
  403190:	mov	x1, x0
  403194:	cbz	x1, 4031a4 <__fxstatat@plt+0xb4>
  403198:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40319c:	add	x0, x0, #0x4a0
  4031a0:	blr	x1
  4031a4:	ldp	x29, x30, [sp], #32
  4031a8:	ret
  4031ac:	ret
  4031b0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4031b4:	add	x0, x0, #0x4a0
  4031b8:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  4031bc:	add	x1, x1, #0x4a0
  4031c0:	sub	x0, x0, x1
  4031c4:	lsr	x1, x0, #63
  4031c8:	add	x0, x1, x0, asr #3
  4031cc:	cmp	xzr, x0, asr #1
  4031d0:	b.eq	403208 <__fxstatat@plt+0x118>  // b.none
  4031d4:	stp	x29, x30, [sp, #-32]!
  4031d8:	mov	x29, sp
  4031dc:	asr	x1, x0, #1
  4031e0:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  4031e4:	ldr	x0, [x0, #632]
  4031e8:	str	x0, [sp, #24]
  4031ec:	mov	x2, x0
  4031f0:	cbz	x2, 403200 <__fxstatat@plt+0x110>
  4031f4:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4031f8:	add	x0, x0, #0x4a0
  4031fc:	blr	x2
  403200:	ldp	x29, x30, [sp], #32
  403204:	ret
  403208:	ret
  40320c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  403210:	ldrb	w0, [x0, #1240]
  403214:	cbnz	w0, 403238 <__fxstatat@plt+0x148>
  403218:	stp	x29, x30, [sp, #-16]!
  40321c:	mov	x29, sp
  403220:	bl	403164 <__fxstatat@plt+0x74>
  403224:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  403228:	mov	w1, #0x1                   	// #1
  40322c:	strb	w1, [x0, #1240]
  403230:	ldp	x29, x30, [sp], #16
  403234:	ret
  403238:	ret
  40323c:	stp	x29, x30, [sp, #-16]!
  403240:	mov	x29, sp
  403244:	bl	4031b0 <__fxstatat@plt+0xc0>
  403248:	ldp	x29, x30, [sp], #16
  40324c:	ret
  403250:	stp	x29, x30, [sp, #-96]!
  403254:	mov	x29, sp
  403258:	stp	x19, x20, [sp, #16]
  40325c:	mov	x20, x0
  403260:	mov	x19, x2
  403264:	add	x5, sp, #0x5e
  403268:	add	x4, sp, #0x5f
  40326c:	mov	x3, x2
  403270:	mov	w2, #0x0                   	// #0
  403274:	bl	409468 <__fxstatat@plt+0x6378>
  403278:	ands	w0, w0, #0xff
  40327c:	b.eq	40337c <__fxstatat@plt+0x28c>  // b.none
  403280:	ldrb	w1, [sp, #95]
  403284:	cbnz	w1, 403378 <__fxstatat@plt+0x288>
  403288:	ldrb	w1, [sp, #94]
  40328c:	eor	w1, w1, #0x1
  403290:	cmp	x20, #0x0
  403294:	cset	w2, ne  // ne = any
  403298:	tst	w2, w1
  40329c:	b.eq	40337c <__fxstatat@plt+0x28c>  // b.none
  4032a0:	strb	wzr, [sp, #56]
  4032a4:	mov	w0, #0x1                   	// #1
  4032a8:	strb	w0, [sp, #66]
  4032ac:	strb	w0, [sp, #65]
  4032b0:	strb	wzr, [sp, #64]
  4032b4:	mov	w1, #0x5                   	// #5
  4032b8:	str	w1, [sp, #60]
  4032bc:	strb	wzr, [sp, #81]
  4032c0:	strb	wzr, [sp, #82]
  4032c4:	strb	w0, [sp, #83]
  4032c8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4032cc:	add	x0, x0, #0x4e0
  4032d0:	bl	40de28 <__fxstatat@plt+0xad38>
  4032d4:	str	x0, [sp, #72]
  4032d8:	cbz	x0, 403314 <__fxstatat@plt+0x224>
  4032dc:	strb	wzr, [sp, #80]
  4032e0:	ldrb	w0, [x19, #46]
  4032e4:	strb	w0, [sp, #82]
  4032e8:	str	x20, [sp, #40]
  4032ec:	str	xzr, [sp, #48]
  4032f0:	add	x1, sp, #0x38
  4032f4:	add	x0, sp, #0x28
  4032f8:	bl	40458c <__fxstatat@plt+0x149c>
  4032fc:	sub	w1, w0, #0x2
  403300:	cmp	w1, #0x2
  403304:	b.hi	403358 <__fxstatat@plt+0x268>  // b.pmore
  403308:	cmp	w0, #0x4
  40330c:	cset	w0, ne  // ne = any
  403310:	b	40337c <__fxstatat@plt+0x28c>
  403314:	bl	403040 <__errno_location@plt>
  403318:	ldr	w20, [x0]
  40331c:	mov	w2, #0x5                   	// #5
  403320:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403324:	add	x1, x1, #0x310
  403328:	mov	x0, #0x0                   	// #0
  40332c:	bl	402f90 <dcgettext@plt>
  403330:	mov	x19, x0
  403334:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403338:	add	x1, x1, #0x330
  40333c:	mov	w0, #0x4                   	// #4
  403340:	bl	40d900 <__fxstatat@plt+0xa810>
  403344:	mov	x3, x0
  403348:	mov	x2, x19
  40334c:	mov	w1, w20
  403350:	mov	w0, #0x1                   	// #1
  403354:	bl	402950 <error@plt>
  403358:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  40335c:	add	x3, x3, #0xea0
  403360:	mov	w2, #0xef                  	// #239
  403364:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403368:	add	x1, x1, #0x338
  40336c:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  403370:	add	x0, x0, #0x348
  403374:	bl	403030 <__assert_fail@plt>
  403378:	mov	w0, #0x0                   	// #0
  40337c:	ldp	x19, x20, [sp, #16]
  403380:	ldp	x29, x30, [sp], #96
  403384:	ret
  403388:	stp	x29, x30, [sp, #-160]!
  40338c:	mov	x29, sp
  403390:	stp	x19, x20, [sp, #16]
  403394:	str	x21, [sp, #32]
  403398:	mov	w19, w0
  40339c:	cbz	w0, 4033dc <__fxstatat@plt+0x2ec>
  4033a0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4033a4:	ldr	x20, [x0, #1192]
  4033a8:	mov	w2, #0x5                   	// #5
  4033ac:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4033b0:	add	x1, x1, #0x378
  4033b4:	mov	x0, #0x0                   	// #0
  4033b8:	bl	402f90 <dcgettext@plt>
  4033bc:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  4033c0:	ldr	x3, [x1, #2360]
  4033c4:	mov	x2, x0
  4033c8:	mov	w1, #0x1                   	// #1
  4033cc:	mov	x0, x20
  4033d0:	bl	402d80 <__fprintf_chk@plt>
  4033d4:	mov	w0, w19
  4033d8:	bl	402940 <exit@plt>
  4033dc:	mov	w2, #0x5                   	// #5
  4033e0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4033e4:	add	x1, x1, #0x3a0
  4033e8:	mov	x0, #0x0                   	// #0
  4033ec:	bl	402f90 <dcgettext@plt>
  4033f0:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  4033f4:	ldr	x2, [x1, #2360]
  4033f8:	mov	x4, x2
  4033fc:	mov	x3, x2
  403400:	mov	x1, x0
  403404:	mov	w0, #0x1                   	// #1
  403408:	bl	402ba0 <__printf_chk@plt>
  40340c:	mov	w2, #0x5                   	// #5
  403410:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403414:	add	x1, x1, #0x420
  403418:	mov	x0, #0x0                   	// #0
  40341c:	bl	402f90 <dcgettext@plt>
  403420:	adrp	x20, 42b000 <__fxstatat@plt+0x27f10>
  403424:	ldr	x1, [x20, #1216]
  403428:	bl	402fa0 <fputs_unlocked@plt>
  40342c:	mov	w2, #0x5                   	// #5
  403430:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403434:	add	x1, x1, #0x458
  403438:	mov	x0, #0x0                   	// #0
  40343c:	bl	402f90 <dcgettext@plt>
  403440:	ldr	x1, [x20, #1216]
  403444:	bl	402fa0 <fputs_unlocked@plt>
  403448:	mov	w2, #0x5                   	// #5
  40344c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403450:	add	x1, x1, #0x4a8
  403454:	mov	x0, #0x0                   	// #0
  403458:	bl	402f90 <dcgettext@plt>
  40345c:	ldr	x1, [x20, #1216]
  403460:	bl	402fa0 <fputs_unlocked@plt>
  403464:	mov	w2, #0x5                   	// #5
  403468:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40346c:	add	x1, x1, #0x650
  403470:	mov	x0, #0x0                   	// #0
  403474:	bl	402f90 <dcgettext@plt>
  403478:	ldr	x1, [x20, #1216]
  40347c:	bl	402fa0 <fputs_unlocked@plt>
  403480:	mov	w2, #0x5                   	// #5
  403484:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403488:	add	x1, x1, #0x708
  40348c:	mov	x0, #0x0                   	// #0
  403490:	bl	402f90 <dcgettext@plt>
  403494:	ldr	x1, [x20, #1216]
  403498:	bl	402fa0 <fputs_unlocked@plt>
  40349c:	mov	w2, #0x5                   	// #5
  4034a0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4034a4:	add	x1, x1, #0x918
  4034a8:	mov	x0, #0x0                   	// #0
  4034ac:	bl	402f90 <dcgettext@plt>
  4034b0:	ldr	x1, [x20, #1216]
  4034b4:	bl	402fa0 <fputs_unlocked@plt>
  4034b8:	mov	w2, #0x5                   	// #5
  4034bc:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4034c0:	add	x1, x1, #0x948
  4034c4:	mov	x0, #0x0                   	// #0
  4034c8:	bl	402f90 <dcgettext@plt>
  4034cc:	ldr	x1, [x20, #1216]
  4034d0:	bl	402fa0 <fputs_unlocked@plt>
  4034d4:	mov	w2, #0x5                   	// #5
  4034d8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4034dc:	add	x1, x1, #0x980
  4034e0:	mov	x0, #0x0                   	// #0
  4034e4:	bl	402f90 <dcgettext@plt>
  4034e8:	ldr	x1, [x20, #1216]
  4034ec:	bl	402fa0 <fputs_unlocked@plt>
  4034f0:	mov	w2, #0x5                   	// #5
  4034f4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4034f8:	add	x1, x1, #0xa60
  4034fc:	mov	x0, #0x0                   	// #0
  403500:	bl	402f90 <dcgettext@plt>
  403504:	ldr	x1, [x20, #1216]
  403508:	bl	402fa0 <fputs_unlocked@plt>
  40350c:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  403510:	add	x2, x2, #0xea0
  403514:	add	x0, x2, #0x8
  403518:	ldr	x1, [x2, #8]
  40351c:	ldr	x2, [x2, #16]
  403520:	str	x1, [sp, #48]
  403524:	str	x2, [sp, #56]
  403528:	ldp	x2, x3, [x0, #16]
  40352c:	stp	x2, x3, [sp, #64]
  403530:	ldp	x2, x3, [x0, #32]
  403534:	stp	x2, x3, [sp, #80]
  403538:	ldp	x2, x3, [x0, #48]
  40353c:	stp	x2, x3, [sp, #96]
  403540:	ldp	x2, x3, [x0, #64]
  403544:	stp	x2, x3, [sp, #112]
  403548:	ldp	x2, x3, [x0, #80]
  40354c:	stp	x2, x3, [sp, #128]
  403550:	ldp	x2, x3, [x0, #96]
  403554:	stp	x2, x3, [sp, #144]
  403558:	add	x20, sp, #0x30
  40355c:	cbz	x1, 403580 <__fxstatat@plt+0x490>
  403560:	add	x20, sp, #0x30
  403564:	adrp	x21, 414000 <__fxstatat@plt+0x10f10>
  403568:	add	x21, x21, #0x360
  40356c:	mov	x0, x21
  403570:	bl	402d90 <strcmp@plt>
  403574:	cbz	w0, 403580 <__fxstatat@plt+0x490>
  403578:	ldr	x1, [x20, #16]!
  40357c:	cbnz	x1, 40356c <__fxstatat@plt+0x47c>
  403580:	ldr	x20, [x20, #8]
  403584:	cbz	x20, 4036d4 <__fxstatat@plt+0x5e4>
  403588:	mov	w2, #0x5                   	// #5
  40358c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403590:	add	x1, x1, #0xb40
  403594:	mov	x0, #0x0                   	// #0
  403598:	bl	402f90 <dcgettext@plt>
  40359c:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  4035a0:	add	x3, x3, #0xb58
  4035a4:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  4035a8:	add	x2, x2, #0xb80
  4035ac:	mov	x1, x0
  4035b0:	mov	w0, #0x1                   	// #1
  4035b4:	bl	402ba0 <__printf_chk@plt>
  4035b8:	mov	x1, #0x0                   	// #0
  4035bc:	mov	w0, #0x5                   	// #5
  4035c0:	bl	4030d0 <setlocale@plt>
  4035c4:	cbz	x0, 4035dc <__fxstatat@plt+0x4ec>
  4035c8:	mov	x2, #0x3                   	// #3
  4035cc:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4035d0:	add	x1, x1, #0xb90
  4035d4:	bl	402b70 <strncmp@plt>
  4035d8:	cbnz	w0, 403658 <__fxstatat@plt+0x568>
  4035dc:	mov	w2, #0x5                   	// #5
  4035e0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4035e4:	add	x1, x1, #0xbe0
  4035e8:	mov	x0, #0x0                   	// #0
  4035ec:	bl	402f90 <dcgettext@plt>
  4035f0:	adrp	x21, 414000 <__fxstatat@plt+0x10f10>
  4035f4:	add	x21, x21, #0x360
  4035f8:	mov	x3, x21
  4035fc:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  403600:	add	x2, x2, #0xb58
  403604:	mov	x1, x0
  403608:	mov	w0, #0x1                   	// #1
  40360c:	bl	402ba0 <__printf_chk@plt>
  403610:	mov	w2, #0x5                   	// #5
  403614:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403618:	add	x1, x1, #0xc00
  40361c:	mov	x0, #0x0                   	// #0
  403620:	bl	402f90 <dcgettext@plt>
  403624:	mov	x1, x0
  403628:	adrp	x3, 416000 <__fxstatat@plt+0x12f10>
  40362c:	add	x0, x3, #0x170
  403630:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  403634:	add	x3, x3, #0x368
  403638:	cmp	x20, x21
  40363c:	csel	x3, x3, x0, eq  // eq = none
  403640:	mov	x2, x20
  403644:	mov	w0, #0x1                   	// #1
  403648:	bl	402ba0 <__printf_chk@plt>
  40364c:	b	4033d4 <__fxstatat@plt+0x2e4>
  403650:	adrp	x20, 414000 <__fxstatat@plt+0x10f10>
  403654:	add	x20, x20, #0x360
  403658:	mov	w2, #0x5                   	// #5
  40365c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403660:	add	x1, x1, #0xb98
  403664:	mov	x0, #0x0                   	// #0
  403668:	bl	402f90 <dcgettext@plt>
  40366c:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  403670:	ldr	x1, [x1, #1216]
  403674:	bl	402fa0 <fputs_unlocked@plt>
  403678:	b	4035dc <__fxstatat@plt+0x4ec>
  40367c:	mov	w2, #0x5                   	// #5
  403680:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403684:	add	x1, x1, #0xbe0
  403688:	mov	x0, #0x0                   	// #0
  40368c:	bl	402f90 <dcgettext@plt>
  403690:	adrp	x20, 414000 <__fxstatat@plt+0x10f10>
  403694:	add	x20, x20, #0x360
  403698:	mov	x3, x20
  40369c:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  4036a0:	add	x2, x2, #0xb58
  4036a4:	mov	x1, x0
  4036a8:	mov	w0, #0x1                   	// #1
  4036ac:	bl	402ba0 <__printf_chk@plt>
  4036b0:	mov	w2, #0x5                   	// #5
  4036b4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4036b8:	add	x1, x1, #0xc00
  4036bc:	mov	x0, #0x0                   	// #0
  4036c0:	bl	402f90 <dcgettext@plt>
  4036c4:	mov	x1, x0
  4036c8:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  4036cc:	add	x3, x2, #0x368
  4036d0:	b	403640 <__fxstatat@plt+0x550>
  4036d4:	mov	w2, #0x5                   	// #5
  4036d8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4036dc:	add	x1, x1, #0xb40
  4036e0:	mov	x0, #0x0                   	// #0
  4036e4:	bl	402f90 <dcgettext@plt>
  4036e8:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  4036ec:	add	x3, x3, #0xb58
  4036f0:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  4036f4:	add	x2, x2, #0xb80
  4036f8:	mov	x1, x0
  4036fc:	mov	w0, #0x1                   	// #1
  403700:	bl	402ba0 <__printf_chk@plt>
  403704:	mov	x1, #0x0                   	// #0
  403708:	mov	w0, #0x5                   	// #5
  40370c:	bl	4030d0 <setlocale@plt>
  403710:	cbz	x0, 40367c <__fxstatat@plt+0x58c>
  403714:	mov	x2, #0x3                   	// #3
  403718:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40371c:	add	x1, x1, #0xb90
  403720:	bl	402b70 <strncmp@plt>
  403724:	cbnz	w0, 403650 <__fxstatat@plt+0x560>
  403728:	mov	w2, #0x5                   	// #5
  40372c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403730:	add	x1, x1, #0xbe0
  403734:	mov	x0, #0x0                   	// #0
  403738:	bl	402f90 <dcgettext@plt>
  40373c:	adrp	x20, 414000 <__fxstatat@plt+0x10f10>
  403740:	add	x20, x20, #0x360
  403744:	mov	x3, x20
  403748:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  40374c:	add	x2, x2, #0xb58
  403750:	mov	x1, x0
  403754:	mov	w0, #0x1                   	// #1
  403758:	bl	402ba0 <__printf_chk@plt>
  40375c:	mov	w2, #0x5                   	// #5
  403760:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403764:	add	x1, x1, #0xc00
  403768:	mov	x0, #0x0                   	// #0
  40376c:	bl	402f90 <dcgettext@plt>
  403770:	mov	x1, x0
  403774:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  403778:	add	x3, x3, #0x368
  40377c:	b	403640 <__fxstatat@plt+0x550>
  403780:	stp	x29, x30, [sp, #-304]!
  403784:	mov	x29, sp
  403788:	stp	x19, x20, [sp, #16]
  40378c:	stp	x21, x22, [sp, #32]
  403790:	stp	x23, x24, [sp, #48]
  403794:	stp	x25, x26, [sp, #64]
  403798:	stp	x27, x28, [sp, #80]
  40379c:	mov	w19, w0
  4037a0:	mov	x21, x1
  4037a4:	ldr	x0, [x1]
  4037a8:	bl	40c04c <__fxstatat@plt+0x8f5c>
  4037ac:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  4037b0:	add	x1, x1, #0x170
  4037b4:	mov	w0, #0x6                   	// #6
  4037b8:	bl	4030d0 <setlocale@plt>
  4037bc:	adrp	x20, 414000 <__fxstatat@plt+0x10f10>
  4037c0:	add	x20, x20, #0x298
  4037c4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4037c8:	add	x1, x1, #0xc38
  4037cc:	mov	x0, x20
  4037d0:	bl	402b80 <bindtextdomain@plt>
  4037d4:	mov	x0, x20
  4037d8:	bl	402d60 <textdomain@plt>
  4037dc:	adrp	x0, 40a000 <__fxstatat@plt+0x6f10>
  4037e0:	add	x0, x0, #0x688
  4037e4:	bl	414248 <__fxstatat@plt+0x11158>
  4037e8:	add	x0, sp, #0xe0
  4037ec:	bl	405b6c <__fxstatat@plt+0x2a7c>
  4037f0:	strb	wzr, [sp, #244]
  4037f4:	mov	w0, #0x1                   	// #1
  4037f8:	str	w0, [sp, #280]
  4037fc:	mov	w1, #0x2                   	// #2
  403800:	str	w1, [sp, #228]
  403804:	strb	wzr, [sp, #245]
  403808:	strb	wzr, [sp, #246]
  40380c:	strb	wzr, [sp, #247]
  403810:	mov	w2, #0x4                   	// #4
  403814:	str	w2, [sp, #232]
  403818:	strb	w0, [sp, #248]
  40381c:	strb	wzr, [sp, #249]
  403820:	strb	wzr, [sp, #252]
  403824:	strb	w0, [sp, #253]
  403828:	strb	w0, [sp, #258]
  40382c:	strb	w0, [sp, #254]
  403830:	strb	w0, [sp, #255]
  403834:	strb	wzr, [sp, #256]
  403838:	strb	wzr, [sp, #261]
  40383c:	strb	wzr, [sp, #257]
  403840:	strb	wzr, [sp, #265]
  403844:	strb	w0, [sp, #259]
  403848:	strb	wzr, [sp, #260]
  40384c:	strb	wzr, [sp, #262]
  403850:	strb	w0, [sp, #263]
  403854:	strb	wzr, [sp, #264]
  403858:	strb	w0, [sp, #266]
  40385c:	str	w1, [sp, #236]
  403860:	strb	wzr, [sp, #268]
  403864:	strb	wzr, [sp, #267]
  403868:	str	wzr, [sp, #240]
  40386c:	mov	w0, #0x0                   	// #0
  403870:	bl	402f60 <isatty@plt>
  403874:	cmp	w0, #0x0
  403878:	cset	w0, ne  // ne = any
  40387c:	strb	w0, [sp, #271]
  403880:	strb	wzr, [sp, #272]
  403884:	strb	wzr, [sp, #269]
  403888:	strb	wzr, [sp, #270]
  40388c:	str	xzr, [sp, #288]
  403890:	str	xzr, [sp, #296]
  403894:	mov	w25, #0x0                   	// #0
  403898:	mov	x23, #0x0                   	// #0
  40389c:	mov	x27, #0x0                   	// #0
  4038a0:	mov	x28, #0x0                   	// #0
  4038a4:	mov	w26, #0x0                   	// #0
  4038a8:	adrp	x20, 414000 <__fxstatat@plt+0x10f10>
  4038ac:	add	x20, x20, #0xea0
  4038b0:	add	x20, x20, #0x78
  4038b4:	adrp	x22, 414000 <__fxstatat@plt+0x10f10>
  4038b8:	add	x22, x22, #0xce0
  4038bc:	adrp	x24, 42b000 <__fxstatat@plt+0x27f10>
  4038c0:	add	x24, x24, #0x4e0
  4038c4:	b	403ab0 <__fxstatat@plt+0x9c0>
  4038c8:	cmp	w0, #0x54
  4038cc:	b.eq	403aac <__fxstatat@plt+0x9bc>  // b.none
  4038d0:	b.le	4038fc <__fxstatat@plt+0x80c>
  4038d4:	cmp	w0, #0x5a
  4038d8:	b.eq	403ab0 <__fxstatat@plt+0x9c0>  // b.none
  4038dc:	cmp	w0, #0x62
  4038e0:	b.ne	403aa4 <__fxstatat@plt+0x9b4>  // b.any
  4038e4:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4038e8:	ldr	x0, [x0, #1200]
  4038ec:	cmp	x0, #0x0
  4038f0:	csel	x27, x27, x0, eq  // eq = none
  4038f4:	mov	w26, #0x1                   	// #1
  4038f8:	b	403ab0 <__fxstatat@plt+0x9c0>
  4038fc:	cmn	w0, #0x2
  403900:	b.eq	403a9c <__fxstatat@plt+0x9ac>  // b.none
  403904:	cmp	w0, #0x53
  403908:	b.ne	40391c <__fxstatat@plt+0x82c>  // b.any
  40390c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  403910:	ldr	x28, [x0, #1200]
  403914:	mov	w26, #0x1                   	// #1
  403918:	b	403ab0 <__fxstatat@plt+0x9c0>
  40391c:	cmn	w0, #0x3
  403920:	b.ne	403aa4 <__fxstatat@plt+0x9b4>  // b.any
  403924:	mov	x7, #0x0                   	// #0
  403928:	adrp	x6, 414000 <__fxstatat@plt+0x10f10>
  40392c:	add	x6, x6, #0xcb0
  403930:	adrp	x5, 414000 <__fxstatat@plt+0x10f10>
  403934:	add	x5, x5, #0xcc0
  403938:	adrp	x4, 414000 <__fxstatat@plt+0x10f10>
  40393c:	add	x4, x4, #0xcd0
  403940:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  403944:	ldr	x3, [x0, #1072]
  403948:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  40394c:	add	x2, x2, #0xb80
  403950:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403954:	add	x1, x1, #0x360
  403958:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40395c:	ldr	x0, [x0, #1216]
  403960:	bl	40fa3c <__fxstatat@plt+0xc94c>
  403964:	mov	w0, #0x0                   	// #0
  403968:	bl	402940 <exit@plt>
  40396c:	cmp	w0, #0x6e
  403970:	b.eq	4039d4 <__fxstatat@plt+0x8e4>  // b.none
  403974:	cmp	w0, #0x74
  403978:	b.ne	4039b4 <__fxstatat@plt+0x8c4>  // b.any
  40397c:	cbnz	x23, 4039e0 <__fxstatat@plt+0x8f0>
  403980:	add	x2, sp, #0x60
  403984:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  403988:	ldr	x1, [x0, #1200]
  40398c:	mov	w0, #0x0                   	// #0
  403990:	bl	403060 <__xstat@plt>
  403994:	cbnz	w0, 403a04 <__fxstatat@plt+0x914>
  403998:	ldr	w0, [sp, #112]
  40399c:	and	w0, w0, #0xf000
  4039a0:	cmp	w0, #0x4, lsl #12
  4039a4:	b.ne	403a48 <__fxstatat@plt+0x958>  // b.any
  4039a8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4039ac:	ldr	x23, [x0, #1200]
  4039b0:	b	403ab0 <__fxstatat@plt+0x9c0>
  4039b4:	cmp	w0, #0x69
  4039b8:	b.ne	403aa4 <__fxstatat@plt+0x9b4>  // b.any
  4039bc:	mov	w0, #0x3                   	// #3
  4039c0:	str	w0, [sp, #232]
  4039c4:	b	403ab0 <__fxstatat@plt+0x9c0>
  4039c8:	mov	w0, #0x1                   	// #1
  4039cc:	str	w0, [sp, #232]
  4039d0:	b	403ab0 <__fxstatat@plt+0x9c0>
  4039d4:	mov	w0, #0x2                   	// #2
  4039d8:	str	w0, [sp, #232]
  4039dc:	b	403ab0 <__fxstatat@plt+0x9c0>
  4039e0:	mov	w2, #0x5                   	// #5
  4039e4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4039e8:	add	x1, x1, #0xc50
  4039ec:	mov	x0, #0x0                   	// #0
  4039f0:	bl	402f90 <dcgettext@plt>
  4039f4:	mov	x2, x0
  4039f8:	mov	w1, #0x0                   	// #0
  4039fc:	mov	w0, #0x1                   	// #1
  403a00:	bl	402950 <error@plt>
  403a04:	bl	403040 <__errno_location@plt>
  403a08:	ldr	w20, [x0]
  403a0c:	mov	w2, #0x5                   	// #5
  403a10:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403a14:	add	x1, x1, #0xc78
  403a18:	mov	x0, #0x0                   	// #0
  403a1c:	bl	402f90 <dcgettext@plt>
  403a20:	mov	x19, x0
  403a24:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  403a28:	ldr	x1, [x0, #1200]
  403a2c:	mov	w0, #0x4                   	// #4
  403a30:	bl	40d900 <__fxstatat@plt+0xa810>
  403a34:	mov	x3, x0
  403a38:	mov	x2, x19
  403a3c:	mov	w1, w20
  403a40:	mov	w0, #0x1                   	// #1
  403a44:	bl	402950 <error@plt>
  403a48:	mov	w2, #0x5                   	// #5
  403a4c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403a50:	add	x1, x1, #0xc90
  403a54:	mov	x0, #0x0                   	// #0
  403a58:	bl	402f90 <dcgettext@plt>
  403a5c:	mov	x19, x0
  403a60:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  403a64:	ldr	x1, [x0, #1200]
  403a68:	mov	w0, #0x4                   	// #4
  403a6c:	bl	40d900 <__fxstatat@plt+0xa810>
  403a70:	mov	x3, x0
  403a74:	mov	x2, x19
  403a78:	mov	w1, #0x0                   	// #0
  403a7c:	mov	w0, #0x1                   	// #1
  403a80:	bl	402950 <error@plt>
  403a84:	mov	w0, #0x1                   	// #1
  403a88:	strb	w0, [sp, #269]
  403a8c:	b	403ab0 <__fxstatat@plt+0x9c0>
  403a90:	mov	w0, #0x1                   	// #1
  403a94:	strb	w0, [sp, #270]
  403a98:	b	403ab0 <__fxstatat@plt+0x9c0>
  403a9c:	mov	w0, #0x0                   	// #0
  403aa0:	bl	403388 <__fxstatat@plt+0x298>
  403aa4:	mov	w0, #0x1                   	// #1
  403aa8:	bl	403388 <__fxstatat@plt+0x298>
  403aac:	mov	w25, #0x1                   	// #1
  403ab0:	mov	x4, #0x0                   	// #0
  403ab4:	mov	x3, x20
  403ab8:	mov	x2, x22
  403abc:	mov	x1, x21
  403ac0:	mov	w0, w19
  403ac4:	bl	402d70 <getopt_long@plt>
  403ac8:	cmn	w0, #0x1
  403acc:	b.eq	403b0c <__fxstatat@plt+0xa1c>  // b.none
  403ad0:	cmp	w0, #0x66
  403ad4:	b.eq	4039c8 <__fxstatat@plt+0x8d8>  // b.none
  403ad8:	cmp	w0, #0x66
  403adc:	b.le	4038c8 <__fxstatat@plt+0x7d8>
  403ae0:	cmp	w0, #0x75
  403ae4:	b.eq	403a84 <__fxstatat@plt+0x994>  // b.none
  403ae8:	cmp	w0, #0x75
  403aec:	b.le	40396c <__fxstatat@plt+0x87c>
  403af0:	cmp	w0, #0x76
  403af4:	b.eq	403a90 <__fxstatat@plt+0x9a0>  // b.none
  403af8:	cmp	w0, #0x100
  403afc:	b.ne	403aa4 <__fxstatat@plt+0x9b4>  // b.any
  403b00:	mov	w0, #0x1                   	// #1
  403b04:	strb	w0, [x24, #16]
  403b08:	b	403ab0 <__fxstatat@plt+0x9c0>
  403b0c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  403b10:	ldr	w22, [x0, #1208]
  403b14:	sub	w19, w19, w22
  403b18:	sbfiz	x20, x22, #3, #32
  403b1c:	add	x22, x21, w22, sxtw #3
  403b20:	cmp	x23, #0x0
  403b24:	cset	w0, eq  // eq = none
  403b28:	cmp	w0, w19
  403b2c:	b.ge	403b58 <__fxstatat@plt+0xa68>  // b.tcont
  403b30:	cbz	w25, 403c2c <__fxstatat@plt+0xb3c>
  403b34:	cbnz	x23, 403bc8 <__fxstatat@plt+0xad8>
  403b38:	cmp	w19, #0x2
  403b3c:	b.gt	403bec <__fxstatat@plt+0xafc>
  403b40:	ldr	w0, [sp, #232]
  403b44:	cmp	w0, #0x2
  403b48:	b.eq	403d28 <__fxstatat@plt+0xc38>  // b.none
  403b4c:	cbnz	w26, 403d9c <__fxstatat@plt+0xcac>
  403b50:	mov	w0, #0x0                   	// #0
  403b54:	b	403d34 <__fxstatat@plt+0xc44>
  403b58:	cmp	w19, #0x0
  403b5c:	b.le	403ba0 <__fxstatat@plt+0xab0>
  403b60:	mov	w2, #0x5                   	// #5
  403b64:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403b68:	add	x1, x1, #0xd08
  403b6c:	mov	x0, #0x0                   	// #0
  403b70:	bl	402f90 <dcgettext@plt>
  403b74:	mov	x19, x0
  403b78:	ldr	x1, [x21, x20]
  403b7c:	mov	w0, #0x4                   	// #4
  403b80:	bl	40d900 <__fxstatat@plt+0xa810>
  403b84:	mov	x3, x0
  403b88:	mov	x2, x19
  403b8c:	mov	w1, #0x0                   	// #0
  403b90:	mov	w0, #0x0                   	// #0
  403b94:	bl	402950 <error@plt>
  403b98:	mov	w0, #0x1                   	// #1
  403b9c:	bl	403388 <__fxstatat@plt+0x298>
  403ba0:	mov	w2, #0x5                   	// #5
  403ba4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403ba8:	add	x1, x1, #0xcf0
  403bac:	mov	x0, #0x0                   	// #0
  403bb0:	bl	402f90 <dcgettext@plt>
  403bb4:	mov	x2, x0
  403bb8:	mov	w1, #0x0                   	// #0
  403bbc:	mov	w0, #0x0                   	// #0
  403bc0:	bl	402950 <error@plt>
  403bc4:	b	403b98 <__fxstatat@plt+0xaa8>
  403bc8:	mov	w2, #0x5                   	// #5
  403bcc:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403bd0:	add	x1, x1, #0xd38
  403bd4:	mov	x0, #0x0                   	// #0
  403bd8:	bl	402f90 <dcgettext@plt>
  403bdc:	mov	x2, x0
  403be0:	mov	w1, #0x0                   	// #0
  403be4:	mov	w0, #0x1                   	// #1
  403be8:	bl	402950 <error@plt>
  403bec:	mov	w2, #0x5                   	// #5
  403bf0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403bf4:	add	x1, x1, #0xd80
  403bf8:	mov	x0, #0x0                   	// #0
  403bfc:	bl	402f90 <dcgettext@plt>
  403c00:	mov	x19, x0
  403c04:	ldr	x1, [x22, #16]
  403c08:	mov	w0, #0x4                   	// #4
  403c0c:	bl	40d900 <__fxstatat@plt+0xa810>
  403c10:	mov	x3, x0
  403c14:	mov	x2, x19
  403c18:	mov	w1, #0x0                   	// #0
  403c1c:	mov	w0, #0x0                   	// #0
  403c20:	bl	402950 <error@plt>
  403c24:	mov	w0, #0x1                   	// #1
  403c28:	bl	403388 <__fxstatat@plt+0x298>
  403c2c:	cbnz	x23, 403b40 <__fxstatat@plt+0xa50>
  403c30:	cmp	w19, #0x1
  403c34:	b.le	403c8c <__fxstatat@plt+0xb9c>
  403c38:	cmp	w19, #0x2
  403c3c:	b.eq	403cb0 <__fxstatat@plt+0xbc0>  // b.none
  403c40:	ldr	w0, [sp, #276]
  403c44:	cbnz	w0, 403cdc <__fxstatat@plt+0xbec>
  403c48:	cmp	w19, #0x2
  403c4c:	b.le	403b40 <__fxstatat@plt+0xa50>
  403c50:	mov	w2, #0x5                   	// #5
  403c54:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403c58:	add	x1, x1, #0xc90
  403c5c:	mov	x0, #0x0                   	// #0
  403c60:	bl	402f90 <dcgettext@plt>
  403c64:	mov	x20, x0
  403c68:	add	x19, x22, w19, sxtw #3
  403c6c:	ldur	x1, [x19, #-8]
  403c70:	mov	w0, #0x4                   	// #4
  403c74:	bl	40d900 <__fxstatat@plt+0xa810>
  403c78:	mov	x3, x0
  403c7c:	mov	x2, x20
  403c80:	mov	w1, #0x0                   	// #0
  403c84:	mov	w0, #0x1                   	// #1
  403c88:	bl	402950 <error@plt>
  403c8c:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  403c90:	add	x3, x3, #0xea0
  403c94:	add	x3, x3, #0x238
  403c98:	mov	w2, #0x1c9                 	// #457
  403c9c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403ca0:	add	x1, x1, #0x338
  403ca4:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  403ca8:	add	x0, x0, #0xd98
  403cac:	bl	403030 <__assert_fail@plt>
  403cb0:	mov	w4, #0x1                   	// #1
  403cb4:	ldr	x3, [x22, #8]
  403cb8:	mov	w2, #0xffffff9c            	// #-100
  403cbc:	ldr	x1, [x21, x20]
  403cc0:	mov	w0, w2
  403cc4:	bl	40dbbc <__fxstatat@plt+0xaacc>
  403cc8:	cbz	w0, 403cd4 <__fxstatat@plt+0xbe4>
  403ccc:	bl	403040 <__errno_location@plt>
  403cd0:	ldr	w0, [x0]
  403cd4:	str	w0, [sp, #276]
  403cd8:	cbz	w0, 403b40 <__fxstatat@plt+0xa50>
  403cdc:	add	x0, x22, w19, sxtw #3
  403ce0:	ldur	x25, [x0, #-8]
  403ce4:	add	x2, sp, #0x60
  403ce8:	mov	x1, x25
  403cec:	mov	w0, #0x0                   	// #0
  403cf0:	bl	403060 <__xstat@plt>
  403cf4:	cbz	w0, 403d04 <__fxstatat@plt+0xc14>
  403cf8:	bl	403040 <__errno_location@plt>
  403cfc:	ldr	w24, [x0]
  403d00:	cbnz	w24, 403e94 <__fxstatat@plt+0xda4>
  403d04:	ldr	w0, [sp, #112]
  403d08:	and	w0, w0, #0xf000
  403d0c:	cmp	w0, #0x4, lsl #12
  403d10:	b.ne	403c48 <__fxstatat@plt+0xb58>  // b.any
  403d14:	mov	w0, #0xffffffff            	// #-1
  403d18:	str	w0, [sp, #276]
  403d1c:	add	w19, w19, w0
  403d20:	ldr	x23, [x22, w19, sxtw #3]
  403d24:	b	403b40 <__fxstatat@plt+0xa50>
  403d28:	strb	wzr, [sp, #269]
  403d2c:	mov	w0, #0x0                   	// #0
  403d30:	cbnz	w26, 403d70 <__fxstatat@plt+0xc80>
  403d34:	str	w0, [sp, #224]
  403d38:	mov	x0, x28
  403d3c:	bl	409f80 <__fxstatat@plt+0x6e90>
  403d40:	bl	40970c <__fxstatat@plt+0x661c>
  403d44:	cbz	x23, 403e38 <__fxstatat@plt+0xd48>
  403d48:	cmp	w19, #0x1
  403d4c:	b.gt	403dbc <__fxstatat@plt+0xccc>
  403d50:	sub	w26, w19, #0x1
  403d54:	add	x26, x26, #0x2
  403d58:	mov	x20, #0x1                   	// #1
  403d5c:	mov	w24, w20
  403d60:	sub	x27, x22, #0x8
  403d64:	adrp	x25, 42b000 <__fxstatat@plt+0x27f10>
  403d68:	add	x25, x25, #0x4e0
  403d6c:	b	403e14 <__fxstatat@plt+0xd24>
  403d70:	mov	w2, #0x5                   	// #5
  403d74:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403d78:	add	x1, x1, #0xda8
  403d7c:	mov	x0, #0x0                   	// #0
  403d80:	bl	402f90 <dcgettext@plt>
  403d84:	mov	x2, x0
  403d88:	mov	w1, #0x0                   	// #0
  403d8c:	mov	w0, #0x0                   	// #0
  403d90:	bl	402950 <error@plt>
  403d94:	mov	w0, #0x1                   	// #1
  403d98:	bl	403388 <__fxstatat@plt+0x298>
  403d9c:	mov	w2, #0x5                   	// #5
  403da0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403da4:	add	x1, x1, #0xde8
  403da8:	mov	x0, #0x0                   	// #0
  403dac:	bl	402f90 <dcgettext@plt>
  403db0:	mov	x1, x27
  403db4:	bl	40a5d8 <__fxstatat@plt+0x74e8>
  403db8:	b	403d34 <__fxstatat@plt+0xc44>
  403dbc:	add	x0, sp, #0xe0
  403dc0:	bl	405ae4 <__fxstatat@plt+0x29f4>
  403dc4:	b	403d50 <__fxstatat@plt+0xc60>
  403dc8:	mov	x0, x22
  403dcc:	bl	40a950 <__fxstatat@plt+0x7860>
  403dd0:	mov	x2, #0x0                   	// #0
  403dd4:	mov	x1, x0
  403dd8:	mov	x0, x23
  403ddc:	bl	40ae2c <__fxstatat@plt+0x7d3c>
  403de0:	mov	x21, x0
  403de4:	bl	40a9ec <__fxstatat@plt+0x78fc>
  403de8:	add	x2, sp, #0xe0
  403dec:	mov	x1, x21
  403df0:	mov	x0, x22
  403df4:	bl	403250 <__fxstatat@plt+0x160>
  403df8:	and	w22, w0, #0xff
  403dfc:	mov	x0, x21
  403e00:	bl	402e00 <free@plt>
  403e04:	and	w24, w22, w24
  403e08:	add	x20, x20, #0x1
  403e0c:	cmp	x26, x20
  403e10:	b.eq	403e68 <__fxstatat@plt+0xd78>  // b.none
  403e14:	cmp	w19, w20
  403e18:	cset	w0, eq  // eq = none
  403e1c:	strb	w0, [sp, #273]
  403e20:	ldr	x22, [x27, x20, lsl #3]
  403e24:	ldrb	w0, [x25, #16]
  403e28:	cbz	w0, 403dc8 <__fxstatat@plt+0xcd8>
  403e2c:	mov	x0, x22
  403e30:	bl	40a9ec <__fxstatat@plt+0x78fc>
  403e34:	b	403dc8 <__fxstatat@plt+0xcd8>
  403e38:	mov	w0, #0x1                   	// #1
  403e3c:	strb	w0, [sp, #273]
  403e40:	ldr	x19, [x21, x20]
  403e44:	ldr	x20, [x22, #8]
  403e48:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  403e4c:	ldrb	w0, [x0, #1264]
  403e50:	cbnz	w0, 403e88 <__fxstatat@plt+0xd98>
  403e54:	add	x2, sp, #0xe0
  403e58:	mov	x1, x20
  403e5c:	mov	x0, x19
  403e60:	bl	403250 <__fxstatat@plt+0x160>
  403e64:	and	w24, w0, #0xff
  403e68:	eor	w0, w24, #0x1
  403e6c:	ldp	x19, x20, [sp, #16]
  403e70:	ldp	x21, x22, [sp, #32]
  403e74:	ldp	x23, x24, [sp, #48]
  403e78:	ldp	x25, x26, [sp, #64]
  403e7c:	ldp	x27, x28, [sp, #80]
  403e80:	ldp	x29, x30, [sp], #304
  403e84:	ret
  403e88:	mov	x0, x19
  403e8c:	bl	40a9ec <__fxstatat@plt+0x78fc>
  403e90:	b	403e54 <__fxstatat@plt+0xd64>
  403e94:	tst	w24, #0xfffffffd
  403e98:	b.eq	403c48 <__fxstatat@plt+0xb58>  // b.none
  403e9c:	mov	w2, #0x5                   	// #5
  403ea0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403ea4:	add	x1, x1, #0xc78
  403ea8:	mov	x0, #0x0                   	// #0
  403eac:	bl	402f90 <dcgettext@plt>
  403eb0:	mov	x19, x0
  403eb4:	mov	x1, x25
  403eb8:	mov	w0, #0x4                   	// #4
  403ebc:	bl	40d900 <__fxstatat@plt+0xa810>
  403ec0:	mov	x3, x0
  403ec4:	mov	x2, x19
  403ec8:	mov	w1, w24
  403ecc:	mov	w0, #0x1                   	// #1
  403ed0:	bl	402950 <error@plt>
  403ed4:	ldr	x0, [x0, #8]
  403ed8:	ldr	x1, [x0, #88]
  403edc:	tbnz	x1, #63, 403efc <__fxstatat@plt+0xe0c>
  403ee0:	mov	x2, #0x1                   	// #1
  403ee4:	ldr	x1, [x0, #32]
  403ee8:	cbnz	x1, 403efc <__fxstatat@plt+0xe0c>
  403eec:	str	x2, [x0, #32]
  403ef0:	ldr	x0, [x0, #8]
  403ef4:	ldr	x1, [x0, #88]
  403ef8:	tbz	x1, #63, 403ee4 <__fxstatat@plt+0xdf4>
  403efc:	ret
  403f00:	stp	x29, x30, [sp, #-32]!
  403f04:	mov	x29, sp
  403f08:	str	x19, [sp, #16]
  403f0c:	mov	x19, x2
  403f10:	ldr	x2, [x2, #48]
  403f14:	cmn	x2, #0x1
  403f18:	b.eq	403f34 <__fxstatat@plt+0xe44>  // b.none
  403f1c:	ldr	x1, [x19, #48]
  403f20:	mov	w0, #0x0                   	// #0
  403f24:	tbnz	x1, #63, 403f64 <__fxstatat@plt+0xe74>
  403f28:	ldr	x19, [sp, #16]
  403f2c:	ldp	x29, x30, [sp], #32
  403f30:	ret
  403f34:	mov	w4, w3
  403f38:	mov	x3, x19
  403f3c:	mov	x2, x1
  403f40:	mov	w1, w0
  403f44:	mov	w0, #0x0                   	// #0
  403f48:	bl	4030f0 <__fxstatat@plt>
  403f4c:	cbz	w0, 403f1c <__fxstatat@plt+0xe2c>
  403f50:	mov	x0, #0xfffffffffffffffe    	// #-2
  403f54:	str	x0, [x19, #48]
  403f58:	bl	403040 <__errno_location@plt>
  403f5c:	ldrsw	x0, [x0]
  403f60:	str	x0, [x19, #8]
  403f64:	bl	403040 <__errno_location@plt>
  403f68:	ldr	x1, [x19, #8]
  403f6c:	str	w1, [x0]
  403f70:	mov	w0, #0xffffffff            	// #-1
  403f74:	b	403f28 <__fxstatat@plt+0xe38>
  403f78:	stp	x29, x30, [sp, #-176]!
  403f7c:	mov	x29, sp
  403f80:	stp	x19, x20, [sp, #16]
  403f84:	stp	x21, x22, [sp, #32]
  403f88:	mov	x20, x0
  403f8c:	mov	x19, x1
  403f90:	mov	x21, x2
  403f94:	ands	w22, w3, #0xff
  403f98:	cset	w2, ne  // ne = any
  403f9c:	lsl	w2, w2, #9
  403fa0:	ldr	x1, [x1, #48]
  403fa4:	ldr	w0, [x0, #44]
  403fa8:	bl	402a00 <unlinkat@plt>
  403fac:	cbz	w0, 403ff4 <__fxstatat@plt+0xf04>
  403fb0:	bl	403040 <__errno_location@plt>
  403fb4:	mov	x22, x0
  403fb8:	ldr	w0, [x0]
  403fbc:	cmp	w0, #0x1e
  403fc0:	b.eq	40405c <__fxstatat@plt+0xf6c>  // b.none
  403fc4:	ldr	w1, [x22]
  403fc8:	ldrb	w0, [x21]
  403fcc:	cbz	w0, 40409c <__fxstatat@plt+0xfac>
  403fd0:	cmp	w1, #0x16
  403fd4:	b.eq	40412c <__fxstatat@plt+0x103c>  // b.none
  403fd8:	b.gt	404090 <__fxstatat@plt+0xfa0>
  403fdc:	mov	w0, #0x2                   	// #2
  403fe0:	cmp	w1, w0
  403fe4:	b.eq	4040f0 <__fxstatat@plt+0x1000>  // b.none
  403fe8:	cmp	w1, #0x14
  403fec:	b.eq	4040f0 <__fxstatat@plt+0x1000>  // b.none
  403ff0:	b	40409c <__fxstatat@plt+0xfac>
  403ff4:	ldrb	w1, [x21, #26]
  403ff8:	mov	w0, #0x2                   	// #2
  403ffc:	cbz	w1, 4040f0 <__fxstatat@plt+0x1000>
  404000:	cbz	w22, 404040 <__fxstatat@plt+0xf50>
  404004:	mov	w2, #0x5                   	// #5
  404008:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40400c:	add	x1, x1, #0xe0
  404010:	mov	x0, #0x0                   	// #0
  404014:	bl	402f90 <dcgettext@plt>
  404018:	mov	x20, x0
  40401c:	ldr	x1, [x19, #56]
  404020:	mov	w0, #0x4                   	// #4
  404024:	bl	40d900 <__fxstatat@plt+0xa810>
  404028:	mov	x2, x0
  40402c:	mov	x1, x20
  404030:	mov	w0, #0x1                   	// #1
  404034:	bl	402ba0 <__printf_chk@plt>
  404038:	mov	w0, #0x2                   	// #2
  40403c:	b	4040f0 <__fxstatat@plt+0x1000>
  404040:	mov	w2, #0x5                   	// #5
  404044:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404048:	add	x1, x1, #0xf8
  40404c:	mov	x0, #0x0                   	// #0
  404050:	bl	402f90 <dcgettext@plt>
  404054:	mov	x20, x0
  404058:	b	40401c <__fxstatat@plt+0xf2c>
  40405c:	mov	w4, #0x100                 	// #256
  404060:	add	x3, sp, #0x30
  404064:	ldr	x2, [x19, #48]
  404068:	ldr	w1, [x20, #44]
  40406c:	mov	w0, #0x0                   	// #0
  404070:	bl	4030f0 <__fxstatat@plt>
  404074:	cbz	w0, 404084 <__fxstatat@plt+0xf94>
  404078:	ldr	w0, [x22]
  40407c:	cmp	w0, #0x2
  404080:	b.eq	403fc4 <__fxstatat@plt+0xed4>  // b.none
  404084:	mov	w0, #0x1e                  	// #30
  404088:	str	w0, [x22]
  40408c:	b	403fc4 <__fxstatat@plt+0xed4>
  404090:	mov	w0, #0x2                   	// #2
  404094:	cmp	w1, #0x54
  404098:	b.eq	4040f0 <__fxstatat@plt+0x1000>  // b.none
  40409c:	ldrh	w0, [x19, #108]
  4040a0:	cmp	w0, #0x4
  4040a4:	b.eq	404100 <__fxstatat@plt+0x1010>  // b.none
  4040a8:	ldr	w21, [x22]
  4040ac:	mov	w2, #0x5                   	// #5
  4040b0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4040b4:	add	x1, x1, #0x108
  4040b8:	mov	x0, #0x0                   	// #0
  4040bc:	bl	402f90 <dcgettext@plt>
  4040c0:	mov	x20, x0
  4040c4:	ldr	x1, [x19, #56]
  4040c8:	mov	w0, #0x4                   	// #4
  4040cc:	bl	40d900 <__fxstatat@plt+0xa810>
  4040d0:	mov	x3, x0
  4040d4:	mov	x2, x20
  4040d8:	mov	w1, w21
  4040dc:	mov	w0, #0x0                   	// #0
  4040e0:	bl	402950 <error@plt>
  4040e4:	mov	x0, x19
  4040e8:	bl	403ed4 <__fxstatat@plt+0xde4>
  4040ec:	mov	w0, #0x4                   	// #4
  4040f0:	ldp	x19, x20, [sp, #16]
  4040f4:	ldp	x21, x22, [sp, #32]
  4040f8:	ldp	x29, x30, [sp], #176
  4040fc:	ret
  404100:	sub	w0, w1, #0x14
  404104:	cmp	w1, #0x27
  404108:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  40410c:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  404110:	b.hi	4040a8 <__fxstatat@plt+0xfb8>  // b.pmore
  404114:	ldr	w0, [x19, #64]
  404118:	cmp	w0, #0x1
  40411c:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  404120:	b.ne	4040a8 <__fxstatat@plt+0xfb8>  // b.any
  404124:	str	w0, [x22]
  404128:	b	4040a8 <__fxstatat@plt+0xfb8>
  40412c:	mov	w0, #0x2                   	// #2
  404130:	b	4040f0 <__fxstatat@plt+0x1000>
  404134:	stp	x29, x30, [sp, #-32]!
  404138:	mov	x29, sp
  40413c:	str	x19, [sp, #16]
  404140:	mov	x19, x0
  404144:	mov	w2, #0x4                   	// #4
  404148:	bl	4122ec <__fxstatat@plt+0xf1fc>
  40414c:	mov	x0, x19
  404150:	bl	411c30 <__fxstatat@plt+0xeb40>
  404154:	ldr	x19, [sp, #16]
  404158:	ldp	x29, x30, [sp], #32
  40415c:	ret
  404160:	stp	x29, x30, [sp, #-224]!
  404164:	mov	x29, sp
  404168:	stp	x19, x20, [sp, #16]
  40416c:	stp	x21, x22, [sp, #32]
  404170:	stp	x23, x24, [sp, #48]
  404174:	stp	x25, x26, [sp, #64]
  404178:	stp	x27, x28, [sp, #80]
  40417c:	mov	x19, x1
  404180:	and	w24, w2, #0xff
  404184:	mov	x21, x3
  404188:	mov	w22, w4
  40418c:	ldr	w25, [x0, #44]
  404190:	ldr	x27, [x1, #56]
  404194:	ldr	x26, [x1, #48]
  404198:	cbz	x5, 404570 <__fxstatat@plt+0x1480>
  40419c:	mov	x20, x5
  4041a0:	mov	w0, #0x2                   	// #2
  4041a4:	str	w0, [x5]
  4041a8:	mov	x0, #0xffffffffffffffff    	// #-1
  4041ac:	str	x0, [sp, #144]
  4041b0:	cmp	w24, #0x0
  4041b4:	cset	w23, ne  // ne = any
  4041b8:	lsl	w23, w23, #2
  4041bc:	mov	w2, #0xc900                	// #51456
  4041c0:	mov	x1, x26
  4041c4:	mov	w0, w25
  4041c8:	bl	403020 <openat@plt>
  4041cc:	mov	w28, w0
  4041d0:	tbnz	w0, #31, 40420c <__fxstatat@plt+0x111c>
  4041d4:	bl	402cc0 <fdopendir@plt>
  4041d8:	mov	x24, x0
  4041dc:	cbz	x0, 404218 <__fxstatat@plt+0x1128>
  4041e0:	bl	403040 <__errno_location@plt>
  4041e4:	mov	x28, x0
  4041e8:	str	wzr, [x0]
  4041ec:	mov	x0, x24
  4041f0:	bl	402c20 <readdir@plt>
  4041f4:	cbz	x0, 4044dc <__fxstatat@plt+0x13ec>
  4041f8:	ldrb	w1, [x0, #19]
  4041fc:	cmp	w1, #0x2e
  404200:	b.eq	404224 <__fxstatat@plt+0x1134>  // b.none
  404204:	mov	x0, x24
  404208:	bl	402c80 <closedir@plt>
  40420c:	mov	w24, #0x0                   	// #0
  404210:	mov	w0, #0x3                   	// #3
  404214:	b	4044fc <__fxstatat@plt+0x140c>
  404218:	mov	w0, w28
  40421c:	bl	402c90 <close@plt>
  404220:	b	40420c <__fxstatat@plt+0x111c>
  404224:	ldrb	w1, [x0, #20]
  404228:	cmp	w1, #0x2e
  40422c:	cinc	x0, x0, eq  // eq = none
  404230:	ldrb	w0, [x0, #20]
  404234:	cmp	w0, #0x2f
  404238:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40423c:	b.eq	4041ec <__fxstatat@plt+0x10fc>  // b.none
  404240:	b	404204 <__fxstatat@plt+0x1114>
  404244:	mov	w3, #0x100                 	// #256
  404248:	add	x2, sp, #0x60
  40424c:	mov	x1, x26
  404250:	mov	w0, w25
  404254:	bl	403f00 <__fxstatat@plt+0xe10>
  404258:	cbnz	w0, 404294 <__fxstatat@plt+0x11a4>
  40425c:	ldr	w0, [sp, #112]
  404260:	and	w0, w0, #0xf000
  404264:	cmp	w0, #0xa, lsl #12
  404268:	b.eq	404544 <__fxstatat@plt+0x1454>  // b.none
  40426c:	mov	w3, #0x200                 	// #512
  404270:	mov	w2, #0x2                   	// #2
  404274:	mov	x1, x26
  404278:	mov	w0, w25
  40427c:	bl	403010 <faccessat@plt>
  404280:	cbz	w0, 404544 <__fxstatat@plt+0x1454>
  404284:	bl	403040 <__errno_location@plt>
  404288:	ldr	w0, [x0]
  40428c:	cmp	w0, #0xd
  404290:	b.eq	404480 <__fxstatat@plt+0x1390>  // b.none
  404294:	bl	403040 <__errno_location@plt>
  404298:	ldr	w20, [x0]
  40429c:	b	4042a8 <__fxstatat@plt+0x11b8>
  4042a0:	bl	403040 <__errno_location@plt>
  4042a4:	ldr	w20, [x0]
  4042a8:	mov	x1, x27
  4042ac:	mov	w0, #0x4                   	// #4
  4042b0:	bl	40d900 <__fxstatat@plt+0xa810>
  4042b4:	mov	x19, x0
  4042b8:	mov	w2, #0x5                   	// #5
  4042bc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4042c0:	add	x1, x1, #0x108
  4042c4:	mov	x0, #0x0                   	// #0
  4042c8:	bl	402f90 <dcgettext@plt>
  4042cc:	mov	x3, x19
  4042d0:	mov	x2, x0
  4042d4:	mov	w1, w20
  4042d8:	mov	w0, #0x0                   	// #0
  4042dc:	bl	402950 <error@plt>
  4042e0:	mov	w0, #0x4                   	// #4
  4042e4:	b	404554 <__fxstatat@plt+0x1464>
  4042e8:	ldr	w1, [x21, #4]
  4042ec:	mov	w0, #0x2                   	// #2
  4042f0:	cmp	w1, #0x3
  4042f4:	b.ne	404554 <__fxstatat@plt+0x1464>  // b.any
  4042f8:	mov	w20, w23
  4042fc:	mov	w21, #0xa                   	// #10
  404300:	mov	x1, x27
  404304:	mov	w0, #0x4                   	// #4
  404308:	bl	40d900 <__fxstatat@plt+0xa810>
  40430c:	mov	x19, x0
  404310:	cmp	w21, #0x4
  404314:	ccmp	w22, #0x2, #0x0, eq  // eq = none
  404318:	cset	w0, ne  // ne = any
  40431c:	orr	w24, w24, w0
  404320:	cbnz	w24, 404404 <__fxstatat@plt+0x1314>
  404324:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  404328:	ldr	x21, [x0, #1192]
  40432c:	cbz	w20, 404364 <__fxstatat@plt+0x1274>
  404330:	mov	w2, #0x5                   	// #5
  404334:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404338:	add	x1, x1, #0x120
  40433c:	mov	x0, #0x0                   	// #0
  404340:	bl	402f90 <dcgettext@plt>
  404344:	mov	x2, x0
  404348:	mov	x4, x19
  40434c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  404350:	ldr	x3, [x0, #2360]
  404354:	mov	w1, #0x1                   	// #1
  404358:	mov	x0, x21
  40435c:	bl	402d80 <__fprintf_chk@plt>
  404360:	b	40446c <__fxstatat@plt+0x137c>
  404364:	mov	w2, #0x5                   	// #5
  404368:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40436c:	add	x1, x1, #0x150
  404370:	mov	x0, #0x0                   	// #0
  404374:	bl	402f90 <dcgettext@plt>
  404378:	mov	x2, x0
  40437c:	b	404348 <__fxstatat@plt+0x1258>
  404380:	bl	403040 <__errno_location@plt>
  404384:	ldr	w20, [x0]
  404388:	mov	w2, #0x5                   	// #5
  40438c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404390:	add	x1, x1, #0x108
  404394:	mov	x0, #0x0                   	// #0
  404398:	bl	402f90 <dcgettext@plt>
  40439c:	mov	x3, x19
  4043a0:	mov	x2, x0
  4043a4:	mov	w1, w20
  4043a8:	mov	w0, #0x0                   	// #0
  4043ac:	bl	402950 <error@plt>
  4043b0:	mov	w0, #0x4                   	// #4
  4043b4:	b	404554 <__fxstatat@plt+0x1464>
  4043b8:	mov	w2, #0x5                   	// #5
  4043bc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4043c0:	add	x1, x1, #0x198
  4043c4:	mov	x0, #0x0                   	// #0
  4043c8:	bl	402f90 <dcgettext@plt>
  4043cc:	mov	x20, x0
  4043d0:	b	404440 <__fxstatat@plt+0x1350>
  4043d4:	mov	w21, #0x4                   	// #4
  4043d8:	b	404300 <__fxstatat@plt+0x1210>
  4043dc:	mov	w21, #0x4                   	// #4
  4043e0:	b	404300 <__fxstatat@plt+0x1210>
  4043e4:	mov	w20, #0x0                   	// #0
  4043e8:	cbz	w23, 40448c <__fxstatat@plt+0x139c>
  4043ec:	cmp	w23, #0x4
  4043f0:	b.eq	4044c0 <__fxstatat@plt+0x13d0>  // b.none
  4043f4:	mov	x1, x27
  4043f8:	mov	w0, #0x4                   	// #4
  4043fc:	bl	40d900 <__fxstatat@plt+0xa810>
  404400:	mov	x19, x0
  404404:	mov	w3, #0x100                 	// #256
  404408:	add	x2, sp, #0x60
  40440c:	mov	x1, x26
  404410:	mov	w0, w25
  404414:	bl	403f00 <__fxstatat@plt+0xe10>
  404418:	cbnz	w0, 404380 <__fxstatat@plt+0x1290>
  40441c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  404420:	ldr	x21, [x0, #1192]
  404424:	cbz	w20, 4043b8 <__fxstatat@plt+0x12c8>
  404428:	mov	w2, #0x5                   	// #5
  40442c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404430:	add	x1, x1, #0x170
  404434:	mov	x0, #0x0                   	// #0
  404438:	bl	402f90 <dcgettext@plt>
  40443c:	mov	x20, x0
  404440:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  404444:	ldr	x22, [x0, #2360]
  404448:	add	x0, sp, #0x60
  40444c:	bl	40ab8c <__fxstatat@plt+0x7a9c>
  404450:	mov	x5, x19
  404454:	mov	x4, x0
  404458:	mov	x3, x22
  40445c:	mov	x2, x20
  404460:	mov	w1, #0x1                   	// #1
  404464:	mov	x0, x21
  404468:	bl	402d80 <__fprintf_chk@plt>
  40446c:	bl	410108 <__fxstatat@plt+0xd018>
  404470:	ands	w0, w0, #0xff
  404474:	cset	w0, eq  // eq = none
  404478:	add	w0, w0, #0x2
  40447c:	b	404554 <__fxstatat@plt+0x1464>
  404480:	mov	w20, #0x1                   	// #1
  404484:	cbnz	w23, 4043ec <__fxstatat@plt+0x12fc>
  404488:	mov	w23, #0x1                   	// #1
  40448c:	mov	w3, #0x100                 	// #256
  404490:	add	x2, sp, #0x60
  404494:	mov	x1, x26
  404498:	mov	w0, w25
  40449c:	bl	403f00 <__fxstatat@plt+0xe10>
  4044a0:	cbnz	w0, 4042a0 <__fxstatat@plt+0x11b0>
  4044a4:	ldr	w0, [sp, #112]
  4044a8:	and	w0, w0, #0xf000
  4044ac:	cmp	w0, #0xa, lsl #12
  4044b0:	b.eq	4042e8 <__fxstatat@plt+0x11f8>  // b.none
  4044b4:	mov	w20, w23
  4044b8:	cmp	w0, #0x4, lsl #12
  4044bc:	b.ne	4043f4 <__fxstatat@plt+0x1304>  // b.any
  4044c0:	ldrb	w0, [x21, #9]
  4044c4:	cbnz	w0, 4043d4 <__fxstatat@plt+0x12e4>
  4044c8:	ldrb	w0, [x21, #10]
  4044cc:	tst	w24, w0
  4044d0:	b.ne	4043dc <__fxstatat@plt+0x12ec>  // b.any
  4044d4:	mov	w20, #0x15                  	// #21
  4044d8:	b	4042a8 <__fxstatat@plt+0x11b8>
  4044dc:	ldr	w28, [x28]
  4044e0:	mov	x0, x24
  4044e4:	bl	402c80 <closedir@plt>
  4044e8:	cmp	w28, #0x0
  4044ec:	cset	w24, eq  // eq = none
  4044f0:	mov	w0, #0x4                   	// #4
  4044f4:	mov	w1, #0x3                   	// #3
  4044f8:	csel	w0, w0, w1, eq  // eq = none
  4044fc:	str	w0, [x20]
  404500:	ldr	x1, [x19, #32]
  404504:	mov	w0, #0x3                   	// #3
  404508:	cbnz	x1, 404554 <__fxstatat@plt+0x1464>
  40450c:	ldr	w1, [x21, #4]
  404510:	mov	w0, #0x2                   	// #2
  404514:	cmp	w1, #0x5
  404518:	b.eq	404554 <__fxstatat@plt+0x1464>  // b.none
  40451c:	ldrb	w0, [x21]
  404520:	cbnz	w0, 404544 <__fxstatat@plt+0x1454>
  404524:	cmp	w1, #0x3
  404528:	b.eq	404538 <__fxstatat@plt+0x1448>  // b.none
  40452c:	ldrb	w1, [x21, #25]
  404530:	mov	w0, #0x2                   	// #2
  404534:	cbz	w1, 404554 <__fxstatat@plt+0x1464>
  404538:	bl	40fb40 <__fxstatat@plt+0xca50>
  40453c:	and	w0, w0, #0xff
  404540:	cbz	w0, 404244 <__fxstatat@plt+0x1154>
  404544:	ldr	w0, [x21, #4]
  404548:	cmp	w0, #0x3
  40454c:	b.eq	4043e4 <__fxstatat@plt+0x12f4>  // b.none
  404550:	mov	w0, #0x2                   	// #2
  404554:	ldp	x19, x20, [sp, #16]
  404558:	ldp	x21, x22, [sp, #32]
  40455c:	ldp	x23, x24, [sp, #48]
  404560:	ldp	x25, x26, [sp, #64]
  404564:	ldp	x27, x28, [sp, #80]
  404568:	ldp	x29, x30, [sp], #224
  40456c:	ret
  404570:	mov	x0, #0xffffffffffffffff    	// #-1
  404574:	str	x0, [sp, #144]
  404578:	mov	w23, #0x0                   	// #0
  40457c:	cbz	w24, 404500 <__fxstatat@plt+0x1410>
  404580:	mov	w23, #0x4                   	// #4
  404584:	mov	w24, #0x0                   	// #0
  404588:	b	404500 <__fxstatat@plt+0x1410>
  40458c:	stp	x29, x30, [sp, #-208]!
  404590:	mov	x29, sp
  404594:	stp	x21, x22, [sp, #32]
  404598:	mov	x22, x1
  40459c:	ldr	x1, [x0]
  4045a0:	cbz	x1, 404c20 <__fxstatat@plt+0x1b30>
  4045a4:	stp	x19, x20, [sp, #16]
  4045a8:	stp	x23, x24, [sp, #48]
  4045ac:	stp	x25, x26, [sp, #64]
  4045b0:	ldrb	w1, [x22, #8]
  4045b4:	cmp	w1, #0x0
  4045b8:	mov	x2, #0x0                   	// #0
  4045bc:	mov	w3, #0x218                 	// #536
  4045c0:	mov	w1, #0x258                 	// #600
  4045c4:	csel	w1, w3, w1, eq  // eq = none
  4045c8:	bl	40fe60 <__fxstatat@plt+0xcd70>
  4045cc:	mov	x20, x0
  4045d0:	mov	w21, #0x2                   	// #2
  4045d4:	adrp	x23, 415000 <__fxstatat@plt+0x11f10>
  4045d8:	add	x23, x23, #0x200
  4045dc:	adrp	x24, 415000 <__fxstatat@plt+0x11f10>
  4045e0:	add	x24, x24, #0x2b0
  4045e4:	b	404a2c <__fxstatat@plt+0x193c>
  4045e8:	mov	w21, w25
  4045ec:	b	404a2c <__fxstatat@plt+0x193c>
  4045f0:	bl	403040 <__errno_location@plt>
  4045f4:	mov	x19, x0
  4045f8:	ldr	w22, [x0]
  4045fc:	cbnz	w22, 404628 <__fxstatat@plt+0x1538>
  404600:	mov	x0, x20
  404604:	bl	411af0 <__fxstatat@plt+0xea00>
  404608:	cbnz	w0, 404be4 <__fxstatat@plt+0x1af4>
  40460c:	ldp	x19, x20, [sp, #16]
  404610:	ldp	x23, x24, [sp, #48]
  404614:	ldp	x25, x26, [sp, #64]
  404618:	mov	w0, w21
  40461c:	ldp	x21, x22, [sp, #32]
  404620:	ldp	x29, x30, [sp], #208
  404624:	ret
  404628:	mov	w2, #0x5                   	// #5
  40462c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404630:	add	x1, x1, #0x1b0
  404634:	mov	x0, #0x0                   	// #0
  404638:	bl	402f90 <dcgettext@plt>
  40463c:	mov	x2, x0
  404640:	mov	w1, w22
  404644:	mov	w0, #0x0                   	// #0
  404648:	bl	402950 <error@plt>
  40464c:	mov	w21, #0x4                   	// #4
  404650:	b	404600 <__fxstatat@plt+0x1510>
  404654:	ldrb	w0, [x22, #9]
  404658:	cbnz	w0, 404cb0 <__fxstatat@plt+0x1bc0>
  40465c:	ldrb	w0, [x22, #10]
  404660:	cbz	w0, 4046f8 <__fxstatat@plt+0x1608>
  404664:	mov	w2, #0xc900                	// #51456
  404668:	ldr	x1, [x19, #48]
  40466c:	ldr	w0, [x20, #44]
  404670:	bl	403020 <openat@plt>
  404674:	mov	w25, w0
  404678:	tbnz	w0, #31, 4046b4 <__fxstatat@plt+0x15c4>
  40467c:	bl	402cc0 <fdopendir@plt>
  404680:	mov	x26, x0
  404684:	cbz	x0, 4046cc <__fxstatat@plt+0x15dc>
  404688:	bl	403040 <__errno_location@plt>
  40468c:	mov	x25, x0
  404690:	str	wzr, [x0]
  404694:	mov	x0, x26
  404698:	bl	402c20 <readdir@plt>
  40469c:	cbz	x0, 404ca0 <__fxstatat@plt+0x1bb0>
  4046a0:	ldrb	w1, [x0, #19]
  4046a4:	cmp	w1, #0x2e
  4046a8:	b.eq	4046d8 <__fxstatat@plt+0x15e8>  // b.none
  4046ac:	mov	x0, x26
  4046b0:	bl	402c80 <closedir@plt>
  4046b4:	ldrb	w0, [x22, #10]
  4046b8:	cmp	w0, #0x0
  4046bc:	mov	w25, #0x27                  	// #39
  4046c0:	mov	w0, #0x15                  	// #21
  4046c4:	csel	w25, w25, w0, ne  // ne = any
  4046c8:	b	4046fc <__fxstatat@plt+0x160c>
  4046cc:	mov	w0, w25
  4046d0:	bl	402c90 <close@plt>
  4046d4:	b	4046b4 <__fxstatat@plt+0x15c4>
  4046d8:	ldrb	w1, [x0, #20]
  4046dc:	cmp	w1, #0x2e
  4046e0:	cinc	x0, x0, eq  // eq = none
  4046e4:	ldrb	w0, [x0, #20]
  4046e8:	cmp	w0, #0x2f
  4046ec:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4046f0:	b.eq	404694 <__fxstatat@plt+0x15a4>  // b.none
  4046f4:	b	4046ac <__fxstatat@plt+0x15bc>
  4046f8:	mov	w25, #0x15                  	// #21
  4046fc:	mov	w2, #0x5                   	// #5
  404700:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404704:	add	x1, x1, #0x108
  404708:	mov	x0, #0x0                   	// #0
  40470c:	bl	402f90 <dcgettext@plt>
  404710:	mov	x21, x0
  404714:	ldr	x1, [x19, #56]
  404718:	mov	w0, #0x4                   	// #4
  40471c:	bl	40d900 <__fxstatat@plt+0xa810>
  404720:	mov	x3, x0
  404724:	mov	x2, x21
  404728:	mov	w1, w25
  40472c:	mov	w0, #0x0                   	// #0
  404730:	bl	402950 <error@plt>
  404734:	mov	x0, x19
  404738:	bl	403ed4 <__fxstatat@plt+0xde4>
  40473c:	mov	x1, x19
  404740:	mov	x0, x20
  404744:	bl	404134 <__fxstatat@plt+0x1044>
  404748:	b	404abc <__fxstatat@plt+0x19cc>
  40474c:	ldrb	w1, [x0, #1]
  404750:	cmp	w1, #0x2e
  404754:	cinc	x0, x0, eq  // eq = none
  404758:	ldrb	w0, [x0, #1]
  40475c:	cmp	w0, #0x2f
  404760:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404764:	b.ne	404cd0 <__fxstatat@plt+0x1be0>  // b.any
  404768:	mov	w2, #0x5                   	// #5
  40476c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404770:	add	x1, x1, #0x1c0
  404774:	mov	x0, #0x0                   	// #0
  404778:	bl	402f90 <dcgettext@plt>
  40477c:	mov	x21, x0
  404780:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  404784:	add	x2, x2, #0x1f8
  404788:	mov	w1, #0x4                   	// #4
  40478c:	mov	w0, #0x0                   	// #0
  404790:	bl	40d874 <__fxstatat@plt+0xa784>
  404794:	mov	x25, x0
  404798:	mov	x2, x23
  40479c:	mov	w1, #0x4                   	// #4
  4047a0:	mov	w0, #0x1                   	// #1
  4047a4:	bl	40d874 <__fxstatat@plt+0xa784>
  4047a8:	mov	x26, x0
  4047ac:	ldr	x2, [x19, #56]
  4047b0:	mov	w1, #0x4                   	// #4
  4047b4:	mov	w0, #0x2                   	// #2
  4047b8:	bl	40d874 <__fxstatat@plt+0xa784>
  4047bc:	mov	x5, x0
  4047c0:	mov	x4, x26
  4047c4:	mov	x3, x25
  4047c8:	mov	x2, x21
  4047cc:	mov	w1, #0x0                   	// #0
  4047d0:	mov	w0, #0x0                   	// #0
  4047d4:	bl	402950 <error@plt>
  4047d8:	mov	x1, x19
  4047dc:	mov	x0, x20
  4047e0:	bl	404134 <__fxstatat@plt+0x1044>
  4047e4:	b	404abc <__fxstatat@plt+0x19cc>
  4047e8:	ldr	x1, [x19, #120]
  4047ec:	ldr	x0, [x0, #8]
  4047f0:	cmp	x1, x0
  4047f4:	b.ne	404ce8 <__fxstatat@plt+0x1bf8>  // b.any
  4047f8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4047fc:	add	x1, x1, #0x330
  404800:	ldr	x0, [x19, #56]
  404804:	bl	402d90 <strcmp@plt>
  404808:	cbnz	w0, 404878 <__fxstatat@plt+0x1788>
  40480c:	mov	w2, #0x5                   	// #5
  404810:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404814:	add	x1, x1, #0x208
  404818:	mov	x0, #0x0                   	// #0
  40481c:	bl	402f90 <dcgettext@plt>
  404820:	mov	x21, x0
  404824:	ldr	x1, [x19, #56]
  404828:	mov	w0, #0x4                   	// #4
  40482c:	bl	40d900 <__fxstatat@plt+0xa810>
  404830:	mov	x3, x0
  404834:	mov	x2, x21
  404838:	mov	w1, #0x0                   	// #0
  40483c:	mov	w0, #0x0                   	// #0
  404840:	bl	402950 <error@plt>
  404844:	mov	w2, #0x5                   	// #5
  404848:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40484c:	add	x1, x1, #0x278
  404850:	mov	x0, #0x0                   	// #0
  404854:	bl	402f90 <dcgettext@plt>
  404858:	mov	x2, x0
  40485c:	mov	w1, #0x0                   	// #0
  404860:	mov	w0, #0x0                   	// #0
  404864:	bl	402950 <error@plt>
  404868:	mov	x1, x19
  40486c:	mov	x0, x20
  404870:	bl	404134 <__fxstatat@plt+0x1044>
  404874:	b	404abc <__fxstatat@plt+0x19cc>
  404878:	mov	w2, #0x5                   	// #5
  40487c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404880:	add	x1, x1, #0x238
  404884:	mov	x0, #0x0                   	// #0
  404888:	bl	402f90 <dcgettext@plt>
  40488c:	mov	x21, x0
  404890:	ldr	x2, [x19, #56]
  404894:	mov	w1, #0x4                   	// #4
  404898:	mov	w0, #0x0                   	// #0
  40489c:	bl	40d874 <__fxstatat@plt+0xa784>
  4048a0:	mov	x25, x0
  4048a4:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  4048a8:	add	x2, x2, #0x330
  4048ac:	mov	w1, #0x4                   	// #4
  4048b0:	mov	w0, #0x1                   	// #1
  4048b4:	bl	40d874 <__fxstatat@plt+0xa784>
  4048b8:	mov	x4, x0
  4048bc:	mov	x3, x25
  4048c0:	mov	x2, x21
  4048c4:	mov	w1, #0x0                   	// #0
  4048c8:	mov	w0, #0x0                   	// #0
  4048cc:	bl	402950 <error@plt>
  4048d0:	b	404844 <__fxstatat@plt+0x1754>
  4048d4:	mov	x2, #0x0                   	// #0
  4048d8:	mov	x1, x23
  4048dc:	mov	x0, x25
  4048e0:	bl	40ae2c <__fxstatat@plt+0x7d3c>
  4048e4:	mov	x25, x0
  4048e8:	cbz	x0, 404900 <__fxstatat@plt+0x1810>
  4048ec:	add	x2, sp, #0x50
  4048f0:	mov	x1, x0
  4048f4:	mov	w0, #0x0                   	// #0
  4048f8:	bl	402f40 <__lxstat@plt>
  4048fc:	cbz	w0, 404c28 <__fxstatat@plt+0x1b38>
  404900:	mov	w2, #0x5                   	// #5
  404904:	mov	x1, x24
  404908:	mov	x0, #0x0                   	// #0
  40490c:	bl	402f90 <dcgettext@plt>
  404910:	mov	x21, x0
  404914:	mov	x2, x25
  404918:	mov	w1, #0x4                   	// #4
  40491c:	mov	w0, #0x0                   	// #0
  404920:	bl	40d874 <__fxstatat@plt+0xa784>
  404924:	mov	x26, x0
  404928:	ldr	x2, [x19, #48]
  40492c:	mov	w1, #0x4                   	// #4
  404930:	mov	w0, #0x1                   	// #1
  404934:	bl	40d874 <__fxstatat@plt+0xa784>
  404938:	mov	x4, x0
  40493c:	mov	x3, x26
  404940:	mov	x2, x21
  404944:	mov	w1, #0x0                   	// #0
  404948:	mov	w0, #0x0                   	// #0
  40494c:	bl	402950 <error@plt>
  404950:	mov	x0, x25
  404954:	bl	402e00 <free@plt>
  404958:	mov	x1, x19
  40495c:	mov	x0, x20
  404960:	bl	404134 <__fxstatat@plt+0x1044>
  404964:	b	404abc <__fxstatat@plt+0x19cc>
  404968:	ldr	w0, [sp, #80]
  40496c:	cmp	w0, #0x4
  404970:	b.ne	404a08 <__fxstatat@plt+0x1918>  // b.any
  404974:	mov	w3, #0x1                   	// #1
  404978:	mov	x2, x22
  40497c:	mov	x1, x19
  404980:	mov	x0, x20
  404984:	bl	403f78 <__fxstatat@plt+0xe88>
  404988:	mov	w25, w0
  40498c:	mov	x1, x19
  404990:	mov	x0, x20
  404994:	bl	404134 <__fxstatat@plt+0x1044>
  404998:	cmp	w25, #0x2
  40499c:	b.eq	404a08 <__fxstatat@plt+0x1918>  // b.none
  4049a0:	b	404d18 <__fxstatat@plt+0x1c28>
  4049a4:	cmp	w3, #0x6
  4049a8:	b.ne	4049d0 <__fxstatat@plt+0x18e0>  // b.any
  4049ac:	ldrb	w0, [x22, #8]
  4049b0:	cbz	w0, 4049d0 <__fxstatat@plt+0x18e0>
  4049b4:	ldr	x0, [x19, #88]
  4049b8:	cmp	x0, #0x0
  4049bc:	b.le	4049d0 <__fxstatat@plt+0x18e0>
  4049c0:	ldr	x1, [x19, #120]
  4049c4:	ldr	x0, [x20, #24]
  4049c8:	cmp	x1, x0
  4049cc:	b.ne	404ac4 <__fxstatat@plt+0x19d4>  // b.any
  4049d0:	and	w3, w3, #0xfffffffd
  4049d4:	and	w3, w3, #0xffff
  4049d8:	cmp	w3, #0x4
  4049dc:	cset	w26, eq  // eq = none
  4049e0:	mov	x5, #0x0                   	// #0
  4049e4:	mov	w4, #0x3                   	// #3
  4049e8:	mov	x3, x22
  4049ec:	mov	w2, w26
  4049f0:	mov	x1, x19
  4049f4:	mov	x0, x20
  4049f8:	bl	404160 <__fxstatat@plt+0x1070>
  4049fc:	mov	w25, w0
  404a00:	cmp	w0, #0x2
  404a04:	b.eq	404b08 <__fxstatat@plt+0x1a18>  // b.none
  404a08:	sub	w0, w25, #0x2
  404a0c:	cmp	w0, #0x2
  404a10:	b.hi	404bc4 <__fxstatat@plt+0x1ad4>  // b.pmore
  404a14:	cmp	w25, #0x4
  404a18:	b.eq	4045e8 <__fxstatat@plt+0x14f8>  // b.none
  404a1c:	cmp	w25, #0x3
  404a20:	ccmp	w21, #0x2, #0x0, eq  // eq = none
  404a24:	mov	w0, #0x3                   	// #3
  404a28:	csel	w21, w21, w0, ne  // ne = any
  404a2c:	mov	x0, x20
  404a30:	bl	411c30 <__fxstatat@plt+0xeb40>
  404a34:	mov	x19, x0
  404a38:	cbz	x0, 4045f0 <__fxstatat@plt+0x1500>
  404a3c:	ldrh	w3, [x0, #108]
  404a40:	cmp	w3, #0x1
  404a44:	b.eq	404654 <__fxstatat@plt+0x1564>  // b.none
  404a48:	sub	w0, w3, #0x2
  404a4c:	and	w0, w0, #0xffff
  404a50:	cmp	w0, #0xb
  404a54:	b.hi	404b74 <__fxstatat@plt+0x1a84>  // b.pmore
  404a58:	mov	x2, #0x1                   	// #1
  404a5c:	lsl	x2, x2, x3
  404a60:	mov	x0, #0x3d58                	// #15704
  404a64:	tst	x2, x0
  404a68:	b.ne	4049a4 <__fxstatat@plt+0x18b4>  // b.any
  404a6c:	tbnz	w2, #7, 404b24 <__fxstatat@plt+0x1a34>
  404a70:	tbz	w2, #2, 404b74 <__fxstatat@plt+0x1a84>
  404a74:	mov	w2, #0x5                   	// #5
  404a78:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404a7c:	add	x1, x1, #0x328
  404a80:	mov	x0, #0x0                   	// #0
  404a84:	bl	402f90 <dcgettext@plt>
  404a88:	mov	x21, x0
  404a8c:	ldr	x2, [x19, #56]
  404a90:	mov	w1, #0x3                   	// #3
  404a94:	mov	w0, #0x0                   	// #0
  404a98:	bl	40da00 <__fxstatat@plt+0xa910>
  404a9c:	mov	x3, x0
  404aa0:	mov	x2, x21
  404aa4:	mov	w1, #0x0                   	// #0
  404aa8:	mov	w0, #0x0                   	// #0
  404aac:	bl	402950 <error@plt>
  404ab0:	mov	x1, x19
  404ab4:	mov	x0, x20
  404ab8:	bl	404134 <__fxstatat@plt+0x1044>
  404abc:	mov	w21, #0x4                   	// #4
  404ac0:	b	404a2c <__fxstatat@plt+0x193c>
  404ac4:	mov	x0, x19
  404ac8:	bl	403ed4 <__fxstatat@plt+0xde4>
  404acc:	mov	w2, #0x5                   	// #5
  404ad0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404ad4:	add	x1, x1, #0x2d0
  404ad8:	mov	x0, #0x0                   	// #0
  404adc:	bl	402f90 <dcgettext@plt>
  404ae0:	mov	x21, x0
  404ae4:	ldr	x1, [x19, #56]
  404ae8:	mov	w0, #0x4                   	// #4
  404aec:	bl	40d900 <__fxstatat@plt+0xa810>
  404af0:	mov	x3, x0
  404af4:	mov	x2, x21
  404af8:	mov	w1, #0x0                   	// #0
  404afc:	mov	w0, #0x0                   	// #0
  404b00:	bl	402950 <error@plt>
  404b04:	b	404abc <__fxstatat@plt+0x19cc>
  404b08:	mov	w3, w26
  404b0c:	mov	x2, x22
  404b10:	mov	x1, x19
  404b14:	mov	x0, x20
  404b18:	bl	403f78 <__fxstatat@plt+0xe88>
  404b1c:	mov	w25, w0
  404b20:	b	404a08 <__fxstatat@plt+0x1918>
  404b24:	ldr	w25, [x19, #64]
  404b28:	mov	w2, #0x5                   	// #5
  404b2c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404b30:	add	x1, x1, #0x3e8
  404b34:	mov	x0, #0x0                   	// #0
  404b38:	bl	402f90 <dcgettext@plt>
  404b3c:	mov	x21, x0
  404b40:	ldr	x2, [x19, #56]
  404b44:	mov	w1, #0x3                   	// #3
  404b48:	mov	w0, #0x0                   	// #0
  404b4c:	bl	40da00 <__fxstatat@plt+0xa910>
  404b50:	mov	x3, x0
  404b54:	mov	x2, x21
  404b58:	mov	w1, w25
  404b5c:	mov	w0, #0x0                   	// #0
  404b60:	bl	402950 <error@plt>
  404b64:	mov	x1, x19
  404b68:	mov	x0, x20
  404b6c:	bl	404134 <__fxstatat@plt+0x1044>
  404b70:	b	404abc <__fxstatat@plt+0x19cc>
  404b74:	mov	w2, #0x5                   	// #5
  404b78:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404b7c:	add	x1, x1, #0x400
  404b80:	mov	x0, #0x0                   	// #0
  404b84:	bl	402f90 <dcgettext@plt>
  404b88:	mov	x20, x0
  404b8c:	ldrh	w21, [x19, #108]
  404b90:	ldr	x2, [x19, #56]
  404b94:	mov	w1, #0x3                   	// #3
  404b98:	mov	w0, #0x0                   	// #0
  404b9c:	bl	40da00 <__fxstatat@plt+0xa910>
  404ba0:	adrp	x5, 415000 <__fxstatat@plt+0x11f10>
  404ba4:	add	x5, x5, #0x438
  404ba8:	mov	x4, x0
  404bac:	mov	w3, w21
  404bb0:	mov	x2, x20
  404bb4:	mov	w1, #0x0                   	// #0
  404bb8:	mov	w0, #0x0                   	// #0
  404bbc:	bl	402950 <error@plt>
  404bc0:	bl	402ce0 <abort@plt>
  404bc4:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  404bc8:	add	x3, x3, #0x490
  404bcc:	mov	w2, #0x261                 	// #609
  404bd0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404bd4:	add	x1, x1, #0x450
  404bd8:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  404bdc:	add	x0, x0, #0x460
  404be0:	bl	403030 <__assert_fail@plt>
  404be4:	ldr	w19, [x19]
  404be8:	mov	w2, #0x5                   	// #5
  404bec:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404bf0:	add	x1, x1, #0x478
  404bf4:	mov	x0, #0x0                   	// #0
  404bf8:	bl	402f90 <dcgettext@plt>
  404bfc:	mov	x2, x0
  404c00:	mov	w1, w19
  404c04:	mov	w0, #0x0                   	// #0
  404c08:	bl	402950 <error@plt>
  404c0c:	mov	w21, #0x4                   	// #4
  404c10:	ldp	x19, x20, [sp, #16]
  404c14:	ldp	x23, x24, [sp, #48]
  404c18:	ldp	x25, x26, [sp, #64]
  404c1c:	b	404618 <__fxstatat@plt+0x1528>
  404c20:	mov	w21, #0x2                   	// #2
  404c24:	b	404618 <__fxstatat@plt+0x1528>
  404c28:	mov	x0, x25
  404c2c:	bl	402e00 <free@plt>
  404c30:	ldr	x1, [x20, #24]
  404c34:	ldr	x0, [sp, #80]
  404c38:	cmp	x1, x0
  404c3c:	b.eq	404cf0 <__fxstatat@plt+0x1c00>  // b.none
  404c40:	mov	w2, #0x5                   	// #5
  404c44:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404c48:	add	x1, x1, #0x2d0
  404c4c:	mov	x0, #0x0                   	// #0
  404c50:	bl	402f90 <dcgettext@plt>
  404c54:	mov	x21, x0
  404c58:	ldr	x1, [x19, #56]
  404c5c:	mov	w0, #0x4                   	// #4
  404c60:	bl	40d900 <__fxstatat@plt+0xa810>
  404c64:	mov	x3, x0
  404c68:	mov	x2, x21
  404c6c:	mov	w1, #0x0                   	// #0
  404c70:	mov	w0, #0x0                   	// #0
  404c74:	bl	402950 <error@plt>
  404c78:	mov	w2, #0x5                   	// #5
  404c7c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404c80:	add	x1, x1, #0x300
  404c84:	mov	x0, #0x0                   	// #0
  404c88:	bl	402f90 <dcgettext@plt>
  404c8c:	mov	x2, x0
  404c90:	mov	w1, #0x0                   	// #0
  404c94:	mov	w0, #0x0                   	// #0
  404c98:	bl	402950 <error@plt>
  404c9c:	b	404958 <__fxstatat@plt+0x1868>
  404ca0:	ldr	w25, [x25]
  404ca4:	mov	x0, x26
  404ca8:	bl	402c80 <closedir@plt>
  404cac:	cbnz	w25, 4046b4 <__fxstatat@plt+0x15c4>
  404cb0:	ldr	x0, [x19, #88]
  404cb4:	cbnz	x0, 404cf0 <__fxstatat@plt+0x1c00>
  404cb8:	ldr	x25, [x19, #48]
  404cbc:	mov	x0, x25
  404cc0:	bl	40a950 <__fxstatat@plt+0x7860>
  404cc4:	ldrb	w1, [x0]
  404cc8:	cmp	w1, #0x2e
  404ccc:	b.eq	40474c <__fxstatat@plt+0x165c>  // b.none
  404cd0:	ldr	x0, [x22, #16]
  404cd4:	cbz	x0, 404ce8 <__fxstatat@plt+0x1bf8>
  404cd8:	ldr	x2, [x19, #128]
  404cdc:	ldr	x1, [x0]
  404ce0:	cmp	x2, x1
  404ce4:	b.eq	4047e8 <__fxstatat@plt+0x16f8>  // b.none
  404ce8:	ldrb	w0, [x22, #24]
  404cec:	cbnz	w0, 4048d4 <__fxstatat@plt+0x17e4>
  404cf0:	add	x5, sp, #0x50
  404cf4:	mov	w4, #0x2                   	// #2
  404cf8:	mov	x3, x22
  404cfc:	mov	w2, #0x1                   	// #1
  404d00:	mov	x1, x19
  404d04:	mov	x0, x20
  404d08:	bl	404160 <__fxstatat@plt+0x1070>
  404d0c:	mov	w25, w0
  404d10:	cmp	w0, #0x2
  404d14:	b.eq	404968 <__fxstatat@plt+0x1878>  // b.none
  404d18:	mov	x0, x19
  404d1c:	bl	403ed4 <__fxstatat@plt+0xde4>
  404d20:	mov	x1, x19
  404d24:	mov	x0, x20
  404d28:	bl	404134 <__fxstatat@plt+0x1044>
  404d2c:	b	404a08 <__fxstatat@plt+0x1918>
  404d30:	ret
  404d34:	stp	x29, x30, [sp, #-16]!
  404d38:	mov	x29, sp
  404d3c:	mov	w0, #0x4                   	// #4
  404d40:	bl	40d900 <__fxstatat@plt+0xa810>
  404d44:	ldp	x29, x30, [sp], #16
  404d48:	ret
  404d4c:	and	w1, w1, #0xf000
  404d50:	cmp	w1, #0xa, lsl #12
  404d54:	b.ne	404d60 <__fxstatat@plt+0x1c70>  // b.any
  404d58:	mov	w0, #0x1                   	// #1
  404d5c:	ret
  404d60:	stp	x29, x30, [sp, #-32]!
  404d64:	mov	x29, sp
  404d68:	str	x19, [sp, #16]
  404d6c:	mov	x19, x0
  404d70:	bl	40fb40 <__fxstatat@plt+0xca50>
  404d74:	and	w1, w0, #0xff
  404d78:	mov	w0, #0x1                   	// #1
  404d7c:	cbz	w1, 404d8c <__fxstatat@plt+0x1c9c>
  404d80:	ldr	x19, [sp, #16]
  404d84:	ldp	x29, x30, [sp], #32
  404d88:	ret
  404d8c:	mov	w1, #0x2                   	// #2
  404d90:	mov	x0, x19
  404d94:	bl	402a50 <euidaccess@plt>
  404d98:	cmp	w0, #0x0
  404d9c:	cset	w0, eq  // eq = none
  404da0:	b	404d80 <__fxstatat@plt+0x1c90>
  404da4:	stp	x29, x30, [sp, #-80]!
  404da8:	mov	x29, sp
  404dac:	stp	x19, x20, [sp, #16]
  404db0:	stp	x21, x22, [sp, #32]
  404db4:	mov	x21, x0
  404db8:	mov	x19, x1
  404dbc:	mov	x20, x2
  404dc0:	ldr	w1, [x2, #16]
  404dc4:	mov	x0, x19
  404dc8:	bl	404d4c <__fxstatat@plt+0x1c5c>
  404dcc:	and	w1, w0, #0xff
  404dd0:	cbnz	w1, 404e88 <__fxstatat@plt+0x1d98>
  404dd4:	str	x23, [sp, #48]
  404dd8:	add	x1, sp, #0x40
  404ddc:	ldr	w0, [x20, #16]
  404de0:	bl	40acb4 <__fxstatat@plt+0x7bc4>
  404de4:	strb	wzr, [sp, #74]
  404de8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  404dec:	ldr	x22, [x0, #1192]
  404df0:	ldrb	w0, [x21, #24]
  404df4:	cbnz	w0, 404e04 <__fxstatat@plt+0x1d14>
  404df8:	ldr	w0, [x21, #20]
  404dfc:	tst	w0, #0xffff00
  404e00:	b.eq	404e6c <__fxstatat@plt+0x1d7c>  // b.none
  404e04:	mov	w2, #0x5                   	// #5
  404e08:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404e0c:	add	x1, x1, #0x498
  404e10:	mov	x0, #0x0                   	// #0
  404e14:	bl	402f90 <dcgettext@plt>
  404e18:	mov	x21, x0
  404e1c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  404e20:	ldr	x23, [x0, #2360]
  404e24:	mov	x1, x19
  404e28:	mov	w0, #0x4                   	// #4
  404e2c:	bl	40d900 <__fxstatat@plt+0xa810>
  404e30:	ldr	w5, [x20, #16]
  404e34:	add	x6, sp, #0x41
  404e38:	and	x5, x5, #0xfff
  404e3c:	mov	x4, x0
  404e40:	mov	x3, x23
  404e44:	mov	x2, x21
  404e48:	mov	w1, #0x1                   	// #1
  404e4c:	mov	x0, x22
  404e50:	bl	402d80 <__fprintf_chk@plt>
  404e54:	ldr	x23, [sp, #48]
  404e58:	bl	410108 <__fxstatat@plt+0xd018>
  404e5c:	ldp	x19, x20, [sp, #16]
  404e60:	ldp	x21, x22, [sp, #32]
  404e64:	ldp	x29, x30, [sp], #80
  404e68:	ret
  404e6c:	mov	w2, #0x5                   	// #5
  404e70:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404e74:	add	x1, x1, #0x4c8
  404e78:	mov	x0, #0x0                   	// #0
  404e7c:	bl	402f90 <dcgettext@plt>
  404e80:	mov	x21, x0
  404e84:	b	404e1c <__fxstatat@plt+0x1d2c>
  404e88:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  404e8c:	ldr	x21, [x0, #1192]
  404e90:	mov	w2, #0x5                   	// #5
  404e94:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404e98:	add	x1, x1, #0x500
  404e9c:	mov	x0, #0x0                   	// #0
  404ea0:	bl	402f90 <dcgettext@plt>
  404ea4:	mov	x20, x0
  404ea8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  404eac:	ldr	x22, [x0, #2360]
  404eb0:	mov	x1, x19
  404eb4:	mov	w0, #0x4                   	// #4
  404eb8:	bl	40d900 <__fxstatat@plt+0xa810>
  404ebc:	mov	x4, x0
  404ec0:	mov	x3, x22
  404ec4:	mov	x2, x20
  404ec8:	mov	w1, #0x1                   	// #1
  404ecc:	mov	x0, x21
  404ed0:	bl	402d80 <__fprintf_chk@plt>
  404ed4:	b	404e58 <__fxstatat@plt+0x1d68>
  404ed8:	stp	x29, x30, [sp, #-64]!
  404edc:	mov	x29, sp
  404ee0:	stp	x19, x20, [sp, #16]
  404ee4:	str	x23, [sp, #48]
  404ee8:	mov	w23, w0
  404eec:	mov	x20, x1
  404ef0:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  404ef4:	ldr	x1, [x1, #1272]
  404ef8:	cbz	x1, 404f44 <__fxstatat@plt+0x1e54>
  404efc:	cbz	x20, 404f7c <__fxstatat@plt+0x1e8c>
  404f00:	stp	x21, x22, [sp, #32]
  404f04:	adrp	x22, 42b000 <__fxstatat@plt+0x27f10>
  404f08:	adrp	x21, 42b000 <__fxstatat@plt+0x27f10>
  404f0c:	ldr	x19, [x22, #1056]
  404f10:	cmp	x19, x20
  404f14:	csel	x19, x19, x20, ls  // ls = plast
  404f18:	mov	x2, x19
  404f1c:	ldr	x1, [x21, #1272]
  404f20:	mov	w0, w23
  404f24:	bl	40af34 <__fxstatat@plt+0x7e44>
  404f28:	cmp	x0, x19
  404f2c:	b.ne	404f84 <__fxstatat@plt+0x1e94>  // b.any
  404f30:	subs	x20, x20, x19
  404f34:	b.ne	404f0c <__fxstatat@plt+0x1e1c>  // b.any
  404f38:	mov	w0, #0x1                   	// #1
  404f3c:	ldp	x21, x22, [sp, #32]
  404f40:	b	404f8c <__fxstatat@plt+0x1e9c>
  404f44:	mov	x1, #0x1                   	// #1
  404f48:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  404f4c:	ldr	x0, [x0, #1056]
  404f50:	bl	402c10 <calloc@plt>
  404f54:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  404f58:	str	x0, [x1, #1272]
  404f5c:	cbnz	x0, 404efc <__fxstatat@plt+0x1e0c>
  404f60:	add	x0, x1, #0x4f8
  404f64:	add	x0, x0, #0x8
  404f68:	str	x0, [x1, #1272]
  404f6c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  404f70:	mov	x1, #0x400                 	// #1024
  404f74:	str	x1, [x0, #1056]
  404f78:	b	404efc <__fxstatat@plt+0x1e0c>
  404f7c:	mov	w0, #0x1                   	// #1
  404f80:	b	404f8c <__fxstatat@plt+0x1e9c>
  404f84:	mov	w0, #0x0                   	// #0
  404f88:	ldp	x21, x22, [sp, #32]
  404f8c:	ldp	x19, x20, [sp, #16]
  404f90:	ldr	x23, [sp, #48]
  404f94:	ldp	x29, x30, [sp], #64
  404f98:	ret
  404f9c:	stp	x29, x30, [sp, #-32]!
  404fa0:	mov	x29, sp
  404fa4:	str	x19, [sp, #16]
  404fa8:	mov	x3, x2
  404fac:	mov	x2, x1
  404fb0:	mov	w1, #0x3                   	// #3
  404fb4:	bl	402fe0 <fallocate@plt>
  404fb8:	mov	w19, w0
  404fbc:	tbnz	w0, #31, 404fd0 <__fxstatat@plt+0x1ee0>
  404fc0:	mov	w0, w19
  404fc4:	ldr	x19, [sp, #16]
  404fc8:	ldp	x29, x30, [sp], #32
  404fcc:	ret
  404fd0:	bl	403040 <__errno_location@plt>
  404fd4:	ldr	w0, [x0]
  404fd8:	cmp	w0, #0x26
  404fdc:	mov	w1, #0x5f                  	// #95
  404fe0:	ccmp	w0, w1, #0x4, ne  // ne = any
  404fe4:	csel	w19, w19, wzr, ne  // ne = any
  404fe8:	b	404fc0 <__fxstatat@plt+0x1ed0>
  404fec:	stp	x29, x30, [sp, #-48]!
  404ff0:	mov	x29, sp
  404ff4:	stp	x19, x20, [sp, #16]
  404ff8:	stp	x21, x22, [sp, #32]
  404ffc:	mov	w21, w0
  405000:	mov	x22, x1
  405004:	and	w20, w2, #0xff
  405008:	mov	x19, x3
  40500c:	mov	w2, #0x1                   	// #1
  405010:	mov	x1, x3
  405014:	bl	402a60 <lseek@plt>
  405018:	tbnz	x0, #63, 405038 <__fxstatat@plt+0x1f48>
  40501c:	cbnz	w20, 405080 <__fxstatat@plt+0x1f90>
  405020:	mov	w20, #0x1                   	// #1
  405024:	mov	w0, w20
  405028:	ldp	x19, x20, [sp, #16]
  40502c:	ldp	x21, x22, [sp, #32]
  405030:	ldp	x29, x30, [sp], #48
  405034:	ret
  405038:	bl	403040 <__errno_location@plt>
  40503c:	ldr	w20, [x0]
  405040:	mov	w2, #0x5                   	// #5
  405044:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405048:	add	x1, x1, #0x518
  40504c:	mov	x0, #0x0                   	// #0
  405050:	bl	402f90 <dcgettext@plt>
  405054:	mov	x19, x0
  405058:	mov	x1, x22
  40505c:	mov	w0, #0x4                   	// #4
  405060:	bl	40d900 <__fxstatat@plt+0xa810>
  405064:	mov	x3, x0
  405068:	mov	x2, x19
  40506c:	mov	w1, w20
  405070:	mov	w0, #0x0                   	// #0
  405074:	bl	402950 <error@plt>
  405078:	mov	w20, #0x0                   	// #0
  40507c:	b	405024 <__fxstatat@plt+0x1f34>
  405080:	mov	x2, x19
  405084:	sub	x1, x0, x19
  405088:	mov	w0, w21
  40508c:	bl	404f9c <__fxstatat@plt+0x1eac>
  405090:	tbz	w0, #31, 405024 <__fxstatat@plt+0x1f34>
  405094:	bl	403040 <__errno_location@plt>
  405098:	ldr	w20, [x0]
  40509c:	mov	w2, #0x5                   	// #5
  4050a0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4050a4:	add	x1, x1, #0x528
  4050a8:	mov	x0, #0x0                   	// #0
  4050ac:	bl	402f90 <dcgettext@plt>
  4050b0:	mov	x19, x0
  4050b4:	mov	x1, x22
  4050b8:	mov	w0, #0x4                   	// #4
  4050bc:	bl	40d900 <__fxstatat@plt+0xa810>
  4050c0:	mov	x3, x0
  4050c4:	mov	x2, x19
  4050c8:	mov	w1, w20
  4050cc:	mov	w0, #0x0                   	// #0
  4050d0:	bl	402950 <error@plt>
  4050d4:	mov	w20, #0x0                   	// #0
  4050d8:	b	405024 <__fxstatat@plt+0x1f34>
  4050dc:	stp	x29, x30, [sp, #-176]!
  4050e0:	mov	x29, sp
  4050e4:	stp	x23, x24, [sp, #48]
  4050e8:	str	w0, [sp, #140]
  4050ec:	str	w1, [sp, #116]
  4050f0:	str	x2, [sp, #128]
  4050f4:	str	x3, [sp, #144]
  4050f8:	and	w0, w5, #0xff
  4050fc:	str	w0, [sp, #136]
  405100:	str	x6, [sp, #160]
  405104:	str	x7, [sp, #120]
  405108:	ldr	x0, [sp, #192]
  40510c:	strb	wzr, [x0]
  405110:	ldr	x0, [sp, #184]
  405114:	str	xzr, [x0]
  405118:	ldr	x0, [sp, #176]
  40511c:	cbz	x0, 405404 <__fxstatat@plt+0x2314>
  405120:	stp	x19, x20, [sp, #16]
  405124:	stp	x25, x26, [sp, #64]
  405128:	stp	x27, x28, [sp, #80]
  40512c:	mov	x28, x4
  405130:	cmp	x4, #0x0
  405134:	csel	x0, x3, x4, eq  // eq = none
  405138:	str	x0, [sp, #168]
  40513c:	mov	x25, #0x0                   	// #0
  405140:	mov	w23, #0x0                   	// #0
  405144:	ldr	x0, [sp, #144]
  405148:	ldr	x1, [sp, #176]
  40514c:	cmp	x0, x1
  405150:	csel	x2, x0, x1, ls  // ls = plast
  405154:	ldr	x1, [sp, #128]
  405158:	ldr	w0, [sp, #140]
  40515c:	bl	402f50 <read@plt>
  405160:	str	x0, [sp, #152]
  405164:	tbz	x0, #63, 4051d0 <__fxstatat@plt+0x20e0>
  405168:	bl	403040 <__errno_location@plt>
  40516c:	ldr	w19, [x0]
  405170:	cmp	w19, #0x4
  405174:	b.eq	4053c8 <__fxstatat@plt+0x22d8>  // b.none
  405178:	mov	w2, #0x5                   	// #5
  40517c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405180:	add	x1, x1, #0x540
  405184:	mov	x0, #0x0                   	// #0
  405188:	bl	402f90 <dcgettext@plt>
  40518c:	mov	x20, x0
  405190:	ldr	x1, [sp, #160]
  405194:	mov	w0, #0x4                   	// #4
  405198:	bl	40d900 <__fxstatat@plt+0xa810>
  40519c:	mov	x3, x0
  4051a0:	mov	x2, x20
  4051a4:	mov	w1, w19
  4051a8:	mov	w0, #0x0                   	// #0
  4051ac:	bl	402950 <error@plt>
  4051b0:	mov	w23, #0x0                   	// #0
  4051b4:	ldp	x19, x20, [sp, #16]
  4051b8:	ldp	x25, x26, [sp, #64]
  4051bc:	ldp	x27, x28, [sp, #80]
  4051c0:	mov	w0, w23
  4051c4:	ldp	x23, x24, [sp, #48]
  4051c8:	ldp	x29, x30, [sp], #176
  4051cc:	ret
  4051d0:	stp	x21, x22, [sp, #32]
  4051d4:	ldr	x21, [sp, #152]
  4051d8:	cbz	x21, 4053fc <__fxstatat@plt+0x230c>
  4051dc:	ldr	x0, [sp, #184]
  4051e0:	ldr	x0, [x0]
  4051e4:	add	x0, x0, x21
  4051e8:	ldr	x1, [sp, #184]
  4051ec:	str	x0, [x1]
  4051f0:	ldr	x24, [sp, #128]
  4051f4:	str	x24, [sp, #104]
  4051f8:	ldr	x19, [sp, #168]
  4051fc:	b	4052b0 <__fxstatat@plt+0x21c0>
  405200:	mov	w20, #0x0                   	// #0
  405204:	b	405300 <__fxstatat@plt+0x2210>
  405208:	bl	403040 <__errno_location@plt>
  40520c:	ldr	w20, [x0]
  405210:	mov	w2, #0x5                   	// #5
  405214:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405218:	add	x1, x1, #0x558
  40521c:	mov	x0, #0x0                   	// #0
  405220:	bl	402f90 <dcgettext@plt>
  405224:	mov	x19, x0
  405228:	ldr	x1, [sp, #120]
  40522c:	mov	w0, #0x4                   	// #4
  405230:	bl	40d900 <__fxstatat@plt+0xa810>
  405234:	mov	x3, x0
  405238:	mov	x2, x19
  40523c:	mov	w1, w20
  405240:	mov	w0, #0x0                   	// #0
  405244:	bl	402950 <error@plt>
  405248:	ldp	x19, x20, [sp, #16]
  40524c:	ldp	x21, x22, [sp, #32]
  405250:	ldp	x25, x26, [sp, #64]
  405254:	ldp	x27, x28, [sp, #80]
  405258:	b	4051c0 <__fxstatat@plt+0x20d0>
  40525c:	ldr	x3, [sp, #96]
  405260:	ldrb	w2, [sp, #136]
  405264:	ldr	x1, [sp, #120]
  405268:	ldr	w0, [sp, #116]
  40526c:	bl	404fec <__fxstatat@plt+0x1efc>
  405270:	ands	w23, w0, #0xff
  405274:	b.ne	405490 <__fxstatat@plt+0x23a0>  // b.any
  405278:	ldp	x19, x20, [sp, #16]
  40527c:	ldp	x21, x22, [sp, #32]
  405280:	ldp	x25, x26, [sp, #64]
  405284:	ldp	x27, x28, [sp, #80]
  405288:	b	4051c0 <__fxstatat@plt+0x20d0>
  40528c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  405290:	sub	x0, x0, x19
  405294:	cmp	x0, x25
  405298:	b.cc	405348 <__fxstatat@plt+0x2258>  // b.lo, b.ul, b.last
  40529c:	add	x25, x25, x19
  4052a0:	mov	w23, w20
  4052a4:	add	x24, x24, x19
  4052a8:	subs	x21, x21, x19
  4052ac:	b.eq	4053a4 <__fxstatat@plt+0x22b4>  // b.none
  4052b0:	cmp	x19, x21
  4052b4:	csel	x19, x19, x21, ls  // ls = plast
  4052b8:	cmp	x28, #0x0
  4052bc:	cset	w20, ne  // ne = any
  4052c0:	cmp	x19, #0x0
  4052c4:	csel	w20, w20, wzr, ne  // ne = any
  4052c8:	cbz	w20, 405438 <__fxstatat@plt+0x2348>
  4052cc:	mov	x1, x24
  4052d0:	mov	x2, x19
  4052d4:	ldrb	w0, [x1]
  4052d8:	cbnz	w0, 405200 <__fxstatat@plt+0x2110>
  4052dc:	add	x1, x1, #0x1
  4052e0:	subs	x2, x2, #0x1
  4052e4:	b.eq	405300 <__fxstatat@plt+0x2210>  // b.none
  4052e8:	tst	x2, #0xf
  4052ec:	b.ne	4052d4 <__fxstatat@plt+0x21e4>  // b.any
  4052f0:	mov	x0, x24
  4052f4:	bl	402d50 <memcmp@plt>
  4052f8:	cmp	w0, #0x0
  4052fc:	cset	w20, eq  // eq = none
  405300:	cmp	w20, w23
  405304:	cset	w26, ne  // ne = any
  405308:	cmp	x25, #0x0
  40530c:	csel	w26, w26, wzr, ne  // ne = any
  405310:	mov	x0, x19
  405314:	cmp	x19, x21
  405318:	cset	w22, eq  // eq = none
  40531c:	eor	w1, w20, #0x1
  405320:	and	w22, w22, w1
  405324:	cmp	w26, #0x0
  405328:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  40532c:	b.eq	40528c <__fxstatat@plt+0x219c>  // b.none
  405330:	mov	w27, w26
  405334:	cbz	w26, 405460 <__fxstatat@plt+0x2370>
  405338:	str	x25, [sp, #96]
  40533c:	mov	x25, x19
  405340:	mov	w27, #0x0                   	// #0
  405344:	b	405470 <__fxstatat@plt+0x2380>
  405348:	mov	w2, #0x5                   	// #5
  40534c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405350:	add	x1, x1, #0x570
  405354:	mov	x0, #0x0                   	// #0
  405358:	bl	402f90 <dcgettext@plt>
  40535c:	mov	x19, x0
  405360:	ldr	x1, [sp, #160]
  405364:	mov	w0, #0x4                   	// #4
  405368:	bl	40d900 <__fxstatat@plt+0xa810>
  40536c:	mov	x3, x0
  405370:	mov	x2, x19
  405374:	mov	w1, #0x0                   	// #0
  405378:	mov	w0, #0x0                   	// #0
  40537c:	bl	402950 <error@plt>
  405380:	mov	w23, #0x0                   	// #0
  405384:	ldp	x19, x20, [sp, #16]
  405388:	ldp	x21, x22, [sp, #32]
  40538c:	ldp	x25, x26, [sp, #64]
  405390:	ldp	x27, x28, [sp, #80]
  405394:	b	4051c0 <__fxstatat@plt+0x20d0>
  405398:	mov	w23, w20
  40539c:	str	x24, [sp, #104]
  4053a0:	b	4052a4 <__fxstatat@plt+0x21b4>
  4053a4:	mov	w20, w23
  4053a8:	ldr	x0, [sp, #176]
  4053ac:	ldr	x1, [sp, #152]
  4053b0:	sub	x0, x0, x1
  4053b4:	str	x0, [sp, #176]
  4053b8:	ldr	x0, [sp, #192]
  4053bc:	strb	w20, [x0]
  4053c0:	mov	w23, w20
  4053c4:	ldp	x21, x22, [sp, #32]
  4053c8:	ldr	x0, [sp, #176]
  4053cc:	cbnz	x0, 405144 <__fxstatat@plt+0x2054>
  4053d0:	cbz	w23, 40540c <__fxstatat@plt+0x231c>
  4053d4:	mov	x3, x25
  4053d8:	ldrb	w2, [sp, #136]
  4053dc:	ldr	x1, [sp, #120]
  4053e0:	ldr	w0, [sp, #116]
  4053e4:	bl	404fec <__fxstatat@plt+0x1efc>
  4053e8:	and	w23, w0, #0xff
  4053ec:	ldp	x19, x20, [sp, #16]
  4053f0:	ldp	x25, x26, [sp, #64]
  4053f4:	ldp	x27, x28, [sp, #80]
  4053f8:	b	4051c0 <__fxstatat@plt+0x20d0>
  4053fc:	ldp	x21, x22, [sp, #32]
  405400:	b	4053d0 <__fxstatat@plt+0x22e0>
  405404:	mov	w23, #0x1                   	// #1
  405408:	b	4051c0 <__fxstatat@plt+0x20d0>
  40540c:	mov	w23, #0x1                   	// #1
  405410:	ldp	x19, x20, [sp, #16]
  405414:	ldp	x25, x26, [sp, #64]
  405418:	ldp	x27, x28, [sp, #80]
  40541c:	b	4051c0 <__fxstatat@plt+0x20d0>
  405420:	cbnz	w26, 4053a8 <__fxstatat@plt+0x22b8>
  405424:	mov	x21, #0x0                   	// #0
  405428:	mov	w23, w20
  40542c:	str	x24, [sp, #104]
  405430:	mov	x25, #0x0                   	// #0
  405434:	b	4052a4 <__fxstatat@plt+0x21b4>
  405438:	mov	x0, x19
  40543c:	cset	w27, eq  // eq = none
  405440:	cmp	x19, x21
  405444:	cset	w22, eq  // eq = none
  405448:	eor	w1, w23, #0x1
  40544c:	and	w22, w22, w1
  405450:	orr	w22, w27, w22
  405454:	mov	w20, w23
  405458:	cbz	w22, 40528c <__fxstatat@plt+0x219c>
  40545c:	mov	w20, w23
  405460:	add	x1, x25, x19
  405464:	str	x1, [sp, #96]
  405468:	mov	x25, x0
  40546c:	mov	w26, #0x0                   	// #0
  405470:	cbnz	w23, 40525c <__fxstatat@plt+0x216c>
  405474:	ldr	x2, [sp, #96]
  405478:	ldr	x1, [sp, #104]
  40547c:	ldr	w0, [sp, #116]
  405480:	bl	40af34 <__fxstatat@plt+0x7e44>
  405484:	ldr	x1, [sp, #96]
  405488:	cmp	x1, x0
  40548c:	b.ne	405208 <__fxstatat@plt+0x2118>  // b.any
  405490:	cbz	w22, 405398 <__fxstatat@plt+0x22a8>
  405494:	cbnz	w27, 405420 <__fxstatat@plt+0x2330>
  405498:	cbz	w26, 405428 <__fxstatat@plt+0x2338>
  40549c:	mov	w23, w20
  4054a0:	str	x24, [sp, #104]
  4054a4:	mov	x19, #0x0                   	// #0
  4054a8:	b	4052a4 <__fxstatat@plt+0x21b4>
  4054ac:	stp	x29, x30, [sp, #-16]!
  4054b0:	mov	x29, sp
  4054b4:	mov	w3, w0
  4054b8:	mov	x0, x1
  4054bc:	mov	w1, w2
  4054c0:	tbz	w3, #31, 4054d0 <__fxstatat@plt+0x23e0>
  4054c4:	bl	402b20 <chmod@plt>
  4054c8:	ldp	x29, x30, [sp], #16
  4054cc:	ret
  4054d0:	mov	w0, w3
  4054d4:	bl	402c00 <fchmod@plt>
  4054d8:	b	4054c8 <__fxstatat@plt+0x23d8>
  4054dc:	stp	x29, x30, [sp, #-48]!
  4054e0:	mov	x29, sp
  4054e4:	mov	x7, x2
  4054e8:	ldrb	w2, [x4, #35]
  4054ec:	cbz	w2, 405548 <__fxstatat@plt+0x2458>
  4054f0:	ldrb	w5, [x4, #40]
  4054f4:	cbnz	w5, 40554c <__fxstatat@plt+0x245c>
  4054f8:	ldrb	w2, [x4, #41]
  4054fc:	cbnz	w2, 4055c0 <__fxstatat@plt+0x24d0>
  405500:	ldr	x6, [x4, #32]
  405504:	and	x6, x6, #0xff000000ff00
  405508:	mov	w8, #0x1                   	// #1
  40550c:	mov	w5, #0x0                   	// #0
  405510:	adrp	x4, 405000 <__fxstatat@plt+0x1f10>
  405514:	add	x4, x4, #0x628
  405518:	b	405560 <__fxstatat@plt+0x2470>
  40551c:	adrp	x2, 405000 <__fxstatat@plt+0x1f10>
  405520:	add	x2, x2, #0x5dc
  405524:	cmp	x6, #0x0
  405528:	csel	x2, x2, xzr, ne  // ne = any
  40552c:	orr	w5, w5, w8
  405530:	tst	x5, #0x1
  405534:	add	x3, sp, #0x18
  405538:	csel	x3, x3, xzr, ne  // ne = any
  40553c:	mov	x1, x7
  405540:	bl	402ee0 <attr_copy_file@plt>
  405544:	b	4055b0 <__fxstatat@plt+0x24c0>
  405548:	mov	w5, #0x1                   	// #1
  40554c:	ldr	x6, [x4, #32]
  405550:	and	x6, x6, #0xff000000ff00
  405554:	mov	w8, #0x0                   	// #0
  405558:	adrp	x4, 405000 <__fxstatat@plt+0x1f10>
  40555c:	add	x4, x4, #0x6dc
  405560:	str	x4, [sp, #24]
  405564:	adrp	x2, 404000 <__fxstatat@plt+0xf10>
  405568:	add	x2, x2, #0xd34
  40556c:	str	x2, [sp, #32]
  405570:	adrp	x2, 404000 <__fxstatat@plt+0xf10>
  405574:	add	x2, x2, #0xd30
  405578:	str	x2, [sp, #40]
  40557c:	cmp	w1, #0x0
  405580:	ccmp	w3, #0x0, #0x1, ge  // ge = tcont
  405584:	b.lt	40551c <__fxstatat@plt+0x242c>  // b.tstop
  405588:	adrp	x4, 405000 <__fxstatat@plt+0x1f10>
  40558c:	add	x4, x4, #0x5dc
  405590:	cmp	x6, #0x0
  405594:	csel	x4, x4, xzr, ne  // ne = any
  405598:	orr	w5, w5, w8
  40559c:	tst	x5, #0x1
  4055a0:	add	x5, sp, #0x18
  4055a4:	csel	x5, x5, xzr, ne  // ne = any
  4055a8:	mov	x2, x7
  4055ac:	bl	402e40 <attr_copy_fd@plt>
  4055b0:	cmp	w0, #0x0
  4055b4:	cset	w0, eq  // eq = none
  4055b8:	ldp	x29, x30, [sp], #48
  4055bc:	ret
  4055c0:	ldr	x6, [x4, #32]
  4055c4:	and	x6, x6, #0xff000000ff00
  4055c8:	mov	w8, #0x0                   	// #0
  4055cc:	mov	w5, #0x0                   	// #0
  4055d0:	adrp	x4, 405000 <__fxstatat@plt+0x1f10>
  4055d4:	add	x4, x4, #0x628
  4055d8:	b	405560 <__fxstatat@plt+0x2470>
  4055dc:	stp	x29, x30, [sp, #-32]!
  4055e0:	mov	x29, sp
  4055e4:	stp	x19, x20, [sp, #16]
  4055e8:	mov	x19, x0
  4055ec:	mov	x20, x1
  4055f0:	mov	x2, #0x10                  	// #16
  4055f4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4055f8:	add	x1, x1, #0x588
  4055fc:	bl	402b70 <strncmp@plt>
  405600:	cbnz	w0, 405610 <__fxstatat@plt+0x2520>
  405604:	ldp	x19, x20, [sp, #16]
  405608:	ldp	x29, x30, [sp], #32
  40560c:	ret
  405610:	mov	x1, x20
  405614:	mov	x0, x19
  405618:	bl	402f00 <attr_copy_check_permissions@plt>
  40561c:	cmp	w0, #0x0
  405620:	cset	w0, ne  // ne = any
  405624:	b	405604 <__fxstatat@plt+0x2514>
  405628:	stp	x29, x30, [sp, #-272]!
  40562c:	mov	x29, sp
  405630:	str	x19, [sp, #16]
  405634:	mov	x19, x1
  405638:	str	x2, [sp, #224]
  40563c:	str	x3, [sp, #232]
  405640:	str	x4, [sp, #240]
  405644:	str	x5, [sp, #248]
  405648:	str	x6, [sp, #256]
  40564c:	str	x7, [sp, #264]
  405650:	str	q0, [sp, #96]
  405654:	str	q1, [sp, #112]
  405658:	str	q2, [sp, #128]
  40565c:	str	q3, [sp, #144]
  405660:	str	q4, [sp, #160]
  405664:	str	q5, [sp, #176]
  405668:	str	q6, [sp, #192]
  40566c:	str	q7, [sp, #208]
  405670:	bl	403040 <__errno_location@plt>
  405674:	ldr	w1, [x0]
  405678:	cmp	w1, #0x5f
  40567c:	mov	w0, #0x3d                  	// #61
  405680:	ccmp	w1, w0, #0x4, ne  // ne = any
  405684:	b.ne	405694 <__fxstatat@plt+0x25a4>  // b.any
  405688:	ldr	x19, [sp, #16]
  40568c:	ldp	x29, x30, [sp], #272
  405690:	ret
  405694:	add	x0, sp, #0x110
  405698:	str	x0, [sp, #64]
  40569c:	str	x0, [sp, #72]
  4056a0:	add	x0, sp, #0xe0
  4056a4:	str	x0, [sp, #80]
  4056a8:	mov	w0, #0xffffffd0            	// #-48
  4056ac:	str	w0, [sp, #88]
  4056b0:	mov	w0, #0xffffff80            	// #-128
  4056b4:	str	w0, [sp, #92]
  4056b8:	ldp	x2, x3, [sp, #64]
  4056bc:	stp	x2, x3, [sp, #32]
  4056c0:	ldp	x2, x3, [sp, #80]
  4056c4:	stp	x2, x3, [sp, #48]
  4056c8:	add	x3, sp, #0x20
  4056cc:	mov	x2, x19
  4056d0:	mov	w0, #0x0                   	// #0
  4056d4:	bl	40f5a4 <__fxstatat@plt+0xc4b4>
  4056d8:	b	405688 <__fxstatat@plt+0x2598>
  4056dc:	stp	x29, x30, [sp, #-272]!
  4056e0:	mov	x29, sp
  4056e4:	str	x19, [sp, #16]
  4056e8:	mov	x19, x1
  4056ec:	str	x2, [sp, #224]
  4056f0:	str	x3, [sp, #232]
  4056f4:	str	x4, [sp, #240]
  4056f8:	str	x5, [sp, #248]
  4056fc:	str	x6, [sp, #256]
  405700:	str	x7, [sp, #264]
  405704:	str	q0, [sp, #96]
  405708:	str	q1, [sp, #112]
  40570c:	str	q2, [sp, #128]
  405710:	str	q3, [sp, #144]
  405714:	str	q4, [sp, #160]
  405718:	str	q5, [sp, #176]
  40571c:	str	q6, [sp, #192]
  405720:	str	q7, [sp, #208]
  405724:	bl	403040 <__errno_location@plt>
  405728:	ldr	w1, [x0]
  40572c:	add	x0, sp, #0x110
  405730:	str	x0, [sp, #64]
  405734:	str	x0, [sp, #72]
  405738:	add	x0, sp, #0xe0
  40573c:	str	x0, [sp, #80]
  405740:	mov	w0, #0xffffffd0            	// #-48
  405744:	str	w0, [sp, #88]
  405748:	mov	w0, #0xffffff80            	// #-128
  40574c:	str	w0, [sp, #92]
  405750:	ldp	x2, x3, [sp, #64]
  405754:	stp	x2, x3, [sp, #32]
  405758:	ldp	x2, x3, [sp, #80]
  40575c:	stp	x2, x3, [sp, #48]
  405760:	add	x3, sp, #0x20
  405764:	mov	x2, x19
  405768:	mov	w0, #0x0                   	// #0
  40576c:	bl	40f5a4 <__fxstatat@plt+0xc4b4>
  405770:	ldr	x19, [sp, #16]
  405774:	ldp	x29, x30, [sp], #272
  405778:	ret
  40577c:	stp	x29, x30, [sp, #-32]!
  405780:	mov	x29, sp
  405784:	str	x19, [sp, #16]
  405788:	bl	403040 <__errno_location@plt>
  40578c:	mov	w19, #0x5f                  	// #95
  405790:	str	w19, [x0]
  405794:	mov	w2, #0x5                   	// #5
  405798:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40579c:	add	x1, x1, #0x5a0
  4057a0:	mov	x0, #0x0                   	// #0
  4057a4:	bl	402f90 <dcgettext@plt>
  4057a8:	mov	x2, x0
  4057ac:	mov	w1, w19
  4057b0:	mov	w0, #0x1                   	// #1
  4057b4:	bl	402950 <error@plt>
  4057b8:	stp	x29, x30, [sp, #-48]!
  4057bc:	mov	x29, sp
  4057c0:	stp	x19, x20, [sp, #16]
  4057c4:	str	x21, [sp, #32]
  4057c8:	mov	x21, x1
  4057cc:	mov	x19, x2
  4057d0:	mov	x2, x0
  4057d4:	mov	w1, #0x4                   	// #4
  4057d8:	mov	w0, #0x0                   	// #0
  4057dc:	bl	40d874 <__fxstatat@plt+0xa784>
  4057e0:	mov	x20, x0
  4057e4:	mov	x2, x21
  4057e8:	mov	w1, #0x4                   	// #4
  4057ec:	mov	w0, #0x1                   	// #1
  4057f0:	bl	40d874 <__fxstatat@plt+0xa784>
  4057f4:	mov	x3, x0
  4057f8:	mov	x2, x20
  4057fc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405800:	add	x1, x1, #0x5d8
  405804:	mov	w0, #0x1                   	// #1
  405808:	bl	402ba0 <__printf_chk@plt>
  40580c:	cbz	x19, 405844 <__fxstatat@plt+0x2754>
  405810:	mov	w2, #0x5                   	// #5
  405814:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405818:	add	x1, x1, #0x5e8
  40581c:	mov	x0, #0x0                   	// #0
  405820:	bl	402f90 <dcgettext@plt>
  405824:	mov	x20, x0
  405828:	mov	x1, x19
  40582c:	mov	w0, #0x4                   	// #4
  405830:	bl	40d900 <__fxstatat@plt+0xa810>
  405834:	mov	x2, x0
  405838:	mov	x1, x20
  40583c:	mov	w0, #0x1                   	// #1
  405840:	bl	402ba0 <__printf_chk@plt>
  405844:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  405848:	ldr	x0, [x0, #1216]
  40584c:	ldr	x1, [x0, #40]
  405850:	ldr	x2, [x0, #48]
  405854:	cmp	x1, x2
  405858:	b.cs	40587c <__fxstatat@plt+0x278c>  // b.hs, b.nlast
  40585c:	add	x2, x1, #0x1
  405860:	str	x2, [x0, #40]
  405864:	mov	w0, #0xa                   	// #10
  405868:	strb	w0, [x1]
  40586c:	ldp	x19, x20, [sp, #16]
  405870:	ldr	x21, [sp, #32]
  405874:	ldp	x29, x30, [sp], #48
  405878:	ret
  40587c:	mov	w1, #0xa                   	// #10
  405880:	bl	402d10 <__overflow@plt>
  405884:	b	40586c <__fxstatat@plt+0x277c>
  405888:	stp	x29, x30, [sp, #-48]!
  40588c:	mov	x29, sp
  405890:	stp	x19, x20, [sp, #16]
  405894:	stp	x21, x22, [sp, #32]
  405898:	mov	x22, x0
  40589c:	mov	x20, x1
  4058a0:	and	w21, w3, #0xff
  4058a4:	tst	w4, #0xff
  4058a8:	cset	w4, ne  // ne = any
  4058ac:	mov	w6, #0xffffffff            	// #-1
  4058b0:	mov	w5, w2
  4058b4:	lsl	w4, w4, #10
  4058b8:	mov	x3, x1
  4058bc:	mov	w2, #0xffffff9c            	// #-100
  4058c0:	mov	x1, x0
  4058c4:	mov	w0, w2
  4058c8:	bl	409b60 <__fxstatat@plt+0x6a70>
  4058cc:	mov	w19, w0
  4058d0:	cmp	w0, #0x0
  4058d4:	b.gt	4058f8 <__fxstatat@plt+0x2808>
  4058d8:	ands	w19, w21, w0, lsr #31
  4058dc:	b.ne	405954 <__fxstatat@plt+0x2864>  // b.any
  4058e0:	mov	w19, #0x1                   	// #1
  4058e4:	mov	w0, w19
  4058e8:	ldp	x19, x20, [sp, #16]
  4058ec:	ldp	x21, x22, [sp, #32]
  4058f0:	ldp	x29, x30, [sp], #48
  4058f4:	ret
  4058f8:	mov	w2, #0x5                   	// #5
  4058fc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405900:	add	x1, x1, #0x5f8
  405904:	mov	x0, #0x0                   	// #0
  405908:	bl	402f90 <dcgettext@plt>
  40590c:	mov	x21, x0
  405910:	mov	x2, x20
  405914:	mov	w1, #0x4                   	// #4
  405918:	mov	w0, #0x0                   	// #0
  40591c:	bl	40d874 <__fxstatat@plt+0xa784>
  405920:	mov	x20, x0
  405924:	mov	x2, x22
  405928:	mov	w1, #0x4                   	// #4
  40592c:	mov	w0, #0x1                   	// #1
  405930:	bl	40d874 <__fxstatat@plt+0xa784>
  405934:	mov	x4, x0
  405938:	mov	x3, x20
  40593c:	mov	x2, x21
  405940:	mov	w1, w19
  405944:	mov	w0, #0x0                   	// #0
  405948:	bl	402950 <error@plt>
  40594c:	mov	w19, #0x0                   	// #0
  405950:	b	4058e4 <__fxstatat@plt+0x27f4>
  405954:	mov	w2, #0x5                   	// #5
  405958:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40595c:	add	x1, x1, #0xf8
  405960:	mov	x0, #0x0                   	// #0
  405964:	bl	402f90 <dcgettext@plt>
  405968:	mov	x21, x0
  40596c:	mov	x1, x20
  405970:	mov	w0, #0x4                   	// #4
  405974:	bl	40d900 <__fxstatat@plt+0xa810>
  405978:	mov	x2, x0
  40597c:	mov	x1, x21
  405980:	mov	w0, #0x1                   	// #1
  405984:	bl	402ba0 <__printf_chk@plt>
  405988:	b	4058e4 <__fxstatat@plt+0x27f4>
  40598c:	stp	x29, x30, [sp, #-48]!
  405990:	mov	x29, sp
  405994:	stp	x19, x20, [sp, #16]
  405998:	mov	x19, x4
  40599c:	ldrb	w1, [x4, #37]
  4059a0:	cbz	w1, 4059dc <__fxstatat@plt+0x28ec>
  4059a4:	mov	x20, x0
  4059a8:	ldrb	w0, [x4, #35]
  4059ac:	cbz	w0, 405a04 <__fxstatat@plt+0x2914>
  4059b0:	ldrb	w0, [x4, #38]
  4059b4:	cbnz	w0, 405a04 <__fxstatat@plt+0x2914>
  4059b8:	bl	403040 <__errno_location@plt>
  4059bc:	mov	w1, #0x5f                  	// #95
  4059c0:	str	w1, [x0]
  4059c4:	ldrb	w19, [x19, #38]
  4059c8:	eor	w19, w19, #0x1
  4059cc:	mov	w0, w19
  4059d0:	ldp	x19, x20, [sp, #16]
  4059d4:	ldp	x29, x30, [sp], #48
  4059d8:	ret
  4059dc:	and	w3, w3, #0xff
  4059e0:	ldrb	w19, [x4, #33]
  4059e4:	ands	w19, w3, w19
  4059e8:	b.ne	4059f4 <__fxstatat@plt+0x2904>  // b.any
  4059ec:	mov	w19, #0x1                   	// #1
  4059f0:	b	4059cc <__fxstatat@plt+0x28dc>
  4059f4:	bl	403040 <__errno_location@plt>
  4059f8:	mov	w1, #0x5f                  	// #95
  4059fc:	str	w1, [x0]
  405a00:	b	4059cc <__fxstatat@plt+0x28dc>
  405a04:	stp	x21, x22, [sp, #32]
  405a08:	bl	403040 <__errno_location@plt>
  405a0c:	mov	w22, #0x5f                  	// #95
  405a10:	str	w22, [x0]
  405a14:	mov	w2, #0x5                   	// #5
  405a18:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405a1c:	add	x1, x1, #0x620
  405a20:	mov	x0, #0x0                   	// #0
  405a24:	bl	402f90 <dcgettext@plt>
  405a28:	mov	x21, x0
  405a2c:	mov	x1, x20
  405a30:	mov	w0, #0x4                   	// #4
  405a34:	bl	40d900 <__fxstatat@plt+0xa810>
  405a38:	mov	x3, x0
  405a3c:	mov	x2, x21
  405a40:	mov	w1, w22
  405a44:	mov	w0, #0x0                   	// #0
  405a48:	bl	402950 <error@plt>
  405a4c:	ldp	x21, x22, [sp, #32]
  405a50:	b	4059c4 <__fxstatat@plt+0x28d4>
  405a54:	stp	x29, x30, [sp, #-48]!
  405a58:	mov	x29, sp
  405a5c:	stp	x19, x20, [sp, #16]
  405a60:	mov	x19, x0
  405a64:	ldrb	w0, [x3, #35]
  405a68:	cbz	w0, 405a90 <__fxstatat@plt+0x29a0>
  405a6c:	ldrb	w0, [x3, #38]
  405a70:	cbnz	w0, 405a90 <__fxstatat@plt+0x29a0>
  405a74:	bl	403040 <__errno_location@plt>
  405a78:	mov	w1, #0x5f                  	// #95
  405a7c:	str	w1, [x0]
  405a80:	mov	w0, #0x0                   	// #0
  405a84:	ldp	x19, x20, [sp, #16]
  405a88:	ldp	x29, x30, [sp], #48
  405a8c:	ret
  405a90:	str	x21, [sp, #32]
  405a94:	bl	403040 <__errno_location@plt>
  405a98:	mov	w21, #0x5f                  	// #95
  405a9c:	str	w21, [x0]
  405aa0:	mov	w2, #0x5                   	// #5
  405aa4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405aa8:	add	x1, x1, #0x648
  405aac:	mov	x0, #0x0                   	// #0
  405ab0:	bl	402f90 <dcgettext@plt>
  405ab4:	mov	x20, x0
  405ab8:	mov	x2, x19
  405abc:	mov	w1, #0x4                   	// #4
  405ac0:	mov	w0, #0x0                   	// #0
  405ac4:	bl	40d874 <__fxstatat@plt+0xa784>
  405ac8:	mov	x3, x0
  405acc:	mov	x2, x20
  405ad0:	mov	w1, w21
  405ad4:	mov	w0, #0x0                   	// #0
  405ad8:	bl	402950 <error@plt>
  405adc:	ldr	x21, [sp, #32]
  405ae0:	b	405a80 <__fxstatat@plt+0x2990>
  405ae4:	stp	x29, x30, [sp, #-32]!
  405ae8:	mov	x29, sp
  405aec:	str	x19, [sp, #16]
  405af0:	mov	x19, x0
  405af4:	adrp	x4, 40b000 <__fxstatat@plt+0x7f10>
  405af8:	add	x4, x4, #0xfb0
  405afc:	adrp	x3, 40b000 <__fxstatat@plt+0x7f10>
  405b00:	add	x3, x3, #0xf04
  405b04:	adrp	x2, 40b000 <__fxstatat@plt+0x7f10>
  405b08:	add	x2, x2, #0xebc
  405b0c:	mov	x1, #0x0                   	// #0
  405b10:	mov	x0, #0x3d                  	// #61
  405b14:	bl	40b83c <__fxstatat@plt+0x874c>
  405b18:	str	x0, [x19, #64]
  405b1c:	ldr	x19, [sp, #16]
  405b20:	ldp	x29, x30, [sp], #32
  405b24:	ret
  405b28:	stp	x29, x30, [sp, #-32]!
  405b2c:	mov	x29, sp
  405b30:	str	x19, [sp, #16]
  405b34:	mov	x19, x0
  405b38:	adrp	x4, 40b000 <__fxstatat@plt+0x7f10>
  405b3c:	add	x4, x4, #0xfb0
  405b40:	adrp	x3, 40b000 <__fxstatat@plt+0x7f10>
  405b44:	add	x3, x3, #0xf04
  405b48:	adrp	x2, 40b000 <__fxstatat@plt+0x7f10>
  405b4c:	add	x2, x2, #0xef4
  405b50:	mov	x1, #0x0                   	// #0
  405b54:	mov	x0, #0x3d                  	// #61
  405b58:	bl	40b83c <__fxstatat@plt+0x874c>
  405b5c:	str	x0, [x19, #72]
  405b60:	ldr	x19, [sp, #16]
  405b64:	ldp	x29, x30, [sp], #32
  405b68:	ret
  405b6c:	stp	x29, x30, [sp, #-32]!
  405b70:	mov	x29, sp
  405b74:	str	x19, [sp, #16]
  405b78:	mov	x19, x0
  405b7c:	stp	xzr, xzr, [x0]
  405b80:	stp	xzr, xzr, [x0, #16]
  405b84:	stp	xzr, xzr, [x0, #32]
  405b88:	stp	xzr, xzr, [x0, #48]
  405b8c:	stp	xzr, xzr, [x0, #64]
  405b90:	bl	402990 <geteuid@plt>
  405b94:	cmp	w0, #0x0
  405b98:	cset	w0, eq  // eq = none
  405b9c:	strb	w0, [x19, #27]
  405ba0:	strb	w0, [x19, #26]
  405ba4:	mov	w0, #0xffffffff            	// #-1
  405ba8:	str	w0, [x19, #52]
  405bac:	ldr	x19, [sp, #16]
  405bb0:	ldp	x29, x30, [sp], #32
  405bb4:	ret
  405bb8:	stp	x29, x30, [sp, #-32]!
  405bbc:	mov	x29, sp
  405bc0:	str	x19, [sp, #16]
  405bc4:	mov	x19, x0
  405bc8:	bl	403040 <__errno_location@plt>
  405bcc:	ldr	w0, [x0]
  405bd0:	cmp	w0, #0x1
  405bd4:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  405bd8:	mov	w0, #0x0                   	// #0
  405bdc:	b.ne	405be8 <__fxstatat@plt+0x2af8>  // b.any
  405be0:	ldrb	w0, [x19, #26]
  405be4:	eor	w0, w0, #0x1
  405be8:	and	w0, w0, #0x1
  405bec:	ldr	x19, [sp, #16]
  405bf0:	ldp	x29, x30, [sp], #32
  405bf4:	ret
  405bf8:	stp	x29, x30, [sp, #-64]!
  405bfc:	mov	x29, sp
  405c00:	stp	x19, x20, [sp, #16]
  405c04:	stp	x21, x22, [sp, #32]
  405c08:	stp	x23, x24, [sp, #48]
  405c0c:	mov	x20, x0
  405c10:	mov	x21, x1
  405c14:	mov	w19, w2
  405c18:	ldr	w23, [x3, #24]
  405c1c:	ldr	w22, [x3, #28]
  405c20:	tst	w4, #0xff
  405c24:	b.ne	405c60 <__fxstatat@plt+0x2b70>  // b.any
  405c28:	ldr	x0, [x0, #24]
  405c2c:	and	x0, x0, #0xffffffffffffff
  405c30:	and	x0, x0, #0xffff0000000000ff
  405c34:	cbnz	x0, 405dd4 <__fxstatat@plt+0x2ce4>
  405c38:	ldrb	w0, [x20, #43]
  405c3c:	cbz	w0, 405c60 <__fxstatat@plt+0x2b70>
  405c40:	ldr	w0, [x5, #16]
  405c44:	ldr	w2, [x20, #16]
  405c48:	and	w2, w2, w0
  405c4c:	and	w2, w2, #0x1c0
  405c50:	mov	w1, w19
  405c54:	mov	x0, x21
  405c58:	bl	40c17c <__fxstatat@plt+0x908c>
  405c5c:	cbnz	w0, 405cc4 <__fxstatat@plt+0x2bd4>
  405c60:	cmn	w19, #0x1
  405c64:	b.eq	405d3c <__fxstatat@plt+0x2c4c>  // b.none
  405c68:	mov	w2, w22
  405c6c:	mov	w1, w23
  405c70:	mov	w0, w19
  405c74:	bl	403090 <fchown@plt>
  405c78:	mov	w1, w0
  405c7c:	mov	w0, #0x1                   	// #1
  405c80:	cbz	w1, 405cb0 <__fxstatat@plt+0x2bc0>
  405c84:	bl	403040 <__errno_location@plt>
  405c88:	mov	x23, x0
  405c8c:	ldr	w24, [x0]
  405c90:	cmp	w24, #0x1
  405c94:	ccmp	w24, #0x16, #0x4, ne  // ne = any
  405c98:	b.eq	405d24 <__fxstatat@plt+0x2c34>  // b.none
  405c9c:	mov	x0, x20
  405ca0:	bl	405bb8 <__fxstatat@plt+0x2ac8>
  405ca4:	and	w1, w0, #0xff
  405ca8:	mov	w0, #0x0                   	// #0
  405cac:	cbz	w1, 405d88 <__fxstatat@plt+0x2c98>
  405cb0:	ldp	x19, x20, [sp, #16]
  405cb4:	ldp	x21, x22, [sp, #32]
  405cb8:	ldp	x23, x24, [sp, #48]
  405cbc:	ldp	x29, x30, [sp], #64
  405cc0:	ret
  405cc4:	bl	403040 <__errno_location@plt>
  405cc8:	ldr	w19, [x0]
  405ccc:	cmp	w19, #0x1
  405cd0:	ccmp	w19, #0x16, #0x4, ne  // ne = any
  405cd4:	b.ne	405ce0 <__fxstatat@plt+0x2bf0>  // b.any
  405cd8:	ldrb	w0, [x20, #27]
  405cdc:	cbz	w0, 405d18 <__fxstatat@plt+0x2c28>
  405ce0:	mov	w2, #0x5                   	// #5
  405ce4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405ce8:	add	x1, x1, #0x6a0
  405cec:	mov	x0, #0x0                   	// #0
  405cf0:	bl	402f90 <dcgettext@plt>
  405cf4:	mov	x22, x0
  405cf8:	mov	x1, x21
  405cfc:	mov	w0, #0x4                   	// #4
  405d00:	bl	40d900 <__fxstatat@plt+0xa810>
  405d04:	mov	x3, x0
  405d08:	mov	x2, x22
  405d0c:	mov	w1, w19
  405d10:	mov	w0, #0x0                   	// #0
  405d14:	bl	402950 <error@plt>
  405d18:	ldrb	w0, [x20, #36]
  405d1c:	neg	w0, w0
  405d20:	b	405cb0 <__fxstatat@plt+0x2bc0>
  405d24:	mov	w2, w22
  405d28:	mov	w1, #0xffffffff            	// #-1
  405d2c:	mov	w0, w19
  405d30:	bl	403090 <fchown@plt>
  405d34:	str	w24, [x23]
  405d38:	b	405c9c <__fxstatat@plt+0x2bac>
  405d3c:	mov	w2, w22
  405d40:	mov	w1, w23
  405d44:	mov	x0, x21
  405d48:	bl	402dd0 <lchown@plt>
  405d4c:	mov	w1, w0
  405d50:	mov	w0, #0x1                   	// #1
  405d54:	cbz	w1, 405cb0 <__fxstatat@plt+0x2bc0>
  405d58:	bl	403040 <__errno_location@plt>
  405d5c:	mov	x19, x0
  405d60:	ldr	w23, [x0]
  405d64:	cmp	w23, #0x1
  405d68:	ccmp	w23, #0x16, #0x4, ne  // ne = any
  405d6c:	b.ne	405c9c <__fxstatat@plt+0x2bac>  // b.any
  405d70:	mov	w2, w22
  405d74:	mov	w1, #0xffffffff            	// #-1
  405d78:	mov	x0, x21
  405d7c:	bl	402dd0 <lchown@plt>
  405d80:	str	w23, [x19]
  405d84:	b	405c9c <__fxstatat@plt+0x2bac>
  405d88:	bl	403040 <__errno_location@plt>
  405d8c:	ldr	w22, [x0]
  405d90:	mov	w2, #0x5                   	// #5
  405d94:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405d98:	add	x1, x1, #0x678
  405d9c:	mov	x0, #0x0                   	// #0
  405da0:	bl	402f90 <dcgettext@plt>
  405da4:	mov	x19, x0
  405da8:	mov	x1, x21
  405dac:	mov	w0, #0x4                   	// #4
  405db0:	bl	40d900 <__fxstatat@plt+0xa810>
  405db4:	mov	x3, x0
  405db8:	mov	x2, x19
  405dbc:	mov	w1, w22
  405dc0:	mov	w0, #0x0                   	// #0
  405dc4:	bl	402950 <error@plt>
  405dc8:	ldrb	w0, [x20, #36]
  405dcc:	neg	w0, w0
  405dd0:	b	405cb0 <__fxstatat@plt+0x2bc0>
  405dd4:	ldr	w0, [x5, #16]
  405dd8:	ldr	w2, [x3, #16]
  405ddc:	b	405c48 <__fxstatat@plt+0x2b58>
  405de0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  405de4:	ldr	w0, [x0, #1064]
  405de8:	cmn	w0, #0x1
  405dec:	b.eq	405dfc <__fxstatat@plt+0x2d0c>  // b.none
  405df0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  405df4:	ldr	w0, [x0, #1064]
  405df8:	ret
  405dfc:	stp	x29, x30, [sp, #-16]!
  405e00:	mov	x29, sp
  405e04:	mov	w0, #0x0                   	// #0
  405e08:	bl	403000 <umask@plt>
  405e0c:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  405e10:	str	w0, [x1, #1064]
  405e14:	bl	403000 <umask@plt>
  405e18:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  405e1c:	ldr	w0, [x0, #1064]
  405e20:	ldp	x29, x30, [sp], #16
  405e24:	ret
  405e28:	sub	sp, sp, #0x350
  405e2c:	stp	x29, x30, [sp, #32]
  405e30:	add	x29, sp, #0x20
  405e34:	stp	x19, x20, [sp, #48]
  405e38:	stp	x21, x22, [sp, #64]
  405e3c:	stp	x23, x24, [sp, #80]
  405e40:	stp	x25, x26, [sp, #96]
  405e44:	stp	x27, x28, [sp, #112]
  405e48:	mov	x28, x0
  405e4c:	mov	x26, x1
  405e50:	and	w24, w2, #0xff
  405e54:	str	x3, [x29, #216]
  405e58:	str	x4, [x29, #232]
  405e5c:	mov	x19, x5
  405e60:	and	w25, w6, #0xff
  405e64:	str	x7, [x29, #224]
  405e68:	ldr	x0, [x29, #816]
  405e6c:	strb	wzr, [x0]
  405e70:	ldr	w27, [x5, #52]
  405e74:	ldrb	w21, [x5, #24]
  405e78:	cbz	w21, 405e98 <__fxstatat@plt+0x2da8>
  405e7c:	tbnz	w27, #31, 405fbc <__fxstatat@plt+0x2ecc>
  405e80:	cmp	w27, #0x0
  405e84:	cset	w24, eq  // eq = none
  405e88:	ldr	x0, [x29, #824]
  405e8c:	cbz	x0, 405e98 <__fxstatat@plt+0x2da8>
  405e90:	ldr	x0, [x29, #824]
  405e94:	strb	w24, [x0]
  405e98:	cbz	w27, 409380 <__fxstatat@plt+0x6290>
  405e9c:	mov	x21, x28
  405ea0:	cmp	w27, #0x11
  405ea4:	b.eq	405fe8 <__fxstatat@plt+0x2ef8>  // b.none
  405ea8:	ldr	w0, [x19, #4]
  405eac:	cmp	w0, #0x2
  405eb0:	b.eq	405ff8 <__fxstatat@plt+0x2f08>  // b.none
  405eb4:	add	x2, x29, #0x2b0
  405eb8:	mov	x1, x21
  405ebc:	mov	w0, #0x0                   	// #0
  405ec0:	bl	403060 <__xstat@plt>
  405ec4:	cmp	w0, #0x0
  405ec8:	cset	w0, ne  // ne = any
  405ecc:	cbnz	w0, 406014 <__fxstatat@plt+0x2f24>
  405ed0:	ldr	w23, [x29, #704]
  405ed4:	and	w0, w23, #0xf000
  405ed8:	cmp	w0, #0x4, lsl #12
  405edc:	b.eq	406080 <__fxstatat@plt+0x2f90>  // b.none
  405ee0:	cbz	w25, 405f10 <__fxstatat@plt+0x2e20>
  405ee4:	ldr	x0, [x19, #72]
  405ee8:	cbz	x0, 405f10 <__fxstatat@plt+0x2e20>
  405eec:	and	w1, w23, #0xf000
  405ef0:	cmp	w1, #0x4, lsl #12
  405ef4:	b.eq	405f00 <__fxstatat@plt+0x2e10>  // b.none
  405ef8:	ldr	w1, [x19]
  405efc:	cbz	w1, 4060f4 <__fxstatat@plt+0x3004>
  405f00:	add	x2, x29, #0x2b0
  405f04:	mov	x1, x28
  405f08:	ldr	x0, [x19, #72]
  405f0c:	bl	40aacc <__fxstatat@plt+0x79dc>
  405f10:	ldr	w0, [x19, #4]
  405f14:	mov	w21, #0x1                   	// #1
  405f18:	cmp	w0, #0x4
  405f1c:	b.eq	405f2c <__fxstatat@plt+0x2e3c>  // b.none
  405f20:	cmp	w25, #0x0
  405f24:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  405f28:	cset	w21, eq  // eq = none
  405f2c:	cbnz	w24, 406cc8 <__fxstatat@plt+0x3bd8>
  405f30:	cmp	w27, #0x11
  405f34:	b.eq	406148 <__fxstatat@plt+0x3058>  // b.none
  405f38:	and	w0, w23, #0xf000
  405f3c:	cmp	w0, #0x8, lsl #12
  405f40:	b.eq	4061fc <__fxstatat@plt+0x310c>  // b.none
  405f44:	cmp	w0, #0x4, lsl #12
  405f48:	mov	w1, #0xa000                	// #40960
  405f4c:	ccmp	w0, w1, #0x4, ne  // ne = any
  405f50:	cset	w22, eq  // eq = none
  405f54:	ldrb	w0, [x19, #20]
  405f58:	eor	w0, w0, #0x1
  405f5c:	orr	w22, w22, w0
  405f60:	mov	w4, #0x100                 	// #256
  405f64:	ands	w22, w22, #0xff
  405f68:	b.eq	4061fc <__fxstatat@plt+0x310c>  // b.none
  405f6c:	add	x3, x29, #0x230
  405f70:	mov	x2, x26
  405f74:	mov	w1, #0xffffff9c            	// #-100
  405f78:	mov	w0, #0x0                   	// #0
  405f7c:	bl	4030f0 <__fxstatat@plt>
  405f80:	cbz	w0, 40628c <__fxstatat@plt+0x319c>
  405f84:	bl	403040 <__errno_location@plt>
  405f88:	ldr	w22, [x0]
  405f8c:	cmp	w22, #0x28
  405f90:	b.eq	406240 <__fxstatat@plt+0x3150>  // b.none
  405f94:	mov	w0, #0x1                   	// #1
  405f98:	str	w0, [x29, #208]
  405f9c:	cmp	w22, #0x2
  405fa0:	b.ne	406248 <__fxstatat@plt+0x3158>  // b.any
  405fa4:	mov	w22, w24
  405fa8:	cmp	w27, #0x11
  405fac:	b.eq	406290 <__fxstatat@plt+0x31a0>  // b.none
  405fb0:	ldr	w24, [x29, #208]
  405fb4:	str	xzr, [x29, #208]
  405fb8:	b	406cd0 <__fxstatat@plt+0x3be0>
  405fbc:	mov	w4, #0x1                   	// #1
  405fc0:	mov	x3, x1
  405fc4:	mov	w2, #0xffffff9c            	// #-100
  405fc8:	mov	x1, x28
  405fcc:	mov	w0, w2
  405fd0:	bl	40dbbc <__fxstatat@plt+0xaacc>
  405fd4:	mov	w27, w0
  405fd8:	cbz	w0, 409374 <__fxstatat@plt+0x6284>
  405fdc:	bl	403040 <__errno_location@plt>
  405fe0:	ldr	w27, [x0]
  405fe4:	b	405e80 <__fxstatat@plt+0x2d90>
  405fe8:	ldr	w0, [x19, #8]
  405fec:	cmp	w0, #0x2
  405ff0:	b.eq	405ee0 <__fxstatat@plt+0x2df0>  // b.none
  405ff4:	b	405ea8 <__fxstatat@plt+0x2db8>
  405ff8:	add	x2, x29, #0x2b0
  405ffc:	mov	x1, x21
  406000:	mov	w0, #0x0                   	// #0
  406004:	bl	402f40 <__lxstat@plt>
  406008:	cmp	w0, #0x0
  40600c:	cset	w0, ne  // ne = any
  406010:	b	405ecc <__fxstatat@plt+0x2ddc>
  406014:	bl	403040 <__errno_location@plt>
  406018:	ldr	w20, [x0]
  40601c:	mov	w2, #0x5                   	// #5
  406020:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406024:	add	x1, x1, #0x6c0
  406028:	mov	x0, #0x0                   	// #0
  40602c:	bl	402f90 <dcgettext@plt>
  406030:	mov	x19, x0
  406034:	mov	x1, x21
  406038:	mov	w0, #0x4                   	// #4
  40603c:	bl	40d900 <__fxstatat@plt+0xa810>
  406040:	mov	x3, x0
  406044:	mov	x2, x19
  406048:	mov	w1, w20
  40604c:	mov	w0, #0x0                   	// #0
  406050:	bl	402950 <error@plt>
  406054:	mov	w24, #0x0                   	// #0
  406058:	mov	w0, w24
  40605c:	sub	sp, x29, #0x20
  406060:	ldp	x19, x20, [sp, #48]
  406064:	ldp	x21, x22, [sp, #64]
  406068:	ldp	x23, x24, [sp, #80]
  40606c:	ldp	x25, x26, [sp, #96]
  406070:	ldp	x27, x28, [sp, #112]
  406074:	ldp	x29, x30, [sp, #32]
  406078:	add	sp, sp, #0x350
  40607c:	ret
  406080:	ldrb	w21, [x19, #42]
  406084:	cbnz	w21, 405ee0 <__fxstatat@plt+0x2df0>
  406088:	ldrb	w0, [x19, #25]
  40608c:	cbnz	w0, 4060d0 <__fxstatat@plt+0x2fe0>
  406090:	mov	w2, #0x5                   	// #5
  406094:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406098:	add	x1, x1, #0x6d0
  40609c:	mov	x0, #0x0                   	// #0
  4060a0:	bl	402f90 <dcgettext@plt>
  4060a4:	mov	x19, x0
  4060a8:	mov	x1, x28
  4060ac:	mov	w0, #0x4                   	// #4
  4060b0:	bl	40d900 <__fxstatat@plt+0xa810>
  4060b4:	mov	x3, x0
  4060b8:	mov	x2, x19
  4060bc:	mov	w1, #0x0                   	// #0
  4060c0:	mov	w0, #0x0                   	// #0
  4060c4:	bl	402950 <error@plt>
  4060c8:	mov	w24, w21
  4060cc:	b	406058 <__fxstatat@plt+0x2f68>
  4060d0:	mov	w2, #0x5                   	// #5
  4060d4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4060d8:	add	x1, x1, #0x6f8
  4060dc:	mov	x0, #0x0                   	// #0
  4060e0:	bl	402f90 <dcgettext@plt>
  4060e4:	mov	x19, x0
  4060e8:	b	4060a8 <__fxstatat@plt+0x2fb8>
  4060ec:	mov	w27, #0x0                   	// #0
  4060f0:	b	405ee0 <__fxstatat@plt+0x2df0>
  4060f4:	add	x2, x29, #0x2b0
  4060f8:	mov	x1, x28
  4060fc:	bl	40ab4c <__fxstatat@plt+0x7a5c>
  406100:	ands	w21, w0, #0xff
  406104:	b.eq	405f00 <__fxstatat@plt+0x2e10>  // b.none
  406108:	mov	w2, #0x5                   	// #5
  40610c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406110:	add	x1, x1, #0x710
  406114:	mov	x0, #0x0                   	// #0
  406118:	bl	402f90 <dcgettext@plt>
  40611c:	mov	x19, x0
  406120:	mov	x1, x28
  406124:	mov	w0, #0x4                   	// #4
  406128:	bl	40d900 <__fxstatat@plt+0xa810>
  40612c:	mov	x3, x0
  406130:	mov	x2, x19
  406134:	mov	w1, #0x0                   	// #0
  406138:	mov	w0, #0x0                   	// #0
  40613c:	bl	402950 <error@plt>
  406140:	mov	w24, w21
  406144:	b	406058 <__fxstatat@plt+0x2f68>
  406148:	ldr	w0, [x19, #8]
  40614c:	cmp	w0, #0x2
  406150:	b.ne	405f38 <__fxstatat@plt+0x2e48>  // b.any
  406154:	str	w24, [x29, #208]
  406158:	mov	w22, w24
  40615c:	ldrb	w27, [x19, #45]
  406160:	cbz	w27, 406714 <__fxstatat@plt+0x3624>
  406164:	and	w0, w23, #0xf000
  406168:	cmp	w0, #0x4, lsl #12
  40616c:	b.eq	409284 <__fxstatat@plt+0x6194>  // b.none
  406170:	ldrb	w0, [x19, #31]
  406174:	mov	w3, #0x0                   	// #0
  406178:	cbz	w0, 406198 <__fxstatat@plt+0x30a8>
  40617c:	ldrb	w0, [x19, #24]
  406180:	mov	w3, #0x1                   	// #1
  406184:	cbz	w0, 406198 <__fxstatat@plt+0x30a8>
  406188:	ldr	x1, [x29, #560]
  40618c:	ldr	x0, [x29, #688]
  406190:	cmp	x1, x0
  406194:	cset	w3, ne  // ne = any
  406198:	add	x2, x29, #0x2b0
  40619c:	add	x1, x29, #0x230
  4061a0:	mov	x0, x26
  4061a4:	bl	40ecfc <__fxstatat@plt+0xbc0c>
  4061a8:	tbnz	w0, #31, 4092f8 <__fxstatat@plt+0x6208>
  4061ac:	ldr	x0, [x29, #824]
  4061b0:	cbz	x0, 4061c0 <__fxstatat@plt+0x30d0>
  4061b4:	mov	w0, #0x1                   	// #1
  4061b8:	ldr	x1, [x29, #824]
  4061bc:	strb	w0, [x1]
  4061c0:	ldr	x2, [x29, #688]
  4061c4:	ldr	x1, [x29, #696]
  4061c8:	mov	x0, x26
  4061cc:	bl	40968c <__fxstatat@plt+0x659c>
  4061d0:	cbz	x0, 408c50 <__fxstatat@plt+0x5b60>
  4061d4:	mov	w4, w21
  4061d8:	ldrb	w3, [x19, #46]
  4061dc:	mov	w2, #0x1                   	// #1
  4061e0:	mov	x1, x26
  4061e4:	bl	405888 <__fxstatat@plt+0x2798>
  4061e8:	ands	w24, w0, #0xff
  4061ec:	b.ne	406058 <__fxstatat@plt+0x2f68>  // b.any
  4061f0:	ldrb	w24, [x19, #37]
  4061f4:	cbz	w24, 406058 <__fxstatat@plt+0x2f68>
  4061f8:	b	4091ec <__fxstatat@plt+0x60fc>
  4061fc:	ldrb	w22, [x19, #24]
  406200:	mov	w4, #0x100                 	// #256
  406204:	cbnz	w22, 405f6c <__fxstatat@plt+0x2e7c>
  406208:	ldrb	w22, [x19, #44]
  40620c:	cbnz	w22, 405f6c <__fxstatat@plt+0x2e7c>
  406210:	ldrb	w22, [x19, #23]
  406214:	cbnz	w22, 405f6c <__fxstatat@plt+0x2e7c>
  406218:	ldr	w0, [x19]
  40621c:	cbnz	w0, 406234 <__fxstatat@plt+0x3144>
  406220:	ldrb	w22, [x19, #21]
  406224:	cmp	w22, #0x0
  406228:	cset	w4, ne  // ne = any
  40622c:	lsl	w4, w4, #8
  406230:	b	405f6c <__fxstatat@plt+0x2e7c>
  406234:	mov	w22, #0x1                   	// #1
  406238:	mov	w4, #0x100                 	// #256
  40623c:	b	405f6c <__fxstatat@plt+0x2e7c>
  406240:	ldrb	w0, [x19, #22]
  406244:	cbnz	w0, 406284 <__fxstatat@plt+0x3194>
  406248:	mov	w2, #0x5                   	// #5
  40624c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406250:	add	x1, x1, #0x6c0
  406254:	mov	x0, #0x0                   	// #0
  406258:	bl	402f90 <dcgettext@plt>
  40625c:	mov	x19, x0
  406260:	mov	x1, x26
  406264:	mov	w0, #0x4                   	// #4
  406268:	bl	40d900 <__fxstatat@plt+0xa810>
  40626c:	mov	x3, x0
  406270:	mov	x2, x19
  406274:	mov	w1, w22
  406278:	mov	w0, #0x0                   	// #0
  40627c:	bl	402950 <error@plt>
  406280:	b	406058 <__fxstatat@plt+0x2f68>
  406284:	str	w24, [x29, #208]
  406288:	b	405fa4 <__fxstatat@plt+0x2eb4>
  40628c:	str	w24, [x29, #208]
  406290:	ldr	w0, [x19, #8]
  406294:	cmp	w0, #0x2
  406298:	b.eq	40615c <__fxstatat@plt+0x306c>  // b.none
  40629c:	ldr	x1, [x29, #696]
  4062a0:	ldr	x0, [x29, #568]
  4062a4:	cmp	x1, x0
  4062a8:	b.eq	406324 <__fxstatat@plt+0x3234>  // b.none
  4062ac:	ldr	w0, [x19, #4]
  4062b0:	cmp	w0, #0x2
  4062b4:	b.ne	40615c <__fxstatat@plt+0x306c>  // b.any
  4062b8:	mov	w20, w24
  4062bc:	ldr	w0, [x29, #704]
  4062c0:	and	w0, w0, #0xf000
  4062c4:	cmp	w0, #0xa, lsl #12
  4062c8:	b.eq	406370 <__fxstatat@plt+0x3280>  // b.none
  4062cc:	add	x27, x29, #0x230
  4062d0:	add	x0, x29, #0x2b0
  4062d4:	str	x0, [x29, #200]
  4062d8:	ldr	w0, [x19]
  4062dc:	cbz	w0, 4064c4 <__fxstatat@plt+0x33d4>
  4062e0:	cbnz	w20, 406450 <__fxstatat@plt+0x3360>
  4062e4:	ldrb	w0, [x19, #24]
  4062e8:	cbnz	w0, 409324 <__fxstatat@plt+0x6234>
  4062ec:	ldr	w1, [x19, #4]
  4062f0:	cmp	w1, #0x2
  4062f4:	b.eq	40932c <__fxstatat@plt+0x623c>  // b.none
  4062f8:	ldr	x1, [x29, #200]
  4062fc:	ldr	w1, [x1, #16]
  406300:	and	w1, w1, #0xf000
  406304:	cmp	w1, #0xa, lsl #12
  406308:	b.ne	409334 <__fxstatat@plt+0x6244>  // b.any
  40630c:	ldr	w1, [x27, #16]
  406310:	and	w1, w1, #0xf000
  406314:	cmp	w1, #0xa, lsl #12
  406318:	b.ne	40646c <__fxstatat@plt+0x337c>  // b.any
  40631c:	mov	w24, w0
  406320:	b	40615c <__fxstatat@plt+0x306c>
  406324:	ldr	x1, [x29, #688]
  406328:	ldr	x0, [x29, #560]
  40632c:	cmp	x1, x0
  406330:	b.ne	4062ac <__fxstatat@plt+0x31bc>  // b.any
  406334:	ldrb	w27, [x19, #23]
  406338:	cbnz	w27, 409344 <__fxstatat@plt+0x6254>
  40633c:	ldr	w0, [x19, #4]
  406340:	cmp	w0, #0x2
  406344:	b.eq	406364 <__fxstatat@plt+0x3274>  // b.none
  406348:	add	x2, x29, #0x130
  40634c:	mov	x1, x26
  406350:	mov	w0, #0x0                   	// #0
  406354:	bl	402f40 <__lxstat@plt>
  406358:	cbz	w0, 4063bc <__fxstatat@plt+0x32cc>
  40635c:	mov	w24, w27
  406360:	b	40615c <__fxstatat@plt+0x306c>
  406364:	mov	w0, #0x1                   	// #1
  406368:	mov	w20, w0
  40636c:	b	4062bc <__fxstatat@plt+0x31cc>
  406370:	ldr	w0, [x29, #576]
  406374:	and	w0, w0, #0xf000
  406378:	cmp	w0, #0xa, lsl #12
  40637c:	b.eq	406390 <__fxstatat@plt+0x32a0>  // b.none
  406380:	add	x27, x29, #0x230
  406384:	add	x0, x29, #0x2b0
  406388:	str	x0, [x29, #200]
  40638c:	b	4062d8 <__fxstatat@plt+0x31e8>
  406390:	mov	x1, x26
  406394:	mov	x0, x28
  406398:	bl	40e058 <__fxstatat@plt+0xaf68>
  40639c:	ands	w0, w0, #0xff
  4063a0:	b.ne	40646c <__fxstatat@plt+0x337c>  // b.any
  4063a4:	ldr	w1, [x19]
  4063a8:	cbnz	w1, 409304 <__fxstatat@plt+0x6214>
  4063ac:	cbz	w20, 40930c <__fxstatat@plt+0x621c>
  4063b0:	ldrb	w27, [x19, #24]
  4063b4:	eor	w27, w27, #0x1
  4063b8:	b	406468 <__fxstatat@plt+0x3378>
  4063bc:	add	x2, x29, #0x1b0
  4063c0:	mov	x1, x28
  4063c4:	bl	402f40 <__lxstat@plt>
  4063c8:	cbnz	w0, 409314 <__fxstatat@plt+0x6224>
  4063cc:	ldr	x2, [x29, #440]
  4063d0:	ldr	x1, [x29, #312]
  4063d4:	cmp	x2, x1
  4063d8:	b.eq	406404 <__fxstatat@plt+0x3314>  // b.none
  4063dc:	and	w0, w0, #0x1
  4063e0:	mov	w20, w0
  4063e4:	ldr	w0, [x29, #448]
  4063e8:	and	w0, w0, #0xf000
  4063ec:	cmp	w0, #0xa, lsl #12
  4063f0:	b.eq	406418 <__fxstatat@plt+0x3328>  // b.none
  4063f4:	add	x27, x29, #0x130
  4063f8:	add	x0, x29, #0x1b0
  4063fc:	str	x0, [x29, #200]
  406400:	b	4062d8 <__fxstatat@plt+0x31e8>
  406404:	ldr	x1, [x29, #432]
  406408:	ldr	x0, [x29, #304]
  40640c:	cmp	x1, x0
  406410:	cset	w0, eq  // eq = none
  406414:	b	4063dc <__fxstatat@plt+0x32ec>
  406418:	ldr	w0, [x29, #320]
  40641c:	and	w0, w0, #0xf000
  406420:	cmp	w0, #0xa, lsl #12
  406424:	b.eq	406438 <__fxstatat@plt+0x3348>  // b.none
  406428:	add	x27, x29, #0x130
  40642c:	add	x0, x29, #0x1b0
  406430:	str	x0, [x29, #200]
  406434:	b	4062d8 <__fxstatat@plt+0x31e8>
  406438:	ldrb	w0, [x19, #21]
  40643c:	cbnz	w0, 40931c <__fxstatat@plt+0x622c>
  406440:	add	x27, x29, #0x130
  406444:	add	x0, x29, #0x1b0
  406448:	str	x0, [x29, #200]
  40644c:	b	4062d8 <__fxstatat@plt+0x31e8>
  406450:	mov	x1, x26
  406454:	mov	x0, x28
  406458:	bl	40e058 <__fxstatat@plt+0xaf68>
  40645c:	and	w27, w0, #0xff
  406460:	eor	w27, w27, #0x1
  406464:	mov	w20, w24
  406468:	cbnz	w27, 40670c <__fxstatat@plt+0x361c>
  40646c:	mov	w2, #0x5                   	// #5
  406470:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406474:	add	x1, x1, #0x748
  406478:	mov	x0, #0x0                   	// #0
  40647c:	bl	402f90 <dcgettext@plt>
  406480:	mov	x19, x0
  406484:	mov	x2, x28
  406488:	mov	w1, #0x4                   	// #4
  40648c:	mov	w0, #0x0                   	// #0
  406490:	bl	40d874 <__fxstatat@plt+0xa784>
  406494:	mov	x20, x0
  406498:	mov	x2, x26
  40649c:	mov	w1, #0x4                   	// #4
  4064a0:	mov	w0, #0x1                   	// #1
  4064a4:	bl	40d874 <__fxstatat@plt+0xa784>
  4064a8:	mov	x4, x0
  4064ac:	mov	x3, x20
  4064b0:	mov	x2, x19
  4064b4:	mov	w1, #0x0                   	// #0
  4064b8:	mov	w0, #0x0                   	// #0
  4064bc:	bl	402950 <error@plt>
  4064c0:	b	406058 <__fxstatat@plt+0x2f68>
  4064c4:	ldrb	w0, [x19, #24]
  4064c8:	cbnz	w0, 4064d4 <__fxstatat@plt+0x33e4>
  4064cc:	ldrb	w0, [x19, #21]
  4064d0:	cbz	w0, 40934c <__fxstatat@plt+0x625c>
  4064d4:	ldr	w0, [x27, #16]
  4064d8:	and	w0, w0, #0xf000
  4064dc:	cmp	w0, #0xa, lsl #12
  4064e0:	b.eq	40615c <__fxstatat@plt+0x306c>  // b.none
  4064e4:	cbz	w20, 4064f4 <__fxstatat@plt+0x3404>
  4064e8:	ldr	w0, [x27, #20]
  4064ec:	cmp	w0, #0x1
  4064f0:	b.hi	406654 <__fxstatat@plt+0x3564>  // b.pmore
  4064f4:	ldr	x0, [x29, #200]
  4064f8:	ldr	w0, [x0, #16]
  4064fc:	and	w0, w0, #0xf000
  406500:	cmp	w0, #0xa, lsl #12
  406504:	b.eq	406534 <__fxstatat@plt+0x3444>  // b.none
  406508:	ldr	x2, [x29, #200]
  40650c:	ldr	x1, [x2, #8]
  406510:	ldr	x0, [x27, #8]
  406514:	cmp	x1, x0
  406518:	b.ne	40615c <__fxstatat@plt+0x306c>  // b.any
  40651c:	ldr	x1, [x2]
  406520:	ldr	x0, [x27]
  406524:	cmp	x1, x0
  406528:	b.ne	40615c <__fxstatat@plt+0x306c>  // b.any
  40652c:	ldrb	w0, [x19, #23]
  406530:	cbnz	w0, 40933c <__fxstatat@plt+0x624c>
  406534:	ldrb	w0, [x19, #24]
  406538:	cbz	w0, 40654c <__fxstatat@plt+0x345c>
  40653c:	ldr	w0, [x29, #704]
  406540:	and	w0, w0, #0xf000
  406544:	cmp	w0, #0xa, lsl #12
  406548:	b.eq	4066a0 <__fxstatat@plt+0x35b0>  // b.none
  40654c:	ldrb	w0, [x19, #44]
  406550:	cbz	w0, 406564 <__fxstatat@plt+0x3474>
  406554:	ldr	w0, [x27, #16]
  406558:	and	w0, w0, #0xf000
  40655c:	cmp	w0, #0xa, lsl #12
  406560:	b.eq	40615c <__fxstatat@plt+0x306c>  // b.none
  406564:	ldr	w0, [x19, #4]
  406568:	cmp	w0, #0x2
  40656c:	b.ne	40646c <__fxstatat@plt+0x337c>  // b.any
  406570:	ldr	x2, [x29, #200]
  406574:	ldr	w0, [x2, #16]
  406578:	and	w0, w0, #0xf000
  40657c:	cmp	w0, #0xa, lsl #12
  406580:	b.eq	4066dc <__fxstatat@plt+0x35ec>  // b.none
  406584:	ldp	x0, x1, [x2]
  406588:	stp	x0, x1, [x29, #432]
  40658c:	ldp	x0, x1, [x2, #16]
  406590:	stp	x0, x1, [x29, #448]
  406594:	ldp	x0, x1, [x2, #32]
  406598:	stp	x0, x1, [x29, #464]
  40659c:	ldp	x0, x1, [x2, #48]
  4065a0:	stp	x0, x1, [x29, #480]
  4065a4:	ldp	x0, x1, [x2, #64]
  4065a8:	stp	x0, x1, [x29, #496]
  4065ac:	ldp	x0, x1, [x2, #80]
  4065b0:	add	x3, x29, #0x200
  4065b4:	stp	x0, x1, [x3]
  4065b8:	ldp	x0, x1, [x2, #96]
  4065bc:	stp	x0, x1, [x3, #16]
  4065c0:	ldp	x0, x1, [x2, #112]
  4065c4:	stp	x0, x1, [x3, #32]
  4065c8:	ldr	w0, [x27, #16]
  4065cc:	and	w0, w0, #0xf000
  4065d0:	cmp	w0, #0xa, lsl #12
  4065d4:	b.eq	4066f4 <__fxstatat@plt+0x3604>  // b.none
  4065d8:	ldp	x0, x1, [x27]
  4065dc:	stp	x0, x1, [x29, #304]
  4065e0:	ldp	x0, x1, [x27, #16]
  4065e4:	stp	x0, x1, [x29, #320]
  4065e8:	ldp	x0, x1, [x27, #32]
  4065ec:	stp	x0, x1, [x29, #336]
  4065f0:	ldp	x0, x1, [x27, #48]
  4065f4:	stp	x0, x1, [x29, #352]
  4065f8:	ldp	x0, x1, [x27, #64]
  4065fc:	stp	x0, x1, [x29, #368]
  406600:	ldp	x0, x1, [x27, #80]
  406604:	stp	x0, x1, [x29, #384]
  406608:	ldp	x0, x1, [x27, #96]
  40660c:	stp	x0, x1, [x29, #400]
  406610:	ldp	x0, x1, [x27, #112]
  406614:	stp	x0, x1, [x29, #416]
  406618:	ldr	x1, [x29, #440]
  40661c:	ldr	x0, [x29, #312]
  406620:	cmp	x1, x0
  406624:	b.ne	40615c <__fxstatat@plt+0x306c>  // b.any
  406628:	ldr	x1, [x29, #432]
  40662c:	ldr	x0, [x29, #304]
  406630:	cmp	x1, x0
  406634:	b.ne	40615c <__fxstatat@plt+0x306c>  // b.any
  406638:	ldrb	w0, [x19, #23]
  40663c:	cbz	w0, 40646c <__fxstatat@plt+0x337c>
  406640:	ldr	w0, [x27, #16]
  406644:	and	w0, w0, #0xf000
  406648:	cmp	w0, #0xa, lsl #12
  40664c:	cset	w24, ne  // ne = any
  406650:	b	40615c <__fxstatat@plt+0x306c>
  406654:	mov	x1, x26
  406658:	mov	x0, x28
  40665c:	bl	40e058 <__fxstatat@plt+0xaf68>
  406660:	ands	w0, w0, #0xff
  406664:	mov	w20, w0
  406668:	b.eq	406694 <__fxstatat@plt+0x35a4>  // b.none
  40666c:	ldr	x0, [x29, #200]
  406670:	ldr	w0, [x0, #16]
  406674:	and	w0, w0, #0xf000
  406678:	cmp	w0, #0xa, lsl #12
  40667c:	b.eq	406534 <__fxstatat@plt+0x3444>  // b.none
  406680:	ldr	w0, [x27, #16]
  406684:	and	w0, w0, #0xf000
  406688:	cmp	w0, #0xa, lsl #12
  40668c:	b.eq	406534 <__fxstatat@plt+0x3444>  // b.none
  406690:	b	406508 <__fxstatat@plt+0x3418>
  406694:	ldrb	w27, [x19, #24]
  406698:	eor	w27, w27, #0x1
  40669c:	b	406468 <__fxstatat@plt+0x3378>
  4066a0:	ldr	w0, [x27, #20]
  4066a4:	cmp	w0, #0x1
  4066a8:	b.ls	40654c <__fxstatat@plt+0x345c>  // b.plast
  4066ac:	mov	x0, x28
  4066b0:	bl	402d40 <canonicalize_file_name@plt>
  4066b4:	mov	x20, x0
  4066b8:	cbz	x0, 40654c <__fxstatat@plt+0x345c>
  4066bc:	mov	x1, x26
  4066c0:	bl	40e058 <__fxstatat@plt+0xaf68>
  4066c4:	and	w27, w0, #0xff
  4066c8:	eor	w27, w27, #0x1
  4066cc:	mov	x0, x20
  4066d0:	bl	402e00 <free@plt>
  4066d4:	mov	w20, w24
  4066d8:	b	406468 <__fxstatat@plt+0x3378>
  4066dc:	add	x2, x29, #0x1b0
  4066e0:	mov	x1, x28
  4066e4:	mov	w0, #0x0                   	// #0
  4066e8:	bl	403060 <__xstat@plt>
  4066ec:	cbz	w0, 4065c8 <__fxstatat@plt+0x34d8>
  4066f0:	b	40615c <__fxstatat@plt+0x306c>
  4066f4:	add	x2, x29, #0x130
  4066f8:	mov	x1, x26
  4066fc:	mov	w0, #0x0                   	// #0
  406700:	bl	403060 <__xstat@plt>
  406704:	cbz	w0, 406618 <__fxstatat@plt+0x3528>
  406708:	b	40615c <__fxstatat@plt+0x306c>
  40670c:	mov	w24, w20
  406710:	b	40615c <__fxstatat@plt+0x306c>
  406714:	ldrb	w0, [x19, #24]
  406718:	cbnz	w0, 40928c <__fxstatat@plt+0x619c>
  40671c:	and	w0, w23, #0xf000
  406720:	cmp	w0, #0x4, lsl #12
  406724:	b.eq	40673c <__fxstatat@plt+0x364c>  // b.none
  406728:	ldr	w0, [x19, #8]
  40672c:	cmp	w0, #0x2
  406730:	b.eq	408c58 <__fxstatat@plt+0x5b68>  // b.none
  406734:	cmp	w0, #0x3
  406738:	b.eq	4067e8 <__fxstatat@plt+0x36f8>  // b.none
  40673c:	cbnz	w24, 406058 <__fxstatat@plt+0x2f68>
  406740:	ldr	w0, [x29, #576]
  406744:	and	w0, w0, #0xf000
  406748:	cmp	w0, #0x4, lsl #12
  40674c:	b.eq	409240 <__fxstatat@plt+0x6150>  // b.none
  406750:	and	w27, w23, #0xf000
  406754:	cmp	w27, #0x4, lsl #12
  406758:	b.eq	406808 <__fxstatat@plt+0x3718>  // b.none
  40675c:	cbz	w25, 40676c <__fxstatat@plt+0x367c>
  406760:	ldr	w0, [x19]
  406764:	cmp	w0, #0x3
  406768:	b.ne	406878 <__fxstatat@plt+0x3788>  // b.any
  40676c:	ldrb	w20, [x19, #24]
  406770:	cbnz	w20, 40925c <__fxstatat@plt+0x616c>
  406774:	ldr	w27, [x19]
  406778:	cbnz	w27, 409430 <__fxstatat@plt+0x6340>
  40677c:	ldr	w0, [x29, #576]
  406780:	and	w0, w0, #0xf000
  406784:	cmp	w0, #0x4, lsl #12
  406788:	cset	w0, eq  // eq = none
  40678c:	orr	w24, w20, w0
  406790:	cbnz	w24, 406d6c <__fxstatat@plt+0x3c7c>
  406794:	ldrb	w0, [x19, #21]
  406798:	cbnz	w0, 4067b0 <__fxstatat@plt+0x36c0>
  40679c:	ldrb	w0, [x19, #34]
  4067a0:	cbz	w0, 406c10 <__fxstatat@plt+0x3b20>
  4067a4:	ldr	w0, [x29, #580]
  4067a8:	cmp	w0, #0x1
  4067ac:	b.ls	406c10 <__fxstatat@plt+0x3b20>  // b.plast
  4067b0:	mov	x0, x26
  4067b4:	bl	403080 <unlink@plt>
  4067b8:	cbz	w0, 4067cc <__fxstatat@plt+0x36dc>
  4067bc:	bl	403040 <__errno_location@plt>
  4067c0:	ldr	w20, [x0]
  4067c4:	cmp	w20, #0x2
  4067c8:	b.ne	406c4c <__fxstatat@plt+0x3b5c>  // b.any
  4067cc:	ldrb	w24, [x19, #46]
  4067d0:	cbnz	w24, 406c88 <__fxstatat@plt+0x3b98>
  4067d4:	cbnz	w25, 40940c <__fxstatat@plt+0x631c>
  4067d8:	mov	w24, #0x1                   	// #1
  4067dc:	mov	w27, #0x11                  	// #17
  4067e0:	str	xzr, [x29, #208]
  4067e4:	b	409208 <__fxstatat@plt+0x6118>
  4067e8:	add	x2, x29, #0x230
  4067ec:	mov	x1, x26
  4067f0:	mov	x0, x19
  4067f4:	bl	404da4 <__fxstatat@plt+0x1cb4>
  4067f8:	and	w0, w0, #0xff
  4067fc:	cbnz	w0, 40673c <__fxstatat@plt+0x364c>
  406800:	mov	w24, #0x1                   	// #1
  406804:	b	406058 <__fxstatat@plt+0x2f68>
  406808:	ldrb	w0, [x19, #24]
  40680c:	cbz	w0, 406820 <__fxstatat@plt+0x3730>
  406810:	ldr	w0, [x19]
  406814:	cbz	w0, 406820 <__fxstatat@plt+0x3730>
  406818:	cbnz	w25, 406760 <__fxstatat@plt+0x3670>
  40681c:	b	40925c <__fxstatat@plt+0x616c>
  406820:	mov	w2, #0x5                   	// #5
  406824:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406828:	add	x1, x1, #0x768
  40682c:	mov	x0, #0x0                   	// #0
  406830:	bl	402f90 <dcgettext@plt>
  406834:	mov	x19, x0
  406838:	mov	x2, x26
  40683c:	mov	w1, #0x4                   	// #4
  406840:	mov	w0, #0x0                   	// #0
  406844:	bl	40d874 <__fxstatat@plt+0xa784>
  406848:	mov	x20, x0
  40684c:	mov	x2, x28
  406850:	mov	w1, #0x4                   	// #4
  406854:	mov	w0, #0x1                   	// #1
  406858:	bl	40d874 <__fxstatat@plt+0xa784>
  40685c:	mov	x4, x0
  406860:	mov	x3, x20
  406864:	mov	x2, x19
  406868:	mov	w1, #0x0                   	// #0
  40686c:	mov	w0, #0x0                   	// #0
  406870:	bl	402950 <error@plt>
  406874:	b	406058 <__fxstatat@plt+0x2f68>
  406878:	add	x2, x29, #0x230
  40687c:	mov	x1, x26
  406880:	ldr	x0, [x19, #64]
  406884:	bl	40ab4c <__fxstatat@plt+0x7a5c>
  406888:	and	w0, w0, #0xff
  40688c:	cbnz	w0, 4068ac <__fxstatat@plt+0x37bc>
  406890:	cmp	w27, #0x4, lsl #12
  406894:	b.eq	40676c <__fxstatat@plt+0x367c>  // b.none
  406898:	ldr	w0, [x29, #576]
  40689c:	and	w0, w0, #0xf000
  4068a0:	cmp	w0, #0x4, lsl #12
  4068a4:	b.ne	40676c <__fxstatat@plt+0x367c>  // b.any
  4068a8:	b	40924c <__fxstatat@plt+0x615c>
  4068ac:	mov	w2, #0x5                   	// #5
  4068b0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4068b4:	add	x1, x1, #0x7a0
  4068b8:	mov	x0, #0x0                   	// #0
  4068bc:	bl	402f90 <dcgettext@plt>
  4068c0:	mov	x19, x0
  4068c4:	mov	x2, x26
  4068c8:	mov	w1, #0x4                   	// #4
  4068cc:	mov	w0, #0x0                   	// #0
  4068d0:	bl	40d874 <__fxstatat@plt+0xa784>
  4068d4:	mov	x20, x0
  4068d8:	mov	x2, x28
  4068dc:	mov	w1, #0x4                   	// #4
  4068e0:	mov	w0, #0x1                   	// #1
  4068e4:	bl	40d874 <__fxstatat@plt+0xa784>
  4068e8:	mov	x4, x0
  4068ec:	mov	x3, x20
  4068f0:	mov	x2, x19
  4068f4:	mov	w1, #0x0                   	// #0
  4068f8:	mov	w0, #0x0                   	// #0
  4068fc:	bl	402950 <error@plt>
  406900:	b	406058 <__fxstatat@plt+0x2f68>
  406904:	mov	w2, #0x5                   	// #5
  406908:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40690c:	add	x1, x1, #0x7d0
  406910:	mov	x0, #0x0                   	// #0
  406914:	bl	402f90 <dcgettext@plt>
  406918:	mov	x19, x0
  40691c:	mov	x1, x26
  406920:	mov	w0, #0x4                   	// #4
  406924:	bl	40d900 <__fxstatat@plt+0xa810>
  406928:	mov	x3, x0
  40692c:	mov	x2, x19
  406930:	mov	w1, #0x0                   	// #0
  406934:	mov	w0, #0x0                   	// #0
  406938:	bl	402950 <error@plt>
  40693c:	b	406058 <__fxstatat@plt+0x2f68>
  406940:	ldr	w0, [x29, #576]
  406944:	and	w0, w0, #0xf000
  406948:	cmp	w0, #0x4, lsl #12
  40694c:	b.eq	40926c <__fxstatat@plt+0x617c>  // b.none
  406950:	ldr	w27, [x19]
  406954:	cbz	w27, 406a40 <__fxstatat@plt+0x3950>
  406958:	mov	x0, x28
  40695c:	bl	40a950 <__fxstatat@plt+0x7860>
  406960:	str	x0, [x29, #200]
  406964:	ldrb	w0, [x0]
  406968:	cmp	w0, #0x2e
  40696c:	b.eq	406a98 <__fxstatat@plt+0x39a8>  // b.none
  406970:	cmp	w27, #0x3
  406974:	b.eq	4069e4 <__fxstatat@plt+0x38f4>  // b.none
  406978:	ldr	x0, [x29, #200]
  40697c:	bl	402920 <strlen@plt>
  406980:	str	x0, [x29, #208]
  406984:	mov	x0, x26
  406988:	bl	40a950 <__fxstatat@plt+0x7860>
  40698c:	str	x0, [x29, #192]
  406990:	bl	402920 <strlen@plt>
  406994:	mov	x27, x0
  406998:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40699c:	ldr	x20, [x0, #2328]
  4069a0:	mov	x0, x20
  4069a4:	bl	402920 <strlen@plt>
  4069a8:	str	x0, [x29, #184]
  4069ac:	add	x0, x27, x0
  4069b0:	ldr	x3, [x29, #208]
  4069b4:	cmp	x3, x0
  4069b8:	b.ne	4069e4 <__fxstatat@plt+0x38f4>  // b.any
  4069bc:	mov	x2, x27
  4069c0:	ldr	x1, [x29, #192]
  4069c4:	ldr	x0, [x29, #200]
  4069c8:	bl	402d50 <memcmp@plt>
  4069cc:	cbnz	w0, 4069e4 <__fxstatat@plt+0x38f4>
  4069d0:	mov	x1, x20
  4069d4:	ldr	x0, [x29, #200]
  4069d8:	add	x0, x0, x27
  4069dc:	bl	402d90 <strcmp@plt>
  4069e0:	cbz	w0, 406ac4 <__fxstatat@plt+0x39d4>
  4069e4:	ldr	w2, [x19]
  4069e8:	mov	x1, x26
  4069ec:	mov	w0, #0xffffff9c            	// #-100
  4069f0:	bl	40a540 <__fxstatat@plt+0x7450>
  4069f4:	mov	x20, x0
  4069f8:	str	x0, [x29, #208]
  4069fc:	cbz	x0, 406bb8 <__fxstatat@plt+0x3ac8>
  406a00:	mov	x24, x0
  406a04:	bl	402920 <strlen@plt>
  406a08:	add	x1, x0, #0x10
  406a0c:	and	x1, x1, #0xfffffffffffffff0
  406a10:	sub	sp, sp, x1
  406a14:	add	x2, x0, #0x1
  406a18:	mov	x1, x20
  406a1c:	add	x0, sp, #0x20
  406a20:	bl	4028f0 <memcpy@plt>
  406a24:	mov	x20, x0
  406a28:	mov	x0, x24
  406a2c:	bl	402e00 <free@plt>
  406a30:	str	x20, [x29, #208]
  406a34:	mov	w24, #0x1                   	// #1
  406a38:	mov	w27, #0x11                  	// #17
  406a3c:	b	406cd0 <__fxstatat@plt+0x3be0>
  406a40:	mov	w2, #0x5                   	// #5
  406a44:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406a48:	add	x1, x1, #0x808
  406a4c:	mov	x0, #0x0                   	// #0
  406a50:	bl	402f90 <dcgettext@plt>
  406a54:	mov	x19, x0
  406a58:	mov	x2, x28
  406a5c:	mov	w1, #0x3                   	// #3
  406a60:	mov	w0, #0x0                   	// #0
  406a64:	bl	40da00 <__fxstatat@plt+0xa910>
  406a68:	mov	x20, x0
  406a6c:	mov	x2, x26
  406a70:	mov	w1, #0x3                   	// #3
  406a74:	mov	w0, #0x0                   	// #0
  406a78:	bl	40da00 <__fxstatat@plt+0xa910>
  406a7c:	mov	x4, x0
  406a80:	mov	x3, x20
  406a84:	mov	x2, x19
  406a88:	mov	w1, #0x0                   	// #0
  406a8c:	mov	w0, #0x0                   	// #0
  406a90:	bl	402950 <error@plt>
  406a94:	b	406058 <__fxstatat@plt+0x2f68>
  406a98:	mov	w20, #0x1                   	// #1
  406a9c:	ldr	x1, [x29, #200]
  406aa0:	ldrb	w0, [x1, #1]
  406aa4:	cmp	w0, #0x2e
  406aa8:	cinc	x0, x1, eq  // eq = none
  406aac:	ldrb	w0, [x0, #1]
  406ab0:	cmp	w0, #0x2f
  406ab4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406ab8:	b.eq	40677c <__fxstatat@plt+0x368c>  // b.none
  406abc:	cbz	w20, 409448 <__fxstatat@plt+0x6358>
  406ac0:	b	406970 <__fxstatat@plt+0x3880>
  406ac4:	mov	x0, x26
  406ac8:	bl	402920 <strlen@plt>
  406acc:	mov	x20, x0
  406ad0:	ldr	x2, [x29, #184]
  406ad4:	add	x0, x2, #0x1
  406ad8:	add	x0, x0, x20
  406adc:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  406ae0:	mov	x27, x0
  406ae4:	mov	x2, x20
  406ae8:	mov	x1, x26
  406aec:	bl	402e60 <mempcpy@plt>
  406af0:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  406af4:	ldr	x1, [x1, #2328]
  406af8:	bl	402f10 <strcpy@plt>
  406afc:	add	x2, x29, #0x1b0
  406b00:	mov	x1, x27
  406b04:	mov	w0, #0x0                   	// #0
  406b08:	bl	403060 <__xstat@plt>
  406b0c:	mov	w20, w0
  406b10:	mov	x0, x27
  406b14:	bl	402e00 <free@plt>
  406b18:	cbnz	w20, 4069e4 <__fxstatat@plt+0x38f4>
  406b1c:	ldr	x1, [x29, #696]
  406b20:	ldr	x0, [x29, #440]
  406b24:	cmp	x1, x0
  406b28:	b.ne	4069e4 <__fxstatat@plt+0x38f4>  // b.any
  406b2c:	ldr	x1, [x29, #688]
  406b30:	ldr	x0, [x29, #432]
  406b34:	cmp	x1, x0
  406b38:	b.ne	4069e4 <__fxstatat@plt+0x38f4>  // b.any
  406b3c:	ldrb	w0, [x19, #24]
  406b40:	cbnz	w0, 406b60 <__fxstatat@plt+0x3a70>
  406b44:	mov	w2, #0x5                   	// #5
  406b48:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406b4c:	add	x1, x1, #0x878
  406b50:	mov	x0, #0x0                   	// #0
  406b54:	bl	402f90 <dcgettext@plt>
  406b58:	mov	x20, x0
  406b5c:	b	406b78 <__fxstatat@plt+0x3a88>
  406b60:	mov	w2, #0x5                   	// #5
  406b64:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406b68:	add	x1, x1, #0x840
  406b6c:	mov	x0, #0x0                   	// #0
  406b70:	bl	402f90 <dcgettext@plt>
  406b74:	mov	x20, x0
  406b78:	mov	x2, x26
  406b7c:	mov	w1, #0x4                   	// #4
  406b80:	mov	w0, #0x0                   	// #0
  406b84:	bl	40d874 <__fxstatat@plt+0xa784>
  406b88:	mov	x19, x0
  406b8c:	mov	x2, x28
  406b90:	mov	w1, #0x4                   	// #4
  406b94:	mov	w0, #0x1                   	// #1
  406b98:	bl	40d874 <__fxstatat@plt+0xa784>
  406b9c:	mov	x4, x0
  406ba0:	mov	x3, x19
  406ba4:	mov	x2, x20
  406ba8:	mov	w1, #0x0                   	// #0
  406bac:	mov	w0, #0x0                   	// #0
  406bb0:	bl	402950 <error@plt>
  406bb4:	b	406058 <__fxstatat@plt+0x2f68>
  406bb8:	bl	403040 <__errno_location@plt>
  406bbc:	ldr	w20, [x0]
  406bc0:	cmp	w20, #0x2
  406bc4:	b.ne	406bd4 <__fxstatat@plt+0x3ae4>  // b.any
  406bc8:	mov	w24, #0x1                   	// #1
  406bcc:	mov	w27, #0x11                  	// #17
  406bd0:	b	406cd0 <__fxstatat@plt+0x3be0>
  406bd4:	mov	w2, #0x5                   	// #5
  406bd8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406bdc:	add	x1, x1, #0x8b0
  406be0:	mov	x0, #0x0                   	// #0
  406be4:	bl	402f90 <dcgettext@plt>
  406be8:	mov	x19, x0
  406bec:	mov	x1, x26
  406bf0:	mov	w0, #0x4                   	// #4
  406bf4:	bl	40d900 <__fxstatat@plt+0xa810>
  406bf8:	mov	x3, x0
  406bfc:	mov	x2, x19
  406c00:	mov	w1, w20
  406c04:	mov	w0, #0x0                   	// #0
  406c08:	bl	402950 <error@plt>
  406c0c:	b	406058 <__fxstatat@plt+0x2f68>
  406c10:	ldr	w0, [x19, #4]
  406c14:	cmp	w0, #0x2
  406c18:	b.eq	406c2c <__fxstatat@plt+0x3b3c>  // b.none
  406c1c:	ldr	w24, [x29, #208]
  406c20:	mov	w27, #0x11                  	// #17
  406c24:	str	xzr, [x29, #208]
  406c28:	b	406cd0 <__fxstatat@plt+0x3be0>
  406c2c:	ldr	w0, [x29, #704]
  406c30:	and	w0, w0, #0xf000
  406c34:	cmp	w0, #0x8, lsl #12
  406c38:	b.ne	4067b0 <__fxstatat@plt+0x36c0>  // b.any
  406c3c:	ldr	w24, [x29, #208]
  406c40:	mov	w27, #0x11                  	// #17
  406c44:	str	xzr, [x29, #208]
  406c48:	b	406cd0 <__fxstatat@plt+0x3be0>
  406c4c:	mov	w2, #0x5                   	// #5
  406c50:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406c54:	add	x1, x1, #0x108
  406c58:	mov	x0, #0x0                   	// #0
  406c5c:	bl	402f90 <dcgettext@plt>
  406c60:	mov	x19, x0
  406c64:	mov	x1, x26
  406c68:	mov	w0, #0x4                   	// #4
  406c6c:	bl	40d900 <__fxstatat@plt+0xa810>
  406c70:	mov	x3, x0
  406c74:	mov	x2, x19
  406c78:	mov	w1, w20
  406c7c:	mov	w0, #0x0                   	// #0
  406c80:	bl	402950 <error@plt>
  406c84:	b	406058 <__fxstatat@plt+0x2f68>
  406c88:	mov	w2, #0x5                   	// #5
  406c8c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406c90:	add	x1, x1, #0xf8
  406c94:	mov	x0, #0x0                   	// #0
  406c98:	bl	402f90 <dcgettext@plt>
  406c9c:	mov	x20, x0
  406ca0:	mov	x1, x26
  406ca4:	mov	w0, #0x4                   	// #4
  406ca8:	bl	40d900 <__fxstatat@plt+0xa810>
  406cac:	mov	x2, x0
  406cb0:	mov	x1, x20
  406cb4:	mov	w0, #0x1                   	// #1
  406cb8:	bl	402ba0 <__printf_chk@plt>
  406cbc:	mov	w27, #0x11                  	// #17
  406cc0:	str	xzr, [x29, #208]
  406cc4:	b	406cd0 <__fxstatat@plt+0x3be0>
  406cc8:	mov	w22, #0x0                   	// #0
  406ccc:	str	xzr, [x29, #208]
  406cd0:	cbz	w25, 406d04 <__fxstatat@plt+0x3c14>
  406cd4:	ldr	x0, [x19, #64]
  406cd8:	cbz	x0, 406d04 <__fxstatat@plt+0x3c14>
  406cdc:	ldrb	w20, [x19, #24]
  406ce0:	cbnz	w20, 406d04 <__fxstatat@plt+0x3c14>
  406ce4:	ldr	w0, [x19]
  406ce8:	cbnz	w0, 4091f8 <__fxstatat@plt+0x6108>
  406cec:	add	x2, x29, #0x230
  406cf0:	cbz	w22, 406d7c <__fxstatat@plt+0x3c8c>
  406cf4:	ldr	w0, [x2, #16]
  406cf8:	and	w0, w0, #0xf000
  406cfc:	cmp	w0, #0xa, lsl #12
  406d00:	b.eq	406d94 <__fxstatat@plt+0x3ca4>  // b.none
  406d04:	ldrb	w0, [x19, #46]
  406d08:	cbz	w0, 406d14 <__fxstatat@plt+0x3c24>
  406d0c:	ldrb	w0, [x19, #24]
  406d10:	cbz	w0, 406e04 <__fxstatat@plt+0x3d14>
  406d14:	cbnz	w27, 409208 <__fxstatat@plt+0x6118>
  406d18:	ldrb	w0, [x19, #24]
  406d1c:	cbz	w0, 408f18 <__fxstatat@plt+0x5e28>
  406d20:	ldrb	w0, [x19, #46]
  406d24:	cbnz	w0, 407068 <__fxstatat@plt+0x3f78>
  406d28:	ldrb	w0, [x19, #33]
  406d2c:	cbnz	w0, 40709c <__fxstatat@plt+0x3fac>
  406d30:	ldr	x0, [x29, #824]
  406d34:	cbz	x0, 406d44 <__fxstatat@plt+0x3c54>
  406d38:	mov	w0, #0x1                   	// #1
  406d3c:	ldr	x1, [x29, #824]
  406d40:	strb	w0, [x1]
  406d44:	mov	w24, #0x1                   	// #1
  406d48:	cbz	w25, 406058 <__fxstatat@plt+0x2f68>
  406d4c:	ldrb	w24, [x19, #49]
  406d50:	cbnz	w24, 406058 <__fxstatat@plt+0x2f68>
  406d54:	add	x2, x29, #0x2b0
  406d58:	mov	x1, x26
  406d5c:	ldr	x0, [x19, #64]
  406d60:	bl	40aacc <__fxstatat@plt+0x79dc>
  406d64:	mov	w24, w25
  406d68:	b	406058 <__fxstatat@plt+0x2f68>
  406d6c:	ldr	w24, [x29, #208]
  406d70:	mov	w27, #0x11                  	// #17
  406d74:	str	xzr, [x29, #208]
  406d78:	b	406cd0 <__fxstatat@plt+0x3be0>
  406d7c:	add	x2, x29, #0x1b0
  406d80:	mov	x1, x26
  406d84:	bl	402f40 <__lxstat@plt>
  406d88:	cbnz	w0, 406d04 <__fxstatat@plt+0x3c14>
  406d8c:	add	x2, x29, #0x1b0
  406d90:	b	406cf4 <__fxstatat@plt+0x3c04>
  406d94:	mov	x1, x26
  406d98:	ldr	x0, [x19, #64]
  406d9c:	bl	40ab4c <__fxstatat@plt+0x7a5c>
  406da0:	and	w0, w0, #0xff
  406da4:	cbz	w0, 406d04 <__fxstatat@plt+0x3c14>
  406da8:	mov	w2, #0x5                   	// #5
  406dac:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406db0:	add	x1, x1, #0x8c8
  406db4:	mov	x0, #0x0                   	// #0
  406db8:	bl	402f90 <dcgettext@plt>
  406dbc:	mov	x19, x0
  406dc0:	mov	x2, x28
  406dc4:	mov	w1, #0x4                   	// #4
  406dc8:	mov	w0, #0x0                   	// #0
  406dcc:	bl	40d874 <__fxstatat@plt+0xa784>
  406dd0:	mov	x21, x0
  406dd4:	mov	x2, x26
  406dd8:	mov	w1, #0x4                   	// #4
  406ddc:	mov	w0, #0x1                   	// #1
  406de0:	bl	40d874 <__fxstatat@plt+0xa784>
  406de4:	mov	x4, x0
  406de8:	mov	x3, x21
  406dec:	mov	x2, x19
  406df0:	mov	w1, #0x0                   	// #0
  406df4:	mov	w0, #0x0                   	// #0
  406df8:	bl	402950 <error@plt>
  406dfc:	mov	w24, w20
  406e00:	b	406058 <__fxstatat@plt+0x2f68>
  406e04:	and	w0, w23, #0xf000
  406e08:	cmp	w0, #0x4, lsl #12
  406e0c:	b.eq	406d14 <__fxstatat@plt+0x3c24>  // b.none
  406e10:	ldr	x2, [x29, #208]
  406e14:	mov	x1, x26
  406e18:	mov	x0, x28
  406e1c:	bl	4057b8 <__fxstatat@plt+0x26c8>
  406e20:	b	406d14 <__fxstatat@plt+0x3c24>
  406e24:	cbz	w25, 406edc <__fxstatat@plt+0x3dec>
  406e28:	ldr	x2, [x29, #688]
  406e2c:	ldr	x1, [x29, #696]
  406e30:	mov	x0, x26
  406e34:	bl	40968c <__fxstatat@plt+0x659c>
  406e38:	str	x0, [x29, #200]
  406e3c:	ldr	x0, [x29, #200]
  406e40:	cbz	x0, 406f10 <__fxstatat@plt+0x3e20>
  406e44:	ldr	x1, [x29, #200]
  406e48:	mov	x0, x28
  406e4c:	bl	40e058 <__fxstatat@plt+0xaf68>
  406e50:	and	w0, w0, #0xff
  406e54:	cbnz	w0, 406f90 <__fxstatat@plt+0x3ea0>
  406e58:	ldr	x1, [x29, #200]
  406e5c:	mov	x0, x26
  406e60:	bl	40e058 <__fxstatat@plt+0xaf68>
  406e64:	ands	w22, w0, #0xff
  406e68:	b.ne	406ffc <__fxstatat@plt+0x3f0c>  // b.any
  406e6c:	ldr	w0, [x19, #4]
  406e70:	cmp	w0, #0x4
  406e74:	b.eq	406f10 <__fxstatat@plt+0x3e20>  // b.none
  406e78:	cmp	w25, #0x0
  406e7c:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  406e80:	b.eq	406f10 <__fxstatat@plt+0x3e20>  // b.none
  406e84:	mov	w2, #0x5                   	// #5
  406e88:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406e8c:	add	x1, x1, #0x968
  406e90:	mov	x0, #0x0                   	// #0
  406e94:	bl	402f90 <dcgettext@plt>
  406e98:	mov	x21, x0
  406e9c:	mov	x2, x26
  406ea0:	mov	w1, #0x4                   	// #4
  406ea4:	mov	w0, #0x0                   	// #0
  406ea8:	bl	40d874 <__fxstatat@plt+0xa784>
  406eac:	mov	x20, x0
  406eb0:	ldr	x2, [x29, #200]
  406eb4:	mov	w1, #0x4                   	// #4
  406eb8:	mov	w0, #0x1                   	// #1
  406ebc:	bl	40d874 <__fxstatat@plt+0xa784>
  406ec0:	mov	x4, x0
  406ec4:	mov	x3, x20
  406ec8:	mov	x2, x21
  406ecc:	mov	w1, #0x0                   	// #0
  406ed0:	mov	w0, #0x0                   	// #0
  406ed4:	bl	402950 <error@plt>
  406ed8:	b	4091e4 <__fxstatat@plt+0x60f4>
  406edc:	ldr	x1, [x29, #688]
  406ee0:	ldr	x0, [x29, #696]
  406ee4:	bl	40965c <__fxstatat@plt+0x656c>
  406ee8:	str	x0, [x29, #200]
  406eec:	b	406e3c <__fxstatat@plt+0x3d4c>
  406ef0:	ldr	x1, [x29, #688]
  406ef4:	ldr	x0, [x29, #696]
  406ef8:	bl	40965c <__fxstatat@plt+0x656c>
  406efc:	str	x0, [x29, #200]
  406f00:	b	4091b0 <__fxstatat@plt+0x60c0>
  406f04:	ldrb	w0, [x19, #23]
  406f08:	cbz	w0, 409170 <__fxstatat@plt+0x6080>
  406f0c:	str	xzr, [x29, #200]
  406f10:	ldrb	w0, [x19, #24]
  406f14:	cbz	w0, 408f1c <__fxstatat@plt+0x5e2c>
  406f18:	cmp	w27, #0x11
  406f1c:	b.ne	406f3c <__fxstatat@plt+0x3e4c>  // b.any
  406f20:	mov	x1, x26
  406f24:	mov	x0, x28
  406f28:	bl	402ea0 <rename@plt>
  406f2c:	cbz	w0, 406d20 <__fxstatat@plt+0x3c30>
  406f30:	bl	403040 <__errno_location@plt>
  406f34:	ldr	w27, [x0]
  406f38:	cbz	w27, 406d20 <__fxstatat@plt+0x3c30>
  406f3c:	cmp	w27, #0x16
  406f40:	b.eq	4070b4 <__fxstatat@plt+0x3fc4>  // b.none
  406f44:	cmp	w27, #0x12
  406f48:	b.ne	407124 <__fxstatat@plt+0x4034>  // b.any
  406f4c:	and	w22, w23, #0xf000
  406f50:	cmp	w22, #0x4, lsl #12
  406f54:	b.eq	40718c <__fxstatat@plt+0x409c>  // b.none
  406f58:	mov	x0, x26
  406f5c:	bl	403080 <unlink@plt>
  406f60:	cbz	w0, 406f74 <__fxstatat@plt+0x3e84>
  406f64:	bl	403040 <__errno_location@plt>
  406f68:	ldr	w24, [x0]
  406f6c:	cmp	w24, #0x2
  406f70:	b.ne	4071b4 <__fxstatat@plt+0x40c4>  // b.any
  406f74:	cmp	w22, #0x4, lsl #12
  406f78:	cset	w1, ne  // ne = any
  406f7c:	ldrb	w0, [x19, #46]
  406f80:	ands	w24, w1, w0
  406f84:	b.ne	40721c <__fxstatat@plt+0x412c>  // b.any
  406f88:	mov	w24, #0x1                   	// #1
  406f8c:	b	408f1c <__fxstatat@plt+0x5e2c>
  406f90:	mov	w2, #0x5                   	// #5
  406f94:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406f98:	add	x1, x1, #0x900
  406f9c:	mov	x0, #0x0                   	// #0
  406fa0:	bl	402f90 <dcgettext@plt>
  406fa4:	mov	x20, x0
  406fa8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  406fac:	add	x22, x0, #0x4f8
  406fb0:	ldr	x2, [x22, #1032]
  406fb4:	mov	w1, #0x4                   	// #4
  406fb8:	mov	w0, #0x0                   	// #0
  406fbc:	bl	40d874 <__fxstatat@plt+0xa784>
  406fc0:	mov	x21, x0
  406fc4:	ldr	x2, [x22, #1040]
  406fc8:	mov	w1, #0x4                   	// #4
  406fcc:	mov	w0, #0x1                   	// #1
  406fd0:	bl	40d874 <__fxstatat@plt+0xa784>
  406fd4:	mov	x4, x0
  406fd8:	mov	x3, x21
  406fdc:	mov	x2, x20
  406fe0:	mov	w1, #0x0                   	// #0
  406fe4:	mov	w0, #0x0                   	// #0
  406fe8:	bl	402950 <error@plt>
  406fec:	mov	w0, #0x1                   	// #1
  406ff0:	ldr	x1, [x29, #816]
  406ff4:	strb	w0, [x1]
  406ff8:	b	4091e4 <__fxstatat@plt+0x60f4>
  406ffc:	mov	w2, #0x5                   	// #5
  407000:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407004:	add	x1, x1, #0x930
  407008:	mov	x0, #0x0                   	// #0
  40700c:	bl	402f90 <dcgettext@plt>
  407010:	mov	x20, x0
  407014:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  407018:	ldr	x1, [x0, #2304]
  40701c:	mov	w0, #0x4                   	// #4
  407020:	bl	40d900 <__fxstatat@plt+0xa810>
  407024:	mov	x3, x0
  407028:	mov	x2, x20
  40702c:	mov	w1, #0x0                   	// #0
  407030:	mov	w0, #0x0                   	// #0
  407034:	bl	402950 <error@plt>
  407038:	ldr	x0, [x29, #824]
  40703c:	cmp	x0, #0x0
  407040:	cset	w1, ne  // ne = any
  407044:	ldrb	w0, [x19, #24]
  407048:	ands	w24, w1, w0
  40704c:	b.ne	407058 <__fxstatat@plt+0x3f68>  // b.any
  407050:	mov	w24, w22
  407054:	b	406058 <__fxstatat@plt+0x2f68>
  407058:	mov	w0, #0x1                   	// #1
  40705c:	ldr	x1, [x29, #824]
  407060:	strb	w0, [x1]
  407064:	b	406058 <__fxstatat@plt+0x2f68>
  407068:	mov	w2, #0x5                   	// #5
  40706c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407070:	add	x1, x1, #0x998
  407074:	mov	x0, #0x0                   	// #0
  407078:	bl	402f90 <dcgettext@plt>
  40707c:	mov	x1, x0
  407080:	mov	w0, #0x1                   	// #1
  407084:	bl	402ba0 <__printf_chk@plt>
  407088:	ldr	x2, [x29, #208]
  40708c:	mov	x1, x26
  407090:	mov	x0, x28
  407094:	bl	4057b8 <__fxstatat@plt+0x26c8>
  407098:	b	406d28 <__fxstatat@plt+0x3c38>
  40709c:	mov	x3, x19
  4070a0:	mov	w2, #0x1                   	// #1
  4070a4:	mov	w1, #0x0                   	// #0
  4070a8:	mov	x0, x26
  4070ac:	bl	405a54 <__fxstatat@plt+0x2964>
  4070b0:	b	406d30 <__fxstatat@plt+0x3c40>
  4070b4:	mov	w2, #0x5                   	// #5
  4070b8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4070bc:	add	x1, x1, #0x9a8
  4070c0:	mov	x0, #0x0                   	// #0
  4070c4:	bl	402f90 <dcgettext@plt>
  4070c8:	mov	x20, x0
  4070cc:	adrp	x19, 42b000 <__fxstatat@plt+0x27f10>
  4070d0:	add	x19, x19, #0x4f8
  4070d4:	ldr	x2, [x19, #1032]
  4070d8:	mov	w1, #0x4                   	// #4
  4070dc:	mov	w0, #0x0                   	// #0
  4070e0:	bl	40d874 <__fxstatat@plt+0xa784>
  4070e4:	mov	x21, x0
  4070e8:	ldr	x2, [x19, #1040]
  4070ec:	mov	w1, #0x4                   	// #4
  4070f0:	mov	w0, #0x1                   	// #1
  4070f4:	bl	40d874 <__fxstatat@plt+0xa784>
  4070f8:	mov	x4, x0
  4070fc:	mov	x3, x21
  407100:	mov	x2, x20
  407104:	mov	w1, #0x0                   	// #0
  407108:	mov	w0, #0x0                   	// #0
  40710c:	bl	402950 <error@plt>
  407110:	mov	w0, #0x1                   	// #1
  407114:	ldr	x1, [x29, #816]
  407118:	strb	w0, [x1]
  40711c:	mov	w24, #0x1                   	// #1
  407120:	b	406058 <__fxstatat@plt+0x2f68>
  407124:	mov	w2, #0x5                   	// #5
  407128:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40712c:	add	x1, x1, #0x9d8
  407130:	mov	x0, #0x0                   	// #0
  407134:	bl	402f90 <dcgettext@plt>
  407138:	mov	x19, x0
  40713c:	mov	x2, x28
  407140:	mov	w1, #0x4                   	// #4
  407144:	mov	w0, #0x0                   	// #0
  407148:	bl	40d874 <__fxstatat@plt+0xa784>
  40714c:	mov	x20, x0
  407150:	mov	x2, x26
  407154:	mov	w1, #0x4                   	// #4
  407158:	mov	w0, #0x1                   	// #1
  40715c:	bl	40d874 <__fxstatat@plt+0xa784>
  407160:	mov	x4, x0
  407164:	mov	x3, x20
  407168:	mov	x2, x19
  40716c:	mov	w1, w27
  407170:	mov	w0, #0x0                   	// #0
  407174:	bl	402950 <error@plt>
  407178:	ldr	x1, [x29, #688]
  40717c:	ldr	x0, [x29, #696]
  407180:	bl	409628 <__fxstatat@plt+0x6538>
  407184:	mov	w24, #0x0                   	// #0
  407188:	b	406058 <__fxstatat@plt+0x2f68>
  40718c:	mov	x0, x26
  407190:	bl	402dc0 <rmdir@plt>
  407194:	mov	w24, #0x1                   	// #1
  407198:	cbz	w0, 408f1c <__fxstatat@plt+0x5e2c>
  40719c:	bl	403040 <__errno_location@plt>
  4071a0:	ldr	w24, [x0]
  4071a4:	cmp	w24, #0x2
  4071a8:	b.ne	4071b4 <__fxstatat@plt+0x40c4>  // b.any
  4071ac:	mov	w24, #0x1                   	// #1
  4071b0:	b	408f1c <__fxstatat@plt+0x5e2c>
  4071b4:	mov	w2, #0x5                   	// #5
  4071b8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4071bc:	add	x1, x1, #0x9f0
  4071c0:	mov	x0, #0x0                   	// #0
  4071c4:	bl	402f90 <dcgettext@plt>
  4071c8:	mov	x19, x0
  4071cc:	mov	x2, x28
  4071d0:	mov	w1, #0x4                   	// #4
  4071d4:	mov	w0, #0x0                   	// #0
  4071d8:	bl	40d874 <__fxstatat@plt+0xa784>
  4071dc:	mov	x20, x0
  4071e0:	mov	x2, x26
  4071e4:	mov	w1, #0x4                   	// #4
  4071e8:	mov	w0, #0x1                   	// #1
  4071ec:	bl	40d874 <__fxstatat@plt+0xa784>
  4071f0:	mov	x4, x0
  4071f4:	mov	x3, x20
  4071f8:	mov	x2, x19
  4071fc:	mov	w1, w24
  407200:	mov	w0, #0x0                   	// #0
  407204:	bl	402950 <error@plt>
  407208:	ldr	x1, [x29, #688]
  40720c:	ldr	x0, [x29, #696]
  407210:	bl	409628 <__fxstatat@plt+0x6538>
  407214:	mov	w24, #0x0                   	// #0
  407218:	b	406058 <__fxstatat@plt+0x2f68>
  40721c:	mov	w2, #0x5                   	// #5
  407220:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407224:	add	x1, x1, #0xa30
  407228:	mov	x0, #0x0                   	// #0
  40722c:	bl	402f90 <dcgettext@plt>
  407230:	mov	x1, x0
  407234:	mov	w0, #0x1                   	// #1
  407238:	bl	402ba0 <__printf_chk@plt>
  40723c:	ldr	x2, [x29, #208]
  407240:	mov	x1, x26
  407244:	mov	x0, x28
  407248:	bl	4057b8 <__fxstatat@plt+0x26c8>
  40724c:	b	408f1c <__fxstatat@plt+0x5e2c>
  407250:	mov	x4, x19
  407254:	mov	w3, w24
  407258:	mov	w2, w23
  40725c:	mov	x1, x26
  407260:	mov	x0, x28
  407264:	bl	40598c <__fxstatat@plt+0x289c>
  407268:	ands	w0, w0, #0xff
  40726c:	b.eq	408c60 <__fxstatat@plt+0x5b70>  // b.none
  407270:	and	w0, w22, #0x3f
  407274:	str	w0, [x29, #192]
  407278:	and	w27, w23, #0xf000
  40727c:	cmp	w27, #0x4, lsl #12
  407280:	b.ne	408f68 <__fxstatat@plt+0x5e78>  // b.any
  407284:	ldr	x0, [x29, #232]
  407288:	cbz	x0, 408cc4 <__fxstatat@plt+0x5bd4>
  40728c:	ldr	x2, [x29, #696]
  407290:	ldr	x3, [x29, #688]
  407294:	b	4072a0 <__fxstatat@plt+0x41b0>
  407298:	ldr	x0, [x0]
  40729c:	cbz	x0, 408cc4 <__fxstatat@plt+0x5bd4>
  4072a0:	ldr	x1, [x0, #8]
  4072a4:	cmp	x1, x2
  4072a8:	b.ne	407298 <__fxstatat@plt+0x41a8>  // b.any
  4072ac:	ldr	x1, [x0, #16]
  4072b0:	cmp	x1, x3
  4072b4:	b.ne	407298 <__fxstatat@plt+0x41a8>  // b.any
  4072b8:	mov	w2, #0x5                   	// #5
  4072bc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4072c0:	add	x1, x1, #0xd48
  4072c4:	mov	x0, #0x0                   	// #0
  4072c8:	bl	402f90 <dcgettext@plt>
  4072cc:	mov	x20, x0
  4072d0:	mov	x1, x28
  4072d4:	mov	w0, #0x4                   	// #4
  4072d8:	bl	40d900 <__fxstatat@plt+0xa810>
  4072dc:	mov	x3, x0
  4072e0:	mov	x2, x20
  4072e4:	mov	w1, #0x0                   	// #0
  4072e8:	mov	w0, #0x0                   	// #0
  4072ec:	bl	402950 <error@plt>
  4072f0:	b	407758 <__fxstatat@plt+0x4668>
  4072f4:	bl	403040 <__errno_location@plt>
  4072f8:	ldr	w20, [x0]
  4072fc:	mov	w2, #0x5                   	// #5
  407300:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407304:	add	x1, x1, #0xa38
  407308:	mov	x0, #0x0                   	// #0
  40730c:	bl	402f90 <dcgettext@plt>
  407310:	mov	x21, x0
  407314:	mov	x1, x26
  407318:	mov	w0, #0x4                   	// #4
  40731c:	bl	40d900 <__fxstatat@plt+0xa810>
  407320:	mov	x3, x0
  407324:	mov	x2, x21
  407328:	mov	w1, w20
  40732c:	mov	w0, #0x0                   	// #0
  407330:	bl	402950 <error@plt>
  407334:	b	407758 <__fxstatat@plt+0x4668>
  407338:	bl	403040 <__errno_location@plt>
  40733c:	ldr	w20, [x0]
  407340:	mov	w2, #0x5                   	// #5
  407344:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407348:	add	x1, x1, #0x6c0
  40734c:	mov	x0, #0x0                   	// #0
  407350:	bl	402f90 <dcgettext@plt>
  407354:	mov	x21, x0
  407358:	mov	x1, x26
  40735c:	mov	w0, #0x4                   	// #4
  407360:	bl	40d900 <__fxstatat@plt+0xa810>
  407364:	mov	x3, x0
  407368:	mov	x2, x21
  40736c:	mov	w1, w20
  407370:	mov	w0, #0x0                   	// #0
  407374:	bl	402950 <error@plt>
  407378:	b	407758 <__fxstatat@plt+0x4668>
  40737c:	orr	w1, w20, #0x1c0
  407380:	mov	x0, x26
  407384:	bl	402b20 <chmod@plt>
  407388:	str	w20, [x29, #168]
  40738c:	mov	w1, #0x1                   	// #1
  407390:	str	w1, [x29, #184]
  407394:	cbz	w0, 408d34 <__fxstatat@plt+0x5c44>
  407398:	bl	403040 <__errno_location@plt>
  40739c:	ldr	w20, [x0]
  4073a0:	mov	w2, #0x5                   	// #5
  4073a4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4073a8:	add	x1, x1, #0xa58
  4073ac:	mov	x0, #0x0                   	// #0
  4073b0:	bl	402f90 <dcgettext@plt>
  4073b4:	mov	x21, x0
  4073b8:	mov	x1, x26
  4073bc:	mov	w0, #0x4                   	// #4
  4073c0:	bl	40d900 <__fxstatat@plt+0xa810>
  4073c4:	mov	x3, x0
  4073c8:	mov	x2, x21
  4073cc:	mov	w1, w20
  4073d0:	mov	w0, #0x0                   	// #0
  4073d4:	bl	402950 <error@plt>
  4073d8:	b	407758 <__fxstatat@plt+0x4668>
  4073dc:	ldr	x2, [x29, #560]
  4073e0:	ldr	x1, [x29, #568]
  4073e4:	mov	x0, x26
  4073e8:	bl	40968c <__fxstatat@plt+0x659c>
  4073ec:	mov	w0, #0x1                   	// #1
  4073f0:	ldr	x1, [x29, #224]
  4073f4:	strb	w0, [x1]
  4073f8:	b	408d40 <__fxstatat@plt+0x5c50>
  4073fc:	mov	x2, #0x0                   	// #0
  407400:	mov	x1, x26
  407404:	mov	x0, x28
  407408:	bl	4057b8 <__fxstatat@plt+0x26c8>
  40740c:	b	407424 <__fxstatat@plt+0x4334>
  407410:	ldr	x0, [x19, #32]
  407414:	str	w24, [x29, #184]
  407418:	str	wzr, [x29, #192]
  40741c:	tst	x0, #0xff000000ff00
  407420:	b.ne	407570 <__fxstatat@plt+0x4480>  // b.any
  407424:	ldr	x2, [x29, #216]
  407428:	cmp	x2, #0x0
  40742c:	cset	w1, ne  // ne = any
  407430:	ldrb	w0, [x19, #28]
  407434:	ands	w21, w1, w0
  407438:	b.ne	4075ac <__fxstatat@plt+0x44bc>  // b.any
  40743c:	ldp	x0, x1, [x19]
  407440:	stp	x0, x1, [x29, #432]
  407444:	ldp	x0, x1, [x19, #16]
  407448:	stp	x0, x1, [x29, #448]
  40744c:	ldp	x0, x1, [x19, #32]
  407450:	stp	x0, x1, [x29, #464]
  407454:	ldp	x0, x1, [x19, #48]
  407458:	stp	x0, x1, [x29, #480]
  40745c:	ldp	x0, x1, [x19, #64]
  407460:	stp	x0, x1, [x29, #496]
  407464:	mov	w1, #0x2                   	// #2
  407468:	mov	x0, x28
  40746c:	bl	40e398 <__fxstatat@plt+0xb2a8>
  407470:	str	x0, [x29, #216]
  407474:	cbz	x0, 4075c0 <__fxstatat@plt+0x44d0>
  407478:	ldr	w0, [x19, #4]
  40747c:	cmp	w0, #0x3
  407480:	b.eq	407608 <__fxstatat@plt+0x4518>  // b.none
  407484:	ldr	x20, [x29, #216]
  407488:	ldrb	w0, [x20]
  40748c:	mov	w22, #0x0                   	// #0
  407490:	mov	w21, #0x1                   	// #1
  407494:	cbz	w0, 407614 <__fxstatat@plt+0x4524>
  407498:	str	w23, [x29, #208]
  40749c:	str	w24, [x29, #232]
  4074a0:	str	x19, [x29, #200]
  4074a4:	str	w25, [x29, #176]
  4074a8:	ldr	x25, [x29, #224]
  4074ac:	ldr	x24, [x29, #816]
  4074b0:	mov	x2, #0x0                   	// #0
  4074b4:	mov	x1, x20
  4074b8:	mov	x0, x28
  4074bc:	bl	40ae2c <__fxstatat@plt+0x7d3c>
  4074c0:	mov	x19, x0
  4074c4:	mov	x2, #0x0                   	// #0
  4074c8:	mov	x1, x20
  4074cc:	mov	x0, x26
  4074d0:	bl	40ae2c <__fxstatat@plt+0x7d3c>
  4074d4:	mov	x23, x0
  4074d8:	ldrb	w0, [x25]
  4074dc:	strb	w0, [x29, #304]
  4074e0:	str	xzr, [sp, #8]
  4074e4:	add	x0, x29, #0x100
  4074e8:	str	x0, [sp]
  4074ec:	add	x7, x29, #0x130
  4074f0:	mov	w6, #0x0                   	// #0
  4074f4:	add	x5, x29, #0x1b0
  4074f8:	mov	x4, x27
  4074fc:	add	x3, x29, #0x2b0
  407500:	ldrb	w2, [x29, #232]
  407504:	mov	x1, x23
  407508:	mov	x0, x19
  40750c:	bl	405e28 <__fxstatat@plt+0x2d38>
  407510:	and	w21, w21, w0
  407514:	ldrb	w0, [x24]
  407518:	ldrb	w1, [x29, #256]
  40751c:	orr	w0, w0, w1
  407520:	strb	w0, [x24]
  407524:	mov	x0, x23
  407528:	bl	402e00 <free@plt>
  40752c:	mov	x0, x19
  407530:	bl	402e00 <free@plt>
  407534:	ldrb	w0, [x29, #256]
  407538:	cbnz	w0, 407620 <__fxstatat@plt+0x4530>
  40753c:	ldrb	w0, [x29, #304]
  407540:	orr	w22, w0, w22
  407544:	mov	x0, x20
  407548:	bl	402920 <strlen@plt>
  40754c:	add	x0, x0, #0x1
  407550:	add	x20, x20, x0
  407554:	ldrb	w0, [x20]
  407558:	cbnz	w0, 4074b0 <__fxstatat@plt+0x43c0>
  40755c:	ldr	w23, [x29, #208]
  407560:	ldr	w24, [x29, #232]
  407564:	ldr	x19, [x29, #200]
  407568:	ldr	w25, [x29, #176]
  40756c:	b	407630 <__fxstatat@plt+0x4540>
  407570:	mov	x3, x19
  407574:	mov	w2, #0x0                   	// #0
  407578:	ldrb	w1, [x19, #37]
  40757c:	mov	x0, x26
  407580:	bl	405a54 <__fxstatat@plt+0x2964>
  407584:	and	w0, w0, #0xff
  407588:	cbnz	w0, 4075a0 <__fxstatat@plt+0x44b0>
  40758c:	ldrb	w0, [x19, #38]
  407590:	str	w0, [x29, #184]
  407594:	cbnz	w0, 407758 <__fxstatat@plt+0x4668>
  407598:	str	wzr, [x29, #192]
  40759c:	b	407424 <__fxstatat@plt+0x4334>
  4075a0:	str	w24, [x29, #184]
  4075a4:	str	wzr, [x29, #192]
  4075a8:	b	407424 <__fxstatat@plt+0x4334>
  4075ac:	ldr	x1, [x2]
  4075b0:	ldr	x0, [x29, #688]
  4075b4:	cmp	x1, x0
  4075b8:	b.ne	407640 <__fxstatat@plt+0x4550>  // b.any
  4075bc:	b	40743c <__fxstatat@plt+0x434c>
  4075c0:	bl	403040 <__errno_location@plt>
  4075c4:	ldr	w20, [x0]
  4075c8:	mov	w2, #0x5                   	// #5
  4075cc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4075d0:	add	x1, x1, #0xa90
  4075d4:	mov	x0, #0x0                   	// #0
  4075d8:	bl	402f90 <dcgettext@plt>
  4075dc:	mov	x21, x0
  4075e0:	mov	x1, x28
  4075e4:	mov	w0, #0x4                   	// #4
  4075e8:	bl	40d900 <__fxstatat@plt+0xa810>
  4075ec:	mov	x3, x0
  4075f0:	mov	x2, x21
  4075f4:	mov	w1, w20
  4075f8:	mov	w0, #0x0                   	// #0
  4075fc:	bl	402950 <error@plt>
  407600:	mov	w21, #0x0                   	// #0
  407604:	b	407640 <__fxstatat@plt+0x4550>
  407608:	mov	w0, #0x2                   	// #2
  40760c:	str	w0, [x29, #436]
  407610:	b	407484 <__fxstatat@plt+0x4394>
  407614:	mov	w22, #0x0                   	// #0
  407618:	mov	w21, #0x1                   	// #1
  40761c:	b	407630 <__fxstatat@plt+0x4540>
  407620:	ldr	w23, [x29, #208]
  407624:	ldr	w24, [x29, #232]
  407628:	ldr	x19, [x29, #200]
  40762c:	ldr	w25, [x29, #176]
  407630:	ldr	x0, [x29, #216]
  407634:	bl	402e00 <free@plt>
  407638:	ldr	x0, [x29, #224]
  40763c:	strb	w22, [x0]
  407640:	cbz	w25, 408cb0 <__fxstatat@plt+0x5bc0>
  407644:	mov	w22, w24
  407648:	mov	w24, w21
  40764c:	ldr	w25, [x29, #184]
  407650:	mov	w20, #0x0                   	// #0
  407654:	mov	w21, #0x0                   	// #0
  407658:	mov	w27, #0x4000                	// #16384
  40765c:	b	408a24 <__fxstatat@plt+0x5934>
  407660:	add	x2, x29, #0x130
  407664:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407668:	add	x1, x1, #0x1f8
  40766c:	mov	w0, #0x0                   	// #0
  407670:	bl	403060 <__xstat@plt>
  407674:	cbnz	w0, 408f9c <__fxstatat@plt+0x5eac>
  407678:	add	x2, x29, #0x1b0
  40767c:	mov	x1, x21
  407680:	bl	403060 <__xstat@plt>
  407684:	cbnz	w0, 408f9c <__fxstatat@plt+0x5eac>
  407688:	ldr	x1, [x29, #312]
  40768c:	ldr	x0, [x29, #440]
  407690:	cmp	x1, x0
  407694:	b.eq	4076a4 <__fxstatat@plt+0x45b4>  // b.none
  407698:	mov	x0, x21
  40769c:	bl	402e00 <free@plt>
  4076a0:	b	4076c4 <__fxstatat@plt+0x45d4>
  4076a4:	ldr	x22, [x29, #304]
  4076a8:	ldr	x0, [x29, #432]
  4076ac:	str	x0, [x29, #232]
  4076b0:	mov	x0, x21
  4076b4:	bl	402e00 <free@plt>
  4076b8:	ldr	x0, [x29, #232]
  4076bc:	cmp	x22, x0
  4076c0:	b.eq	408fa4 <__fxstatat@plt+0x5eb4>  // b.none
  4076c4:	mov	w2, #0x5                   	// #5
  4076c8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4076cc:	add	x1, x1, #0xaa8
  4076d0:	mov	x0, #0x0                   	// #0
  4076d4:	bl	402f90 <dcgettext@plt>
  4076d8:	mov	x20, x0
  4076dc:	mov	x2, x26
  4076e0:	mov	w1, #0x3                   	// #3
  4076e4:	mov	w0, #0x0                   	// #0
  4076e8:	bl	40da00 <__fxstatat@plt+0xa910>
  4076ec:	mov	x3, x0
  4076f0:	mov	x2, x20
  4076f4:	mov	w1, #0x0                   	// #0
  4076f8:	mov	w0, #0x0                   	// #0
  4076fc:	bl	402950 <error@plt>
  407700:	b	407758 <__fxstatat@plt+0x4668>
  407704:	mov	w2, #0x5                   	// #5
  407708:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40770c:	add	x1, x1, #0xae8
  407710:	mov	x0, #0x0                   	// #0
  407714:	bl	402f90 <dcgettext@plt>
  407718:	mov	x20, x0
  40771c:	mov	x2, x26
  407720:	mov	w1, #0x4                   	// #4
  407724:	mov	w0, #0x0                   	// #0
  407728:	bl	40d874 <__fxstatat@plt+0xa784>
  40772c:	mov	x21, x0
  407730:	mov	x2, x28
  407734:	mov	w1, #0x4                   	// #4
  407738:	mov	w0, #0x1                   	// #1
  40773c:	bl	40d874 <__fxstatat@plt+0xa784>
  407740:	mov	x4, x0
  407744:	mov	x3, x21
  407748:	mov	x2, x20
  40774c:	mov	w1, w22
  407750:	mov	w0, #0x0                   	// #0
  407754:	bl	402950 <error@plt>
  407758:	ldrb	w0, [x19, #37]
  40775c:	cbnz	w0, 4091ec <__fxstatat@plt+0x60fc>
  407760:	ldr	x0, [x29, #200]
  407764:	cbz	x0, 408bfc <__fxstatat@plt+0x5b0c>
  407768:	mov	w24, #0x0                   	// #0
  40776c:	ldr	x0, [x29, #208]
  407770:	cbz	x0, 406058 <__fxstatat@plt+0x2f68>
  407774:	mov	x1, x26
  407778:	bl	402ea0 <rename@plt>
  40777c:	cbnz	w0, 408c0c <__fxstatat@plt+0x5b1c>
  407780:	ldrb	w24, [x19, #46]
  407784:	cbz	w24, 406058 <__fxstatat@plt+0x2f68>
  407788:	mov	w2, #0x5                   	// #5
  40778c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407790:	add	x1, x1, #0xd30
  407794:	mov	x0, #0x0                   	// #0
  407798:	bl	402f90 <dcgettext@plt>
  40779c:	mov	x19, x0
  4077a0:	ldr	x2, [x29, #208]
  4077a4:	mov	w1, #0x4                   	// #4
  4077a8:	mov	w0, #0x0                   	// #0
  4077ac:	bl	40d874 <__fxstatat@plt+0xa784>
  4077b0:	mov	x20, x0
  4077b4:	mov	x2, x26
  4077b8:	mov	w1, #0x4                   	// #4
  4077bc:	mov	w0, #0x1                   	// #1
  4077c0:	bl	40d874 <__fxstatat@plt+0xa784>
  4077c4:	mov	x3, x0
  4077c8:	mov	x2, x20
  4077cc:	mov	x1, x19
  4077d0:	mov	w0, #0x1                   	// #1
  4077d4:	bl	402ba0 <__printf_chk@plt>
  4077d8:	mov	w24, #0x0                   	// #0
  4077dc:	b	406058 <__fxstatat@plt+0x2f68>
  4077e0:	ldrb	w0, [x19, #23]
  4077e4:	str	w0, [x29, #232]
  4077e8:	cbz	w0, 407828 <__fxstatat@plt+0x4738>
  4077ec:	ldrb	w0, [x19, #22]
  4077f0:	mov	w2, #0x1                   	// #1
  4077f4:	cbnz	w0, 407804 <__fxstatat@plt+0x4714>
  4077f8:	ldr	w0, [x19, #8]
  4077fc:	cmp	w0, #0x3
  407800:	cset	w2, eq  // eq = none
  407804:	mov	w4, w21
  407808:	mov	w3, #0x0                   	// #0
  40780c:	mov	x1, x26
  407810:	mov	x0, x28
  407814:	bl	405888 <__fxstatat@plt+0x2798>
  407818:	and	w0, w0, #0xff
  40781c:	mov	w21, w20
  407820:	cbnz	w0, 408fcc <__fxstatat@plt+0x5edc>
  407824:	b	407758 <__fxstatat@plt+0x4668>
  407828:	cmp	w27, #0x8, lsl #12
  40782c:	b.eq	4078c0 <__fxstatat@plt+0x47d0>  // b.none
  407830:	cmp	w27, #0xa, lsl #12
  407834:	cset	w21, ne  // ne = any
  407838:	ldrb	w0, [x19, #20]
  40783c:	ands	w21, w21, w0
  407840:	b.ne	4078c0 <__fxstatat@plt+0x47d0>  // b.any
  407844:	cmp	w27, #0x1, lsl #12
  407848:	b.eq	4087b0 <__fxstatat@plt+0x56c0>  // b.none
  40784c:	and	w0, w27, #0xffffbfff
  407850:	cmp	w0, #0x2, lsl #12
  407854:	mov	w0, #0xc000                	// #49152
  407858:	ccmp	w27, w0, #0x4, ne  // ne = any
  40785c:	b.ne	408824 <__fxstatat@plt+0x5734>  // b.any
  407860:	ldr	x2, [x29, #720]
  407864:	ldr	w0, [x29, #192]
  407868:	bic	w1, w23, w0
  40786c:	mov	x0, x26
  407870:	bl	412540 <__fxstatat@plt+0xf450>
  407874:	mov	w20, w21
  407878:	cbz	w0, 408fcc <__fxstatat@plt+0x5edc>
  40787c:	bl	403040 <__errno_location@plt>
  407880:	ldr	w20, [x0]
  407884:	mov	w2, #0x5                   	// #5
  407888:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40788c:	add	x1, x1, #0xc98
  407890:	mov	x0, #0x0                   	// #0
  407894:	bl	402f90 <dcgettext@plt>
  407898:	mov	x21, x0
  40789c:	mov	x1, x26
  4078a0:	mov	w0, #0x4                   	// #4
  4078a4:	bl	40d900 <__fxstatat@plt+0xa810>
  4078a8:	mov	x3, x0
  4078ac:	mov	x2, x21
  4078b0:	mov	w1, w20
  4078b4:	mov	w0, #0x0                   	// #0
  4078b8:	bl	402950 <error@plt>
  4078bc:	b	407758 <__fxstatat@plt+0x4668>
  4078c0:	ldr	w0, [x29, #704]
  4078c4:	str	w0, [x29, #172]
  4078c8:	ldrb	w0, [x19, #35]
  4078cc:	str	w0, [x29, #184]
  4078d0:	ldr	w0, [x19, #4]
  4078d4:	cmp	w0, #0x2
  4078d8:	cset	w1, eq  // eq = none
  4078dc:	lsl	w1, w1, #15
  4078e0:	mov	x0, x28
  4078e4:	bl	40aa7c <__fxstatat@plt+0x798c>
  4078e8:	str	w0, [x29, #224]
  4078ec:	tbnz	w0, #31, 4079b8 <__fxstatat@plt+0x48c8>
  4078f0:	add	x2, x29, #0x130
  4078f4:	ldr	w1, [x29, #224]
  4078f8:	mov	w0, #0x0                   	// #0
  4078fc:	bl	402f80 <__fxstat@plt>
  407900:	cbnz	w0, 4079fc <__fxstatat@plt+0x490c>
  407904:	ldr	x1, [x29, #696]
  407908:	ldr	x0, [x29, #312]
  40790c:	cmp	x1, x0
  407910:	b.ne	407924 <__fxstatat@plt+0x4834>  // b.any
  407914:	ldr	x1, [x29, #688]
  407918:	ldr	x0, [x29, #304]
  40791c:	cmp	x1, x0
  407920:	b.eq	407a44 <__fxstatat@plt+0x4954>  // b.none
  407924:	mov	w2, #0x5                   	// #5
  407928:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40792c:	add	x1, x1, #0xb40
  407930:	mov	x0, #0x0                   	// #0
  407934:	bl	402f90 <dcgettext@plt>
  407938:	mov	x20, x0
  40793c:	mov	x1, x28
  407940:	mov	w0, #0x4                   	// #4
  407944:	bl	40d900 <__fxstatat@plt+0xa810>
  407948:	mov	x3, x0
  40794c:	mov	x2, x20
  407950:	mov	w1, #0x0                   	// #0
  407954:	mov	w0, #0x0                   	// #0
  407958:	bl	402950 <error@plt>
  40795c:	str	xzr, [x29, #216]
  407960:	ldr	w0, [x29, #224]
  407964:	bl	402c90 <close@plt>
  407968:	tbz	w0, #31, 409394 <__fxstatat@plt+0x62a4>
  40796c:	bl	403040 <__errno_location@plt>
  407970:	ldr	w20, [x0]
  407974:	mov	w2, #0x5                   	// #5
  407978:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40797c:	add	x1, x1, #0xc68
  407980:	mov	x0, #0x0                   	// #0
  407984:	bl	402f90 <dcgettext@plt>
  407988:	mov	x21, x0
  40798c:	mov	x1, x28
  407990:	mov	w0, #0x4                   	// #4
  407994:	bl	40d900 <__fxstatat@plt+0xa810>
  407998:	mov	x3, x0
  40799c:	mov	x2, x21
  4079a0:	mov	w1, w20
  4079a4:	mov	w0, #0x0                   	// #0
  4079a8:	bl	402950 <error@plt>
  4079ac:	ldr	x0, [x29, #216]
  4079b0:	bl	402e00 <free@plt>
  4079b4:	b	407758 <__fxstatat@plt+0x4668>
  4079b8:	bl	403040 <__errno_location@plt>
  4079bc:	ldr	w20, [x0]
  4079c0:	mov	w2, #0x5                   	// #5
  4079c4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4079c8:	add	x1, x1, #0xb10
  4079cc:	mov	x0, #0x0                   	// #0
  4079d0:	bl	402f90 <dcgettext@plt>
  4079d4:	mov	x21, x0
  4079d8:	mov	x1, x28
  4079dc:	mov	w0, #0x4                   	// #4
  4079e0:	bl	40d900 <__fxstatat@plt+0xa810>
  4079e4:	mov	x3, x0
  4079e8:	mov	x2, x21
  4079ec:	mov	w1, w20
  4079f0:	mov	w0, #0x0                   	// #0
  4079f4:	bl	402950 <error@plt>
  4079f8:	b	407758 <__fxstatat@plt+0x4668>
  4079fc:	bl	403040 <__errno_location@plt>
  407a00:	ldr	w20, [x0]
  407a04:	mov	w2, #0x5                   	// #5
  407a08:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407a0c:	add	x1, x1, #0xb30
  407a10:	mov	x0, #0x0                   	// #0
  407a14:	bl	402f90 <dcgettext@plt>
  407a18:	mov	x21, x0
  407a1c:	mov	x1, x28
  407a20:	mov	w0, #0x4                   	// #4
  407a24:	bl	40d900 <__fxstatat@plt+0xa810>
  407a28:	mov	x3, x0
  407a2c:	mov	x2, x21
  407a30:	mov	w1, w20
  407a34:	mov	w0, #0x0                   	// #0
  407a38:	bl	402950 <error@plt>
  407a3c:	str	xzr, [x29, #216]
  407a40:	b	407960 <__fxstatat@plt+0x4870>
  407a44:	and	w0, w22, #0x1ff
  407a48:	str	w0, [x29, #148]
  407a4c:	cbnz	w24, 407cec <__fxstatat@plt+0x4bfc>
  407a50:	ldrb	w0, [x19, #35]
  407a54:	cmp	w0, #0x0
  407a58:	mov	w1, #0x201                 	// #513
  407a5c:	csinc	w1, w1, wzr, ne  // ne = any
  407a60:	mov	x0, x26
  407a64:	bl	40aa7c <__fxstatat@plt+0x798c>
  407a68:	mov	w22, w0
  407a6c:	bl	403040 <__errno_location@plt>
  407a70:	mov	x21, x0
  407a74:	ldr	w20, [x0]
  407a78:	ldr	x0, [x19, #32]
  407a7c:	tst	x0, #0xff000000ff00
  407a80:	ccmp	w22, #0x0, #0x1, ne  // ne = any
  407a84:	b.ge	407c3c <__fxstatat@plt+0x4b4c>  // b.tcont
  407a88:	tbnz	w22, #31, 407c6c <__fxstatat@plt+0x4b7c>
  407a8c:	str	wzr, [x29, #144]
  407a90:	add	x2, x29, #0x1b0
  407a94:	mov	w1, w22
  407a98:	mov	w0, #0x0                   	// #0
  407a9c:	bl	402f80 <__fxstat@plt>
  407aa0:	cbnz	w0, 407ea8 <__fxstatat@plt+0x4db8>
  407aa4:	ldr	w0, [x29, #184]
  407aa8:	cbz	w0, 4084b0 <__fxstatat@plt+0x53c0>
  407aac:	ldr	w0, [x19, #56]
  407ab0:	cbnz	w0, 407f1c <__fxstatat@plt+0x4e2c>
  407ab4:	bl	402c50 <getpagesize@plt>
  407ab8:	sxtw	x21, w0
  407abc:	ldr	w0, [x29, #488]
  407ac0:	mov	w1, #0x1ffff               	// #131071
  407ac4:	cmp	w0, w1
  407ac8:	b.le	407fa8 <__fxstatat@plt+0x4eb8>
  407acc:	sxtw	x1, w0
  407ad0:	str	x1, [x29, #176]
  407ad4:	sxtw	x0, w0
  407ad8:	str	x0, [x29, #160]
  407adc:	mov	w3, #0x2                   	// #2
  407ae0:	mov	x2, #0x0                   	// #0
  407ae4:	mov	x1, #0x0                   	// #0
  407ae8:	ldr	w0, [x29, #224]
  407aec:	bl	40aa30 <__fxstatat@plt+0x7940>
  407af0:	ldr	w0, [x29, #320]
  407af4:	and	w20, w0, #0xf000
  407af8:	cmp	w20, #0x8, lsl #12
  407afc:	b.eq	407fcc <__fxstatat@plt+0x4edc>  // b.none
  407b00:	ldr	w0, [x29, #448]
  407b04:	and	w0, w0, #0xf000
  407b08:	cmp	w0, #0x8, lsl #12
  407b0c:	b.eq	408e3c <__fxstatat@plt+0x5d4c>  // b.none
  407b10:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  407b14:	sub	x2, x0, x21
  407b18:	str	x2, [x29, #216]
  407b1c:	ldr	w0, [x29, #360]
  407b20:	cmp	w0, #0x20, lsl #12
  407b24:	mov	w1, #0x20000               	// #131072
  407b28:	csel	w0, w0, w1, ge  // ge = tcont
  407b2c:	ldr	x1, [x29, #176]
  407b30:	sxtw	x0, w0
  407b34:	bl	40a618 <__fxstatat@plt+0x7528>
  407b38:	ldr	w20, [x29, #232]
  407b3c:	sub	x1, x0, #0x1
  407b40:	ldr	x2, [x29, #176]
  407b44:	add	x1, x1, x2
  407b48:	udiv	x2, x1, x0
  407b4c:	msub	x2, x2, x0, x1
  407b50:	subs	x1, x1, x2
  407b54:	ldr	x2, [x29, #216]
  407b58:	ccmp	x2, x1, #0x0, ne  // ne = any
  407b5c:	csel	x0, x1, x0, cs  // cs = hs, nlast
  407b60:	str	x0, [x29, #176]
  407b64:	add	x0, x21, x0
  407b68:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  407b6c:	mov	x1, x0
  407b70:	str	x0, [x29, #216]
  407b74:	sub	x0, x21, #0x1
  407b78:	add	x0, x1, x0
  407b7c:	udiv	x1, x0, x21
  407b80:	msub	x1, x1, x21, x0
  407b84:	sub	x0, x0, x1
  407b88:	str	x0, [x29, #152]
  407b8c:	cbnz	w20, 408e24 <__fxstatat@plt+0x5d34>
  407b90:	str	xzr, [x29, #160]
  407b94:	ldr	w0, [x19, #12]
  407b98:	cmp	w0, #0x3
  407b9c:	add	x0, x29, #0xf8
  407ba0:	str	x0, [sp, #16]
  407ba4:	add	x0, x29, #0x100
  407ba8:	str	x0, [sp, #8]
  407bac:	mov	x0, #0xffffffffffffffff    	// #-1
  407bb0:	str	x0, [sp]
  407bb4:	mov	x7, x26
  407bb8:	mov	x6, x28
  407bbc:	cset	w5, eq  // eq = none
  407bc0:	ldr	x4, [x29, #160]
  407bc4:	ldr	x3, [x29, #176]
  407bc8:	ldr	x2, [x29, #152]
  407bcc:	mov	w1, w22
  407bd0:	ldr	w0, [x29, #224]
  407bd4:	bl	4050dc <__fxstatat@plt+0x1fec>
  407bd8:	and	w0, w0, #0xff
  407bdc:	cbz	w0, 4082b8 <__fxstatat@plt+0x51c8>
  407be0:	ldrb	w0, [x29, #248]
  407be4:	cbz	w0, 4084b4 <__fxstatat@plt+0x53c4>
  407be8:	ldr	x1, [x29, #256]
  407bec:	mov	w0, w22
  407bf0:	bl	402fc0 <ftruncate@plt>
  407bf4:	tbz	w0, #31, 4084b4 <__fxstatat@plt+0x53c4>
  407bf8:	bl	403040 <__errno_location@plt>
  407bfc:	ldr	w20, [x0]
  407c00:	mov	w2, #0x5                   	// #5
  407c04:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407c08:	add	x1, x1, #0xc18
  407c0c:	mov	x0, #0x0                   	// #0
  407c10:	bl	402f90 <dcgettext@plt>
  407c14:	mov	x21, x0
  407c18:	mov	x1, x26
  407c1c:	mov	w0, #0x4                   	// #4
  407c20:	bl	40d900 <__fxstatat@plt+0xa810>
  407c24:	mov	x3, x0
  407c28:	mov	x2, x21
  407c2c:	mov	w1, w20
  407c30:	mov	w0, #0x0                   	// #0
  407c34:	bl	402950 <error@plt>
  407c38:	b	4082b8 <__fxstatat@plt+0x51c8>
  407c3c:	mov	x3, x19
  407c40:	mov	w2, #0x0                   	// #0
  407c44:	ldrb	w1, [x19, #37]
  407c48:	mov	x0, x26
  407c4c:	bl	405a54 <__fxstatat@plt+0x2964>
  407c50:	ands	w21, w0, #0xff
  407c54:	b.ne	407a8c <__fxstatat@plt+0x499c>  // b.any
  407c58:	ldrb	w0, [x19, #38]
  407c5c:	cbz	w0, 407a8c <__fxstatat@plt+0x499c>
  407c60:	mov	w24, w21
  407c64:	str	xzr, [x29, #216]
  407c68:	b	407ef0 <__fxstatat@plt+0x4e00>
  407c6c:	ldrb	w24, [x19, #22]
  407c70:	cbnz	w24, 407cd0 <__fxstatat@plt+0x4be0>
  407c74:	str	wzr, [x29, #144]
  407c78:	cmp	w24, #0x0
  407c7c:	ccmp	w20, #0x2, #0x0, eq  // eq = none
  407c80:	b.ne	407c90 <__fxstatat@plt+0x4ba0>  // b.any
  407c84:	ldrb	w0, [x19, #24]
  407c88:	cbz	w0, 407cf4 <__fxstatat@plt+0x4c04>
  407c8c:	mov	w20, #0x2                   	// #2
  407c90:	mov	w2, #0x5                   	// #5
  407c94:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407c98:	add	x1, x1, #0xba0
  407c9c:	mov	x0, #0x0                   	// #0
  407ca0:	bl	402f90 <dcgettext@plt>
  407ca4:	mov	x21, x0
  407ca8:	mov	x1, x26
  407cac:	mov	w0, #0x4                   	// #4
  407cb0:	bl	40d900 <__fxstatat@plt+0xa810>
  407cb4:	mov	x3, x0
  407cb8:	mov	x2, x21
  407cbc:	mov	w1, w20
  407cc0:	mov	w0, #0x0                   	// #0
  407cc4:	bl	402950 <error@plt>
  407cc8:	str	xzr, [x29, #216]
  407ccc:	b	407960 <__fxstatat@plt+0x4870>
  407cd0:	mov	x0, x26
  407cd4:	bl	403080 <unlink@plt>
  407cd8:	cbnz	w0, 407d3c <__fxstatat@plt+0x4c4c>
  407cdc:	ldrb	w0, [x19, #46]
  407ce0:	cbnz	w0, 407d80 <__fxstatat@plt+0x4c90>
  407ce4:	ldrb	w0, [x19, #33]
  407ce8:	cbnz	w0, 407db8 <__fxstatat@plt+0x4cc8>
  407cec:	ldr	w0, [x29, #192]
  407cf0:	str	w0, [x29, #144]
  407cf4:	ldr	w0, [x29, #144]
  407cf8:	ldr	w1, [x29, #148]
  407cfc:	bic	w24, w1, w0
  407d00:	mov	w2, w24
  407d04:	mov	w1, #0xc1                  	// #193
  407d08:	mov	x0, x26
  407d0c:	bl	40aa7c <__fxstatat@plt+0x798c>
  407d10:	mov	w22, w0
  407d14:	bl	403040 <__errno_location@plt>
  407d18:	mov	x21, x0
  407d1c:	ldr	w20, [x0]
  407d20:	cmp	w22, #0x0
  407d24:	ccmp	w20, #0x11, #0x0, lt  // lt = tstop
  407d28:	b.ne	407e70 <__fxstatat@plt+0x4d80>  // b.any
  407d2c:	ldrb	w0, [x19, #24]
  407d30:	cbz	w0, 407de0 <__fxstatat@plt+0x4cf0>
  407d34:	mov	w20, #0x11                  	// #17
  407d38:	b	407c90 <__fxstatat@plt+0x4ba0>
  407d3c:	ldr	w20, [x21]
  407d40:	mov	w2, #0x5                   	// #5
  407d44:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407d48:	add	x1, x1, #0x108
  407d4c:	mov	x0, #0x0                   	// #0
  407d50:	bl	402f90 <dcgettext@plt>
  407d54:	mov	x21, x0
  407d58:	mov	x1, x26
  407d5c:	mov	w0, #0x4                   	// #4
  407d60:	bl	40d900 <__fxstatat@plt+0xa810>
  407d64:	mov	x3, x0
  407d68:	mov	x2, x21
  407d6c:	mov	w1, w20
  407d70:	mov	w0, #0x0                   	// #0
  407d74:	bl	402950 <error@plt>
  407d78:	str	xzr, [x29, #216]
  407d7c:	b	407960 <__fxstatat@plt+0x4870>
  407d80:	mov	w2, #0x5                   	// #5
  407d84:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407d88:	add	x1, x1, #0xf8
  407d8c:	mov	x0, #0x0                   	// #0
  407d90:	bl	402f90 <dcgettext@plt>
  407d94:	mov	x20, x0
  407d98:	mov	x1, x26
  407d9c:	mov	w0, #0x4                   	// #4
  407da0:	bl	40d900 <__fxstatat@plt+0xa810>
  407da4:	mov	x2, x0
  407da8:	mov	x1, x20
  407dac:	mov	w0, #0x1                   	// #1
  407db0:	bl	402ba0 <__printf_chk@plt>
  407db4:	b	407ce4 <__fxstatat@plt+0x4bf4>
  407db8:	mov	x4, x19
  407dbc:	mov	w3, #0x1                   	// #1
  407dc0:	ldr	w2, [x29, #148]
  407dc4:	mov	x1, x26
  407dc8:	mov	x0, x28
  407dcc:	bl	40598c <__fxstatat@plt+0x289c>
  407dd0:	and	w0, w0, #0xff
  407dd4:	cbnz	w0, 407cec <__fxstatat@plt+0x4bfc>
  407dd8:	str	xzr, [x29, #216]
  407ddc:	b	407960 <__fxstatat@plt+0x4870>
  407de0:	add	x2, x29, #0x1b0
  407de4:	mov	x1, x26
  407de8:	bl	402f40 <__lxstat@plt>
  407dec:	cbnz	w0, 407e6c <__fxstatat@plt+0x4d7c>
  407df0:	ldr	w0, [x29, #448]
  407df4:	and	w0, w0, #0xf000
  407df8:	cmp	w0, #0xa, lsl #12
  407dfc:	b.eq	407e08 <__fxstatat@plt+0x4d18>  // b.none
  407e00:	mov	w20, #0x11                  	// #17
  407e04:	b	407e70 <__fxstatat@plt+0x4d80>
  407e08:	ldrb	w0, [x19, #48]
  407e0c:	cbz	w0, 407e2c <__fxstatat@plt+0x4d3c>
  407e10:	mov	w2, w24
  407e14:	mov	w1, #0x41                  	// #65
  407e18:	mov	x0, x26
  407e1c:	bl	40aa7c <__fxstatat@plt+0x798c>
  407e20:	mov	w22, w0
  407e24:	ldr	w20, [x21]
  407e28:	b	407e70 <__fxstatat@plt+0x4d80>
  407e2c:	mov	w2, #0x5                   	// #5
  407e30:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407e34:	add	x1, x1, #0xb78
  407e38:	mov	x0, #0x0                   	// #0
  407e3c:	bl	402f90 <dcgettext@plt>
  407e40:	mov	x20, x0
  407e44:	mov	x1, x26
  407e48:	mov	w0, #0x4                   	// #4
  407e4c:	bl	40d900 <__fxstatat@plt+0xa810>
  407e50:	mov	x3, x0
  407e54:	mov	x2, x20
  407e58:	mov	w1, #0x0                   	// #0
  407e5c:	mov	w0, #0x0                   	// #0
  407e60:	bl	402950 <error@plt>
  407e64:	str	xzr, [x29, #216]
  407e68:	b	407960 <__fxstatat@plt+0x4870>
  407e6c:	mov	w20, #0x11                  	// #17
  407e70:	cmp	w20, #0x15
  407e74:	cset	w0, eq  // eq = none
  407e78:	ands	w24, w0, w22, lsr #31
  407e7c:	b.eq	408e88 <__fxstatat@plt+0x5d98>  // b.none
  407e80:	ldrb	w0, [x26]
  407e84:	cbz	w0, 408e80 <__fxstatat@plt+0x5d90>
  407e88:	mov	x0, x26
  407e8c:	bl	402920 <strlen@plt>
  407e90:	add	x0, x26, x0
  407e94:	ldurb	w0, [x0, #-1]
  407e98:	cmp	w0, #0x2f
  407e9c:	cset	w0, ne  // ne = any
  407ea0:	add	w20, w0, #0x14
  407ea4:	b	407c78 <__fxstatat@plt+0x4b88>
  407ea8:	bl	403040 <__errno_location@plt>
  407eac:	ldr	w20, [x0]
  407eb0:	mov	w2, #0x5                   	// #5
  407eb4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407eb8:	add	x1, x1, #0xb30
  407ebc:	mov	x0, #0x0                   	// #0
  407ec0:	bl	402f90 <dcgettext@plt>
  407ec4:	mov	x21, x0
  407ec8:	mov	x1, x26
  407ecc:	mov	w0, #0x4                   	// #4
  407ed0:	bl	40d900 <__fxstatat@plt+0xa810>
  407ed4:	mov	x3, x0
  407ed8:	mov	x2, x21
  407edc:	mov	w1, w20
  407ee0:	mov	w0, #0x0                   	// #0
  407ee4:	bl	402950 <error@plt>
  407ee8:	ldr	w21, [x29, #232]
  407eec:	str	xzr, [x29, #216]
  407ef0:	mov	w0, w22
  407ef4:	bl	402c90 <close@plt>
  407ef8:	tbnz	w0, #31, 40876c <__fxstatat@plt+0x567c>
  407efc:	ldr	w0, [x29, #224]
  407f00:	bl	402c90 <close@plt>
  407f04:	tbnz	w0, #31, 40796c <__fxstatat@plt+0x487c>
  407f08:	ldr	x0, [x29, #216]
  407f0c:	bl	402e00 <free@plt>
  407f10:	ldr	w20, [x29, #232]
  407f14:	cbnz	w21, 408fcc <__fxstatat@plt+0x5edc>
  407f18:	b	407758 <__fxstatat@plt+0x4668>
  407f1c:	ldr	w2, [x29, #224]
  407f20:	mov	x1, #0x9409                	// #37897
  407f24:	movk	x1, #0x4004, lsl #16
  407f28:	mov	w0, w22
  407f2c:	bl	4030c0 <ioctl@plt>
  407f30:	cbz	w0, 40850c <__fxstatat@plt+0x541c>
  407f34:	ldr	w0, [x19, #56]
  407f38:	cmp	w0, #0x2
  407f3c:	b.ne	407ab4 <__fxstatat@plt+0x49c4>  // b.any
  407f40:	bl	403040 <__errno_location@plt>
  407f44:	ldr	w20, [x0]
  407f48:	mov	w2, #0x5                   	// #5
  407f4c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407f50:	add	x1, x1, #0xbc0
  407f54:	mov	x0, #0x0                   	// #0
  407f58:	bl	402f90 <dcgettext@plt>
  407f5c:	str	x0, [x29, #216]
  407f60:	mov	x2, x26
  407f64:	mov	w1, #0x4                   	// #4
  407f68:	mov	w0, #0x0                   	// #0
  407f6c:	bl	40d874 <__fxstatat@plt+0xa784>
  407f70:	mov	x21, x0
  407f74:	mov	x2, x28
  407f78:	mov	w1, #0x4                   	// #4
  407f7c:	mov	w0, #0x1                   	// #1
  407f80:	bl	40d874 <__fxstatat@plt+0xa784>
  407f84:	mov	x4, x0
  407f88:	mov	x3, x21
  407f8c:	ldr	x2, [x29, #216]
  407f90:	mov	w1, w20
  407f94:	mov	w0, #0x0                   	// #0
  407f98:	bl	402950 <error@plt>
  407f9c:	ldr	w21, [x29, #232]
  407fa0:	str	xzr, [x29, #216]
  407fa4:	b	407ef0 <__fxstatat@plt+0x4e00>
  407fa8:	cmp	w0, #0x0
  407fac:	b.gt	407fc0 <__fxstatat@plt+0x4ed0>
  407fb0:	mov	x0, #0x20000               	// #131072
  407fb4:	str	x0, [x29, #176]
  407fb8:	mov	w0, #0x200                 	// #512
  407fbc:	b	407ad4 <__fxstatat@plt+0x49e4>
  407fc0:	mov	x1, #0x20000               	// #131072
  407fc4:	str	x1, [x29, #176]
  407fc8:	b	407ad4 <__fxstatat@plt+0x49e4>
  407fcc:	ldr	x0, [x29, #352]
  407fd0:	mov	x1, #0x200                 	// #512
  407fd4:	sdiv	x0, x0, x1
  407fd8:	ldr	x1, [x29, #368]
  407fdc:	cmp	x1, x0
  407fe0:	b.ge	4093a0 <__fxstatat@plt+0x62b0>  // b.tcont
  407fe4:	ldr	w0, [x29, #448]
  407fe8:	and	w0, w0, #0xf000
  407fec:	cmp	w0, #0x8, lsl #12
  407ff0:	b.eq	408024 <__fxstatat@plt+0x4f34>  // b.none
  407ff4:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  407ff8:	sub	x2, x0, x21
  407ffc:	str	x2, [x29, #216]
  408000:	ldr	w0, [x29, #360]
  408004:	cmp	w0, #0x20, lsl #12
  408008:	mov	w1, #0x20000               	// #131072
  40800c:	csel	w0, w0, w1, ge  // ge = tcont
  408010:	ldr	x1, [x29, #176]
  408014:	sxtw	x0, w0
  408018:	bl	40a618 <__fxstatat@plt+0x7528>
  40801c:	ldr	w20, [x29, #184]
  408020:	b	4093dc <__fxstatat@plt+0x62ec>
  408024:	ldr	w0, [x19, #12]
  408028:	cmp	w0, #0x2
  40802c:	b.ne	408064 <__fxstatat@plt+0x4f74>  // b.any
  408030:	ldr	x0, [x29, #176]
  408034:	add	x0, x21, x0
  408038:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  40803c:	mov	x1, x0
  408040:	str	x0, [x29, #216]
  408044:	sub	x0, x21, #0x1
  408048:	add	x0, x1, x0
  40804c:	udiv	x1, x0, x21
  408050:	msub	x1, x1, x21, x0
  408054:	sub	x0, x0, x1
  408058:	str	x0, [x29, #152]
  40805c:	ldr	x20, [x29, #352]
  408060:	b	408dd4 <__fxstatat@plt+0x5ce4>
  408064:	cmp	w0, #0x3
  408068:	b.eq	408d88 <__fxstatat@plt+0x5c98>  // b.none
  40806c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408070:	sub	x2, x0, x21
  408074:	str	x2, [x29, #216]
  408078:	ldr	w0, [x29, #360]
  40807c:	cmp	w0, #0x20, lsl #12
  408080:	mov	w1, #0x20000               	// #131072
  408084:	csel	w0, w0, w1, ge  // ge = tcont
  408088:	ldr	x1, [x29, #176]
  40808c:	sxtw	x0, w0
  408090:	bl	40a618 <__fxstatat@plt+0x7528>
  408094:	ldr	w20, [x29, #184]
  408098:	b	4093dc <__fxstatat@plt+0x62ec>
  40809c:	ldr	w20, [x29, #232]
  4080a0:	b	4093dc <__fxstatat@plt+0x62ec>
  4080a4:	ldr	w27, [x29, #136]
  4080a8:	str	x23, [x29, #136]
  4080ac:	ldr	w23, [x29, #132]
  4080b0:	str	w25, [x29, #184]
  4080b4:	ldr	w24, [x29, #128]
  4080b8:	ldr	x19, [x29, #120]
  4080bc:	ldr	w25, [x29, #116]
  4080c0:	ldrb	w0, [x29, #289]
  4080c4:	cbnz	w0, 4083b0 <__fxstatat@plt+0x52c0>
  4080c8:	ldrb	w0, [x29, #288]
  4080cc:	cbz	w0, 4080e8 <__fxstatat@plt+0x4ff8>
  4080d0:	ldr	w0, [x29, #108]
  4080d4:	cmp	w0, #0x0
  4080d8:	ldr	x0, [x29, #160]
  4080dc:	csel	x0, x0, xzr, ne  // ne = any
  4080e0:	str	x0, [x29, #160]
  4080e4:	b	407b94 <__fxstatat@plt+0x4aa4>
  4080e8:	bl	403040 <__errno_location@plt>
  4080ec:	ldr	w20, [x0]
  4080f0:	mov	w2, #0x5                   	// #5
  4080f4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4080f8:	add	x1, x1, #0xbe0
  4080fc:	mov	x0, #0x0                   	// #0
  408100:	bl	402f90 <dcgettext@plt>
  408104:	mov	x21, x0
  408108:	mov	x2, x28
  40810c:	mov	w1, #0x3                   	// #3
  408110:	mov	w0, #0x0                   	// #0
  408114:	bl	40da00 <__fxstatat@plt+0xa910>
  408118:	mov	x3, x0
  40811c:	mov	x2, x21
  408120:	mov	w1, w20
  408124:	mov	w0, #0x0                   	// #0
  408128:	bl	402950 <error@plt>
  40812c:	b	4082b8 <__fxstatat@plt+0x51c8>
  408130:	sub	x0, x21, x1
  408134:	ldr	w25, [x29, #184]
  408138:	subs	x23, x0, x23
  40813c:	b.ne	4081f0 <__fxstatat@plt+0x5100>  // b.any
  408140:	cmp	w27, #0x3
  408144:	ldr	x0, [x29, #160]
  408148:	csel	x4, x0, xzr, eq  // eq = none
  40814c:	add	x0, x29, #0xf7
  408150:	str	x0, [sp, #16]
  408154:	add	x0, x29, #0xf8
  408158:	str	x0, [sp, #8]
  40815c:	str	x19, [sp]
  408160:	mov	x7, x26
  408164:	mov	x6, x28
  408168:	mov	w5, #0x1                   	// #1
  40816c:	ldr	x3, [x29, #176]
  408170:	ldr	x2, [x29, #152]
  408174:	mov	w1, w22
  408178:	ldr	w0, [x29, #224]
  40817c:	bl	4050dc <__fxstatat@plt+0x1fec>
  408180:	and	w0, w0, #0xff
  408184:	cbz	w0, 40829c <__fxstatat@plt+0x51ac>
  408188:	ldr	x0, [x29, #248]
  40818c:	add	x23, x21, x0
  408190:	ldrb	w1, [x29, #247]
  408194:	cmp	x0, #0x0
  408198:	csel	w25, w1, w25, ne  // ne = any
  40819c:	cmp	x23, x20
  4081a0:	b.eq	40833c <__fxstatat@plt+0x524c>  // b.none
  4081a4:	add	w24, w24, #0x1
  4081a8:	mov	w0, w24
  4081ac:	ldr	x1, [x29, #280]
  4081b0:	cmp	x1, w24, uxtw
  4081b4:	b.ls	408348 <__fxstatat@plt+0x5258>  // b.plast
  4081b8:	mov	x23, x19
  4081bc:	mov	x1, x21
  4081c0:	add	x0, x0, x0, lsl #1
  4081c4:	ldr	x2, [x29, #296]
  4081c8:	add	x3, x2, x0, lsl #3
  4081cc:	ldr	x21, [x2, x0, lsl #3]
  4081d0:	ldr	x19, [x3, #8]
  4081d4:	add	x0, x21, x19
  4081d8:	cmp	x0, x20
  4081dc:	b.le	408130 <__fxstatat@plt+0x5040>
  4081e0:	cmp	x21, x20
  4081e4:	csel	x21, x21, x20, le
  4081e8:	sub	x19, x20, x21
  4081ec:	b	408130 <__fxstatat@plt+0x5040>
  4081f0:	mov	w2, #0x0                   	// #0
  4081f4:	mov	x1, x21
  4081f8:	ldr	w0, [x29, #224]
  4081fc:	bl	402a60 <lseek@plt>
  408200:	tbnz	x0, #63, 408244 <__fxstatat@plt+0x5154>
  408204:	cmp	w27, #0x1
  408208:	b.eq	4082c0 <__fxstatat@plt+0x51d0>  // b.none
  40820c:	cmp	w27, #0x3
  408210:	mov	x3, x23
  408214:	cset	w2, eq  // eq = none
  408218:	mov	x1, x26
  40821c:	mov	w0, w22
  408220:	bl	404fec <__fxstatat@plt+0x1efc>
  408224:	ands	w25, w0, #0xff
  408228:	b.ne	408140 <__fxstatat@plt+0x5050>  // b.any
  40822c:	ldr	w27, [x29, #136]
  408230:	ldr	w23, [x29, #132]
  408234:	ldr	w24, [x29, #128]
  408238:	ldr	x19, [x29, #120]
  40823c:	ldr	w25, [x29, #116]
  408240:	b	4082b0 <__fxstatat@plt+0x51c0>
  408244:	ldr	w27, [x29, #136]
  408248:	ldr	w23, [x29, #132]
  40824c:	ldr	w24, [x29, #128]
  408250:	ldr	x19, [x29, #120]
  408254:	ldr	w25, [x29, #116]
  408258:	bl	403040 <__errno_location@plt>
  40825c:	ldr	w20, [x0]
  408260:	mov	w2, #0x5                   	// #5
  408264:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408268:	add	x1, x1, #0x518
  40826c:	mov	x0, #0x0                   	// #0
  408270:	bl	402f90 <dcgettext@plt>
  408274:	mov	x21, x0
  408278:	mov	x1, x28
  40827c:	mov	w0, #0x4                   	// #4
  408280:	bl	40d900 <__fxstatat@plt+0xa810>
  408284:	mov	x3, x0
  408288:	mov	x2, x21
  40828c:	mov	w1, w20
  408290:	mov	w0, #0x0                   	// #0
  408294:	bl	402950 <error@plt>
  408298:	b	4082b0 <__fxstatat@plt+0x51c0>
  40829c:	ldr	w27, [x29, #136]
  4082a0:	ldr	w23, [x29, #132]
  4082a4:	ldr	w24, [x29, #128]
  4082a8:	ldr	x19, [x29, #120]
  4082ac:	ldr	w25, [x29, #116]
  4082b0:	ldr	x0, [x29, #296]
  4082b4:	bl	402e00 <free@plt>
  4082b8:	ldr	w21, [x29, #232]
  4082bc:	b	407ef0 <__fxstatat@plt+0x4e00>
  4082c0:	mov	x1, x23
  4082c4:	mov	w0, w22
  4082c8:	bl	404ed8 <__fxstatat@plt+0x1de8>
  4082cc:	and	w0, w0, #0xff
  4082d0:	cbz	w0, 4082e0 <__fxstatat@plt+0x51f0>
  4082d4:	ldr	w25, [x29, #184]
  4082d8:	mov	x4, #0x0                   	// #0
  4082dc:	b	40814c <__fxstatat@plt+0x505c>
  4082e0:	ldr	w27, [x29, #136]
  4082e4:	ldr	w23, [x29, #132]
  4082e8:	ldr	w24, [x29, #128]
  4082ec:	ldr	x19, [x29, #120]
  4082f0:	ldr	w25, [x29, #116]
  4082f4:	bl	403040 <__errno_location@plt>
  4082f8:	ldr	w20, [x0]
  4082fc:	mov	w2, #0x5                   	// #5
  408300:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408304:	add	x1, x1, #0xc00
  408308:	mov	x0, #0x0                   	// #0
  40830c:	bl	402f90 <dcgettext@plt>
  408310:	mov	x21, x0
  408314:	mov	x2, x26
  408318:	mov	w1, #0x3                   	// #3
  40831c:	mov	w0, #0x0                   	// #0
  408320:	bl	40da00 <__fxstatat@plt+0xa910>
  408324:	mov	x3, x0
  408328:	mov	x2, x21
  40832c:	mov	w1, w20
  408330:	mov	w0, #0x0                   	// #0
  408334:	bl	402950 <error@plt>
  408338:	b	4082b0 <__fxstatat@plt+0x51c0>
  40833c:	mov	w0, #0x1                   	// #1
  408340:	strb	w0, [x29, #289]
  408344:	mov	x23, x20
  408348:	ldr	x0, [x29, #296]
  40834c:	bl	402e00 <free@plt>
  408350:	str	xzr, [x29, #296]
  408354:	str	xzr, [x29, #280]
  408358:	ldrb	w0, [x29, #289]
  40835c:	cbnz	w0, 408394 <__fxstatat@plt+0x52a4>
  408360:	add	x0, x29, #0x100
  408364:	bl	409790 <__fxstatat@plt+0x66a0>
  408368:	and	w0, w0, #0xff
  40836c:	cbz	w0, 4080a4 <__fxstatat@plt+0x4fb4>
  408370:	ldr	x0, [x29, #280]
  408374:	cbz	x0, 408348 <__fxstatat@plt+0x5258>
  408378:	mov	x23, x19
  40837c:	mov	x1, x21
  408380:	mov	w24, #0x0                   	// #0
  408384:	mov	x0, #0x0                   	// #0
  408388:	ldr	w2, [x29, #232]
  40838c:	str	w2, [x29, #184]
  408390:	b	4081c0 <__fxstatat@plt+0x50d0>
  408394:	ldr	w27, [x29, #136]
  408398:	str	x23, [x29, #136]
  40839c:	ldr	w23, [x29, #132]
  4083a0:	str	w25, [x29, #184]
  4083a4:	ldr	w24, [x29, #128]
  4083a8:	ldr	x19, [x29, #120]
  4083ac:	ldr	w25, [x29, #116]
  4083b0:	ldr	x0, [x29, #136]
  4083b4:	cmp	x0, x20
  4083b8:	cset	w21, lt  // lt = tstop
  4083bc:	cmp	w21, #0x0
  4083c0:	ldr	w0, [x29, #184]
  4083c4:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4083c8:	b.eq	4084b4 <__fxstatat@plt+0x53c4>  // b.none
  4083cc:	ldr	w0, [x29, #112]
  4083d0:	cmp	w0, #0x1
  4083d4:	b.eq	408454 <__fxstatat@plt+0x5364>  // b.none
  4083d8:	mov	x1, x20
  4083dc:	mov	w0, w22
  4083e0:	bl	402fc0 <ftruncate@plt>
  4083e4:	cbnz	w0, 40846c <__fxstatat@plt+0x537c>
  4083e8:	cmp	w21, #0x0
  4083ec:	ldr	w0, [x29, #112]
  4083f0:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  4083f4:	b.ne	4084b4 <__fxstatat@plt+0x53c4>  // b.any
  4083f8:	ldr	x0, [x29, #136]
  4083fc:	sub	x2, x20, x0
  408400:	mov	x1, x0
  408404:	mov	w0, w22
  408408:	bl	404f9c <__fxstatat@plt+0x1eac>
  40840c:	tbz	w0, #31, 4084b4 <__fxstatat@plt+0x53c4>
  408410:	bl	403040 <__errno_location@plt>
  408414:	ldr	w20, [x0]
  408418:	mov	w2, #0x5                   	// #5
  40841c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408420:	add	x1, x1, #0x528
  408424:	mov	x0, #0x0                   	// #0
  408428:	bl	402f90 <dcgettext@plt>
  40842c:	mov	x21, x0
  408430:	mov	x1, x26
  408434:	mov	w0, #0x4                   	// #4
  408438:	bl	40d900 <__fxstatat@plt+0xa810>
  40843c:	mov	x3, x0
  408440:	mov	x2, x21
  408444:	mov	w1, w20
  408448:	mov	w0, #0x0                   	// #0
  40844c:	bl	402950 <error@plt>
  408450:	b	4082b8 <__fxstatat@plt+0x51c8>
  408454:	ldr	x0, [x29, #136]
  408458:	sub	x1, x20, x0
  40845c:	mov	w0, w22
  408460:	bl	404ed8 <__fxstatat@plt+0x1de8>
  408464:	and	w0, w0, #0xff
  408468:	cbnz	w0, 4084b4 <__fxstatat@plt+0x53c4>
  40846c:	bl	403040 <__errno_location@plt>
  408470:	ldr	w20, [x0]
  408474:	mov	w2, #0x5                   	// #5
  408478:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40847c:	add	x1, x1, #0xc18
  408480:	mov	x0, #0x0                   	// #0
  408484:	bl	402f90 <dcgettext@plt>
  408488:	mov	x21, x0
  40848c:	mov	x1, x26
  408490:	mov	w0, #0x4                   	// #4
  408494:	bl	40d900 <__fxstatat@plt+0xa810>
  408498:	mov	x3, x0
  40849c:	mov	x2, x21
  4084a0:	mov	w1, w20
  4084a4:	mov	w0, #0x0                   	// #0
  4084a8:	bl	402950 <error@plt>
  4084ac:	b	4082b8 <__fxstatat@plt+0x51c8>
  4084b0:	str	xzr, [x29, #216]
  4084b4:	ldrb	w0, [x19, #31]
  4084b8:	cbnz	w0, 408514 <__fxstatat@plt+0x5424>
  4084bc:	ldrb	w0, [x19, #29]
  4084c0:	cbz	w0, 4084d4 <__fxstatat@plt+0x53e4>
  4084c4:	ldr	x1, [x29, #712]
  4084c8:	ldr	x0, [x29, #456]
  4084cc:	cmp	x1, x0
  4084d0:	b.ne	408598 <__fxstatat@plt+0x54a8>  // b.any
  4084d4:	ldrb	w0, [x19, #39]
  4084d8:	cbz	w0, 408638 <__fxstatat@plt+0x5548>
  4084dc:	ldr	w0, [x29, #448]
  4084e0:	tbz	w0, #7, 4085d0 <__fxstatat@plt+0x54e0>
  4084e4:	mov	x4, x19
  4084e8:	mov	w3, w22
  4084ec:	mov	x2, x26
  4084f0:	ldr	w1, [x29, #224]
  4084f4:	mov	x0, x28
  4084f8:	bl	4054dc <__fxstatat@plt+0x23ec>
  4084fc:	ands	w20, w0, #0xff
  408500:	b.eq	408610 <__fxstatat@plt+0x5520>  // b.none
  408504:	mov	w21, w20
  408508:	b	40863c <__fxstatat@plt+0x554c>
  40850c:	str	xzr, [x29, #216]
  408510:	b	4084b4 <__fxstatat@plt+0x53c4>
  408514:	ldr	x0, [x29, #760]
  408518:	str	x0, [x29, #256]
  40851c:	ldr	x0, [x29, #768]
  408520:	str	x0, [x29, #264]
  408524:	ldr	x0, [x29, #776]
  408528:	str	x0, [x29, #272]
  40852c:	ldr	x0, [x29, #784]
  408530:	str	x0, [x29, #280]
  408534:	add	x2, x29, #0x100
  408538:	mov	x1, x26
  40853c:	mov	w0, w22
  408540:	bl	40eed0 <__fxstatat@plt+0xbde0>
  408544:	cbz	w0, 4084bc <__fxstatat@plt+0x53cc>
  408548:	bl	403040 <__errno_location@plt>
  40854c:	ldr	w20, [x0]
  408550:	mov	w2, #0x5                   	// #5
  408554:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408558:	add	x1, x1, #0xc30
  40855c:	mov	x0, #0x0                   	// #0
  408560:	bl	402f90 <dcgettext@plt>
  408564:	mov	x21, x0
  408568:	mov	x1, x26
  40856c:	mov	w0, #0x4                   	// #4
  408570:	bl	40d900 <__fxstatat@plt+0xa810>
  408574:	mov	x3, x0
  408578:	mov	x2, x21
  40857c:	mov	w1, w20
  408580:	mov	w0, #0x0                   	// #0
  408584:	bl	402950 <error@plt>
  408588:	ldrb	w0, [x19, #36]
  40858c:	cbz	w0, 4084bc <__fxstatat@plt+0x53cc>
  408590:	ldr	w21, [x29, #232]
  408594:	b	407ef0 <__fxstatat@plt+0x4e00>
  408598:	add	x5, x29, #0x1b0
  40859c:	mov	w4, w24
  4085a0:	add	x3, x29, #0x2b0
  4085a4:	mov	w2, w22
  4085a8:	mov	x1, x26
  4085ac:	mov	x0, x19
  4085b0:	bl	405bf8 <__fxstatat@plt+0x2b08>
  4085b4:	cmn	w0, #0x1
  4085b8:	b.eq	408764 <__fxstatat@plt+0x5674>  // b.none
  4085bc:	cbnz	w0, 4084d4 <__fxstatat@plt+0x53e4>
  4085c0:	ldr	w0, [x29, #172]
  4085c4:	and	w0, w0, #0xfffff1ff
  4085c8:	str	w0, [x29, #172]
  4085cc:	b	4084d4 <__fxstatat@plt+0x53e4>
  4085d0:	bl	402990 <geteuid@plt>
  4085d4:	cbz	w0, 4084e4 <__fxstatat@plt+0x53f4>
  4085d8:	mov	w2, #0x180                 	// #384
  4085dc:	mov	x1, x26
  4085e0:	mov	w0, w22
  4085e4:	bl	4054ac <__fxstatat@plt+0x23bc>
  4085e8:	cmp	w0, #0x0
  4085ec:	cset	w20, eq  // eq = none
  4085f0:	mov	x4, x19
  4085f4:	mov	w3, w22
  4085f8:	mov	x2, x26
  4085fc:	ldr	w1, [x29, #224]
  408600:	mov	x0, x28
  408604:	bl	4054dc <__fxstatat@plt+0x23ec>
  408608:	ands	w21, w0, #0xff
  40860c:	b.ne	408618 <__fxstatat@plt+0x5528>  // b.any
  408610:	ldrb	w21, [x19, #40]
  408614:	eor	w21, w21, #0x1
  408618:	cbz	w20, 40863c <__fxstatat@plt+0x554c>
  40861c:	ldr	w0, [x29, #144]
  408620:	ldr	w1, [x29, #148]
  408624:	bic	w2, w1, w0
  408628:	mov	x1, x26
  40862c:	mov	w0, w22
  408630:	bl	4054ac <__fxstatat@plt+0x23bc>
  408634:	b	40863c <__fxstatat@plt+0x554c>
  408638:	mov	w21, #0x1                   	// #1
  40863c:	ldr	x0, [x19, #24]
  408640:	and	x0, x0, #0xffffffffffffff
  408644:	and	x0, x0, #0xffff0000000000ff
  408648:	cbnz	x0, 4086ec <__fxstatat@plt+0x55fc>
  40864c:	ldrb	w20, [x19, #43]
  408650:	cbnz	w20, 40871c <__fxstatat@plt+0x562c>
  408654:	ldrb	w0, [x19, #32]
  408658:	and	w0, w24, w0
  40865c:	ands	w0, w0, #0xff
  408660:	str	w0, [x29, #184]
  408664:	b.ne	40873c <__fxstatat@plt+0x564c>  // b.any
  408668:	ldr	w0, [x29, #144]
  40866c:	cbz	w0, 407ef0 <__fxstatat@plt+0x4e00>
  408670:	bl	405de0 <__fxstatat@plt+0x2cf0>
  408674:	ldr	w1, [x29, #144]
  408678:	bics	wzr, w1, w0
  40867c:	b.eq	407ef0 <__fxstatat@plt+0x4e00>  // b.none
  408680:	ldr	w2, [x29, #148]
  408684:	mov	x1, x26
  408688:	mov	w0, w22
  40868c:	bl	4054ac <__fxstatat@plt+0x23bc>
  408690:	cbz	w0, 407ef0 <__fxstatat@plt+0x4e00>
  408694:	bl	403040 <__errno_location@plt>
  408698:	ldr	w0, [x0]
  40869c:	str	w0, [x29, #176]
  4086a0:	mov	w2, #0x5                   	// #5
  4086a4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4086a8:	add	x1, x1, #0xc48
  4086ac:	mov	x0, #0x0                   	// #0
  4086b0:	bl	402f90 <dcgettext@plt>
  4086b4:	mov	x20, x0
  4086b8:	mov	x1, x26
  4086bc:	mov	w0, #0x4                   	// #4
  4086c0:	bl	40d900 <__fxstatat@plt+0xa810>
  4086c4:	mov	x3, x0
  4086c8:	mov	x2, x20
  4086cc:	ldr	w1, [x29, #176]
  4086d0:	mov	w0, #0x0                   	// #0
  4086d4:	bl	402950 <error@plt>
  4086d8:	ldrb	w0, [x19, #36]
  4086dc:	cmp	w0, #0x0
  4086e0:	ldr	w0, [x29, #184]
  4086e4:	csel	w21, w21, w0, eq  // eq = none
  4086e8:	b	407ef0 <__fxstatat@plt+0x4e00>
  4086ec:	ldr	w4, [x29, #172]
  4086f0:	mov	w3, w22
  4086f4:	mov	x2, x26
  4086f8:	ldr	w1, [x29, #224]
  4086fc:	mov	x0, x28
  408700:	bl	409d88 <__fxstatat@plt+0x6c98>
  408704:	cbz	w0, 407ef0 <__fxstatat@plt+0x4e00>
  408708:	ldrb	w0, [x19, #36]
  40870c:	cmp	w0, #0x0
  408710:	ldr	w0, [x29, #232]
  408714:	csel	w21, w21, w0, eq  // eq = none
  408718:	b	407ef0 <__fxstatat@plt+0x4e00>
  40871c:	ldr	w2, [x19, #16]
  408720:	mov	w1, w22
  408724:	mov	x0, x26
  408728:	bl	409e38 <__fxstatat@plt+0x6d48>
  40872c:	cmp	w0, #0x0
  408730:	ldr	w0, [x29, #232]
  408734:	csel	w21, w21, w0, eq  // eq = none
  408738:	b	407ef0 <__fxstatat@plt+0x4e00>
  40873c:	bl	405de0 <__fxstatat@plt+0x2cf0>
  408740:	mov	w2, #0x1b6                 	// #438
  408744:	bic	w2, w2, w0
  408748:	mov	w1, w22
  40874c:	mov	x0, x26
  408750:	bl	409e38 <__fxstatat@plt+0x6d48>
  408754:	ldr	w24, [x29, #184]
  408758:	cmp	w0, #0x0
  40875c:	csel	w21, w21, w20, eq  // eq = none
  408760:	b	407ef0 <__fxstatat@plt+0x4e00>
  408764:	ldr	w21, [x29, #232]
  408768:	b	407ef0 <__fxstatat@plt+0x4e00>
  40876c:	bl	403040 <__errno_location@plt>
  408770:	ldr	w20, [x0]
  408774:	mov	w2, #0x5                   	// #5
  408778:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40877c:	add	x1, x1, #0xc68
  408780:	mov	x0, #0x0                   	// #0
  408784:	bl	402f90 <dcgettext@plt>
  408788:	mov	x21, x0
  40878c:	mov	x1, x26
  408790:	mov	w0, #0x4                   	// #4
  408794:	bl	40d900 <__fxstatat@plt+0xa810>
  408798:	mov	x3, x0
  40879c:	mov	x2, x21
  4087a0:	mov	w1, w20
  4087a4:	mov	w0, #0x0                   	// #0
  4087a8:	bl	402950 <error@plt>
  4087ac:	b	407960 <__fxstatat@plt+0x4870>
  4087b0:	ldr	w0, [x29, #192]
  4087b4:	bic	w22, w23, w0
  4087b8:	mov	x2, #0x0                   	// #0
  4087bc:	mov	w1, w22
  4087c0:	mov	x0, x26
  4087c4:	bl	412540 <__fxstatat@plt+0xf450>
  4087c8:	mov	w20, w21
  4087cc:	cbz	w0, 408fcc <__fxstatat@plt+0x5edc>
  4087d0:	and	w1, w22, #0xffffefff
  4087d4:	mov	x0, x26
  4087d8:	bl	402a70 <mkfifo@plt>
  4087dc:	cbz	w0, 408fcc <__fxstatat@plt+0x5edc>
  4087e0:	bl	403040 <__errno_location@plt>
  4087e4:	ldr	w20, [x0]
  4087e8:	mov	w2, #0x5                   	// #5
  4087ec:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4087f0:	add	x1, x1, #0xc80
  4087f4:	mov	x0, #0x0                   	// #0
  4087f8:	bl	402f90 <dcgettext@plt>
  4087fc:	mov	x21, x0
  408800:	mov	x1, x26
  408804:	mov	w0, #0x4                   	// #4
  408808:	bl	40d900 <__fxstatat@plt+0xa810>
  40880c:	mov	x3, x0
  408810:	mov	x2, x21
  408814:	mov	w1, w20
  408818:	mov	w0, #0x0                   	// #0
  40881c:	bl	402950 <error@plt>
  408820:	b	407758 <__fxstatat@plt+0x4668>
  408824:	cmp	w27, #0xa, lsl #12
  408828:	b.ne	40899c <__fxstatat@plt+0x58ac>  // b.any
  40882c:	ldr	x1, [x29, #736]
  408830:	mov	x0, x28
  408834:	bl	409eac <__fxstatat@plt+0x6dbc>
  408838:	mov	x22, x0
  40883c:	cbz	x0, 4088b8 <__fxstatat@plt+0x57c8>
  408840:	mov	w4, #0xffffffff            	// #-1
  408844:	ldrb	w3, [x19, #22]
  408848:	mov	x2, x26
  40884c:	mov	w1, #0xffffff9c            	// #-100
  408850:	bl	409c80 <__fxstatat@plt+0x6b90>
  408854:	mov	w20, w0
  408858:	cmp	w0, #0x0
  40885c:	b.le	408e94 <__fxstatat@plt+0x5da4>
  408860:	ldrb	w0, [x19, #45]
  408864:	eor	w0, w0, #0x1
  408868:	orr	w0, w24, w0
  40886c:	tst	w0, #0xff
  408870:	b.eq	4088fc <__fxstatat@plt+0x580c>  // b.none
  408874:	mov	x0, x22
  408878:	bl	402e00 <free@plt>
  40887c:	mov	w2, #0x5                   	// #5
  408880:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408884:	add	x1, x1, #0xcd8
  408888:	mov	x0, #0x0                   	// #0
  40888c:	bl	402f90 <dcgettext@plt>
  408890:	mov	x21, x0
  408894:	mov	x1, x26
  408898:	mov	w0, #0x4                   	// #4
  40889c:	bl	40d900 <__fxstatat@plt+0xa810>
  4088a0:	mov	x3, x0
  4088a4:	mov	x2, x21
  4088a8:	mov	w1, w20
  4088ac:	mov	w0, #0x0                   	// #0
  4088b0:	bl	402950 <error@plt>
  4088b4:	b	407758 <__fxstatat@plt+0x4668>
  4088b8:	bl	403040 <__errno_location@plt>
  4088bc:	ldr	w20, [x0]
  4088c0:	mov	w2, #0x5                   	// #5
  4088c4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4088c8:	add	x1, x1, #0xcb8
  4088cc:	mov	x0, #0x0                   	// #0
  4088d0:	bl	402f90 <dcgettext@plt>
  4088d4:	mov	x21, x0
  4088d8:	mov	x1, x28
  4088dc:	mov	w0, #0x4                   	// #4
  4088e0:	bl	40d900 <__fxstatat@plt+0xa810>
  4088e4:	mov	x3, x0
  4088e8:	mov	x2, x21
  4088ec:	mov	w1, w20
  4088f0:	mov	w0, #0x0                   	// #0
  4088f4:	bl	402950 <error@plt>
  4088f8:	b	407758 <__fxstatat@plt+0x4668>
  4088fc:	ldr	w0, [x29, #576]
  408900:	and	w0, w0, #0xf000
  408904:	cmp	w0, #0xa, lsl #12
  408908:	b.ne	408874 <__fxstatat@plt+0x5784>  // b.any
  40890c:	ldr	x21, [x29, #608]
  408910:	mov	x0, x22
  408914:	bl	402920 <strlen@plt>
  408918:	cmp	x21, x0
  40891c:	b.ne	408874 <__fxstatat@plt+0x5784>  // b.any
  408920:	mov	x1, x21
  408924:	mov	x0, x26
  408928:	bl	409eac <__fxstatat@plt+0x6dbc>
  40892c:	mov	x21, x0
  408930:	cbz	x0, 408874 <__fxstatat@plt+0x5784>
  408934:	mov	x1, x22
  408938:	bl	402d90 <strcmp@plt>
  40893c:	cbz	w0, 4093f8 <__fxstatat@plt+0x6308>
  408940:	mov	x0, x21
  408944:	bl	402e00 <free@plt>
  408948:	mov	x0, x22
  40894c:	bl	402e00 <free@plt>
  408950:	b	40887c <__fxstatat@plt+0x578c>
  408954:	bl	40577c <__fxstatat@plt+0x268c>
  408958:	bl	403040 <__errno_location@plt>
  40895c:	ldr	w20, [x0]
  408960:	mov	w2, #0x5                   	// #5
  408964:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408968:	add	x1, x1, #0x678
  40896c:	mov	x0, #0x0                   	// #0
  408970:	bl	402f90 <dcgettext@plt>
  408974:	mov	x3, x26
  408978:	mov	x2, x0
  40897c:	mov	w1, w20
  408980:	mov	w0, #0x0                   	// #0
  408984:	bl	402950 <error@plt>
  408988:	ldrb	w0, [x19, #36]
  40898c:	cbnz	w0, 407758 <__fxstatat@plt+0x4668>
  408990:	mov	w20, w21
  408994:	mov	w21, w0
  408998:	b	408fcc <__fxstatat@plt+0x5edc>
  40899c:	mov	w2, #0x5                   	// #5
  4089a0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4089a4:	add	x1, x1, #0xcf8
  4089a8:	mov	x0, #0x0                   	// #0
  4089ac:	bl	402f90 <dcgettext@plt>
  4089b0:	mov	x20, x0
  4089b4:	mov	x1, x28
  4089b8:	mov	w0, #0x4                   	// #4
  4089bc:	bl	40d900 <__fxstatat@plt+0xa810>
  4089c0:	mov	x3, x0
  4089c4:	mov	x2, x20
  4089c8:	mov	w1, #0x0                   	// #0
  4089cc:	mov	w0, #0x0                   	// #0
  4089d0:	bl	402950 <error@plt>
  4089d4:	b	407758 <__fxstatat@plt+0x4668>
  4089d8:	mov	w20, w21
  4089dc:	mov	w21, w22
  4089e0:	b	408fcc <__fxstatat@plt+0x5edc>
  4089e4:	ldr	x0, [x19, #32]
  4089e8:	tst	x0, #0xff000000ff00
  4089ec:	b.eq	408fec <__fxstatat@plt+0x5efc>  // b.none
  4089f0:	mov	x3, x19
  4089f4:	mov	w2, #0x0                   	// #0
  4089f8:	ldrb	w1, [x19, #37]
  4089fc:	mov	x0, x26
  408a00:	bl	405a54 <__fxstatat@plt+0x2964>
  408a04:	and	w0, w0, #0xff
  408a08:	cbnz	w0, 408fec <__fxstatat@plt+0x5efc>
  408a0c:	ldrb	w24, [x19, #38]
  408a10:	cbz	w24, 408fec <__fxstatat@plt+0x5efc>
  408a14:	b	407758 <__fxstatat@plt+0x4668>
  408a18:	mov	w22, w24
  408a1c:	mov	w24, w25
  408a20:	mov	w25, #0x0                   	// #0
  408a24:	ldr	x0, [x19, #64]
  408a28:	cbz	x0, 408ff8 <__fxstatat@plt+0x5f08>
  408a2c:	add	x2, x29, #0x1b0
  408a30:	mov	x1, x26
  408a34:	mov	w0, #0x0                   	// #0
  408a38:	bl	402f40 <__lxstat@plt>
  408a3c:	cbnz	w0, 408ff8 <__fxstatat@plt+0x5f08>
  408a40:	add	x2, x29, #0x1b0
  408a44:	mov	x1, x26
  408a48:	ldr	x0, [x19, #64]
  408a4c:	bl	40aacc <__fxstatat@plt+0x79dc>
  408a50:	b	408ff8 <__fxstatat@plt+0x5f08>
  408a54:	add	x1, x29, #0x1b0
  408a58:	mov	x0, x26
  408a5c:	bl	40f2b0 <__fxstatat@plt+0xc1c0>
  408a60:	cmp	w0, #0x0
  408a64:	cset	w0, ne  // ne = any
  408a68:	b	409068 <__fxstatat@plt+0x5f78>
  408a6c:	bl	403040 <__errno_location@plt>
  408a70:	ldr	w27, [x0]
  408a74:	mov	w2, #0x5                   	// #5
  408a78:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408a7c:	add	x1, x1, #0xc30
  408a80:	mov	x0, #0x0                   	// #0
  408a84:	bl	402f90 <dcgettext@plt>
  408a88:	mov	x21, x0
  408a8c:	mov	x1, x26
  408a90:	mov	w0, #0x4                   	// #4
  408a94:	bl	40d900 <__fxstatat@plt+0xa810>
  408a98:	mov	x3, x0
  408a9c:	mov	x2, x21
  408aa0:	mov	w1, w27
  408aa4:	mov	w0, #0x0                   	// #0
  408aa8:	bl	402950 <error@plt>
  408aac:	ldrb	w0, [x19, #36]
  408ab0:	cbz	w0, 40906c <__fxstatat@plt+0x5f7c>
  408ab4:	mov	w24, #0x0                   	// #0
  408ab8:	b	406058 <__fxstatat@plt+0x2f68>
  408abc:	ldrb	w0, [x19, #39]
  408ac0:	cbz	w0, 4090c0 <__fxstatat@plt+0x5fd0>
  408ac4:	mov	x4, x19
  408ac8:	mov	w3, #0xffffffff            	// #-1
  408acc:	mov	x2, x26
  408ad0:	mov	w1, w3
  408ad4:	mov	x0, x28
  408ad8:	bl	4054dc <__fxstatat@plt+0x23ec>
  408adc:	and	w0, w0, #0xff
  408ae0:	cbnz	w0, 4090c0 <__fxstatat@plt+0x5fd0>
  408ae4:	b	408ca0 <__fxstatat@plt+0x5bb0>
  408ae8:	mov	w4, w23
  408aec:	mov	w3, #0xffffffff            	// #-1
  408af0:	mov	x2, x26
  408af4:	mov	w1, w3
  408af8:	mov	x0, x28
  408afc:	bl	409d88 <__fxstatat@plt+0x6c98>
  408b00:	cbz	w0, 406058 <__fxstatat@plt+0x2f68>
  408b04:	ldrb	w0, [x19, #36]
  408b08:	cmp	w0, #0x0
  408b0c:	csel	w24, w24, wzr, eq  // eq = none
  408b10:	b	406058 <__fxstatat@plt+0x2f68>
  408b14:	ldr	w2, [x19, #16]
  408b18:	mov	w1, #0xffffffff            	// #-1
  408b1c:	mov	x0, x26
  408b20:	bl	409e38 <__fxstatat@plt+0x6d48>
  408b24:	cmp	w0, #0x0
  408b28:	csel	w24, w24, wzr, eq  // eq = none
  408b2c:	b	406058 <__fxstatat@plt+0x2f68>
  408b30:	and	w0, w23, #0x7000
  408b34:	cmp	w0, #0x4, lsl #12
  408b38:	mov	w20, #0x1ff                 	// #511
  408b3c:	mov	w0, #0x1b6                 	// #438
  408b40:	csel	w20, w20, w0, eq  // eq = none
  408b44:	bl	405de0 <__fxstatat@plt+0x2cf0>
  408b48:	bic	w2, w20, w0
  408b4c:	mov	w1, #0xffffffff            	// #-1
  408b50:	mov	x0, x26
  408b54:	bl	409e38 <__fxstatat@plt+0x6d48>
  408b58:	cmp	w0, #0x0
  408b5c:	csel	w24, w24, w27, eq  // eq = none
  408b60:	b	406058 <__fxstatat@plt+0x2f68>
  408b64:	bl	405de0 <__fxstatat@plt+0x2cf0>
  408b68:	ldr	w1, [x29, #192]
  408b6c:	bics	w0, w1, w0
  408b70:	str	w0, [x29, #192]
  408b74:	cset	w1, ne  // ne = any
  408b78:	eor	w0, w25, #0x1
  408b7c:	tst	w1, w0
  408b80:	b.eq	4090f0 <__fxstatat@plt+0x6000>  // b.none
  408b84:	cbnz	w22, 408ba0 <__fxstatat@plt+0x5ab0>
  408b88:	ldr	w0, [x29, #576]
  408b8c:	str	w0, [x29, #168]
  408b90:	ldr	w1, [x29, #192]
  408b94:	bics	wzr, w1, w0
  408b98:	b.ne	4090f4 <__fxstatat@plt+0x6004>  // b.any
  408b9c:	b	406058 <__fxstatat@plt+0x2f68>
  408ba0:	add	x2, x29, #0x230
  408ba4:	mov	x1, x26
  408ba8:	mov	w0, #0x0                   	// #0
  408bac:	bl	402f40 <__lxstat@plt>
  408bb0:	cbz	w0, 408b88 <__fxstatat@plt+0x5a98>
  408bb4:	bl	403040 <__errno_location@plt>
  408bb8:	ldr	w20, [x0]
  408bbc:	mov	w2, #0x5                   	// #5
  408bc0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408bc4:	add	x1, x1, #0x6c0
  408bc8:	mov	x0, #0x0                   	// #0
  408bcc:	bl	402f90 <dcgettext@plt>
  408bd0:	mov	x19, x0
  408bd4:	mov	x1, x26
  408bd8:	mov	w0, #0x4                   	// #4
  408bdc:	bl	40d900 <__fxstatat@plt+0xa810>
  408be0:	mov	x3, x0
  408be4:	mov	x2, x19
  408be8:	mov	w1, w20
  408bec:	mov	w0, #0x0                   	// #0
  408bf0:	bl	402950 <error@plt>
  408bf4:	mov	w24, w21
  408bf8:	b	406058 <__fxstatat@plt+0x2f68>
  408bfc:	ldr	x1, [x29, #688]
  408c00:	ldr	x0, [x29, #696]
  408c04:	bl	409628 <__fxstatat@plt+0x6538>
  408c08:	b	407768 <__fxstatat@plt+0x4678>
  408c0c:	bl	403040 <__errno_location@plt>
  408c10:	ldr	w20, [x0]
  408c14:	mov	w2, #0x5                   	// #5
  408c18:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408c1c:	add	x1, x1, #0xd18
  408c20:	mov	x0, #0x0                   	// #0
  408c24:	bl	402f90 <dcgettext@plt>
  408c28:	mov	x19, x0
  408c2c:	mov	x1, x26
  408c30:	mov	w0, #0x4                   	// #4
  408c34:	bl	40d900 <__fxstatat@plt+0xa810>
  408c38:	mov	x3, x0
  408c3c:	mov	x2, x19
  408c40:	mov	w1, w20
  408c44:	mov	w0, #0x0                   	// #0
  408c48:	bl	402950 <error@plt>
  408c4c:	b	406058 <__fxstatat@plt+0x2f68>
  408c50:	mov	w24, w27
  408c54:	b	406058 <__fxstatat@plt+0x2f68>
  408c58:	mov	w24, #0x1                   	// #1
  408c5c:	b	406058 <__fxstatat@plt+0x2f68>
  408c60:	mov	w24, w0
  408c64:	b	406058 <__fxstatat@plt+0x2f68>
  408c68:	mov	w24, w20
  408c6c:	b	406058 <__fxstatat@plt+0x2f68>
  408c70:	mov	w24, #0x0                   	// #0
  408c74:	b	406058 <__fxstatat@plt+0x2f68>
  408c78:	ldrb	w0, [x19, #39]
  408c7c:	cbz	w0, 406058 <__fxstatat@plt+0x2f68>
  408c80:	mov	x4, x19
  408c84:	mov	w3, #0xffffffff            	// #-1
  408c88:	mov	x2, x26
  408c8c:	mov	w1, w3
  408c90:	mov	x0, x28
  408c94:	bl	4054dc <__fxstatat@plt+0x23ec>
  408c98:	and	w0, w0, #0xff
  408c9c:	cbnz	w0, 406058 <__fxstatat@plt+0x2f68>
  408ca0:	ldrb	w0, [x19, #40]
  408ca4:	cbnz	w0, 408c70 <__fxstatat@plt+0x5b80>
  408ca8:	cbz	w20, 4090c0 <__fxstatat@plt+0x5fd0>
  408cac:	b	406058 <__fxstatat@plt+0x2f68>
  408cb0:	mov	w22, w24
  408cb4:	mov	w20, w25
  408cb8:	mov	w24, w21
  408cbc:	ldr	w25, [x29, #184]
  408cc0:	b	409010 <__fxstatat@plt+0x5f20>
  408cc4:	sub	sp, sp, #0x20
  408cc8:	add	x27, sp, #0x20
  408ccc:	ldr	x0, [x29, #232]
  408cd0:	str	x0, [x27]
  408cd4:	ldr	x0, [x29, #696]
  408cd8:	str	x0, [x27, #8]
  408cdc:	ldr	x0, [x29, #688]
  408ce0:	str	x0, [x27, #16]
  408ce4:	cbnz	w24, 408cf8 <__fxstatat@plt+0x5c08>
  408ce8:	ldr	w0, [x29, #576]
  408cec:	and	w0, w0, #0xf000
  408cf0:	cmp	w0, #0x4, lsl #12
  408cf4:	b.eq	407410 <__fxstatat@plt+0x4320>  // b.none
  408cf8:	ldr	w0, [x29, #192]
  408cfc:	bic	w1, w22, w0
  408d00:	mov	x0, x26
  408d04:	bl	4030a0 <mkdir@plt>
  408d08:	cbnz	w0, 4072f4 <__fxstatat@plt+0x4204>
  408d0c:	add	x2, x29, #0x230
  408d10:	mov	x1, x26
  408d14:	mov	w0, #0x0                   	// #0
  408d18:	bl	402f40 <__lxstat@plt>
  408d1c:	cbnz	w0, 407338 <__fxstatat@plt+0x4248>
  408d20:	ldr	w20, [x29, #576]
  408d24:	and	w0, w20, #0x1c0
  408d28:	str	wzr, [x29, #184]
  408d2c:	cmp	w0, #0x1c0
  408d30:	b.ne	40737c <__fxstatat@plt+0x428c>  // b.any
  408d34:	ldr	x0, [x29, #224]
  408d38:	ldrb	w0, [x0]
  408d3c:	cbz	w0, 4073dc <__fxstatat@plt+0x42ec>
  408d40:	ldrb	w0, [x19, #46]
  408d44:	cbz	w0, 407424 <__fxstatat@plt+0x4334>
  408d48:	ldrb	w0, [x19, #24]
  408d4c:	cbz	w0, 4073fc <__fxstatat@plt+0x430c>
  408d50:	mov	w2, #0x5                   	// #5
  408d54:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408d58:	add	x1, x1, #0xa78
  408d5c:	mov	x0, #0x0                   	// #0
  408d60:	bl	402f90 <dcgettext@plt>
  408d64:	mov	x20, x0
  408d68:	mov	x1, x26
  408d6c:	mov	w0, #0x4                   	// #4
  408d70:	bl	40d900 <__fxstatat@plt+0xa810>
  408d74:	mov	x2, x0
  408d78:	mov	x1, x20
  408d7c:	mov	w0, #0x1                   	// #1
  408d80:	bl	402ba0 <__printf_chk@plt>
  408d84:	b	407424 <__fxstatat@plt+0x4334>
  408d88:	ldr	w0, [x29, #184]
  408d8c:	str	w0, [x29, #136]
  408d90:	b	408d9c <__fxstatat@plt+0x5cac>
  408d94:	ldr	w0, [x29, #232]
  408d98:	str	w0, [x29, #136]
  408d9c:	ldr	x0, [x29, #176]
  408da0:	add	x0, x21, x0
  408da4:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  408da8:	mov	x1, x0
  408dac:	str	x0, [x29, #216]
  408db0:	sub	x0, x21, #0x1
  408db4:	add	x0, x1, x0
  408db8:	udiv	x1, x0, x21
  408dbc:	msub	x1, x1, x21, x0
  408dc0:	sub	x0, x0, x1
  408dc4:	str	x0, [x29, #152]
  408dc8:	ldr	x20, [x29, #352]
  408dcc:	ldr	w0, [x29, #136]
  408dd0:	cbz	w0, 407b94 <__fxstatat@plt+0x4aa4>
  408dd4:	ldr	w0, [x19, #12]
  408dd8:	str	w0, [x29, #112]
  408ddc:	ldr	w0, [x29, #184]
  408de0:	str	w0, [x29, #108]
  408de4:	add	x1, x29, #0x100
  408de8:	ldr	w0, [x29, #224]
  408dec:	bl	40976c <__fxstatat@plt+0x667c>
  408df0:	mov	x1, #0x0                   	// #0
  408df4:	mov	x0, #0x0                   	// #0
  408df8:	mov	x21, #0x0                   	// #0
  408dfc:	str	w27, [x29, #136]
  408e00:	str	w23, [x29, #132]
  408e04:	ldr	w27, [x29, #112]
  408e08:	mov	x23, x1
  408e0c:	str	w24, [x29, #128]
  408e10:	str	x19, [x29, #120]
  408e14:	mov	x19, x0
  408e18:	str	w25, [x29, #116]
  408e1c:	ldr	w25, [x29, #184]
  408e20:	b	408360 <__fxstatat@plt+0x5270>
  408e24:	ldr	x20, [x29, #352]
  408e28:	ldr	w0, [x29, #232]
  408e2c:	str	w0, [x29, #108]
  408e30:	mov	w0, #0x1                   	// #1
  408e34:	str	w0, [x29, #112]
  408e38:	b	408de4 <__fxstatat@plt+0x5cf4>
  408e3c:	ldr	w0, [x19, #12]
  408e40:	cmp	w0, #0x3
  408e44:	b.eq	408d94 <__fxstatat@plt+0x5ca4>  // b.none
  408e48:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408e4c:	sub	x2, x0, x21
  408e50:	str	x2, [x29, #216]
  408e54:	ldr	w0, [x29, #360]
  408e58:	cmp	w0, #0x20, lsl #12
  408e5c:	mov	w1, #0x20000               	// #131072
  408e60:	csel	w0, w0, w1, ge  // ge = tcont
  408e64:	ldr	x1, [x29, #176]
  408e68:	sxtw	x0, w0
  408e6c:	bl	40a618 <__fxstatat@plt+0x7528>
  408e70:	cmp	w20, #0x8, lsl #12
  408e74:	b.eq	40809c <__fxstatat@plt+0x4fac>  // b.none
  408e78:	ldr	w20, [x29, #232]
  408e7c:	b	407b3c <__fxstatat@plt+0x4a4c>
  408e80:	mov	w20, #0x15                  	// #21
  408e84:	b	407c78 <__fxstatat@plt+0x4b88>
  408e88:	tbnz	w22, #31, 407c90 <__fxstatat@plt+0x4ba0>
  408e8c:	mov	w24, #0x1                   	// #1
  408e90:	b	407a90 <__fxstatat@plt+0x49a0>
  408e94:	mov	x0, x22
  408e98:	bl	402e00 <free@plt>
  408e9c:	ldrb	w22, [x19, #37]
  408ea0:	cbnz	w22, 408954 <__fxstatat@plt+0x5864>
  408ea4:	ldrb	w21, [x19, #29]
  408ea8:	mov	w20, #0x1                   	// #1
  408eac:	cbz	w21, 408fcc <__fxstatat@plt+0x5edc>
  408eb0:	ldr	w2, [x29, #716]
  408eb4:	ldr	w1, [x29, #712]
  408eb8:	mov	x0, x26
  408ebc:	bl	402dd0 <lchown@plt>
  408ec0:	cbz	w0, 4089d8 <__fxstatat@plt+0x58e8>
  408ec4:	mov	x0, x19
  408ec8:	bl	405bb8 <__fxstatat@plt+0x2ac8>
  408ecc:	ands	w20, w0, #0xff
  408ed0:	b.eq	408958 <__fxstatat@plt+0x5868>  // b.none
  408ed4:	mov	w21, w22
  408ed8:	b	408fcc <__fxstatat@plt+0x5edc>
  408edc:	mov	w24, w0
  408ee0:	b	406058 <__fxstatat@plt+0x2f68>
  408ee4:	mov	x4, x19
  408ee8:	mov	w3, w24
  408eec:	mov	w2, w23
  408ef0:	mov	x1, x26
  408ef4:	mov	x0, x28
  408ef8:	bl	40598c <__fxstatat@plt+0x289c>
  408efc:	mov	w1, #0x12                  	// #18
  408f00:	and	w1, w22, w1
  408f04:	str	w1, [x29, #192]
  408f08:	ands	w0, w0, #0xff
  408f0c:	b.ne	407284 <__fxstatat@plt+0x4194>  // b.any
  408f10:	mov	w24, w0
  408f14:	b	406058 <__fxstatat@plt+0x2f68>
  408f18:	str	xzr, [x29, #200]
  408f1c:	ldrb	w0, [x19, #43]
  408f20:	and	w22, w23, #0xfff
  408f24:	cbz	w0, 408f30 <__fxstatat@plt+0x5e40>
  408f28:	ldr	w22, [x19, #16]
  408f2c:	and	w22, w22, #0xfff
  408f30:	ldrb	w0, [x19, #29]
  408f34:	cbnz	w0, 407250 <__fxstatat@plt+0x4160>
  408f38:	and	w27, w23, #0xf000
  408f3c:	cmp	w27, #0x4, lsl #12
  408f40:	b.eq	408ee4 <__fxstatat@plt+0x5df4>  // b.none
  408f44:	mov	x4, x19
  408f48:	mov	w3, w24
  408f4c:	mov	w2, w23
  408f50:	mov	x1, x26
  408f54:	mov	x0, x28
  408f58:	bl	40598c <__fxstatat@plt+0x289c>
  408f5c:	str	wzr, [x29, #192]
  408f60:	ands	w0, w0, #0xff
  408f64:	b.eq	408edc <__fxstatat@plt+0x5dec>  // b.none
  408f68:	ldrb	w20, [x19, #44]
  408f6c:	cbz	w20, 4077e0 <__fxstatat@plt+0x46f0>
  408f70:	ldrb	w0, [x28]
  408f74:	cmp	w0, #0x2f
  408f78:	b.eq	408fa4 <__fxstatat@plt+0x5eb4>  // b.none
  408f7c:	mov	x0, x26
  408f80:	bl	40a87c <__fxstatat@plt+0x778c>
  408f84:	mov	x21, x0
  408f88:	mov	x1, x0
  408f8c:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  408f90:	add	x0, x0, #0x1f8
  408f94:	bl	402d90 <strcmp@plt>
  408f98:	cbnz	w0, 407660 <__fxstatat@plt+0x4570>
  408f9c:	mov	x0, x21
  408fa0:	bl	402e00 <free@plt>
  408fa4:	mov	w4, #0xffffffff            	// #-1
  408fa8:	ldrb	w3, [x19, #22]
  408fac:	mov	x2, x26
  408fb0:	mov	w1, #0xffffff9c            	// #-100
  408fb4:	mov	x0, x28
  408fb8:	bl	409c80 <__fxstatat@plt+0x6b90>
  408fbc:	mov	w22, w0
  408fc0:	mov	w21, #0x0                   	// #0
  408fc4:	cmp	w0, #0x0
  408fc8:	b.gt	407704 <__fxstatat@plt+0x4614>
  408fcc:	cbnz	w24, 408fec <__fxstatat@plt+0x5efc>
  408fd0:	ldrb	w0, [x19, #20]
  408fd4:	eor	w0, w0, #0x1
  408fd8:	cmp	w27, #0x4, lsl #12
  408fdc:	cset	w1, ne  // ne = any
  408fe0:	ands	w0, w1, w0
  408fe4:	b.ne	4089e4 <__fxstatat@plt+0x58f4>  // b.any
  408fe8:	mov	w24, w0
  408fec:	cbnz	w25, 408a18 <__fxstatat@plt+0x5928>
  408ff0:	mov	w22, w24
  408ff4:	mov	w24, #0x1                   	// #1
  408ff8:	cmp	w27, #0x4, lsl #12
  408ffc:	cset	w1, ne  // ne = any
  409000:	ldrb	w0, [x19, #23]
  409004:	tst	w1, w0
  409008:	b.ne	406058 <__fxstatat@plt+0x2f68>  // b.any
  40900c:	cbnz	w21, 406058 <__fxstatat@plt+0x2f68>
  409010:	ldrb	w0, [x19, #31]
  409014:	cbz	w0, 40906c <__fxstatat@plt+0x5f7c>
  409018:	ldr	x0, [x29, #760]
  40901c:	str	x0, [x29, #432]
  409020:	ldr	x0, [x29, #768]
  409024:	str	x0, [x29, #440]
  409028:	ldr	x0, [x29, #776]
  40902c:	str	x0, [x29, #448]
  409030:	ldr	x0, [x29, #784]
  409034:	str	x0, [x29, #456]
  409038:	cbz	w20, 408a54 <__fxstatat@plt+0x5964>
  40903c:	add	x1, x29, #0x1b0
  409040:	mov	x0, x26
  409044:	bl	40f2d0 <__fxstatat@plt+0xc1e0>
  409048:	mov	w21, w0
  40904c:	cbz	w0, 409060 <__fxstatat@plt+0x5f70>
  409050:	bl	403040 <__errno_location@plt>
  409054:	ldr	w0, [x0]
  409058:	cmp	w0, #0x26
  40905c:	csel	w21, w21, wzr, ne  // ne = any
  409060:	cmp	w21, #0x0
  409064:	cset	w0, ne  // ne = any
  409068:	cbnz	w0, 408a6c <__fxstatat@plt+0x597c>
  40906c:	cbnz	w20, 408c78 <__fxstatat@plt+0x5b88>
  409070:	ldrb	w0, [x19, #29]
  409074:	cbz	w0, 4090b8 <__fxstatat@plt+0x5fc8>
  409078:	cbnz	w22, 40908c <__fxstatat@plt+0x5f9c>
  40907c:	ldr	x1, [x29, #712]
  409080:	ldr	x0, [x29, #584]
  409084:	cmp	x1, x0
  409088:	b.eq	4090b8 <__fxstatat@plt+0x5fc8>  // b.none
  40908c:	add	x5, x29, #0x230
  409090:	mov	w4, w22
  409094:	add	x3, x29, #0x2b0
  409098:	mov	w2, #0xffffffff            	// #-1
  40909c:	mov	x1, x26
  4090a0:	mov	x0, x19
  4090a4:	bl	405bf8 <__fxstatat@plt+0x2b08>
  4090a8:	cmn	w0, #0x1
  4090ac:	b.eq	408c68 <__fxstatat@plt+0x5b78>  // b.none
  4090b0:	cbnz	w0, 408abc <__fxstatat@plt+0x59cc>
  4090b4:	and	w23, w23, #0xfffff1ff
  4090b8:	ldrb	w0, [x19, #39]
  4090bc:	cbnz	w0, 408ac4 <__fxstatat@plt+0x59d4>
  4090c0:	ldr	x0, [x19, #24]
  4090c4:	and	x0, x0, #0xffffffffffffff
  4090c8:	and	x0, x0, #0xffff0000000000ff
  4090cc:	cbnz	x0, 408ae8 <__fxstatat@plt+0x59f8>
  4090d0:	ldrb	w27, [x19, #43]
  4090d4:	cbnz	w27, 408b14 <__fxstatat@plt+0x5a24>
  4090d8:	ldrb	w0, [x19, #32]
  4090dc:	and	w0, w22, w0
  4090e0:	ands	w21, w0, #0xff
  4090e4:	b.ne	408b30 <__fxstatat@plt+0x5a40>  // b.any
  4090e8:	ldr	w0, [x29, #192]
  4090ec:	cbnz	w0, 408b64 <__fxstatat@plt+0x5a74>
  4090f0:	cbz	w25, 406058 <__fxstatat@plt+0x2f68>
  4090f4:	ldr	w0, [x29, #168]
  4090f8:	ldr	w1, [x29, #192]
  4090fc:	orr	w1, w0, w1
  409100:	mov	x0, x26
  409104:	bl	402b20 <chmod@plt>
  409108:	cbz	w0, 406058 <__fxstatat@plt+0x2f68>
  40910c:	bl	403040 <__errno_location@plt>
  409110:	ldr	w20, [x0]
  409114:	mov	w2, #0x5                   	// #5
  409118:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40911c:	add	x1, x1, #0xc48
  409120:	mov	x0, #0x0                   	// #0
  409124:	bl	402f90 <dcgettext@plt>
  409128:	mov	x22, x0
  40912c:	mov	x1, x26
  409130:	mov	w0, #0x4                   	// #4
  409134:	bl	40d900 <__fxstatat@plt+0xa810>
  409138:	mov	x3, x0
  40913c:	mov	x2, x22
  409140:	mov	w1, w20
  409144:	mov	w0, #0x0                   	// #0
  409148:	bl	402950 <error@plt>
  40914c:	ldrb	w0, [x19, #36]
  409150:	cmp	w0, #0x0
  409154:	csel	w24, w24, w21, eq  // eq = none
  409158:	b	406058 <__fxstatat@plt+0x2f68>
  40915c:	ldrb	w0, [x19, #34]
  409160:	cbz	w0, 4091f0 <__fxstatat@plt+0x6100>
  409164:	ldrb	w0, [x19, #23]
  409168:	str	xzr, [x29, #200]
  40916c:	cbnz	w0, 408f1c <__fxstatat@plt+0x5e2c>
  409170:	ldr	w0, [x29, #708]
  409174:	cmp	w0, #0x1
  409178:	b.hi	40919c <__fxstatat@plt+0x60ac>  // b.pmore
  40917c:	cbz	w25, 40918c <__fxstatat@plt+0x609c>
  409180:	ldr	w0, [x19, #4]
  409184:	cmp	w0, #0x3
  409188:	b.eq	40919c <__fxstatat@plt+0x60ac>  // b.none
  40918c:	ldr	w0, [x19, #4]
  409190:	str	xzr, [x29, #200]
  409194:	cmp	w0, #0x4
  409198:	b.ne	406f10 <__fxstatat@plt+0x3e20>  // b.any
  40919c:	ldr	x2, [x29, #688]
  4091a0:	ldr	x1, [x29, #696]
  4091a4:	mov	x0, x26
  4091a8:	bl	40968c <__fxstatat@plt+0x659c>
  4091ac:	str	x0, [x29, #200]
  4091b0:	ldr	x0, [x29, #200]
  4091b4:	cbz	x0, 406f10 <__fxstatat@plt+0x3e20>
  4091b8:	and	w0, w23, #0xf000
  4091bc:	cmp	w0, #0x4, lsl #12
  4091c0:	b.eq	406e44 <__fxstatat@plt+0x3d54>  // b.none
  4091c4:	mov	w4, w21
  4091c8:	ldrb	w3, [x19, #46]
  4091cc:	mov	w2, #0x1                   	// #1
  4091d0:	mov	x1, x26
  4091d4:	ldr	x0, [x29, #200]
  4091d8:	bl	405888 <__fxstatat@plt+0x2798>
  4091dc:	ands	w24, w0, #0xff
  4091e0:	b.ne	406058 <__fxstatat@plt+0x2f68>  // b.any
  4091e4:	ldrb	w0, [x19, #37]
  4091e8:	cbz	w0, 407768 <__fxstatat@plt+0x4678>
  4091ec:	bl	40577c <__fxstatat@plt+0x268c>
  4091f0:	str	xzr, [x29, #200]
  4091f4:	b	408f1c <__fxstatat@plt+0x5e2c>
  4091f8:	ldrb	w0, [x19, #46]
  4091fc:	cbnz	w0, 406e04 <__fxstatat@plt+0x3d14>
  409200:	str	xzr, [x29, #200]
  409204:	cbz	w27, 408f1c <__fxstatat@plt+0x5e2c>
  409208:	ldrb	w0, [x19, #42]
  40920c:	cbz	w0, 40921c <__fxstatat@plt+0x612c>
  409210:	and	w0, w23, #0xf000
  409214:	cmp	w0, #0x4, lsl #12
  409218:	b.eq	406e24 <__fxstatat@plt+0x3d34>  // b.none
  40921c:	ldrb	w0, [x19, #24]
  409220:	cbz	w0, 40915c <__fxstatat@plt+0x606c>
  409224:	ldr	w0, [x29, #708]
  409228:	cmp	w0, #0x1
  40922c:	b.eq	406ef0 <__fxstatat@plt+0x3e00>  // b.none
  409230:	ldrb	w0, [x19, #34]
  409234:	cbnz	w0, 406f04 <__fxstatat@plt+0x3e14>
  409238:	str	xzr, [x29, #200]
  40923c:	b	406f18 <__fxstatat@plt+0x3e28>
  409240:	and	w0, w23, #0xf000
  409244:	cmp	w0, #0x4, lsl #12
  409248:	b.eq	40676c <__fxstatat@plt+0x367c>  // b.none
  40924c:	ldrb	w0, [x19, #24]
  409250:	cbz	w0, 406904 <__fxstatat@plt+0x3814>
  409254:	ldr	w0, [x19]
  409258:	cbz	w0, 406904 <__fxstatat@plt+0x3814>
  40925c:	ldr	w0, [x29, #704]
  409260:	and	w0, w0, #0xf000
  409264:	cmp	w0, #0x4, lsl #12
  409268:	b.eq	406940 <__fxstatat@plt+0x3850>  // b.none
  40926c:	ldr	w27, [x19]
  409270:	cbnz	w27, 406958 <__fxstatat@plt+0x3868>
  409274:	ldr	w24, [x29, #208]
  409278:	mov	w27, #0x11                  	// #17
  40927c:	str	xzr, [x29, #208]
  409280:	b	406cd0 <__fxstatat@plt+0x3be0>
  409284:	ldrb	w0, [x19, #24]
  409288:	cbz	w0, 40673c <__fxstatat@plt+0x364c>
  40928c:	ldr	w0, [x19, #8]
  409290:	cmp	w0, #0x2
  409294:	b.eq	4092dc <__fxstatat@plt+0x61ec>  // b.none
  409298:	cmp	w0, #0x3
  40929c:	b.eq	4092c4 <__fxstatat@plt+0x61d4>  // b.none
  4092a0:	cmp	w0, #0x4
  4092a4:	b.ne	40673c <__fxstatat@plt+0x364c>  // b.any
  4092a8:	ldrb	w0, [x19, #47]
  4092ac:	cbz	w0, 40673c <__fxstatat@plt+0x364c>
  4092b0:	ldr	w1, [x29, #576]
  4092b4:	mov	x0, x26
  4092b8:	bl	404d4c <__fxstatat@plt+0x1c5c>
  4092bc:	and	w0, w0, #0xff
  4092c0:	cbnz	w0, 40673c <__fxstatat@plt+0x364c>
  4092c4:	add	x2, x29, #0x230
  4092c8:	mov	x1, x26
  4092cc:	mov	x0, x19
  4092d0:	bl	404da4 <__fxstatat@plt+0x1cb4>
  4092d4:	and	w0, w0, #0xff
  4092d8:	cbnz	w0, 40673c <__fxstatat@plt+0x364c>
  4092dc:	mov	w24, #0x1                   	// #1
  4092e0:	ldr	x0, [x29, #824]
  4092e4:	cbz	x0, 406058 <__fxstatat@plt+0x2f68>
  4092e8:	mov	w0, #0x1                   	// #1
  4092ec:	ldr	x1, [x29, #824]
  4092f0:	strb	w0, [x1]
  4092f4:	b	406058 <__fxstatat@plt+0x2f68>
  4092f8:	ldrb	w0, [x19, #24]
  4092fc:	cbz	w0, 406728 <__fxstatat@plt+0x3638>
  409300:	b	40928c <__fxstatat@plt+0x619c>
  409304:	mov	w24, w0
  409308:	b	40615c <__fxstatat@plt+0x306c>
  40930c:	mov	w24, w20
  409310:	b	40615c <__fxstatat@plt+0x306c>
  409314:	mov	w24, w27
  409318:	b	40615c <__fxstatat@plt+0x306c>
  40931c:	mov	w24, w27
  409320:	b	40615c <__fxstatat@plt+0x306c>
  409324:	mov	w24, w20
  409328:	b	40615c <__fxstatat@plt+0x306c>
  40932c:	mov	w24, w0
  409330:	b	40615c <__fxstatat@plt+0x306c>
  409334:	mov	w24, w0
  409338:	b	40615c <__fxstatat@plt+0x306c>
  40933c:	mov	w24, w0
  409340:	b	40615c <__fxstatat@plt+0x306c>
  409344:	mov	w24, w27
  409348:	b	40615c <__fxstatat@plt+0x306c>
  40934c:	ldr	x0, [x29, #200]
  409350:	ldr	w0, [x0, #16]
  409354:	and	w0, w0, #0xf000
  409358:	cmp	w0, #0xa, lsl #12
  40935c:	b.eq	40654c <__fxstatat@plt+0x345c>  // b.none
  409360:	ldr	w0, [x27, #16]
  409364:	and	w0, w0, #0xf000
  409368:	cmp	w0, #0xa, lsl #12
  40936c:	b.eq	40654c <__fxstatat@plt+0x345c>  // b.none
  409370:	b	406508 <__fxstatat@plt+0x3418>
  409374:	mov	w24, w21
  409378:	ldr	x0, [x29, #824]
  40937c:	cbnz	x0, 405e90 <__fxstatat@plt+0x2da0>
  409380:	ldrb	w0, [x19, #49]
  409384:	cbnz	w0, 4060ec <__fxstatat@plt+0x2ffc>
  409388:	mov	x21, x26
  40938c:	mov	w27, #0x0                   	// #0
  409390:	b	405ea8 <__fxstatat@plt+0x2db8>
  409394:	ldr	x0, [x29, #216]
  409398:	bl	402e00 <free@plt>
  40939c:	b	407758 <__fxstatat@plt+0x4668>
  4093a0:	ldr	w0, [x29, #448]
  4093a4:	and	w0, w0, #0xf000
  4093a8:	cmp	w0, #0x8, lsl #12
  4093ac:	b.eq	408e3c <__fxstatat@plt+0x5d4c>  // b.none
  4093b0:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4093b4:	sub	x2, x0, x21
  4093b8:	str	x2, [x29, #216]
  4093bc:	ldr	w0, [x29, #360]
  4093c0:	cmp	w0, #0x20, lsl #12
  4093c4:	mov	w1, #0x20000               	// #131072
  4093c8:	csel	w0, w0, w1, ge  // ge = tcont
  4093cc:	ldr	x1, [x29, #176]
  4093d0:	sxtw	x0, w0
  4093d4:	bl	40a618 <__fxstatat@plt+0x7528>
  4093d8:	ldr	w20, [x29, #232]
  4093dc:	ldr	x1, [x29, #352]
  4093e0:	ldr	x2, [x29, #176]
  4093e4:	cmp	x1, x2
  4093e8:	b.cs	407b3c <__fxstatat@plt+0x4a4c>  // b.hs, b.nlast
  4093ec:	add	x1, x1, #0x1
  4093f0:	str	x1, [x29, #176]
  4093f4:	b	407b3c <__fxstatat@plt+0x4a4c>
  4093f8:	mov	x0, x21
  4093fc:	bl	402e00 <free@plt>
  409400:	mov	x0, x22
  409404:	bl	402e00 <free@plt>
  409408:	b	408e9c <__fxstatat@plt+0x5dac>
  40940c:	ldr	x0, [x19, #64]
  409410:	str	x0, [x29, #208]
  409414:	mov	w24, w25
  409418:	mov	w27, #0x11                  	// #17
  40941c:	cbz	x0, 406d14 <__fxstatat@plt+0x3c24>
  409420:	mov	w24, w25
  409424:	mov	w27, #0x11                  	// #17
  409428:	str	xzr, [x29, #208]
  40942c:	b	406cdc <__fxstatat@plt+0x3bec>
  409430:	mov	x0, x28
  409434:	bl	40a950 <__fxstatat@plt+0x7860>
  409438:	str	x0, [x29, #200]
  40943c:	ldrb	w0, [x0]
  409440:	cmp	w0, #0x2e
  409444:	b.eq	406a9c <__fxstatat@plt+0x39ac>  // b.none
  409448:	ldr	w0, [x29, #576]
  40944c:	and	w0, w0, #0xf000
  409450:	cmp	w0, #0x4, lsl #12
  409454:	b.ne	406970 <__fxstatat@plt+0x3880>  // b.any
  409458:	ldr	w24, [x29, #208]
  40945c:	mov	w27, #0x11                  	// #17
  409460:	str	xzr, [x29, #208]
  409464:	b	406cd0 <__fxstatat@plt+0x3be0>
  409468:	sub	sp, sp, #0x30
  40946c:	stp	x29, x30, [sp, #16]
  409470:	add	x29, sp, #0x10
  409474:	cbz	x3, 409500 <__fxstatat@plt+0x6410>
  409478:	and	w2, w2, #0xff
  40947c:	ldr	w6, [x3]
  409480:	cmp	w6, #0x3
  409484:	b.hi	409520 <__fxstatat@plt+0x6430>  // b.pmore
  409488:	ldr	w6, [x3, #12]
  40948c:	sub	w7, w6, #0x1
  409490:	cmp	w7, #0x2
  409494:	b.hi	409540 <__fxstatat@plt+0x6450>  // b.pmore
  409498:	ldr	w7, [x3, #56]
  40949c:	cmp	w7, #0x2
  4094a0:	b.hi	409560 <__fxstatat@plt+0x6470>  // b.pmore
  4094a4:	ldrb	w8, [x3, #23]
  4094a8:	cbz	w8, 4094b4 <__fxstatat@plt+0x63c4>
  4094ac:	ldrb	w8, [x3, #44]
  4094b0:	cbnz	w8, 409580 <__fxstatat@plt+0x6490>
  4094b4:	cmp	w6, #0x2
  4094b8:	ccmp	w7, #0x2, #0x0, ne  // ne = any
  4094bc:	b.eq	4095a0 <__fxstatat@plt+0x64b0>  // b.none
  4094c0:	adrp	x6, 42b000 <__fxstatat@plt+0x27f10>
  4094c4:	add	x6, x6, #0x4f8
  4094c8:	str	x0, [x6, #1032]
  4094cc:	str	x1, [x6, #1040]
  4094d0:	strb	wzr, [sp, #47]
  4094d4:	str	x5, [sp, #8]
  4094d8:	str	x4, [sp]
  4094dc:	add	x7, sp, #0x2f
  4094e0:	mov	w6, #0x1                   	// #1
  4094e4:	mov	x5, x3
  4094e8:	mov	x4, #0x0                   	// #0
  4094ec:	mov	x3, #0x0                   	// #0
  4094f0:	bl	405e28 <__fxstatat@plt+0x2d38>
  4094f4:	ldp	x29, x30, [sp, #16]
  4094f8:	add	sp, sp, #0x30
  4094fc:	ret
  409500:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  409504:	add	x3, x3, #0xe80
  409508:	mov	w2, #0xb86                 	// #2950
  40950c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409510:	add	x1, x1, #0xd70
  409514:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409518:	add	x0, x0, #0xd80
  40951c:	bl	403030 <__assert_fail@plt>
  409520:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  409524:	add	x3, x3, #0xe80
  409528:	mov	w2, #0xb87                 	// #2951
  40952c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409530:	add	x1, x1, #0xd70
  409534:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409538:	add	x0, x0, #0xd90
  40953c:	bl	403030 <__assert_fail@plt>
  409540:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  409544:	add	x3, x3, #0xe80
  409548:	mov	w2, #0xb88                 	// #2952
  40954c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409550:	add	x1, x1, #0xd70
  409554:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409558:	add	x0, x0, #0xdb8
  40955c:	bl	403030 <__assert_fail@plt>
  409560:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  409564:	add	x3, x3, #0xe80
  409568:	mov	w2, #0xb89                 	// #2953
  40956c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409570:	add	x1, x1, #0xd70
  409574:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409578:	add	x0, x0, #0xde0
  40957c:	bl	403030 <__assert_fail@plt>
  409580:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  409584:	add	x3, x3, #0xe80
  409588:	mov	w2, #0xb8a                 	// #2954
  40958c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409590:	add	x1, x1, #0xd70
  409594:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409598:	add	x0, x0, #0xe08
  40959c:	bl	403030 <__assert_fail@plt>
  4095a0:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  4095a4:	add	x3, x3, #0xe80
  4095a8:	mov	w2, #0xb8b                 	// #2955
  4095ac:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4095b0:	add	x1, x1, #0xd70
  4095b4:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  4095b8:	add	x0, x0, #0xe30
  4095bc:	bl	403030 <__assert_fail@plt>
  4095c0:	ldr	x0, [x0]
  4095c4:	udiv	x2, x0, x1
  4095c8:	msub	x0, x2, x1, x0
  4095cc:	ret
  4095d0:	ldr	x3, [x0]
  4095d4:	ldr	x2, [x1]
  4095d8:	cmp	x3, x2
  4095dc:	b.eq	4095e8 <__fxstatat@plt+0x64f8>  // b.none
  4095e0:	mov	w0, #0x0                   	// #0
  4095e4:	ret
  4095e8:	ldr	x2, [x0, #8]
  4095ec:	ldr	x0, [x1, #8]
  4095f0:	cmp	x2, x0
  4095f4:	cset	w0, eq  // eq = none
  4095f8:	b	4095e4 <__fxstatat@plt+0x64f4>
  4095fc:	stp	x29, x30, [sp, #-32]!
  409600:	mov	x29, sp
  409604:	str	x19, [sp, #16]
  409608:	mov	x19, x0
  40960c:	ldr	x0, [x0, #16]
  409610:	bl	402e00 <free@plt>
  409614:	mov	x0, x19
  409618:	bl	402e00 <free@plt>
  40961c:	ldr	x19, [sp, #16]
  409620:	ldp	x29, x30, [sp], #32
  409624:	ret
  409628:	stp	x29, x30, [sp, #-48]!
  40962c:	mov	x29, sp
  409630:	str	x0, [sp, #24]
  409634:	str	x1, [sp, #32]
  409638:	str	xzr, [sp, #40]
  40963c:	add	x1, sp, #0x18
  409640:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  409644:	ldr	x0, [x0, #2320]
  409648:	bl	40bdb4 <__fxstatat@plt+0x8cc4>
  40964c:	cbz	x0, 409654 <__fxstatat@plt+0x6564>
  409650:	bl	4095fc <__fxstatat@plt+0x650c>
  409654:	ldp	x29, x30, [sp], #48
  409658:	ret
  40965c:	stp	x29, x30, [sp, #-48]!
  409660:	mov	x29, sp
  409664:	str	x0, [sp, #24]
  409668:	str	x1, [sp, #32]
  40966c:	add	x1, sp, #0x18
  409670:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  409674:	ldr	x0, [x0, #2320]
  409678:	bl	40b5b4 <__fxstatat@plt+0x84c4>
  40967c:	cbz	x0, 409684 <__fxstatat@plt+0x6594>
  409680:	ldr	x0, [x0, #16]
  409684:	ldp	x29, x30, [sp], #48
  409688:	ret
  40968c:	stp	x29, x30, [sp, #-48]!
  409690:	mov	x29, sp
  409694:	stp	x19, x20, [sp, #16]
  409698:	stp	x21, x22, [sp, #32]
  40969c:	mov	x22, x0
  4096a0:	mov	x21, x1
  4096a4:	mov	x20, x2
  4096a8:	mov	x0, #0x18                  	// #24
  4096ac:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  4096b0:	mov	x19, x0
  4096b4:	mov	x0, x22
  4096b8:	bl	40fdf0 <__fxstatat@plt+0xcd00>
  4096bc:	str	x0, [x19, #16]
  4096c0:	str	x21, [x19]
  4096c4:	str	x20, [x19, #8]
  4096c8:	mov	x1, x19
  4096cc:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4096d0:	ldr	x0, [x0, #2320]
  4096d4:	bl	40bd74 <__fxstatat@plt+0x8c84>
  4096d8:	cbz	x0, 409708 <__fxstatat@plt+0x6618>
  4096dc:	mov	x20, x0
  4096e0:	mov	x0, #0x0                   	// #0
  4096e4:	cmp	x19, x20
  4096e8:	b.eq	4096f8 <__fxstatat@plt+0x6608>  // b.none
  4096ec:	mov	x0, x19
  4096f0:	bl	4095fc <__fxstatat@plt+0x650c>
  4096f4:	ldr	x0, [x20, #16]
  4096f8:	ldp	x19, x20, [sp, #16]
  4096fc:	ldp	x21, x22, [sp, #32]
  409700:	ldp	x29, x30, [sp], #48
  409704:	ret
  409708:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40970c:	stp	x29, x30, [sp, #-16]!
  409710:	mov	x29, sp
  409714:	adrp	x4, 409000 <__fxstatat@plt+0x5f10>
  409718:	add	x4, x4, #0x5fc
  40971c:	adrp	x3, 409000 <__fxstatat@plt+0x5f10>
  409720:	add	x3, x3, #0x5d0
  409724:	adrp	x2, 409000 <__fxstatat@plt+0x5f10>
  409728:	add	x2, x2, #0x5c0
  40972c:	mov	x1, #0x0                   	// #0
  409730:	mov	x0, #0x67                  	// #103
  409734:	bl	40b83c <__fxstatat@plt+0x874c>
  409738:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40973c:	str	x0, [x1, #2320]
  409740:	cbz	x0, 40974c <__fxstatat@plt+0x665c>
  409744:	ldp	x29, x30, [sp], #16
  409748:	ret
  40974c:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  409750:	stp	x29, x30, [sp, #-16]!
  409754:	mov	x29, sp
  409758:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40975c:	ldr	x0, [x0, #2320]
  409760:	bl	40b9c8 <__fxstatat@plt+0x88d8>
  409764:	ldp	x29, x30, [sp], #16
  409768:	ret
  40976c:	str	w0, [x1]
  409770:	str	xzr, [x1, #24]
  409774:	str	xzr, [x1, #40]
  409778:	str	xzr, [x1, #8]
  40977c:	strb	wzr, [x1, #32]
  409780:	strb	wzr, [x1, #33]
  409784:	mov	w0, #0x1                   	// #1
  409788:	str	w0, [x1, #16]
  40978c:	ret
  409790:	mov	x12, #0x1050                	// #4176
  409794:	sub	sp, sp, x12
  409798:	stp	x29, x30, [sp]
  40979c:	mov	x29, sp
  4097a0:	stp	x20, x21, [sp, #16]
  4097a4:	stp	x22, x23, [sp, #32]
  4097a8:	stp	x24, x25, [sp, #48]
  4097ac:	stp	x26, x27, [sp, #64]
  4097b0:	mov	x20, x0
  4097b4:	ldr	x27, [x0, #40]
  4097b8:	mov	w21, #0x0                   	// #0
  4097bc:	mov	x26, #0x1000                	// #4096
  4097c0:	mov	w25, #0x48                  	// #72
  4097c4:	mov	x24, #0x660b                	// #26123
  4097c8:	movk	x24, #0xc020, lsl #16
  4097cc:	add	x22, sp, #0x70
  4097d0:	mov	x2, x26
  4097d4:	mov	w1, #0x0                   	// #0
  4097d8:	add	x0, sp, #0x50
  4097dc:	bl	402bd0 <memset@plt>
  4097e0:	ldr	x0, [x20, #8]
  4097e4:	str	x0, [sp, #80]
  4097e8:	ldr	w1, [x20, #16]
  4097ec:	str	w1, [sp, #96]
  4097f0:	str	w25, [sp, #104]
  4097f4:	mvn	x0, x0
  4097f8:	str	x0, [sp, #88]
  4097fc:	add	x2, sp, #0x50
  409800:	mov	x1, x24
  409804:	ldr	w0, [x20]
  409808:	bl	4030c0 <ioctl@plt>
  40980c:	tbnz	w0, #31, 409884 <__fxstatat@plt+0x6794>
  409810:	ldr	w0, [sp, #100]
  409814:	cbz	w0, 40989c <__fxstatat@plt+0x67ac>
  409818:	ldr	x1, [x20, #24]
  40981c:	mov	w0, w0
  409820:	mvn	x2, x0
  409824:	cmp	x1, x2
  409828:	b.hi	4098b4 <__fxstatat@plt+0x67c4>  // b.pmore
  40982c:	add	x1, x1, x0
  409830:	str	x1, [x20, #24]
  409834:	ldr	x0, [x20, #40]
  409838:	sub	x27, x27, x0
  40983c:	mov	x2, #0x18                  	// #24
  409840:	mul	x3, x1, x2
  409844:	umulh	x2, x1, x2
  409848:	cmp	x2, #0x0
  40984c:	cset	x23, ne  // ne = any
  409850:	cmp	x3, #0x0
  409854:	csinc	x23, x23, xzr, ge  // ge = tcont
  409858:	cbnz	w23, 4098d4 <__fxstatat@plt+0x67e4>
  40985c:	add	x1, x1, x1, lsl #1
  409860:	lsl	x1, x1, #3
  409864:	bl	40fc0c <__fxstatat@plt+0xcb1c>
  409868:	str	x0, [x20, #40]
  40986c:	add	x27, x0, x27
  409870:	ldr	w0, [sp, #100]
  409874:	cbz	w0, 409a08 <__fxstatat@plt+0x6918>
  409878:	mov	w0, #0x0                   	// #0
  40987c:	mov	x6, #0x7fffffffffffffff    	// #9223372036854775807
  409880:	b	409964 <__fxstatat@plt+0x6874>
  409884:	ldr	x0, [x20, #8]
  409888:	mov	w23, #0x0                   	// #0
  40988c:	cbnz	x0, 4099cc <__fxstatat@plt+0x68dc>
  409890:	mov	w0, #0x1                   	// #1
  409894:	strb	w0, [x20, #32]
  409898:	b	4099cc <__fxstatat@plt+0x68dc>
  40989c:	mov	w0, #0x1                   	// #1
  4098a0:	strb	w0, [x20, #33]
  4098a4:	ldr	x0, [x20, #8]
  4098a8:	cmp	x0, #0x0
  4098ac:	cset	w23, ne  // ne = any
  4098b0:	b	4099cc <__fxstatat@plt+0x68dc>
  4098b4:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  4098b8:	add	x3, x3, #0xf20
  4098bc:	mov	w2, #0x7e                  	// #126
  4098c0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4098c4:	add	x1, x1, #0xe90
  4098c8:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  4098cc:	add	x0, x0, #0xea8
  4098d0:	bl	403030 <__assert_fail@plt>
  4098d4:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  4098d8:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  4098dc:	add	x3, x3, #0xf20
  4098e0:	mov	w2, #0x8c                  	// #140
  4098e4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4098e8:	add	x1, x1, #0xe90
  4098ec:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  4098f0:	add	x0, x0, #0xee0
  4098f4:	bl	403030 <__assert_fail@plt>
  4098f8:	ldr	x7, [x27, #8]
  4098fc:	ldr	x4, [x27]
  409900:	add	x4, x7, x4
  409904:	cmp	x4, x2
  409908:	b.ne	40999c <__fxstatat@plt+0x68ac>  // b.any
  40990c:	add	x2, x7, x5
  409910:	str	x2, [x27, #8]
  409914:	ldr	w1, [x3, #40]
  409918:	str	w1, [x27, #16]
  40991c:	b	409954 <__fxstatat@plt+0x6864>
  409920:	ldr	x4, [x20, #8]
  409924:	cmp	x2, x4
  409928:	b.cc	4099b0 <__fxstatat@plt+0x68c0>  // b.lo, b.ul, b.last
  40992c:	ubfiz	x1, x21, #1, #32
  409930:	add	x1, x1, w21, uxtw
  409934:	ldr	x4, [x20, #40]
  409938:	add	x27, x4, x1, lsl #3
  40993c:	str	x2, [x4, x1, lsl #3]
  409940:	ldr	x1, [x3, #16]
  409944:	str	x1, [x27, #8]
  409948:	ldr	w1, [x3, #40]
  40994c:	str	w1, [x27, #16]
  409950:	add	w21, w21, #0x1
  409954:	add	w0, w0, #0x1
  409958:	ldr	w1, [sp, #100]
  40995c:	cmp	w1, w0
  409960:	b.ls	409a08 <__fxstatat@plt+0x6918>  // b.plast
  409964:	ubfiz	x1, x0, #3, #32
  409968:	sub	x1, x1, w0, uxtw
  40996c:	add	x3, x22, x1, lsl #3
  409970:	ldr	x2, [x22, x1, lsl #3]
  409974:	ldr	x5, [x3, #16]
  409978:	sub	x4, x6, x5
  40997c:	cmp	x2, x4
  409980:	b.hi	4098d8 <__fxstatat@plt+0x67e8>  // b.pmore
  409984:	cbz	w21, 409920 <__fxstatat@plt+0x6830>
  409988:	ldr	w4, [x3, #40]
  40998c:	and	w4, w4, #0xfffffffe
  409990:	ldr	w7, [x27, #16]
  409994:	cmp	w7, w4
  409998:	b.eq	4098f8 <__fxstatat@plt+0x6808>  // b.none
  40999c:	ldr	x4, [x27]
  4099a0:	ldr	x7, [x27, #8]
  4099a4:	add	x4, x4, x7
  4099a8:	cmp	x2, x4
  4099ac:	b.cs	40992c <__fxstatat@plt+0x683c>  // b.hs, b.nlast
  4099b0:	sub	x7, x4, x2
  4099b4:	cmp	x5, x7
  4099b8:	b.ls	4099f0 <__fxstatat@plt+0x6900>  // b.plast
  4099bc:	ldr	x0, [x20, #8]
  4099c0:	cbnz	x0, 4099cc <__fxstatat@plt+0x68dc>
  4099c4:	mov	w0, #0x1                   	// #1
  4099c8:	strb	w0, [x20, #32]
  4099cc:	mov	w0, w23
  4099d0:	ldp	x20, x21, [sp, #16]
  4099d4:	ldp	x22, x23, [sp, #32]
  4099d8:	ldp	x24, x25, [sp, #48]
  4099dc:	ldp	x26, x27, [sp, #64]
  4099e0:	ldp	x29, x30, [sp]
  4099e4:	mov	x12, #0x1050                	// #4176
  4099e8:	add	sp, sp, x12
  4099ec:	ret
  4099f0:	str	x4, [x22, x1, lsl #3]
  4099f4:	add	x2, x2, x5
  4099f8:	sub	x2, x2, x4
  4099fc:	str	x2, [x3, #16]
  409a00:	sub	w0, w0, #0x1
  409a04:	b	409954 <__fxstatat@plt+0x6864>
  409a08:	ldr	w0, [x27, #16]
  409a0c:	tbz	w0, #0, 409a2c <__fxstatat@plt+0x693c>
  409a10:	mov	w0, #0x1                   	// #1
  409a14:	strb	w0, [x20, #33]
  409a18:	cmp	w21, #0x48
  409a1c:	b.ls	409a70 <__fxstatat@plt+0x6980>  // b.plast
  409a20:	mov	w21, w21
  409a24:	str	x21, [x20, #24]
  409a28:	b	409a68 <__fxstatat@plt+0x6978>
  409a2c:	cmp	w21, #0x48
  409a30:	b.ls	409a70 <__fxstatat@plt+0x6980>  // b.plast
  409a34:	ldrb	w0, [x20, #33]
  409a38:	cbnz	w0, 409a20 <__fxstatat@plt+0x6930>
  409a3c:	sub	w21, w21, #0x1
  409a40:	add	x0, x21, x21, lsl #1
  409a44:	lsl	x0, x0, #3
  409a48:	sub	x0, x0, #0x18
  409a4c:	ldr	x1, [x20, #40]
  409a50:	add	x2, x1, x0
  409a54:	str	x21, [x20, #24]
  409a58:	ldr	x0, [x1, x0]
  409a5c:	ldr	x1, [x2, #8]
  409a60:	add	x0, x0, x1
  409a64:	str	x0, [x20, #8]
  409a68:	mov	w23, #0x1                   	// #1
  409a6c:	b	4099cc <__fxstatat@plt+0x68dc>
  409a70:	mov	w0, w21
  409a74:	str	x0, [x20, #24]
  409a78:	ldrb	w0, [x20, #33]
  409a7c:	cbnz	w0, 409a68 <__fxstatat@plt+0x6978>
  409a80:	ldr	x0, [x27]
  409a84:	ldr	x1, [x27, #8]
  409a88:	add	x0, x0, x1
  409a8c:	str	x0, [x20, #8]
  409a90:	cmp	w21, #0x47
  409a94:	b.ls	4097d0 <__fxstatat@plt+0x66e0>  // b.plast
  409a98:	b	409a68 <__fxstatat@plt+0x6978>
  409a9c:	stp	x29, x30, [sp, #-16]!
  409aa0:	mov	x29, sp
  409aa4:	mov	x5, x1
  409aa8:	ldr	w4, [x1, #20]
  409aac:	mov	x3, x0
  409ab0:	ldr	w2, [x1, #16]
  409ab4:	ldr	x1, [x1, #8]
  409ab8:	ldr	w0, [x5]
  409abc:	bl	4029b0 <linkat@plt>
  409ac0:	ldp	x29, x30, [sp], #16
  409ac4:	ret
  409ac8:	stp	x29, x30, [sp, #-48]!
  409acc:	mov	x29, sp
  409ad0:	stp	x19, x20, [sp, #16]
  409ad4:	str	x21, [sp, #32]
  409ad8:	mov	x20, x0
  409adc:	mov	x19, x1
  409ae0:	bl	40a950 <__fxstatat@plt+0x7860>
  409ae4:	sub	x21, x0, x20
  409ae8:	add	x0, x21, #0x9
  409aec:	cmp	x0, #0x100
  409af0:	b.ls	409b00 <__fxstatat@plt+0x6a10>  // b.plast
  409af4:	bl	402b00 <malloc@plt>
  409af8:	mov	x19, x0
  409afc:	cbz	x0, 409b2c <__fxstatat@plt+0x6a3c>
  409b00:	mov	x2, x21
  409b04:	mov	x1, x20
  409b08:	mov	x0, x19
  409b0c:	bl	402e60 <mempcpy@plt>
  409b10:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409b14:	add	x1, x1, #0xf38
  409b18:	ldr	x2, [x1]
  409b1c:	str	x2, [x0]
  409b20:	ldrb	w1, [x1, #8]
  409b24:	strb	w1, [x0, #8]
  409b28:	mov	x0, x19
  409b2c:	ldp	x19, x20, [sp, #16]
  409b30:	ldr	x21, [sp, #32]
  409b34:	ldp	x29, x30, [sp], #48
  409b38:	ret
  409b3c:	stp	x29, x30, [sp, #-16]!
  409b40:	mov	x29, sp
  409b44:	mov	x3, x1
  409b48:	mov	x2, x0
  409b4c:	ldr	w1, [x1, #8]
  409b50:	ldr	x0, [x3]
  409b54:	bl	402fd0 <symlinkat@plt>
  409b58:	ldp	x29, x30, [sp], #16
  409b5c:	ret
  409b60:	stp	x29, x30, [sp, #-368]!
  409b64:	mov	x29, sp
  409b68:	stp	x19, x20, [sp, #16]
  409b6c:	stp	x21, x22, [sp, #32]
  409b70:	stp	x23, x24, [sp, #48]
  409b74:	str	x25, [sp, #64]
  409b78:	mov	w24, w0
  409b7c:	mov	x23, x1
  409b80:	mov	w20, w2
  409b84:	mov	x21, x3
  409b88:	mov	w22, w4
  409b8c:	and	w25, w5, #0xff
  409b90:	tbnz	w6, #31, 409c24 <__fxstatat@plt+0x6b34>
  409b94:	eor	w5, w25, #0x1
  409b98:	cmp	w6, #0x11
  409b9c:	cset	w0, ne  // ne = any
  409ba0:	orr	w5, w0, w5
  409ba4:	mov	w19, w6
  409ba8:	cbnz	w5, 409c08 <__fxstatat@plt+0x6b18>
  409bac:	add	x1, sp, #0x70
  409bb0:	mov	x0, x21
  409bb4:	bl	409ac8 <__fxstatat@plt+0x69d8>
  409bb8:	mov	x25, x0
  409bbc:	cbz	x0, 409c3c <__fxstatat@plt+0x6b4c>
  409bc0:	str	w24, [sp, #88]
  409bc4:	str	x23, [sp, #96]
  409bc8:	str	w20, [sp, #104]
  409bcc:	str	w22, [sp, #108]
  409bd0:	mov	x4, #0x6                   	// #6
  409bd4:	adrp	x3, 409000 <__fxstatat@plt+0x5f10>
  409bd8:	add	x3, x3, #0xa9c
  409bdc:	add	x2, sp, #0x58
  409be0:	mov	w1, #0x0                   	// #0
  409be4:	bl	40e4a0 <__fxstatat@plt+0xb3b0>
  409be8:	cbz	w0, 409c48 <__fxstatat@plt+0x6b58>
  409bec:	bl	403040 <__errno_location@plt>
  409bf0:	ldr	w19, [x0]
  409bf4:	add	x0, sp, #0x70
  409bf8:	cmp	x25, x0
  409bfc:	b.eq	409c08 <__fxstatat@plt+0x6b18>  // b.none
  409c00:	mov	x0, x25
  409c04:	bl	402e00 <free@plt>
  409c08:	mov	w0, w19
  409c0c:	ldp	x19, x20, [sp, #16]
  409c10:	ldp	x21, x22, [sp, #32]
  409c14:	ldp	x23, x24, [sp, #48]
  409c18:	ldr	x25, [sp, #64]
  409c1c:	ldp	x29, x30, [sp], #368
  409c20:	ret
  409c24:	bl	4029b0 <linkat@plt>
  409c28:	mov	w19, w0
  409c2c:	cbz	w0, 409c08 <__fxstatat@plt+0x6b18>
  409c30:	bl	403040 <__errno_location@plt>
  409c34:	ldr	w6, [x0]
  409c38:	b	409b94 <__fxstatat@plt+0x6aa4>
  409c3c:	bl	403040 <__errno_location@plt>
  409c40:	ldr	w19, [x0]
  409c44:	b	409c08 <__fxstatat@plt+0x6b18>
  409c48:	mov	x3, x21
  409c4c:	mov	w2, w20
  409c50:	mov	x1, x25
  409c54:	mov	w0, w20
  409c58:	bl	402e50 <renameat@plt>
  409c5c:	mov	w19, #0xffffffff            	// #-1
  409c60:	cbz	w0, 409c6c <__fxstatat@plt+0x6b7c>
  409c64:	bl	403040 <__errno_location@plt>
  409c68:	ldr	w19, [x0]
  409c6c:	mov	w2, #0x0                   	// #0
  409c70:	mov	x1, x25
  409c74:	mov	w0, w20
  409c78:	bl	402a00 <unlinkat@plt>
  409c7c:	b	409bf4 <__fxstatat@plt+0x6b04>
  409c80:	stp	x29, x30, [sp, #-336]!
  409c84:	mov	x29, sp
  409c88:	stp	x19, x20, [sp, #16]
  409c8c:	stp	x21, x22, [sp, #32]
  409c90:	str	x23, [sp, #48]
  409c94:	mov	x23, x0
  409c98:	mov	w21, w1
  409c9c:	mov	x20, x2
  409ca0:	and	w22, w3, #0xff
  409ca4:	tbnz	w4, #31, 409d2c <__fxstatat@plt+0x6c3c>
  409ca8:	eor	w22, w22, #0x1
  409cac:	cmp	w4, #0x11
  409cb0:	cset	w0, ne  // ne = any
  409cb4:	orr	w22, w0, w22
  409cb8:	mov	w19, w4
  409cbc:	cbnz	w22, 409d14 <__fxstatat@plt+0x6c24>
  409cc0:	add	x1, sp, #0x50
  409cc4:	mov	x0, x20
  409cc8:	bl	409ac8 <__fxstatat@plt+0x69d8>
  409ccc:	mov	x22, x0
  409cd0:	cbz	x0, 409d44 <__fxstatat@plt+0x6c54>
  409cd4:	str	x23, [sp, #64]
  409cd8:	str	w21, [sp, #72]
  409cdc:	mov	x4, #0x6                   	// #6
  409ce0:	adrp	x3, 409000 <__fxstatat@plt+0x5f10>
  409ce4:	add	x3, x3, #0xb3c
  409ce8:	add	x2, sp, #0x40
  409cec:	mov	w1, #0x0                   	// #0
  409cf0:	bl	40e4a0 <__fxstatat@plt+0xb3b0>
  409cf4:	cbz	w0, 409d50 <__fxstatat@plt+0x6c60>
  409cf8:	bl	403040 <__errno_location@plt>
  409cfc:	ldr	w19, [x0]
  409d00:	add	x0, sp, #0x50
  409d04:	cmp	x22, x0
  409d08:	b.eq	409d14 <__fxstatat@plt+0x6c24>  // b.none
  409d0c:	mov	x0, x22
  409d10:	bl	402e00 <free@plt>
  409d14:	mov	w0, w19
  409d18:	ldp	x19, x20, [sp, #16]
  409d1c:	ldp	x21, x22, [sp, #32]
  409d20:	ldr	x23, [sp, #48]
  409d24:	ldp	x29, x30, [sp], #336
  409d28:	ret
  409d2c:	bl	402fd0 <symlinkat@plt>
  409d30:	mov	w19, w0
  409d34:	cbz	w0, 409d14 <__fxstatat@plt+0x6c24>
  409d38:	bl	403040 <__errno_location@plt>
  409d3c:	ldr	w4, [x0]
  409d40:	b	409ca8 <__fxstatat@plt+0x6bb8>
  409d44:	bl	403040 <__errno_location@plt>
  409d48:	ldr	w19, [x0]
  409d4c:	b	409d14 <__fxstatat@plt+0x6c24>
  409d50:	mov	x3, x20
  409d54:	mov	w2, w21
  409d58:	mov	x1, x22
  409d5c:	mov	w0, w21
  409d60:	bl	402e50 <renameat@plt>
  409d64:	mov	w19, #0xffffffff            	// #-1
  409d68:	cbz	w0, 409d00 <__fxstatat@plt+0x6c10>
  409d6c:	bl	403040 <__errno_location@plt>
  409d70:	ldr	w19, [x0]
  409d74:	mov	w2, #0x0                   	// #0
  409d78:	mov	x1, x22
  409d7c:	mov	w0, w21
  409d80:	bl	402a00 <unlinkat@plt>
  409d84:	b	409d00 <__fxstatat@plt+0x6c10>
  409d88:	stp	x29, x30, [sp, #-48]!
  409d8c:	mov	x29, sp
  409d90:	stp	x19, x20, [sp, #16]
  409d94:	stp	x21, x22, [sp, #32]
  409d98:	mov	x21, x0
  409d9c:	mov	x20, x2
  409da0:	bl	40c124 <__fxstatat@plt+0x9034>
  409da4:	mov	w19, w0
  409da8:	cmn	w0, #0x2
  409dac:	b.eq	409dcc <__fxstatat@plt+0x6cdc>  // b.none
  409db0:	cmn	w0, #0x1
  409db4:	b.eq	409df8 <__fxstatat@plt+0x6d08>  // b.none
  409db8:	mov	w0, w19
  409dbc:	ldp	x19, x20, [sp, #16]
  409dc0:	ldp	x21, x22, [sp, #32]
  409dc4:	ldp	x29, x30, [sp], #48
  409dc8:	ret
  409dcc:	bl	403040 <__errno_location@plt>
  409dd0:	ldr	w20, [x0]
  409dd4:	mov	x0, x21
  409dd8:	bl	40dba0 <__fxstatat@plt+0xaab0>
  409ddc:	mov	x3, x0
  409de0:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  409de4:	add	x2, x2, #0x838
  409de8:	mov	w1, w20
  409dec:	mov	w0, #0x0                   	// #0
  409df0:	bl	402950 <error@plt>
  409df4:	b	409db8 <__fxstatat@plt+0x6cc8>
  409df8:	bl	403040 <__errno_location@plt>
  409dfc:	ldr	w22, [x0]
  409e00:	mov	w2, #0x5                   	// #5
  409e04:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409e08:	add	x1, x1, #0xc48
  409e0c:	mov	x0, #0x0                   	// #0
  409e10:	bl	402f90 <dcgettext@plt>
  409e14:	mov	x21, x0
  409e18:	mov	x0, x20
  409e1c:	bl	40dba0 <__fxstatat@plt+0xaab0>
  409e20:	mov	x3, x0
  409e24:	mov	x2, x21
  409e28:	mov	w1, w22
  409e2c:	mov	w0, #0x0                   	// #0
  409e30:	bl	402950 <error@plt>
  409e34:	b	409db8 <__fxstatat@plt+0x6cc8>
  409e38:	stp	x29, x30, [sp, #-48]!
  409e3c:	mov	x29, sp
  409e40:	stp	x19, x20, [sp, #16]
  409e44:	mov	x20, x0
  409e48:	bl	40c17c <__fxstatat@plt+0x908c>
  409e4c:	mov	w19, w0
  409e50:	cbnz	w0, 409e64 <__fxstatat@plt+0x6d74>
  409e54:	mov	w0, w19
  409e58:	ldp	x19, x20, [sp, #16]
  409e5c:	ldp	x29, x30, [sp], #48
  409e60:	ret
  409e64:	stp	x21, x22, [sp, #32]
  409e68:	bl	403040 <__errno_location@plt>
  409e6c:	ldr	w22, [x0]
  409e70:	mov	w2, #0x5                   	// #5
  409e74:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409e78:	add	x1, x1, #0xa58
  409e7c:	mov	x0, #0x0                   	// #0
  409e80:	bl	402f90 <dcgettext@plt>
  409e84:	mov	x21, x0
  409e88:	mov	x0, x20
  409e8c:	bl	40dba0 <__fxstatat@plt+0xaab0>
  409e90:	mov	x3, x0
  409e94:	mov	x2, x21
  409e98:	mov	w1, w22
  409e9c:	mov	w0, #0x0                   	// #0
  409ea0:	bl	402950 <error@plt>
  409ea4:	ldp	x21, x22, [sp, #32]
  409ea8:	b	409e54 <__fxstatat@plt+0x6d64>
  409eac:	stp	x29, x30, [sp, #-64]!
  409eb0:	mov	x29, sp
  409eb4:	stp	x19, x20, [sp, #16]
  409eb8:	stp	x21, x22, [sp, #32]
  409ebc:	stp	x23, x24, [sp, #48]
  409ec0:	mov	x22, x0
  409ec4:	cmp	x1, #0x401
  409ec8:	mov	x19, #0x401                 	// #1025
  409ecc:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  409ed0:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  409ed4:	mov	x24, #0x7ffffffffffffffe    	// #9223372036854775806
  409ed8:	b	409f24 <__fxstatat@plt+0x6e34>
  409edc:	bl	403040 <__errno_location@plt>
  409ee0:	ldr	w0, [x0]
  409ee4:	cmp	w0, #0x22
  409ee8:	b.eq	409f4c <__fxstatat@plt+0x6e5c>  // b.none
  409eec:	mov	x0, x20
  409ef0:	bl	402e00 <free@plt>
  409ef4:	mov	x20, #0x0                   	// #0
  409ef8:	b	409f00 <__fxstatat@plt+0x6e10>
  409efc:	strb	wzr, [x20, x21]
  409f00:	mov	x0, x20
  409f04:	ldp	x19, x20, [sp, #16]
  409f08:	ldp	x21, x22, [sp, #32]
  409f0c:	ldp	x23, x24, [sp, #48]
  409f10:	ldp	x29, x30, [sp], #64
  409f14:	ret
  409f18:	cmp	x19, x24
  409f1c:	b.hi	409f6c <__fxstatat@plt+0x6e7c>  // b.pmore
  409f20:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  409f24:	mov	x0, x19
  409f28:	bl	402b00 <malloc@plt>
  409f2c:	mov	x20, x0
  409f30:	cbz	x0, 409f00 <__fxstatat@plt+0x6e10>
  409f34:	mov	x2, x19
  409f38:	mov	x1, x0
  409f3c:	mov	x0, x22
  409f40:	bl	4029c0 <readlink@plt>
  409f44:	mov	x21, x0
  409f48:	tbnz	x0, #63, 409edc <__fxstatat@plt+0x6dec>
  409f4c:	cmp	x19, x21
  409f50:	b.hi	409efc <__fxstatat@plt+0x6e0c>  // b.pmore
  409f54:	mov	x0, x20
  409f58:	bl	402e00 <free@plt>
  409f5c:	cmp	x19, x23
  409f60:	b.hi	409f18 <__fxstatat@plt+0x6e28>  // b.pmore
  409f64:	lsl	x19, x19, #1
  409f68:	b	409f24 <__fxstatat@plt+0x6e34>
  409f6c:	bl	403040 <__errno_location@plt>
  409f70:	mov	w1, #0xc                   	// #12
  409f74:	str	w1, [x0]
  409f78:	mov	x20, #0x0                   	// #0
  409f7c:	b	409f00 <__fxstatat@plt+0x6e10>
  409f80:	stp	x29, x30, [sp, #-32]!
  409f84:	mov	x29, sp
  409f88:	str	x19, [sp, #16]
  409f8c:	mov	x19, x0
  409f90:	cbz	x0, 409fb0 <__fxstatat@plt+0x6ec0>
  409f94:	ldrb	w0, [x19]
  409f98:	cbz	w0, 409fc4 <__fxstatat@plt+0x6ed4>
  409f9c:	mov	x0, x19
  409fa0:	bl	40a950 <__fxstatat@plt+0x7860>
  409fa4:	cmp	x19, x0
  409fa8:	b.ne	409fc4 <__fxstatat@plt+0x6ed4>  // b.any
  409fac:	b	409fcc <__fxstatat@plt+0x6edc>
  409fb0:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409fb4:	add	x0, x0, #0xf58
  409fb8:	bl	403050 <getenv@plt>
  409fbc:	mov	x19, x0
  409fc0:	cbnz	x0, 409f94 <__fxstatat@plt+0x6ea4>
  409fc4:	adrp	x19, 415000 <__fxstatat@plt+0x11f10>
  409fc8:	add	x19, x19, #0xf50
  409fcc:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  409fd0:	str	x19, [x0, #2328]
  409fd4:	ldr	x19, [sp, #16]
  409fd8:	ldp	x29, x30, [sp], #32
  409fdc:	ret
  409fe0:	stp	x29, x30, [sp, #-224]!
  409fe4:	mov	x29, sp
  409fe8:	stp	x19, x20, [sp, #16]
  409fec:	stp	x25, x26, [sp, #64]
  409ff0:	stp	x27, x28, [sp, #80]
  409ff4:	str	w0, [sp, #196]
  409ff8:	mov	x19, x1
  409ffc:	str	x1, [sp, #120]
  40a000:	str	w2, [sp, #108]
  40a004:	and	w0, w3, #0xff
  40a008:	str	w0, [sp, #192]
  40a00c:	mov	x0, x1
  40a010:	bl	40a950 <__fxstatat@plt+0x7860>
  40a014:	sub	x26, x0, x19
  40a018:	bl	402920 <strlen@plt>
  40a01c:	add	x27, x26, x0
  40a020:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a024:	ldr	x0, [x0, #2328]
  40a028:	cbz	x0, 40a094 <__fxstatat@plt+0x6fa4>
  40a02c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a030:	ldr	x0, [x0, #2328]
  40a034:	bl	402920 <strlen@plt>
  40a038:	add	x1, x0, #0x1
  40a03c:	str	x1, [sp, #176]
  40a040:	add	x2, x27, #0x1
  40a044:	str	x2, [sp, #152]
  40a048:	cmp	x1, #0x9
  40a04c:	mov	x0, #0x9                   	// #9
  40a050:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40a054:	add	x0, x0, x2
  40a058:	str	x0, [sp, #160]
  40a05c:	bl	402b00 <malloc@plt>
  40a060:	mov	x20, x0
  40a064:	cbz	x0, 40a4c8 <__fxstatat@plt+0x73d8>
  40a068:	stp	x21, x22, [sp, #32]
  40a06c:	stp	x23, x24, [sp, #48]
  40a070:	mov	w0, #0xffffffff            	// #-1
  40a074:	str	w0, [sp, #220]
  40a078:	str	xzr, [sp, #184]
  40a07c:	str	xzr, [sp, #112]
  40a080:	mov	x0, #0xe                   	// #14
  40a084:	str	x0, [sp, #200]
  40a088:	add	x0, x27, #0x4
  40a08c:	str	x0, [sp, #168]
  40a090:	b	40a190 <__fxstatat@plt+0x70a0>
  40a094:	bl	409f80 <__fxstatat@plt+0x6e90>
  40a098:	b	40a02c <__fxstatat@plt+0x6f3c>
  40a09c:	ldr	x2, [sp, #176]
  40a0a0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a0a4:	ldr	x1, [x0, #2328]
  40a0a8:	add	x0, x20, x27
  40a0ac:	bl	4028f0 <memcpy@plt>
  40a0b0:	b	40a14c <__fxstatat@plt+0x705c>
  40a0b4:	ldrh	w22, [x20, x26]
  40a0b8:	mov	w0, #0x2e                  	// #46
  40a0bc:	strh	w0, [x20, x26]
  40a0c0:	add	x3, sp, #0xdc
  40a0c4:	mov	w2, #0x0                   	// #0
  40a0c8:	mov	x1, x20
  40a0cc:	ldr	w0, [sp, #196]
  40a0d0:	bl	40bfdc <__fxstatat@plt+0x8eec>
  40a0d4:	str	x0, [sp, #112]
  40a0d8:	cbz	x0, 40a100 <__fxstatat@plt+0x7010>
  40a0dc:	strh	w22, [x19]
  40a0e0:	add	x1, x19, x21
  40a0e4:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40a0e8:	add	x0, x0, #0xf70
  40a0ec:	ldr	w2, [x0]
  40a0f0:	str	w2, [x19, x21]
  40a0f4:	ldrb	w0, [x0, #4]
  40a0f8:	strb	w0, [x1, #4]
  40a0fc:	b	40a1cc <__fxstatat@plt+0x70dc>
  40a100:	bl	403040 <__errno_location@plt>
  40a104:	ldr	w0, [x0]
  40a108:	cmp	w0, #0xc
  40a10c:	cset	w24, eq  // eq = none
  40a110:	add	w24, w24, #0x2
  40a114:	strh	w22, [x19]
  40a118:	add	x1, x19, x21
  40a11c:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40a120:	add	x0, x0, #0xf70
  40a124:	ldr	w2, [x0]
  40a128:	str	w2, [x19, x21]
  40a12c:	ldrb	w0, [x0, #4]
  40a130:	strb	w0, [x1, #4]
  40a134:	cmp	w24, #0x2
  40a138:	b.eq	40a380 <__fxstatat@plt+0x7290>  // b.none
  40a13c:	cmp	w24, #0x3
  40a140:	b.eq	40a4a8 <__fxstatat@plt+0x73b8>  // b.none
  40a144:	cmp	w24, #0x1
  40a148:	b.eq	40a38c <__fxstatat@plt+0x729c>  // b.none
  40a14c:	ldr	w0, [sp, #192]
  40a150:	cbz	w0, 40a51c <__fxstatat@plt+0x742c>
  40a154:	ldr	w0, [sp, #220]
  40a158:	tbnz	w0, #31, 40a4e0 <__fxstatat@plt+0x73f0>
  40a15c:	ldr	w0, [sp, #108]
  40a160:	cmp	w0, #0x1
  40a164:	cset	w4, ne  // ne = any
  40a168:	add	x3, x20, x26
  40a16c:	ldr	w2, [sp, #220]
  40a170:	ldr	x1, [sp, #120]
  40a174:	mov	w0, #0xffffff9c            	// #-100
  40a178:	bl	40dbbc <__fxstatat@plt+0xaacc>
  40a17c:	cbz	w0, 40a51c <__fxstatat@plt+0x742c>
  40a180:	bl	403040 <__errno_location@plt>
  40a184:	ldr	w21, [x0]
  40a188:	cmp	w21, #0x11
  40a18c:	b.ne	40a4f0 <__fxstatat@plt+0x7400>  // b.any
  40a190:	ldr	x2, [sp, #152]
  40a194:	ldr	x1, [sp, #120]
  40a198:	mov	x0, x20
  40a19c:	bl	4028f0 <memcpy@plt>
  40a1a0:	ldr	w0, [sp, #108]
  40a1a4:	cmp	w0, #0x1
  40a1a8:	b.eq	40a09c <__fxstatat@plt+0x6fac>  // b.none
  40a1ac:	str	x26, [sp, #128]
  40a1b0:	add	x19, x20, x26
  40a1b4:	mov	x0, x19
  40a1b8:	bl	40a9ac <__fxstatat@plt+0x78bc>
  40a1bc:	mov	x21, x0
  40a1c0:	ldr	x0, [sp, #112]
  40a1c4:	cbz	x0, 40a0b4 <__fxstatat@plt+0x6fc4>
  40a1c8:	bl	402db0 <rewinddir@plt>
  40a1cc:	ldr	x0, [sp, #160]
  40a1d0:	str	x0, [sp, #144]
  40a1d4:	mov	x25, #0x1                   	// #1
  40a1d8:	mov	w24, #0x2                   	// #2
  40a1dc:	add	x0, x21, #0x4
  40a1e0:	str	x0, [sp, #136]
  40a1e4:	add	x21, x21, #0x2
  40a1e8:	ldr	x0, [sp, #112]
  40a1ec:	bl	402c20 <readdir@plt>
  40a1f0:	cbz	x0, 40a134 <__fxstatat@plt+0x7044>
  40a1f4:	add	x19, x0, #0x13
  40a1f8:	mov	x0, x19
  40a1fc:	bl	402920 <strlen@plt>
  40a200:	ldr	x1, [sp, #136]
  40a204:	cmp	x0, x1
  40a208:	b.cc	40a1e8 <__fxstatat@plt+0x70f8>  // b.lo, b.ul, b.last
  40a20c:	mov	x2, x21
  40a210:	mov	x1, x19
  40a214:	ldr	x0, [sp, #128]
  40a218:	add	x0, x20, x0
  40a21c:	bl	402d50 <memcmp@plt>
  40a220:	cbnz	w0, 40a1e8 <__fxstatat@plt+0x70f8>
  40a224:	add	x22, x19, x21
  40a228:	ldrb	w1, [x19, x21]
  40a22c:	sub	w0, w1, #0x31
  40a230:	and	w0, w0, #0xff
  40a234:	cmp	w0, #0x8
  40a238:	b.hi	40a1e8 <__fxstatat@plt+0x70f8>  // b.pmore
  40a23c:	cmp	w1, #0x39
  40a240:	cset	w23, eq  // eq = none
  40a244:	ldrb	w0, [x22, #1]
  40a248:	sub	w1, w0, #0x30
  40a24c:	cmp	w1, #0x9
  40a250:	b.hi	40a370 <__fxstatat@plt+0x7280>  // b.pmore
  40a254:	mov	x19, #0x1                   	// #1
  40a258:	cmp	w0, #0x39
  40a25c:	csel	w23, w23, wzr, eq  // eq = none
  40a260:	add	x19, x19, #0x1
  40a264:	ldrb	w0, [x22, x19]
  40a268:	sub	w1, w0, #0x30
  40a26c:	cmp	w1, #0x9
  40a270:	b.ls	40a258 <__fxstatat@plt+0x7168>  // b.plast
  40a274:	cmp	w0, #0x7e
  40a278:	b.ne	40a1e8 <__fxstatat@plt+0x70f8>  // b.any
  40a27c:	add	x0, x22, x19
  40a280:	ldrb	w0, [x0, #1]
  40a284:	cbnz	w0, 40a1e8 <__fxstatat@plt+0x70f8>
  40a288:	cmp	x19, x25
  40a28c:	b.hi	40a2b0 <__fxstatat@plt+0x71c0>  // b.pmore
  40a290:	b.ne	40a1e8 <__fxstatat@plt+0x70f8>  // b.any
  40a294:	add	x0, x27, #0x2
  40a298:	mov	x2, x19
  40a29c:	mov	x1, x22
  40a2a0:	add	x0, x20, x0
  40a2a4:	bl	402d50 <memcmp@plt>
  40a2a8:	cmp	w0, #0x0
  40a2ac:	b.gt	40a1e8 <__fxstatat@plt+0x70f8>
  40a2b0:	and	x28, x23, #0xff
  40a2b4:	add	x25, x19, x28
  40a2b8:	mov	w24, w23
  40a2bc:	ldr	x0, [sp, #168]
  40a2c0:	add	x0, x0, x25
  40a2c4:	ldr	x1, [sp, #144]
  40a2c8:	cmp	x0, x1
  40a2cc:	b.ls	40a378 <__fxstatat@plt+0x7288>  // b.plast
  40a2d0:	cmp	x0, #0x0
  40a2d4:	cset	x1, lt  // lt = tstop
  40a2d8:	tst	x0, #0x4000000000000000
  40a2dc:	csinc	w1, w1, wzr, eq  // eq = none
  40a2e0:	lsl	x2, x0, #1
  40a2e4:	cmp	w1, #0x0
  40a2e8:	csel	x0, x2, x0, eq  // eq = none
  40a2ec:	str	x0, [sp, #144]
  40a2f0:	mov	x1, x0
  40a2f4:	mov	x0, x20
  40a2f8:	bl	402c30 <realloc@plt>
  40a2fc:	mov	x23, x0
  40a300:	cbz	x0, 40a4a8 <__fxstatat@plt+0x73b8>
  40a304:	add	x1, x23, x27
  40a308:	mov	w0, #0x2e                  	// #46
  40a30c:	strb	w0, [x23, x27]
  40a310:	add	x0, x1, #0x2
  40a314:	mov	w2, #0x7e                  	// #126
  40a318:	strb	w2, [x1, #1]
  40a31c:	mov	w2, #0x30                  	// #48
  40a320:	strb	w2, [x1, #2]
  40a324:	add	x28, x0, x28
  40a328:	add	x2, x19, #0x2
  40a32c:	mov	x1, x22
  40a330:	mov	x0, x28
  40a334:	bl	4028f0 <memcpy@plt>
  40a338:	add	x28, x28, x19
  40a33c:	sub	x1, x28, #0x1
  40a340:	ldurb	w0, [x28, #-1]
  40a344:	cmp	w0, #0x39
  40a348:	b.ne	40a360 <__fxstatat@plt+0x7270>  // b.any
  40a34c:	mov	w2, #0x30                  	// #48
  40a350:	strb	w2, [x1]
  40a354:	ldrb	w0, [x1, #-1]!
  40a358:	cmp	w0, #0x39
  40a35c:	b.eq	40a350 <__fxstatat@plt+0x7260>  // b.none
  40a360:	add	w0, w0, #0x1
  40a364:	strb	w0, [x1]
  40a368:	mov	x20, x23
  40a36c:	b	40a1e8 <__fxstatat@plt+0x70f8>
  40a370:	mov	x19, #0x1                   	// #1
  40a374:	b	40a274 <__fxstatat@plt+0x7184>
  40a378:	mov	x23, x20
  40a37c:	b	40a304 <__fxstatat@plt+0x7214>
  40a380:	ldr	w0, [sp, #108]
  40a384:	cmp	w0, #0x2
  40a388:	b.eq	40a400 <__fxstatat@plt+0x7310>  // b.none
  40a38c:	mov	x0, x20
  40a390:	bl	40a950 <__fxstatat@plt+0x7860>
  40a394:	mov	x19, x0
  40a398:	bl	40a9ac <__fxstatat@plt+0x78bc>
  40a39c:	mov	x21, x0
  40a3a0:	cmp	x0, #0xe
  40a3a4:	b.ls	40a45c <__fxstatat@plt+0x736c>  // b.plast
  40a3a8:	ldr	x0, [sp, #184]
  40a3ac:	cbnz	x0, 40a490 <__fxstatat@plt+0x73a0>
  40a3b0:	ldr	w23, [sp, #220]
  40a3b4:	tbnz	w23, #31, 40a420 <__fxstatat@plt+0x7330>
  40a3b8:	bl	403040 <__errno_location@plt>
  40a3bc:	mov	x22, x0
  40a3c0:	str	wzr, [x0]
  40a3c4:	mov	w1, #0x3                   	// #3
  40a3c8:	mov	w0, w23
  40a3cc:	bl	402d20 <fpathconf@plt>
  40a3d0:	ldr	w1, [x22]
  40a3d4:	cmp	w1, #0x0
  40a3d8:	cset	x1, eq  // eq = none
  40a3dc:	sub	x0, x0, x1
  40a3e0:	mov	x1, x0
  40a3e4:	str	x0, [sp, #184]
  40a3e8:	tbz	x0, #63, 40a460 <__fxstatat@plt+0x7370>
  40a3ec:	cmn	x0, #0x1
  40a3f0:	b.lt	40a498 <__fxstatat@plt+0x73a8>  // b.tstop
  40a3f4:	mov	x0, #0xffffffffffffffff    	// #-1
  40a3f8:	str	x0, [sp, #184]
  40a3fc:	b	40a14c <__fxstatat@plt+0x705c>
  40a400:	ldr	x2, [sp, #176]
  40a404:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a408:	ldr	x1, [x0, #2328]
  40a40c:	add	x0, x20, x27
  40a410:	bl	4028f0 <memcpy@plt>
  40a414:	mov	w0, #0x1                   	// #1
  40a418:	str	w0, [sp, #108]
  40a41c:	b	40a38c <__fxstatat@plt+0x729c>
  40a420:	ldrh	w23, [x19]
  40a424:	mov	w0, #0x2e                  	// #46
  40a428:	strh	w0, [x19]
  40a42c:	bl	403040 <__errno_location@plt>
  40a430:	mov	x22, x0
  40a434:	str	wzr, [x0]
  40a438:	mov	w1, #0x3                   	// #3
  40a43c:	mov	x0, x20
  40a440:	bl	402a40 <pathconf@plt>
  40a444:	ldr	w1, [x22]
  40a448:	cmp	w1, #0x0
  40a44c:	cset	x1, eq  // eq = none
  40a450:	sub	x0, x0, x1
  40a454:	strh	w23, [x19]
  40a458:	b	40a3e0 <__fxstatat@plt+0x72f0>
  40a45c:	mov	x1, #0xff                  	// #255
  40a460:	cmp	x21, x1
  40a464:	b.ls	40a14c <__fxstatat@plt+0x705c>  // b.plast
  40a468:	add	x0, x20, x27
  40a46c:	sub	x0, x0, x19
  40a470:	sub	x2, x1, #0x1
  40a474:	cmp	x1, x0
  40a478:	csel	x0, x2, x0, ls  // ls = plast
  40a47c:	mov	w1, #0x7e                  	// #126
  40a480:	strb	w1, [x19, x0]
  40a484:	add	x0, x19, x0
  40a488:	strb	wzr, [x0, #1]
  40a48c:	b	40a14c <__fxstatat@plt+0x705c>
  40a490:	ldr	x1, [sp, #184]
  40a494:	b	40a460 <__fxstatat@plt+0x7370>
  40a498:	mov	x0, #0xe                   	// #14
  40a49c:	str	x0, [sp, #184]
  40a4a0:	ldr	x1, [sp, #200]
  40a4a4:	b	40a468 <__fxstatat@plt+0x7378>
  40a4a8:	mov	x0, x20
  40a4ac:	bl	402e00 <free@plt>
  40a4b0:	bl	403040 <__errno_location@plt>
  40a4b4:	mov	w1, #0xc                   	// #12
  40a4b8:	str	w1, [x0]
  40a4bc:	mov	x20, #0x0                   	// #0
  40a4c0:	ldp	x21, x22, [sp, #32]
  40a4c4:	ldp	x23, x24, [sp, #48]
  40a4c8:	mov	x0, x20
  40a4cc:	ldp	x19, x20, [sp, #16]
  40a4d0:	ldp	x25, x26, [sp, #64]
  40a4d4:	ldp	x27, x28, [sp, #80]
  40a4d8:	ldp	x29, x30, [sp], #224
  40a4dc:	ret
  40a4e0:	mov	w0, #0xffffff9c            	// #-100
  40a4e4:	str	w0, [sp, #220]
  40a4e8:	mov	x26, #0x0                   	// #0
  40a4ec:	b	40a15c <__fxstatat@plt+0x706c>
  40a4f0:	mov	x19, x0
  40a4f4:	ldr	x0, [sp, #112]
  40a4f8:	cbz	x0, 40a500 <__fxstatat@plt+0x7410>
  40a4fc:	bl	402c80 <closedir@plt>
  40a500:	mov	x0, x20
  40a504:	bl	402e00 <free@plt>
  40a508:	str	w21, [x19]
  40a50c:	mov	x20, #0x0                   	// #0
  40a510:	ldp	x21, x22, [sp, #32]
  40a514:	ldp	x23, x24, [sp, #48]
  40a518:	b	40a4c8 <__fxstatat@plt+0x73d8>
  40a51c:	ldr	x0, [sp, #112]
  40a520:	cbz	x0, 40a534 <__fxstatat@plt+0x7444>
  40a524:	bl	402c80 <closedir@plt>
  40a528:	ldp	x21, x22, [sp, #32]
  40a52c:	ldp	x23, x24, [sp, #48]
  40a530:	b	40a4c8 <__fxstatat@plt+0x73d8>
  40a534:	ldp	x21, x22, [sp, #32]
  40a538:	ldp	x23, x24, [sp, #48]
  40a53c:	b	40a4c8 <__fxstatat@plt+0x73d8>
  40a540:	stp	x29, x30, [sp, #-16]!
  40a544:	mov	x29, sp
  40a548:	mov	w3, #0x1                   	// #1
  40a54c:	bl	409fe0 <__fxstatat@plt+0x6ef0>
  40a550:	ldp	x29, x30, [sp], #16
  40a554:	ret
  40a558:	stp	x29, x30, [sp, #-16]!
  40a55c:	mov	x29, sp
  40a560:	mov	w3, #0x0                   	// #0
  40a564:	bl	409fe0 <__fxstatat@plt+0x6ef0>
  40a568:	cbz	x0, 40a574 <__fxstatat@plt+0x7484>
  40a56c:	ldp	x29, x30, [sp], #16
  40a570:	ret
  40a574:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40a578:	cbz	x1, 40a5d0 <__fxstatat@plt+0x74e0>
  40a57c:	ldrb	w3, [x1]
  40a580:	mov	w2, #0x2                   	// #2
  40a584:	cbnz	w3, 40a590 <__fxstatat@plt+0x74a0>
  40a588:	mov	w0, w2
  40a58c:	ret
  40a590:	stp	x29, x30, [sp, #-32]!
  40a594:	mov	x29, sp
  40a598:	str	x19, [sp, #16]
  40a59c:	adrp	x19, 415000 <__fxstatat@plt+0x11f10>
  40a5a0:	add	x19, x19, #0xff0
  40a5a4:	adrp	x2, 42b000 <__fxstatat@plt+0x27f10>
  40a5a8:	ldr	x5, [x2, #1176]
  40a5ac:	mov	x4, #0x4                   	// #4
  40a5b0:	mov	x3, x19
  40a5b4:	add	x2, x19, #0x20
  40a5b8:	bl	412d40 <__fxstatat@plt+0xfc50>
  40a5bc:	ldr	w2, [x19, x0, lsl #2]
  40a5c0:	mov	w0, w2
  40a5c4:	ldr	x19, [sp, #16]
  40a5c8:	ldp	x29, x30, [sp], #32
  40a5cc:	ret
  40a5d0:	mov	w2, #0x2                   	// #2
  40a5d4:	b	40a588 <__fxstatat@plt+0x7498>
  40a5d8:	stp	x29, x30, [sp, #-16]!
  40a5dc:	mov	x29, sp
  40a5e0:	cbz	x1, 40a5ec <__fxstatat@plt+0x74fc>
  40a5e4:	ldrb	w2, [x1]
  40a5e8:	cbnz	w2, 40a610 <__fxstatat@plt+0x7520>
  40a5ec:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40a5f0:	add	x0, x0, #0xf78
  40a5f4:	bl	403050 <getenv@plt>
  40a5f8:	mov	x1, x0
  40a5fc:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40a600:	add	x0, x0, #0xf88
  40a604:	bl	40a578 <__fxstatat@plt+0x7488>
  40a608:	ldp	x29, x30, [sp], #16
  40a60c:	ret
  40a610:	bl	40a578 <__fxstatat@plt+0x7488>
  40a614:	b	40a608 <__fxstatat@plt+0x7518>
  40a618:	mov	x3, x0
  40a61c:	cbnz	x0, 40a638 <__fxstatat@plt+0x7548>
  40a620:	cmp	x1, #0x0
  40a624:	mov	x3, #0x2000                	// #8192
  40a628:	csel	x3, x1, x3, ne  // ne = any
  40a62c:	cmp	x3, x2
  40a630:	csel	x0, x3, x2, ls  // ls = plast
  40a634:	ret
  40a638:	cbz	x1, 40a62c <__fxstatat@plt+0x753c>
  40a63c:	mov	x0, x1
  40a640:	mov	x5, x3
  40a644:	udiv	x4, x5, x0
  40a648:	msub	x4, x4, x0, x5
  40a64c:	cbnz	x4, 40a670 <__fxstatat@plt+0x7580>
  40a650:	udiv	x4, x3, x0
  40a654:	mul	x0, x1, x4
  40a658:	cmp	x0, x2
  40a65c:	b.hi	40a62c <__fxstatat@plt+0x753c>  // b.pmore
  40a660:	udiv	x1, x0, x1
  40a664:	cmp	x1, x4
  40a668:	b.ne	40a62c <__fxstatat@plt+0x753c>  // b.any
  40a66c:	b	40a634 <__fxstatat@plt+0x7544>
  40a670:	mov	x5, x0
  40a674:	mov	x0, x4
  40a678:	b	40a644 <__fxstatat@plt+0x7554>
  40a67c:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40a680:	str	x0, [x1, #2336]
  40a684:	ret
  40a688:	stp	x29, x30, [sp, #-48]!
  40a68c:	mov	x29, sp
  40a690:	stp	x19, x20, [sp, #16]
  40a694:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a698:	ldr	x19, [x0, #1224]
  40a69c:	mov	x0, x19
  40a6a0:	bl	4101dc <__fxstatat@plt+0xd0ec>
  40a6a4:	cbnz	x0, 40a71c <__fxstatat@plt+0x762c>
  40a6a8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a6ac:	ldr	x0, [x0, #1224]
  40a6b0:	bl	412e34 <__fxstatat@plt+0xfd44>
  40a6b4:	cbz	w0, 40a750 <__fxstatat@plt+0x7660>
  40a6b8:	str	x21, [sp, #32]
  40a6bc:	mov	w2, #0x5                   	// #5
  40a6c0:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40a6c4:	add	x1, x1, #0x58
  40a6c8:	mov	x0, #0x0                   	// #0
  40a6cc:	bl	402f90 <dcgettext@plt>
  40a6d0:	mov	x19, x0
  40a6d4:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a6d8:	ldr	x20, [x0, #2336]
  40a6dc:	cbz	x20, 40a760 <__fxstatat@plt+0x7670>
  40a6e0:	bl	403040 <__errno_location@plt>
  40a6e4:	ldr	w21, [x0]
  40a6e8:	mov	x0, x20
  40a6ec:	bl	40d9d0 <__fxstatat@plt+0xa8e0>
  40a6f0:	mov	x4, x19
  40a6f4:	mov	x3, x0
  40a6f8:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40a6fc:	add	x2, x2, #0x70
  40a700:	mov	w1, w21
  40a704:	mov	w0, #0x0                   	// #0
  40a708:	bl	402950 <error@plt>
  40a70c:	bl	40a798 <__fxstatat@plt+0x76a8>
  40a710:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a714:	ldr	w0, [x0, #1080]
  40a718:	bl	402910 <_exit@plt>
  40a71c:	mov	w2, #0x1                   	// #1
  40a720:	mov	x1, #0x0                   	// #0
  40a724:	mov	x0, x19
  40a728:	bl	410220 <__fxstatat@plt+0xd130>
  40a72c:	cbnz	w0, 40a6a8 <__fxstatat@plt+0x75b8>
  40a730:	adrp	x20, 42b000 <__fxstatat@plt+0x27f10>
  40a734:	ldr	x0, [x20, #1224]
  40a738:	bl	410184 <__fxstatat@plt+0xd094>
  40a73c:	mov	w19, w0
  40a740:	ldr	x0, [x20, #1224]
  40a744:	bl	412e34 <__fxstatat@plt+0xfd44>
  40a748:	cbnz	w0, 40a6b8 <__fxstatat@plt+0x75c8>
  40a74c:	cbnz	w19, 40a6b8 <__fxstatat@plt+0x75c8>
  40a750:	bl	40a798 <__fxstatat@plt+0x76a8>
  40a754:	ldp	x19, x20, [sp, #16]
  40a758:	ldp	x29, x30, [sp], #48
  40a75c:	ret
  40a760:	bl	403040 <__errno_location@plt>
  40a764:	mov	x3, x19
  40a768:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a76c:	add	x2, x2, #0x838
  40a770:	ldr	w1, [x0]
  40a774:	mov	w0, #0x0                   	// #0
  40a778:	bl	402950 <error@plt>
  40a77c:	b	40a70c <__fxstatat@plt+0x761c>
  40a780:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40a784:	str	x0, [x1, #2344]
  40a788:	ret
  40a78c:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40a790:	strb	w0, [x1, #2352]
  40a794:	ret
  40a798:	stp	x29, x30, [sp, #-48]!
  40a79c:	mov	x29, sp
  40a7a0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a7a4:	ldr	x0, [x0, #1216]
  40a7a8:	bl	412e34 <__fxstatat@plt+0xfd44>
  40a7ac:	cbz	w0, 40a7cc <__fxstatat@plt+0x76dc>
  40a7b0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a7b4:	ldrb	w0, [x0, #2352]
  40a7b8:	cbz	w0, 40a7e4 <__fxstatat@plt+0x76f4>
  40a7bc:	bl	403040 <__errno_location@plt>
  40a7c0:	ldr	w0, [x0]
  40a7c4:	cmp	w0, #0x20
  40a7c8:	b.ne	40a7e4 <__fxstatat@plt+0x76f4>  // b.any
  40a7cc:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a7d0:	ldr	x0, [x0, #1192]
  40a7d4:	bl	412e34 <__fxstatat@plt+0xfd44>
  40a7d8:	cbnz	w0, 40a868 <__fxstatat@plt+0x7778>
  40a7dc:	ldp	x29, x30, [sp], #48
  40a7e0:	ret
  40a7e4:	stp	x19, x20, [sp, #16]
  40a7e8:	str	x21, [sp, #32]
  40a7ec:	mov	w2, #0x5                   	// #5
  40a7f0:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40a7f4:	add	x1, x1, #0x78
  40a7f8:	mov	x0, #0x0                   	// #0
  40a7fc:	bl	402f90 <dcgettext@plt>
  40a800:	mov	x19, x0
  40a804:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a808:	ldr	x20, [x0, #2344]
  40a80c:	cbz	x20, 40a848 <__fxstatat@plt+0x7758>
  40a810:	bl	403040 <__errno_location@plt>
  40a814:	ldr	w21, [x0]
  40a818:	mov	x0, x20
  40a81c:	bl	40d9d0 <__fxstatat@plt+0xa8e0>
  40a820:	mov	x4, x19
  40a824:	mov	x3, x0
  40a828:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40a82c:	add	x2, x2, #0x70
  40a830:	mov	w1, w21
  40a834:	mov	w0, #0x0                   	// #0
  40a838:	bl	402950 <error@plt>
  40a83c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a840:	ldr	w0, [x0, #1080]
  40a844:	bl	402910 <_exit@plt>
  40a848:	bl	403040 <__errno_location@plt>
  40a84c:	mov	x3, x19
  40a850:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a854:	add	x2, x2, #0x838
  40a858:	ldr	w1, [x0]
  40a85c:	mov	w0, #0x0                   	// #0
  40a860:	bl	402950 <error@plt>
  40a864:	b	40a83c <__fxstatat@plt+0x774c>
  40a868:	stp	x19, x20, [sp, #16]
  40a86c:	str	x21, [sp, #32]
  40a870:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a874:	ldr	w0, [x0, #1080]
  40a878:	bl	402910 <_exit@plt>
  40a87c:	stp	x29, x30, [sp, #-16]!
  40a880:	mov	x29, sp
  40a884:	bl	40a8e8 <__fxstatat@plt+0x77f8>
  40a888:	cbz	x0, 40a894 <__fxstatat@plt+0x77a4>
  40a88c:	ldp	x29, x30, [sp], #16
  40a890:	ret
  40a894:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40a898:	stp	x29, x30, [sp, #-32]!
  40a89c:	mov	x29, sp
  40a8a0:	stp	x19, x20, [sp, #16]
  40a8a4:	mov	x19, x0
  40a8a8:	ldrb	w1, [x0]
  40a8ac:	cmp	w1, #0x2f
  40a8b0:	cset	x20, eq  // eq = none
  40a8b4:	bl	40a950 <__fxstatat@plt+0x7860>
  40a8b8:	sub	x0, x0, x19
  40a8bc:	cmp	x0, x20
  40a8c0:	b.ls	40a8dc <__fxstatat@plt+0x77ec>  // b.plast
  40a8c4:	sub	x1, x0, #0x1
  40a8c8:	ldrb	w2, [x19, x1]
  40a8cc:	cmp	w2, #0x2f
  40a8d0:	b.ne	40a8dc <__fxstatat@plt+0x77ec>  // b.any
  40a8d4:	mov	x0, x1
  40a8d8:	b	40a8bc <__fxstatat@plt+0x77cc>
  40a8dc:	ldp	x19, x20, [sp, #16]
  40a8e0:	ldp	x29, x30, [sp], #32
  40a8e4:	ret
  40a8e8:	stp	x29, x30, [sp, #-48]!
  40a8ec:	mov	x29, sp
  40a8f0:	stp	x19, x20, [sp, #16]
  40a8f4:	str	x21, [sp, #32]
  40a8f8:	mov	x21, x0
  40a8fc:	bl	40a898 <__fxstatat@plt+0x77a8>
  40a900:	mov	x19, x0
  40a904:	cmp	x0, #0x0
  40a908:	add	x0, x0, #0x1
  40a90c:	cinc	x0, x0, eq  // eq = none
  40a910:	bl	402b00 <malloc@plt>
  40a914:	mov	x20, x0
  40a918:	cbz	x0, 40a93c <__fxstatat@plt+0x784c>
  40a91c:	mov	x2, x19
  40a920:	mov	x1, x21
  40a924:	bl	4028f0 <memcpy@plt>
  40a928:	cbnz	x19, 40a938 <__fxstatat@plt+0x7848>
  40a92c:	mov	w0, #0x2e                  	// #46
  40a930:	strb	w0, [x20]
  40a934:	mov	x19, #0x1                   	// #1
  40a938:	strb	wzr, [x20, x19]
  40a93c:	mov	x0, x20
  40a940:	ldp	x19, x20, [sp, #16]
  40a944:	ldr	x21, [sp, #32]
  40a948:	ldp	x29, x30, [sp], #48
  40a94c:	ret
  40a950:	ldrb	w1, [x0]
  40a954:	cmp	w1, #0x2f
  40a958:	b.ne	40a968 <__fxstatat@plt+0x7878>  // b.any
  40a95c:	ldrb	w1, [x0, #1]!
  40a960:	cmp	w1, #0x2f
  40a964:	b.eq	40a95c <__fxstatat@plt+0x786c>  // b.none
  40a968:	ldrb	w2, [x0]
  40a96c:	cbz	w2, 40a9a8 <__fxstatat@plt+0x78b8>
  40a970:	mov	x3, x0
  40a974:	mov	w1, #0x0                   	// #0
  40a978:	mov	w5, #0x1                   	// #1
  40a97c:	mov	w4, #0x0                   	// #0
  40a980:	b	40a998 <__fxstatat@plt+0x78a8>
  40a984:	cmp	w1, #0x0
  40a988:	csel	x0, x0, x3, eq  // eq = none
  40a98c:	csel	w1, w1, w4, eq  // eq = none
  40a990:	ldrb	w2, [x3, #1]!
  40a994:	cbz	w2, 40a9a8 <__fxstatat@plt+0x78b8>
  40a998:	cmp	w2, #0x2f
  40a99c:	b.ne	40a984 <__fxstatat@plt+0x7894>  // b.any
  40a9a0:	mov	w1, w5
  40a9a4:	b	40a990 <__fxstatat@plt+0x78a0>
  40a9a8:	ret
  40a9ac:	stp	x29, x30, [sp, #-32]!
  40a9b0:	mov	x29, sp
  40a9b4:	str	x19, [sp, #16]
  40a9b8:	mov	x19, x0
  40a9bc:	bl	402920 <strlen@plt>
  40a9c0:	cmp	x0, #0x1
  40a9c4:	b.ls	40a9d8 <__fxstatat@plt+0x78e8>  // b.plast
  40a9c8:	sub	x1, x0, #0x1
  40a9cc:	ldrb	w2, [x19, x1]
  40a9d0:	cmp	w2, #0x2f
  40a9d4:	b.eq	40a9e4 <__fxstatat@plt+0x78f4>  // b.none
  40a9d8:	ldr	x19, [sp, #16]
  40a9dc:	ldp	x29, x30, [sp], #32
  40a9e0:	ret
  40a9e4:	mov	x0, x1
  40a9e8:	b	40a9c0 <__fxstatat@plt+0x78d0>
  40a9ec:	stp	x29, x30, [sp, #-32]!
  40a9f0:	mov	x29, sp
  40a9f4:	str	x19, [sp, #16]
  40a9f8:	mov	x19, x0
  40a9fc:	bl	40a950 <__fxstatat@plt+0x7860>
  40aa00:	ldrb	w1, [x0]
  40aa04:	cmp	w1, #0x0
  40aa08:	csel	x19, x19, x0, eq  // eq = none
  40aa0c:	mov	x0, x19
  40aa10:	bl	40a9ac <__fxstatat@plt+0x78bc>
  40aa14:	ldrb	w1, [x19, x0]
  40aa18:	cmp	w1, #0x0
  40aa1c:	strb	wzr, [x19, x0]
  40aa20:	cset	w0, ne  // ne = any
  40aa24:	ldr	x19, [sp, #16]
  40aa28:	ldp	x29, x30, [sp], #32
  40aa2c:	ret
  40aa30:	stp	x29, x30, [sp, #-16]!
  40aa34:	mov	x29, sp
  40aa38:	bl	402cf0 <posix_fadvise@plt>
  40aa3c:	ldp	x29, x30, [sp], #16
  40aa40:	ret
  40aa44:	cbz	x0, 40aa78 <__fxstatat@plt+0x7988>
  40aa48:	stp	x29, x30, [sp, #-32]!
  40aa4c:	mov	x29, sp
  40aa50:	str	x19, [sp, #16]
  40aa54:	mov	w19, w1
  40aa58:	bl	402aa0 <fileno@plt>
  40aa5c:	mov	w3, w19
  40aa60:	mov	x2, #0x0                   	// #0
  40aa64:	mov	x1, #0x0                   	// #0
  40aa68:	bl	402cf0 <posix_fadvise@plt>
  40aa6c:	ldr	x19, [sp, #16]
  40aa70:	ldp	x29, x30, [sp], #32
  40aa74:	ret
  40aa78:	ret
  40aa7c:	stp	x29, x30, [sp, #-64]!
  40aa80:	mov	x29, sp
  40aa84:	str	x2, [sp, #56]
  40aa88:	mov	w2, #0x0                   	// #0
  40aa8c:	tbnz	w1, #6, 40aaa0 <__fxstatat@plt+0x79b0>
  40aa90:	bl	402b30 <open@plt>
  40aa94:	bl	40e6b4 <__fxstatat@plt+0xb5c4>
  40aa98:	ldp	x29, x30, [sp], #64
  40aa9c:	ret
  40aaa0:	add	x2, sp, #0x40
  40aaa4:	str	x2, [sp, #16]
  40aaa8:	str	x2, [sp, #24]
  40aaac:	add	x2, sp, #0x30
  40aab0:	str	x2, [sp, #32]
  40aab4:	str	wzr, [sp, #44]
  40aab8:	str	wzr, [sp, #40]
  40aabc:	ldr	x2, [sp, #24]
  40aac0:	sub	x2, x2, #0x8
  40aac4:	ldr	w2, [x2]
  40aac8:	b	40aa90 <__fxstatat@plt+0x79a0>
  40aacc:	cbz	x0, 40ab48 <__fxstatat@plt+0x7a58>
  40aad0:	stp	x29, x30, [sp, #-48]!
  40aad4:	mov	x29, sp
  40aad8:	stp	x19, x20, [sp, #16]
  40aadc:	stp	x21, x22, [sp, #32]
  40aae0:	mov	x20, x0
  40aae4:	mov	x22, x1
  40aae8:	mov	x21, x2
  40aaec:	mov	x0, #0x18                  	// #24
  40aaf0:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  40aaf4:	mov	x19, x0
  40aaf8:	mov	x0, x22
  40aafc:	bl	40fdf0 <__fxstatat@plt+0xcd00>
  40ab00:	str	x0, [x19]
  40ab04:	ldr	x0, [x21, #8]
  40ab08:	str	x0, [x19, #8]
  40ab0c:	ldr	x0, [x21]
  40ab10:	str	x0, [x19, #16]
  40ab14:	mov	x1, x19
  40ab18:	mov	x0, x20
  40ab1c:	bl	40bd74 <__fxstatat@plt+0x8c84>
  40ab20:	cbz	x0, 40ab44 <__fxstatat@plt+0x7a54>
  40ab24:	cmp	x19, x0
  40ab28:	b.eq	40ab34 <__fxstatat@plt+0x7a44>  // b.none
  40ab2c:	mov	x0, x19
  40ab30:	bl	40bfb0 <__fxstatat@plt+0x8ec0>
  40ab34:	ldp	x19, x20, [sp, #16]
  40ab38:	ldp	x21, x22, [sp, #32]
  40ab3c:	ldp	x29, x30, [sp], #48
  40ab40:	ret
  40ab44:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40ab48:	ret
  40ab4c:	cbz	x0, 40ab84 <__fxstatat@plt+0x7a94>
  40ab50:	stp	x29, x30, [sp, #-48]!
  40ab54:	mov	x29, sp
  40ab58:	str	x1, [sp, #24]
  40ab5c:	ldr	x1, [x2, #8]
  40ab60:	str	x1, [sp, #32]
  40ab64:	ldr	x1, [x2]
  40ab68:	str	x1, [sp, #40]
  40ab6c:	add	x1, sp, #0x18
  40ab70:	bl	40b5b4 <__fxstatat@plt+0x84c4>
  40ab74:	cmp	x0, #0x0
  40ab78:	cset	w0, ne  // ne = any
  40ab7c:	ldp	x29, x30, [sp], #48
  40ab80:	ret
  40ab84:	mov	w0, #0x0                   	// #0
  40ab88:	ret
  40ab8c:	stp	x29, x30, [sp, #-16]!
  40ab90:	mov	x29, sp
  40ab94:	ldr	w1, [x0, #16]
  40ab98:	and	w1, w1, #0xf000
  40ab9c:	cmp	w1, #0x8, lsl #12
  40aba0:	b.eq	40abf0 <__fxstatat@plt+0x7b00>  // b.none
  40aba4:	cmp	w1, #0x4, lsl #12
  40aba8:	b.eq	40ac24 <__fxstatat@plt+0x7b34>  // b.none
  40abac:	cmp	w1, #0xa, lsl #12
  40abb0:	b.eq	40ac3c <__fxstatat@plt+0x7b4c>  // b.none
  40abb4:	cmp	w1, #0x6, lsl #12
  40abb8:	b.eq	40ac54 <__fxstatat@plt+0x7b64>  // b.none
  40abbc:	cmp	w1, #0x2, lsl #12
  40abc0:	b.eq	40ac6c <__fxstatat@plt+0x7b7c>  // b.none
  40abc4:	cmp	w1, #0x1, lsl #12
  40abc8:	b.eq	40ac84 <__fxstatat@plt+0x7b94>  // b.none
  40abcc:	cmp	w1, #0xc, lsl #12
  40abd0:	b.eq	40ac9c <__fxstatat@plt+0x7bac>  // b.none
  40abd4:	mov	w2, #0x5                   	// #5
  40abd8:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40abdc:	add	x1, x1, #0x110
  40abe0:	mov	x0, #0x0                   	// #0
  40abe4:	bl	402f90 <dcgettext@plt>
  40abe8:	ldp	x29, x30, [sp], #16
  40abec:	ret
  40abf0:	ldr	x0, [x0, #48]
  40abf4:	cbnz	x0, 40ac0c <__fxstatat@plt+0x7b1c>
  40abf8:	mov	w2, #0x5                   	// #5
  40abfc:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40ac00:	add	x1, x1, #0x88
  40ac04:	bl	402f90 <dcgettext@plt>
  40ac08:	b	40abe8 <__fxstatat@plt+0x7af8>
  40ac0c:	mov	w2, #0x5                   	// #5
  40ac10:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40ac14:	add	x1, x1, #0xa0
  40ac18:	mov	x0, #0x0                   	// #0
  40ac1c:	bl	402f90 <dcgettext@plt>
  40ac20:	b	40abe8 <__fxstatat@plt+0x7af8>
  40ac24:	mov	w2, #0x5                   	// #5
  40ac28:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40ac2c:	add	x1, x1, #0xb0
  40ac30:	mov	x0, #0x0                   	// #0
  40ac34:	bl	402f90 <dcgettext@plt>
  40ac38:	b	40abe8 <__fxstatat@plt+0x7af8>
  40ac3c:	mov	w2, #0x5                   	// #5
  40ac40:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40ac44:	add	x1, x1, #0xc0
  40ac48:	mov	x0, #0x0                   	// #0
  40ac4c:	bl	402f90 <dcgettext@plt>
  40ac50:	b	40abe8 <__fxstatat@plt+0x7af8>
  40ac54:	mov	w2, #0x5                   	// #5
  40ac58:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40ac5c:	add	x1, x1, #0xd0
  40ac60:	mov	x0, #0x0                   	// #0
  40ac64:	bl	402f90 <dcgettext@plt>
  40ac68:	b	40abe8 <__fxstatat@plt+0x7af8>
  40ac6c:	mov	w2, #0x5                   	// #5
  40ac70:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40ac74:	add	x1, x1, #0xe8
  40ac78:	mov	x0, #0x0                   	// #0
  40ac7c:	bl	402f90 <dcgettext@plt>
  40ac80:	b	40abe8 <__fxstatat@plt+0x7af8>
  40ac84:	mov	w2, #0x5                   	// #5
  40ac88:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40ac8c:	add	x1, x1, #0x100
  40ac90:	mov	x0, #0x0                   	// #0
  40ac94:	bl	402f90 <dcgettext@plt>
  40ac98:	b	40abe8 <__fxstatat@plt+0x7af8>
  40ac9c:	mov	w2, #0x5                   	// #5
  40aca0:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40aca4:	add	x1, x1, #0x108
  40aca8:	mov	x0, #0x0                   	// #0
  40acac:	bl	402f90 <dcgettext@plt>
  40acb0:	b	40abe8 <__fxstatat@plt+0x7af8>
  40acb4:	and	w3, w0, #0xf000
  40acb8:	mov	w2, #0x2d                  	// #45
  40acbc:	cmp	w3, #0x8, lsl #12
  40acc0:	b.eq	40ad10 <__fxstatat@plt+0x7c20>  // b.none
  40acc4:	mov	w2, #0x64                  	// #100
  40acc8:	cmp	w3, #0x4, lsl #12
  40accc:	b.eq	40ad10 <__fxstatat@plt+0x7c20>  // b.none
  40acd0:	mov	w2, #0x62                  	// #98
  40acd4:	cmp	w3, #0x6, lsl #12
  40acd8:	b.eq	40ad10 <__fxstatat@plt+0x7c20>  // b.none
  40acdc:	mov	w2, #0x63                  	// #99
  40ace0:	cmp	w3, #0x2, lsl #12
  40ace4:	b.eq	40ad10 <__fxstatat@plt+0x7c20>  // b.none
  40ace8:	mov	w2, #0x6c                  	// #108
  40acec:	cmp	w3, #0xa, lsl #12
  40acf0:	b.eq	40ad10 <__fxstatat@plt+0x7c20>  // b.none
  40acf4:	mov	w2, #0x70                  	// #112
  40acf8:	cmp	w3, #0x1, lsl #12
  40acfc:	b.eq	40ad10 <__fxstatat@plt+0x7c20>  // b.none
  40ad00:	cmp	w3, #0xc, lsl #12
  40ad04:	mov	w2, #0x3f                  	// #63
  40ad08:	mov	w3, #0x73                  	// #115
  40ad0c:	csel	w2, w2, w3, ne  // ne = any
  40ad10:	strb	w2, [x1]
  40ad14:	tst	x0, #0x100
  40ad18:	mov	w2, #0x72                  	// #114
  40ad1c:	mov	w3, #0x2d                  	// #45
  40ad20:	csel	w2, w2, w3, ne  // ne = any
  40ad24:	strb	w2, [x1, #1]
  40ad28:	tst	x0, #0x80
  40ad2c:	mov	w2, #0x77                  	// #119
  40ad30:	csel	w2, w2, w3, ne  // ne = any
  40ad34:	strb	w2, [x1, #2]
  40ad38:	tbz	w0, #11, 40add8 <__fxstatat@plt+0x7ce8>
  40ad3c:	tst	x0, #0x40
  40ad40:	mov	w2, #0x73                  	// #115
  40ad44:	mov	w3, #0x53                  	// #83
  40ad48:	csel	w2, w2, w3, ne  // ne = any
  40ad4c:	strb	w2, [x1, #3]
  40ad50:	tst	x0, #0x20
  40ad54:	mov	w2, #0x72                  	// #114
  40ad58:	mov	w3, #0x2d                  	// #45
  40ad5c:	csel	w2, w2, w3, ne  // ne = any
  40ad60:	strb	w2, [x1, #4]
  40ad64:	tst	x0, #0x10
  40ad68:	mov	w2, #0x77                  	// #119
  40ad6c:	csel	w2, w2, w3, ne  // ne = any
  40ad70:	strb	w2, [x1, #5]
  40ad74:	tbz	w0, #10, 40adec <__fxstatat@plt+0x7cfc>
  40ad78:	tst	x0, #0x8
  40ad7c:	mov	w2, #0x73                  	// #115
  40ad80:	mov	w3, #0x53                  	// #83
  40ad84:	csel	w2, w2, w3, ne  // ne = any
  40ad88:	strb	w2, [x1, #6]
  40ad8c:	tst	x0, #0x4
  40ad90:	mov	w2, #0x72                  	// #114
  40ad94:	mov	w3, #0x2d                  	// #45
  40ad98:	csel	w2, w2, w3, ne  // ne = any
  40ad9c:	strb	w2, [x1, #7]
  40ada0:	tst	x0, #0x2
  40ada4:	mov	w2, #0x77                  	// #119
  40ada8:	csel	w2, w2, w3, ne  // ne = any
  40adac:	strb	w2, [x1, #8]
  40adb0:	tbz	w0, #9, 40ae00 <__fxstatat@plt+0x7d10>
  40adb4:	tst	x0, #0x1
  40adb8:	mov	w0, #0x74                  	// #116
  40adbc:	mov	w2, #0x54                  	// #84
  40adc0:	csel	w0, w0, w2, ne  // ne = any
  40adc4:	strb	w0, [x1, #9]
  40adc8:	mov	w0, #0x20                  	// #32
  40adcc:	strb	w0, [x1, #10]
  40add0:	strb	wzr, [x1, #11]
  40add4:	ret
  40add8:	tst	x0, #0x40
  40addc:	mov	w2, #0x78                  	// #120
  40ade0:	mov	w3, #0x2d                  	// #45
  40ade4:	csel	w2, w2, w3, ne  // ne = any
  40ade8:	b	40ad4c <__fxstatat@plt+0x7c5c>
  40adec:	tst	x0, #0x8
  40adf0:	mov	w2, #0x78                  	// #120
  40adf4:	mov	w3, #0x2d                  	// #45
  40adf8:	csel	w2, w2, w3, ne  // ne = any
  40adfc:	b	40ad88 <__fxstatat@plt+0x7c98>
  40ae00:	tst	x0, #0x1
  40ae04:	mov	w0, #0x78                  	// #120
  40ae08:	mov	w2, #0x2d                  	// #45
  40ae0c:	csel	w0, w0, w2, ne  // ne = any
  40ae10:	b	40adc4 <__fxstatat@plt+0x7cd4>
  40ae14:	stp	x29, x30, [sp, #-16]!
  40ae18:	mov	x29, sp
  40ae1c:	ldr	w0, [x0, #16]
  40ae20:	bl	40acb4 <__fxstatat@plt+0x7bc4>
  40ae24:	ldp	x29, x30, [sp], #16
  40ae28:	ret
  40ae2c:	stp	x29, x30, [sp, #-16]!
  40ae30:	mov	x29, sp
  40ae34:	bl	40ae48 <__fxstatat@plt+0x7d58>
  40ae38:	cbz	x0, 40ae44 <__fxstatat@plt+0x7d54>
  40ae3c:	ldp	x29, x30, [sp], #16
  40ae40:	ret
  40ae44:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40ae48:	stp	x29, x30, [sp, #-80]!
  40ae4c:	mov	x29, sp
  40ae50:	stp	x19, x20, [sp, #16]
  40ae54:	stp	x21, x22, [sp, #32]
  40ae58:	stp	x23, x24, [sp, #48]
  40ae5c:	stp	x25, x26, [sp, #64]
  40ae60:	mov	x23, x0
  40ae64:	mov	x21, x1
  40ae68:	mov	x22, x2
  40ae6c:	bl	40a950 <__fxstatat@plt+0x7860>
  40ae70:	mov	x19, x0
  40ae74:	bl	40a9ac <__fxstatat@plt+0x78bc>
  40ae78:	mov	x20, x0
  40ae7c:	sub	x19, x19, x23
  40ae80:	add	x19, x19, x0
  40ae84:	mov	x0, x21
  40ae88:	bl	402920 <strlen@plt>
  40ae8c:	mov	x24, x0
  40ae90:	add	x0, x0, #0x1
  40ae94:	cbz	x20, 40aec0 <__fxstatat@plt+0x7dd0>
  40ae98:	add	x1, x23, x19
  40ae9c:	ldurb	w1, [x1, #-1]
  40aea0:	mov	w25, #0x0                   	// #0
  40aea4:	cmp	w1, #0x2f
  40aea8:	b.eq	40aed0 <__fxstatat@plt+0x7de0>  // b.none
  40aeac:	ldrb	w1, [x21]
  40aeb0:	cmp	w1, #0x2f
  40aeb4:	mov	w25, #0x2f                  	// #47
  40aeb8:	csel	w25, w25, wzr, ne  // ne = any
  40aebc:	b	40aed0 <__fxstatat@plt+0x7de0>
  40aec0:	ldrb	w1, [x21]
  40aec4:	cmp	w1, #0x2f
  40aec8:	mov	w25, #0x2e                  	// #46
  40aecc:	csel	w25, w25, wzr, eq  // eq = none
  40aed0:	cmp	w25, #0x0
  40aed4:	cset	x26, ne  // ne = any
  40aed8:	cinc	x1, x19, ne  // ne = any
  40aedc:	add	x0, x1, x0
  40aee0:	bl	402b00 <malloc@plt>
  40aee4:	mov	x20, x0
  40aee8:	cbz	x0, 40af18 <__fxstatat@plt+0x7e28>
  40aeec:	mov	x2, x19
  40aef0:	mov	x1, x23
  40aef4:	bl	402e60 <mempcpy@plt>
  40aef8:	strb	w25, [x0]
  40aefc:	add	x0, x0, x26
  40af00:	cbz	x22, 40af08 <__fxstatat@plt+0x7e18>
  40af04:	str	x0, [x22]
  40af08:	mov	x2, x24
  40af0c:	mov	x1, x21
  40af10:	bl	402e60 <mempcpy@plt>
  40af14:	strb	wzr, [x0]
  40af18:	mov	x0, x20
  40af1c:	ldp	x19, x20, [sp, #16]
  40af20:	ldp	x21, x22, [sp, #32]
  40af24:	ldp	x23, x24, [sp, #48]
  40af28:	ldp	x25, x26, [sp, #64]
  40af2c:	ldp	x29, x30, [sp], #80
  40af30:	ret
  40af34:	stp	x29, x30, [sp, #-48]!
  40af38:	mov	x29, sp
  40af3c:	stp	x19, x20, [sp, #16]
  40af40:	stp	x21, x22, [sp, #32]
  40af44:	mov	x19, x2
  40af48:	cbz	x2, 40afa8 <__fxstatat@plt+0x7eb8>
  40af4c:	mov	w22, w0
  40af50:	mov	x20, x1
  40af54:	mov	x21, #0x0                   	// #0
  40af58:	mov	x2, x19
  40af5c:	mov	x1, x20
  40af60:	mov	w0, w22
  40af64:	bl	40de78 <__fxstatat@plt+0xad88>
  40af68:	cmn	x0, #0x1
  40af6c:	b.eq	40af94 <__fxstatat@plt+0x7ea4>  // b.none
  40af70:	cbz	x0, 40af88 <__fxstatat@plt+0x7e98>
  40af74:	add	x21, x21, x0
  40af78:	add	x20, x20, x0
  40af7c:	subs	x19, x19, x0
  40af80:	b.ne	40af58 <__fxstatat@plt+0x7e68>  // b.any
  40af84:	b	40af94 <__fxstatat@plt+0x7ea4>
  40af88:	bl	403040 <__errno_location@plt>
  40af8c:	mov	w1, #0x1c                  	// #28
  40af90:	str	w1, [x0]
  40af94:	mov	x0, x21
  40af98:	ldp	x19, x20, [sp, #16]
  40af9c:	ldp	x21, x22, [sp, #32]
  40afa0:	ldp	x29, x30, [sp], #48
  40afa4:	ret
  40afa8:	mov	x21, x2
  40afac:	b	40af94 <__fxstatat@plt+0x7ea4>
  40afb0:	ror	x2, x0, #3
  40afb4:	udiv	x0, x2, x1
  40afb8:	msub	x0, x0, x1, x2
  40afbc:	ret
  40afc0:	cmp	x1, x0
  40afc4:	cset	w0, eq  // eq = none
  40afc8:	ret
  40afcc:	mov	x1, x0
  40afd0:	ldr	x2, [x0, #40]
  40afd4:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40afd8:	add	x0, x0, #0x190
  40afdc:	cmp	x2, x0
  40afe0:	b.eq	40b080 <__fxstatat@plt+0x7f90>  // b.none
  40afe4:	ldr	s0, [x2, #8]
  40afe8:	mov	w0, #0xcccd                	// #52429
  40afec:	movk	w0, #0x3dcc, lsl #16
  40aff0:	fmov	s1, w0
  40aff4:	fcmpe	s0, s1
  40aff8:	b.le	40b05c <__fxstatat@plt+0x7f6c>
  40affc:	mov	w0, #0x6666                	// #26214
  40b000:	movk	w0, #0x3f66, lsl #16
  40b004:	fmov	s1, w0
  40b008:	fcmpe	s0, s1
  40b00c:	b.pl	40b05c <__fxstatat@plt+0x7f6c>  // b.nfrst
  40b010:	mov	w0, #0xcccd                	// #52429
  40b014:	movk	w0, #0x3f8c, lsl #16
  40b018:	fmov	s1, w0
  40b01c:	ldr	s2, [x2, #12]
  40b020:	fcmpe	s2, s1
  40b024:	b.le	40b05c <__fxstatat@plt+0x7f6c>
  40b028:	ldr	s1, [x2]
  40b02c:	fcmpe	s1, #0.0
  40b030:	b.lt	40b05c <__fxstatat@plt+0x7f6c>  // b.tstop
  40b034:	mov	w0, #0xcccd                	// #52429
  40b038:	movk	w0, #0x3dcc, lsl #16
  40b03c:	fmov	s2, w0
  40b040:	fadd	s1, s1, s2
  40b044:	ldr	s2, [x2, #4]
  40b048:	fcmpe	s1, s2
  40b04c:	b.pl	40b05c <__fxstatat@plt+0x7f6c>  // b.nfrst
  40b050:	fmov	s3, #1.000000000000000000e+00
  40b054:	fcmpe	s2, s3
  40b058:	b.ls	40b070 <__fxstatat@plt+0x7f80>  // b.plast
  40b05c:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40b060:	add	x0, x0, #0x190
  40b064:	str	x0, [x1, #40]
  40b068:	mov	w0, #0x0                   	// #0
  40b06c:	ret
  40b070:	mov	w0, #0x1                   	// #1
  40b074:	fcmpe	s0, s1
  40b078:	b.le	40b05c <__fxstatat@plt+0x7f6c>
  40b07c:	b	40b06c <__fxstatat@plt+0x7f7c>
  40b080:	mov	w0, #0x1                   	// #1
  40b084:	b	40b06c <__fxstatat@plt+0x7f7c>
  40b088:	ldrb	w2, [x1, #16]
  40b08c:	cbnz	w2, 40b0b4 <__fxstatat@plt+0x7fc4>
  40b090:	ucvtf	s0, x0
  40b094:	ldr	s1, [x1, #8]
  40b098:	fdiv	s0, s0, s1
  40b09c:	mov	w0, #0x5f800000            	// #1602224128
  40b0a0:	fmov	s1, w0
  40b0a4:	mov	x0, #0x0                   	// #0
  40b0a8:	fcmpe	s0, s1
  40b0ac:	b.ge	40b15c <__fxstatat@plt+0x806c>  // b.tcont
  40b0b0:	fcvtzu	x0, s0
  40b0b4:	cmp	x0, #0xa
  40b0b8:	mov	x1, #0xa                   	// #10
  40b0bc:	csel	x0, x0, x1, cs  // cs = hs, nlast
  40b0c0:	orr	x0, x0, #0x1
  40b0c4:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40b0c8:	movk	x5, #0xaaab
  40b0cc:	cmn	x0, #0x1
  40b0d0:	b.ne	40b0f8 <__fxstatat@plt+0x8008>  // b.any
  40b0d4:	mov	x0, #0x0                   	// #0
  40b0d8:	b	40b15c <__fxstatat@plt+0x806c>
  40b0dc:	mov	x1, #0x3                   	// #3
  40b0e0:	udiv	x2, x0, x1
  40b0e4:	msub	x1, x2, x1, x0
  40b0e8:	cbnz	x1, 40b144 <__fxstatat@plt+0x8054>
  40b0ec:	add	x0, x0, #0x2
  40b0f0:	cmn	x0, #0x1
  40b0f4:	b.eq	40b160 <__fxstatat@plt+0x8070>  // b.none
  40b0f8:	cmp	x0, #0x9
  40b0fc:	b.ls	40b0dc <__fxstatat@plt+0x7fec>  // b.plast
  40b100:	umulh	x1, x0, x5
  40b104:	and	x2, x1, #0xfffffffffffffffe
  40b108:	add	x1, x2, x1, lsr #1
  40b10c:	cmp	x0, x1
  40b110:	b.eq	40b0ec <__fxstatat@plt+0x7ffc>  // b.none
  40b114:	mov	x3, #0x10                  	// #16
  40b118:	mov	x2, #0x9                   	// #9
  40b11c:	mov	x1, #0x3                   	// #3
  40b120:	add	x2, x2, x3
  40b124:	add	x1, x1, #0x2
  40b128:	cmp	x2, x0
  40b12c:	b.cs	40b0e0 <__fxstatat@plt+0x7ff0>  // b.hs, b.nlast
  40b130:	add	x3, x3, #0x8
  40b134:	udiv	x4, x0, x1
  40b138:	msub	x4, x4, x1, x0
  40b13c:	cbnz	x4, 40b120 <__fxstatat@plt+0x8030>
  40b140:	b	40b0ec <__fxstatat@plt+0x7ffc>
  40b144:	cmp	xzr, x0, lsr #61
  40b148:	cset	x1, ne  // ne = any
  40b14c:	tst	x0, #0x1000000000000000
  40b150:	csinc	w1, w1, wzr, eq  // eq = none
  40b154:	cmp	w1, #0x0
  40b158:	csel	x0, x0, xzr, eq  // eq = none
  40b15c:	ret
  40b160:	mov	x0, #0x0                   	// #0
  40b164:	b	40b15c <__fxstatat@plt+0x806c>
  40b168:	stp	x29, x30, [sp, #-32]!
  40b16c:	mov	x29, sp
  40b170:	str	x19, [sp, #16]
  40b174:	mov	x19, x0
  40b178:	mov	x0, x1
  40b17c:	ldr	x2, [x19, #48]
  40b180:	ldr	x1, [x19, #16]
  40b184:	blr	x2
  40b188:	ldr	x1, [x19, #16]
  40b18c:	cmp	x1, x0
  40b190:	b.ls	40b1a8 <__fxstatat@plt+0x80b8>  // b.plast
  40b194:	ldr	x1, [x19]
  40b198:	add	x0, x1, x0, lsl #4
  40b19c:	ldr	x19, [sp, #16]
  40b1a0:	ldp	x29, x30, [sp], #32
  40b1a4:	ret
  40b1a8:	bl	402ce0 <abort@plt>
  40b1ac:	stp	x29, x30, [sp, #-80]!
  40b1b0:	mov	x29, sp
  40b1b4:	stp	x21, x22, [sp, #32]
  40b1b8:	stp	x23, x24, [sp, #48]
  40b1bc:	mov	x21, x0
  40b1c0:	ldr	x22, [x1]
  40b1c4:	ldr	x0, [x1, #8]
  40b1c8:	cmp	x22, x0
  40b1cc:	b.cs	40b300 <__fxstatat@plt+0x8210>  // b.hs, b.nlast
  40b1d0:	stp	x19, x20, [sp, #16]
  40b1d4:	str	x25, [sp, #64]
  40b1d8:	mov	x23, x1
  40b1dc:	and	w24, w2, #0xff
  40b1e0:	mov	x25, #0x10                  	// #16
  40b1e4:	b	40b2a0 <__fxstatat@plt+0x81b0>
  40b1e8:	str	x20, [x0]
  40b1ec:	ldr	x0, [x21, #24]
  40b1f0:	add	x0, x0, #0x1
  40b1f4:	str	x0, [x21, #24]
  40b1f8:	str	xzr, [x2]
  40b1fc:	ldr	x0, [x21, #72]
  40b200:	str	x0, [x2, #8]
  40b204:	str	x2, [x21, #72]
  40b208:	cbz	x19, 40b23c <__fxstatat@plt+0x814c>
  40b20c:	ldr	x20, [x19]
  40b210:	mov	x1, x20
  40b214:	mov	x0, x21
  40b218:	bl	40b168 <__fxstatat@plt+0x8078>
  40b21c:	mov	x2, x19
  40b220:	ldr	x19, [x19, #8]
  40b224:	ldr	x1, [x0]
  40b228:	cbz	x1, 40b1e8 <__fxstatat@plt+0x80f8>
  40b22c:	ldr	x1, [x0, #8]
  40b230:	str	x1, [x2, #8]
  40b234:	str	x2, [x0, #8]
  40b238:	b	40b208 <__fxstatat@plt+0x8118>
  40b23c:	ldr	x20, [x22]
  40b240:	str	xzr, [x22, #8]
  40b244:	cbnz	w24, 40b290 <__fxstatat@plt+0x81a0>
  40b248:	mov	x1, x20
  40b24c:	mov	x0, x21
  40b250:	bl	40b168 <__fxstatat@plt+0x8078>
  40b254:	mov	x19, x0
  40b258:	ldr	x0, [x0]
  40b25c:	cbz	x0, 40b2cc <__fxstatat@plt+0x81dc>
  40b260:	ldr	x0, [x21, #72]
  40b264:	cbz	x0, 40b2b4 <__fxstatat@plt+0x81c4>
  40b268:	ldr	x1, [x0, #8]
  40b26c:	str	x1, [x21, #72]
  40b270:	str	x20, [x0]
  40b274:	ldr	x1, [x19, #8]
  40b278:	str	x1, [x0, #8]
  40b27c:	str	x0, [x19, #8]
  40b280:	str	xzr, [x22]
  40b284:	ldr	x0, [x23, #24]
  40b288:	sub	x0, x0, #0x1
  40b28c:	str	x0, [x23, #24]
  40b290:	add	x22, x22, #0x10
  40b294:	ldr	x0, [x23, #8]
  40b298:	cmp	x0, x22
  40b29c:	b.ls	40b2e0 <__fxstatat@plt+0x81f0>  // b.plast
  40b2a0:	ldr	x0, [x22]
  40b2a4:	cbz	x0, 40b290 <__fxstatat@plt+0x81a0>
  40b2a8:	ldr	x19, [x22, #8]
  40b2ac:	cbnz	x19, 40b20c <__fxstatat@plt+0x811c>
  40b2b0:	b	40b23c <__fxstatat@plt+0x814c>
  40b2b4:	mov	x0, x25
  40b2b8:	bl	402b00 <malloc@plt>
  40b2bc:	cbnz	x0, 40b270 <__fxstatat@plt+0x8180>
  40b2c0:	ldp	x19, x20, [sp, #16]
  40b2c4:	ldr	x25, [sp, #64]
  40b2c8:	b	40b2ec <__fxstatat@plt+0x81fc>
  40b2cc:	str	x20, [x19]
  40b2d0:	ldr	x0, [x21, #24]
  40b2d4:	add	x0, x0, #0x1
  40b2d8:	str	x0, [x21, #24]
  40b2dc:	b	40b280 <__fxstatat@plt+0x8190>
  40b2e0:	mov	w24, #0x1                   	// #1
  40b2e4:	ldp	x19, x20, [sp, #16]
  40b2e8:	ldr	x25, [sp, #64]
  40b2ec:	mov	w0, w24
  40b2f0:	ldp	x21, x22, [sp, #32]
  40b2f4:	ldp	x23, x24, [sp, #48]
  40b2f8:	ldp	x29, x30, [sp], #80
  40b2fc:	ret
  40b300:	mov	w24, #0x1                   	// #1
  40b304:	b	40b2ec <__fxstatat@plt+0x81fc>
  40b308:	stp	x29, x30, [sp, #-64]!
  40b30c:	mov	x29, sp
  40b310:	stp	x19, x20, [sp, #16]
  40b314:	stp	x21, x22, [sp, #32]
  40b318:	str	x23, [sp, #48]
  40b31c:	mov	x21, x0
  40b320:	mov	x20, x1
  40b324:	mov	x22, x2
  40b328:	and	w23, w3, #0xff
  40b32c:	bl	40b168 <__fxstatat@plt+0x8078>
  40b330:	mov	x19, x0
  40b334:	str	x0, [x22]
  40b338:	ldr	x0, [x0]
  40b33c:	cbz	x0, 40b3d8 <__fxstatat@plt+0x82e8>
  40b340:	cmp	x0, x20
  40b344:	b.eq	40b398 <__fxstatat@plt+0x82a8>  // b.none
  40b348:	ldr	x2, [x21, #56]
  40b34c:	mov	x1, x0
  40b350:	mov	x0, x20
  40b354:	blr	x2
  40b358:	and	w0, w0, #0xff
  40b35c:	cbnz	w0, 40b398 <__fxstatat@plt+0x82a8>
  40b360:	ldr	x0, [x19, #8]
  40b364:	cbz	x0, 40b3d8 <__fxstatat@plt+0x82e8>
  40b368:	ldr	x1, [x0]
  40b36c:	cmp	x1, x20
  40b370:	b.eq	40b3cc <__fxstatat@plt+0x82dc>  // b.none
  40b374:	ldr	x2, [x21, #56]
  40b378:	mov	x0, x20
  40b37c:	blr	x2
  40b380:	and	w0, w0, #0xff
  40b384:	cbnz	w0, 40b3cc <__fxstatat@plt+0x82dc>
  40b388:	ldr	x19, [x19, #8]
  40b38c:	ldr	x0, [x19, #8]
  40b390:	cbnz	x0, 40b368 <__fxstatat@plt+0x8278>
  40b394:	b	40b3d8 <__fxstatat@plt+0x82e8>
  40b398:	ldr	x0, [x19]
  40b39c:	cbz	w23, 40b3d8 <__fxstatat@plt+0x82e8>
  40b3a0:	ldr	x1, [x19, #8]
  40b3a4:	cbz	x1, 40b3c4 <__fxstatat@plt+0x82d4>
  40b3a8:	ldp	x2, x3, [x1]
  40b3ac:	stp	x2, x3, [x19]
  40b3b0:	str	xzr, [x1]
  40b3b4:	ldr	x2, [x21, #72]
  40b3b8:	str	x2, [x1, #8]
  40b3bc:	str	x1, [x21, #72]
  40b3c0:	b	40b3d8 <__fxstatat@plt+0x82e8>
  40b3c4:	str	xzr, [x19]
  40b3c8:	b	40b3d8 <__fxstatat@plt+0x82e8>
  40b3cc:	ldr	x1, [x19, #8]
  40b3d0:	ldr	x0, [x1]
  40b3d4:	cbnz	w23, 40b3ec <__fxstatat@plt+0x82fc>
  40b3d8:	ldp	x19, x20, [sp, #16]
  40b3dc:	ldp	x21, x22, [sp, #32]
  40b3e0:	ldr	x23, [sp, #48]
  40b3e4:	ldp	x29, x30, [sp], #64
  40b3e8:	ret
  40b3ec:	ldr	x2, [x1, #8]
  40b3f0:	str	x2, [x19, #8]
  40b3f4:	str	xzr, [x1]
  40b3f8:	ldr	x2, [x21, #72]
  40b3fc:	str	x2, [x1, #8]
  40b400:	str	x1, [x21, #72]
  40b404:	b	40b3d8 <__fxstatat@plt+0x82e8>
  40b408:	ldr	x0, [x0, #16]
  40b40c:	ret
  40b410:	ldr	x0, [x0, #24]
  40b414:	ret
  40b418:	ldr	x0, [x0, #32]
  40b41c:	ret
  40b420:	ldr	x3, [x0]
  40b424:	ldr	x4, [x0, #8]
  40b428:	cmp	x3, x4
  40b42c:	b.cs	40b474 <__fxstatat@plt+0x8384>  // b.hs, b.nlast
  40b430:	mov	x0, #0x0                   	// #0
  40b434:	b	40b450 <__fxstatat@plt+0x8360>
  40b438:	mov	x2, #0x1                   	// #1
  40b43c:	cmp	x0, x2
  40b440:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40b444:	add	x3, x3, #0x10
  40b448:	cmp	x3, x4
  40b44c:	b.cs	40b478 <__fxstatat@plt+0x8388>  // b.hs, b.nlast
  40b450:	ldr	x1, [x3]
  40b454:	cbz	x1, 40b444 <__fxstatat@plt+0x8354>
  40b458:	ldr	x1, [x3, #8]
  40b45c:	cbz	x1, 40b438 <__fxstatat@plt+0x8348>
  40b460:	mov	x2, #0x1                   	// #1
  40b464:	add	x2, x2, #0x1
  40b468:	ldr	x1, [x1, #8]
  40b46c:	cbnz	x1, 40b464 <__fxstatat@plt+0x8374>
  40b470:	b	40b43c <__fxstatat@plt+0x834c>
  40b474:	mov	x0, #0x0                   	// #0
  40b478:	ret
  40b47c:	mov	x6, x0
  40b480:	ldr	x3, [x0]
  40b484:	ldr	x4, [x0, #8]
  40b488:	cmp	x3, x4
  40b48c:	b.cs	40b4d0 <__fxstatat@plt+0x83e0>  // b.hs, b.nlast
  40b490:	mov	x2, #0x0                   	// #0
  40b494:	mov	x5, #0x0                   	// #0
  40b498:	b	40b4a8 <__fxstatat@plt+0x83b8>
  40b49c:	add	x3, x3, #0x10
  40b4a0:	cmp	x3, x4
  40b4a4:	b.cs	40b4d8 <__fxstatat@plt+0x83e8>  // b.hs, b.nlast
  40b4a8:	ldr	x1, [x3]
  40b4ac:	cbz	x1, 40b49c <__fxstatat@plt+0x83ac>
  40b4b0:	add	x5, x5, #0x1
  40b4b4:	add	x2, x2, #0x1
  40b4b8:	ldr	x1, [x3, #8]
  40b4bc:	cbz	x1, 40b49c <__fxstatat@plt+0x83ac>
  40b4c0:	add	x2, x2, #0x1
  40b4c4:	ldr	x1, [x1, #8]
  40b4c8:	cbnz	x1, 40b4c0 <__fxstatat@plt+0x83d0>
  40b4cc:	b	40b49c <__fxstatat@plt+0x83ac>
  40b4d0:	mov	x2, #0x0                   	// #0
  40b4d4:	mov	x5, #0x0                   	// #0
  40b4d8:	ldr	x1, [x6, #24]
  40b4dc:	mov	w0, #0x0                   	// #0
  40b4e0:	cmp	x1, x5
  40b4e4:	b.eq	40b4ec <__fxstatat@plt+0x83fc>  // b.none
  40b4e8:	ret
  40b4ec:	ldr	x0, [x6, #32]
  40b4f0:	cmp	x0, x2
  40b4f4:	cset	w0, eq  // eq = none
  40b4f8:	b	40b4e8 <__fxstatat@plt+0x83f8>
  40b4fc:	stp	x29, x30, [sp, #-64]!
  40b500:	mov	x29, sp
  40b504:	stp	x19, x20, [sp, #16]
  40b508:	stp	x21, x22, [sp, #32]
  40b50c:	str	x23, [sp, #48]
  40b510:	mov	x20, x0
  40b514:	mov	x19, x1
  40b518:	ldr	x21, [x0, #16]
  40b51c:	ldr	x23, [x0, #24]
  40b520:	bl	40b420 <__fxstatat@plt+0x8330>
  40b524:	mov	x22, x0
  40b528:	ldr	x3, [x20, #32]
  40b52c:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40b530:	add	x2, x2, #0x120
  40b534:	mov	w1, #0x1                   	// #1
  40b538:	mov	x0, x19
  40b53c:	bl	402d80 <__fprintf_chk@plt>
  40b540:	mov	x3, x21
  40b544:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40b548:	add	x2, x2, #0x138
  40b54c:	mov	w1, #0x1                   	// #1
  40b550:	mov	x0, x19
  40b554:	bl	402d80 <__fprintf_chk@plt>
  40b558:	ucvtf	d1, x23
  40b55c:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40b560:	fmov	d0, x0
  40b564:	fmul	d1, d1, d0
  40b568:	ucvtf	d0, x21
  40b56c:	fdiv	d0, d1, d0
  40b570:	mov	x3, x23
  40b574:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40b578:	add	x2, x2, #0x150
  40b57c:	mov	w1, #0x1                   	// #1
  40b580:	mov	x0, x19
  40b584:	bl	402d80 <__fprintf_chk@plt>
  40b588:	mov	x3, x22
  40b58c:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40b590:	add	x2, x2, #0x178
  40b594:	mov	w1, #0x1                   	// #1
  40b598:	mov	x0, x19
  40b59c:	bl	402d80 <__fprintf_chk@plt>
  40b5a0:	ldp	x19, x20, [sp, #16]
  40b5a4:	ldp	x21, x22, [sp, #32]
  40b5a8:	ldr	x23, [sp, #48]
  40b5ac:	ldp	x29, x30, [sp], #64
  40b5b0:	ret
  40b5b4:	stp	x29, x30, [sp, #-48]!
  40b5b8:	mov	x29, sp
  40b5bc:	stp	x19, x20, [sp, #16]
  40b5c0:	str	x21, [sp, #32]
  40b5c4:	mov	x21, x0
  40b5c8:	mov	x20, x1
  40b5cc:	bl	40b168 <__fxstatat@plt+0x8078>
  40b5d0:	mov	x19, x0
  40b5d4:	ldr	x0, [x0]
  40b5d8:	cbz	x0, 40b620 <__fxstatat@plt+0x8530>
  40b5dc:	ldr	x1, [x19]
  40b5e0:	cmp	x1, x20
  40b5e4:	b.eq	40b608 <__fxstatat@plt+0x8518>  // b.none
  40b5e8:	ldr	x2, [x21, #56]
  40b5ec:	mov	x0, x20
  40b5f0:	blr	x2
  40b5f4:	and	w0, w0, #0xff
  40b5f8:	cbnz	w0, 40b608 <__fxstatat@plt+0x8518>
  40b5fc:	ldr	x19, [x19, #8]
  40b600:	cbnz	x19, 40b5dc <__fxstatat@plt+0x84ec>
  40b604:	b	40b60c <__fxstatat@plt+0x851c>
  40b608:	ldr	x19, [x19]
  40b60c:	mov	x0, x19
  40b610:	ldp	x19, x20, [sp, #16]
  40b614:	ldr	x21, [sp, #32]
  40b618:	ldp	x29, x30, [sp], #48
  40b61c:	ret
  40b620:	mov	x19, x0
  40b624:	b	40b60c <__fxstatat@plt+0x851c>
  40b628:	ldr	x1, [x0, #32]
  40b62c:	cbz	x1, 40b660 <__fxstatat@plt+0x8570>
  40b630:	ldr	x1, [x0]
  40b634:	ldr	x2, [x0, #8]
  40b638:	cmp	x1, x2
  40b63c:	b.cs	40b654 <__fxstatat@plt+0x8564>  // b.hs, b.nlast
  40b640:	ldr	x0, [x1]
  40b644:	cbnz	x0, 40b664 <__fxstatat@plt+0x8574>
  40b648:	add	x1, x1, #0x10
  40b64c:	cmp	x1, x2
  40b650:	b.cc	40b640 <__fxstatat@plt+0x8550>  // b.lo, b.ul, b.last
  40b654:	stp	x29, x30, [sp, #-16]!
  40b658:	mov	x29, sp
  40b65c:	bl	402ce0 <abort@plt>
  40b660:	mov	x0, #0x0                   	// #0
  40b664:	ret
  40b668:	stp	x29, x30, [sp, #-32]!
  40b66c:	mov	x29, sp
  40b670:	stp	x19, x20, [sp, #16]
  40b674:	mov	x20, x0
  40b678:	mov	x19, x1
  40b67c:	bl	40b168 <__fxstatat@plt+0x8078>
  40b680:	mov	x3, x0
  40b684:	mov	x2, x0
  40b688:	b	40b69c <__fxstatat@plt+0x85ac>
  40b68c:	ldr	x0, [x1]
  40b690:	b	40b6d0 <__fxstatat@plt+0x85e0>
  40b694:	ldr	x2, [x2, #8]
  40b698:	cbz	x2, 40b6b0 <__fxstatat@plt+0x85c0>
  40b69c:	ldr	x4, [x2]
  40b6a0:	cmp	x4, x19
  40b6a4:	b.ne	40b694 <__fxstatat@plt+0x85a4>  // b.any
  40b6a8:	ldr	x1, [x2, #8]
  40b6ac:	cbnz	x1, 40b68c <__fxstatat@plt+0x859c>
  40b6b0:	ldr	x1, [x20, #8]
  40b6b4:	add	x3, x3, #0x10
  40b6b8:	cmp	x1, x3
  40b6bc:	b.ls	40b6cc <__fxstatat@plt+0x85dc>  // b.plast
  40b6c0:	ldr	x0, [x3]
  40b6c4:	cbz	x0, 40b6b4 <__fxstatat@plt+0x85c4>
  40b6c8:	b	40b6d0 <__fxstatat@plt+0x85e0>
  40b6cc:	mov	x0, #0x0                   	// #0
  40b6d0:	ldp	x19, x20, [sp, #16]
  40b6d4:	ldp	x29, x30, [sp], #32
  40b6d8:	ret
  40b6dc:	mov	x6, x0
  40b6e0:	ldr	x5, [x0]
  40b6e4:	ldr	x0, [x0, #8]
  40b6e8:	cmp	x5, x0
  40b6ec:	b.cs	40b740 <__fxstatat@plt+0x8650>  // b.hs, b.nlast
  40b6f0:	mov	x0, #0x0                   	// #0
  40b6f4:	sub	x4, x1, #0x8
  40b6f8:	b	40b70c <__fxstatat@plt+0x861c>
  40b6fc:	add	x5, x5, #0x10
  40b700:	ldr	x1, [x6, #8]
  40b704:	cmp	x1, x5
  40b708:	b.ls	40b73c <__fxstatat@plt+0x864c>  // b.plast
  40b70c:	ldr	x1, [x5]
  40b710:	cbz	x1, 40b6fc <__fxstatat@plt+0x860c>
  40b714:	cmp	x2, x0
  40b718:	b.ls	40b73c <__fxstatat@plt+0x864c>  // b.plast
  40b71c:	mov	x1, x5
  40b720:	add	x0, x0, #0x1
  40b724:	ldr	x3, [x1]
  40b728:	str	x3, [x4, x0, lsl #3]
  40b72c:	ldr	x1, [x1, #8]
  40b730:	cbz	x1, 40b6fc <__fxstatat@plt+0x860c>
  40b734:	cmp	x2, x0
  40b738:	b.ne	40b720 <__fxstatat@plt+0x8630>  // b.any
  40b73c:	ret
  40b740:	mov	x0, #0x0                   	// #0
  40b744:	b	40b73c <__fxstatat@plt+0x864c>
  40b748:	stp	x29, x30, [sp, #-64]!
  40b74c:	mov	x29, sp
  40b750:	stp	x19, x20, [sp, #16]
  40b754:	stp	x23, x24, [sp, #48]
  40b758:	mov	x24, x0
  40b75c:	ldr	x23, [x0]
  40b760:	ldr	x0, [x0, #8]
  40b764:	cmp	x23, x0
  40b768:	b.cs	40b7c8 <__fxstatat@plt+0x86d8>  // b.hs, b.nlast
  40b76c:	stp	x21, x22, [sp, #32]
  40b770:	mov	x21, x1
  40b774:	mov	x22, x2
  40b778:	mov	x20, #0x0                   	// #0
  40b77c:	b	40b790 <__fxstatat@plt+0x86a0>
  40b780:	add	x23, x23, #0x10
  40b784:	ldr	x0, [x24, #8]
  40b788:	cmp	x0, x23
  40b78c:	b.ls	40b7c0 <__fxstatat@plt+0x86d0>  // b.plast
  40b790:	ldr	x0, [x23]
  40b794:	cbz	x0, 40b780 <__fxstatat@plt+0x8690>
  40b798:	mov	x19, x23
  40b79c:	mov	x1, x22
  40b7a0:	ldr	x0, [x19]
  40b7a4:	blr	x21
  40b7a8:	and	w0, w0, #0xff
  40b7ac:	cbz	w0, 40b7d0 <__fxstatat@plt+0x86e0>
  40b7b0:	add	x20, x20, #0x1
  40b7b4:	ldr	x19, [x19, #8]
  40b7b8:	cbnz	x19, 40b79c <__fxstatat@plt+0x86ac>
  40b7bc:	b	40b780 <__fxstatat@plt+0x8690>
  40b7c0:	ldp	x21, x22, [sp, #32]
  40b7c4:	b	40b7d4 <__fxstatat@plt+0x86e4>
  40b7c8:	mov	x20, #0x0                   	// #0
  40b7cc:	b	40b7d4 <__fxstatat@plt+0x86e4>
  40b7d0:	ldp	x21, x22, [sp, #32]
  40b7d4:	mov	x0, x20
  40b7d8:	ldp	x19, x20, [sp, #16]
  40b7dc:	ldp	x23, x24, [sp, #48]
  40b7e0:	ldp	x29, x30, [sp], #64
  40b7e4:	ret
  40b7e8:	mov	x4, x0
  40b7ec:	ldrb	w2, [x0]
  40b7f0:	cbz	w2, 40b818 <__fxstatat@plt+0x8728>
  40b7f4:	mov	x0, #0x0                   	// #0
  40b7f8:	lsl	x3, x0, #5
  40b7fc:	sub	x0, x3, x0
  40b800:	add	x2, x0, w2, uxtb
  40b804:	udiv	x0, x2, x1
  40b808:	msub	x0, x0, x1, x2
  40b80c:	ldrb	w2, [x4, #1]!
  40b810:	cbnz	w2, 40b7f8 <__fxstatat@plt+0x8708>
  40b814:	ret
  40b818:	mov	x0, #0x0                   	// #0
  40b81c:	b	40b814 <__fxstatat@plt+0x8724>
  40b820:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40b824:	add	x1, x1, #0x190
  40b828:	ldp	x2, x3, [x1]
  40b82c:	stp	x2, x3, [x0]
  40b830:	ldr	w1, [x1, #16]
  40b834:	str	w1, [x0, #16]
  40b838:	ret
  40b83c:	stp	x29, x30, [sp, #-64]!
  40b840:	mov	x29, sp
  40b844:	stp	x19, x20, [sp, #16]
  40b848:	stp	x21, x22, [sp, #32]
  40b84c:	stp	x23, x24, [sp, #48]
  40b850:	mov	x24, x0
  40b854:	mov	x20, x1
  40b858:	mov	x23, x4
  40b85c:	adrp	x1, 40a000 <__fxstatat@plt+0x6f10>
  40b860:	add	x1, x1, #0xfb0
  40b864:	cmp	x2, #0x0
  40b868:	csel	x22, x1, x2, eq  // eq = none
  40b86c:	adrp	x1, 40a000 <__fxstatat@plt+0x6f10>
  40b870:	add	x1, x1, #0xfc0
  40b874:	cmp	x3, #0x0
  40b878:	csel	x21, x1, x3, eq  // eq = none
  40b87c:	mov	x0, #0x50                  	// #80
  40b880:	bl	402b00 <malloc@plt>
  40b884:	mov	x19, x0
  40b888:	cbz	x0, 40b8f8 <__fxstatat@plt+0x8808>
  40b88c:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40b890:	add	x0, x0, #0x190
  40b894:	cmp	x20, #0x0
  40b898:	csel	x20, x0, x20, eq  // eq = none
  40b89c:	str	x20, [x19, #40]
  40b8a0:	mov	x0, x19
  40b8a4:	bl	40afcc <__fxstatat@plt+0x7edc>
  40b8a8:	and	w0, w0, #0xff
  40b8ac:	cbz	w0, 40b910 <__fxstatat@plt+0x8820>
  40b8b0:	mov	x1, x20
  40b8b4:	mov	x0, x24
  40b8b8:	bl	40b088 <__fxstatat@plt+0x7f98>
  40b8bc:	mov	x20, x0
  40b8c0:	str	x0, [x19, #16]
  40b8c4:	cbz	x0, 40b910 <__fxstatat@plt+0x8820>
  40b8c8:	mov	x1, #0x10                  	// #16
  40b8cc:	bl	402c10 <calloc@plt>
  40b8d0:	str	x0, [x19]
  40b8d4:	cbz	x0, 40b910 <__fxstatat@plt+0x8820>
  40b8d8:	add	x20, x0, x20, lsl #4
  40b8dc:	str	x20, [x19, #8]
  40b8e0:	str	xzr, [x19, #24]
  40b8e4:	str	xzr, [x19, #32]
  40b8e8:	str	x22, [x19, #48]
  40b8ec:	str	x21, [x19, #56]
  40b8f0:	str	x23, [x19, #64]
  40b8f4:	str	xzr, [x19, #72]
  40b8f8:	mov	x0, x19
  40b8fc:	ldp	x19, x20, [sp, #16]
  40b900:	ldp	x21, x22, [sp, #32]
  40b904:	ldp	x23, x24, [sp, #48]
  40b908:	ldp	x29, x30, [sp], #64
  40b90c:	ret
  40b910:	mov	x0, x19
  40b914:	bl	402e00 <free@plt>
  40b918:	mov	x19, #0x0                   	// #0
  40b91c:	b	40b8f8 <__fxstatat@plt+0x8808>
  40b920:	stp	x29, x30, [sp, #-48]!
  40b924:	mov	x29, sp
  40b928:	stp	x19, x20, [sp, #16]
  40b92c:	str	x21, [sp, #32]
  40b930:	mov	x20, x0
  40b934:	ldr	x21, [x0]
  40b938:	ldr	x0, [x0, #8]
  40b93c:	cmp	x21, x0
  40b940:	b.cc	40b9b4 <__fxstatat@plt+0x88c4>  // b.lo, b.ul, b.last
  40b944:	str	xzr, [x20, #24]
  40b948:	str	xzr, [x20, #32]
  40b94c:	ldp	x19, x20, [sp, #16]
  40b950:	ldr	x21, [sp, #32]
  40b954:	ldp	x29, x30, [sp], #48
  40b958:	ret
  40b95c:	str	xzr, [x19]
  40b960:	ldr	x0, [x19, #8]
  40b964:	ldr	x1, [x20, #72]
  40b968:	str	x1, [x19, #8]
  40b96c:	str	x19, [x20, #72]
  40b970:	cbz	x0, 40b98c <__fxstatat@plt+0x889c>
  40b974:	mov	x19, x0
  40b978:	ldr	x1, [x20, #64]
  40b97c:	cbz	x1, 40b95c <__fxstatat@plt+0x886c>
  40b980:	ldr	x0, [x19]
  40b984:	blr	x1
  40b988:	b	40b95c <__fxstatat@plt+0x886c>
  40b98c:	ldr	x1, [x20, #64]
  40b990:	cbz	x1, 40b99c <__fxstatat@plt+0x88ac>
  40b994:	ldr	x0, [x21]
  40b998:	blr	x1
  40b99c:	str	xzr, [x21]
  40b9a0:	str	xzr, [x21, #8]
  40b9a4:	add	x21, x21, #0x10
  40b9a8:	ldr	x0, [x20, #8]
  40b9ac:	cmp	x0, x21
  40b9b0:	b.ls	40b944 <__fxstatat@plt+0x8854>  // b.plast
  40b9b4:	ldr	x0, [x21]
  40b9b8:	cbz	x0, 40b9a4 <__fxstatat@plt+0x88b4>
  40b9bc:	ldr	x19, [x21, #8]
  40b9c0:	cbnz	x19, 40b978 <__fxstatat@plt+0x8888>
  40b9c4:	b	40b98c <__fxstatat@plt+0x889c>
  40b9c8:	stp	x29, x30, [sp, #-48]!
  40b9cc:	mov	x29, sp
  40b9d0:	stp	x19, x20, [sp, #16]
  40b9d4:	str	x21, [sp, #32]
  40b9d8:	mov	x21, x0
  40b9dc:	ldr	x0, [x0, #64]
  40b9e0:	cbz	x0, 40ba34 <__fxstatat@plt+0x8944>
  40b9e4:	ldr	x0, [x21, #32]
  40b9e8:	cbz	x0, 40ba34 <__fxstatat@plt+0x8944>
  40b9ec:	ldr	x20, [x21]
  40b9f0:	ldr	x0, [x21, #8]
  40b9f4:	cmp	x20, x0
  40b9f8:	b.cc	40ba10 <__fxstatat@plt+0x8920>  // b.lo, b.ul, b.last
  40b9fc:	b	40ba44 <__fxstatat@plt+0x8954>
  40ba00:	add	x20, x20, #0x10
  40ba04:	ldr	x0, [x21, #8]
  40ba08:	cmp	x0, x20
  40ba0c:	b.ls	40ba34 <__fxstatat@plt+0x8944>  // b.plast
  40ba10:	ldr	x0, [x20]
  40ba14:	cbz	x0, 40ba00 <__fxstatat@plt+0x8910>
  40ba18:	mov	x19, x20
  40ba1c:	ldr	x1, [x21, #64]
  40ba20:	ldr	x0, [x19]
  40ba24:	blr	x1
  40ba28:	ldr	x19, [x19, #8]
  40ba2c:	cbnz	x19, 40ba1c <__fxstatat@plt+0x892c>
  40ba30:	b	40ba00 <__fxstatat@plt+0x8910>
  40ba34:	ldr	x20, [x21]
  40ba38:	ldr	x0, [x21, #8]
  40ba3c:	cmp	x20, x0
  40ba40:	b.cc	40ba8c <__fxstatat@plt+0x899c>  // b.lo, b.ul, b.last
  40ba44:	ldr	x19, [x21, #72]
  40ba48:	cbz	x19, 40ba5c <__fxstatat@plt+0x896c>
  40ba4c:	mov	x0, x19
  40ba50:	ldr	x19, [x19, #8]
  40ba54:	bl	402e00 <free@plt>
  40ba58:	cbnz	x19, 40ba4c <__fxstatat@plt+0x895c>
  40ba5c:	ldr	x0, [x21]
  40ba60:	bl	402e00 <free@plt>
  40ba64:	mov	x0, x21
  40ba68:	bl	402e00 <free@plt>
  40ba6c:	ldp	x19, x20, [sp, #16]
  40ba70:	ldr	x21, [sp, #32]
  40ba74:	ldp	x29, x30, [sp], #48
  40ba78:	ret
  40ba7c:	add	x20, x20, #0x10
  40ba80:	ldr	x0, [x21, #8]
  40ba84:	cmp	x0, x20
  40ba88:	b.ls	40ba44 <__fxstatat@plt+0x8954>  // b.plast
  40ba8c:	ldr	x19, [x20, #8]
  40ba90:	cbz	x19, 40ba7c <__fxstatat@plt+0x898c>
  40ba94:	mov	x0, x19
  40ba98:	ldr	x19, [x19, #8]
  40ba9c:	bl	402e00 <free@plt>
  40baa0:	cbnz	x19, 40ba94 <__fxstatat@plt+0x89a4>
  40baa4:	b	40ba7c <__fxstatat@plt+0x898c>
  40baa8:	stp	x29, x30, [sp, #-128]!
  40baac:	mov	x29, sp
  40bab0:	stp	x19, x20, [sp, #16]
  40bab4:	str	x21, [sp, #32]
  40bab8:	mov	x19, x0
  40babc:	mov	x0, x1
  40bac0:	ldr	x21, [x19, #40]
  40bac4:	mov	x1, x21
  40bac8:	bl	40b088 <__fxstatat@plt+0x7f98>
  40bacc:	cbz	x0, 40bbc0 <__fxstatat@plt+0x8ad0>
  40bad0:	mov	x20, x0
  40bad4:	ldr	x0, [x19, #16]
  40bad8:	cmp	x0, x20
  40badc:	b.eq	40bbd8 <__fxstatat@plt+0x8ae8>  // b.none
  40bae0:	mov	x1, #0x10                  	// #16
  40bae4:	mov	x0, x20
  40bae8:	bl	402c10 <calloc@plt>
  40baec:	str	x0, [sp, #48]
  40baf0:	cbz	x0, 40bbe0 <__fxstatat@plt+0x8af0>
  40baf4:	str	x20, [sp, #64]
  40baf8:	add	x20, x0, x20, lsl #4
  40bafc:	str	x20, [sp, #56]
  40bb00:	str	xzr, [sp, #72]
  40bb04:	str	xzr, [sp, #80]
  40bb08:	str	x21, [sp, #88]
  40bb0c:	ldr	x0, [x19, #48]
  40bb10:	str	x0, [sp, #96]
  40bb14:	ldr	x0, [x19, #56]
  40bb18:	str	x0, [sp, #104]
  40bb1c:	ldr	x0, [x19, #64]
  40bb20:	str	x0, [sp, #112]
  40bb24:	ldr	x0, [x19, #72]
  40bb28:	str	x0, [sp, #120]
  40bb2c:	mov	w2, #0x0                   	// #0
  40bb30:	mov	x1, x19
  40bb34:	add	x0, sp, #0x30
  40bb38:	bl	40b1ac <__fxstatat@plt+0x80bc>
  40bb3c:	ands	w20, w0, #0xff
  40bb40:	b.ne	40bb88 <__fxstatat@plt+0x8a98>  // b.any
  40bb44:	ldr	x0, [sp, #120]
  40bb48:	str	x0, [x19, #72]
  40bb4c:	mov	w2, #0x1                   	// #1
  40bb50:	add	x1, sp, #0x30
  40bb54:	mov	x0, x19
  40bb58:	bl	40b1ac <__fxstatat@plt+0x80bc>
  40bb5c:	and	w0, w0, #0xff
  40bb60:	cbz	w0, 40bbbc <__fxstatat@plt+0x8acc>
  40bb64:	mov	w2, #0x0                   	// #0
  40bb68:	add	x1, sp, #0x30
  40bb6c:	mov	x0, x19
  40bb70:	bl	40b1ac <__fxstatat@plt+0x80bc>
  40bb74:	and	w0, w0, #0xff
  40bb78:	cbz	w0, 40bbbc <__fxstatat@plt+0x8acc>
  40bb7c:	ldr	x0, [sp, #48]
  40bb80:	bl	402e00 <free@plt>
  40bb84:	b	40bbc4 <__fxstatat@plt+0x8ad4>
  40bb88:	ldr	x0, [x19]
  40bb8c:	bl	402e00 <free@plt>
  40bb90:	ldr	x0, [sp, #48]
  40bb94:	str	x0, [x19]
  40bb98:	ldr	x0, [sp, #56]
  40bb9c:	str	x0, [x19, #8]
  40bba0:	ldr	x0, [sp, #64]
  40bba4:	str	x0, [x19, #16]
  40bba8:	ldr	x0, [sp, #72]
  40bbac:	str	x0, [x19, #24]
  40bbb0:	ldr	x0, [sp, #120]
  40bbb4:	str	x0, [x19, #72]
  40bbb8:	b	40bbc4 <__fxstatat@plt+0x8ad4>
  40bbbc:	bl	402ce0 <abort@plt>
  40bbc0:	mov	w20, #0x0                   	// #0
  40bbc4:	mov	w0, w20
  40bbc8:	ldp	x19, x20, [sp, #16]
  40bbcc:	ldr	x21, [sp, #32]
  40bbd0:	ldp	x29, x30, [sp], #128
  40bbd4:	ret
  40bbd8:	mov	w20, #0x1                   	// #1
  40bbdc:	b	40bbc4 <__fxstatat@plt+0x8ad4>
  40bbe0:	mov	w20, #0x0                   	// #0
  40bbe4:	b	40bbc4 <__fxstatat@plt+0x8ad4>
  40bbe8:	stp	x29, x30, [sp, #-64]!
  40bbec:	mov	x29, sp
  40bbf0:	stp	x19, x20, [sp, #16]
  40bbf4:	str	x21, [sp, #32]
  40bbf8:	cbz	x1, 40bc38 <__fxstatat@plt+0x8b48>
  40bbfc:	mov	x19, x0
  40bc00:	mov	x20, x1
  40bc04:	mov	x21, x2
  40bc08:	mov	w3, #0x0                   	// #0
  40bc0c:	add	x2, sp, #0x38
  40bc10:	bl	40b308 <__fxstatat@plt+0x8218>
  40bc14:	mov	x1, x0
  40bc18:	cbz	x0, 40bc3c <__fxstatat@plt+0x8b4c>
  40bc1c:	mov	w0, #0x0                   	// #0
  40bc20:	cbz	x21, 40bc28 <__fxstatat@plt+0x8b38>
  40bc24:	str	x1, [x21]
  40bc28:	ldp	x19, x20, [sp, #16]
  40bc2c:	ldr	x21, [sp, #32]
  40bc30:	ldp	x29, x30, [sp], #64
  40bc34:	ret
  40bc38:	bl	402ce0 <abort@plt>
  40bc3c:	ldr	x0, [x19, #24]
  40bc40:	ucvtf	s1, x0
  40bc44:	ldr	x1, [x19, #40]
  40bc48:	ldr	x0, [x19, #16]
  40bc4c:	ucvtf	s0, x0
  40bc50:	ldr	s2, [x1, #8]
  40bc54:	fmul	s0, s0, s2
  40bc58:	fcmpe	s1, s0
  40bc5c:	b.gt	40bca4 <__fxstatat@plt+0x8bb4>
  40bc60:	ldr	x0, [sp, #56]
  40bc64:	ldr	x1, [x0]
  40bc68:	cbz	x1, 40bd50 <__fxstatat@plt+0x8c60>
  40bc6c:	ldr	x1, [x19, #72]
  40bc70:	cbz	x1, 40bd38 <__fxstatat@plt+0x8c48>
  40bc74:	ldr	x0, [x1, #8]
  40bc78:	str	x0, [x19, #72]
  40bc7c:	str	x20, [x1]
  40bc80:	ldr	x0, [sp, #56]
  40bc84:	ldr	x2, [x0, #8]
  40bc88:	str	x2, [x1, #8]
  40bc8c:	str	x1, [x0, #8]
  40bc90:	ldr	x0, [x19, #32]
  40bc94:	add	x0, x0, #0x1
  40bc98:	str	x0, [x19, #32]
  40bc9c:	mov	w0, #0x1                   	// #1
  40bca0:	b	40bc28 <__fxstatat@plt+0x8b38>
  40bca4:	mov	x0, x19
  40bca8:	bl	40afcc <__fxstatat@plt+0x7edc>
  40bcac:	ldr	x1, [x19, #40]
  40bcb0:	ldr	s2, [x1, #8]
  40bcb4:	ldr	x0, [x19, #16]
  40bcb8:	ucvtf	s0, x0
  40bcbc:	ldr	x0, [x19, #24]
  40bcc0:	ucvtf	s1, x0
  40bcc4:	fmul	s3, s2, s0
  40bcc8:	fcmpe	s1, s3
  40bccc:	b.le	40bc60 <__fxstatat@plt+0x8b70>
  40bcd0:	ldrb	w0, [x1, #16]
  40bcd4:	cbz	w0, 40bd28 <__fxstatat@plt+0x8c38>
  40bcd8:	ldr	s1, [x1, #12]
  40bcdc:	fmul	s0, s0, s1
  40bce0:	mov	w0, #0x5f800000            	// #1602224128
  40bce4:	fmov	s1, w0
  40bce8:	mov	w0, #0xffffffff            	// #-1
  40bcec:	fcmpe	s0, s1
  40bcf0:	b.ge	40bc28 <__fxstatat@plt+0x8b38>  // b.tcont
  40bcf4:	fcvtzu	x1, s0
  40bcf8:	mov	x0, x19
  40bcfc:	bl	40baa8 <__fxstatat@plt+0x89b8>
  40bd00:	and	w1, w0, #0xff
  40bd04:	mov	w0, #0xffffffff            	// #-1
  40bd08:	cbz	w1, 40bc28 <__fxstatat@plt+0x8b38>
  40bd0c:	mov	w3, #0x0                   	// #0
  40bd10:	add	x2, sp, #0x38
  40bd14:	mov	x1, x20
  40bd18:	mov	x0, x19
  40bd1c:	bl	40b308 <__fxstatat@plt+0x8218>
  40bd20:	cbz	x0, 40bc60 <__fxstatat@plt+0x8b70>
  40bd24:	bl	402ce0 <abort@plt>
  40bd28:	ldr	s1, [x1, #12]
  40bd2c:	fmul	s0, s0, s1
  40bd30:	fmul	s0, s0, s2
  40bd34:	b	40bce0 <__fxstatat@plt+0x8bf0>
  40bd38:	mov	x0, #0x10                  	// #16
  40bd3c:	bl	402b00 <malloc@plt>
  40bd40:	mov	x1, x0
  40bd44:	mov	w0, #0xffffffff            	// #-1
  40bd48:	cbz	x1, 40bc28 <__fxstatat@plt+0x8b38>
  40bd4c:	b	40bc7c <__fxstatat@plt+0x8b8c>
  40bd50:	str	x20, [x0]
  40bd54:	ldr	x0, [x19, #32]
  40bd58:	add	x0, x0, #0x1
  40bd5c:	str	x0, [x19, #32]
  40bd60:	ldr	x0, [x19, #24]
  40bd64:	add	x0, x0, #0x1
  40bd68:	str	x0, [x19, #24]
  40bd6c:	mov	w0, #0x1                   	// #1
  40bd70:	b	40bc28 <__fxstatat@plt+0x8b38>
  40bd74:	stp	x29, x30, [sp, #-48]!
  40bd78:	mov	x29, sp
  40bd7c:	str	x19, [sp, #16]
  40bd80:	mov	x19, x1
  40bd84:	add	x2, sp, #0x28
  40bd88:	bl	40bbe8 <__fxstatat@plt+0x8af8>
  40bd8c:	cmn	w0, #0x1
  40bd90:	b.eq	40bdac <__fxstatat@plt+0x8cbc>  // b.none
  40bd94:	cmp	w0, #0x0
  40bd98:	ldr	x0, [sp, #40]
  40bd9c:	csel	x0, x0, x19, eq  // eq = none
  40bda0:	ldr	x19, [sp, #16]
  40bda4:	ldp	x29, x30, [sp], #48
  40bda8:	ret
  40bdac:	mov	x0, #0x0                   	// #0
  40bdb0:	b	40bda0 <__fxstatat@plt+0x8cb0>
  40bdb4:	stp	x29, x30, [sp, #-64]!
  40bdb8:	mov	x29, sp
  40bdbc:	stp	x19, x20, [sp, #16]
  40bdc0:	mov	x19, x0
  40bdc4:	mov	w3, #0x1                   	// #1
  40bdc8:	add	x2, sp, #0x38
  40bdcc:	bl	40b308 <__fxstatat@plt+0x8218>
  40bdd0:	mov	x20, x0
  40bdd4:	cbz	x0, 40bdf0 <__fxstatat@plt+0x8d00>
  40bdd8:	ldr	x0, [x19, #32]
  40bddc:	sub	x0, x0, #0x1
  40bde0:	str	x0, [x19, #32]
  40bde4:	ldr	x0, [sp, #56]
  40bde8:	ldr	x0, [x0]
  40bdec:	cbz	x0, 40be00 <__fxstatat@plt+0x8d10>
  40bdf0:	mov	x0, x20
  40bdf4:	ldp	x19, x20, [sp, #16]
  40bdf8:	ldp	x29, x30, [sp], #64
  40bdfc:	ret
  40be00:	ldr	x0, [x19, #24]
  40be04:	sub	x0, x0, #0x1
  40be08:	str	x0, [x19, #24]
  40be0c:	ucvtf	s0, x0
  40be10:	ldr	x1, [x19, #40]
  40be14:	ldr	x0, [x19, #16]
  40be18:	ucvtf	s1, x0
  40be1c:	ldr	s2, [x1]
  40be20:	fmul	s1, s1, s2
  40be24:	fcmpe	s0, s1
  40be28:	b.pl	40bdf0 <__fxstatat@plt+0x8d00>  // b.nfrst
  40be2c:	mov	x0, x19
  40be30:	bl	40afcc <__fxstatat@plt+0x7edc>
  40be34:	ldr	x1, [x19, #40]
  40be38:	ldr	x0, [x19, #16]
  40be3c:	ucvtf	s0, x0
  40be40:	ldr	x0, [x19, #24]
  40be44:	ucvtf	s2, x0
  40be48:	ldr	s1, [x1]
  40be4c:	fmul	s1, s0, s1
  40be50:	fcmpe	s2, s1
  40be54:	b.pl	40bdf0 <__fxstatat@plt+0x8d00>  // b.nfrst
  40be58:	ldrb	w0, [x1, #16]
  40be5c:	cbz	w0, 40bea4 <__fxstatat@plt+0x8db4>
  40be60:	ldr	s1, [x1, #4]
  40be64:	fmul	s0, s0, s1
  40be68:	fcvtzu	x1, s0
  40be6c:	mov	x0, x19
  40be70:	bl	40baa8 <__fxstatat@plt+0x89b8>
  40be74:	and	w0, w0, #0xff
  40be78:	cbnz	w0, 40bdf0 <__fxstatat@plt+0x8d00>
  40be7c:	str	x21, [sp, #32]
  40be80:	ldr	x21, [x19, #72]
  40be84:	cbz	x21, 40be98 <__fxstatat@plt+0x8da8>
  40be88:	mov	x0, x21
  40be8c:	ldr	x21, [x21, #8]
  40be90:	bl	402e00 <free@plt>
  40be94:	cbnz	x21, 40be88 <__fxstatat@plt+0x8d98>
  40be98:	str	xzr, [x19, #72]
  40be9c:	ldr	x21, [sp, #32]
  40bea0:	b	40bdf0 <__fxstatat@plt+0x8d00>
  40bea4:	ldr	s1, [x1, #4]
  40bea8:	fmul	s0, s0, s1
  40beac:	ldr	s1, [x1, #8]
  40beb0:	fmul	s0, s0, s1
  40beb4:	fcvtzu	x1, s0
  40beb8:	b	40be6c <__fxstatat@plt+0x8d7c>
  40bebc:	stp	x29, x30, [sp, #-32]!
  40bec0:	mov	x29, sp
  40bec4:	stp	x19, x20, [sp, #16]
  40bec8:	mov	x20, x0
  40becc:	mov	x19, x1
  40bed0:	ldr	x0, [x0]
  40bed4:	bl	4130a8 <__fxstatat@plt+0xffb8>
  40bed8:	ldr	x1, [x20, #8]
  40bedc:	eor	x0, x0, x1
  40bee0:	udiv	x1, x0, x19
  40bee4:	msub	x0, x1, x19, x0
  40bee8:	ldp	x19, x20, [sp, #16]
  40beec:	ldp	x29, x30, [sp], #32
  40bef0:	ret
  40bef4:	ldr	x0, [x0, #8]
  40bef8:	udiv	x2, x0, x1
  40befc:	msub	x0, x2, x1, x0
  40bf00:	ret
  40bf04:	ldr	x3, [x0, #8]
  40bf08:	ldr	x2, [x1, #8]
  40bf0c:	cmp	x3, x2
  40bf10:	b.eq	40bf20 <__fxstatat@plt+0x8e30>  // b.none
  40bf14:	mov	w2, #0x0                   	// #0
  40bf18:	and	w0, w2, #0x1
  40bf1c:	ret
  40bf20:	ldr	x4, [x0, #16]
  40bf24:	ldr	x3, [x1, #16]
  40bf28:	mov	w2, #0x0                   	// #0
  40bf2c:	cmp	x4, x3
  40bf30:	b.ne	40bf18 <__fxstatat@plt+0x8e28>  // b.any
  40bf34:	stp	x29, x30, [sp, #-16]!
  40bf38:	mov	x29, sp
  40bf3c:	ldr	x1, [x1]
  40bf40:	ldr	x0, [x0]
  40bf44:	bl	40e058 <__fxstatat@plt+0xaf68>
  40bf48:	and	w2, w0, #0xff
  40bf4c:	and	w0, w2, #0x1
  40bf50:	ldp	x29, x30, [sp], #16
  40bf54:	ret
  40bf58:	mov	x2, x0
  40bf5c:	ldr	x3, [x0, #8]
  40bf60:	ldr	x0, [x1, #8]
  40bf64:	cmp	x3, x0
  40bf68:	b.eq	40bf74 <__fxstatat@plt+0x8e84>  // b.none
  40bf6c:	mov	w0, #0x0                   	// #0
  40bf70:	ret
  40bf74:	ldr	x4, [x2, #16]
  40bf78:	ldr	x3, [x1, #16]
  40bf7c:	mov	w0, #0x0                   	// #0
  40bf80:	cmp	x4, x3
  40bf84:	b.eq	40bf8c <__fxstatat@plt+0x8e9c>  // b.none
  40bf88:	ret
  40bf8c:	stp	x29, x30, [sp, #-16]!
  40bf90:	mov	x29, sp
  40bf94:	ldr	x1, [x1]
  40bf98:	ldr	x0, [x2]
  40bf9c:	bl	402d90 <strcmp@plt>
  40bfa0:	cmp	w0, #0x0
  40bfa4:	cset	w0, eq  // eq = none
  40bfa8:	ldp	x29, x30, [sp], #16
  40bfac:	ret
  40bfb0:	stp	x29, x30, [sp, #-32]!
  40bfb4:	mov	x29, sp
  40bfb8:	str	x19, [sp, #16]
  40bfbc:	mov	x19, x0
  40bfc0:	ldr	x0, [x0]
  40bfc4:	bl	402e00 <free@plt>
  40bfc8:	mov	x0, x19
  40bfcc:	bl	402e00 <free@plt>
  40bfd0:	ldr	x19, [sp, #16]
  40bfd4:	ldp	x29, x30, [sp], #32
  40bfd8:	ret
  40bfdc:	stp	x29, x30, [sp, #-48]!
  40bfe0:	mov	x29, sp
  40bfe4:	stp	x19, x20, [sp, #16]
  40bfe8:	stp	x21, x22, [sp, #32]
  40bfec:	mov	x21, x3
  40bff0:	mov	w3, #0x4900                	// #18688
  40bff4:	movk	w3, #0x8, lsl #16
  40bff8:	orr	w2, w2, w3
  40bffc:	bl	4131e4 <__fxstatat@plt+0x100f4>
  40c000:	mov	x20, #0x0                   	// #0
  40c004:	tbnz	w0, #31, 40c01c <__fxstatat@plt+0x8f2c>
  40c008:	mov	w19, w0
  40c00c:	bl	402cc0 <fdopendir@plt>
  40c010:	mov	x20, x0
  40c014:	cbz	x0, 40c030 <__fxstatat@plt+0x8f40>
  40c018:	str	w19, [x21]
  40c01c:	mov	x0, x20
  40c020:	ldp	x19, x20, [sp, #16]
  40c024:	ldp	x21, x22, [sp, #32]
  40c028:	ldp	x29, x30, [sp], #48
  40c02c:	ret
  40c030:	bl	403040 <__errno_location@plt>
  40c034:	mov	x21, x0
  40c038:	ldr	w22, [x0]
  40c03c:	mov	w0, w19
  40c040:	bl	402c90 <close@plt>
  40c044:	str	w22, [x21]
  40c048:	b	40c01c <__fxstatat@plt+0x8f2c>
  40c04c:	stp	x29, x30, [sp, #-48]!
  40c050:	mov	x29, sp
  40c054:	cbz	x0, 40c0cc <__fxstatat@plt+0x8fdc>
  40c058:	stp	x19, x20, [sp, #16]
  40c05c:	mov	x19, x0
  40c060:	mov	w1, #0x2f                  	// #47
  40c064:	bl	402ca0 <strrchr@plt>
  40c068:	mov	x20, x0
  40c06c:	cbz	x0, 40c100 <__fxstatat@plt+0x9010>
  40c070:	str	x21, [sp, #32]
  40c074:	add	x21, x0, #0x1
  40c078:	sub	x0, x21, x19
  40c07c:	cmp	x0, #0x6
  40c080:	b.le	40c0f4 <__fxstatat@plt+0x9004>
  40c084:	mov	x2, #0x7                   	// #7
  40c088:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40c08c:	add	x1, x1, #0x1e0
  40c090:	sub	x0, x20, #0x6
  40c094:	bl	402b70 <strncmp@plt>
  40c098:	cbnz	w0, 40c0fc <__fxstatat@plt+0x900c>
  40c09c:	mov	x2, #0x3                   	// #3
  40c0a0:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40c0a4:	add	x1, x1, #0x1e8
  40c0a8:	mov	x0, x21
  40c0ac:	bl	402b70 <strncmp@plt>
  40c0b0:	mov	x19, x21
  40c0b4:	cbnz	w0, 40c11c <__fxstatat@plt+0x902c>
  40c0b8:	add	x19, x20, #0x4
  40c0bc:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40c0c0:	str	x19, [x0, #1232]
  40c0c4:	ldr	x21, [sp, #32]
  40c0c8:	b	40c100 <__fxstatat@plt+0x9010>
  40c0cc:	stp	x19, x20, [sp, #16]
  40c0d0:	str	x21, [sp, #32]
  40c0d4:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40c0d8:	ldr	x3, [x0, #1192]
  40c0dc:	mov	x2, #0x37                  	// #55
  40c0e0:	mov	x1, #0x1                   	// #1
  40c0e4:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c0e8:	add	x0, x0, #0x1a8
  40c0ec:	bl	402eb0 <fwrite@plt>
  40c0f0:	bl	402ce0 <abort@plt>
  40c0f4:	ldr	x21, [sp, #32]
  40c0f8:	b	40c100 <__fxstatat@plt+0x9010>
  40c0fc:	ldr	x21, [sp, #32]
  40c100:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40c104:	str	x19, [x0, #2360]
  40c108:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40c10c:	str	x19, [x0, #1184]
  40c110:	ldp	x19, x20, [sp, #16]
  40c114:	ldp	x29, x30, [sp], #48
  40c118:	ret
  40c11c:	ldr	x21, [sp, #32]
  40c120:	b	40c100 <__fxstatat@plt+0x9010>
  40c124:	stp	x29, x30, [sp, #-64]!
  40c128:	mov	x29, sp
  40c12c:	stp	x19, x20, [sp, #16]
  40c130:	mov	x19, x2
  40c134:	mov	w20, w3
  40c138:	mov	w2, w4
  40c13c:	add	x3, sp, #0x20
  40c140:	bl	412668 <__fxstatat@plt+0xf578>
  40c144:	cbnz	w0, 40c174 <__fxstatat@plt+0x9084>
  40c148:	mov	w2, w20
  40c14c:	mov	x1, x19
  40c150:	add	x0, sp, #0x20
  40c154:	bl	4128c8 <__fxstatat@plt+0xf7d8>
  40c158:	mov	w19, w0
  40c15c:	add	x0, sp, #0x20
  40c160:	bl	412634 <__fxstatat@plt+0xf544>
  40c164:	mov	w0, w19
  40c168:	ldp	x19, x20, [sp, #16]
  40c16c:	ldp	x29, x30, [sp], #64
  40c170:	ret
  40c174:	mov	w19, #0xfffffffe            	// #-2
  40c178:	b	40c164 <__fxstatat@plt+0x9074>
  40c17c:	stp	x29, x30, [sp, #-64]!
  40c180:	mov	x29, sp
  40c184:	str	x19, [sp, #16]
  40c188:	stp	xzr, xzr, [sp, #32]
  40c18c:	stp	xzr, xzr, [sp, #48]
  40c190:	str	w2, [sp, #32]
  40c194:	mov	w2, w1
  40c198:	mov	x1, x0
  40c19c:	add	x0, sp, #0x20
  40c1a0:	bl	4128c8 <__fxstatat@plt+0xf7d8>
  40c1a4:	mov	w19, w0
  40c1a8:	add	x0, sp, #0x20
  40c1ac:	bl	412634 <__fxstatat@plt+0xf544>
  40c1b0:	mov	w0, w19
  40c1b4:	ldr	x19, [sp, #16]
  40c1b8:	ldp	x29, x30, [sp], #64
  40c1bc:	ret
  40c1c0:	stp	xzr, xzr, [x8]
  40c1c4:	stp	xzr, xzr, [x8, #16]
  40c1c8:	stp	xzr, xzr, [x8, #32]
  40c1cc:	str	xzr, [x8, #48]
  40c1d0:	cmp	w0, #0xa
  40c1d4:	b.eq	40c1e0 <__fxstatat@plt+0x90f0>  // b.none
  40c1d8:	str	w0, [x8]
  40c1dc:	ret
  40c1e0:	stp	x29, x30, [sp, #-16]!
  40c1e4:	mov	x29, sp
  40c1e8:	bl	402ce0 <abort@plt>
  40c1ec:	stp	x29, x30, [sp, #-48]!
  40c1f0:	mov	x29, sp
  40c1f4:	stp	x19, x20, [sp, #16]
  40c1f8:	str	x21, [sp, #32]
  40c1fc:	mov	x20, x0
  40c200:	mov	w21, w1
  40c204:	mov	w2, #0x5                   	// #5
  40c208:	mov	x1, x0
  40c20c:	mov	x0, #0x0                   	// #0
  40c210:	bl	402f90 <dcgettext@plt>
  40c214:	mov	x19, x0
  40c218:	cmp	x20, x0
  40c21c:	b.eq	40c234 <__fxstatat@plt+0x9144>  // b.none
  40c220:	mov	x0, x19
  40c224:	ldp	x19, x20, [sp, #16]
  40c228:	ldr	x21, [sp, #32]
  40c22c:	ldp	x29, x30, [sp], #48
  40c230:	ret
  40c234:	bl	4131a8 <__fxstatat@plt+0x100b8>
  40c238:	ldrb	w1, [x0]
  40c23c:	and	w1, w1, #0xffffffdf
  40c240:	cmp	w1, #0x55
  40c244:	b.ne	40c2c4 <__fxstatat@plt+0x91d4>  // b.any
  40c248:	ldrb	w1, [x0, #1]
  40c24c:	and	w1, w1, #0xffffffdf
  40c250:	cmp	w1, #0x54
  40c254:	b.ne	40c288 <__fxstatat@plt+0x9198>  // b.any
  40c258:	ldrb	w1, [x0, #2]
  40c25c:	and	w1, w1, #0xffffffdf
  40c260:	cmp	w1, #0x46
  40c264:	b.ne	40c288 <__fxstatat@plt+0x9198>  // b.any
  40c268:	ldrb	w1, [x0, #3]
  40c26c:	cmp	w1, #0x2d
  40c270:	b.ne	40c288 <__fxstatat@plt+0x9198>  // b.any
  40c274:	ldrb	w1, [x0, #4]
  40c278:	cmp	w1, #0x38
  40c27c:	b.ne	40c288 <__fxstatat@plt+0x9198>  // b.any
  40c280:	ldrb	w0, [x0, #5]
  40c284:	cbz	w0, 40c2a4 <__fxstatat@plt+0x91b4>
  40c288:	adrp	x19, 416000 <__fxstatat@plt+0x12f10>
  40c28c:	add	x0, x19, #0x218
  40c290:	adrp	x19, 416000 <__fxstatat@plt+0x12f10>
  40c294:	add	x19, x19, #0x1f0
  40c298:	cmp	w21, #0x9
  40c29c:	csel	x19, x19, x0, eq  // eq = none
  40c2a0:	b	40c220 <__fxstatat@plt+0x9130>
  40c2a4:	ldrb	w1, [x19]
  40c2a8:	adrp	x19, 416000 <__fxstatat@plt+0x12f10>
  40c2ac:	add	x0, x19, #0x1f8
  40c2b0:	adrp	x19, 416000 <__fxstatat@plt+0x12f10>
  40c2b4:	add	x19, x19, #0x210
  40c2b8:	cmp	w1, #0x60
  40c2bc:	csel	x19, x19, x0, eq  // eq = none
  40c2c0:	b	40c220 <__fxstatat@plt+0x9130>
  40c2c4:	cmp	w1, #0x47
  40c2c8:	b.ne	40c288 <__fxstatat@plt+0x9198>  // b.any
  40c2cc:	ldrb	w1, [x0, #1]
  40c2d0:	and	w1, w1, #0xffffffdf
  40c2d4:	cmp	w1, #0x42
  40c2d8:	b.ne	40c288 <__fxstatat@plt+0x9198>  // b.any
  40c2dc:	ldrb	w1, [x0, #2]
  40c2e0:	cmp	w1, #0x31
  40c2e4:	b.ne	40c288 <__fxstatat@plt+0x9198>  // b.any
  40c2e8:	ldrb	w1, [x0, #3]
  40c2ec:	cmp	w1, #0x38
  40c2f0:	b.ne	40c288 <__fxstatat@plt+0x9198>  // b.any
  40c2f4:	ldrb	w1, [x0, #4]
  40c2f8:	cmp	w1, #0x30
  40c2fc:	b.ne	40c288 <__fxstatat@plt+0x9198>  // b.any
  40c300:	ldrb	w1, [x0, #5]
  40c304:	cmp	w1, #0x33
  40c308:	b.ne	40c288 <__fxstatat@plt+0x9198>  // b.any
  40c30c:	ldrb	w1, [x0, #6]
  40c310:	cmp	w1, #0x30
  40c314:	b.ne	40c288 <__fxstatat@plt+0x9198>  // b.any
  40c318:	ldrb	w0, [x0, #7]
  40c31c:	cbnz	w0, 40c288 <__fxstatat@plt+0x9198>
  40c320:	ldrb	w1, [x19]
  40c324:	adrp	x19, 416000 <__fxstatat@plt+0x12f10>
  40c328:	add	x0, x19, #0x200
  40c32c:	adrp	x19, 416000 <__fxstatat@plt+0x12f10>
  40c330:	add	x19, x19, #0x208
  40c334:	cmp	w1, #0x60
  40c338:	csel	x19, x19, x0, eq  // eq = none
  40c33c:	b	40c220 <__fxstatat@plt+0x9130>
  40c340:	sub	sp, sp, #0xf0
  40c344:	stp	x29, x30, [sp, #16]
  40c348:	add	x29, sp, #0x10
  40c34c:	stp	x19, x20, [sp, #32]
  40c350:	stp	x21, x22, [sp, #48]
  40c354:	stp	x23, x24, [sp, #64]
  40c358:	stp	x25, x26, [sp, #80]
  40c35c:	stp	x27, x28, [sp, #96]
  40c360:	mov	x28, x0
  40c364:	mov	x26, x1
  40c368:	str	x2, [sp, #136]
  40c36c:	mov	x24, x3
  40c370:	mov	w25, w4
  40c374:	mov	w19, w5
  40c378:	str	w5, [sp, #184]
  40c37c:	str	x6, [sp, #152]
  40c380:	str	x7, [sp, #200]
  40c384:	bl	402e20 <__ctype_get_mb_cur_max@plt>
  40c388:	str	x0, [sp, #168]
  40c38c:	mov	x0, x19
  40c390:	ubfx	x0, x0, #1, #1
  40c394:	str	x0, [sp, #112]
  40c398:	mov	w0, #0x1                   	// #1
  40c39c:	str	w0, [sp, #128]
  40c3a0:	str	wzr, [sp, #180]
  40c3a4:	str	wzr, [sp, #124]
  40c3a8:	str	wzr, [sp, #132]
  40c3ac:	str	xzr, [sp, #144]
  40c3b0:	str	xzr, [sp, #160]
  40c3b4:	str	xzr, [sp, #192]
  40c3b8:	mov	w23, w25
  40c3bc:	mov	x25, x24
  40c3c0:	cmp	w23, #0x4
  40c3c4:	b.eq	40c534 <__fxstatat@plt+0x9444>  // b.none
  40c3c8:	b.ls	40c418 <__fxstatat@plt+0x9328>  // b.plast
  40c3cc:	cmp	w23, #0x7
  40c3d0:	b.eq	40c5a4 <__fxstatat@plt+0x94b4>  // b.none
  40c3d4:	b.ls	40c464 <__fxstatat@plt+0x9374>  // b.plast
  40c3d8:	sub	w0, w23, #0x8
  40c3dc:	cmp	w0, #0x2
  40c3e0:	b.hi	40c594 <__fxstatat@plt+0x94a4>  // b.pmore
  40c3e4:	cmp	w23, #0xa
  40c3e8:	b.ne	40c4d8 <__fxstatat@plt+0x93e8>  // b.any
  40c3ec:	mov	x27, #0x0                   	// #0
  40c3f0:	ldr	w0, [sp, #112]
  40c3f4:	cbz	w0, 40c504 <__fxstatat@plt+0x9414>
  40c3f8:	ldr	x0, [sp, #240]
  40c3fc:	bl	402920 <strlen@plt>
  40c400:	str	x0, [sp, #144]
  40c404:	ldr	x0, [sp, #240]
  40c408:	str	x0, [sp, #160]
  40c40c:	mov	w0, #0x1                   	// #1
  40c410:	str	w0, [sp, #132]
  40c414:	b	40c49c <__fxstatat@plt+0x93ac>
  40c418:	cmp	w23, #0x2
  40c41c:	b.eq	40c570 <__fxstatat@plt+0x9480>  // b.none
  40c420:	b.ls	40c430 <__fxstatat@plt+0x9340>  // b.plast
  40c424:	mov	w0, #0x1                   	// #1
  40c428:	str	w0, [sp, #132]
  40c42c:	b	40c43c <__fxstatat@plt+0x934c>
  40c430:	cbz	w23, 40c598 <__fxstatat@plt+0x94a8>
  40c434:	cmp	w23, #0x1
  40c438:	b.ne	40c594 <__fxstatat@plt+0x94a4>  // b.any
  40c43c:	mov	w0, #0x1                   	// #1
  40c440:	str	w0, [sp, #112]
  40c444:	mov	x0, #0x1                   	// #1
  40c448:	str	x0, [sp, #144]
  40c44c:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c450:	add	x0, x0, #0x218
  40c454:	str	x0, [sp, #160]
  40c458:	mov	x27, #0x0                   	// #0
  40c45c:	mov	w23, #0x2                   	// #2
  40c460:	b	40c49c <__fxstatat@plt+0x93ac>
  40c464:	cmp	w23, #0x5
  40c468:	b.eq	40c4a4 <__fxstatat@plt+0x93b4>  // b.none
  40c46c:	cmp	w23, #0x6
  40c470:	b.ne	40c594 <__fxstatat@plt+0x94a4>  // b.any
  40c474:	mov	w0, #0x1                   	// #1
  40c478:	str	w0, [sp, #112]
  40c47c:	str	w0, [sp, #132]
  40c480:	mov	x0, #0x1                   	// #1
  40c484:	str	x0, [sp, #144]
  40c488:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c48c:	add	x0, x0, #0x1f0
  40c490:	str	x0, [sp, #160]
  40c494:	mov	x27, #0x0                   	// #0
  40c498:	mov	w23, #0x5                   	// #5
  40c49c:	mov	x24, #0x0                   	// #0
  40c4a0:	b	40cf90 <__fxstatat@plt+0x9ea0>
  40c4a4:	ldr	w0, [sp, #112]
  40c4a8:	cbnz	w0, 40c5b8 <__fxstatat@plt+0x94c8>
  40c4ac:	cbz	x26, 40c5dc <__fxstatat@plt+0x94ec>
  40c4b0:	mov	w0, #0x22                  	// #34
  40c4b4:	strb	w0, [x28]
  40c4b8:	mov	w0, #0x1                   	// #1
  40c4bc:	str	w0, [sp, #132]
  40c4c0:	mov	x27, #0x1                   	// #1
  40c4c4:	str	x27, [sp, #144]
  40c4c8:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c4cc:	add	x0, x0, #0x1f0
  40c4d0:	str	x0, [sp, #160]
  40c4d4:	b	40c49c <__fxstatat@plt+0x93ac>
  40c4d8:	mov	w1, w23
  40c4dc:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c4e0:	add	x0, x0, #0x220
  40c4e4:	bl	40c1ec <__fxstatat@plt+0x90fc>
  40c4e8:	str	x0, [sp, #200]
  40c4ec:	mov	w1, w23
  40c4f0:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c4f4:	add	x0, x0, #0x218
  40c4f8:	bl	40c1ec <__fxstatat@plt+0x90fc>
  40c4fc:	str	x0, [sp, #240]
  40c500:	b	40c3ec <__fxstatat@plt+0x92fc>
  40c504:	ldr	x1, [sp, #200]
  40c508:	ldrb	w0, [x1]
  40c50c:	cbnz	w0, 40c524 <__fxstatat@plt+0x9434>
  40c510:	mov	x27, #0x0                   	// #0
  40c514:	b	40c3f8 <__fxstatat@plt+0x9308>
  40c518:	add	x27, x27, #0x1
  40c51c:	ldrb	w0, [x1, x27]
  40c520:	cbz	w0, 40c3f8 <__fxstatat@plt+0x9308>
  40c524:	cmp	x26, x27
  40c528:	b.ls	40c518 <__fxstatat@plt+0x9428>  // b.plast
  40c52c:	strb	w0, [x28, x27]
  40c530:	b	40c518 <__fxstatat@plt+0x9428>
  40c534:	ldr	w0, [sp, #112]
  40c538:	cbnz	w0, 40c43c <__fxstatat@plt+0x934c>
  40c53c:	mov	w0, #0x1                   	// #1
  40c540:	str	w0, [sp, #132]
  40c544:	cbz	x26, 40c5fc <__fxstatat@plt+0x950c>
  40c548:	mov	w0, #0x27                  	// #39
  40c54c:	strb	w0, [x28]
  40c550:	str	wzr, [sp, #112]
  40c554:	mov	x27, #0x1                   	// #1
  40c558:	str	x27, [sp, #144]
  40c55c:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c560:	add	x0, x0, #0x218
  40c564:	str	x0, [sp, #160]
  40c568:	mov	w23, #0x2                   	// #2
  40c56c:	b	40c49c <__fxstatat@plt+0x93ac>
  40c570:	ldr	w0, [sp, #112]
  40c574:	cbz	w0, 40c544 <__fxstatat@plt+0x9454>
  40c578:	mov	x0, #0x1                   	// #1
  40c57c:	str	x0, [sp, #144]
  40c580:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c584:	add	x0, x0, #0x218
  40c588:	str	x0, [sp, #160]
  40c58c:	mov	x27, #0x0                   	// #0
  40c590:	b	40c49c <__fxstatat@plt+0x93ac>
  40c594:	bl	402ce0 <abort@plt>
  40c598:	str	wzr, [sp, #112]
  40c59c:	mov	x27, #0x0                   	// #0
  40c5a0:	b	40c49c <__fxstatat@plt+0x93ac>
  40c5a4:	str	wzr, [sp, #112]
  40c5a8:	mov	w0, #0x1                   	// #1
  40c5ac:	str	w0, [sp, #132]
  40c5b0:	mov	x27, #0x0                   	// #0
  40c5b4:	b	40c49c <__fxstatat@plt+0x93ac>
  40c5b8:	ldr	w0, [sp, #112]
  40c5bc:	str	w0, [sp, #132]
  40c5c0:	mov	x0, #0x1                   	// #1
  40c5c4:	str	x0, [sp, #144]
  40c5c8:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c5cc:	add	x0, x0, #0x1f0
  40c5d0:	str	x0, [sp, #160]
  40c5d4:	mov	x27, #0x0                   	// #0
  40c5d8:	b	40c49c <__fxstatat@plt+0x93ac>
  40c5dc:	mov	w0, #0x1                   	// #1
  40c5e0:	str	w0, [sp, #132]
  40c5e4:	mov	x27, #0x1                   	// #1
  40c5e8:	str	x27, [sp, #144]
  40c5ec:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c5f0:	add	x0, x0, #0x1f0
  40c5f4:	str	x0, [sp, #160]
  40c5f8:	b	40c49c <__fxstatat@plt+0x93ac>
  40c5fc:	str	wzr, [sp, #112]
  40c600:	mov	x27, #0x1                   	// #1
  40c604:	str	x27, [sp, #144]
  40c608:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c60c:	add	x0, x0, #0x218
  40c610:	str	x0, [sp, #160]
  40c614:	mov	w23, #0x2                   	// #2
  40c618:	b	40c49c <__fxstatat@plt+0x93ac>
  40c61c:	ldr	x0, [sp, #144]
  40c620:	add	x20, x24, x0
  40c624:	cmp	x0, #0x1
  40c628:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  40c62c:	b.ne	40c63c <__fxstatat@plt+0x954c>  // b.any
  40c630:	ldr	x0, [sp, #136]
  40c634:	bl	402920 <strlen@plt>
  40c638:	mov	x25, x0
  40c63c:	cmp	x20, x25
  40c640:	b.hi	40d26c <__fxstatat@plt+0xa17c>  // b.pmore
  40c644:	ldr	x0, [sp, #136]
  40c648:	add	x20, x0, x24
  40c64c:	ldr	x2, [sp, #144]
  40c650:	ldr	x1, [sp, #160]
  40c654:	mov	x0, x20
  40c658:	bl	402d50 <memcmp@plt>
  40c65c:	cbnz	w0, 40d26c <__fxstatat@plt+0xa17c>
  40c660:	ldr	w0, [sp, #112]
  40c664:	cbnz	w0, 40c68c <__fxstatat@plt+0x959c>
  40c668:	ldrb	w20, [x20]
  40c66c:	cmp	w20, #0x7e
  40c670:	b.hi	40cb58 <__fxstatat@plt+0x9a68>  // b.pmore
  40c674:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c678:	add	x0, x0, #0x290
  40c67c:	ldrh	w0, [x0, w20, uxtw #1]
  40c680:	adr	x1, 40c68c <__fxstatat@plt+0x959c>
  40c684:	add	x0, x1, w0, sxth #2
  40c688:	br	x0
  40c68c:	mov	x24, x25
  40c690:	mov	w25, w23
  40c694:	b	40d1f4 <__fxstatat@plt+0xa104>
  40c698:	ldr	w0, [sp, #132]
  40c69c:	cbnz	w0, 40c6b8 <__fxstatat@plt+0x95c8>
  40c6a0:	ldr	x0, [sp, #184]
  40c6a4:	tbnz	w0, #0, 40cf8c <__fxstatat@plt+0x9e9c>
  40c6a8:	ldr	w0, [sp, #132]
  40c6ac:	mov	w22, w0
  40c6b0:	mov	w19, w0
  40c6b4:	b	40cecc <__fxstatat@plt+0x9ddc>
  40c6b8:	ldr	w0, [sp, #112]
  40c6bc:	cbnz	w0, 40d1a8 <__fxstatat@plt+0xa0b8>
  40c6c0:	mov	w22, w0
  40c6c4:	cmp	w23, #0x2
  40c6c8:	cset	w1, eq  // eq = none
  40c6cc:	ldr	w0, [sp, #124]
  40c6d0:	eor	w0, w0, #0x1
  40c6d4:	ands	w0, w1, w0
  40c6d8:	b.eq	40c73c <__fxstatat@plt+0x964c>  // b.none
  40c6dc:	cmp	x26, x27
  40c6e0:	b.ls	40c6ec <__fxstatat@plt+0x95fc>  // b.plast
  40c6e4:	mov	w1, #0x27                  	// #39
  40c6e8:	strb	w1, [x28, x27]
  40c6ec:	add	x1, x27, #0x1
  40c6f0:	cmp	x26, x1
  40c6f4:	b.ls	40c700 <__fxstatat@plt+0x9610>  // b.plast
  40c6f8:	mov	w2, #0x24                  	// #36
  40c6fc:	strb	w2, [x28, x1]
  40c700:	add	x1, x27, #0x2
  40c704:	cmp	x26, x1
  40c708:	b.ls	40c714 <__fxstatat@plt+0x9624>  // b.plast
  40c70c:	mov	w2, #0x27                  	// #39
  40c710:	strb	w2, [x28, x1]
  40c714:	add	x1, x27, #0x3
  40c718:	cmp	x26, x1
  40c71c:	b.ls	40d258 <__fxstatat@plt+0xa168>  // b.plast
  40c720:	mov	w2, #0x5c                  	// #92
  40c724:	strb	w2, [x28, x1]
  40c728:	add	x27, x27, #0x4
  40c72c:	str	w0, [sp, #124]
  40c730:	mov	w19, #0x0                   	// #0
  40c734:	mov	w20, #0x30                  	// #48
  40c738:	b	40cef4 <__fxstatat@plt+0x9e04>
  40c73c:	cmp	x26, x27
  40c740:	b.hi	40c760 <__fxstatat@plt+0x9670>  // b.pmore
  40c744:	add	x2, x27, #0x1
  40c748:	cbnz	w21, 40c770 <__fxstatat@plt+0x9680>
  40c74c:	mov	w0, w19
  40c750:	mov	w19, w21
  40c754:	mov	x27, x2
  40c758:	mov	w20, #0x30                  	// #48
  40c75c:	b	40cecc <__fxstatat@plt+0x9ddc>
  40c760:	mov	w1, #0x5c                  	// #92
  40c764:	strb	w1, [x28, x27]
  40c768:	add	x2, x27, #0x1
  40c76c:	cbz	w21, 40c7ac <__fxstatat@plt+0x96bc>
  40c770:	add	x1, x24, #0x1
  40c774:	cmp	x1, x25
  40c778:	b.cs	40c794 <__fxstatat@plt+0x96a4>  // b.hs, b.nlast
  40c77c:	ldr	x3, [sp, #136]
  40c780:	ldrb	w1, [x3, x1]
  40c784:	sub	w1, w1, #0x30
  40c788:	and	w1, w1, #0xff
  40c78c:	cmp	w1, #0x9
  40c790:	b.ls	40c7c0 <__fxstatat@plt+0x96d0>  // b.plast
  40c794:	mov	w1, w0
  40c798:	mov	w0, w19
  40c79c:	mov	w19, w1
  40c7a0:	mov	x27, x2
  40c7a4:	mov	w20, #0x30                  	// #48
  40c7a8:	b	40cedc <__fxstatat@plt+0x9dec>
  40c7ac:	mov	w0, w19
  40c7b0:	mov	w19, w21
  40c7b4:	mov	x27, x2
  40c7b8:	mov	w20, #0x30                  	// #48
  40c7bc:	b	40cef4 <__fxstatat@plt+0x9e04>
  40c7c0:	cmp	x26, x2
  40c7c4:	b.ls	40c7d0 <__fxstatat@plt+0x96e0>  // b.plast
  40c7c8:	mov	w1, #0x30                  	// #48
  40c7cc:	strb	w1, [x28, x2]
  40c7d0:	add	x1, x27, #0x2
  40c7d4:	cmp	x26, x1
  40c7d8:	b.ls	40c7e4 <__fxstatat@plt+0x96f4>  // b.plast
  40c7dc:	mov	w2, #0x30                  	// #48
  40c7e0:	strb	w2, [x28, x1]
  40c7e4:	add	x2, x27, #0x3
  40c7e8:	b	40c794 <__fxstatat@plt+0x96a4>
  40c7ec:	mov	w22, #0x0                   	// #0
  40c7f0:	cmp	w23, #0x2
  40c7f4:	b.eq	40c810 <__fxstatat@plt+0x9720>  // b.none
  40c7f8:	cmp	w23, #0x5
  40c7fc:	b.eq	40c824 <__fxstatat@plt+0x9734>  // b.none
  40c800:	mov	w19, #0x0                   	// #0
  40c804:	mov	w0, #0x0                   	// #0
  40c808:	mov	w20, #0x3f                  	// #63
  40c80c:	b	40cecc <__fxstatat@plt+0x9ddc>
  40c810:	ldr	w0, [sp, #112]
  40c814:	cbnz	w0, 40d1b4 <__fxstatat@plt+0xa0c4>
  40c818:	mov	w19, w0
  40c81c:	mov	w20, #0x3f                  	// #63
  40c820:	b	40cb40 <__fxstatat@plt+0x9a50>
  40c824:	ldr	x0, [sp, #184]
  40c828:	tbz	w0, #2, 40cff4 <__fxstatat@plt+0x9f04>
  40c82c:	add	x4, x24, #0x2
  40c830:	cmp	x4, x25
  40c834:	b.cs	40d004 <__fxstatat@plt+0x9f14>  // b.hs, b.nlast
  40c838:	ldr	x0, [sp, #136]
  40c83c:	add	x0, x0, x24
  40c840:	ldrb	w20, [x0, #1]
  40c844:	cmp	w20, #0x3f
  40c848:	b.eq	40c85c <__fxstatat@plt+0x976c>  // b.none
  40c84c:	mov	w19, #0x0                   	// #0
  40c850:	mov	w0, #0x0                   	// #0
  40c854:	mov	w20, #0x3f                  	// #63
  40c858:	b	40cecc <__fxstatat@plt+0x9ddc>
  40c85c:	ldr	x0, [sp, #136]
  40c860:	ldrb	w3, [x0, x4]
  40c864:	cmp	w3, #0x3e
  40c868:	b.hi	40d014 <__fxstatat@plt+0x9f24>  // b.pmore
  40c86c:	mov	x1, #0x1                   	// #1
  40c870:	lsl	x1, x1, x3
  40c874:	mov	w19, #0x0                   	// #0
  40c878:	mov	w0, #0x0                   	// #0
  40c87c:	mov	x2, #0xa38200000000        	// #179778741075968
  40c880:	movk	x2, #0x7000, lsl #48
  40c884:	tst	x1, x2
  40c888:	b.eq	40cecc <__fxstatat@plt+0x9ddc>  // b.none
  40c88c:	ldr	w0, [sp, #112]
  40c890:	cbnz	w0, 40d24c <__fxstatat@plt+0xa15c>
  40c894:	cmp	x26, x27
  40c898:	b.ls	40c8a4 <__fxstatat@plt+0x97b4>  // b.plast
  40c89c:	mov	w0, #0x3f                  	// #63
  40c8a0:	strb	w0, [x28, x27]
  40c8a4:	add	x0, x27, #0x1
  40c8a8:	cmp	x26, x0
  40c8ac:	b.ls	40c8b8 <__fxstatat@plt+0x97c8>  // b.plast
  40c8b0:	mov	w1, #0x22                  	// #34
  40c8b4:	strb	w1, [x28, x0]
  40c8b8:	add	x0, x27, #0x2
  40c8bc:	cmp	x26, x0
  40c8c0:	b.ls	40c8cc <__fxstatat@plt+0x97dc>  // b.plast
  40c8c4:	mov	w1, #0x22                  	// #34
  40c8c8:	strb	w1, [x28, x0]
  40c8cc:	add	x0, x27, #0x3
  40c8d0:	cmp	x26, x0
  40c8d4:	b.ls	40c8e0 <__fxstatat@plt+0x97f0>  // b.plast
  40c8d8:	mov	w1, #0x3f                  	// #63
  40c8dc:	strb	w1, [x28, x0]
  40c8e0:	add	x27, x27, #0x4
  40c8e4:	ldr	w0, [sp, #112]
  40c8e8:	mov	w19, w0
  40c8ec:	mov	w20, w3
  40c8f0:	mov	x24, x4
  40c8f4:	b	40cecc <__fxstatat@plt+0x9ddc>
  40c8f8:	mov	w22, #0x0                   	// #0
  40c8fc:	mov	w20, #0x8                   	// #8
  40c900:	mov	w0, #0x62                  	// #98
  40c904:	b	40c934 <__fxstatat@plt+0x9844>
  40c908:	mov	w22, #0x0                   	// #0
  40c90c:	mov	w20, #0xc                   	// #12
  40c910:	mov	w0, #0x66                  	// #102
  40c914:	b	40c934 <__fxstatat@plt+0x9844>
  40c918:	mov	w22, #0x0                   	// #0
  40c91c:	mov	w20, #0xd                   	// #13
  40c920:	mov	w0, #0x72                  	// #114
  40c924:	ldr	w1, [sp, #112]
  40c928:	cmp	w1, #0x0
  40c92c:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  40c930:	b.eq	40ca0c <__fxstatat@plt+0x991c>  // b.none
  40c934:	ldr	w1, [sp, #132]
  40c938:	cbnz	w1, 40d048 <__fxstatat@plt+0x9f58>
  40c93c:	mov	w19, w1
  40c940:	mov	w0, w1
  40c944:	b	40cecc <__fxstatat@plt+0x9ddc>
  40c948:	mov	w22, #0x0                   	// #0
  40c94c:	mov	w20, #0x9                   	// #9
  40c950:	mov	w0, #0x74                  	// #116
  40c954:	b	40c924 <__fxstatat@plt+0x9834>
  40c958:	mov	w22, #0x0                   	// #0
  40c95c:	mov	w20, #0xb                   	// #11
  40c960:	mov	w0, #0x76                  	// #118
  40c964:	b	40c934 <__fxstatat@plt+0x9844>
  40c968:	mov	w22, #0x0                   	// #0
  40c96c:	cmp	w23, #0x2
  40c970:	b.eq	40c99c <__fxstatat@plt+0x98ac>  // b.none
  40c974:	ldr	w0, [sp, #132]
  40c978:	cmp	w0, #0x0
  40c97c:	ldr	w0, [sp, #112]
  40c980:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40c984:	ldr	w0, [sp, #176]
  40c988:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40c98c:	b.ne	40d060 <__fxstatat@plt+0x9f70>  // b.any
  40c990:	mov	w20, #0x5c                  	// #92
  40c994:	mov	w0, w20
  40c998:	b	40c934 <__fxstatat@plt+0x9844>
  40c99c:	ldr	w0, [sp, #112]
  40c9a0:	cbnz	w0, 40d1c0 <__fxstatat@plt+0xa0d0>
  40c9a4:	mov	w19, w0
  40c9a8:	mov	w20, #0x5c                  	// #92
  40c9ac:	eor	w0, w0, #0x1
  40c9b0:	ldr	w1, [sp, #124]
  40c9b4:	and	w0, w1, w0
  40c9b8:	tst	w0, #0xff
  40c9bc:	b.eq	40cf6c <__fxstatat@plt+0x9e7c>  // b.none
  40c9c0:	cmp	x26, x27
  40c9c4:	b.ls	40c9d0 <__fxstatat@plt+0x98e0>  // b.plast
  40c9c8:	mov	w0, #0x27                  	// #39
  40c9cc:	strb	w0, [x28, x27]
  40c9d0:	add	x0, x27, #0x1
  40c9d4:	cmp	x26, x0
  40c9d8:	b.ls	40c9e4 <__fxstatat@plt+0x98f4>  // b.plast
  40c9dc:	mov	w1, #0x27                  	// #39
  40c9e0:	strb	w1, [x28, x0]
  40c9e4:	add	x27, x27, #0x2
  40c9e8:	str	wzr, [sp, #124]
  40c9ec:	b	40cf6c <__fxstatat@plt+0x9e7c>
  40c9f0:	mov	w0, #0x6e                  	// #110
  40c9f4:	b	40c924 <__fxstatat@plt+0x9834>
  40c9f8:	mov	w0, #0x6e                  	// #110
  40c9fc:	b	40c924 <__fxstatat@plt+0x9834>
  40ca00:	mov	w22, #0x0                   	// #0
  40ca04:	mov	w0, #0x6e                  	// #110
  40ca08:	b	40c924 <__fxstatat@plt+0x9834>
  40ca0c:	mov	x24, x25
  40ca10:	mov	w25, #0x2                   	// #2
  40ca14:	b	40d1e0 <__fxstatat@plt+0xa0f0>
  40ca18:	mov	w0, #0x61                  	// #97
  40ca1c:	b	40c934 <__fxstatat@plt+0x9844>
  40ca20:	mov	w0, #0x61                  	// #97
  40ca24:	b	40c934 <__fxstatat@plt+0x9844>
  40ca28:	mov	w22, #0x0                   	// #0
  40ca2c:	cmp	x25, #0x1
  40ca30:	cset	w0, ne  // ne = any
  40ca34:	cmn	x25, #0x1
  40ca38:	b.eq	40ca50 <__fxstatat@plt+0x9960>  // b.none
  40ca3c:	cbnz	w0, 40d020 <__fxstatat@plt+0x9f30>
  40ca40:	cbz	x24, 40ca78 <__fxstatat@plt+0x9988>
  40ca44:	mov	w19, #0x0                   	// #0
  40ca48:	mov	w0, #0x0                   	// #0
  40ca4c:	b	40cecc <__fxstatat@plt+0x9ddc>
  40ca50:	ldr	x0, [sp, #136]
  40ca54:	ldrb	w0, [x0, #1]
  40ca58:	cmp	w0, #0x0
  40ca5c:	cset	w0, ne  // ne = any
  40ca60:	b	40ca3c <__fxstatat@plt+0x994c>
  40ca64:	mov	w22, #0x0                   	// #0
  40ca68:	b	40ca40 <__fxstatat@plt+0x9950>
  40ca6c:	mov	w22, #0x0                   	// #0
  40ca70:	b	40ca78 <__fxstatat@plt+0x9988>
  40ca74:	mov	w19, w22
  40ca78:	cmp	w23, #0x2
  40ca7c:	cset	w0, eq  // eq = none
  40ca80:	ldr	w1, [sp, #112]
  40ca84:	ands	w0, w1, w0
  40ca88:	b.eq	40cecc <__fxstatat@plt+0x9ddc>  // b.none
  40ca8c:	mov	x24, x25
  40ca90:	mov	w25, #0x2                   	// #2
  40ca94:	b	40d1e0 <__fxstatat@plt+0xa0f0>
  40ca98:	ldr	w19, [sp, #112]
  40ca9c:	b	40ca78 <__fxstatat@plt+0x9988>
  40caa0:	mov	w22, #0x0                   	// #0
  40caa4:	mov	w19, #0x0                   	// #0
  40caa8:	b	40ca78 <__fxstatat@plt+0x9988>
  40caac:	mov	w22, #0x0                   	// #0
  40cab0:	cmp	w23, #0x2
  40cab4:	b.eq	40cac8 <__fxstatat@plt+0x99d8>  // b.none
  40cab8:	str	w19, [sp, #180]
  40cabc:	mov	w0, #0x0                   	// #0
  40cac0:	mov	w20, #0x27                  	// #39
  40cac4:	b	40cecc <__fxstatat@plt+0x9ddc>
  40cac8:	ldr	w0, [sp, #112]
  40cacc:	cbnz	w0, 40d1cc <__fxstatat@plt+0xa0dc>
  40cad0:	cmp	x26, #0x0
  40cad4:	mov	x0, #0x0                   	// #0
  40cad8:	ldr	x1, [sp, #192]
  40cadc:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  40cae0:	b.eq	40cb10 <__fxstatat@plt+0x9a20>  // b.none
  40cae4:	cmp	x26, x27
  40cae8:	b.ls	40caf4 <__fxstatat@plt+0x9a04>  // b.plast
  40caec:	mov	w0, #0x27                  	// #39
  40caf0:	strb	w0, [x28, x27]
  40caf4:	add	x0, x27, #0x1
  40caf8:	cmp	x26, x0
  40cafc:	b.ls	40cb48 <__fxstatat@plt+0x9a58>  // b.plast
  40cb00:	mov	w1, #0x5c                  	// #92
  40cb04:	strb	w1, [x28, x0]
  40cb08:	mov	x0, x26
  40cb0c:	ldr	x26, [sp, #192]
  40cb10:	add	x1, x27, #0x2
  40cb14:	cmp	x1, x0
  40cb18:	b.cs	40cb24 <__fxstatat@plt+0x9a34>  // b.hs, b.nlast
  40cb1c:	mov	w2, #0x27                  	// #39
  40cb20:	strb	w2, [x28, x1]
  40cb24:	add	x27, x27, #0x3
  40cb28:	str	w19, [sp, #180]
  40cb2c:	ldr	w1, [sp, #112]
  40cb30:	str	w1, [sp, #124]
  40cb34:	str	x26, [sp, #192]
  40cb38:	mov	x26, x0
  40cb3c:	mov	w20, #0x27                  	// #39
  40cb40:	mov	w0, #0x0                   	// #0
  40cb44:	b	40cef4 <__fxstatat@plt+0x9e04>
  40cb48:	mov	x0, x26
  40cb4c:	ldr	x26, [sp, #192]
  40cb50:	b	40cb10 <__fxstatat@plt+0x9a20>
  40cb54:	mov	w22, #0x0                   	// #0
  40cb58:	ldr	x0, [sp, #168]
  40cb5c:	cmp	x0, #0x1
  40cb60:	b.ne	40cb9c <__fxstatat@plt+0x9aac>  // b.any
  40cb64:	bl	402da0 <__ctype_b_loc@plt>
  40cb68:	and	x1, x20, #0xff
  40cb6c:	ldr	x0, [x0]
  40cb70:	ldrh	w19, [x0, x1, lsl #1]
  40cb74:	ubfx	x19, x19, #14, #1
  40cb78:	ldr	x0, [sp, #168]
  40cb7c:	mov	x2, x0
  40cb80:	eor	w0, w19, #0x1
  40cb84:	ldr	w1, [sp, #132]
  40cb88:	and	w0, w1, w0
  40cb8c:	ands	w0, w0, #0xff
  40cb90:	b.eq	40cecc <__fxstatat@plt+0x9ddc>  // b.none
  40cb94:	mov	w19, #0x0                   	// #0
  40cb98:	b	40cd48 <__fxstatat@plt+0x9c58>
  40cb9c:	str	xzr, [sp, #232]
  40cba0:	cmn	x25, #0x1
  40cba4:	b.eq	40cbc8 <__fxstatat@plt+0x9ad8>  // b.none
  40cba8:	mov	x0, #0x0                   	// #0
  40cbac:	str	w21, [sp, #176]
  40cbb0:	str	w20, [sp, #208]
  40cbb4:	str	w22, [sp, #212]
  40cbb8:	mov	x22, x0
  40cbbc:	str	x27, [sp, #216]
  40cbc0:	ldr	w27, [sp, #112]
  40cbc4:	b	40cc98 <__fxstatat@plt+0x9ba8>
  40cbc8:	ldr	x0, [sp, #136]
  40cbcc:	bl	402920 <strlen@plt>
  40cbd0:	mov	x25, x0
  40cbd4:	b	40cba8 <__fxstatat@plt+0x9ab8>
  40cbd8:	ldr	w20, [sp, #208]
  40cbdc:	mov	x2, x22
  40cbe0:	mov	x0, x21
  40cbe4:	ldr	w21, [sp, #176]
  40cbe8:	ldr	w22, [sp, #212]
  40cbec:	ldr	x27, [sp, #216]
  40cbf0:	mov	w19, #0x0                   	// #0
  40cbf4:	cmp	x0, x25
  40cbf8:	b.cs	40cd40 <__fxstatat@plt+0x9c50>  // b.hs, b.nlast
  40cbfc:	mov	x1, x2
  40cc00:	ldr	x2, [sp, #136]
  40cc04:	ldrb	w0, [x2, x0]
  40cc08:	cbz	w0, 40cc28 <__fxstatat@plt+0x9b38>
  40cc0c:	add	x1, x1, #0x1
  40cc10:	add	x0, x24, x1
  40cc14:	cmp	x25, x0
  40cc18:	b.hi	40cc04 <__fxstatat@plt+0x9b14>  // b.pmore
  40cc1c:	mov	x2, x1
  40cc20:	mov	w19, #0x0                   	// #0
  40cc24:	b	40cd40 <__fxstatat@plt+0x9c50>
  40cc28:	mov	x2, x1
  40cc2c:	mov	w19, #0x0                   	// #0
  40cc30:	b	40cd40 <__fxstatat@plt+0x9c50>
  40cc34:	add	x1, x1, #0x1
  40cc38:	cmp	x1, x21
  40cc3c:	b.eq	40cc78 <__fxstatat@plt+0x9b88>  // b.none
  40cc40:	ldrb	w0, [x1]
  40cc44:	sub	w0, w0, #0x5b
  40cc48:	and	w0, w0, #0xff
  40cc4c:	cmp	w0, #0x21
  40cc50:	b.hi	40cc34 <__fxstatat@plt+0x9b44>  // b.pmore
  40cc54:	mov	x2, #0x1                   	// #1
  40cc58:	lsl	x0, x2, x0
  40cc5c:	mov	x2, #0x2b                  	// #43
  40cc60:	movk	x2, #0x2, lsl #32
  40cc64:	tst	x0, x2
  40cc68:	b.eq	40cc34 <__fxstatat@plt+0x9b44>  // b.none
  40cc6c:	mov	x24, x25
  40cc70:	mov	w25, #0x2                   	// #2
  40cc74:	b	40d1e0 <__fxstatat@plt+0xa0f0>
  40cc78:	ldr	w0, [sp, #228]
  40cc7c:	bl	402ff0 <iswprint@plt>
  40cc80:	cmp	w0, #0x0
  40cc84:	csel	w19, w19, wzr, ne  // ne = any
  40cc88:	add	x22, x22, x20
  40cc8c:	add	x0, sp, #0xe8
  40cc90:	bl	402d00 <mbsinit@plt>
  40cc94:	cbnz	w0, 40ccf8 <__fxstatat@plt+0x9c08>
  40cc98:	add	x21, x24, x22
  40cc9c:	add	x3, sp, #0xe8
  40cca0:	sub	x2, x25, x21
  40cca4:	ldr	x0, [sp, #136]
  40cca8:	add	x1, x0, x21
  40ccac:	add	x0, sp, #0xe4
  40ccb0:	bl	4124cc <__fxstatat@plt+0xf3dc>
  40ccb4:	mov	x20, x0
  40ccb8:	cbz	x0, 40cd2c <__fxstatat@plt+0x9c3c>
  40ccbc:	cmn	x0, #0x1
  40ccc0:	b.eq	40cd10 <__fxstatat@plt+0x9c20>  // b.none
  40ccc4:	cmn	x0, #0x2
  40ccc8:	b.eq	40cbd8 <__fxstatat@plt+0x9ae8>  // b.none
  40cccc:	cmp	w27, #0x0
  40ccd0:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  40ccd4:	b.ne	40cc78 <__fxstatat@plt+0x9b88>  // b.any
  40ccd8:	cmp	x0, #0x1
  40ccdc:	b.ls	40cc78 <__fxstatat@plt+0x9b88>  // b.plast
  40cce0:	add	x1, x21, #0x1
  40cce4:	ldr	x0, [sp, #136]
  40cce8:	add	x1, x0, x1
  40ccec:	add	x0, x0, x20
  40ccf0:	add	x21, x0, x21
  40ccf4:	b	40cc40 <__fxstatat@plt+0x9b50>
  40ccf8:	ldr	w21, [sp, #176]
  40ccfc:	ldr	w20, [sp, #208]
  40cd00:	mov	x2, x22
  40cd04:	ldr	w22, [sp, #212]
  40cd08:	ldr	x27, [sp, #216]
  40cd0c:	b	40cd40 <__fxstatat@plt+0x9c50>
  40cd10:	ldr	w21, [sp, #176]
  40cd14:	ldr	w20, [sp, #208]
  40cd18:	mov	x2, x22
  40cd1c:	ldr	w22, [sp, #212]
  40cd20:	ldr	x27, [sp, #216]
  40cd24:	mov	w19, #0x0                   	// #0
  40cd28:	b	40cd40 <__fxstatat@plt+0x9c50>
  40cd2c:	ldr	w21, [sp, #176]
  40cd30:	ldr	w20, [sp, #208]
  40cd34:	mov	x2, x22
  40cd38:	ldr	w22, [sp, #212]
  40cd3c:	ldr	x27, [sp, #216]
  40cd40:	cmp	x2, #0x1
  40cd44:	b.ls	40cb80 <__fxstatat@plt+0x9a90>  // b.plast
  40cd48:	add	x5, x24, x2
  40cd4c:	mov	w0, #0x0                   	// #0
  40cd50:	eor	w1, w19, #0x1
  40cd54:	ldr	w2, [sp, #132]
  40cd58:	and	w1, w2, w1
  40cd5c:	and	w1, w1, #0xff
  40cd60:	mov	w3, w1
  40cd64:	mov	w6, #0x5c                  	// #92
  40cd68:	mov	w7, #0x24                  	// #36
  40cd6c:	ldr	w9, [sp, #112]
  40cd70:	ldr	w4, [sp, #124]
  40cd74:	ldr	x8, [sp, #136]
  40cd78:	b	40cdf4 <__fxstatat@plt+0x9d04>
  40cd7c:	cbz	w22, 40cd90 <__fxstatat@plt+0x9ca0>
  40cd80:	cmp	x26, x27
  40cd84:	b.ls	40cd8c <__fxstatat@plt+0x9c9c>  // b.plast
  40cd88:	strb	w6, [x28, x27]
  40cd8c:	add	x27, x27, #0x1
  40cd90:	add	x2, x24, #0x1
  40cd94:	cmp	x2, x5
  40cd98:	b.cs	40ceac <__fxstatat@plt+0x9dbc>  // b.hs, b.nlast
  40cd9c:	eor	w22, w0, #0x1
  40cda0:	and	w22, w4, w22
  40cda4:	ands	w22, w22, #0xff
  40cda8:	b.eq	40cec0 <__fxstatat@plt+0x9dd0>  // b.none
  40cdac:	cmp	x26, x27
  40cdb0:	b.ls	40cdbc <__fxstatat@plt+0x9ccc>  // b.plast
  40cdb4:	mov	w4, #0x27                  	// #39
  40cdb8:	strb	w4, [x28, x27]
  40cdbc:	add	x4, x27, #0x1
  40cdc0:	cmp	x26, x4
  40cdc4:	b.ls	40cdd0 <__fxstatat@plt+0x9ce0>  // b.plast
  40cdc8:	mov	w10, #0x27                  	// #39
  40cdcc:	strb	w10, [x28, x4]
  40cdd0:	add	x27, x27, #0x2
  40cdd4:	mov	w22, w3
  40cdd8:	mov	x24, x2
  40cddc:	mov	w4, w3
  40cde0:	cmp	x26, x27
  40cde4:	b.ls	40cdec <__fxstatat@plt+0x9cfc>  // b.plast
  40cde8:	strb	w20, [x28, x27]
  40cdec:	add	x27, x27, #0x1
  40cdf0:	ldrb	w20, [x8, x24]
  40cdf4:	cbz	w1, 40cd7c <__fxstatat@plt+0x9c8c>
  40cdf8:	cbnz	w9, 40d188 <__fxstatat@plt+0xa098>
  40cdfc:	cmp	w23, #0x2
  40ce00:	cset	w0, eq  // eq = none
  40ce04:	eor	w2, w4, #0x1
  40ce08:	ands	w0, w0, w2
  40ce0c:	b.eq	40ce4c <__fxstatat@plt+0x9d5c>  // b.none
  40ce10:	cmp	x26, x27
  40ce14:	b.ls	40ce20 <__fxstatat@plt+0x9d30>  // b.plast
  40ce18:	mov	w2, #0x27                  	// #39
  40ce1c:	strb	w2, [x28, x27]
  40ce20:	add	x2, x27, #0x1
  40ce24:	cmp	x26, x2
  40ce28:	b.ls	40ce30 <__fxstatat@plt+0x9d40>  // b.plast
  40ce2c:	strb	w7, [x28, x2]
  40ce30:	add	x2, x27, #0x2
  40ce34:	cmp	x26, x2
  40ce38:	b.ls	40ce44 <__fxstatat@plt+0x9d54>  // b.plast
  40ce3c:	mov	w4, #0x27                  	// #39
  40ce40:	strb	w4, [x28, x2]
  40ce44:	add	x27, x27, #0x3
  40ce48:	mov	w4, w0
  40ce4c:	cmp	x26, x27
  40ce50:	b.ls	40ce58 <__fxstatat@plt+0x9d68>  // b.plast
  40ce54:	strb	w6, [x28, x27]
  40ce58:	add	x0, x27, #0x1
  40ce5c:	cmp	x26, x0
  40ce60:	b.ls	40ce70 <__fxstatat@plt+0x9d80>  // b.plast
  40ce64:	lsr	w2, w20, #6
  40ce68:	add	w2, w2, #0x30
  40ce6c:	strb	w2, [x28, x0]
  40ce70:	add	x0, x27, #0x2
  40ce74:	cmp	x26, x0
  40ce78:	b.ls	40ce88 <__fxstatat@plt+0x9d98>  // b.plast
  40ce7c:	ubfx	x2, x20, #3, #3
  40ce80:	add	w2, w2, #0x30
  40ce84:	strb	w2, [x28, x0]
  40ce88:	add	x27, x27, #0x3
  40ce8c:	and	w20, w20, #0x7
  40ce90:	add	w20, w20, #0x30
  40ce94:	add	x2, x24, #0x1
  40ce98:	cmp	x5, x2
  40ce9c:	b.ls	40ceb4 <__fxstatat@plt+0x9dc4>  // b.plast
  40cea0:	mov	w0, w3
  40cea4:	mov	x24, x2
  40cea8:	b	40cde0 <__fxstatat@plt+0x9cf0>
  40ceac:	str	w4, [sp, #124]
  40ceb0:	b	40c9ac <__fxstatat@plt+0x98bc>
  40ceb4:	str	w4, [sp, #124]
  40ceb8:	mov	w0, w1
  40cebc:	b	40c9ac <__fxstatat@plt+0x98bc>
  40cec0:	mov	x24, x2
  40cec4:	b	40cde0 <__fxstatat@plt+0x9cf0>
  40cec8:	mov	w0, w22
  40cecc:	cmp	w21, #0x0
  40ced0:	ldr	w1, [sp, #112]
  40ced4:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  40ced8:	b.eq	40cef4 <__fxstatat@plt+0x9e04>  // b.none
  40cedc:	ldr	x2, [sp, #152]
  40cee0:	cbz	x2, 40cef4 <__fxstatat@plt+0x9e04>
  40cee4:	ubfx	x1, x20, #5, #8
  40cee8:	ldr	w1, [x2, x1, lsl #2]
  40ceec:	lsr	w1, w1, w20
  40cef0:	tbnz	w1, #0, 40cef8 <__fxstatat@plt+0x9e08>
  40cef4:	cbz	w22, 40c9ac <__fxstatat@plt+0x98bc>
  40cef8:	ldr	w0, [sp, #112]
  40cefc:	cbnz	w0, 40d1d8 <__fxstatat@plt+0xa0e8>
  40cf00:	cmp	w23, #0x2
  40cf04:	cset	w0, eq  // eq = none
  40cf08:	ldr	w1, [sp, #124]
  40cf0c:	eor	w1, w1, #0x1
  40cf10:	ands	w0, w0, w1
  40cf14:	b.eq	40cf58 <__fxstatat@plt+0x9e68>  // b.none
  40cf18:	cmp	x26, x27
  40cf1c:	b.ls	40cf28 <__fxstatat@plt+0x9e38>  // b.plast
  40cf20:	mov	w1, #0x27                  	// #39
  40cf24:	strb	w1, [x28, x27]
  40cf28:	add	x1, x27, #0x1
  40cf2c:	cmp	x26, x1
  40cf30:	b.ls	40cf3c <__fxstatat@plt+0x9e4c>  // b.plast
  40cf34:	mov	w2, #0x24                  	// #36
  40cf38:	strb	w2, [x28, x1]
  40cf3c:	add	x1, x27, #0x2
  40cf40:	cmp	x26, x1
  40cf44:	b.ls	40cf50 <__fxstatat@plt+0x9e60>  // b.plast
  40cf48:	mov	w2, #0x27                  	// #39
  40cf4c:	strb	w2, [x28, x1]
  40cf50:	add	x27, x27, #0x3
  40cf54:	str	w0, [sp, #124]
  40cf58:	cmp	x26, x27
  40cf5c:	b.ls	40cf68 <__fxstatat@plt+0x9e78>  // b.plast
  40cf60:	mov	w0, #0x5c                  	// #92
  40cf64:	strb	w0, [x28, x27]
  40cf68:	add	x27, x27, #0x1
  40cf6c:	cmp	x27, x26
  40cf70:	b.cs	40cf78 <__fxstatat@plt+0x9e88>  // b.hs, b.nlast
  40cf74:	strb	w20, [x28, x27]
  40cf78:	add	x27, x27, #0x1
  40cf7c:	cmp	w19, #0x0
  40cf80:	ldr	w0, [sp, #128]
  40cf84:	csel	w0, w0, w19, ne  // ne = any
  40cf88:	str	w0, [sp, #128]
  40cf8c:	add	x24, x24, #0x1
  40cf90:	cmp	x25, x24
  40cf94:	cset	w19, ne  // ne = any
  40cf98:	cmn	x25, #0x1
  40cf9c:	b.eq	40d070 <__fxstatat@plt+0x9f80>  // b.none
  40cfa0:	cbz	w19, 40d084 <__fxstatat@plt+0x9f94>
  40cfa4:	cmp	w23, #0x2
  40cfa8:	cset	w21, ne  // ne = any
  40cfac:	ldr	w0, [sp, #132]
  40cfb0:	and	w21, w0, w21
  40cfb4:	ldr	x0, [sp, #144]
  40cfb8:	cmp	x0, #0x0
  40cfbc:	cset	w0, ne  // ne = any
  40cfc0:	str	w0, [sp, #176]
  40cfc4:	csel	w22, w21, wzr, ne  // ne = any
  40cfc8:	cbnz	w22, 40c61c <__fxstatat@plt+0x952c>
  40cfcc:	ldr	x0, [sp, #136]
  40cfd0:	ldrb	w20, [x0, x24]
  40cfd4:	cmp	w20, #0x7e
  40cfd8:	b.hi	40cb58 <__fxstatat@plt+0x9a68>  // b.pmore
  40cfdc:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40cfe0:	add	x0, x0, #0x390
  40cfe4:	ldrh	w0, [x0, w20, uxtw #1]
  40cfe8:	adr	x1, 40cff4 <__fxstatat@plt+0x9f04>
  40cfec:	add	x0, x1, w0, sxth #2
  40cff0:	br	x0
  40cff4:	mov	w19, #0x0                   	// #0
  40cff8:	mov	w0, #0x0                   	// #0
  40cffc:	mov	w20, #0x3f                  	// #63
  40d000:	b	40cecc <__fxstatat@plt+0x9ddc>
  40d004:	mov	w19, #0x0                   	// #0
  40d008:	mov	w0, #0x0                   	// #0
  40d00c:	mov	w20, #0x3f                  	// #63
  40d010:	b	40cecc <__fxstatat@plt+0x9ddc>
  40d014:	mov	w19, #0x0                   	// #0
  40d018:	mov	w0, #0x0                   	// #0
  40d01c:	b	40cecc <__fxstatat@plt+0x9ddc>
  40d020:	mov	w19, #0x0                   	// #0
  40d024:	mov	w0, #0x0                   	// #0
  40d028:	b	40cecc <__fxstatat@plt+0x9ddc>
  40d02c:	mov	w19, w22
  40d030:	ldr	w0, [sp, #112]
  40d034:	b	40cecc <__fxstatat@plt+0x9ddc>
  40d038:	mov	w19, w22
  40d03c:	mov	w22, #0x0                   	// #0
  40d040:	mov	w0, #0x0                   	// #0
  40d044:	b	40cecc <__fxstatat@plt+0x9ddc>
  40d048:	mov	w20, w0
  40d04c:	mov	w19, #0x0                   	// #0
  40d050:	b	40cef8 <__fxstatat@plt+0x9e08>
  40d054:	mov	w19, #0x0                   	// #0
  40d058:	mov	w20, #0x61                  	// #97
  40d05c:	b	40cef8 <__fxstatat@plt+0x9e08>
  40d060:	mov	w19, #0x0                   	// #0
  40d064:	mov	w0, #0x0                   	// #0
  40d068:	mov	w20, #0x5c                  	// #92
  40d06c:	b	40c9ac <__fxstatat@plt+0x98bc>
  40d070:	ldr	x0, [sp, #136]
  40d074:	ldrb	w0, [x0, x24]
  40d078:	cmp	w0, #0x0
  40d07c:	cset	w19, ne  // ne = any
  40d080:	b	40cfa0 <__fxstatat@plt+0x9eb0>
  40d084:	cmp	w23, #0x2
  40d088:	cset	w1, eq  // eq = none
  40d08c:	cmp	w1, #0x0
  40d090:	ldr	w0, [sp, #112]
  40d094:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d098:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  40d09c:	b.eq	40d19c <__fxstatat@plt+0xa0ac>  // b.none
  40d0a0:	eor	w0, w0, #0x1
  40d0a4:	and	w0, w0, #0xff
  40d0a8:	cmp	w1, #0x0
  40d0ac:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d0b0:	cset	w1, ne  // ne = any
  40d0b4:	ldr	w2, [sp, #180]
  40d0b8:	ands	w1, w2, w1
  40d0bc:	b.eq	40d130 <__fxstatat@plt+0xa040>  // b.none
  40d0c0:	ldr	w0, [sp, #128]
  40d0c4:	cbnz	w0, 40d0f8 <__fxstatat@plt+0xa008>
  40d0c8:	cmp	x26, #0x0
  40d0cc:	cset	w0, eq  // eq = none
  40d0d0:	ldr	x2, [sp, #192]
  40d0d4:	cmp	x2, #0x0
  40d0d8:	csel	w0, w0, wzr, ne  // ne = any
  40d0dc:	str	w0, [sp, #180]
  40d0e0:	mov	w23, #0x2                   	// #2
  40d0e4:	cbz	w0, 40d12c <__fxstatat@plt+0xa03c>
  40d0e8:	ldr	w0, [sp, #128]
  40d0ec:	str	w0, [sp, #112]
  40d0f0:	ldr	x26, [sp, #192]
  40d0f4:	b	40c3c0 <__fxstatat@plt+0x92d0>
  40d0f8:	ldr	x0, [sp, #240]
  40d0fc:	str	x0, [sp]
  40d100:	ldr	x7, [sp, #200]
  40d104:	ldr	x6, [sp, #152]
  40d108:	ldr	w5, [sp, #184]
  40d10c:	mov	w4, #0x5                   	// #5
  40d110:	mov	x3, x25
  40d114:	ldr	x2, [sp, #136]
  40d118:	ldr	x1, [sp, #192]
  40d11c:	mov	x0, x28
  40d120:	bl	40c340 <__fxstatat@plt+0x9250>
  40d124:	mov	x27, x0
  40d128:	b	40d228 <__fxstatat@plt+0xa138>
  40d12c:	mov	w0, w1
  40d130:	ldr	x1, [sp, #160]
  40d134:	cmp	x1, #0x0
  40d138:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d13c:	b.eq	40d178 <__fxstatat@plt+0xa088>  // b.none
  40d140:	mov	x0, x1
  40d144:	ldrb	w2, [x1]
  40d148:	cbz	w2, 40d178 <__fxstatat@plt+0xa088>
  40d14c:	mov	x1, x27
  40d150:	sub	x0, x0, x27
  40d154:	b	40d164 <__fxstatat@plt+0xa074>
  40d158:	add	x1, x1, #0x1
  40d15c:	ldrb	w2, [x0, x1]
  40d160:	cbz	w2, 40d174 <__fxstatat@plt+0xa084>
  40d164:	cmp	x26, x1
  40d168:	b.ls	40d158 <__fxstatat@plt+0xa068>  // b.plast
  40d16c:	strb	w2, [x28, x1]
  40d170:	b	40d158 <__fxstatat@plt+0xa068>
  40d174:	mov	x27, x1
  40d178:	cmp	x26, x27
  40d17c:	b.ls	40d228 <__fxstatat@plt+0xa138>  // b.plast
  40d180:	strb	wzr, [x28, x27]
  40d184:	b	40d228 <__fxstatat@plt+0xa138>
  40d188:	mov	x24, x25
  40d18c:	mov	w25, w23
  40d190:	ldr	w0, [sp, #112]
  40d194:	str	w0, [sp, #132]
  40d198:	b	40d1e0 <__fxstatat@plt+0xa0f0>
  40d19c:	mov	x24, x25
  40d1a0:	mov	w25, #0x2                   	// #2
  40d1a4:	b	40d1e0 <__fxstatat@plt+0xa0f0>
  40d1a8:	mov	x24, x25
  40d1ac:	mov	w25, w23
  40d1b0:	b	40d1e0 <__fxstatat@plt+0xa0f0>
  40d1b4:	mov	x24, x25
  40d1b8:	mov	w25, w23
  40d1bc:	b	40d1e0 <__fxstatat@plt+0xa0f0>
  40d1c0:	mov	x24, x25
  40d1c4:	mov	w25, w23
  40d1c8:	b	40d1e0 <__fxstatat@plt+0xa0f0>
  40d1cc:	mov	x24, x25
  40d1d0:	mov	w25, w23
  40d1d4:	b	40d1e0 <__fxstatat@plt+0xa0f0>
  40d1d8:	mov	x24, x25
  40d1dc:	mov	w25, w23
  40d1e0:	ldr	w0, [sp, #132]
  40d1e4:	cmp	w0, #0x0
  40d1e8:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40d1ec:	mov	w0, #0x4                   	// #4
  40d1f0:	csel	w25, w25, w0, ne  // ne = any
  40d1f4:	ldr	x0, [sp, #240]
  40d1f8:	str	x0, [sp]
  40d1fc:	ldr	x7, [sp, #200]
  40d200:	mov	x6, #0x0                   	// #0
  40d204:	ldr	w0, [sp, #184]
  40d208:	and	w5, w0, #0xfffffffd
  40d20c:	mov	w4, w25
  40d210:	mov	x3, x24
  40d214:	ldr	x2, [sp, #136]
  40d218:	mov	x1, x26
  40d21c:	mov	x0, x28
  40d220:	bl	40c340 <__fxstatat@plt+0x9250>
  40d224:	mov	x27, x0
  40d228:	mov	x0, x27
  40d22c:	ldp	x19, x20, [sp, #32]
  40d230:	ldp	x21, x22, [sp, #48]
  40d234:	ldp	x23, x24, [sp, #64]
  40d238:	ldp	x25, x26, [sp, #80]
  40d23c:	ldp	x27, x28, [sp, #96]
  40d240:	ldp	x29, x30, [sp, #16]
  40d244:	add	sp, sp, #0xf0
  40d248:	ret
  40d24c:	mov	x24, x25
  40d250:	mov	w25, w23
  40d254:	b	40d1f4 <__fxstatat@plt+0xa104>
  40d258:	add	x27, x27, #0x4
  40d25c:	str	w0, [sp, #124]
  40d260:	mov	w19, #0x0                   	// #0
  40d264:	mov	w20, #0x30                  	// #48
  40d268:	b	40cecc <__fxstatat@plt+0x9ddc>
  40d26c:	ldr	x0, [sp, #136]
  40d270:	ldrb	w20, [x0, x24]
  40d274:	cmp	w20, #0x7e
  40d278:	b.hi	40cb54 <__fxstatat@plt+0x9a64>  // b.pmore
  40d27c:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40d280:	add	x0, x0, #0x490
  40d284:	ldrh	w0, [x0, w20, uxtw #1]
  40d288:	adr	x1, 40d294 <__fxstatat@plt+0xa1a4>
  40d28c:	add	x0, x1, w0, sxth #2
  40d290:	br	x0
  40d294:	sub	sp, sp, #0x80
  40d298:	stp	x29, x30, [sp, #16]
  40d29c:	add	x29, sp, #0x10
  40d2a0:	stp	x19, x20, [sp, #32]
  40d2a4:	stp	x21, x22, [sp, #48]
  40d2a8:	stp	x23, x24, [sp, #64]
  40d2ac:	stp	x25, x26, [sp, #80]
  40d2b0:	stp	x27, x28, [sp, #96]
  40d2b4:	mov	w19, w0
  40d2b8:	str	x1, [sp, #112]
  40d2bc:	str	x2, [sp, #120]
  40d2c0:	mov	x20, x3
  40d2c4:	bl	403040 <__errno_location@plt>
  40d2c8:	mov	x23, x0
  40d2cc:	ldr	w28, [x0]
  40d2d0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40d2d4:	ldr	x21, [x0, #1088]
  40d2d8:	tbnz	w19, #31, 40d41c <__fxstatat@plt+0xa32c>
  40d2dc:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40d2e0:	ldr	w0, [x0, #1096]
  40d2e4:	cmp	w0, w19
  40d2e8:	b.gt	40d34c <__fxstatat@plt+0xa25c>
  40d2ec:	mov	w0, #0x7fffffff            	// #2147483647
  40d2f0:	cmp	w19, w0
  40d2f4:	b.eq	40d420 <__fxstatat@plt+0xa330>  // b.none
  40d2f8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40d2fc:	add	x0, x0, #0x440
  40d300:	add	x0, x0, #0x10
  40d304:	cmp	x21, x0
  40d308:	b.eq	40d424 <__fxstatat@plt+0xa334>  // b.none
  40d30c:	add	w24, w19, #0x1
  40d310:	sbfiz	x1, x24, #4, #32
  40d314:	mov	x0, x21
  40d318:	bl	40fc0c <__fxstatat@plt+0xcb1c>
  40d31c:	mov	x21, x0
  40d320:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40d324:	str	x21, [x0, #1088]
  40d328:	adrp	x22, 42b000 <__fxstatat@plt+0x27f10>
  40d32c:	add	x22, x22, #0x440
  40d330:	ldr	w0, [x22, #8]
  40d334:	sub	w2, w24, w0
  40d338:	sbfiz	x2, x2, #4, #32
  40d33c:	mov	w1, #0x0                   	// #0
  40d340:	add	x0, x21, w0, sxtw #4
  40d344:	bl	402bd0 <memset@plt>
  40d348:	str	w24, [x22, #8]
  40d34c:	sbfiz	x19, x19, #4, #32
  40d350:	add	x27, x21, x19
  40d354:	ldr	x25, [x21, x19]
  40d358:	ldr	x22, [x27, #8]
  40d35c:	ldr	w24, [x20, #4]
  40d360:	orr	w24, w24, #0x1
  40d364:	add	x26, x20, #0x8
  40d368:	ldr	x0, [x20, #48]
  40d36c:	str	x0, [sp]
  40d370:	ldr	x7, [x20, #40]
  40d374:	mov	x6, x26
  40d378:	mov	w5, w24
  40d37c:	ldr	w4, [x20]
  40d380:	ldr	x3, [sp, #120]
  40d384:	ldr	x2, [sp, #112]
  40d388:	mov	x1, x25
  40d38c:	mov	x0, x22
  40d390:	bl	40c340 <__fxstatat@plt+0x9250>
  40d394:	cmp	x25, x0
  40d398:	b.hi	40d3f4 <__fxstatat@plt+0xa304>  // b.pmore
  40d39c:	add	x25, x0, #0x1
  40d3a0:	str	x25, [x21, x19]
  40d3a4:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40d3a8:	add	x0, x0, #0x940
  40d3ac:	cmp	x22, x0
  40d3b0:	b.eq	40d3bc <__fxstatat@plt+0xa2cc>  // b.none
  40d3b4:	mov	x0, x22
  40d3b8:	bl	402e00 <free@plt>
  40d3bc:	mov	x0, x25
  40d3c0:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  40d3c4:	mov	x22, x0
  40d3c8:	str	x0, [x27, #8]
  40d3cc:	ldr	x1, [x20, #48]
  40d3d0:	str	x1, [sp]
  40d3d4:	ldr	x7, [x20, #40]
  40d3d8:	mov	x6, x26
  40d3dc:	mov	w5, w24
  40d3e0:	ldr	w4, [x20]
  40d3e4:	ldr	x3, [sp, #120]
  40d3e8:	ldr	x2, [sp, #112]
  40d3ec:	mov	x1, x25
  40d3f0:	bl	40c340 <__fxstatat@plt+0x9250>
  40d3f4:	str	w28, [x23]
  40d3f8:	mov	x0, x22
  40d3fc:	ldp	x19, x20, [sp, #32]
  40d400:	ldp	x21, x22, [sp, #48]
  40d404:	ldp	x23, x24, [sp, #64]
  40d408:	ldp	x25, x26, [sp, #80]
  40d40c:	ldp	x27, x28, [sp, #96]
  40d410:	ldp	x29, x30, [sp, #16]
  40d414:	add	sp, sp, #0x80
  40d418:	ret
  40d41c:	bl	402ce0 <abort@plt>
  40d420:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40d424:	add	w24, w19, #0x1
  40d428:	sbfiz	x1, x24, #4, #32
  40d42c:	mov	x0, #0x0                   	// #0
  40d430:	bl	40fc0c <__fxstatat@plt+0xcb1c>
  40d434:	mov	x21, x0
  40d438:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40d43c:	add	x1, x0, #0x440
  40d440:	str	x21, [x0, #1088]
  40d444:	ldp	x0, x1, [x1, #16]
  40d448:	stp	x0, x1, [x21]
  40d44c:	b	40d328 <__fxstatat@plt+0xa238>
  40d450:	stp	x29, x30, [sp, #-48]!
  40d454:	mov	x29, sp
  40d458:	stp	x19, x20, [sp, #16]
  40d45c:	str	x21, [sp, #32]
  40d460:	mov	x20, x0
  40d464:	bl	403040 <__errno_location@plt>
  40d468:	mov	x19, x0
  40d46c:	ldr	w21, [x0]
  40d470:	adrp	x2, 42b000 <__fxstatat@plt+0x27f10>
  40d474:	add	x2, x2, #0x940
  40d478:	add	x2, x2, #0x100
  40d47c:	cmp	x20, #0x0
  40d480:	mov	x1, #0x38                  	// #56
  40d484:	csel	x0, x2, x20, eq  // eq = none
  40d488:	bl	40fdbc <__fxstatat@plt+0xcccc>
  40d48c:	str	w21, [x19]
  40d490:	ldp	x19, x20, [sp, #16]
  40d494:	ldr	x21, [sp, #32]
  40d498:	ldp	x29, x30, [sp], #48
  40d49c:	ret
  40d4a0:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40d4a4:	add	x1, x1, #0x940
  40d4a8:	add	x1, x1, #0x100
  40d4ac:	cmp	x0, #0x0
  40d4b0:	csel	x0, x1, x0, eq  // eq = none
  40d4b4:	ldr	w0, [x0]
  40d4b8:	ret
  40d4bc:	adrp	x2, 42b000 <__fxstatat@plt+0x27f10>
  40d4c0:	add	x2, x2, #0x940
  40d4c4:	add	x2, x2, #0x100
  40d4c8:	cmp	x0, #0x0
  40d4cc:	csel	x0, x2, x0, eq  // eq = none
  40d4d0:	str	w1, [x0]
  40d4d4:	ret
  40d4d8:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40d4dc:	add	x3, x3, #0x940
  40d4e0:	add	x3, x3, #0x100
  40d4e4:	cmp	x0, #0x0
  40d4e8:	csel	x0, x3, x0, eq  // eq = none
  40d4ec:	add	x0, x0, #0x8
  40d4f0:	ubfx	x4, x1, #5, #3
  40d4f4:	and	w1, w1, #0x1f
  40d4f8:	ldr	w5, [x0, x4, lsl #2]
  40d4fc:	lsr	w3, w5, w1
  40d500:	eor	w2, w3, w2
  40d504:	and	w2, w2, #0x1
  40d508:	lsl	w2, w2, w1
  40d50c:	eor	w2, w2, w5
  40d510:	str	w2, [x0, x4, lsl #2]
  40d514:	and	w0, w3, #0x1
  40d518:	ret
  40d51c:	mov	x2, x0
  40d520:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40d524:	add	x0, x0, #0x940
  40d528:	add	x0, x0, #0x100
  40d52c:	cmp	x2, #0x0
  40d530:	csel	x2, x0, x2, eq  // eq = none
  40d534:	ldr	w0, [x2, #4]
  40d538:	str	w1, [x2, #4]
  40d53c:	ret
  40d540:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40d544:	add	x3, x3, #0x940
  40d548:	add	x3, x3, #0x100
  40d54c:	cmp	x0, #0x0
  40d550:	csel	x0, x3, x0, eq  // eq = none
  40d554:	mov	w3, #0xa                   	// #10
  40d558:	str	w3, [x0]
  40d55c:	cmp	x1, #0x0
  40d560:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40d564:	b.eq	40d574 <__fxstatat@plt+0xa484>  // b.none
  40d568:	str	x1, [x0, #40]
  40d56c:	str	x2, [x0, #48]
  40d570:	ret
  40d574:	stp	x29, x30, [sp, #-16]!
  40d578:	mov	x29, sp
  40d57c:	bl	402ce0 <abort@plt>
  40d580:	sub	sp, sp, #0x60
  40d584:	stp	x29, x30, [sp, #16]
  40d588:	add	x29, sp, #0x10
  40d58c:	stp	x19, x20, [sp, #32]
  40d590:	stp	x21, x22, [sp, #48]
  40d594:	stp	x23, x24, [sp, #64]
  40d598:	str	x25, [sp, #80]
  40d59c:	mov	x21, x0
  40d5a0:	mov	x22, x1
  40d5a4:	mov	x23, x2
  40d5a8:	mov	x24, x3
  40d5ac:	mov	x19, x4
  40d5b0:	adrp	x4, 42b000 <__fxstatat@plt+0x27f10>
  40d5b4:	add	x4, x4, #0x940
  40d5b8:	add	x4, x4, #0x100
  40d5bc:	cmp	x19, #0x0
  40d5c0:	csel	x19, x4, x19, eq  // eq = none
  40d5c4:	bl	403040 <__errno_location@plt>
  40d5c8:	mov	x20, x0
  40d5cc:	ldr	w25, [x0]
  40d5d0:	ldr	x7, [x19, #40]
  40d5d4:	ldr	w5, [x19, #4]
  40d5d8:	ldr	w4, [x19]
  40d5dc:	ldr	x0, [x19, #48]
  40d5e0:	str	x0, [sp]
  40d5e4:	add	x6, x19, #0x8
  40d5e8:	mov	x3, x24
  40d5ec:	mov	x2, x23
  40d5f0:	mov	x1, x22
  40d5f4:	mov	x0, x21
  40d5f8:	bl	40c340 <__fxstatat@plt+0x9250>
  40d5fc:	str	w25, [x20]
  40d600:	ldp	x19, x20, [sp, #32]
  40d604:	ldp	x21, x22, [sp, #48]
  40d608:	ldp	x23, x24, [sp, #64]
  40d60c:	ldr	x25, [sp, #80]
  40d610:	ldp	x29, x30, [sp, #16]
  40d614:	add	sp, sp, #0x60
  40d618:	ret
  40d61c:	sub	sp, sp, #0x80
  40d620:	stp	x29, x30, [sp, #16]
  40d624:	add	x29, sp, #0x10
  40d628:	stp	x19, x20, [sp, #32]
  40d62c:	stp	x21, x22, [sp, #48]
  40d630:	stp	x23, x24, [sp, #64]
  40d634:	stp	x25, x26, [sp, #80]
  40d638:	stp	x27, x28, [sp, #96]
  40d63c:	mov	x22, x0
  40d640:	mov	x23, x1
  40d644:	mov	x20, x2
  40d648:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40d64c:	add	x0, x0, #0x940
  40d650:	add	x0, x0, #0x100
  40d654:	cmp	x3, #0x0
  40d658:	csel	x19, x0, x3, eq  // eq = none
  40d65c:	bl	403040 <__errno_location@plt>
  40d660:	mov	x21, x0
  40d664:	ldr	w28, [x0]
  40d668:	cmp	x20, #0x0
  40d66c:	cset	w24, eq  // eq = none
  40d670:	ldr	w0, [x19, #4]
  40d674:	orr	w24, w24, w0
  40d678:	add	x27, x19, #0x8
  40d67c:	ldr	x7, [x19, #40]
  40d680:	ldr	w4, [x19]
  40d684:	ldr	x0, [x19, #48]
  40d688:	str	x0, [sp]
  40d68c:	mov	x6, x27
  40d690:	mov	w5, w24
  40d694:	mov	x3, x23
  40d698:	mov	x2, x22
  40d69c:	mov	x1, #0x0                   	// #0
  40d6a0:	mov	x0, #0x0                   	// #0
  40d6a4:	bl	40c340 <__fxstatat@plt+0x9250>
  40d6a8:	mov	x25, x0
  40d6ac:	add	x26, x0, #0x1
  40d6b0:	mov	x0, x26
  40d6b4:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  40d6b8:	str	x0, [sp, #120]
  40d6bc:	ldr	x7, [x19, #40]
  40d6c0:	ldr	w4, [x19]
  40d6c4:	ldr	x1, [x19, #48]
  40d6c8:	str	x1, [sp]
  40d6cc:	mov	x6, x27
  40d6d0:	mov	w5, w24
  40d6d4:	mov	x3, x23
  40d6d8:	mov	x2, x22
  40d6dc:	mov	x1, x26
  40d6e0:	bl	40c340 <__fxstatat@plt+0x9250>
  40d6e4:	str	w28, [x21]
  40d6e8:	cbz	x20, 40d6f0 <__fxstatat@plt+0xa600>
  40d6ec:	str	x25, [x20]
  40d6f0:	ldr	x0, [sp, #120]
  40d6f4:	ldp	x19, x20, [sp, #32]
  40d6f8:	ldp	x21, x22, [sp, #48]
  40d6fc:	ldp	x23, x24, [sp, #64]
  40d700:	ldp	x25, x26, [sp, #80]
  40d704:	ldp	x27, x28, [sp, #96]
  40d708:	ldp	x29, x30, [sp, #16]
  40d70c:	add	sp, sp, #0x80
  40d710:	ret
  40d714:	stp	x29, x30, [sp, #-16]!
  40d718:	mov	x29, sp
  40d71c:	mov	x3, x2
  40d720:	mov	x2, #0x0                   	// #0
  40d724:	bl	40d61c <__fxstatat@plt+0xa52c>
  40d728:	ldp	x29, x30, [sp], #16
  40d72c:	ret
  40d730:	stp	x29, x30, [sp, #-48]!
  40d734:	mov	x29, sp
  40d738:	stp	x19, x20, [sp, #16]
  40d73c:	str	x21, [sp, #32]
  40d740:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40d744:	add	x1, x0, #0x440
  40d748:	ldr	x21, [x0, #1088]
  40d74c:	ldr	w20, [x1, #8]
  40d750:	cmp	w20, #0x1
  40d754:	b.le	40d778 <__fxstatat@plt+0xa688>
  40d758:	add	x19, x21, #0x18
  40d75c:	sub	w20, w20, #0x2
  40d760:	add	x0, x21, #0x28
  40d764:	add	x20, x0, x20, lsl #4
  40d768:	ldr	x0, [x19], #16
  40d76c:	bl	402e00 <free@plt>
  40d770:	cmp	x19, x20
  40d774:	b.ne	40d768 <__fxstatat@plt+0xa678>  // b.any
  40d778:	ldr	x0, [x21, #8]
  40d77c:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40d780:	add	x1, x1, #0x940
  40d784:	cmp	x0, x1
  40d788:	b.eq	40d7ac <__fxstatat@plt+0xa6bc>  // b.none
  40d78c:	bl	402e00 <free@plt>
  40d790:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40d794:	add	x0, x0, #0x440
  40d798:	mov	x1, #0x100                 	// #256
  40d79c:	str	x1, [x0, #16]
  40d7a0:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40d7a4:	add	x1, x1, #0x940
  40d7a8:	str	x1, [x0, #24]
  40d7ac:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40d7b0:	add	x0, x0, #0x440
  40d7b4:	add	x0, x0, #0x10
  40d7b8:	cmp	x21, x0
  40d7bc:	b.eq	40d7d8 <__fxstatat@plt+0xa6e8>  // b.none
  40d7c0:	mov	x0, x21
  40d7c4:	bl	402e00 <free@plt>
  40d7c8:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40d7cc:	add	x0, x1, #0x440
  40d7d0:	add	x0, x0, #0x10
  40d7d4:	str	x0, [x1, #1088]
  40d7d8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40d7dc:	mov	w1, #0x1                   	// #1
  40d7e0:	str	w1, [x0, #1096]
  40d7e4:	ldp	x19, x20, [sp, #16]
  40d7e8:	ldr	x21, [sp, #32]
  40d7ec:	ldp	x29, x30, [sp], #48
  40d7f0:	ret
  40d7f4:	stp	x29, x30, [sp, #-16]!
  40d7f8:	mov	x29, sp
  40d7fc:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40d800:	add	x3, x3, #0x940
  40d804:	add	x3, x3, #0x100
  40d808:	mov	x2, #0xffffffffffffffff    	// #-1
  40d80c:	bl	40d294 <__fxstatat@plt+0xa1a4>
  40d810:	ldp	x29, x30, [sp], #16
  40d814:	ret
  40d818:	stp	x29, x30, [sp, #-16]!
  40d81c:	mov	x29, sp
  40d820:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40d824:	add	x3, x3, #0x940
  40d828:	add	x3, x3, #0x100
  40d82c:	bl	40d294 <__fxstatat@plt+0xa1a4>
  40d830:	ldp	x29, x30, [sp], #16
  40d834:	ret
  40d838:	stp	x29, x30, [sp, #-16]!
  40d83c:	mov	x29, sp
  40d840:	mov	x1, x0
  40d844:	mov	w0, #0x0                   	// #0
  40d848:	bl	40d7f4 <__fxstatat@plt+0xa704>
  40d84c:	ldp	x29, x30, [sp], #16
  40d850:	ret
  40d854:	stp	x29, x30, [sp, #-16]!
  40d858:	mov	x29, sp
  40d85c:	mov	x2, x1
  40d860:	mov	x1, x0
  40d864:	mov	w0, #0x0                   	// #0
  40d868:	bl	40d818 <__fxstatat@plt+0xa728>
  40d86c:	ldp	x29, x30, [sp], #16
  40d870:	ret
  40d874:	stp	x29, x30, [sp, #-96]!
  40d878:	mov	x29, sp
  40d87c:	stp	x19, x20, [sp, #16]
  40d880:	mov	w19, w0
  40d884:	mov	w0, w1
  40d888:	mov	x20, x2
  40d88c:	add	x8, sp, #0x28
  40d890:	bl	40c1c0 <__fxstatat@plt+0x90d0>
  40d894:	add	x3, sp, #0x28
  40d898:	mov	x2, #0xffffffffffffffff    	// #-1
  40d89c:	mov	x1, x20
  40d8a0:	mov	w0, w19
  40d8a4:	bl	40d294 <__fxstatat@plt+0xa1a4>
  40d8a8:	ldp	x19, x20, [sp, #16]
  40d8ac:	ldp	x29, x30, [sp], #96
  40d8b0:	ret
  40d8b4:	stp	x29, x30, [sp, #-112]!
  40d8b8:	mov	x29, sp
  40d8bc:	stp	x19, x20, [sp, #16]
  40d8c0:	str	x21, [sp, #32]
  40d8c4:	mov	w19, w0
  40d8c8:	mov	w0, w1
  40d8cc:	mov	x20, x2
  40d8d0:	mov	x21, x3
  40d8d4:	add	x8, sp, #0x38
  40d8d8:	bl	40c1c0 <__fxstatat@plt+0x90d0>
  40d8dc:	add	x3, sp, #0x38
  40d8e0:	mov	x2, x21
  40d8e4:	mov	x1, x20
  40d8e8:	mov	w0, w19
  40d8ec:	bl	40d294 <__fxstatat@plt+0xa1a4>
  40d8f0:	ldp	x19, x20, [sp, #16]
  40d8f4:	ldr	x21, [sp, #32]
  40d8f8:	ldp	x29, x30, [sp], #112
  40d8fc:	ret
  40d900:	stp	x29, x30, [sp, #-16]!
  40d904:	mov	x29, sp
  40d908:	mov	x2, x1
  40d90c:	mov	w1, w0
  40d910:	mov	w0, #0x0                   	// #0
  40d914:	bl	40d874 <__fxstatat@plt+0xa784>
  40d918:	ldp	x29, x30, [sp], #16
  40d91c:	ret
  40d920:	stp	x29, x30, [sp, #-16]!
  40d924:	mov	x29, sp
  40d928:	mov	x3, x2
  40d92c:	mov	x2, x1
  40d930:	mov	w1, w0
  40d934:	mov	w0, #0x0                   	// #0
  40d938:	bl	40d8b4 <__fxstatat@plt+0xa7c4>
  40d93c:	ldp	x29, x30, [sp], #16
  40d940:	ret
  40d944:	stp	x29, x30, [sp, #-96]!
  40d948:	mov	x29, sp
  40d94c:	stp	x19, x20, [sp, #16]
  40d950:	mov	x19, x0
  40d954:	mov	x20, x1
  40d958:	and	w1, w2, #0xff
  40d95c:	adrp	x2, 42b000 <__fxstatat@plt+0x27f10>
  40d960:	add	x2, x2, #0x940
  40d964:	add	x0, x2, #0x100
  40d968:	ldp	x2, x3, [x2, #256]
  40d96c:	stp	x2, x3, [sp, #40]
  40d970:	ldp	x2, x3, [x0, #16]
  40d974:	stp	x2, x3, [sp, #56]
  40d978:	ldp	x2, x3, [x0, #32]
  40d97c:	stp	x2, x3, [sp, #72]
  40d980:	ldr	x0, [x0, #48]
  40d984:	str	x0, [sp, #88]
  40d988:	mov	w2, #0x1                   	// #1
  40d98c:	add	x0, sp, #0x28
  40d990:	bl	40d4d8 <__fxstatat@plt+0xa3e8>
  40d994:	add	x3, sp, #0x28
  40d998:	mov	x2, x20
  40d99c:	mov	x1, x19
  40d9a0:	mov	w0, #0x0                   	// #0
  40d9a4:	bl	40d294 <__fxstatat@plt+0xa1a4>
  40d9a8:	ldp	x19, x20, [sp, #16]
  40d9ac:	ldp	x29, x30, [sp], #96
  40d9b0:	ret
  40d9b4:	stp	x29, x30, [sp, #-16]!
  40d9b8:	mov	x29, sp
  40d9bc:	mov	w2, w1
  40d9c0:	mov	x1, #0xffffffffffffffff    	// #-1
  40d9c4:	bl	40d944 <__fxstatat@plt+0xa854>
  40d9c8:	ldp	x29, x30, [sp], #16
  40d9cc:	ret
  40d9d0:	stp	x29, x30, [sp, #-16]!
  40d9d4:	mov	x29, sp
  40d9d8:	mov	w1, #0x3a                  	// #58
  40d9dc:	bl	40d9b4 <__fxstatat@plt+0xa8c4>
  40d9e0:	ldp	x29, x30, [sp], #16
  40d9e4:	ret
  40d9e8:	stp	x29, x30, [sp, #-16]!
  40d9ec:	mov	x29, sp
  40d9f0:	mov	w2, #0x3a                  	// #58
  40d9f4:	bl	40d944 <__fxstatat@plt+0xa854>
  40d9f8:	ldp	x29, x30, [sp], #16
  40d9fc:	ret
  40da00:	stp	x29, x30, [sp, #-160]!
  40da04:	mov	x29, sp
  40da08:	stp	x19, x20, [sp, #16]
  40da0c:	mov	w19, w0
  40da10:	mov	w0, w1
  40da14:	mov	x20, x2
  40da18:	add	x8, sp, #0x20
  40da1c:	bl	40c1c0 <__fxstatat@plt+0x90d0>
  40da20:	ldp	x0, x1, [sp, #32]
  40da24:	stp	x0, x1, [sp, #104]
  40da28:	ldp	x0, x1, [sp, #48]
  40da2c:	stp	x0, x1, [sp, #120]
  40da30:	ldp	x0, x1, [sp, #64]
  40da34:	stp	x0, x1, [sp, #136]
  40da38:	ldr	x0, [sp, #80]
  40da3c:	str	x0, [sp, #152]
  40da40:	mov	w2, #0x1                   	// #1
  40da44:	mov	w1, #0x3a                  	// #58
  40da48:	add	x0, sp, #0x68
  40da4c:	bl	40d4d8 <__fxstatat@plt+0xa3e8>
  40da50:	add	x3, sp, #0x68
  40da54:	mov	x2, #0xffffffffffffffff    	// #-1
  40da58:	mov	x1, x20
  40da5c:	mov	w0, w19
  40da60:	bl	40d294 <__fxstatat@plt+0xa1a4>
  40da64:	ldp	x19, x20, [sp, #16]
  40da68:	ldp	x29, x30, [sp], #160
  40da6c:	ret
  40da70:	stp	x29, x30, [sp, #-112]!
  40da74:	mov	x29, sp
  40da78:	stp	x19, x20, [sp, #16]
  40da7c:	str	x21, [sp, #32]
  40da80:	mov	w19, w0
  40da84:	mov	x20, x3
  40da88:	mov	x21, x4
  40da8c:	adrp	x5, 42b000 <__fxstatat@plt+0x27f10>
  40da90:	add	x5, x5, #0x940
  40da94:	add	x0, x5, #0x100
  40da98:	ldp	x4, x5, [x5, #256]
  40da9c:	stp	x4, x5, [sp, #56]
  40daa0:	ldp	x4, x5, [x0, #16]
  40daa4:	stp	x4, x5, [sp, #72]
  40daa8:	ldp	x4, x5, [x0, #32]
  40daac:	stp	x4, x5, [sp, #88]
  40dab0:	ldr	x0, [x0, #48]
  40dab4:	str	x0, [sp, #104]
  40dab8:	add	x0, sp, #0x38
  40dabc:	bl	40d540 <__fxstatat@plt+0xa450>
  40dac0:	add	x3, sp, #0x38
  40dac4:	mov	x2, x21
  40dac8:	mov	x1, x20
  40dacc:	mov	w0, w19
  40dad0:	bl	40d294 <__fxstatat@plt+0xa1a4>
  40dad4:	ldp	x19, x20, [sp, #16]
  40dad8:	ldr	x21, [sp, #32]
  40dadc:	ldp	x29, x30, [sp], #112
  40dae0:	ret
  40dae4:	stp	x29, x30, [sp, #-16]!
  40dae8:	mov	x29, sp
  40daec:	mov	x4, #0xffffffffffffffff    	// #-1
  40daf0:	bl	40da70 <__fxstatat@plt+0xa980>
  40daf4:	ldp	x29, x30, [sp], #16
  40daf8:	ret
  40dafc:	stp	x29, x30, [sp, #-16]!
  40db00:	mov	x29, sp
  40db04:	mov	x3, x2
  40db08:	mov	x2, x1
  40db0c:	mov	x1, x0
  40db10:	mov	w0, #0x0                   	// #0
  40db14:	bl	40dae4 <__fxstatat@plt+0xa9f4>
  40db18:	ldp	x29, x30, [sp], #16
  40db1c:	ret
  40db20:	stp	x29, x30, [sp, #-16]!
  40db24:	mov	x29, sp
  40db28:	mov	x4, x3
  40db2c:	mov	x3, x2
  40db30:	mov	x2, x1
  40db34:	mov	x1, x0
  40db38:	mov	w0, #0x0                   	// #0
  40db3c:	bl	40da70 <__fxstatat@plt+0xa980>
  40db40:	ldp	x29, x30, [sp], #16
  40db44:	ret
  40db48:	stp	x29, x30, [sp, #-16]!
  40db4c:	mov	x29, sp
  40db50:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40db54:	add	x3, x3, #0x440
  40db58:	add	x3, x3, #0x20
  40db5c:	bl	40d294 <__fxstatat@plt+0xa1a4>
  40db60:	ldp	x29, x30, [sp], #16
  40db64:	ret
  40db68:	stp	x29, x30, [sp, #-16]!
  40db6c:	mov	x29, sp
  40db70:	mov	x2, x1
  40db74:	mov	x1, x0
  40db78:	mov	w0, #0x0                   	// #0
  40db7c:	bl	40db48 <__fxstatat@plt+0xaa58>
  40db80:	ldp	x29, x30, [sp], #16
  40db84:	ret
  40db88:	stp	x29, x30, [sp, #-16]!
  40db8c:	mov	x29, sp
  40db90:	mov	x2, #0xffffffffffffffff    	// #-1
  40db94:	bl	40db48 <__fxstatat@plt+0xaa58>
  40db98:	ldp	x29, x30, [sp], #16
  40db9c:	ret
  40dba0:	stp	x29, x30, [sp, #-16]!
  40dba4:	mov	x29, sp
  40dba8:	mov	x1, x0
  40dbac:	mov	w0, #0x0                   	// #0
  40dbb0:	bl	40db88 <__fxstatat@plt+0xaa98>
  40dbb4:	ldp	x29, x30, [sp], #16
  40dbb8:	ret
  40dbbc:	stp	x29, x30, [sp, #-336]!
  40dbc0:	mov	x29, sp
  40dbc4:	stp	x19, x20, [sp, #16]
  40dbc8:	stp	x23, x24, [sp, #48]
  40dbcc:	stp	x25, x26, [sp, #64]
  40dbd0:	mov	w25, w0
  40dbd4:	mov	x23, x1
  40dbd8:	mov	w24, w2
  40dbdc:	mov	x26, x3
  40dbe0:	mov	w20, w4
  40dbe4:	bl	402e10 <renameat2@plt>
  40dbe8:	mov	w19, w0
  40dbec:	tbz	w0, #31, 40ddf8 <__fxstatat@plt+0xad08>
  40dbf0:	stp	x21, x22, [sp, #32]
  40dbf4:	bl	403040 <__errno_location@plt>
  40dbf8:	mov	x21, x0
  40dbfc:	ldr	w0, [x0]
  40dc00:	sub	w1, w0, #0x16
  40dc04:	tst	w1, #0xffffffef
  40dc08:	cset	w22, ne  // ne = any
  40dc0c:	cmp	w0, #0x5f
  40dc10:	csel	w22, w22, wzr, ne  // ne = any
  40dc14:	cbnz	w22, 40ddf4 <__fxstatat@plt+0xad04>
  40dc18:	cbz	w20, 40dc5c <__fxstatat@plt+0xab6c>
  40dc1c:	tst	w20, #0xfffffffe
  40dc20:	b.ne	40dcf0 <__fxstatat@plt+0xac00>  // b.any
  40dc24:	mov	w4, #0x100                 	// #256
  40dc28:	add	x3, sp, #0xd0
  40dc2c:	mov	x2, x26
  40dc30:	mov	w1, w24
  40dc34:	mov	w0, #0x0                   	// #0
  40dc38:	bl	4030f0 <__fxstatat@plt>
  40dc3c:	cbz	w0, 40dd04 <__fxstatat@plt+0xac14>
  40dc40:	ldr	w0, [x21]
  40dc44:	cmp	w0, #0x4b
  40dc48:	b.eq	40dd04 <__fxstatat@plt+0xac14>  // b.none
  40dc4c:	mov	w19, #0xffffffff            	// #-1
  40dc50:	cmp	w0, #0x2
  40dc54:	b.ne	40de10 <__fxstatat@plt+0xad20>  // b.any
  40dc58:	mov	w22, #0x1                   	// #1
  40dc5c:	mov	x0, x23
  40dc60:	bl	402920 <strlen@plt>
  40dc64:	mov	x19, x0
  40dc68:	mov	x0, x26
  40dc6c:	bl	402920 <strlen@plt>
  40dc70:	cmp	x19, #0x0
  40dc74:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40dc78:	b.eq	40dd18 <__fxstatat@plt+0xac28>  // b.none
  40dc7c:	add	x19, x23, x19
  40dc80:	ldurb	w2, [x19, #-1]
  40dc84:	add	x0, x26, x0
  40dc88:	ldurb	w1, [x0, #-1]
  40dc8c:	cmp	w2, #0x2f
  40dc90:	mov	w0, #0x2f                  	// #47
  40dc94:	ccmp	w1, w0, #0x4, ne  // ne = any
  40dc98:	b.ne	40dd38 <__fxstatat@plt+0xac48>  // b.any
  40dc9c:	mov	w4, #0x100                 	// #256
  40dca0:	add	x3, sp, #0x50
  40dca4:	mov	x2, x23
  40dca8:	mov	w1, w25
  40dcac:	mov	w0, #0x0                   	// #0
  40dcb0:	bl	4030f0 <__fxstatat@plt>
  40dcb4:	mov	w19, #0xffffffff            	// #-1
  40dcb8:	cbnz	w0, 40de18 <__fxstatat@plt+0xad28>
  40dcbc:	cbz	w22, 40dd68 <__fxstatat@plt+0xac78>
  40dcc0:	ldr	w0, [sp, #96]
  40dcc4:	and	w0, w0, #0xf000
  40dcc8:	cmp	w0, #0x4, lsl #12
  40dccc:	b.ne	40dd58 <__fxstatat@plt+0xac68>  // b.any
  40dcd0:	mov	x3, x26
  40dcd4:	mov	w2, w24
  40dcd8:	mov	x1, x23
  40dcdc:	mov	w0, w25
  40dce0:	bl	402e50 <renameat@plt>
  40dce4:	mov	w19, w0
  40dce8:	ldp	x21, x22, [sp, #32]
  40dcec:	b	40ddf8 <__fxstatat@plt+0xad08>
  40dcf0:	mov	w0, #0x5f                  	// #95
  40dcf4:	str	w0, [x21]
  40dcf8:	mov	w19, #0xffffffff            	// #-1
  40dcfc:	ldp	x21, x22, [sp, #32]
  40dd00:	b	40ddf8 <__fxstatat@plt+0xad08>
  40dd04:	mov	w0, #0x11                  	// #17
  40dd08:	str	w0, [x21]
  40dd0c:	mov	w19, #0xffffffff            	// #-1
  40dd10:	ldp	x21, x22, [sp, #32]
  40dd14:	b	40ddf8 <__fxstatat@plt+0xad08>
  40dd18:	mov	x3, x26
  40dd1c:	mov	w2, w24
  40dd20:	mov	x1, x23
  40dd24:	mov	w0, w25
  40dd28:	bl	402e50 <renameat@plt>
  40dd2c:	mov	w19, w0
  40dd30:	ldp	x21, x22, [sp, #32]
  40dd34:	b	40ddf8 <__fxstatat@plt+0xad08>
  40dd38:	mov	x3, x26
  40dd3c:	mov	w2, w24
  40dd40:	mov	x1, x23
  40dd44:	mov	w0, w25
  40dd48:	bl	402e50 <renameat@plt>
  40dd4c:	mov	w19, w0
  40dd50:	ldp	x21, x22, [sp, #32]
  40dd54:	b	40ddf8 <__fxstatat@plt+0xad08>
  40dd58:	mov	w0, #0x2                   	// #2
  40dd5c:	str	w0, [x21]
  40dd60:	ldp	x21, x22, [sp, #32]
  40dd64:	b	40ddf8 <__fxstatat@plt+0xad08>
  40dd68:	mov	w4, #0x100                 	// #256
  40dd6c:	add	x3, sp, #0xd0
  40dd70:	mov	x2, x26
  40dd74:	mov	w1, w24
  40dd78:	mov	w0, #0x0                   	// #0
  40dd7c:	bl	4030f0 <__fxstatat@plt>
  40dd80:	cbz	w0, 40ddac <__fxstatat@plt+0xacbc>
  40dd84:	ldr	w0, [x21]
  40dd88:	mov	w19, #0xffffffff            	// #-1
  40dd8c:	cmp	w0, #0x2
  40dd90:	b.ne	40de20 <__fxstatat@plt+0xad30>  // b.any
  40dd94:	ldr	w0, [sp, #96]
  40dd98:	and	w0, w0, #0xf000
  40dd9c:	cmp	w0, #0x4, lsl #12
  40dda0:	b.eq	40dcd0 <__fxstatat@plt+0xabe0>  // b.none
  40dda4:	ldp	x21, x22, [sp, #32]
  40dda8:	b	40ddf8 <__fxstatat@plt+0xad08>
  40ddac:	ldr	w0, [sp, #224]
  40ddb0:	and	w0, w0, #0xf000
  40ddb4:	cmp	w0, #0x4, lsl #12
  40ddb8:	b.ne	40dde0 <__fxstatat@plt+0xacf0>  // b.any
  40ddbc:	ldr	w0, [sp, #96]
  40ddc0:	and	w0, w0, #0xf000
  40ddc4:	cmp	w0, #0x4, lsl #12
  40ddc8:	b.eq	40dcd0 <__fxstatat@plt+0xabe0>  // b.none
  40ddcc:	mov	w0, #0x15                  	// #21
  40ddd0:	str	w0, [x21]
  40ddd4:	mov	w19, #0xffffffff            	// #-1
  40ddd8:	ldp	x21, x22, [sp, #32]
  40dddc:	b	40ddf8 <__fxstatat@plt+0xad08>
  40dde0:	mov	w0, #0x14                  	// #20
  40dde4:	str	w0, [x21]
  40dde8:	mov	w19, #0xffffffff            	// #-1
  40ddec:	ldp	x21, x22, [sp, #32]
  40ddf0:	b	40ddf8 <__fxstatat@plt+0xad08>
  40ddf4:	ldp	x21, x22, [sp, #32]
  40ddf8:	mov	w0, w19
  40ddfc:	ldp	x19, x20, [sp, #16]
  40de00:	ldp	x23, x24, [sp, #48]
  40de04:	ldp	x25, x26, [sp, #64]
  40de08:	ldp	x29, x30, [sp], #336
  40de0c:	ret
  40de10:	ldp	x21, x22, [sp, #32]
  40de14:	b	40ddf8 <__fxstatat@plt+0xad08>
  40de18:	ldp	x21, x22, [sp, #32]
  40de1c:	b	40ddf8 <__fxstatat@plt+0xad08>
  40de20:	ldp	x21, x22, [sp, #32]
  40de24:	b	40ddf8 <__fxstatat@plt+0xad08>
  40de28:	stp	x29, x30, [sp, #-160]!
  40de2c:	mov	x29, sp
  40de30:	str	x19, [sp, #16]
  40de34:	mov	x19, x0
  40de38:	add	x2, sp, #0x20
  40de3c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40de40:	add	x1, x1, #0x330
  40de44:	mov	w0, #0x0                   	// #0
  40de48:	bl	402f40 <__lxstat@plt>
  40de4c:	cbnz	w0, 40de70 <__fxstatat@plt+0xad80>
  40de50:	ldr	x0, [sp, #40]
  40de54:	str	x0, [x19]
  40de58:	ldr	x0, [sp, #32]
  40de5c:	str	x0, [x19, #8]
  40de60:	mov	x0, x19
  40de64:	ldr	x19, [sp, #16]
  40de68:	ldp	x29, x30, [sp], #160
  40de6c:	ret
  40de70:	mov	x0, #0x0                   	// #0
  40de74:	b	40de64 <__fxstatat@plt+0xad74>
  40de78:	stp	x29, x30, [sp, #-64]!
  40de7c:	mov	x29, sp
  40de80:	stp	x19, x20, [sp, #16]
  40de84:	stp	x21, x22, [sp, #32]
  40de88:	str	x23, [sp, #48]
  40de8c:	mov	w23, w0
  40de90:	mov	x22, x1
  40de94:	mov	x20, x2
  40de98:	mov	x21, #0x7ff00000            	// #2146435072
  40de9c:	b	40dea4 <__fxstatat@plt+0xadb4>
  40dea0:	mov	x20, x21
  40dea4:	mov	x2, x20
  40dea8:	mov	x1, x22
  40deac:	mov	w0, w23
  40deb0:	bl	402cd0 <write@plt>
  40deb4:	mov	x19, x0
  40deb8:	tbz	x0, #63, 40dedc <__fxstatat@plt+0xadec>
  40debc:	bl	403040 <__errno_location@plt>
  40dec0:	ldr	w2, [x0]
  40dec4:	cmp	w2, #0x4
  40dec8:	b.eq	40dea4 <__fxstatat@plt+0xadb4>  // b.none
  40decc:	cmp	x20, x21
  40ded0:	ccmp	w2, #0x16, #0x0, hi  // hi = pmore
  40ded4:	b.eq	40dea0 <__fxstatat@plt+0xadb0>  // b.none
  40ded8:	mov	x0, x19
  40dedc:	ldp	x19, x20, [sp, #16]
  40dee0:	ldp	x21, x22, [sp, #32]
  40dee4:	ldr	x23, [sp, #48]
  40dee8:	ldp	x29, x30, [sp], #64
  40deec:	ret
  40def0:	stp	x29, x30, [sp, #-336]!
  40def4:	mov	x29, sp
  40def8:	stp	x19, x20, [sp, #16]
  40defc:	stp	x21, x22, [sp, #32]
  40df00:	stp	x23, x24, [sp, #48]
  40df04:	str	x25, [sp, #64]
  40df08:	mov	w25, w0
  40df0c:	mov	x22, x1
  40df10:	mov	w24, w2
  40df14:	mov	x21, x3
  40df18:	mov	x0, x1
  40df1c:	bl	40a950 <__fxstatat@plt+0x7860>
  40df20:	mov	x19, x0
  40df24:	mov	x0, x21
  40df28:	bl	40a950 <__fxstatat@plt+0x7860>
  40df2c:	mov	x20, x0
  40df30:	mov	x0, x19
  40df34:	bl	40a9ac <__fxstatat@plt+0x78bc>
  40df38:	mov	x23, x0
  40df3c:	mov	x0, x20
  40df40:	bl	40a9ac <__fxstatat@plt+0x78bc>
  40df44:	cmp	x23, x0
  40df48:	b.eq	40df6c <__fxstatat@plt+0xae7c>  // b.none
  40df4c:	mov	w19, #0x0                   	// #0
  40df50:	mov	w0, w19
  40df54:	ldp	x19, x20, [sp, #16]
  40df58:	ldp	x21, x22, [sp, #32]
  40df5c:	ldp	x23, x24, [sp, #48]
  40df60:	ldr	x25, [sp, #64]
  40df64:	ldp	x29, x30, [sp], #336
  40df68:	ret
  40df6c:	mov	x2, x0
  40df70:	mov	x1, x20
  40df74:	mov	x0, x19
  40df78:	bl	402d50 <memcmp@plt>
  40df7c:	mov	w19, w0
  40df80:	cbz	w0, 40dfe0 <__fxstatat@plt+0xaef0>
  40df84:	mov	w19, #0x0                   	// #0
  40df88:	b	40df50 <__fxstatat@plt+0xae60>
  40df8c:	bl	403040 <__errno_location@plt>
  40df90:	mov	x3, x20
  40df94:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40df98:	add	x2, x2, #0x838
  40df9c:	ldr	w1, [x0]
  40dfa0:	mov	w0, #0x1                   	// #1
  40dfa4:	bl	402950 <error@plt>
  40dfa8:	b	40e008 <__fxstatat@plt+0xaf18>
  40dfac:	bl	403040 <__errno_location@plt>
  40dfb0:	mov	x3, x20
  40dfb4:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40dfb8:	add	x2, x2, #0x838
  40dfbc:	ldr	w1, [x0]
  40dfc0:	mov	w0, #0x1                   	// #1
  40dfc4:	bl	402950 <error@plt>
  40dfc8:	b	40e038 <__fxstatat@plt+0xaf48>
  40dfcc:	ldr	x1, [sp, #80]
  40dfd0:	ldr	x0, [sp, #208]
  40dfd4:	cmp	x1, x0
  40dfd8:	cset	w19, eq  // eq = none
  40dfdc:	b	40e048 <__fxstatat@plt+0xaf58>
  40dfe0:	mov	x0, x22
  40dfe4:	bl	40a87c <__fxstatat@plt+0x778c>
  40dfe8:	mov	x20, x0
  40dfec:	mov	w4, #0x100                 	// #256
  40dff0:	add	x3, sp, #0x50
  40dff4:	mov	x2, x0
  40dff8:	mov	w1, w25
  40dffc:	mov	w0, #0x0                   	// #0
  40e000:	bl	4030f0 <__fxstatat@plt>
  40e004:	cbnz	w0, 40df8c <__fxstatat@plt+0xae9c>
  40e008:	mov	x0, x20
  40e00c:	bl	402e00 <free@plt>
  40e010:	mov	x0, x21
  40e014:	bl	40a87c <__fxstatat@plt+0x778c>
  40e018:	mov	x20, x0
  40e01c:	mov	w4, #0x100                 	// #256
  40e020:	add	x3, sp, #0xd0
  40e024:	mov	x2, x0
  40e028:	mov	w1, w24
  40e02c:	mov	w0, #0x0                   	// #0
  40e030:	bl	4030f0 <__fxstatat@plt>
  40e034:	cbnz	w0, 40dfac <__fxstatat@plt+0xaebc>
  40e038:	ldr	x1, [sp, #88]
  40e03c:	ldr	x0, [sp, #216]
  40e040:	cmp	x1, x0
  40e044:	b.eq	40dfcc <__fxstatat@plt+0xaedc>  // b.none
  40e048:	and	w19, w19, #0x1
  40e04c:	mov	x0, x20
  40e050:	bl	402e00 <free@plt>
  40e054:	b	40df50 <__fxstatat@plt+0xae60>
  40e058:	stp	x29, x30, [sp, #-16]!
  40e05c:	mov	x29, sp
  40e060:	mov	x3, x1
  40e064:	mov	w2, #0xffffff9c            	// #-100
  40e068:	mov	x1, x0
  40e06c:	mov	w0, w2
  40e070:	bl	40def0 <__fxstatat@plt+0xae00>
  40e074:	ldp	x29, x30, [sp], #16
  40e078:	ret
  40e07c:	ldr	x2, [x0, #8]
  40e080:	ldr	x0, [x1, #8]
  40e084:	cmp	x2, x0
  40e088:	b.cc	40e098 <__fxstatat@plt+0xafa8>  // b.lo, b.ul, b.last
  40e08c:	cmp	x2, x0
  40e090:	cset	w0, hi  // hi = pmore
  40e094:	ret
  40e098:	mov	w0, #0xffffffff            	// #-1
  40e09c:	b	40e094 <__fxstatat@plt+0xafa4>
  40e0a0:	stp	x29, x30, [sp, #-16]!
  40e0a4:	mov	x29, sp
  40e0a8:	ldr	x1, [x1]
  40e0ac:	ldr	x0, [x0]
  40e0b0:	bl	402d90 <strcmp@plt>
  40e0b4:	ldp	x29, x30, [sp], #16
  40e0b8:	ret
  40e0bc:	stp	x29, x30, [sp, #-128]!
  40e0c0:	mov	x29, sp
  40e0c4:	stp	x21, x22, [sp, #32]
  40e0c8:	stp	x23, x24, [sp, #48]
  40e0cc:	stp	x27, x28, [sp, #80]
  40e0d0:	mov	x21, x0
  40e0d4:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40e0d8:	add	x0, x0, #0x610
  40e0dc:	ldr	x28, [x0, w1, uxtw #3]
  40e0e0:	cbz	x21, 40e390 <__fxstatat@plt+0xb2a0>
  40e0e4:	stp	x19, x20, [sp, #16]
  40e0e8:	stp	x25, x26, [sp, #64]
  40e0ec:	bl	403040 <__errno_location@plt>
  40e0f0:	mov	x22, x0
  40e0f4:	mov	x23, #0x0                   	// #0
  40e0f8:	mov	x25, #0x0                   	// #0
  40e0fc:	str	xzr, [sp, #104]
  40e100:	mov	x26, #0x0                   	// #0
  40e104:	str	xzr, [sp, #96]
  40e108:	mov	x24, #0x0                   	// #0
  40e10c:	b	40e118 <__fxstatat@plt+0xb028>
  40e110:	ldrb	w0, [x20, x0]
  40e114:	cbnz	w0, 40e154 <__fxstatat@plt+0xb064>
  40e118:	str	wzr, [x22]
  40e11c:	mov	x0, x21
  40e120:	bl	402c20 <readdir@plt>
  40e124:	mov	x19, x0
  40e128:	cbz	x0, 40e2a4 <__fxstatat@plt+0xb1b4>
  40e12c:	add	x20, x0, #0x13
  40e130:	ldrb	w1, [x0, #19]
  40e134:	mov	x0, #0x0                   	// #0
  40e138:	cmp	w1, #0x2e
  40e13c:	b.ne	40e110 <__fxstatat@plt+0xb020>  // b.any
  40e140:	ldrb	w0, [x19, #20]
  40e144:	cmp	w0, #0x2e
  40e148:	cset	x0, eq  // eq = none
  40e14c:	add	x0, x0, #0x1
  40e150:	b	40e110 <__fxstatat@plt+0xb020>
  40e154:	mov	x0, x20
  40e158:	bl	402920 <strlen@plt>
  40e15c:	add	x27, x0, #0x1
  40e160:	cbz	x28, 40e218 <__fxstatat@plt+0xb128>
  40e164:	ldr	x0, [sp, #104]
  40e168:	cmp	x0, x25
  40e16c:	b.eq	40e1a8 <__fxstatat@plt+0xb0b8>  // b.none
  40e170:	lsl	x0, x25, #4
  40e174:	str	x0, [sp, #120]
  40e178:	add	x2, x26, x0
  40e17c:	str	x2, [sp, #112]
  40e180:	mov	x0, x20
  40e184:	bl	40fdf0 <__fxstatat@plt+0xcd00>
  40e188:	ldr	x1, [sp, #120]
  40e18c:	str	x0, [x26, x1]
  40e190:	ldr	x0, [x19]
  40e194:	ldr	x2, [sp, #112]
  40e198:	str	x0, [x2, #8]
  40e19c:	add	x25, x25, #0x1
  40e1a0:	add	x23, x23, x27
  40e1a4:	b	40e118 <__fxstatat@plt+0xb028>
  40e1a8:	cbz	x26, 40e1e8 <__fxstatat@plt+0xb0f8>
  40e1ac:	ldr	x0, [sp, #104]
  40e1b0:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40e1b4:	movk	x1, #0x555, lsl #48
  40e1b8:	cmp	x0, x1
  40e1bc:	b.cs	40e208 <__fxstatat@plt+0xb118>  // b.hs, b.nlast
  40e1c0:	ldr	x1, [sp, #104]
  40e1c4:	add	x0, x1, #0x1
  40e1c8:	add	x0, x0, x1, lsr #1
  40e1cc:	str	x0, [sp, #104]
  40e1d0:	ldr	x0, [sp, #104]
  40e1d4:	lsl	x1, x0, #4
  40e1d8:	mov	x0, x26
  40e1dc:	bl	40fc0c <__fxstatat@plt+0xcb1c>
  40e1e0:	mov	x26, x0
  40e1e4:	b	40e170 <__fxstatat@plt+0xb080>
  40e1e8:	mov	x1, x0
  40e1ec:	cbz	x0, 40e20c <__fxstatat@plt+0xb11c>
  40e1f0:	cmp	xzr, x0, lsr #60
  40e1f4:	cset	x0, ne  // ne = any
  40e1f8:	tst	x1, #0x800000000000000
  40e1fc:	csinc	w0, w0, wzr, eq  // eq = none
  40e200:	cbz	w0, 40e1d0 <__fxstatat@plt+0xb0e0>
  40e204:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40e208:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40e20c:	mov	x0, #0x8                   	// #8
  40e210:	str	x0, [sp, #104]
  40e214:	b	40e1d0 <__fxstatat@plt+0xb0e0>
  40e218:	ldr	x0, [sp, #96]
  40e21c:	sub	x0, x0, x23
  40e220:	cmp	x0, x27
  40e224:	b.hi	40e26c <__fxstatat@plt+0xb17c>  // b.pmore
  40e228:	adds	x0, x27, x23
  40e22c:	str	x0, [sp, #96]
  40e230:	b.cs	40e280 <__fxstatat@plt+0xb190>  // b.hs, b.nlast
  40e234:	cbz	x24, 40e284 <__fxstatat@plt+0xb194>
  40e238:	ldr	x0, [sp, #96]
  40e23c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40e240:	movk	x1, #0x5553
  40e244:	cmp	x0, x1
  40e248:	b.hi	40e294 <__fxstatat@plt+0xb1a4>  // b.pmore
  40e24c:	ldr	x1, [sp, #96]
  40e250:	add	x0, x1, #0x1
  40e254:	add	x0, x0, x1, lsr #1
  40e258:	str	x0, [sp, #96]
  40e25c:	ldr	x1, [sp, #96]
  40e260:	mov	x0, x24
  40e264:	bl	40fc0c <__fxstatat@plt+0xcb1c>
  40e268:	mov	x24, x0
  40e26c:	mov	x2, x27
  40e270:	mov	x1, x20
  40e274:	add	x0, x24, x23
  40e278:	bl	4028f0 <memcpy@plt>
  40e27c:	b	40e1a0 <__fxstatat@plt+0xb0b0>
  40e280:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40e284:	ldr	x0, [sp, #96]
  40e288:	cbz	x0, 40e298 <__fxstatat@plt+0xb1a8>
  40e28c:	tbz	x0, #63, 40e25c <__fxstatat@plt+0xb16c>
  40e290:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40e294:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40e298:	mov	x0, #0x80                  	// #128
  40e29c:	str	x0, [sp, #96]
  40e2a0:	b	40e25c <__fxstatat@plt+0xb16c>
  40e2a4:	ldr	w20, [x22]
  40e2a8:	cbnz	w20, 40e2c8 <__fxstatat@plt+0xb1d8>
  40e2ac:	cbz	x28, 40e370 <__fxstatat@plt+0xb280>
  40e2b0:	cbnz	x25, 40e2ec <__fxstatat@plt+0xb1fc>
  40e2b4:	add	x0, x23, #0x1
  40e2b8:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  40e2bc:	mov	x24, x0
  40e2c0:	mov	x23, x25
  40e2c4:	b	40e344 <__fxstatat@plt+0xb254>
  40e2c8:	mov	x0, x26
  40e2cc:	bl	402e00 <free@plt>
  40e2d0:	mov	x0, x24
  40e2d4:	bl	402e00 <free@plt>
  40e2d8:	str	w20, [x22]
  40e2dc:	mov	x24, x19
  40e2e0:	ldp	x19, x20, [sp, #16]
  40e2e4:	ldp	x25, x26, [sp, #64]
  40e2e8:	b	40e358 <__fxstatat@plt+0xb268>
  40e2ec:	mov	x3, x28
  40e2f0:	mov	x2, #0x10                  	// #16
  40e2f4:	mov	x1, x25
  40e2f8:	mov	x0, x26
  40e2fc:	bl	402a20 <qsort@plt>
  40e300:	add	x0, x23, #0x1
  40e304:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  40e308:	mov	x24, x0
  40e30c:	mov	x19, x26
  40e310:	add	x25, x26, x25, lsl #4
  40e314:	mov	x23, #0x0                   	// #0
  40e318:	add	x20, x24, x23
  40e31c:	ldr	x1, [x19]
  40e320:	mov	x0, x20
  40e324:	bl	402a90 <stpcpy@plt>
  40e328:	sub	x0, x0, x20
  40e32c:	add	x0, x0, #0x1
  40e330:	add	x23, x23, x0
  40e334:	ldr	x0, [x19], #16
  40e338:	bl	402e00 <free@plt>
  40e33c:	cmp	x19, x25
  40e340:	b.ne	40e318 <__fxstatat@plt+0xb228>  // b.any
  40e344:	mov	x0, x26
  40e348:	bl	402e00 <free@plt>
  40e34c:	strb	wzr, [x24, x23]
  40e350:	ldp	x19, x20, [sp, #16]
  40e354:	ldp	x25, x26, [sp, #64]
  40e358:	mov	x0, x24
  40e35c:	ldp	x21, x22, [sp, #32]
  40e360:	ldp	x23, x24, [sp, #48]
  40e364:	ldp	x27, x28, [sp, #80]
  40e368:	ldp	x29, x30, [sp], #128
  40e36c:	ret
  40e370:	ldr	x0, [sp, #96]
  40e374:	cmp	x0, x23
  40e378:	b.ne	40e34c <__fxstatat@plt+0xb25c>  // b.any
  40e37c:	add	x1, x23, #0x1
  40e380:	mov	x0, x24
  40e384:	bl	40fc0c <__fxstatat@plt+0xcb1c>
  40e388:	mov	x24, x0
  40e38c:	b	40e34c <__fxstatat@plt+0xb25c>
  40e390:	mov	x24, x21
  40e394:	b	40e358 <__fxstatat@plt+0xb268>
  40e398:	stp	x29, x30, [sp, #-48]!
  40e39c:	mov	x29, sp
  40e3a0:	stp	x19, x20, [sp, #16]
  40e3a4:	mov	w20, w1
  40e3a8:	bl	412f78 <__fxstatat@plt+0xfe88>
  40e3ac:	mov	x19, x0
  40e3b0:	cbz	x0, 40e404 <__fxstatat@plt+0xb314>
  40e3b4:	mov	w1, w20
  40e3b8:	bl	40e0bc <__fxstatat@plt+0xafcc>
  40e3bc:	mov	x20, x0
  40e3c0:	mov	x0, x19
  40e3c4:	bl	402c80 <closedir@plt>
  40e3c8:	cbnz	w0, 40e3dc <__fxstatat@plt+0xb2ec>
  40e3cc:	mov	x0, x20
  40e3d0:	ldp	x19, x20, [sp, #16]
  40e3d4:	ldp	x29, x30, [sp], #48
  40e3d8:	ret
  40e3dc:	str	x21, [sp, #32]
  40e3e0:	bl	403040 <__errno_location@plt>
  40e3e4:	mov	x19, x0
  40e3e8:	ldr	w21, [x0]
  40e3ec:	mov	x0, x20
  40e3f0:	bl	402e00 <free@plt>
  40e3f4:	str	w21, [x19]
  40e3f8:	mov	x20, #0x0                   	// #0
  40e3fc:	ldr	x21, [sp, #32]
  40e400:	b	40e3cc <__fxstatat@plt+0xb2dc>
  40e404:	mov	x20, x0
  40e408:	b	40e3cc <__fxstatat@plt+0xb2dc>
  40e40c:	stp	x29, x30, [sp, #-144]!
  40e410:	mov	x29, sp
  40e414:	add	x2, sp, #0x10
  40e418:	mov	x1, x0
  40e41c:	mov	w0, #0x0                   	// #0
  40e420:	bl	402f40 <__lxstat@plt>
  40e424:	cbz	w0, 40e438 <__fxstatat@plt+0xb348>
  40e428:	bl	403040 <__errno_location@plt>
  40e42c:	ldr	w0, [x0]
  40e430:	cmp	w0, #0x4b
  40e434:	b.ne	40e444 <__fxstatat@plt+0xb354>  // b.any
  40e438:	bl	403040 <__errno_location@plt>
  40e43c:	mov	w1, #0x11                  	// #17
  40e440:	str	w1, [x0]
  40e444:	bl	403040 <__errno_location@plt>
  40e448:	ldr	w0, [x0]
  40e44c:	cmp	w0, #0x2
  40e450:	csetm	w0, ne  // ne = any
  40e454:	ldp	x29, x30, [sp], #144
  40e458:	ret
  40e45c:	stp	x29, x30, [sp, #-16]!
  40e460:	mov	x29, sp
  40e464:	mov	w1, #0x1c0                 	// #448
  40e468:	bl	4030a0 <mkdir@plt>
  40e46c:	ldp	x29, x30, [sp], #16
  40e470:	ret
  40e474:	stp	x29, x30, [sp, #-16]!
  40e478:	mov	x29, sp
  40e47c:	ldr	w1, [x1]
  40e480:	mov	w2, #0xffffff3c            	// #-196
  40e484:	and	w1, w1, w2
  40e488:	mov	w2, #0x180                 	// #384
  40e48c:	mov	w3, #0xc2                  	// #194
  40e490:	orr	w1, w1, w3
  40e494:	bl	402b30 <open@plt>
  40e498:	ldp	x29, x30, [sp], #16
  40e49c:	ret
  40e4a0:	stp	x29, x30, [sp, #-128]!
  40e4a4:	mov	x29, sp
  40e4a8:	stp	x19, x20, [sp, #16]
  40e4ac:	stp	x25, x26, [sp, #64]
  40e4b0:	stp	x27, x28, [sp, #80]
  40e4b4:	mov	x26, x0
  40e4b8:	mov	w20, w1
  40e4bc:	str	x2, [sp, #112]
  40e4c0:	mov	x28, x3
  40e4c4:	mov	x25, x4
  40e4c8:	bl	403040 <__errno_location@plt>
  40e4cc:	mov	x27, x0
  40e4d0:	ldr	w0, [x0]
  40e4d4:	str	w0, [sp, #124]
  40e4d8:	mov	x0, x26
  40e4dc:	bl	402920 <strlen@plt>
  40e4e0:	add	x1, x25, w20, sxtw
  40e4e4:	cmp	x1, x0
  40e4e8:	b.hi	40e548 <__fxstatat@plt+0xb458>  // b.pmore
  40e4ec:	sub	x19, x0, x1
  40e4f0:	add	x0, x26, x19
  40e4f4:	str	x0, [sp, #104]
  40e4f8:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40e4fc:	add	x1, x1, #0x628
  40e500:	bl	402e80 <strspn@plt>
  40e504:	cmp	x25, x0
  40e508:	b.hi	40e548 <__fxstatat@plt+0xb458>  // b.pmore
  40e50c:	mov	x1, x25
  40e510:	mov	x0, #0x0                   	// #0
  40e514:	bl	413264 <__fxstatat@plt+0x10174>
  40e518:	mov	x20, x0
  40e51c:	cbz	x0, 40e608 <__fxstatat@plt+0xb518>
  40e520:	stp	x21, x22, [sp, #32]
  40e524:	stp	x23, x24, [sp, #48]
  40e528:	mov	w24, #0xa2f8                	// #41720
  40e52c:	movk	w24, #0x3, lsl #16
  40e530:	add	x22, x26, x25
  40e534:	add	x22, x22, x19
  40e538:	mov	x23, #0x3d                  	// #61
  40e53c:	adrp	x21, 416000 <__fxstatat@plt+0x12f10>
  40e540:	add	x21, x21, #0x668
  40e544:	b	40e59c <__fxstatat@plt+0xb4ac>
  40e548:	mov	w0, #0x16                  	// #22
  40e54c:	str	w0, [x27]
  40e550:	mov	w19, #0xffffffff            	// #-1
  40e554:	b	40e5c8 <__fxstatat@plt+0xb4d8>
  40e558:	mov	x1, x23
  40e55c:	mov	x0, x20
  40e560:	bl	413288 <__fxstatat@plt+0x10198>
  40e564:	ldrb	w0, [x21, x0]
  40e568:	strb	w0, [x19], #1
  40e56c:	cmp	x19, x22
  40e570:	b.ne	40e558 <__fxstatat@plt+0xb468>  // b.any
  40e574:	ldr	x1, [sp, #112]
  40e578:	mov	x0, x26
  40e57c:	blr	x28
  40e580:	mov	w19, w0
  40e584:	tbz	w0, #31, 40e5a8 <__fxstatat@plt+0xb4b8>
  40e588:	ldr	w0, [x27]
  40e58c:	cmp	w0, #0x11
  40e590:	b.ne	40e600 <__fxstatat@plt+0xb510>  // b.any
  40e594:	subs	w24, w24, #0x1
  40e598:	b.eq	40e5e0 <__fxstatat@plt+0xb4f0>  // b.none
  40e59c:	ldr	x19, [sp, #104]
  40e5a0:	cbnz	x25, 40e558 <__fxstatat@plt+0xb468>
  40e5a4:	b	40e574 <__fxstatat@plt+0xb484>
  40e5a8:	ldr	w0, [sp, #124]
  40e5ac:	str	w0, [x27]
  40e5b0:	ldr	w21, [x27]
  40e5b4:	mov	x0, x20
  40e5b8:	bl	4133a0 <__fxstatat@plt+0x102b0>
  40e5bc:	str	w21, [x27]
  40e5c0:	ldp	x21, x22, [sp, #32]
  40e5c4:	ldp	x23, x24, [sp, #48]
  40e5c8:	mov	w0, w19
  40e5cc:	ldp	x19, x20, [sp, #16]
  40e5d0:	ldp	x25, x26, [sp, #64]
  40e5d4:	ldp	x27, x28, [sp, #80]
  40e5d8:	ldp	x29, x30, [sp], #128
  40e5dc:	ret
  40e5e0:	mov	x0, x20
  40e5e4:	bl	4133a0 <__fxstatat@plt+0x102b0>
  40e5e8:	mov	w0, #0x11                  	// #17
  40e5ec:	str	w0, [x27]
  40e5f0:	mov	w19, #0xffffffff            	// #-1
  40e5f4:	ldp	x21, x22, [sp, #32]
  40e5f8:	ldp	x23, x24, [sp, #48]
  40e5fc:	b	40e5c8 <__fxstatat@plt+0xb4d8>
  40e600:	mov	w19, #0xffffffff            	// #-1
  40e604:	b	40e5b0 <__fxstatat@plt+0xb4c0>
  40e608:	mov	w19, #0xffffffff            	// #-1
  40e60c:	b	40e5c8 <__fxstatat@plt+0xb4d8>
  40e610:	stp	x29, x30, [sp, #-32]!
  40e614:	mov	x29, sp
  40e618:	str	w2, [sp, #28]
  40e61c:	cmp	w3, #0x1
  40e620:	b.eq	40e654 <__fxstatat@plt+0xb564>  // b.none
  40e624:	cmp	w3, #0x2
  40e628:	b.eq	40e660 <__fxstatat@plt+0xb570>  // b.none
  40e62c:	cbz	w3, 40e678 <__fxstatat@plt+0xb588>
  40e630:	adrp	x3, 416000 <__fxstatat@plt+0x12f10>
  40e634:	add	x3, x3, #0x668
  40e638:	add	x3, x3, #0x40
  40e63c:	mov	w2, #0x147                 	// #327
  40e640:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40e644:	add	x1, x1, #0x630
  40e648:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40e64c:	add	x0, x0, #0x640
  40e650:	bl	403030 <__assert_fail@plt>
  40e654:	adrp	x3, 40e000 <__fxstatat@plt+0xaf10>
  40e658:	add	x3, x3, #0x45c
  40e65c:	b	40e668 <__fxstatat@plt+0xb578>
  40e660:	adrp	x3, 40e000 <__fxstatat@plt+0xaf10>
  40e664:	add	x3, x3, #0x40c
  40e668:	add	x2, sp, #0x1c
  40e66c:	bl	40e4a0 <__fxstatat@plt+0xb3b0>
  40e670:	ldp	x29, x30, [sp], #32
  40e674:	ret
  40e678:	adrp	x3, 40e000 <__fxstatat@plt+0xaf10>
  40e67c:	add	x3, x3, #0x474
  40e680:	b	40e668 <__fxstatat@plt+0xb578>
  40e684:	stp	x29, x30, [sp, #-16]!
  40e688:	mov	x29, sp
  40e68c:	mov	x4, #0x6                   	// #6
  40e690:	bl	40e610 <__fxstatat@plt+0xb520>
  40e694:	ldp	x29, x30, [sp], #16
  40e698:	ret
  40e69c:	stp	x29, x30, [sp, #-16]!
  40e6a0:	mov	x29, sp
  40e6a4:	mov	x4, #0x6                   	// #6
  40e6a8:	bl	40e4a0 <__fxstatat@plt+0xb3b0>
  40e6ac:	ldp	x29, x30, [sp], #16
  40e6b0:	ret
  40e6b4:	stp	x29, x30, [sp, #-48]!
  40e6b8:	mov	x29, sp
  40e6bc:	stp	x19, x20, [sp, #16]
  40e6c0:	mov	w19, w0
  40e6c4:	cmp	w0, #0x2
  40e6c8:	b.ls	40e6dc <__fxstatat@plt+0xb5ec>  // b.plast
  40e6cc:	mov	w0, w19
  40e6d0:	ldp	x19, x20, [sp, #16]
  40e6d4:	ldp	x29, x30, [sp], #48
  40e6d8:	ret
  40e6dc:	stp	x21, x22, [sp, #32]
  40e6e0:	bl	413cf4 <__fxstatat@plt+0x10c04>
  40e6e4:	mov	w21, w0
  40e6e8:	bl	403040 <__errno_location@plt>
  40e6ec:	mov	x20, x0
  40e6f0:	ldr	w22, [x0]
  40e6f4:	mov	w0, w19
  40e6f8:	bl	402c90 <close@plt>
  40e6fc:	str	w22, [x20]
  40e700:	mov	w19, w21
  40e704:	ldp	x21, x22, [sp, #32]
  40e708:	b	40e6cc <__fxstatat@plt+0xb5dc>
  40e70c:	ldr	x0, [x0]
  40e710:	udiv	x2, x0, x1
  40e714:	msub	x0, x2, x1, x0
  40e718:	ret
  40e71c:	ldr	x2, [x0]
  40e720:	ldr	x0, [x1]
  40e724:	cmp	x2, x0
  40e728:	cset	w0, eq  // eq = none
  40e72c:	ret
  40e730:	stp	x29, x30, [sp, #-272]!
  40e734:	mov	x29, sp
  40e738:	stp	x19, x20, [sp, #16]
  40e73c:	stp	x21, x22, [sp, #32]
  40e740:	stp	x23, x24, [sp, #48]
  40e744:	stp	x25, x26, [sp, #64]
  40e748:	mov	w23, w0
  40e74c:	ldr	x22, [x2, #88]
  40e750:	ldr	x20, [x3, #88]
  40e754:	ldr	x26, [x2, #96]
  40e758:	ldr	x25, [x3, #96]
  40e75c:	mov	w0, w25
  40e760:	tbz	w4, #0, 40e820 <__fxstatat@plt+0xb730>
  40e764:	stp	x27, x28, [sp, #80]
  40e768:	mov	x24, x1
  40e76c:	mov	x19, x2
  40e770:	and	w21, w4, #0x1
  40e774:	cmp	x22, x20
  40e778:	cset	w28, eq  // eq = none
  40e77c:	cmp	w28, #0x0
  40e780:	ccmp	w26, w25, #0x0, ne  // ne = any
  40e784:	b.eq	40eca8 <__fxstatat@plt+0xbbb8>  // b.none
  40e788:	sub	x0, x20, #0x1
  40e78c:	cmp	x0, x22
  40e790:	b.gt	40ecb4 <__fxstatat@plt+0xbbc4>
  40e794:	sub	x0, x22, #0x1
  40e798:	cmp	x0, x20
  40e79c:	b.gt	40ece4 <__fxstatat@plt+0xbbf4>
  40e7a0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40e7a4:	ldr	x27, [x0, #2680]
  40e7a8:	cbz	x27, 40e858 <__fxstatat@plt+0xb768>
  40e7ac:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40e7b0:	ldr	x0, [x0, #2688]
  40e7b4:	cbz	x0, 40eae8 <__fxstatat@plt+0xb9f8>
  40e7b8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40e7bc:	ldr	x1, [x0, #2688]
  40e7c0:	ldr	x0, [x19]
  40e7c4:	str	x0, [x1]
  40e7c8:	mov	x0, x27
  40e7cc:	bl	40bd74 <__fxstatat@plt+0x8c84>
  40e7d0:	mov	x27, x0
  40e7d4:	cbz	x0, 40eb1c <__fxstatat@plt+0xba2c>
  40e7d8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40e7dc:	ldr	x0, [x0, #2688]
  40e7e0:	cmp	x0, x27
  40e7e4:	b.eq	40eb10 <__fxstatat@plt+0xba20>  // b.none
  40e7e8:	ldr	w7, [x27, #8]
  40e7ec:	ldrb	w0, [x27, #12]
  40e7f0:	cbz	w0, 40e8a4 <__fxstatat@plt+0xb7b4>
  40e7f4:	mov	w0, #0x9400                	// #37888
  40e7f8:	movk	w0, #0x7735, lsl #16
  40e7fc:	cmp	w7, w0
  40e800:	cset	w0, eq  // eq = none
  40e804:	mvn	w0, w0
  40e808:	sxtw	x0, w0
  40e80c:	and	x20, x20, x0
  40e810:	sdiv	w0, w25, w7
  40e814:	msub	w0, w0, w7, w25
  40e818:	sub	w0, w25, w0
  40e81c:	ldp	x27, x28, [sp, #80]
  40e820:	cmp	x20, x22
  40e824:	b.gt	40ecc0 <__fxstatat@plt+0xbbd0>
  40e828:	mov	w21, #0x1                   	// #1
  40e82c:	b.ne	40e83c <__fxstatat@plt+0xb74c>  // b.any
  40e830:	cmp	w0, w26
  40e834:	b.gt	40ecc8 <__fxstatat@plt+0xbbd8>
  40e838:	cset	w21, lt  // lt = tstop
  40e83c:	mov	w0, w21
  40e840:	ldp	x19, x20, [sp, #16]
  40e844:	ldp	x21, x22, [sp, #32]
  40e848:	ldp	x23, x24, [sp, #48]
  40e84c:	ldp	x25, x26, [sp, #64]
  40e850:	ldp	x29, x30, [sp], #272
  40e854:	ret
  40e858:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  40e85c:	add	x4, x4, #0xe00
  40e860:	adrp	x3, 40e000 <__fxstatat@plt+0xaf10>
  40e864:	add	x3, x3, #0x71c
  40e868:	adrp	x2, 40e000 <__fxstatat@plt+0xaf10>
  40e86c:	add	x2, x2, #0x70c
  40e870:	mov	x1, #0x0                   	// #0
  40e874:	mov	x0, #0x10                  	// #16
  40e878:	bl	40b83c <__fxstatat@plt+0x874c>
  40e87c:	mov	x27, x0
  40e880:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40e884:	str	x27, [x0, #2680]
  40e888:	cbnz	x27, 40e7ac <__fxstatat@plt+0xb6bc>
  40e88c:	mov	w0, #0x9400                	// #37888
  40e890:	movk	w0, #0x7735, lsl #16
  40e894:	str	w0, [sp, #104]
  40e898:	strb	wzr, [sp, #108]
  40e89c:	mov	w7, w0
  40e8a0:	add	x27, sp, #0x60
  40e8a4:	ldr	x8, [x19, #80]
  40e8a8:	ldr	x2, [x19, #112]
  40e8ac:	mov	w1, #0x6667                	// #26215
  40e8b0:	movk	w1, #0x6666, lsl #16
  40e8b4:	smull	x0, w8, w1
  40e8b8:	asr	x0, x0, #34
  40e8bc:	sub	w0, w0, w8, asr #31
  40e8c0:	add	w0, w0, w0, lsl #2
  40e8c4:	sub	w0, w8, w0, lsl #1
  40e8c8:	smull	x3, w2, w1
  40e8cc:	asr	x3, x3, #34
  40e8d0:	sub	w3, w3, w2, asr #31
  40e8d4:	add	w3, w3, w3, lsl #2
  40e8d8:	sub	w3, w2, w3, lsl #1
  40e8dc:	orr	w0, w0, w3
  40e8e0:	smull	x1, w26, w1
  40e8e4:	asr	x1, x1, #34
  40e8e8:	sub	w1, w1, w26, asr #31
  40e8ec:	add	w1, w1, w1, lsl #2
  40e8f0:	sub	w1, w26, w1, lsl #1
  40e8f4:	orr	w0, w0, w1
  40e8f8:	cbnz	w0, 40eb64 <__fxstatat@plt+0xba74>
  40e8fc:	ldr	x10, [x19, #72]
  40e900:	mov	w0, #0x6667                	// #26215
  40e904:	movk	w0, #0x6666, lsl #16
  40e908:	smull	x4, w8, w0
  40e90c:	asr	x4, x4, #34
  40e910:	sub	w4, w4, w8, asr #31
  40e914:	smull	x1, w2, w0
  40e918:	asr	x1, x1, #34
  40e91c:	sub	w2, w1, w2, asr #31
  40e920:	smull	x3, w26, w0
  40e924:	asr	x3, x3, #34
  40e928:	sub	w3, w3, w26, asr #31
  40e92c:	cmp	w7, #0xa
  40e930:	b.le	40ecd0 <__fxstatat@plt+0xbbe0>
  40e934:	mov	w1, w0
  40e938:	smull	x0, w4, w0
  40e93c:	asr	x0, x0, #34
  40e940:	sub	w0, w0, w4, asr #31
  40e944:	add	w0, w0, w0, lsl #2
  40e948:	sub	w0, w4, w0, lsl #1
  40e94c:	smull	x5, w2, w1
  40e950:	asr	x5, x5, #34
  40e954:	sub	w5, w5, w2, asr #31
  40e958:	add	w5, w5, w5, lsl #2
  40e95c:	sub	w5, w2, w5, lsl #1
  40e960:	orr	w0, w0, w5
  40e964:	smull	x1, w3, w1
  40e968:	asr	x1, x1, #34
  40e96c:	sub	w1, w1, w3, asr #31
  40e970:	add	w1, w1, w1, lsl #2
  40e974:	sub	w1, w3, w1, lsl #1
  40e978:	orr	w0, w0, w1
  40e97c:	cbnz	w0, 40eb44 <__fxstatat@plt+0xba54>
  40e980:	ldr	x11, [x19, #104]
  40e984:	mov	w19, #0xa                   	// #10
  40e988:	mov	w5, #0x6667                	// #26215
  40e98c:	movk	w5, #0x6666, lsl #16
  40e990:	mov	w9, #0xca00                	// #51712
  40e994:	movk	w9, #0x3b9a, lsl #16
  40e998:	add	w19, w19, w19, lsl #2
  40e99c:	lsl	w6, w19, #1
  40e9a0:	mov	w19, w6
  40e9a4:	smull	x0, w4, w5
  40e9a8:	asr	x0, x0, #34
  40e9ac:	sub	w4, w0, w4, asr #31
  40e9b0:	smull	x0, w2, w5
  40e9b4:	asr	x0, x0, #34
  40e9b8:	sub	w2, w0, w2, asr #31
  40e9bc:	smull	x0, w3, w5
  40e9c0:	asr	x0, x0, #34
  40e9c4:	sub	w3, w0, w3, asr #31
  40e9c8:	cmp	w6, w7
  40e9cc:	b.ge	40eb4c <__fxstatat@plt+0xba5c>  // b.tcont
  40e9d0:	smull	x0, w4, w5
  40e9d4:	asr	x0, x0, #34
  40e9d8:	sub	w0, w0, w4, asr #31
  40e9dc:	add	w0, w0, w0, lsl #2
  40e9e0:	sub	w0, w4, w0, lsl #1
  40e9e4:	smull	x1, w2, w5
  40e9e8:	asr	x1, x1, #34
  40e9ec:	sub	w1, w1, w2, asr #31
  40e9f0:	add	w1, w1, w1, lsl #2
  40e9f4:	sub	w1, w2, w1, lsl #1
  40e9f8:	orr	w0, w0, w1
  40e9fc:	smull	x1, w3, w5
  40ea00:	asr	x1, x1, #34
  40ea04:	sub	w1, w1, w3, asr #31
  40ea08:	add	w1, w1, w1, lsl #2
  40ea0c:	sub	w1, w3, w1, lsl #1
  40ea10:	orr	w0, w0, w1
  40ea14:	cbnz	w0, 40eb54 <__fxstatat@plt+0xba64>
  40ea18:	cmp	w6, w9
  40ea1c:	b.ne	40e998 <__fxstatat@plt+0xb8a8>  // b.any
  40ea20:	orr	x0, x22, x10
  40ea24:	orr	x11, x0, x11
  40ea28:	tst	x11, #0x1
  40ea2c:	mov	w0, #0x9400                	// #37888
  40ea30:	movk	w0, #0x7735, lsl #16
  40ea34:	csel	w19, w19, w0, ne  // ne = any
  40ea38:	str	w19, [x27, #8]
  40ea3c:	cmp	x22, x20
  40ea40:	b.gt	40ecec <__fxstatat@plt+0xbbfc>
  40ea44:	cmp	w28, #0x0
  40ea48:	ccmp	w26, w25, #0x1, ne  // ne = any
  40ea4c:	b.ge	40ecf4 <__fxstatat@plt+0xbc04>  // b.tcont
  40ea50:	mov	w0, #0x9400                	// #37888
  40ea54:	movk	w0, #0x7735, lsl #16
  40ea58:	cmp	w19, w0
  40ea5c:	cset	w1, eq  // eq = none
  40ea60:	mvn	w0, w1
  40ea64:	sxtw	x0, w0
  40ea68:	and	x0, x0, x20
  40ea6c:	cmp	x22, x0
  40ea70:	b.lt	40ec90 <__fxstatat@plt+0xbba0>  // b.tstop
  40ea74:	b.ne	40ea8c <__fxstatat@plt+0xb99c>  // b.any
  40ea78:	sdiv	w0, w25, w19
  40ea7c:	msub	w0, w0, w19, w25
  40ea80:	sub	w0, w25, w0
  40ea84:	cmp	w0, w26
  40ea88:	b.gt	40ec9c <__fxstatat@plt+0xbbac>
  40ea8c:	str	x10, [sp, #112]
  40ea90:	sxtw	x8, w8
  40ea94:	str	x8, [sp, #120]
  40ea98:	and	x0, x1, #0xff
  40ea9c:	orr	x0, x0, x22
  40eaa0:	str	x0, [sp, #128]
  40eaa4:	mov	w0, #0x8e39                	// #36409
  40eaa8:	movk	w0, #0x38e3, lsl #16
  40eaac:	smull	x0, w19, w0
  40eab0:	asr	x0, x0, #33
  40eab4:	sub	w0, w0, w19, asr #31
  40eab8:	add	w0, w0, w26
  40eabc:	sxtw	x0, w0
  40eac0:	str	x0, [sp, #136]
  40eac4:	mov	w3, #0x100                 	// #256
  40eac8:	add	x2, sp, #0x70
  40eacc:	mov	x1, x24
  40ead0:	mov	w0, w23
  40ead4:	bl	402e90 <utimensat@plt>
  40ead8:	cbz	w0, 40eb78 <__fxstatat@plt+0xba88>
  40eadc:	mov	w21, #0xfffffffe            	// #-2
  40eae0:	ldp	x27, x28, [sp, #80]
  40eae4:	b	40e83c <__fxstatat@plt+0xb74c>
  40eae8:	mov	x0, #0x10                  	// #16
  40eaec:	bl	402b00 <malloc@plt>
  40eaf0:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40eaf4:	str	x0, [x1, #2688]
  40eaf8:	cbz	x0, 40ecd8 <__fxstatat@plt+0xbbe8>
  40eafc:	mov	w1, #0x9400                	// #37888
  40eb00:	movk	w1, #0x7735, lsl #16
  40eb04:	str	w1, [x0, #8]
  40eb08:	strb	wzr, [x0, #12]
  40eb0c:	b	40e7b8 <__fxstatat@plt+0xb6c8>
  40eb10:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40eb14:	str	xzr, [x0, #2688]
  40eb18:	b	40e7e8 <__fxstatat@plt+0xb6f8>
  40eb1c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40eb20:	ldr	x0, [x0, #2680]
  40eb24:	cbz	x0, 40e88c <__fxstatat@plt+0xb79c>
  40eb28:	ldr	x1, [x19]
  40eb2c:	str	x1, [sp, #96]
  40eb30:	add	x1, sp, #0x60
  40eb34:	bl	40b5b4 <__fxstatat@plt+0x84c4>
  40eb38:	mov	x27, x0
  40eb3c:	cbnz	x0, 40e7e8 <__fxstatat@plt+0xb6f8>
  40eb40:	b	40e88c <__fxstatat@plt+0xb79c>
  40eb44:	mov	w19, #0xa                   	// #10
  40eb48:	b	40ea38 <__fxstatat@plt+0xb948>
  40eb4c:	str	w6, [x27, #8]
  40eb50:	b	40ea3c <__fxstatat@plt+0xb94c>
  40eb54:	str	w6, [x27, #8]
  40eb58:	cmp	w6, #0x1
  40eb5c:	b.gt	40ea3c <__fxstatat@plt+0xb94c>
  40eb60:	mov	w21, w6
  40eb64:	str	w21, [x27, #8]
  40eb68:	mov	w0, #0x1                   	// #1
  40eb6c:	strb	w0, [x27, #12]
  40eb70:	mov	w7, w21
  40eb74:	b	40e7f4 <__fxstatat@plt+0xb704>
  40eb78:	mov	w4, #0x100                 	// #256
  40eb7c:	add	x3, sp, #0x90
  40eb80:	mov	x2, x24
  40eb84:	mov	w1, w23
  40eb88:	bl	4030f0 <__fxstatat@plt>
  40eb8c:	mov	w28, w0
  40eb90:	sxtw	x2, w26
  40eb94:	ldr	x0, [sp, #232]
  40eb98:	eor	x0, x22, x0
  40eb9c:	ldr	x1, [sp, #240]
  40eba0:	eor	x1, x2, x1
  40eba4:	orr	x0, x0, x1
  40eba8:	sxtw	x1, w28
  40ebac:	orr	x0, x0, x1
  40ebb0:	cbnz	x0, 40ec50 <__fxstatat@plt+0xbb60>
  40ebb4:	ldr	x1, [sp, #232]
  40ebb8:	and	w1, w1, #0x1
  40ebbc:	mov	w2, #0xca00                	// #51712
  40ebc0:	movk	w2, #0x3b9a, lsl #16
  40ebc4:	ldr	x0, [sp, #240]
  40ebc8:	madd	w1, w1, w2, w0
  40ebcc:	mov	w0, #0x6667                	// #26215
  40ebd0:	movk	w0, #0x6666, lsl #16
  40ebd4:	smull	x0, w1, w0
  40ebd8:	asr	x0, x0, #34
  40ebdc:	sub	w0, w0, w1, asr #31
  40ebe0:	add	w0, w0, w0, lsl #2
  40ebe4:	cmp	w1, w0, lsl #1
  40ebe8:	b.ne	40eb64 <__fxstatat@plt+0xba74>  // b.any
  40ebec:	cmp	w19, #0xa
  40ebf0:	b.eq	40ec7c <__fxstatat@plt+0xbb8c>  // b.none
  40ebf4:	mov	w21, #0xa                   	// #10
  40ebf8:	mov	w2, #0x6667                	// #26215
  40ebfc:	movk	w2, #0x6666, lsl #16
  40ec00:	mov	w3, #0xca00                	// #51712
  40ec04:	movk	w3, #0x3b9a, lsl #16
  40ec08:	smull	x0, w1, w2
  40ec0c:	asr	x0, x0, #34
  40ec10:	sub	w1, w0, w1, asr #31
  40ec14:	smull	x0, w1, w2
  40ec18:	asr	x0, x0, #34
  40ec1c:	sub	w0, w0, w1, asr #31
  40ec20:	add	w0, w0, w0, lsl #2
  40ec24:	cmp	w1, w0, lsl #1
  40ec28:	b.ne	40eb64 <__fxstatat@plt+0xba74>  // b.any
  40ec2c:	cmp	w21, w3
  40ec30:	b.eq	40ec84 <__fxstatat@plt+0xbb94>  // b.none
  40ec34:	add	w21, w21, w21, lsl #2
  40ec38:	lsl	w0, w21, #1
  40ec3c:	mov	w21, w0
  40ec40:	cmp	w0, w19
  40ec44:	b.ne	40ec08 <__fxstatat@plt+0xbb18>  // b.any
  40ec48:	mov	w21, w19
  40ec4c:	b	40eb64 <__fxstatat@plt+0xba74>
  40ec50:	str	x22, [sp, #128]
  40ec54:	str	x2, [sp, #136]
  40ec58:	mov	w3, #0x100                 	// #256
  40ec5c:	add	x2, sp, #0x70
  40ec60:	mov	x1, x24
  40ec64:	mov	w0, w23
  40ec68:	bl	402e90 <utimensat@plt>
  40ec6c:	cbz	w28, 40ebb4 <__fxstatat@plt+0xbac4>
  40ec70:	mov	w21, #0xfffffffe            	// #-2
  40ec74:	ldp	x27, x28, [sp, #80]
  40ec78:	b	40e83c <__fxstatat@plt+0xb74c>
  40ec7c:	mov	w21, w19
  40ec80:	b	40eb64 <__fxstatat@plt+0xba74>
  40ec84:	mov	w21, #0x9400                	// #37888
  40ec88:	movk	w21, #0x7735, lsl #16
  40ec8c:	b	40eb64 <__fxstatat@plt+0xba74>
  40ec90:	mov	w21, #0xffffffff            	// #-1
  40ec94:	ldp	x27, x28, [sp, #80]
  40ec98:	b	40e83c <__fxstatat@plt+0xb74c>
  40ec9c:	mov	w21, #0xffffffff            	// #-1
  40eca0:	ldp	x27, x28, [sp, #80]
  40eca4:	b	40e83c <__fxstatat@plt+0xb74c>
  40eca8:	mov	w21, #0x0                   	// #0
  40ecac:	ldp	x27, x28, [sp, #80]
  40ecb0:	b	40e83c <__fxstatat@plt+0xb74c>
  40ecb4:	mov	w21, #0xffffffff            	// #-1
  40ecb8:	ldp	x27, x28, [sp, #80]
  40ecbc:	b	40e83c <__fxstatat@plt+0xb74c>
  40ecc0:	mov	w21, #0xffffffff            	// #-1
  40ecc4:	b	40e83c <__fxstatat@plt+0xb74c>
  40ecc8:	mov	w21, #0xffffffff            	// #-1
  40eccc:	b	40e83c <__fxstatat@plt+0xb74c>
  40ecd0:	mov	w19, #0xa                   	// #10
  40ecd4:	b	40ea38 <__fxstatat@plt+0xb948>
  40ecd8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40ecdc:	ldr	x0, [x0, #2680]
  40ece0:	b	40eb28 <__fxstatat@plt+0xba38>
  40ece4:	ldp	x27, x28, [sp, #80]
  40ece8:	b	40e83c <__fxstatat@plt+0xb74c>
  40ecec:	ldp	x27, x28, [sp, #80]
  40ecf0:	b	40e83c <__fxstatat@plt+0xb74c>
  40ecf4:	ldp	x27, x28, [sp, #80]
  40ecf8:	b	40e83c <__fxstatat@plt+0xb74c>
  40ecfc:	stp	x29, x30, [sp, #-16]!
  40ed00:	mov	x29, sp
  40ed04:	mov	w4, w3
  40ed08:	mov	x3, x2
  40ed0c:	mov	x2, x1
  40ed10:	mov	x1, x0
  40ed14:	mov	w0, #0xffffff9c            	// #-100
  40ed18:	bl	40e730 <__fxstatat@plt+0xb640>
  40ed1c:	ldp	x29, x30, [sp], #16
  40ed20:	ret
  40ed24:	ldr	x4, [x0, #8]
  40ed28:	mov	x1, #0xffffffffffff0002    	// #-65534
  40ed2c:	movk	x1, #0xc000, lsl #16
  40ed30:	add	x1, x4, x1
  40ed34:	cmp	x1, #0x1
  40ed38:	mov	x2, #0xc9ff                	// #51711
  40ed3c:	movk	x2, #0x3b9a, lsl #16
  40ed40:	ccmp	x4, x2, #0x0, hi  // hi = pmore
  40ed44:	b.hi	40ed90 <__fxstatat@plt+0xbca0>  // b.pmore
  40ed48:	ldr	x5, [x0, #24]
  40ed4c:	mov	x2, #0xffffffffffff0002    	// #-65534
  40ed50:	movk	x2, #0xc000, lsl #16
  40ed54:	add	x2, x5, x2
  40ed58:	cmp	x2, #0x1
  40ed5c:	mov	x3, #0xc9ff                	// #51711
  40ed60:	movk	x3, #0x3b9a, lsl #16
  40ed64:	ccmp	x5, x3, #0x0, hi  // hi = pmore
  40ed68:	b.hi	40ed90 <__fxstatat@plt+0xbca0>  // b.pmore
  40ed6c:	mov	w6, #0x0                   	// #0
  40ed70:	mov	w3, #0x0                   	// #0
  40ed74:	cmp	x1, #0x1
  40ed78:	b.ls	40edb0 <__fxstatat@plt+0xbcc0>  // b.plast
  40ed7c:	cmp	x2, #0x1
  40ed80:	b.ls	40edc8 <__fxstatat@plt+0xbcd8>  // b.plast
  40ed84:	cmp	w6, #0x1
  40ed88:	cinc	w0, w3, eq  // eq = none
  40ed8c:	ret
  40ed90:	stp	x29, x30, [sp, #-16]!
  40ed94:	mov	x29, sp
  40ed98:	bl	403040 <__errno_location@plt>
  40ed9c:	mov	w1, #0x16                  	// #22
  40eda0:	str	w1, [x0]
  40eda4:	mov	w0, #0xffffffff            	// #-1
  40eda8:	ldp	x29, x30, [sp], #16
  40edac:	ret
  40edb0:	str	xzr, [x0]
  40edb4:	mov	x1, #0x3ffffffe            	// #1073741822
  40edb8:	cmp	x4, x1
  40edbc:	cset	w6, eq  // eq = none
  40edc0:	mov	w3, #0x1                   	// #1
  40edc4:	b	40ed7c <__fxstatat@plt+0xbc8c>
  40edc8:	str	xzr, [x0, #16]
  40edcc:	mov	w3, #0x1                   	// #1
  40edd0:	mov	x0, #0x3ffffffe            	// #1073741822
  40edd4:	cmp	x5, x0
  40edd8:	b.ne	40ed84 <__fxstatat@plt+0xbc94>  // b.any
  40eddc:	add	w6, w6, w3
  40ede0:	b	40ed84 <__fxstatat@plt+0xbc94>
  40ede4:	stp	x29, x30, [sp, #-32]!
  40ede8:	mov	x29, sp
  40edec:	stp	x19, x20, [sp, #16]
  40edf0:	mov	x20, x0
  40edf4:	ldr	x19, [x1]
  40edf8:	ldr	x0, [x19, #8]
  40edfc:	mov	x2, #0x3ffffffe            	// #1073741822
  40ee00:	cmp	x0, x2
  40ee04:	b.eq	40ee40 <__fxstatat@plt+0xbd50>  // b.none
  40ee08:	mov	x2, #0x3fffffff            	// #1073741823
  40ee0c:	cmp	x0, x2
  40ee10:	b.eq	40ee68 <__fxstatat@plt+0xbd78>  // b.none
  40ee14:	ldr	x1, [x19, #24]
  40ee18:	mov	x0, #0x3ffffffe            	// #1073741822
  40ee1c:	cmp	x1, x0
  40ee20:	b.eq	40ee90 <__fxstatat@plt+0xbda0>  // b.none
  40ee24:	mov	w0, #0x0                   	// #0
  40ee28:	mov	x2, #0x3fffffff            	// #1073741823
  40ee2c:	cmp	x1, x2
  40ee30:	b.eq	40eea8 <__fxstatat@plt+0xbdb8>  // b.none
  40ee34:	ldp	x19, x20, [sp, #16]
  40ee38:	ldp	x29, x30, [sp], #32
  40ee3c:	ret
  40ee40:	ldr	x2, [x19, #24]
  40ee44:	mov	w0, #0x1                   	// #1
  40ee48:	mov	x1, #0x3ffffffe            	// #1073741822
  40ee4c:	cmp	x2, x1
  40ee50:	b.eq	40ee34 <__fxstatat@plt+0xbd44>  // b.none
  40ee54:	ldr	x1, [x20, #72]
  40ee58:	ldr	x0, [x20, #80]
  40ee5c:	str	x1, [x19]
  40ee60:	str	x0, [x19, #8]
  40ee64:	b	40ee14 <__fxstatat@plt+0xbd24>
  40ee68:	ldr	x2, [x19, #24]
  40ee6c:	mov	x0, #0x3fffffff            	// #1073741823
  40ee70:	cmp	x2, x0
  40ee74:	b.eq	40ee84 <__fxstatat@plt+0xbd94>  // b.none
  40ee78:	mov	x0, x19
  40ee7c:	bl	41300c <__fxstatat@plt+0xff1c>
  40ee80:	b	40ee14 <__fxstatat@plt+0xbd24>
  40ee84:	str	xzr, [x1]
  40ee88:	mov	w0, #0x0                   	// #0
  40ee8c:	b	40ee34 <__fxstatat@plt+0xbd44>
  40ee90:	ldr	x1, [x20, #88]
  40ee94:	ldr	x0, [x20, #96]
  40ee98:	str	x1, [x19, #16]
  40ee9c:	str	x0, [x19, #24]
  40eea0:	mov	w0, #0x0                   	// #0
  40eea4:	b	40ee34 <__fxstatat@plt+0xbd44>
  40eea8:	add	x0, x19, #0x10
  40eeac:	bl	41300c <__fxstatat@plt+0xff1c>
  40eeb0:	mov	w0, #0x0                   	// #0
  40eeb4:	b	40ee34 <__fxstatat@plt+0xbd44>
  40eeb8:	stp	x29, x30, [sp, #-16]!
  40eebc:	mov	x29, sp
  40eec0:	mov	w3, #0x100                 	// #256
  40eec4:	bl	402e90 <utimensat@plt>
  40eec8:	ldp	x29, x30, [sp], #16
  40eecc:	ret
  40eed0:	stp	x29, x30, [sp, #-304]!
  40eed4:	mov	x29, sp
  40eed8:	stp	x19, x20, [sp, #16]
  40eedc:	stp	x21, x22, [sp, #32]
  40eee0:	mov	w19, w0
  40eee4:	mov	x21, x1
  40eee8:	cbz	x2, 40f29c <__fxstatat@plt+0xc1ac>
  40eeec:	add	x0, sp, #0x110
  40eef0:	str	x0, [sp, #264]
  40eef4:	ldp	x4, x5, [x2]
  40eef8:	stp	x4, x5, [sp, #272]
  40eefc:	ldp	x2, x3, [x2, #16]
  40ef00:	stp	x2, x3, [sp, #288]
  40ef04:	bl	40ed24 <__fxstatat@plt+0xbc34>
  40ef08:	mov	w22, w0
  40ef0c:	tbnz	w0, #31, 40f260 <__fxstatat@plt+0xc170>
  40ef10:	cmp	w19, #0x0
  40ef14:	ccmp	x21, #0x0, #0x0, lt  // lt = tstop
  40ef18:	b.eq	40f064 <__fxstatat@plt+0xbf74>  // b.none
  40ef1c:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40ef20:	ldr	w1, [x1, #2696]
  40ef24:	tbnz	w1, #31, 40ef68 <__fxstatat@plt+0xbe78>
  40ef28:	cmp	w22, #0x2
  40ef2c:	b.eq	40f078 <__fxstatat@plt+0xbf88>  // b.none
  40ef30:	tbnz	w19, #31, 40f108 <__fxstatat@plt+0xc018>
  40ef34:	ldr	x1, [sp, #264]
  40ef38:	mov	w0, w19
  40ef3c:	bl	402b60 <futimens@plt>
  40ef40:	mov	w20, w0
  40ef44:	cmp	w0, #0x0
  40ef48:	b.le	40f15c <__fxstatat@plt+0xc06c>
  40ef4c:	bl	403040 <__errno_location@plt>
  40ef50:	mov	w1, #0x26                  	// #38
  40ef54:	str	w1, [x0]
  40ef58:	bl	403040 <__errno_location@plt>
  40ef5c:	ldr	w0, [x0]
  40ef60:	cmp	w0, #0x26
  40ef64:	b.ne	40f160 <__fxstatat@plt+0xc070>  // b.any
  40ef68:	adrp	x2, 42b000 <__fxstatat@plt+0x27f10>
  40ef6c:	add	x3, x2, #0xa88
  40ef70:	mov	w1, #0xffffffff            	// #-1
  40ef74:	str	w1, [x2, #2696]
  40ef78:	str	w1, [x3, #4]
  40ef7c:	cbz	w22, 40efc8 <__fxstatat@plt+0xbed8>
  40ef80:	cmp	w22, #0x3
  40ef84:	b.eq	40efa8 <__fxstatat@plt+0xbeb8>  // b.none
  40ef88:	tbnz	w19, #31, 40f170 <__fxstatat@plt+0xc080>
  40ef8c:	add	x2, sp, #0x88
  40ef90:	mov	w1, w19
  40ef94:	mov	w0, #0x0                   	// #0
  40ef98:	bl	402f80 <__fxstat@plt>
  40ef9c:	cmp	w0, #0x0
  40efa0:	cset	w0, ne  // ne = any
  40efa4:	cbnz	w0, 40f258 <__fxstatat@plt+0xc168>
  40efa8:	ldr	x22, [sp, #264]
  40efac:	cbz	x22, 40f01c <__fxstatat@plt+0xbf2c>
  40efb0:	add	x1, sp, #0x108
  40efb4:	add	x0, sp, #0x88
  40efb8:	bl	40ede4 <__fxstatat@plt+0xbcf4>
  40efbc:	and	w0, w0, #0xff
  40efc0:	mov	w20, #0x0                   	// #0
  40efc4:	cbnz	w0, 40f050 <__fxstatat@plt+0xbf60>
  40efc8:	ldr	x22, [sp, #264]
  40efcc:	cbz	x22, 40f01c <__fxstatat@plt+0xbf2c>
  40efd0:	ldr	x0, [x22]
  40efd4:	str	x0, [sp, #72]
  40efd8:	ldr	x1, [x22, #8]
  40efdc:	mov	x0, #0xf7cf                	// #63439
  40efe0:	movk	x0, #0xe353, lsl #16
  40efe4:	movk	x0, #0x9ba5, lsl #32
  40efe8:	movk	x0, #0x20c4, lsl #48
  40efec:	smulh	x2, x1, x0
  40eff0:	asr	x2, x2, #7
  40eff4:	sub	x1, x2, x1, asr #63
  40eff8:	str	x1, [sp, #80]
  40effc:	ldr	x1, [x22, #16]
  40f000:	str	x1, [sp, #88]
  40f004:	ldr	x1, [x22, #24]
  40f008:	smulh	x0, x1, x0
  40f00c:	asr	x0, x0, #7
  40f010:	sub	x0, x0, x1, asr #63
  40f014:	str	x0, [sp, #96]
  40f018:	add	x22, sp, #0x48
  40f01c:	tbnz	w19, #31, 40f18c <__fxstatat@plt+0xc09c>
  40f020:	mov	x2, x22
  40f024:	mov	x1, #0x0                   	// #0
  40f028:	mov	w0, w19
  40f02c:	bl	402b10 <futimesat@plt>
  40f030:	mov	w20, w0
  40f034:	cbz	w0, 40f1a4 <__fxstatat@plt+0xc0b4>
  40f038:	mov	w20, #0xffffffff            	// #-1
  40f03c:	cbz	x21, 40f050 <__fxstatat@plt+0xbf60>
  40f040:	mov	x1, x22
  40f044:	mov	x0, x21
  40f048:	bl	402f70 <utimes@plt>
  40f04c:	mov	w20, w0
  40f050:	mov	w0, w20
  40f054:	ldp	x19, x20, [sp, #16]
  40f058:	ldp	x21, x22, [sp, #32]
  40f05c:	ldp	x29, x30, [sp], #304
  40f060:	ret
  40f064:	bl	403040 <__errno_location@plt>
  40f068:	mov	w1, #0x9                   	// #9
  40f06c:	str	w1, [x0]
  40f070:	mov	w20, #0xffffffff            	// #-1
  40f074:	b	40f050 <__fxstatat@plt+0xbf60>
  40f078:	tbnz	w19, #31, 40f0c4 <__fxstatat@plt+0xbfd4>
  40f07c:	add	x2, sp, #0x88
  40f080:	mov	w1, w19
  40f084:	mov	w0, #0x0                   	// #0
  40f088:	bl	402f80 <__fxstat@plt>
  40f08c:	cmp	w0, #0x0
  40f090:	cset	w0, ne  // ne = any
  40f094:	cbnz	w0, 40f250 <__fxstatat@plt+0xc160>
  40f098:	ldr	x0, [sp, #264]
  40f09c:	ldr	x2, [x0, #8]
  40f0a0:	mov	x1, #0x3ffffffe            	// #1073741822
  40f0a4:	cmp	x2, x1
  40f0a8:	b.eq	40f0e0 <__fxstatat@plt+0xbff0>  // b.none
  40f0ac:	ldr	x2, [x0, #24]
  40f0b0:	mov	x1, #0x3ffffffe            	// #1073741822
  40f0b4:	cmp	x2, x1
  40f0b8:	b.eq	40f0f4 <__fxstatat@plt+0xc004>  // b.none
  40f0bc:	mov	w22, #0x3                   	// #3
  40f0c0:	b	40ef30 <__fxstatat@plt+0xbe40>
  40f0c4:	add	x2, sp, #0x88
  40f0c8:	mov	x1, x21
  40f0cc:	mov	w0, #0x0                   	// #0
  40f0d0:	bl	403060 <__xstat@plt>
  40f0d4:	cmp	w0, #0x0
  40f0d8:	cset	w0, ne  // ne = any
  40f0dc:	b	40f094 <__fxstatat@plt+0xbfa4>
  40f0e0:	ldr	x1, [sp, #216]
  40f0e4:	ldr	x2, [sp, #208]
  40f0e8:	str	x2, [x0]
  40f0ec:	str	x1, [x0, #8]
  40f0f0:	b	40f0bc <__fxstatat@plt+0xbfcc>
  40f0f4:	ldr	x1, [sp, #232]
  40f0f8:	ldr	x2, [sp, #224]
  40f0fc:	str	x2, [x0, #16]
  40f100:	str	x1, [x0, #24]
  40f104:	b	40f0bc <__fxstatat@plt+0xbfcc>
  40f108:	mov	w3, #0x0                   	// #0
  40f10c:	ldr	x2, [sp, #264]
  40f110:	mov	x1, x21
  40f114:	mov	w0, #0xffffff9c            	// #-100
  40f118:	bl	402e90 <utimensat@plt>
  40f11c:	mov	w20, w0
  40f120:	cmp	w0, #0x0
  40f124:	b.le	40f148 <__fxstatat@plt+0xc058>
  40f128:	bl	403040 <__errno_location@plt>
  40f12c:	mov	w1, #0x26                  	// #38
  40f130:	str	w1, [x0]
  40f134:	bl	403040 <__errno_location@plt>
  40f138:	ldr	w0, [x0]
  40f13c:	cmp	w0, #0x26
  40f140:	b.eq	40ef68 <__fxstatat@plt+0xbe78>  // b.none
  40f144:	b	40f14c <__fxstatat@plt+0xc05c>
  40f148:	cbnz	w0, 40f134 <__fxstatat@plt+0xc044>
  40f14c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40f150:	mov	w1, #0x1                   	// #1
  40f154:	str	w1, [x0, #2696]
  40f158:	b	40f050 <__fxstatat@plt+0xbf60>
  40f15c:	cbnz	w20, 40ef58 <__fxstatat@plt+0xbe68>
  40f160:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40f164:	mov	w1, #0x1                   	// #1
  40f168:	str	w1, [x0, #2696]
  40f16c:	b	40f050 <__fxstatat@plt+0xbf60>
  40f170:	add	x2, sp, #0x88
  40f174:	mov	x1, x21
  40f178:	mov	w0, #0x0                   	// #0
  40f17c:	bl	403060 <__xstat@plt>
  40f180:	cmp	w0, #0x0
  40f184:	cset	w0, ne  // ne = any
  40f188:	b	40efa4 <__fxstatat@plt+0xbeb4>
  40f18c:	mov	x2, x22
  40f190:	mov	x1, x21
  40f194:	mov	w0, #0xffffff9c            	// #-100
  40f198:	bl	402b10 <futimesat@plt>
  40f19c:	mov	w20, w0
  40f1a0:	b	40f050 <__fxstatat@plt+0xbf60>
  40f1a4:	cbz	x22, 40f050 <__fxstatat@plt+0xbf60>
  40f1a8:	stp	x23, x24, [sp, #48]
  40f1ac:	ldr	x1, [x22, #8]
  40f1b0:	mov	x0, #0xa11f                	// #41247
  40f1b4:	movk	x0, #0x7, lsl #16
  40f1b8:	cmp	x1, x0
  40f1bc:	cset	w21, gt
  40f1c0:	ldr	x1, [x22, #24]
  40f1c4:	cmp	x1, x0
  40f1c8:	cset	w23, gt
  40f1cc:	cmp	w21, #0x0
  40f1d0:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  40f1d4:	b.ne	40f1e0 <__fxstatat@plt+0xc0f0>  // b.any
  40f1d8:	ldp	x23, x24, [sp, #48]
  40f1dc:	b	40f050 <__fxstatat@plt+0xbf60>
  40f1e0:	add	x2, sp, #0x88
  40f1e4:	mov	w1, w19
  40f1e8:	mov	w0, #0x0                   	// #0
  40f1ec:	bl	402f80 <__fxstat@plt>
  40f1f0:	mov	w24, w0
  40f1f4:	cbnz	w0, 40f2a8 <__fxstatat@plt+0xc1b8>
  40f1f8:	ldr	x1, [x22]
  40f1fc:	ldr	x0, [sp, #208]
  40f200:	sub	x0, x0, x1
  40f204:	ldr	x2, [x22, #16]
  40f208:	ldr	x1, [sp, #224]
  40f20c:	sub	x1, x1, x2
  40f210:	ldp	x2, x3, [x22]
  40f214:	stp	x2, x3, [sp, #104]
  40f218:	ldp	x2, x3, [x22, #16]
  40f21c:	stp	x2, x3, [sp, #120]
  40f220:	cmp	w21, #0x0
  40f224:	ccmp	x0, #0x1, #0x0, ne  // ne = any
  40f228:	b.ne	40f268 <__fxstatat@plt+0xc178>  // b.any
  40f22c:	ldr	x0, [sp, #216]
  40f230:	cbnz	x0, 40f268 <__fxstatat@plt+0xc178>
  40f234:	str	xzr, [sp, #112]
  40f238:	cmp	w23, #0x0
  40f23c:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  40f240:	b.ne	40f280 <__fxstatat@plt+0xc190>  // b.any
  40f244:	ldr	x0, [sp, #232]
  40f248:	cbnz	x0, 40f280 <__fxstatat@plt+0xc190>
  40f24c:	b	40f27c <__fxstatat@plt+0xc18c>
  40f250:	mov	w20, #0xffffffff            	// #-1
  40f254:	b	40f050 <__fxstatat@plt+0xbf60>
  40f258:	mov	w20, #0xffffffff            	// #-1
  40f25c:	b	40f050 <__fxstatat@plt+0xbf60>
  40f260:	mov	w20, #0xffffffff            	// #-1
  40f264:	b	40f050 <__fxstatat@plt+0xbf60>
  40f268:	cmp	w23, #0x0
  40f26c:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  40f270:	b.ne	40f290 <__fxstatat@plt+0xc1a0>  // b.any
  40f274:	ldr	x0, [sp, #232]
  40f278:	cbnz	x0, 40f290 <__fxstatat@plt+0xc1a0>
  40f27c:	str	xzr, [sp, #128]
  40f280:	add	x2, sp, #0x68
  40f284:	mov	x1, #0x0                   	// #0
  40f288:	mov	w0, w19
  40f28c:	bl	402b10 <futimesat@plt>
  40f290:	mov	w20, w24
  40f294:	ldp	x23, x24, [sp, #48]
  40f298:	b	40f050 <__fxstatat@plt+0xbf60>
  40f29c:	str	xzr, [sp, #264]
  40f2a0:	mov	w22, #0x0                   	// #0
  40f2a4:	b	40ef10 <__fxstatat@plt+0xbe20>
  40f2a8:	ldp	x23, x24, [sp, #48]
  40f2ac:	b	40f050 <__fxstatat@plt+0xbf60>
  40f2b0:	stp	x29, x30, [sp, #-16]!
  40f2b4:	mov	x29, sp
  40f2b8:	mov	x2, x1
  40f2bc:	mov	x1, x0
  40f2c0:	mov	w0, #0xffffffff            	// #-1
  40f2c4:	bl	40eed0 <__fxstatat@plt+0xbde0>
  40f2c8:	ldp	x29, x30, [sp], #16
  40f2cc:	ret
  40f2d0:	stp	x29, x30, [sp, #-224]!
  40f2d4:	mov	x29, sp
  40f2d8:	stp	x19, x20, [sp, #16]
  40f2dc:	str	x21, [sp, #32]
  40f2e0:	mov	x20, x0
  40f2e4:	cbz	x1, 40f3ec <__fxstatat@plt+0xc2fc>
  40f2e8:	add	x0, sp, #0xc0
  40f2ec:	str	x0, [sp, #184]
  40f2f0:	ldp	x2, x3, [x1]
  40f2f4:	stp	x2, x3, [sp, #192]
  40f2f8:	ldp	x2, x3, [x1, #16]
  40f2fc:	stp	x2, x3, [sp, #208]
  40f300:	bl	40ed24 <__fxstatat@plt+0xbc34>
  40f304:	mov	w21, w0
  40f308:	tbnz	w0, #31, 40f3e4 <__fxstatat@plt+0xc2f4>
  40f30c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40f310:	ldr	w0, [x0, #2700]
  40f314:	tbnz	w0, #31, 40f43c <__fxstatat@plt+0xc34c>
  40f318:	cmp	w21, #0x2
  40f31c:	b.ne	40f400 <__fxstatat@plt+0xc310>  // b.any
  40f320:	add	x2, sp, #0x38
  40f324:	mov	x1, x20
  40f328:	mov	w0, #0x0                   	// #0
  40f32c:	bl	402f40 <__lxstat@plt>
  40f330:	cbnz	w0, 40f3d4 <__fxstatat@plt+0xc2e4>
  40f334:	ldr	x0, [sp, #184]
  40f338:	ldr	x2, [x0, #8]
  40f33c:	mov	x1, #0x3ffffffe            	// #1073741822
  40f340:	cmp	x2, x1
  40f344:	b.eq	40f360 <__fxstatat@plt+0xc270>  // b.none
  40f348:	ldr	x2, [x0, #24]
  40f34c:	mov	x1, #0x3ffffffe            	// #1073741822
  40f350:	cmp	x2, x1
  40f354:	b.eq	40f374 <__fxstatat@plt+0xc284>  // b.none
  40f358:	mov	w21, #0x3                   	// #3
  40f35c:	b	40f400 <__fxstatat@plt+0xc310>
  40f360:	ldr	x1, [sp, #136]
  40f364:	ldr	x2, [sp, #128]
  40f368:	str	x2, [x0]
  40f36c:	str	x1, [x0, #8]
  40f370:	b	40f358 <__fxstatat@plt+0xc268>
  40f374:	ldr	x1, [sp, #152]
  40f378:	ldr	x2, [sp, #144]
  40f37c:	str	x2, [x0, #16]
  40f380:	str	x1, [x0, #24]
  40f384:	b	40f358 <__fxstatat@plt+0xc268>
  40f388:	cbnz	w0, 40f42c <__fxstatat@plt+0xc33c>
  40f38c:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40f390:	add	x2, x1, #0xa88
  40f394:	mov	w0, #0x1                   	// #1
  40f398:	str	w0, [x1, #2696]
  40f39c:	str	w0, [x2, #4]
  40f3a0:	b	40f4bc <__fxstatat@plt+0xc3cc>
  40f3a4:	add	x2, sp, #0x38
  40f3a8:	mov	x1, x20
  40f3ac:	mov	w0, #0x0                   	// #0
  40f3b0:	bl	402f40 <__lxstat@plt>
  40f3b4:	cbz	w0, 40f454 <__fxstatat@plt+0xc364>
  40f3b8:	mov	w19, #0xffffffff            	// #-1
  40f3bc:	b	40f4bc <__fxstatat@plt+0xc3cc>
  40f3c0:	bl	403040 <__errno_location@plt>
  40f3c4:	mov	w1, #0x26                  	// #38
  40f3c8:	str	w1, [x0]
  40f3cc:	mov	w19, #0xffffffff            	// #-1
  40f3d0:	b	40f4bc <__fxstatat@plt+0xc3cc>
  40f3d4:	mov	w19, #0xffffffff            	// #-1
  40f3d8:	b	40f4bc <__fxstatat@plt+0xc3cc>
  40f3dc:	mov	w19, #0xffffffff            	// #-1
  40f3e0:	b	40f4bc <__fxstatat@plt+0xc3cc>
  40f3e4:	mov	w19, #0xffffffff            	// #-1
  40f3e8:	b	40f4bc <__fxstatat@plt+0xc3cc>
  40f3ec:	str	xzr, [sp, #184]
  40f3f0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40f3f4:	ldr	w0, [x0, #2700]
  40f3f8:	mov	w21, #0x0                   	// #0
  40f3fc:	tbnz	w0, #31, 40f478 <__fxstatat@plt+0xc388>
  40f400:	mov	w3, #0x100                 	// #256
  40f404:	ldr	x2, [sp, #184]
  40f408:	mov	x1, x20
  40f40c:	mov	w0, #0xffffff9c            	// #-100
  40f410:	bl	402e90 <utimensat@plt>
  40f414:	mov	w19, w0
  40f418:	cmp	w0, #0x0
  40f41c:	b.le	40f388 <__fxstatat@plt+0xc298>
  40f420:	bl	403040 <__errno_location@plt>
  40f424:	mov	w1, #0x26                  	// #38
  40f428:	str	w1, [x0]
  40f42c:	bl	403040 <__errno_location@plt>
  40f430:	ldr	w0, [x0]
  40f434:	cmp	w0, #0x26
  40f438:	b.ne	40f38c <__fxstatat@plt+0xc29c>  // b.any
  40f43c:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40f440:	mov	w0, #0xffffffff            	// #-1
  40f444:	str	w0, [x1, #2700]
  40f448:	cbz	w21, 40f484 <__fxstatat@plt+0xc394>
  40f44c:	cmp	w21, #0x3
  40f450:	b.ne	40f3a4 <__fxstatat@plt+0xc2b4>  // b.any
  40f454:	ldr	x0, [sp, #184]
  40f458:	cbz	x0, 40f498 <__fxstatat@plt+0xc3a8>
  40f45c:	add	x1, sp, #0xb8
  40f460:	add	x0, sp, #0x38
  40f464:	bl	40ede4 <__fxstatat@plt+0xbcf4>
  40f468:	and	w0, w0, #0xff
  40f46c:	mov	w19, #0x0                   	// #0
  40f470:	cbz	w0, 40f498 <__fxstatat@plt+0xc3a8>
  40f474:	b	40f4bc <__fxstatat@plt+0xc3cc>
  40f478:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40f47c:	mov	w1, #0xffffffff            	// #-1
  40f480:	str	w1, [x0, #2700]
  40f484:	add	x2, sp, #0x38
  40f488:	mov	x1, x20
  40f48c:	mov	w0, #0x0                   	// #0
  40f490:	bl	402f40 <__lxstat@plt>
  40f494:	cbnz	w0, 40f3dc <__fxstatat@plt+0xc2ec>
  40f498:	ldr	w1, [sp, #72]
  40f49c:	and	w1, w1, #0xf000
  40f4a0:	cmp	w1, #0xa, lsl #12
  40f4a4:	b.eq	40f3c0 <__fxstatat@plt+0xc2d0>  // b.none
  40f4a8:	ldr	x2, [sp, #184]
  40f4ac:	mov	x1, x20
  40f4b0:	mov	w0, #0xffffffff            	// #-1
  40f4b4:	bl	40eed0 <__fxstatat@plt+0xbde0>
  40f4b8:	mov	w19, w0
  40f4bc:	mov	w0, w19
  40f4c0:	ldp	x19, x20, [sp, #16]
  40f4c4:	ldr	x21, [sp, #32]
  40f4c8:	ldp	x29, x30, [sp], #224
  40f4cc:	ret
  40f4d0:	stp	x29, x30, [sp, #-96]!
  40f4d4:	mov	x29, sp
  40f4d8:	stp	x19, x20, [sp, #16]
  40f4dc:	stp	x21, x22, [sp, #32]
  40f4e0:	str	x23, [sp, #48]
  40f4e4:	mov	w21, w0
  40f4e8:	mov	w22, w1
  40f4ec:	mov	x20, x2
  40f4f0:	mov	w23, w3
  40f4f4:	mov	x0, x4
  40f4f8:	ldp	x2, x3, [x5]
  40f4fc:	stp	x2, x3, [sp, #64]
  40f500:	ldp	x2, x3, [x5, #16]
  40f504:	stp	x2, x3, [sp, #80]
  40f508:	add	x1, sp, #0x40
  40f50c:	bl	410060 <__fxstatat@plt+0xcf70>
  40f510:	cbz	x0, 40f574 <__fxstatat@plt+0xc484>
  40f514:	mov	x19, x0
  40f518:	cbz	x20, 40f558 <__fxstatat@plt+0xc468>
  40f51c:	mov	x5, x0
  40f520:	adrp	x4, 415000 <__fxstatat@plt+0x11f10>
  40f524:	add	x4, x4, #0x838
  40f528:	mov	w3, w23
  40f52c:	mov	x2, x20
  40f530:	mov	w1, w22
  40f534:	mov	w0, w21
  40f538:	bl	4030b0 <error_at_line@plt>
  40f53c:	mov	x0, x19
  40f540:	bl	402e00 <free@plt>
  40f544:	ldp	x19, x20, [sp, #16]
  40f548:	ldp	x21, x22, [sp, #32]
  40f54c:	ldr	x23, [sp, #48]
  40f550:	ldp	x29, x30, [sp], #96
  40f554:	ret
  40f558:	mov	x3, x0
  40f55c:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40f560:	add	x2, x2, #0x838
  40f564:	mov	w1, w22
  40f568:	mov	w0, w21
  40f56c:	bl	402950 <error@plt>
  40f570:	b	40f53c <__fxstatat@plt+0xc44c>
  40f574:	bl	403040 <__errno_location@plt>
  40f578:	ldr	w19, [x0]
  40f57c:	mov	w2, #0x5                   	// #5
  40f580:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f584:	add	x1, x1, #0x6c0
  40f588:	mov	x0, #0x0                   	// #0
  40f58c:	bl	402f90 <dcgettext@plt>
  40f590:	mov	x2, x0
  40f594:	mov	w1, w19
  40f598:	mov	w0, #0x0                   	// #0
  40f59c:	bl	402950 <error@plt>
  40f5a0:	bl	402ce0 <abort@plt>
  40f5a4:	stp	x29, x30, [sp, #-48]!
  40f5a8:	mov	x29, sp
  40f5ac:	ldp	x4, x5, [x3]
  40f5b0:	stp	x4, x5, [sp, #16]
  40f5b4:	ldp	x4, x5, [x3, #16]
  40f5b8:	stp	x4, x5, [sp, #32]
  40f5bc:	add	x5, sp, #0x10
  40f5c0:	mov	x4, x2
  40f5c4:	mov	w3, #0x0                   	// #0
  40f5c8:	mov	x2, #0x0                   	// #0
  40f5cc:	bl	40f4d0 <__fxstatat@plt+0xc3e0>
  40f5d0:	ldp	x29, x30, [sp], #48
  40f5d4:	ret
  40f5d8:	sub	sp, sp, #0x50
  40f5dc:	stp	x29, x30, [sp, #32]
  40f5e0:	add	x29, sp, #0x20
  40f5e4:	stp	x19, x20, [sp, #48]
  40f5e8:	str	x21, [sp, #64]
  40f5ec:	mov	x21, x0
  40f5f0:	mov	x20, x4
  40f5f4:	mov	x19, x5
  40f5f8:	cbz	x1, 40f6bc <__fxstatat@plt+0xc5cc>
  40f5fc:	mov	x5, x3
  40f600:	mov	x4, x2
  40f604:	mov	x3, x1
  40f608:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40f60c:	add	x2, x2, #0x6e0
  40f610:	mov	w1, #0x1                   	// #1
  40f614:	bl	402d80 <__fprintf_chk@plt>
  40f618:	mov	w2, #0x5                   	// #5
  40f61c:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f620:	add	x1, x1, #0x6f8
  40f624:	mov	x0, #0x0                   	// #0
  40f628:	bl	402f90 <dcgettext@plt>
  40f62c:	mov	w4, #0x7e3                 	// #2019
  40f630:	mov	x3, x0
  40f634:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40f638:	add	x2, x2, #0x9d8
  40f63c:	mov	w1, #0x1                   	// #1
  40f640:	mov	x0, x21
  40f644:	bl	402d80 <__fprintf_chk@plt>
  40f648:	mov	w2, #0x5                   	// #5
  40f64c:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f650:	add	x1, x1, #0x700
  40f654:	mov	x0, #0x0                   	// #0
  40f658:	bl	402f90 <dcgettext@plt>
  40f65c:	mov	x1, x21
  40f660:	bl	402fa0 <fputs_unlocked@plt>
  40f664:	cmp	x19, #0x5
  40f668:	b.eq	40f850 <__fxstatat@plt+0xc760>  // b.none
  40f66c:	b.hi	40f720 <__fxstatat@plt+0xc630>  // b.pmore
  40f670:	cmp	x19, #0x2
  40f674:	b.eq	40f7ec <__fxstatat@plt+0xc6fc>  // b.none
  40f678:	b.ls	40f6d8 <__fxstatat@plt+0xc5e8>  // b.plast
  40f67c:	cmp	x19, #0x3
  40f680:	b.eq	40f81c <__fxstatat@plt+0xc72c>  // b.none
  40f684:	mov	w2, #0x5                   	// #5
  40f688:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f68c:	add	x1, x1, #0x818
  40f690:	mov	x0, #0x0                   	// #0
  40f694:	bl	402f90 <dcgettext@plt>
  40f698:	ldr	x6, [x20, #24]
  40f69c:	ldr	x5, [x20, #16]
  40f6a0:	ldr	x4, [x20, #8]
  40f6a4:	ldr	x3, [x20]
  40f6a8:	mov	x2, x0
  40f6ac:	mov	w1, #0x1                   	// #1
  40f6b0:	mov	x0, x21
  40f6b4:	bl	402d80 <__fprintf_chk@plt>
  40f6b8:	b	40f70c <__fxstatat@plt+0xc61c>
  40f6bc:	mov	x4, x3
  40f6c0:	mov	x3, x2
  40f6c4:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40f6c8:	add	x2, x2, #0x6f0
  40f6cc:	mov	w1, #0x1                   	// #1
  40f6d0:	bl	402d80 <__fprintf_chk@plt>
  40f6d4:	b	40f618 <__fxstatat@plt+0xc528>
  40f6d8:	cbz	x19, 40f70c <__fxstatat@plt+0xc61c>
  40f6dc:	cmp	x19, #0x1
  40f6e0:	b.ne	40f924 <__fxstatat@plt+0xc834>  // b.any
  40f6e4:	mov	w2, #0x5                   	// #5
  40f6e8:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f6ec:	add	x1, x1, #0x7d0
  40f6f0:	mov	x0, #0x0                   	// #0
  40f6f4:	bl	402f90 <dcgettext@plt>
  40f6f8:	ldr	x3, [x20]
  40f6fc:	mov	x2, x0
  40f700:	mov	w1, #0x1                   	// #1
  40f704:	mov	x0, x21
  40f708:	bl	402d80 <__fprintf_chk@plt>
  40f70c:	ldp	x19, x20, [sp, #48]
  40f710:	ldr	x21, [sp, #64]
  40f714:	ldp	x29, x30, [sp, #32]
  40f718:	add	sp, sp, #0x50
  40f71c:	ret
  40f720:	cmp	x19, #0x8
  40f724:	b.eq	40f8d0 <__fxstatat@plt+0xc7e0>  // b.none
  40f728:	b.ls	40f790 <__fxstatat@plt+0xc6a0>  // b.plast
  40f72c:	cmp	x19, #0x9
  40f730:	b.ne	40f924 <__fxstatat@plt+0xc834>  // b.any
  40f734:	mov	w2, #0x5                   	// #5
  40f738:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f73c:	add	x1, x1, #0x8e8
  40f740:	mov	x0, #0x0                   	// #0
  40f744:	bl	402f90 <dcgettext@plt>
  40f748:	ldr	x1, [x20, #64]
  40f74c:	str	x1, [sp, #24]
  40f750:	ldr	x1, [x20, #56]
  40f754:	str	x1, [sp, #16]
  40f758:	ldr	x1, [x20, #48]
  40f75c:	str	x1, [sp, #8]
  40f760:	ldr	x1, [x20, #40]
  40f764:	str	x1, [sp]
  40f768:	ldr	x7, [x20, #32]
  40f76c:	ldr	x6, [x20, #24]
  40f770:	ldr	x5, [x20, #16]
  40f774:	ldr	x4, [x20, #8]
  40f778:	ldr	x3, [x20]
  40f77c:	mov	x2, x0
  40f780:	mov	w1, #0x1                   	// #1
  40f784:	mov	x0, x21
  40f788:	bl	402d80 <__fprintf_chk@plt>
  40f78c:	b	40f70c <__fxstatat@plt+0xc61c>
  40f790:	cmp	x19, #0x6
  40f794:	b.eq	40f88c <__fxstatat@plt+0xc79c>  // b.none
  40f798:	cmp	x19, #0x7
  40f79c:	b.ne	40f924 <__fxstatat@plt+0xc834>  // b.any
  40f7a0:	mov	w2, #0x5                   	// #5
  40f7a4:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f7a8:	add	x1, x1, #0x888
  40f7ac:	mov	x0, #0x0                   	// #0
  40f7b0:	bl	402f90 <dcgettext@plt>
  40f7b4:	ldr	x1, [x20, #48]
  40f7b8:	str	x1, [sp, #8]
  40f7bc:	ldr	x1, [x20, #40]
  40f7c0:	str	x1, [sp]
  40f7c4:	ldr	x7, [x20, #32]
  40f7c8:	ldr	x6, [x20, #24]
  40f7cc:	ldr	x5, [x20, #16]
  40f7d0:	ldr	x4, [x20, #8]
  40f7d4:	ldr	x3, [x20]
  40f7d8:	mov	x2, x0
  40f7dc:	mov	w1, #0x1                   	// #1
  40f7e0:	mov	x0, x21
  40f7e4:	bl	402d80 <__fprintf_chk@plt>
  40f7e8:	b	40f70c <__fxstatat@plt+0xc61c>
  40f7ec:	mov	w2, #0x5                   	// #5
  40f7f0:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f7f4:	add	x1, x1, #0x7e0
  40f7f8:	mov	x0, #0x0                   	// #0
  40f7fc:	bl	402f90 <dcgettext@plt>
  40f800:	ldr	x4, [x20, #8]
  40f804:	ldr	x3, [x20]
  40f808:	mov	x2, x0
  40f80c:	mov	w1, #0x1                   	// #1
  40f810:	mov	x0, x21
  40f814:	bl	402d80 <__fprintf_chk@plt>
  40f818:	b	40f70c <__fxstatat@plt+0xc61c>
  40f81c:	mov	w2, #0x5                   	// #5
  40f820:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f824:	add	x1, x1, #0x7f8
  40f828:	mov	x0, #0x0                   	// #0
  40f82c:	bl	402f90 <dcgettext@plt>
  40f830:	ldr	x5, [x20, #16]
  40f834:	ldr	x4, [x20, #8]
  40f838:	ldr	x3, [x20]
  40f83c:	mov	x2, x0
  40f840:	mov	w1, #0x1                   	// #1
  40f844:	mov	x0, x21
  40f848:	bl	402d80 <__fprintf_chk@plt>
  40f84c:	b	40f70c <__fxstatat@plt+0xc61c>
  40f850:	mov	w2, #0x5                   	// #5
  40f854:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f858:	add	x1, x1, #0x838
  40f85c:	mov	x0, #0x0                   	// #0
  40f860:	bl	402f90 <dcgettext@plt>
  40f864:	ldr	x7, [x20, #32]
  40f868:	ldr	x6, [x20, #24]
  40f86c:	ldr	x5, [x20, #16]
  40f870:	ldr	x4, [x20, #8]
  40f874:	ldr	x3, [x20]
  40f878:	mov	x2, x0
  40f87c:	mov	w1, #0x1                   	// #1
  40f880:	mov	x0, x21
  40f884:	bl	402d80 <__fprintf_chk@plt>
  40f888:	b	40f70c <__fxstatat@plt+0xc61c>
  40f88c:	mov	w2, #0x5                   	// #5
  40f890:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f894:	add	x1, x1, #0x860
  40f898:	mov	x0, #0x0                   	// #0
  40f89c:	bl	402f90 <dcgettext@plt>
  40f8a0:	ldr	x1, [x20, #40]
  40f8a4:	str	x1, [sp]
  40f8a8:	ldr	x7, [x20, #32]
  40f8ac:	ldr	x6, [x20, #24]
  40f8b0:	ldr	x5, [x20, #16]
  40f8b4:	ldr	x4, [x20, #8]
  40f8b8:	ldr	x3, [x20]
  40f8bc:	mov	x2, x0
  40f8c0:	mov	w1, #0x1                   	// #1
  40f8c4:	mov	x0, x21
  40f8c8:	bl	402d80 <__fprintf_chk@plt>
  40f8cc:	b	40f70c <__fxstatat@plt+0xc61c>
  40f8d0:	mov	w2, #0x5                   	// #5
  40f8d4:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f8d8:	add	x1, x1, #0x8b8
  40f8dc:	mov	x0, #0x0                   	// #0
  40f8e0:	bl	402f90 <dcgettext@plt>
  40f8e4:	ldr	x1, [x20, #56]
  40f8e8:	str	x1, [sp, #16]
  40f8ec:	ldr	x1, [x20, #48]
  40f8f0:	str	x1, [sp, #8]
  40f8f4:	ldr	x1, [x20, #40]
  40f8f8:	str	x1, [sp]
  40f8fc:	ldr	x7, [x20, #32]
  40f900:	ldr	x6, [x20, #24]
  40f904:	ldr	x5, [x20, #16]
  40f908:	ldr	x4, [x20, #8]
  40f90c:	ldr	x3, [x20]
  40f910:	mov	x2, x0
  40f914:	mov	w1, #0x1                   	// #1
  40f918:	mov	x0, x21
  40f91c:	bl	402d80 <__fprintf_chk@plt>
  40f920:	b	40f70c <__fxstatat@plt+0xc61c>
  40f924:	mov	w2, #0x5                   	// #5
  40f928:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f92c:	add	x1, x1, #0x920
  40f930:	mov	x0, #0x0                   	// #0
  40f934:	bl	402f90 <dcgettext@plt>
  40f938:	ldr	x1, [x20, #64]
  40f93c:	str	x1, [sp, #24]
  40f940:	ldr	x1, [x20, #56]
  40f944:	str	x1, [sp, #16]
  40f948:	ldr	x1, [x20, #48]
  40f94c:	str	x1, [sp, #8]
  40f950:	ldr	x1, [x20, #40]
  40f954:	str	x1, [sp]
  40f958:	ldr	x7, [x20, #32]
  40f95c:	ldr	x6, [x20, #24]
  40f960:	ldr	x5, [x20, #16]
  40f964:	ldr	x4, [x20, #8]
  40f968:	ldr	x3, [x20]
  40f96c:	mov	x2, x0
  40f970:	mov	w1, #0x1                   	// #1
  40f974:	mov	x0, x21
  40f978:	bl	402d80 <__fprintf_chk@plt>
  40f97c:	b	40f70c <__fxstatat@plt+0xc61c>
  40f980:	stp	x29, x30, [sp, #-16]!
  40f984:	mov	x29, sp
  40f988:	ldr	x5, [x4]
  40f98c:	cbz	x5, 40f9ac <__fxstatat@plt+0xc8bc>
  40f990:	mov	x5, #0x0                   	// #0
  40f994:	add	x5, x5, #0x1
  40f998:	ldr	x6, [x4, x5, lsl #3]
  40f99c:	cbnz	x6, 40f994 <__fxstatat@plt+0xc8a4>
  40f9a0:	bl	40f5d8 <__fxstatat@plt+0xc4e8>
  40f9a4:	ldp	x29, x30, [sp], #16
  40f9a8:	ret
  40f9ac:	mov	x5, #0x0                   	// #0
  40f9b0:	b	40f9a0 <__fxstatat@plt+0xc8b0>
  40f9b4:	stp	x29, x30, [sp, #-96]!
  40f9b8:	mov	x29, sp
  40f9bc:	ldr	x7, [x4]
  40f9c0:	ldr	w8, [x4, #24]
  40f9c4:	ldr	x11, [x4, #8]
  40f9c8:	add	x4, sp, #0x10
  40f9cc:	mov	x5, #0x0                   	// #0
  40f9d0:	b	40fa0c <__fxstatat@plt+0xc91c>
  40f9d4:	add	w9, w8, #0x8
  40f9d8:	cmp	w9, #0x0
  40f9dc:	b.le	40fa20 <__fxstatat@plt+0xc930>
  40f9e0:	add	x10, x7, #0xf
  40f9e4:	mov	w8, w9
  40f9e8:	mov	x6, x7
  40f9ec:	and	x7, x10, #0xfffffffffffffff8
  40f9f0:	ldr	x6, [x6]
  40f9f4:	str	x6, [x4]
  40f9f8:	cbz	x6, 40fa2c <__fxstatat@plt+0xc93c>
  40f9fc:	add	x5, x5, #0x1
  40fa00:	add	x4, x4, #0x8
  40fa04:	cmp	x5, #0xa
  40fa08:	b.eq	40fa2c <__fxstatat@plt+0xc93c>  // b.none
  40fa0c:	tbnz	w8, #31, 40f9d4 <__fxstatat@plt+0xc8e4>
  40fa10:	add	x9, x7, #0xf
  40fa14:	mov	x6, x7
  40fa18:	and	x7, x9, #0xfffffffffffffff8
  40fa1c:	b	40f9f0 <__fxstatat@plt+0xc900>
  40fa20:	add	x6, x11, w8, sxtw
  40fa24:	mov	w8, w9
  40fa28:	b	40f9f0 <__fxstatat@plt+0xc900>
  40fa2c:	add	x4, sp, #0x10
  40fa30:	bl	40f5d8 <__fxstatat@plt+0xc4e8>
  40fa34:	ldp	x29, x30, [sp], #96
  40fa38:	ret
  40fa3c:	stp	x29, x30, [sp, #-240]!
  40fa40:	mov	x29, sp
  40fa44:	str	x4, [sp, #208]
  40fa48:	str	x5, [sp, #216]
  40fa4c:	str	x6, [sp, #224]
  40fa50:	str	x7, [sp, #232]
  40fa54:	str	q0, [sp, #80]
  40fa58:	str	q1, [sp, #96]
  40fa5c:	str	q2, [sp, #112]
  40fa60:	str	q3, [sp, #128]
  40fa64:	str	q4, [sp, #144]
  40fa68:	str	q5, [sp, #160]
  40fa6c:	str	q6, [sp, #176]
  40fa70:	str	q7, [sp, #192]
  40fa74:	add	x4, sp, #0xf0
  40fa78:	str	x4, [sp, #48]
  40fa7c:	str	x4, [sp, #56]
  40fa80:	add	x4, sp, #0xd0
  40fa84:	str	x4, [sp, #64]
  40fa88:	mov	w4, #0xffffffe0            	// #-32
  40fa8c:	str	w4, [sp, #72]
  40fa90:	mov	w4, #0xffffff80            	// #-128
  40fa94:	str	w4, [sp, #76]
  40fa98:	ldp	x4, x5, [sp, #48]
  40fa9c:	stp	x4, x5, [sp, #16]
  40faa0:	ldp	x4, x5, [sp, #64]
  40faa4:	stp	x4, x5, [sp, #32]
  40faa8:	add	x4, sp, #0x10
  40faac:	bl	40f9b4 <__fxstatat@plt+0xc8c4>
  40fab0:	ldp	x29, x30, [sp], #240
  40fab4:	ret
  40fab8:	stp	x29, x30, [sp, #-16]!
  40fabc:	mov	x29, sp
  40fac0:	mov	w2, #0x5                   	// #5
  40fac4:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40fac8:	add	x1, x1, #0x960
  40facc:	mov	x0, #0x0                   	// #0
  40fad0:	bl	402f90 <dcgettext@plt>
  40fad4:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40fad8:	add	x2, x2, #0x438
  40fadc:	mov	x1, x0
  40fae0:	mov	w0, #0x1                   	// #1
  40fae4:	bl	402ba0 <__printf_chk@plt>
  40fae8:	mov	w2, #0x5                   	// #5
  40faec:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40faf0:	add	x1, x1, #0x978
  40faf4:	mov	x0, #0x0                   	// #0
  40faf8:	bl	402f90 <dcgettext@plt>
  40fafc:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  40fb00:	add	x3, x3, #0xb58
  40fb04:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  40fb08:	add	x2, x2, #0xb80
  40fb0c:	mov	x1, x0
  40fb10:	mov	w0, #0x1                   	// #1
  40fb14:	bl	402ba0 <__printf_chk@plt>
  40fb18:	mov	w2, #0x5                   	// #5
  40fb1c:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40fb20:	add	x1, x1, #0x990
  40fb24:	mov	x0, #0x0                   	// #0
  40fb28:	bl	402f90 <dcgettext@plt>
  40fb2c:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40fb30:	ldr	x1, [x1, #1216]
  40fb34:	bl	402fa0 <fputs_unlocked@plt>
  40fb38:	ldp	x29, x30, [sp], #16
  40fb3c:	ret
  40fb40:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40fb44:	ldrb	w0, [x0, #2704]
  40fb48:	cbz	w0, 40fb58 <__fxstatat@plt+0xca68>
  40fb4c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40fb50:	ldrb	w0, [x0, #2705]
  40fb54:	ret
  40fb58:	stp	x29, x30, [sp, #-16]!
  40fb5c:	mov	x29, sp
  40fb60:	bl	402990 <geteuid@plt>
  40fb64:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40fb68:	add	x2, x1, #0xa90
  40fb6c:	cmp	w0, #0x0
  40fb70:	cset	w0, eq  // eq = none
  40fb74:	strb	w0, [x2, #1]
  40fb78:	mov	w0, #0x1                   	// #1
  40fb7c:	strb	w0, [x1, #2704]
  40fb80:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40fb84:	ldrb	w0, [x0, #2705]
  40fb88:	ldp	x29, x30, [sp], #16
  40fb8c:	ret
  40fb90:	stp	x29, x30, [sp, #-32]!
  40fb94:	mov	x29, sp
  40fb98:	str	x19, [sp, #16]
  40fb9c:	mov	x19, x0
  40fba0:	bl	402b00 <malloc@plt>
  40fba4:	cmp	x0, #0x0
  40fba8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40fbac:	b.ne	40fbbc <__fxstatat@plt+0xcacc>  // b.any
  40fbb0:	ldr	x19, [sp, #16]
  40fbb4:	ldp	x29, x30, [sp], #32
  40fbb8:	ret
  40fbbc:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40fbc0:	stp	x29, x30, [sp, #-16]!
  40fbc4:	mov	x29, sp
  40fbc8:	mul	x3, x0, x1
  40fbcc:	umulh	x2, x0, x1
  40fbd0:	cmp	x2, #0x0
  40fbd4:	cset	x2, ne  // ne = any
  40fbd8:	cmp	x3, #0x0
  40fbdc:	csinc	x2, x2, xzr, ge  // ge = tcont
  40fbe0:	cbnz	w2, 40fbf4 <__fxstatat@plt+0xcb04>
  40fbe4:	mul	x0, x0, x1
  40fbe8:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  40fbec:	ldp	x29, x30, [sp], #16
  40fbf0:	ret
  40fbf4:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40fbf8:	stp	x29, x30, [sp, #-16]!
  40fbfc:	mov	x29, sp
  40fc00:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  40fc04:	ldp	x29, x30, [sp], #16
  40fc08:	ret
  40fc0c:	stp	x29, x30, [sp, #-32]!
  40fc10:	mov	x29, sp
  40fc14:	cmp	x1, #0x0
  40fc18:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40fc1c:	b.ne	40fc44 <__fxstatat@plt+0xcb54>  // b.any
  40fc20:	str	x19, [sp, #16]
  40fc24:	mov	x19, x1
  40fc28:	bl	402c30 <realloc@plt>
  40fc2c:	cmp	x0, #0x0
  40fc30:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40fc34:	b.ne	40fc50 <__fxstatat@plt+0xcb60>  // b.any
  40fc38:	ldr	x19, [sp, #16]
  40fc3c:	ldp	x29, x30, [sp], #32
  40fc40:	ret
  40fc44:	bl	402e00 <free@plt>
  40fc48:	mov	x0, #0x0                   	// #0
  40fc4c:	b	40fc3c <__fxstatat@plt+0xcb4c>
  40fc50:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40fc54:	stp	x29, x30, [sp, #-16]!
  40fc58:	mov	x29, sp
  40fc5c:	mul	x4, x1, x2
  40fc60:	umulh	x3, x1, x2
  40fc64:	cmp	x3, #0x0
  40fc68:	cset	x3, ne  // ne = any
  40fc6c:	cmp	x4, #0x0
  40fc70:	csinc	x3, x3, xzr, ge  // ge = tcont
  40fc74:	cbnz	w3, 40fc88 <__fxstatat@plt+0xcb98>
  40fc78:	mul	x1, x1, x2
  40fc7c:	bl	40fc0c <__fxstatat@plt+0xcb1c>
  40fc80:	ldp	x29, x30, [sp], #16
  40fc84:	ret
  40fc88:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40fc8c:	stp	x29, x30, [sp, #-16]!
  40fc90:	mov	x29, sp
  40fc94:	ldr	x3, [x1]
  40fc98:	cbz	x0, 40fccc <__fxstatat@plt+0xcbdc>
  40fc9c:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  40fca0:	movk	x4, #0x5554
  40fca4:	udiv	x4, x4, x2
  40fca8:	cmp	x4, x3
  40fcac:	b.ls	40fd00 <__fxstatat@plt+0xcc10>  // b.plast
  40fcb0:	add	x4, x3, #0x1
  40fcb4:	add	x3, x4, x3, lsr #1
  40fcb8:	str	x3, [x1]
  40fcbc:	mul	x1, x3, x2
  40fcc0:	bl	40fc0c <__fxstatat@plt+0xcb1c>
  40fcc4:	ldp	x29, x30, [sp], #16
  40fcc8:	ret
  40fccc:	cbnz	x3, 40fce0 <__fxstatat@plt+0xcbf0>
  40fcd0:	mov	x3, #0x80                  	// #128
  40fcd4:	udiv	x3, x3, x2
  40fcd8:	cmp	x2, #0x80
  40fcdc:	cinc	x3, x3, hi  // hi = pmore
  40fce0:	mul	x5, x3, x2
  40fce4:	umulh	x4, x3, x2
  40fce8:	cmp	x4, #0x0
  40fcec:	cset	x4, ne  // ne = any
  40fcf0:	cmp	x5, #0x0
  40fcf4:	csinc	x4, x4, xzr, ge  // ge = tcont
  40fcf8:	cbz	w4, 40fcb8 <__fxstatat@plt+0xcbc8>
  40fcfc:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40fd00:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40fd04:	stp	x29, x30, [sp, #-16]!
  40fd08:	mov	x29, sp
  40fd0c:	mov	x2, x1
  40fd10:	ldr	x1, [x1]
  40fd14:	cbz	x0, 40fd40 <__fxstatat@plt+0xcc50>
  40fd18:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  40fd1c:	movk	x3, #0x5553
  40fd20:	cmp	x1, x3
  40fd24:	b.hi	40fd4c <__fxstatat@plt+0xcc5c>  // b.pmore
  40fd28:	add	x3, x1, #0x1
  40fd2c:	add	x1, x3, x1, lsr #1
  40fd30:	str	x1, [x2]
  40fd34:	bl	40fc0c <__fxstatat@plt+0xcb1c>
  40fd38:	ldp	x29, x30, [sp], #16
  40fd3c:	ret
  40fd40:	cbz	x1, 40fd50 <__fxstatat@plt+0xcc60>
  40fd44:	tbz	x1, #63, 40fd30 <__fxstatat@plt+0xcc40>
  40fd48:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40fd4c:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40fd50:	mov	x1, #0x80                  	// #128
  40fd54:	b	40fd30 <__fxstatat@plt+0xcc40>
  40fd58:	stp	x29, x30, [sp, #-32]!
  40fd5c:	mov	x29, sp
  40fd60:	str	x19, [sp, #16]
  40fd64:	mov	x19, x0
  40fd68:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  40fd6c:	mov	x2, x19
  40fd70:	mov	w1, #0x0                   	// #0
  40fd74:	bl	402bd0 <memset@plt>
  40fd78:	ldr	x19, [sp, #16]
  40fd7c:	ldp	x29, x30, [sp], #32
  40fd80:	ret
  40fd84:	stp	x29, x30, [sp, #-16]!
  40fd88:	mov	x29, sp
  40fd8c:	mul	x3, x0, x1
  40fd90:	umulh	x2, x0, x1
  40fd94:	cmp	x2, #0x0
  40fd98:	cset	x2, ne  // ne = any
  40fd9c:	cmp	x3, #0x0
  40fda0:	csinc	x2, x2, xzr, ge  // ge = tcont
  40fda4:	cbnz	w2, 40fdb8 <__fxstatat@plt+0xccc8>
  40fda8:	bl	402c10 <calloc@plt>
  40fdac:	cbz	x0, 40fdb8 <__fxstatat@plt+0xccc8>
  40fdb0:	ldp	x29, x30, [sp], #16
  40fdb4:	ret
  40fdb8:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40fdbc:	stp	x29, x30, [sp, #-32]!
  40fdc0:	mov	x29, sp
  40fdc4:	stp	x19, x20, [sp, #16]
  40fdc8:	mov	x20, x0
  40fdcc:	mov	x19, x1
  40fdd0:	mov	x0, x1
  40fdd4:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  40fdd8:	mov	x2, x19
  40fddc:	mov	x1, x20
  40fde0:	bl	4028f0 <memcpy@plt>
  40fde4:	ldp	x19, x20, [sp, #16]
  40fde8:	ldp	x29, x30, [sp], #32
  40fdec:	ret
  40fdf0:	stp	x29, x30, [sp, #-32]!
  40fdf4:	mov	x29, sp
  40fdf8:	str	x19, [sp, #16]
  40fdfc:	mov	x19, x0
  40fe00:	bl	402920 <strlen@plt>
  40fe04:	add	x1, x0, #0x1
  40fe08:	mov	x0, x19
  40fe0c:	bl	40fdbc <__fxstatat@plt+0xcccc>
  40fe10:	ldr	x19, [sp, #16]
  40fe14:	ldp	x29, x30, [sp], #32
  40fe18:	ret
  40fe1c:	stp	x29, x30, [sp, #-32]!
  40fe20:	mov	x29, sp
  40fe24:	str	x19, [sp, #16]
  40fe28:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40fe2c:	ldr	w19, [x0, #1080]
  40fe30:	mov	w2, #0x5                   	// #5
  40fe34:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40fe38:	add	x1, x1, #0xa08
  40fe3c:	mov	x0, #0x0                   	// #0
  40fe40:	bl	402f90 <dcgettext@plt>
  40fe44:	mov	x3, x0
  40fe48:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40fe4c:	add	x2, x2, #0x838
  40fe50:	mov	w1, #0x0                   	// #0
  40fe54:	mov	w0, w19
  40fe58:	bl	402950 <error@plt>
  40fe5c:	bl	402ce0 <abort@plt>
  40fe60:	stp	x29, x30, [sp, #-16]!
  40fe64:	mov	x29, sp
  40fe68:	orr	w1, w1, #0x200
  40fe6c:	bl	411748 <__fxstatat@plt+0xe658>
  40fe70:	cbz	x0, 40fe7c <__fxstatat@plt+0xcd8c>
  40fe74:	ldp	x29, x30, [sp], #16
  40fe78:	ret
  40fe7c:	bl	403040 <__errno_location@plt>
  40fe80:	ldr	w0, [x0]
  40fe84:	cmp	w0, #0x16
  40fe88:	b.eq	40fe90 <__fxstatat@plt+0xcda0>  // b.none
  40fe8c:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  40fe90:	adrp	x3, 416000 <__fxstatat@plt+0x12f10>
  40fe94:	add	x3, x3, #0xa40
  40fe98:	mov	w2, #0x29                  	// #41
  40fe9c:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40fea0:	add	x1, x1, #0xa20
  40fea4:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40fea8:	add	x0, x0, #0xa30
  40feac:	bl	403030 <__assert_fail@plt>
  40feb0:	ldr	w2, [x0, #72]
  40feb4:	mov	w0, #0x11                  	// #17
  40feb8:	and	w2, w2, w0
  40febc:	mov	w0, #0x1                   	// #1
  40fec0:	cmp	w2, #0x10
  40fec4:	b.eq	40fed4 <__fxstatat@plt+0xcde4>  // b.none
  40fec8:	mov	w0, #0x0                   	// #0
  40fecc:	cmp	w2, #0x11
  40fed0:	b.eq	40fed8 <__fxstatat@plt+0xcde8>  // b.none
  40fed4:	ret
  40fed8:	ldr	x0, [x1, #88]
  40fedc:	cmp	x0, #0x0
  40fee0:	cset	w0, ne  // ne = any
  40fee4:	b	40fed4 <__fxstatat@plt+0xcde4>
  40fee8:	stp	x29, x30, [sp, #-112]!
  40feec:	mov	x29, sp
  40fef0:	stp	x19, x20, [sp, #16]
  40fef4:	stp	x21, x22, [sp, #32]
  40fef8:	stp	x23, x24, [sp, #48]
  40fefc:	stp	x25, x26, [sp, #64]
  40ff00:	mov	x21, x0
  40ff04:	mov	x24, x1
  40ff08:	ldr	x22, [x1]
  40ff0c:	ldr	w23, [x1, #24]
  40ff10:	ldp	x0, x1, [x1]
  40ff14:	stp	x0, x1, [sp, #80]
  40ff18:	ldp	x0, x1, [x24, #16]
  40ff1c:	stp	x0, x1, [sp, #96]
  40ff20:	cbz	x21, 410010 <__fxstatat@plt+0xcf20>
  40ff24:	ldr	x26, [sp, #88]
  40ff28:	mov	x20, x21
  40ff2c:	mov	x19, #0x0                   	// #0
  40ff30:	mov	x25, #0xffffffffffffffff    	// #-1
  40ff34:	b	40ff6c <__fxstatat@plt+0xce7c>
  40ff38:	add	w2, w1, #0x8
  40ff3c:	str	w2, [sp, #104]
  40ff40:	cmp	w2, #0x0
  40ff44:	b.le	40ff88 <__fxstatat@plt+0xce98>
  40ff48:	add	x1, x0, #0xf
  40ff4c:	and	x1, x1, #0xfffffffffffffff8
  40ff50:	str	x1, [sp, #80]
  40ff54:	ldr	x0, [x0]
  40ff58:	bl	402920 <strlen@plt>
  40ff5c:	adds	x0, x0, x19
  40ff60:	csel	x19, x0, x25, cc  // cc = lo, ul, last
  40ff64:	subs	x20, x20, #0x1
  40ff68:	b.eq	410040 <__fxstatat@plt+0xcf50>  // b.none
  40ff6c:	ldr	w1, [sp, #104]
  40ff70:	ldr	x0, [sp, #80]
  40ff74:	tbnz	w1, #31, 40ff38 <__fxstatat@plt+0xce48>
  40ff78:	add	x1, x0, #0xf
  40ff7c:	and	x1, x1, #0xfffffffffffffff8
  40ff80:	str	x1, [sp, #80]
  40ff84:	b	40ff54 <__fxstatat@plt+0xce64>
  40ff88:	add	x0, x26, w1, sxtw
  40ff8c:	b	40ff54 <__fxstatat@plt+0xce64>
  40ff90:	bl	403040 <__errno_location@plt>
  40ff94:	mov	w1, #0x4b                  	// #75
  40ff98:	str	w1, [x0]
  40ff9c:	mov	x26, #0x0                   	// #0
  40ffa0:	b	410024 <__fxstatat@plt+0xcf34>
  40ffa4:	add	w0, w23, #0x8
  40ffa8:	cmp	w0, #0x0
  40ffac:	b.le	410000 <__fxstatat@plt+0xcf10>
  40ffb0:	add	x2, x22, #0xf
  40ffb4:	mov	w23, w0
  40ffb8:	mov	x1, x22
  40ffbc:	and	x22, x2, #0xfffffffffffffff8
  40ffc0:	ldr	x25, [x1]
  40ffc4:	mov	x0, x25
  40ffc8:	bl	402920 <strlen@plt>
  40ffcc:	mov	x19, x0
  40ffd0:	mov	x2, x0
  40ffd4:	mov	x1, x25
  40ffd8:	mov	x0, x20
  40ffdc:	bl	4028f0 <memcpy@plt>
  40ffe0:	add	x20, x20, x19
  40ffe4:	subs	x21, x21, #0x1
  40ffe8:	b.eq	410020 <__fxstatat@plt+0xcf30>  // b.none
  40ffec:	tbnz	w23, #31, 40ffa4 <__fxstatat@plt+0xceb4>
  40fff0:	add	x0, x22, #0xf
  40fff4:	mov	x1, x22
  40fff8:	and	x22, x0, #0xfffffffffffffff8
  40fffc:	b	40ffc0 <__fxstatat@plt+0xced0>
  410000:	ldr	x1, [x24, #8]
  410004:	add	x1, x1, w23, sxtw
  410008:	mov	w23, w0
  41000c:	b	40ffc0 <__fxstatat@plt+0xced0>
  410010:	mov	x0, #0x1                   	// #1
  410014:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  410018:	mov	x20, x0
  41001c:	mov	x26, x0
  410020:	strb	wzr, [x20]
  410024:	mov	x0, x26
  410028:	ldp	x19, x20, [sp, #16]
  41002c:	ldp	x21, x22, [sp, #32]
  410030:	ldp	x23, x24, [sp, #48]
  410034:	ldp	x25, x26, [sp, #64]
  410038:	ldp	x29, x30, [sp], #112
  41003c:	ret
  410040:	mov	x0, #0x7fffffff            	// #2147483647
  410044:	cmp	x19, x0
  410048:	b.hi	40ff90 <__fxstatat@plt+0xcea0>  // b.pmore
  41004c:	add	x0, x19, #0x1
  410050:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  410054:	mov	x26, x0
  410058:	mov	x20, x0
  41005c:	b	40ffec <__fxstatat@plt+0xcefc>
  410060:	stp	x29, x30, [sp, #-96]!
  410064:	mov	x29, sp
  410068:	mov	x2, x0
  41006c:	ldrb	w3, [x0]
  410070:	mov	x4, x0
  410074:	mov	x0, #0x0                   	// #0
  410078:	cbz	w3, 41009c <__fxstatat@plt+0xcfac>
  41007c:	cmp	w3, #0x25
  410080:	b.ne	4100b8 <__fxstatat@plt+0xcfc8>  // b.any
  410084:	ldrb	w3, [x4, #1]
  410088:	cmp	w3, #0x73
  41008c:	b.ne	4100b8 <__fxstatat@plt+0xcfc8>  // b.any
  410090:	add	x0, x0, #0x1
  410094:	ldrb	w3, [x4, #2]!
  410098:	cbnz	w3, 41007c <__fxstatat@plt+0xcf8c>
  41009c:	ldp	x2, x3, [x1]
  4100a0:	stp	x2, x3, [sp, #16]
  4100a4:	ldp	x2, x3, [x1, #16]
  4100a8:	stp	x2, x3, [sp, #32]
  4100ac:	add	x1, sp, #0x10
  4100b0:	bl	40fee8 <__fxstatat@plt+0xcdf8>
  4100b4:	b	4100e8 <__fxstatat@plt+0xcff8>
  4100b8:	ldp	x4, x5, [x1]
  4100bc:	stp	x4, x5, [sp, #56]
  4100c0:	ldp	x0, x1, [x1, #16]
  4100c4:	stp	x0, x1, [sp, #72]
  4100c8:	stp	x4, x5, [sp, #16]
  4100cc:	stp	x0, x1, [sp, #32]
  4100d0:	add	x3, sp, #0x10
  4100d4:	mov	w1, #0x1                   	// #1
  4100d8:	add	x0, sp, #0x58
  4100dc:	bl	402b40 <__vasprintf_chk@plt>
  4100e0:	tbnz	w0, #31, 4100f0 <__fxstatat@plt+0xd000>
  4100e4:	ldr	x0, [sp, #88]
  4100e8:	ldp	x29, x30, [sp], #96
  4100ec:	ret
  4100f0:	bl	403040 <__errno_location@plt>
  4100f4:	ldr	w1, [x0]
  4100f8:	mov	x0, #0x0                   	// #0
  4100fc:	cmp	w1, #0xc
  410100:	b.ne	4100e8 <__fxstatat@plt+0xcff8>  // b.any
  410104:	bl	40fe1c <__fxstatat@plt+0xcd2c>
  410108:	stp	x29, x30, [sp, #-48]!
  41010c:	mov	x29, sp
  410110:	str	x19, [sp, #16]
  410114:	str	xzr, [sp, #40]
  410118:	str	xzr, [sp, #32]
  41011c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  410120:	ldr	x3, [x0, #1224]
  410124:	mov	w2, #0xa                   	// #10
  410128:	add	x1, sp, #0x20
  41012c:	add	x0, sp, #0x28
  410130:	bl	403070 <__getdelim@plt>
  410134:	mov	w19, #0x0                   	// #0
  410138:	cmp	x0, #0x0
  41013c:	b.le	410164 <__fxstatat@plt+0xd074>
  410140:	sub	x0, x0, #0x1
  410144:	ldr	x1, [sp, #40]
  410148:	ldrb	w2, [x1, x0]
  41014c:	cmp	w2, #0xa
  410150:	b.eq	41017c <__fxstatat@plt+0xd08c>  // b.none
  410154:	ldr	x0, [sp, #40]
  410158:	bl	402970 <rpmatch@plt>
  41015c:	cmp	w0, #0x0
  410160:	cset	w19, gt
  410164:	ldr	x0, [sp, #40]
  410168:	bl	402e00 <free@plt>
  41016c:	mov	w0, w19
  410170:	ldr	x19, [sp, #16]
  410174:	ldp	x29, x30, [sp], #48
  410178:	ret
  41017c:	strb	wzr, [x1, x0]
  410180:	b	410154 <__fxstatat@plt+0xd064>
  410184:	stp	x29, x30, [sp, #-32]!
  410188:	mov	x29, sp
  41018c:	str	x19, [sp, #16]
  410190:	mov	x19, x0
  410194:	cbz	x0, 4101a0 <__fxstatat@plt+0xd0b0>
  410198:	bl	402fb0 <__freading@plt>
  41019c:	cbnz	w0, 4101b4 <__fxstatat@plt+0xd0c4>
  4101a0:	mov	x0, x19
  4101a4:	bl	402ef0 <fflush@plt>
  4101a8:	ldr	x19, [sp, #16]
  4101ac:	ldp	x29, x30, [sp], #32
  4101b0:	ret
  4101b4:	ldr	w0, [x19]
  4101b8:	tbnz	w0, #8, 4101c8 <__fxstatat@plt+0xd0d8>
  4101bc:	mov	x0, x19
  4101c0:	bl	402ef0 <fflush@plt>
  4101c4:	b	4101a8 <__fxstatat@plt+0xd0b8>
  4101c8:	mov	w2, #0x1                   	// #1
  4101cc:	mov	x1, #0x0                   	// #0
  4101d0:	mov	x0, x19
  4101d4:	bl	410220 <__fxstatat@plt+0xd130>
  4101d8:	b	4101bc <__fxstatat@plt+0xd0cc>
  4101dc:	ldr	x2, [x0, #40]
  4101e0:	ldr	x1, [x0, #32]
  4101e4:	cmp	x2, x1
  4101e8:	b.hi	410218 <__fxstatat@plt+0xd128>  // b.pmore
  4101ec:	ldr	x1, [x0, #16]
  4101f0:	ldr	x2, [x0, #8]
  4101f4:	sub	x1, x1, x2
  4101f8:	ldr	w3, [x0]
  4101fc:	mov	x2, #0x0                   	// #0
  410200:	tbz	w3, #8, 410210 <__fxstatat@plt+0xd120>
  410204:	ldr	x2, [x0, #88]
  410208:	ldr	x0, [x0, #72]
  41020c:	sub	x2, x2, x0
  410210:	add	x0, x1, x2
  410214:	ret
  410218:	mov	x0, #0x0                   	// #0
  41021c:	b	410214 <__fxstatat@plt+0xd124>
  410220:	stp	x29, x30, [sp, #-48]!
  410224:	mov	x29, sp
  410228:	stp	x19, x20, [sp, #16]
  41022c:	str	x21, [sp, #32]
  410230:	mov	x19, x0
  410234:	mov	x20, x1
  410238:	mov	w21, w2
  41023c:	ldr	x1, [x0, #16]
  410240:	ldr	x0, [x0, #8]
  410244:	cmp	x1, x0
  410248:	b.eq	41026c <__fxstatat@plt+0xd17c>  // b.none
  41024c:	mov	w2, w21
  410250:	mov	x1, x20
  410254:	mov	x0, x19
  410258:	bl	402df0 <fseeko@plt>
  41025c:	ldp	x19, x20, [sp, #16]
  410260:	ldr	x21, [sp, #32]
  410264:	ldp	x29, x30, [sp], #48
  410268:	ret
  41026c:	ldr	x1, [x19, #40]
  410270:	ldr	x0, [x19, #32]
  410274:	cmp	x1, x0
  410278:	b.ne	41024c <__fxstatat@plt+0xd15c>  // b.any
  41027c:	ldr	x0, [x19, #72]
  410280:	cbnz	x0, 41024c <__fxstatat@plt+0xd15c>
  410284:	mov	x0, x19
  410288:	bl	402aa0 <fileno@plt>
  41028c:	mov	w2, w21
  410290:	mov	x1, x20
  410294:	bl	402a60 <lseek@plt>
  410298:	cmn	x0, #0x1
  41029c:	b.eq	4102b8 <__fxstatat@plt+0xd1c8>  // b.none
  4102a0:	ldr	w1, [x19]
  4102a4:	and	w1, w1, #0xffffffef
  4102a8:	str	w1, [x19]
  4102ac:	str	x0, [x19, #144]
  4102b0:	mov	w0, #0x0                   	// #0
  4102b4:	b	41025c <__fxstatat@plt+0xd16c>
  4102b8:	mov	w0, #0xffffffff            	// #-1
  4102bc:	b	41025c <__fxstatat@plt+0xd16c>
  4102c0:	ldr	x3, [x0, #8]
  4102c4:	ldr	x2, [x1, #8]
  4102c8:	cmp	x3, x2
  4102cc:	b.eq	4102d8 <__fxstatat@plt+0xd1e8>  // b.none
  4102d0:	mov	w0, #0x0                   	// #0
  4102d4:	ret
  4102d8:	ldr	x2, [x0]
  4102dc:	ldr	x0, [x1]
  4102e0:	cmp	x2, x0
  4102e4:	cset	w0, eq  // eq = none
  4102e8:	b	4102d4 <__fxstatat@plt+0xd1e4>
  4102ec:	ldr	x0, [x0, #8]
  4102f0:	udiv	x2, x0, x1
  4102f4:	msub	x0, x2, x1, x0
  4102f8:	ret
  4102fc:	ldr	x0, [x0]
  410300:	udiv	x2, x0, x1
  410304:	msub	x0, x2, x1, x0
  410308:	ret
  41030c:	ldr	x2, [x0]
  410310:	ldr	x0, [x1]
  410314:	cmp	x2, x0
  410318:	cset	w0, eq  // eq = none
  41031c:	ret
  410320:	ldr	x0, [x0]
  410324:	ldr	x2, [x0, #128]
  410328:	ldr	x0, [x1]
  41032c:	ldr	x0, [x0, #128]
  410330:	cmp	x2, x0
  410334:	b.cc	410344 <__fxstatat@plt+0xd254>  // b.lo, b.ul, b.last
  410338:	cmp	x2, x0
  41033c:	cset	w0, hi  // hi = pmore
  410340:	ret
  410344:	mov	w0, #0xffffffff            	// #-1
  410348:	b	410340 <__fxstatat@plt+0xd250>
  41034c:	stp	x29, x30, [sp, #-32]!
  410350:	mov	x29, sp
  410354:	str	x19, [sp, #16]
  410358:	mov	x19, x0
  41035c:	ldr	x0, [x0, #48]
  410360:	add	x1, x1, #0x100
  410364:	adds	x1, x1, x0
  410368:	b.cs	410390 <__fxstatat@plt+0xd2a0>  // b.hs, b.nlast
  41036c:	str	x1, [x19, #48]
  410370:	ldr	x0, [x19, #32]
  410374:	bl	402c30 <realloc@plt>
  410378:	cbz	x0, 4103b0 <__fxstatat@plt+0xd2c0>
  41037c:	str	x0, [x19, #32]
  410380:	mov	w0, #0x1                   	// #1
  410384:	ldr	x19, [sp, #16]
  410388:	ldp	x29, x30, [sp], #32
  41038c:	ret
  410390:	ldr	x0, [x19, #32]
  410394:	bl	402e00 <free@plt>
  410398:	str	xzr, [x19, #32]
  41039c:	bl	403040 <__errno_location@plt>
  4103a0:	mov	w1, #0x24                  	// #36
  4103a4:	str	w1, [x0]
  4103a8:	mov	w0, #0x0                   	// #0
  4103ac:	b	410384 <__fxstatat@plt+0xd294>
  4103b0:	ldr	x0, [x19, #32]
  4103b4:	bl	402e00 <free@plt>
  4103b8:	str	xzr, [x19, #32]
  4103bc:	mov	w0, #0x0                   	// #0
  4103c0:	b	410384 <__fxstatat@plt+0xd294>
  4103c4:	stp	x29, x30, [sp, #-48]!
  4103c8:	mov	x29, sp
  4103cc:	stp	x19, x20, [sp, #16]
  4103d0:	str	x21, [sp, #32]
  4103d4:	mov	x20, x0
  4103d8:	mov	x19, x1
  4103dc:	and	w2, w2, #0xff
  4103e0:	add	x21, x1, #0x78
  4103e4:	ldr	x0, [x1, #88]
  4103e8:	cbnz	x0, 4103f4 <__fxstatat@plt+0xd304>
  4103ec:	ldr	w0, [x20, #72]
  4103f0:	tbnz	w0, #0, 410404 <__fxstatat@plt+0xd314>
  4103f4:	ldr	w0, [x20, #72]
  4103f8:	tst	x0, #0x2
  4103fc:	ccmp	w2, #0x0, #0x0, eq  // eq = none
  410400:	b.eq	41047c <__fxstatat@plt+0xd38c>  // b.none
  410404:	mov	x2, x21
  410408:	ldr	x1, [x19, #48]
  41040c:	mov	w0, #0x0                   	// #0
  410410:	bl	403060 <__xstat@plt>
  410414:	cbz	w0, 410498 <__fxstatat@plt+0xd3a8>
  410418:	bl	403040 <__errno_location@plt>
  41041c:	mov	x20, x0
  410420:	ldr	w0, [x0]
  410424:	cmp	w0, #0x2
  410428:	b.ne	41044c <__fxstatat@plt+0xd35c>  // b.any
  41042c:	mov	x2, x21
  410430:	ldr	x1, [x19, #48]
  410434:	mov	w0, #0x0                   	// #0
  410438:	bl	402f40 <__lxstat@plt>
  41043c:	cbnz	w0, 41044c <__fxstatat@plt+0xd35c>
  410440:	str	wzr, [x20]
  410444:	mov	w0, #0xd                   	// #13
  410448:	b	4104c0 <__fxstatat@plt+0xd3d0>
  41044c:	ldr	w0, [x20]
  410450:	str	w0, [x19, #64]
  410454:	stp	xzr, xzr, [x19, #120]
  410458:	stp	xzr, xzr, [x21, #16]
  41045c:	stp	xzr, xzr, [x21, #32]
  410460:	stp	xzr, xzr, [x21, #48]
  410464:	stp	xzr, xzr, [x21, #64]
  410468:	stp	xzr, xzr, [x21, #80]
  41046c:	stp	xzr, xzr, [x21, #96]
  410470:	stp	xzr, xzr, [x21, #112]
  410474:	mov	w0, #0xa                   	// #10
  410478:	b	4104c0 <__fxstatat@plt+0xd3d0>
  41047c:	mov	w4, #0x100                 	// #256
  410480:	mov	x3, x21
  410484:	ldr	x2, [x19, #48]
  410488:	ldr	w1, [x20, #44]
  41048c:	mov	w0, #0x0                   	// #0
  410490:	bl	4030f0 <__fxstatat@plt>
  410494:	cbnz	w0, 4104d0 <__fxstatat@plt+0xd3e0>
  410498:	ldr	w0, [x19, #136]
  41049c:	and	w0, w0, #0xf000
  4104a0:	cmp	w0, #0x4, lsl #12
  4104a4:	b.eq	4104e0 <__fxstatat@plt+0xd3f0>  // b.none
  4104a8:	cmp	w0, #0xa, lsl #12
  4104ac:	b.eq	410554 <__fxstatat@plt+0xd464>  // b.none
  4104b0:	cmp	w0, #0x8, lsl #12
  4104b4:	mov	w0, #0x3                   	// #3
  4104b8:	mov	w1, #0x8                   	// #8
  4104bc:	csel	w0, w0, w1, ne  // ne = any
  4104c0:	ldp	x19, x20, [sp, #16]
  4104c4:	ldr	x21, [sp, #32]
  4104c8:	ldp	x29, x30, [sp], #48
  4104cc:	ret
  4104d0:	bl	403040 <__errno_location@plt>
  4104d4:	ldr	w0, [x0]
  4104d8:	str	w0, [x19, #64]
  4104dc:	b	410454 <__fxstatat@plt+0xd364>
  4104e0:	ldr	w1, [x19, #140]
  4104e4:	mov	w0, #0xffffffff            	// #-1
  4104e8:	cmp	w1, #0x1
  4104ec:	b.ls	41050c <__fxstatat@plt+0xd41c>  // b.plast
  4104f0:	ldr	x2, [x19, #88]
  4104f4:	cmp	x2, #0x0
  4104f8:	b.le	41050c <__fxstatat@plt+0xd41c>
  4104fc:	ldr	w0, [x20, #72]
  410500:	tst	x0, #0x20
  410504:	cset	w0, eq  // eq = none
  410508:	sub	w0, w1, w0, lsl #1
  41050c:	str	w0, [x19, #104]
  410510:	ldrb	w1, [x19, #248]
  410514:	mov	w0, #0x1                   	// #1
  410518:	cmp	w1, #0x2e
  41051c:	b.ne	4104c0 <__fxstatat@plt+0xd3d0>  // b.any
  410520:	ldrb	w0, [x19, #249]
  410524:	cbz	w0, 410540 <__fxstatat@plt+0xd450>
  410528:	ldr	w1, [x19, #248]
  41052c:	and	w1, w1, #0xffff00
  410530:	mov	w0, #0x1                   	// #1
  410534:	mov	w2, #0x2e00                	// #11776
  410538:	cmp	w1, w2
  41053c:	b.ne	4104c0 <__fxstatat@plt+0xd3d0>  // b.any
  410540:	ldr	x0, [x19, #88]
  410544:	cmp	x0, #0x0
  410548:	mov	w0, #0x5                   	// #5
  41054c:	csinc	w0, w0, wzr, ne  // ne = any
  410550:	b	4104c0 <__fxstatat@plt+0xd3d0>
  410554:	mov	w0, #0xc                   	// #12
  410558:	b	4104c0 <__fxstatat@plt+0xd3d0>
  41055c:	stp	x29, x30, [sp, #-48]!
  410560:	mov	x29, sp
  410564:	stp	x19, x20, [sp, #16]
  410568:	stp	x21, x22, [sp, #32]
  41056c:	mov	x21, x0
  410570:	mov	x19, x1
  410574:	mov	x20, x2
  410578:	ldr	x22, [x0, #64]
  41057c:	ldr	x1, [x0, #56]
  410580:	cmp	x1, x2
  410584:	b.cs	4105b0 <__fxstatat@plt+0xd4c0>  // b.hs, b.nlast
  410588:	add	x1, x2, #0x28
  41058c:	str	x1, [x0, #56]
  410590:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  410594:	cmp	x1, x0
  410598:	b.hi	410620 <__fxstatat@plt+0xd530>  // b.pmore
  41059c:	lsl	x1, x1, #3
  4105a0:	ldr	x0, [x21, #16]
  4105a4:	bl	402c30 <realloc@plt>
  4105a8:	cbz	x0, 410620 <__fxstatat@plt+0xd530>
  4105ac:	str	x0, [x21, #16]
  4105b0:	ldr	x1, [x21, #16]
  4105b4:	cbz	x19, 4105c4 <__fxstatat@plt+0xd4d4>
  4105b8:	str	x19, [x1], #8
  4105bc:	ldr	x19, [x19, #16]
  4105c0:	cbnz	x19, 4105b8 <__fxstatat@plt+0xd4c8>
  4105c4:	mov	x3, x22
  4105c8:	mov	x2, #0x8                   	// #8
  4105cc:	mov	x1, x20
  4105d0:	ldr	x0, [x21, #16]
  4105d4:	bl	402a20 <qsort@plt>
  4105d8:	ldr	x6, [x21, #16]
  4105dc:	ldr	x0, [x6]
  4105e0:	subs	x5, x20, #0x1
  4105e4:	b.eq	410608 <__fxstatat@plt+0xd518>  // b.none
  4105e8:	mov	x2, x5
  4105ec:	mov	x1, x6
  4105f0:	ldr	x3, [x1]
  4105f4:	ldr	x4, [x1, #8]!
  4105f8:	str	x4, [x3, #16]
  4105fc:	subs	x2, x2, #0x1
  410600:	b.ne	4105f0 <__fxstatat@plt+0xd500>  // b.any
  410604:	add	x6, x6, x5, lsl #3
  410608:	ldr	x1, [x6]
  41060c:	str	xzr, [x1, #16]
  410610:	ldp	x19, x20, [sp, #16]
  410614:	ldp	x21, x22, [sp, #32]
  410618:	ldp	x29, x30, [sp], #48
  41061c:	ret
  410620:	ldr	x0, [x21, #16]
  410624:	bl	402e00 <free@plt>
  410628:	str	xzr, [x21, #16]
  41062c:	str	xzr, [x21, #56]
  410630:	mov	x0, x19
  410634:	b	410610 <__fxstatat@plt+0xd520>
  410638:	stp	x29, x30, [sp, #-48]!
  41063c:	mov	x29, sp
  410640:	stp	x19, x20, [sp, #16]
  410644:	stp	x21, x22, [sp, #32]
  410648:	mov	x21, x0
  41064c:	mov	x22, x1
  410650:	mov	x20, x2
  410654:	add	x0, x2, #0x100
  410658:	and	x0, x0, #0xfffffffffffffff8
  41065c:	bl	402b00 <malloc@plt>
  410660:	mov	x19, x0
  410664:	cbz	x0, 4106ac <__fxstatat@plt+0xd5bc>
  410668:	mov	x2, x20
  41066c:	mov	x1, x22
  410670:	add	x0, x0, #0xf8
  410674:	bl	4028f0 <memcpy@plt>
  410678:	add	x0, x19, x20
  41067c:	strb	wzr, [x0, #248]
  410680:	str	x20, [x19, #96]
  410684:	str	x21, [x19, #80]
  410688:	ldr	x0, [x21, #32]
  41068c:	str	x0, [x19, #56]
  410690:	str	wzr, [x19, #64]
  410694:	str	xzr, [x19, #24]
  410698:	strh	wzr, [x19, #110]
  41069c:	mov	w0, #0x3                   	// #3
  4106a0:	strh	w0, [x19, #112]
  4106a4:	str	xzr, [x19, #32]
  4106a8:	str	xzr, [x19, #40]
  4106ac:	mov	x0, x19
  4106b0:	ldp	x19, x20, [sp, #16]
  4106b4:	ldp	x21, x22, [sp, #32]
  4106b8:	ldp	x29, x30, [sp], #48
  4106bc:	ret
  4106c0:	stp	x29, x30, [sp, #-32]!
  4106c4:	mov	x29, sp
  4106c8:	str	x19, [sp, #16]
  4106cc:	mov	x19, x0
  4106d0:	ldr	w1, [x0, #72]
  4106d4:	mov	w0, #0x102                 	// #258
  4106d8:	tst	w1, w0
  4106dc:	b.eq	41071c <__fxstatat@plt+0xd62c>  // b.none
  4106e0:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  4106e4:	add	x4, x4, #0xe00
  4106e8:	adrp	x3, 410000 <__fxstatat@plt+0xcf10>
  4106ec:	add	x3, x3, #0x2c0
  4106f0:	adrp	x2, 410000 <__fxstatat@plt+0xcf10>
  4106f4:	add	x2, x2, #0x2ec
  4106f8:	mov	x1, #0x0                   	// #0
  4106fc:	mov	x0, #0x1f                  	// #31
  410700:	bl	40b83c <__fxstatat@plt+0x874c>
  410704:	str	x0, [x19, #88]
  410708:	cmp	x0, #0x0
  41070c:	cset	w0, ne  // ne = any
  410710:	ldr	x19, [sp, #16]
  410714:	ldp	x29, x30, [sp], #32
  410718:	ret
  41071c:	mov	x0, #0x20                  	// #32
  410720:	bl	402b00 <malloc@plt>
  410724:	str	x0, [x19, #88]
  410728:	cbz	x0, 410738 <__fxstatat@plt+0xd648>
  41072c:	bl	412eb0 <__fxstatat@plt+0xfdc0>
  410730:	mov	w0, #0x1                   	// #1
  410734:	b	410710 <__fxstatat@plt+0xd620>
  410738:	mov	w0, #0x0                   	// #0
  41073c:	b	410710 <__fxstatat@plt+0xd620>
  410740:	stp	x29, x30, [sp, #-16]!
  410744:	mov	x29, sp
  410748:	mov	x3, x0
  41074c:	mov	x0, x1
  410750:	ldr	w4, [x3, #72]
  410754:	lsl	w2, w4, #11
  410758:	and	w2, w2, #0x8000
  41075c:	mov	w1, #0x4900                	// #18688
  410760:	movk	w1, #0x8, lsl #16
  410764:	orr	w2, w2, w1
  410768:	tbz	w4, #9, 410780 <__fxstatat@plt+0xd690>
  41076c:	mov	x1, x0
  410770:	ldr	w0, [x3, #44]
  410774:	bl	4131e4 <__fxstatat@plt+0x100f4>
  410778:	ldp	x29, x30, [sp], #16
  41077c:	ret
  410780:	mov	w1, w2
  410784:	bl	40aa7c <__fxstatat@plt+0x798c>
  410788:	b	410778 <__fxstatat@plt+0xd688>
  41078c:	stp	x29, x30, [sp, #-32]!
  410790:	mov	x29, sp
  410794:	stp	x19, x20, [sp, #16]
  410798:	mov	x19, x0
  41079c:	cbnz	x0, 4107bc <__fxstatat@plt+0xd6cc>
  4107a0:	ldp	x19, x20, [sp, #16]
  4107a4:	ldp	x29, x30, [sp], #32
  4107a8:	ret
  4107ac:	bl	402c80 <closedir@plt>
  4107b0:	mov	x0, x20
  4107b4:	bl	402e00 <free@plt>
  4107b8:	cbz	x19, 4107a0 <__fxstatat@plt+0xd6b0>
  4107bc:	mov	x20, x19
  4107c0:	ldr	x19, [x19, #16]
  4107c4:	ldr	x0, [x20, #24]
  4107c8:	cbnz	x0, 4107ac <__fxstatat@plt+0xd6bc>
  4107cc:	b	4107b0 <__fxstatat@plt+0xd6c0>
  4107d0:	stp	x29, x30, [sp, #-16]!
  4107d4:	mov	x29, sp
  4107d8:	ldr	w2, [x0, #72]
  4107dc:	mov	w1, #0x102                 	// #258
  4107e0:	tst	w2, w1
  4107e4:	b.eq	4107fc <__fxstatat@plt+0xd70c>  // b.none
  4107e8:	ldr	x0, [x0, #88]
  4107ec:	cbz	x0, 4107f4 <__fxstatat@plt+0xd704>
  4107f0:	bl	40b9c8 <__fxstatat@plt+0x88d8>
  4107f4:	ldp	x29, x30, [sp], #16
  4107f8:	ret
  4107fc:	ldr	x0, [x0, #88]
  410800:	bl	402e00 <free@plt>
  410804:	b	4107f4 <__fxstatat@plt+0xd704>
  410808:	stp	x29, x30, [sp, #-32]!
  41080c:	mov	x29, sp
  410810:	str	x19, [sp, #16]
  410814:	mov	x19, x0
  410818:	mov	x0, x19
  41081c:	bl	413100 <__fxstatat@plt+0x10010>
  410820:	and	w0, w0, #0xff
  410824:	cbnz	w0, 41083c <__fxstatat@plt+0xd74c>
  410828:	mov	x0, x19
  41082c:	bl	413154 <__fxstatat@plt+0x10064>
  410830:	tbnz	w0, #31, 410818 <__fxstatat@plt+0xd728>
  410834:	bl	402c90 <close@plt>
  410838:	b	410818 <__fxstatat@plt+0xd728>
  41083c:	ldr	x19, [sp, #16]
  410840:	ldp	x29, x30, [sp], #32
  410844:	ret
  410848:	stp	x29, x30, [sp, #-192]!
  41084c:	mov	x29, sp
  410850:	stp	x19, x20, [sp, #16]
  410854:	stp	x21, x22, [sp, #32]
  410858:	mov	x19, x0
  41085c:	ldr	x21, [x0, #80]
  410860:	ldr	w0, [x21, #72]
  410864:	tbz	w0, #9, 41092c <__fxstatat@plt+0xd83c>
  410868:	mov	w22, w1
  41086c:	ldr	x20, [x21, #80]
  410870:	cbz	x20, 410894 <__fxstatat@plt+0xd7a4>
  410874:	ldr	x0, [x19, #120]
  410878:	str	x0, [sp, #56]
  41087c:	add	x1, sp, #0x38
  410880:	mov	x0, x20
  410884:	bl	40b5b4 <__fxstatat@plt+0x84c4>
  410888:	cbz	x0, 4108c4 <__fxstatat@plt+0xd7d4>
  41088c:	ldr	x0, [x0, #8]
  410890:	b	410930 <__fxstatat@plt+0xd840>
  410894:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  410898:	add	x4, x4, #0xe00
  41089c:	adrp	x3, 410000 <__fxstatat@plt+0xcf10>
  4108a0:	add	x3, x3, #0x30c
  4108a4:	adrp	x2, 410000 <__fxstatat@plt+0xcf10>
  4108a8:	add	x2, x2, #0x2fc
  4108ac:	mov	x1, #0x0                   	// #0
  4108b0:	mov	x0, #0xd                   	// #13
  4108b4:	bl	40b83c <__fxstatat@plt+0x874c>
  4108b8:	mov	x20, x0
  4108bc:	str	x0, [x21, #80]
  4108c0:	cbnz	x0, 410874 <__fxstatat@plt+0xd784>
  4108c4:	tbnz	w22, #31, 410940 <__fxstatat@plt+0xd850>
  4108c8:	add	x1, sp, #0x48
  4108cc:	mov	w0, w22
  4108d0:	bl	402bc0 <fstatfs@plt>
  4108d4:	cbnz	w0, 410948 <__fxstatat@plt+0xd858>
  4108d8:	cbz	x20, 410914 <__fxstatat@plt+0xd824>
  4108dc:	mov	x0, #0x10                  	// #16
  4108e0:	bl	402b00 <malloc@plt>
  4108e4:	mov	x21, x0
  4108e8:	cbz	x0, 410914 <__fxstatat@plt+0xd824>
  4108ec:	ldr	x0, [x19, #120]
  4108f0:	str	x0, [x21]
  4108f4:	ldr	x0, [sp, #72]
  4108f8:	str	x0, [x21, #8]
  4108fc:	mov	x1, x21
  410900:	mov	x0, x20
  410904:	bl	40bd74 <__fxstatat@plt+0x8c84>
  410908:	cbz	x0, 410920 <__fxstatat@plt+0xd830>
  41090c:	cmp	x21, x0
  410910:	b.ne	41091c <__fxstatat@plt+0xd82c>  // b.any
  410914:	ldr	x0, [sp, #72]
  410918:	b	410930 <__fxstatat@plt+0xd840>
  41091c:	bl	402ce0 <abort@plt>
  410920:	mov	x0, x21
  410924:	bl	402e00 <free@plt>
  410928:	b	410914 <__fxstatat@plt+0xd824>
  41092c:	mov	x0, #0x0                   	// #0
  410930:	ldp	x19, x20, [sp, #16]
  410934:	ldp	x21, x22, [sp, #32]
  410938:	ldp	x29, x30, [sp], #192
  41093c:	ret
  410940:	mov	x0, #0x0                   	// #0
  410944:	b	410930 <__fxstatat@plt+0xd840>
  410948:	mov	x0, #0x0                   	// #0
  41094c:	b	410930 <__fxstatat@plt+0xd840>
  410950:	stp	x29, x30, [sp, #-16]!
  410954:	mov	x29, sp
  410958:	bl	410848 <__fxstatat@plt+0xd758>
  41095c:	mov	x1, x0
  410960:	mov	x0, #0x4973                	// #18803
  410964:	movk	x0, #0x5265, lsl #16
  410968:	cmp	x1, x0
  41096c:	b.eq	4109e0 <__fxstatat@plt+0xd8f0>  // b.none
  410970:	cmp	x1, x0
  410974:	b.le	4109b4 <__fxstatat@plt+0xd8c4>
  410978:	mov	w0, #0x2                   	// #2
  41097c:	mov	x2, #0x5342                	// #21314
  410980:	movk	x2, #0x5846, lsl #16
  410984:	cmp	x1, x2
  410988:	b.eq	4109d8 <__fxstatat@plt+0xd8e8>  // b.none
  41098c:	mov	w0, #0x0                   	// #0
  410990:	mov	x2, #0x4d42                	// #19778
  410994:	movk	x2, #0xff53, lsl #16
  410998:	cmp	x1, x2
  41099c:	b.eq	4109d8 <__fxstatat@plt+0xd8e8>  // b.none
  4109a0:	mov	x0, #0x414f                	// #16719
  4109a4:	movk	x0, #0x5346, lsl #16
  4109a8:	cmp	x1, x0
  4109ac:	cset	w0, ne  // ne = any
  4109b0:	b	4109d8 <__fxstatat@plt+0xd8e8>
  4109b4:	mov	x0, #0x6969                	// #26985
  4109b8:	cmp	x1, x0
  4109bc:	b.eq	4109e8 <__fxstatat@plt+0xd8f8>  // b.none
  4109c0:	mov	w0, #0x0                   	// #0
  4109c4:	mov	x2, #0x9fa0                	// #40864
  4109c8:	cmp	x1, x2
  4109cc:	b.eq	4109d8 <__fxstatat@plt+0xd8e8>  // b.none
  4109d0:	cmp	x1, #0x0
  4109d4:	cset	w0, ne  // ne = any
  4109d8:	ldp	x29, x30, [sp], #16
  4109dc:	ret
  4109e0:	mov	w0, #0x2                   	// #2
  4109e4:	b	4109d8 <__fxstatat@plt+0xd8e8>
  4109e8:	mov	w0, #0x0                   	// #0
  4109ec:	b	4109d8 <__fxstatat@plt+0xd8e8>
  4109f0:	stp	x29, x30, [sp, #-48]!
  4109f4:	mov	x29, sp
  4109f8:	stp	x19, x20, [sp, #16]
  4109fc:	mov	x20, x0
  410a00:	mov	x19, x1
  410a04:	ldr	w1, [x0, #72]
  410a08:	mov	w0, #0x102                 	// #258
  410a0c:	tst	w1, w0
  410a10:	b.eq	410a80 <__fxstatat@plt+0xd990>  // b.none
  410a14:	str	x21, [sp, #32]
  410a18:	mov	x0, #0x18                  	// #24
  410a1c:	bl	402b00 <malloc@plt>
  410a20:	mov	x21, x0
  410a24:	cbz	x0, 410aa4 <__fxstatat@plt+0xd9b4>
  410a28:	ldr	x0, [x19, #120]
  410a2c:	str	x0, [x21]
  410a30:	ldr	x0, [x19, #128]
  410a34:	str	x0, [x21, #8]
  410a38:	str	x19, [x21, #16]
  410a3c:	mov	x1, x21
  410a40:	ldr	x0, [x20, #88]
  410a44:	bl	40bd74 <__fxstatat@plt+0x8c84>
  410a48:	mov	x20, x0
  410a4c:	mov	w0, #0x1                   	// #1
  410a50:	cmp	x21, x20
  410a54:	b.eq	410acc <__fxstatat@plt+0xd9dc>  // b.none
  410a58:	mov	x0, x21
  410a5c:	bl	402e00 <free@plt>
  410a60:	cbz	x20, 410ab0 <__fxstatat@plt+0xd9c0>
  410a64:	ldr	x0, [x20, #16]
  410a68:	str	x0, [x19]
  410a6c:	mov	w0, #0x2                   	// #2
  410a70:	strh	w0, [x19, #108]
  410a74:	mov	w0, #0x1                   	// #1
  410a78:	ldr	x21, [sp, #32]
  410a7c:	b	410ac0 <__fxstatat@plt+0xd9d0>
  410a80:	add	x1, x19, #0x78
  410a84:	ldr	x0, [x20, #88]
  410a88:	bl	412ec4 <__fxstatat@plt+0xfdd4>
  410a8c:	ands	w0, w0, #0xff
  410a90:	b.eq	410abc <__fxstatat@plt+0xd9cc>  // b.none
  410a94:	str	x19, [x19]
  410a98:	mov	w1, #0x2                   	// #2
  410a9c:	strh	w1, [x19, #108]
  410aa0:	b	410ac0 <__fxstatat@plt+0xd9d0>
  410aa4:	mov	w0, #0x0                   	// #0
  410aa8:	ldr	x21, [sp, #32]
  410aac:	b	410ac0 <__fxstatat@plt+0xd9d0>
  410ab0:	mov	w0, #0x0                   	// #0
  410ab4:	ldr	x21, [sp, #32]
  410ab8:	b	410ac0 <__fxstatat@plt+0xd9d0>
  410abc:	mov	w0, #0x1                   	// #1
  410ac0:	ldp	x19, x20, [sp, #16]
  410ac4:	ldp	x29, x30, [sp], #48
  410ac8:	ret
  410acc:	ldr	x21, [sp, #32]
  410ad0:	b	410ac0 <__fxstatat@plt+0xd9d0>
  410ad4:	stp	x29, x30, [sp, #-32]!
  410ad8:	mov	x29, sp
  410adc:	stp	x19, x20, [sp, #16]
  410ae0:	mov	x19, x0
  410ae4:	mov	w20, w1
  410ae8:	ldr	w1, [x0, #44]
  410aec:	cmp	w1, w20
  410af0:	mov	w0, #0xffffff9c            	// #-100
  410af4:	ccmp	w1, w0, #0x4, eq  // eq = none
  410af8:	b.ne	410b24 <__fxstatat@plt+0xda34>  // b.any
  410afc:	and	w2, w2, #0xff
  410b00:	cbnz	w2, 410b28 <__fxstatat@plt+0xda38>
  410b04:	ldr	w0, [x19, #72]
  410b08:	tst	x0, #0x4
  410b0c:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  410b10:	b.ge	410b3c <__fxstatat@plt+0xda4c>  // b.tcont
  410b14:	str	w20, [x19, #44]
  410b18:	ldp	x19, x20, [sp, #16]
  410b1c:	ldp	x29, x30, [sp], #32
  410b20:	ret
  410b24:	bl	402ce0 <abort@plt>
  410b28:	add	x0, x19, #0x60
  410b2c:	bl	413108 <__fxstatat@plt+0x10018>
  410b30:	tbnz	w0, #31, 410b14 <__fxstatat@plt+0xda24>
  410b34:	bl	402c90 <close@plt>
  410b38:	b	410b14 <__fxstatat@plt+0xda24>
  410b3c:	mov	w0, w1
  410b40:	bl	402c90 <close@plt>
  410b44:	b	410b14 <__fxstatat@plt+0xda24>
  410b48:	stp	x29, x30, [sp, #-32]!
  410b4c:	mov	x29, sp
  410b50:	stp	x19, x20, [sp, #16]
  410b54:	mov	x19, x0
  410b58:	ldr	w0, [x0, #72]
  410b5c:	mov	w20, #0x0                   	// #0
  410b60:	tbnz	w0, #2, 410b7c <__fxstatat@plt+0xda8c>
  410b64:	and	w20, w0, #0x4
  410b68:	tbz	w0, #9, 410b94 <__fxstatat@plt+0xdaa4>
  410b6c:	mov	w2, #0x1                   	// #1
  410b70:	mov	w1, #0xffffff9c            	// #-100
  410b74:	mov	x0, x19
  410b78:	bl	410ad4 <__fxstatat@plt+0xd9e4>
  410b7c:	add	x0, x19, #0x60
  410b80:	bl	410808 <__fxstatat@plt+0xd718>
  410b84:	mov	w0, w20
  410b88:	ldp	x19, x20, [sp, #16]
  410b8c:	ldp	x29, x30, [sp], #32
  410b90:	ret
  410b94:	ldr	w0, [x19, #40]
  410b98:	bl	402960 <fchdir@plt>
  410b9c:	cmp	w0, #0x0
  410ba0:	cset	w20, ne  // ne = any
  410ba4:	b	410b7c <__fxstatat@plt+0xda8c>
  410ba8:	stp	x29, x30, [sp, #-192]!
  410bac:	mov	x29, sp
  410bb0:	stp	x19, x20, [sp, #16]
  410bb4:	stp	x21, x22, [sp, #32]
  410bb8:	stp	x23, x24, [sp, #48]
  410bbc:	mov	x20, x0
  410bc0:	mov	x23, x1
  410bc4:	mov	w21, w2
  410bc8:	mov	x19, x3
  410bcc:	cbz	x3, 410cd0 <__fxstatat@plt+0xdbe0>
  410bd0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  410bd4:	add	x1, x1, #0x200
  410bd8:	mov	x0, x3
  410bdc:	bl	402d90 <strcmp@plt>
  410be0:	cbnz	w0, 410cd0 <__fxstatat@plt+0xdbe0>
  410be4:	ldr	w3, [x20, #72]
  410be8:	tbnz	w3, #2, 410c28 <__fxstatat@plt+0xdb38>
  410bec:	tbz	w21, #31, 410c84 <__fxstatat@plt+0xdb94>
  410bf0:	tbz	w3, #9, 410c08 <__fxstatat@plt+0xdb18>
  410bf4:	add	x22, x20, #0x60
  410bf8:	mov	x0, x22
  410bfc:	bl	413100 <__fxstatat@plt+0x10010>
  410c00:	and	w0, w0, #0xff
  410c04:	cbz	w0, 410c44 <__fxstatat@plt+0xdb54>
  410c08:	mov	w24, #0x1                   	// #1
  410c0c:	mov	x1, x19
  410c10:	mov	x0, x20
  410c14:	bl	410740 <__fxstatat@plt+0xd650>
  410c18:	mov	w22, w0
  410c1c:	tbz	w0, #31, 410ce4 <__fxstatat@plt+0xdbf4>
  410c20:	mov	w19, #0xffffffff            	// #-1
  410c24:	b	410d4c <__fxstatat@plt+0xdc5c>
  410c28:	tst	x3, #0x200
  410c2c:	mov	w19, #0x0                   	// #0
  410c30:	ccmp	w21, #0x0, #0x1, ne  // ne = any
  410c34:	b.lt	410d4c <__fxstatat@plt+0xdc5c>  // b.tstop
  410c38:	mov	w0, w21
  410c3c:	bl	402c90 <close@plt>
  410c40:	b	410d4c <__fxstatat@plt+0xdc5c>
  410c44:	mov	x0, x22
  410c48:	bl	413154 <__fxstatat@plt+0x10064>
  410c4c:	mov	w22, w0
  410c50:	tbnz	w0, #31, 410c08 <__fxstatat@plt+0xdb18>
  410c54:	ldr	w0, [x20, #72]
  410c58:	tbnz	w0, #1, 410c90 <__fxstatat@plt+0xdba0>
  410c5c:	mov	w21, w22
  410c60:	mov	w24, #0x1                   	// #1
  410c64:	ldr	w0, [x20, #72]
  410c68:	tbnz	w0, #9, 410c9c <__fxstatat@plt+0xdbac>
  410c6c:	mov	w0, w22
  410c70:	bl	402960 <fchdir@plt>
  410c74:	mov	w19, w0
  410c78:	b	410d48 <__fxstatat@plt+0xdc58>
  410c7c:	mov	w24, #0x0                   	// #0
  410c80:	b	410c0c <__fxstatat@plt+0xdb1c>
  410c84:	mov	w22, w21
  410c88:	mov	w24, #0x1                   	// #1
  410c8c:	b	410ce4 <__fxstatat@plt+0xdbf4>
  410c90:	mov	w21, w22
  410c94:	mov	w24, #0x1                   	// #1
  410c98:	b	410d04 <__fxstatat@plt+0xdc14>
  410c9c:	eor	w2, w24, #0x1
  410ca0:	mov	w1, w22
  410ca4:	mov	x0, x20
  410ca8:	bl	410ad4 <__fxstatat@plt+0xd9e4>
  410cac:	mov	w19, #0x0                   	// #0
  410cb0:	b	410d4c <__fxstatat@plt+0xdc5c>
  410cb4:	bl	403040 <__errno_location@plt>
  410cb8:	mov	x20, x0
  410cbc:	ldr	w21, [x0]
  410cc0:	mov	w0, w22
  410cc4:	bl	402c90 <close@plt>
  410cc8:	str	w21, [x20]
  410ccc:	b	410d4c <__fxstatat@plt+0xdc5c>
  410cd0:	ldr	w3, [x20, #72]
  410cd4:	tbnz	w3, #2, 410c28 <__fxstatat@plt+0xdb38>
  410cd8:	tbnz	w21, #31, 410c7c <__fxstatat@plt+0xdb8c>
  410cdc:	mov	w22, w21
  410ce0:	mov	w24, #0x0                   	// #0
  410ce4:	ldr	w0, [x20, #72]
  410ce8:	tbnz	w0, #1, 410d04 <__fxstatat@plt+0xdc14>
  410cec:	cbz	x19, 410c64 <__fxstatat@plt+0xdb74>
  410cf0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  410cf4:	add	x1, x1, #0x200
  410cf8:	mov	x0, x19
  410cfc:	bl	402d90 <strcmp@plt>
  410d00:	cbnz	w0, 410c64 <__fxstatat@plt+0xdb74>
  410d04:	add	x2, sp, #0x40
  410d08:	mov	w1, w22
  410d0c:	mov	w0, #0x0                   	// #0
  410d10:	bl	402f80 <__fxstat@plt>
  410d14:	cbnz	w0, 410d44 <__fxstatat@plt+0xdc54>
  410d18:	ldr	x1, [x23, #120]
  410d1c:	ldr	x0, [sp, #64]
  410d20:	cmp	x1, x0
  410d24:	b.ne	410d38 <__fxstatat@plt+0xdc48>  // b.any
  410d28:	ldr	x1, [x23, #128]
  410d2c:	ldr	x0, [sp, #72]
  410d30:	cmp	x1, x0
  410d34:	b.eq	410c64 <__fxstatat@plt+0xdb74>  // b.none
  410d38:	bl	403040 <__errno_location@plt>
  410d3c:	mov	w1, #0x2                   	// #2
  410d40:	str	w1, [x0]
  410d44:	mov	w19, #0xffffffff            	// #-1
  410d48:	tbnz	w21, #31, 410cb4 <__fxstatat@plt+0xdbc4>
  410d4c:	mov	w0, w19
  410d50:	ldp	x19, x20, [sp, #16]
  410d54:	ldp	x21, x22, [sp, #32]
  410d58:	ldp	x23, x24, [sp, #48]
  410d5c:	ldp	x29, x30, [sp], #192
  410d60:	ret
  410d64:	stp	x29, x30, [sp, #-48]!
  410d68:	mov	x29, sp
  410d6c:	ldr	w3, [x0, #72]
  410d70:	mov	w2, #0x102                 	// #258
  410d74:	tst	w3, w2
  410d78:	b.ne	410dd0 <__fxstatat@plt+0xdce0>  // b.any
  410d7c:	ldr	x2, [x1, #8]
  410d80:	cbz	x2, 410df4 <__fxstatat@plt+0xdd04>
  410d84:	ldr	x3, [x2, #88]
  410d88:	tbnz	x3, #63, 410df4 <__fxstatat@plt+0xdd04>
  410d8c:	ldr	x3, [x0, #88]
  410d90:	ldr	x4, [x3, #16]
  410d94:	cbz	x4, 410e00 <__fxstatat@plt+0xdd10>
  410d98:	ldr	x5, [x3]
  410d9c:	ldr	x4, [x1, #128]
  410da0:	cmp	x5, x4
  410da4:	b.ne	410df4 <__fxstatat@plt+0xdd04>  // b.any
  410da8:	ldr	x4, [x3, #8]
  410dac:	ldr	x1, [x1, #120]
  410db0:	cmp	x4, x1
  410db4:	b.ne	410df4 <__fxstatat@plt+0xdd04>  // b.any
  410db8:	ldr	x1, [x2, #120]
  410dbc:	str	x1, [x3, #8]
  410dc0:	ldr	x0, [x0, #88]
  410dc4:	ldr	x1, [x2, #128]
  410dc8:	str	x1, [x0]
  410dcc:	b	410df4 <__fxstatat@plt+0xdd04>
  410dd0:	ldr	x2, [x1, #120]
  410dd4:	str	x2, [sp, #24]
  410dd8:	ldr	x1, [x1, #128]
  410ddc:	str	x1, [sp, #32]
  410de0:	add	x1, sp, #0x18
  410de4:	ldr	x0, [x0, #88]
  410de8:	bl	40bdb4 <__fxstatat@plt+0x8cc4>
  410dec:	cbz	x0, 410dfc <__fxstatat@plt+0xdd0c>
  410df0:	bl	402e00 <free@plt>
  410df4:	ldp	x29, x30, [sp], #48
  410df8:	ret
  410dfc:	bl	402ce0 <abort@plt>
  410e00:	bl	402ce0 <abort@plt>
  410e04:	stp	x29, x30, [sp, #-176]!
  410e08:	mov	x29, sp
  410e0c:	stp	x19, x20, [sp, #16]
  410e10:	stp	x21, x22, [sp, #32]
  410e14:	stp	x23, x24, [sp, #48]
  410e18:	stp	x27, x28, [sp, #80]
  410e1c:	mov	x20, x0
  410e20:	str	w1, [sp, #140]
  410e24:	ldr	x24, [x0]
  410e28:	ldr	x0, [x24, #24]
  410e2c:	str	x0, [sp, #144]
  410e30:	cbz	x0, 410f24 <__fxstatat@plt+0xde34>
  410e34:	bl	402f20 <dirfd@plt>
  410e38:	str	w0, [sp, #172]
  410e3c:	tbnz	w0, #31, 410ef0 <__fxstatat@plt+0xde00>
  410e40:	stp	x25, x26, [sp, #64]
  410e44:	ldr	x0, [x20, #64]
  410e48:	cmp	x0, #0x0
  410e4c:	mov	x0, #0x86a0                	// #34464
  410e50:	movk	x0, #0x1, lsl #16
  410e54:	csinv	x0, x0, xzr, eq  // eq = none
  410e58:	str	x0, [sp, #120]
  410e5c:	mov	w0, #0x1                   	// #1
  410e60:	str	w0, [sp, #156]
  410e64:	ldr	x0, [x24, #72]
  410e68:	sub	x1, x0, #0x1
  410e6c:	mov	x2, x1
  410e70:	ldr	x1, [x24, #56]
  410e74:	ldrb	w2, [x1, x2]
  410e78:	sub	x1, x0, #0x1
  410e7c:	cmp	w2, #0x2f
  410e80:	csel	x2, x1, x0, eq  // eq = none
  410e84:	str	x2, [sp, #128]
  410e88:	ldr	w0, [x20, #72]
  410e8c:	str	xzr, [sp, #112]
  410e90:	tbz	w0, #2, 410eac <__fxstatat@plt+0xddbc>
  410e94:	ldr	x0, [x20, #32]
  410e98:	add	x1, x0, x2
  410e9c:	add	x1, x1, #0x1
  410ea0:	str	x1, [sp, #112]
  410ea4:	mov	w1, #0x2f                  	// #47
  410ea8:	strb	w1, [x0, x2]
  410eac:	ldr	x0, [sp, #128]
  410eb0:	add	x23, x0, #0x1
  410eb4:	ldr	x26, [x20, #48]
  410eb8:	sub	x26, x26, x23
  410ebc:	ldr	x0, [x24, #88]
  410ec0:	add	x0, x0, #0x1
  410ec4:	str	x0, [sp, #104]
  410ec8:	ldr	x27, [x24, #24]
  410ecc:	cbz	x27, 4115e0 <__fxstatat@plt+0xe4f0>
  410ed0:	bl	403040 <__errno_location@plt>
  410ed4:	mov	x28, x0
  410ed8:	str	wzr, [sp, #152]
  410edc:	str	wzr, [sp, #136]
  410ee0:	str	xzr, [sp, #96]
  410ee4:	mov	x25, #0x0                   	// #0
  410ee8:	mov	x27, #0x0                   	// #0
  410eec:	b	4113e4 <__fxstatat@plt+0xe2f4>
  410ef0:	ldr	x0, [x24, #24]
  410ef4:	bl	402c80 <closedir@plt>
  410ef8:	str	xzr, [x24, #24]
  410efc:	mov	x27, #0x0                   	// #0
  410f00:	ldr	w0, [sp, #140]
  410f04:	cmp	w0, #0x3
  410f08:	b.ne	4112b4 <__fxstatat@plt+0xe1c4>  // b.any
  410f0c:	mov	w0, #0x4                   	// #4
  410f10:	strh	w0, [x24, #108]
  410f14:	bl	403040 <__errno_location@plt>
  410f18:	ldr	w0, [x0]
  410f1c:	str	w0, [x24, #64]
  410f20:	b	4112b4 <__fxstatat@plt+0xe1c4>
  410f24:	ldr	w3, [x20, #72]
  410f28:	mov	w1, #0x204                 	// #516
  410f2c:	and	w1, w3, w1
  410f30:	mov	w0, #0xffffff9c            	// #-100
  410f34:	cmp	w1, #0x200
  410f38:	b.eq	411030 <__fxstatat@plt+0xdf40>  // b.none
  410f3c:	ldr	x1, [x24, #48]
  410f40:	and	w2, w3, #0x10
  410f44:	tbz	w3, #4, 410f60 <__fxstatat@plt+0xde70>
  410f48:	mov	w2, #0x8000                	// #32768
  410f4c:	tbz	w3, #0, 410f60 <__fxstatat@plt+0xde70>
  410f50:	ldr	x2, [x24, #88]
  410f54:	cmp	x2, #0x0
  410f58:	cset	w2, ne  // ne = any
  410f5c:	lsl	w2, w2, #15
  410f60:	add	x3, sp, #0xac
  410f64:	bl	40bfdc <__fxstatat@plt+0x8eec>
  410f68:	mov	x27, x0
  410f6c:	str	x0, [x24, #24]
  410f70:	cbz	x0, 411038 <__fxstatat@plt+0xdf48>
  410f74:	ldrh	w0, [x24, #108]
  410f78:	cmp	w0, #0xb
  410f7c:	b.eq	41105c <__fxstatat@plt+0xdf6c>  // b.none
  410f80:	ldr	w0, [x20, #72]
  410f84:	tbnz	w0, #8, 411078 <__fxstatat@plt+0xdf88>
  410f88:	stp	x25, x26, [sp, #64]
  410f8c:	ldr	x0, [x20, #64]
  410f90:	cmp	x0, #0x0
  410f94:	mov	x0, #0x86a0                	// #34464
  410f98:	movk	x0, #0x1, lsl #16
  410f9c:	csinv	x0, x0, xzr, eq  // eq = none
  410fa0:	str	x0, [sp, #120]
  410fa4:	str	wzr, [sp, #156]
  410fa8:	ldr	w0, [sp, #140]
  410fac:	cmp	w0, #0x2
  410fb0:	b.eq	410e64 <__fxstatat@plt+0xdd74>  // b.none
  410fb4:	ldr	w0, [x20, #72]
  410fb8:	and	w0, w0, #0x38
  410fbc:	cmp	w0, #0x18
  410fc0:	b.eq	4110c4 <__fxstatat@plt+0xdfd4>  // b.none
  410fc4:	ldr	w0, [sp, #140]
  410fc8:	cmp	w0, #0x3
  410fcc:	cset	w21, eq  // eq = none
  410fd0:	mov	w19, #0x1                   	// #1
  410fd4:	ldr	w0, [x20, #72]
  410fd8:	tbnz	w0, #9, 411100 <__fxstatat@plt+0xe010>
  410fdc:	ldr	w2, [sp, #172]
  410fe0:	tbz	w2, #31, 411118 <__fxstatat@plt+0xe028>
  410fe4:	cmp	w21, #0x0
  410fe8:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  410fec:	b.eq	410ffc <__fxstatat@plt+0xdf0c>  // b.none
  410ff0:	bl	403040 <__errno_location@plt>
  410ff4:	ldr	w0, [x0]
  410ff8:	str	w0, [x24, #64]
  410ffc:	ldrh	w0, [x24, #110]
  411000:	orr	w0, w0, #0x1
  411004:	strh	w0, [x24, #110]
  411008:	ldr	x0, [x24, #24]
  41100c:	bl	402c80 <closedir@plt>
  411010:	str	xzr, [x24, #24]
  411014:	ldr	w0, [x20, #72]
  411018:	tbz	w0, #9, 411024 <__fxstatat@plt+0xdf34>
  41101c:	ldr	w0, [sp, #172]
  411020:	tbz	w0, #31, 411138 <__fxstatat@plt+0xe048>
  411024:	str	xzr, [x24, #24]
  411028:	str	wzr, [sp, #156]
  41102c:	b	410e64 <__fxstatat@plt+0xdd74>
  411030:	ldr	w0, [x20, #44]
  411034:	b	410f3c <__fxstatat@plt+0xde4c>
  411038:	ldr	w0, [sp, #140]
  41103c:	cmp	w0, #0x3
  411040:	b.ne	4112b4 <__fxstatat@plt+0xe1c4>  // b.any
  411044:	mov	w0, #0x4                   	// #4
  411048:	strh	w0, [x24, #108]
  41104c:	bl	403040 <__errno_location@plt>
  411050:	ldr	w0, [x0]
  411054:	str	w0, [x24, #64]
  411058:	b	4112b4 <__fxstatat@plt+0xe1c4>
  41105c:	stp	x25, x26, [sp, #64]
  411060:	mov	w2, #0x0                   	// #0
  411064:	mov	x1, x24
  411068:	mov	x0, x20
  41106c:	bl	4103c4 <__fxstatat@plt+0xd2d4>
  411070:	strh	w0, [x24, #108]
  411074:	b	410f8c <__fxstatat@plt+0xde9c>
  411078:	mov	x1, x24
  41107c:	mov	x0, x20
  411080:	bl	410d64 <__fxstatat@plt+0xdc74>
  411084:	mov	w2, #0x0                   	// #0
  411088:	mov	x1, x24
  41108c:	mov	x0, x20
  411090:	bl	4103c4 <__fxstatat@plt+0xd2d4>
  411094:	mov	x1, x24
  411098:	mov	x0, x20
  41109c:	bl	4109f0 <__fxstatat@plt+0xd900>
  4110a0:	and	w0, w0, #0xff
  4110a4:	cbz	w0, 4110b0 <__fxstatat@plt+0xdfc0>
  4110a8:	stp	x25, x26, [sp, #64]
  4110ac:	b	410f8c <__fxstatat@plt+0xde9c>
  4110b0:	bl	403040 <__errno_location@plt>
  4110b4:	mov	w1, #0xc                   	// #12
  4110b8:	str	w1, [x0]
  4110bc:	ldr	x27, [sp, #144]
  4110c0:	b	4112b4 <__fxstatat@plt+0xe1c4>
  4110c4:	ldr	w0, [x24, #140]
  4110c8:	cmp	w0, #0x2
  4110cc:	b.ne	410fc4 <__fxstatat@plt+0xded4>  // b.any
  4110d0:	ldr	w1, [sp, #172]
  4110d4:	mov	x0, x24
  4110d8:	bl	410950 <__fxstatat@plt+0xd860>
  4110dc:	cmp	w0, #0x0
  4110e0:	cset	w19, eq  // eq = none
  4110e4:	ldr	w0, [sp, #140]
  4110e8:	cmp	w0, #0x3
  4110ec:	cset	w21, eq  // eq = none
  4110f0:	orr	w0, w21, w19
  4110f4:	str	w0, [sp, #156]
  4110f8:	cbz	w0, 410e64 <__fxstatat@plt+0xdd74>
  4110fc:	b	410fd4 <__fxstatat@plt+0xdee4>
  411100:	mov	w2, #0x3                   	// #3
  411104:	mov	w1, #0x406                 	// #1030
  411108:	ldr	w0, [sp, #172]
  41110c:	bl	413db0 <__fxstatat@plt+0x10cc0>
  411110:	str	w0, [sp, #172]
  411114:	b	410fdc <__fxstatat@plt+0xdeec>
  411118:	mov	x3, #0x0                   	// #0
  41111c:	mov	x1, x24
  411120:	mov	x0, x20
  411124:	bl	410ba8 <__fxstatat@plt+0xdab8>
  411128:	mov	w1, #0x1                   	// #1
  41112c:	str	w1, [sp, #156]
  411130:	cbz	w0, 410e64 <__fxstatat@plt+0xdd74>
  411134:	b	410fe4 <__fxstatat@plt+0xdef4>
  411138:	bl	402c90 <close@plt>
  41113c:	b	411024 <__fxstatat@plt+0xdf34>
  411140:	ldr	w0, [x28]
  411144:	cbz	w0, 411168 <__fxstatat@plt+0xe078>
  411148:	str	w0, [x24, #64]
  41114c:	ldr	x0, [sp, #144]
  411150:	orr	x0, x0, x25
  411154:	cmp	x0, #0x0
  411158:	mov	w0, #0x7                   	// #7
  41115c:	mov	w1, #0x4                   	// #4
  411160:	csel	w0, w0, w1, ne  // ne = any
  411164:	strh	w0, [x24, #108]
  411168:	ldr	x0, [x24, #24]
  41116c:	cbz	x0, 411178 <__fxstatat@plt+0xe088>
  411170:	bl	402c80 <closedir@plt>
  411174:	str	xzr, [x24, #24]
  411178:	ldr	w0, [sp, #136]
  41117c:	cbnz	w0, 411550 <__fxstatat@plt+0xe460>
  411180:	ldr	w0, [x20, #72]
  411184:	tbz	w0, #2, 4111a4 <__fxstatat@plt+0xe0b4>
  411188:	ldr	x0, [x20, #48]
  41118c:	cmp	x25, #0x0
  411190:	ccmp	x0, x23, #0x4, ne  // ne = any
  411194:	cset	x0, eq  // eq = none
  411198:	ldr	x1, [sp, #112]
  41119c:	sub	x0, x1, x0
  4111a0:	strb	wzr, [x0]
  4111a4:	ldr	x0, [sp, #144]
  4111a8:	cmp	x0, #0x0
  4111ac:	ldr	w0, [sp, #156]
  4111b0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4111b4:	b.eq	4111e4 <__fxstatat@plt+0xe0f4>  // b.none
  4111b8:	cmp	x25, #0x0
  4111bc:	ldr	w0, [sp, #140]
  4111c0:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  4111c4:	b.ne	4111e8 <__fxstatat@plt+0xe0f8>  // b.any
  4111c8:	ldr	x0, [x24, #88]
  4111cc:	cbnz	x0, 4115ec <__fxstatat@plt+0xe4fc>
  4111d0:	mov	x0, x20
  4111d4:	bl	410b48 <__fxstatat@plt+0xda58>
  4111d8:	cmp	w0, #0x0
  4111dc:	cset	w0, ne  // ne = any
  4111e0:	cbnz	w0, 411610 <__fxstatat@plt+0xe520>
  4111e4:	cbz	x25, 411638 <__fxstatat@plt+0xe548>
  4111e8:	ldr	w0, [sp, #152]
  4111ec:	cbnz	w0, 411674 <__fxstatat@plt+0xe584>
  4111f0:	ldr	x0, [x20, #64]
  4111f4:	cmp	x0, #0x0
  4111f8:	ccmp	x25, #0x1, #0x0, ne  // ne = any
  4111fc:	b.hi	4116a0 <__fxstatat@plt+0xe5b0>  // b.pmore
  411200:	ldp	x25, x26, [sp, #64]
  411204:	b	4112b4 <__fxstatat@plt+0xe1c4>
  411208:	ldrb	w0, [x22, #20]
  41120c:	cbz	w0, 4113dc <__fxstatat@plt+0xe2ec>
  411210:	ldrh	w0, [x22, #20]
  411214:	cmp	w0, #0x2e
  411218:	b.ne	41140c <__fxstatat@plt+0xe31c>  // b.any
  41121c:	b	4113dc <__fxstatat@plt+0xe2ec>
  411220:	ldr	x26, [x20, #32]
  411224:	ldr	x0, [sp, #128]
  411228:	add	x1, x0, #0x2
  41122c:	add	x1, x1, x21
  411230:	mov	x0, x20
  411234:	bl	41034c <__fxstatat@plt+0xd25c>
  411238:	ands	w0, w0, #0xff
  41123c:	b.eq	411274 <__fxstatat@plt+0xe184>  // b.none
  411240:	ldr	x1, [x20, #32]
  411244:	cmp	x1, x26
  411248:	b.eq	4112d0 <__fxstatat@plt+0xe1e0>  // b.none
  41124c:	ldr	w2, [x20, #72]
  411250:	add	x1, x1, x23
  411254:	tst	x2, #0x4
  411258:	ldr	x2, [sp, #112]
  41125c:	csel	x1, x1, x2, ne  // ne = any
  411260:	str	x1, [sp, #112]
  411264:	ldr	x26, [x20, #48]
  411268:	sub	x26, x26, x23
  41126c:	str	w0, [sp, #136]
  411270:	b	41143c <__fxstatat@plt+0xe34c>
  411274:	ldr	w21, [x28]
  411278:	mov	x0, x19
  41127c:	bl	402e00 <free@plt>
  411280:	mov	x0, x27
  411284:	bl	41078c <__fxstatat@plt+0xd69c>
  411288:	ldr	x0, [x24, #24]
  41128c:	bl	402c80 <closedir@plt>
  411290:	str	xzr, [x24, #24]
  411294:	mov	w0, #0x7                   	// #7
  411298:	strh	w0, [x24, #108]
  41129c:	ldr	w0, [x20, #72]
  4112a0:	orr	w0, w0, #0x2000
  4112a4:	str	w0, [x20, #72]
  4112a8:	str	w21, [x28]
  4112ac:	mov	x27, #0x0                   	// #0
  4112b0:	ldp	x25, x26, [sp, #64]
  4112b4:	mov	x0, x27
  4112b8:	ldp	x19, x20, [sp, #16]
  4112bc:	ldp	x21, x22, [sp, #32]
  4112c0:	ldp	x23, x24, [sp, #48]
  4112c4:	ldp	x27, x28, [sp, #80]
  4112c8:	ldp	x29, x30, [sp], #176
  4112cc:	ret
  4112d0:	ldr	w0, [sp, #136]
  4112d4:	b	411264 <__fxstatat@plt+0xe174>
  4112d8:	mov	x0, x19
  4112dc:	bl	402e00 <free@plt>
  4112e0:	mov	x0, x27
  4112e4:	bl	41078c <__fxstatat@plt+0xd69c>
  4112e8:	ldr	x0, [x24, #24]
  4112ec:	bl	402c80 <closedir@plt>
  4112f0:	str	xzr, [x24, #24]
  4112f4:	mov	w0, #0x7                   	// #7
  4112f8:	strh	w0, [x24, #108]
  4112fc:	ldr	w0, [x20, #72]
  411300:	orr	w0, w0, #0x2000
  411304:	str	w0, [x20, #72]
  411308:	mov	w0, #0x24                  	// #36
  41130c:	str	w0, [x28]
  411310:	mov	x27, #0x0                   	// #0
  411314:	ldp	x25, x26, [sp, #64]
  411318:	b	4112b4 <__fxstatat@plt+0xe1c4>
  41131c:	ldr	x0, [x19, #56]
  411320:	str	x0, [x19, #48]
  411324:	ldr	x2, [x19, #96]
  411328:	add	x2, x2, #0x1
  41132c:	add	x1, x19, #0xf8
  411330:	ldr	x0, [sp, #112]
  411334:	bl	402900 <memmove@plt>
  411338:	b	411470 <__fxstatat@plt+0xe380>
  41133c:	ldrb	w0, [x22, #18]
  411340:	and	w0, w0, #0xfffffffb
  411344:	tst	w0, #0xff
  411348:	b.eq	411490 <__fxstatat@plt+0xe3a0>  // b.none
  41134c:	mov	w0, #0xb                   	// #11
  411350:	strh	w0, [x19, #108]
  411354:	ldrb	w1, [x22, #18]
  411358:	cmp	w1, #0x6
  41135c:	b.eq	4116bc <__fxstatat@plt+0xe5cc>  // b.none
  411360:	b.hi	4116cc <__fxstatat@plt+0xe5dc>  // b.pmore
  411364:	cmp	w1, #0x2
  411368:	b.eq	411388 <__fxstatat@plt+0xe298>  // b.none
  41136c:	mov	w0, #0x1                   	// #1
  411370:	cmp	w1, #0x4
  411374:	b.eq	4114bc <__fxstatat@plt+0xe3cc>  // b.none
  411378:	cmp	w1, w0
  41137c:	b.eq	411704 <__fxstatat@plt+0xe614>  // b.none
  411380:	mov	w1, #0x0                   	// #0
  411384:	b	411398 <__fxstatat@plt+0xe2a8>
  411388:	mov	w0, #0x1                   	// #1
  41138c:	b	411394 <__fxstatat@plt+0xe2a4>
  411390:	mov	w0, #0x0                   	// #0
  411394:	mov	w1, #0x2000                	// #8192
  411398:	str	w1, [x19, #136]
  41139c:	eor	w0, w0, #0x1
  4113a0:	mov	w0, w0
  4113a4:	add	x0, x0, #0x1
  4113a8:	str	x0, [x19, #168]
  4113ac:	str	xzr, [x19, #16]
  4113b0:	cbz	x27, 4114f0 <__fxstatat@plt+0xe400>
  4113b4:	ldr	x0, [sp, #96]
  4113b8:	str	x19, [x0, #16]
  4113bc:	mov	x0, #0x2710                	// #10000
  4113c0:	cmp	x25, x0
  4113c4:	b.eq	4114f8 <__fxstatat@plt+0xe408>  // b.none
  4113c8:	add	x25, x25, #0x1
  4113cc:	ldr	x0, [sp, #120]
  4113d0:	cmp	x25, x0
  4113d4:	b.cs	411178 <__fxstatat@plt+0xe088>  // b.hs, b.nlast
  4113d8:	str	x19, [sp, #96]
  4113dc:	ldr	x0, [x24, #24]
  4113e0:	cbz	x0, 411178 <__fxstatat@plt+0xe088>
  4113e4:	str	wzr, [x28]
  4113e8:	ldr	x0, [x24, #24]
  4113ec:	bl	402c20 <readdir@plt>
  4113f0:	mov	x22, x0
  4113f4:	cbz	x0, 411140 <__fxstatat@plt+0xe050>
  4113f8:	ldr	w0, [x20, #72]
  4113fc:	tbnz	w0, #5, 41140c <__fxstatat@plt+0xe31c>
  411400:	ldrb	w0, [x22, #19]
  411404:	cmp	w0, #0x2e
  411408:	b.eq	411208 <__fxstatat@plt+0xe118>  // b.none
  41140c:	add	x19, x22, #0x13
  411410:	mov	x0, x19
  411414:	bl	402920 <strlen@plt>
  411418:	mov	x21, x0
  41141c:	mov	x2, x0
  411420:	mov	x1, x19
  411424:	mov	x0, x20
  411428:	bl	410638 <__fxstatat@plt+0xd548>
  41142c:	mov	x19, x0
  411430:	cbz	x0, 411274 <__fxstatat@plt+0xe184>
  411434:	cmp	x21, x26
  411438:	b.cs	411220 <__fxstatat@plt+0xe130>  // b.hs, b.nlast
  41143c:	adds	x21, x23, x21
  411440:	b.cs	4112d8 <__fxstatat@plt+0xe1e8>  // b.hs, b.nlast
  411444:	ldr	x0, [sp, #104]
  411448:	str	x0, [x19, #88]
  41144c:	ldr	x0, [x20]
  411450:	str	x0, [x19, #8]
  411454:	str	x21, [x19, #72]
  411458:	ldr	x0, [x22]
  41145c:	str	x0, [x19, #128]
  411460:	ldr	w0, [x20, #72]
  411464:	tbnz	w0, #2, 41131c <__fxstatat@plt+0xe22c>
  411468:	add	x0, x19, #0xf8
  41146c:	str	x0, [x19, #48]
  411470:	ldr	x0, [x20, #64]
  411474:	cbz	x0, 411480 <__fxstatat@plt+0xe390>
  411478:	ldr	w0, [x20, #72]
  41147c:	tbz	w0, #10, 4114d8 <__fxstatat@plt+0xe3e8>
  411480:	ldr	w0, [x20, #72]
  411484:	and	w0, w0, #0x18
  411488:	cmp	w0, #0x18
  41148c:	b.eq	41133c <__fxstatat@plt+0xe24c>  // b.none
  411490:	mov	w0, #0xb                   	// #11
  411494:	strh	w0, [x19, #108]
  411498:	ldrb	w1, [x22, #18]
  41149c:	cmp	w1, #0x6
  4114a0:	b.eq	4116ec <__fxstatat@plt+0xe5fc>  // b.none
  4114a4:	b.hi	41170c <__fxstatat@plt+0xe61c>  // b.pmore
  4114a8:	cmp	w1, #0x2
  4114ac:	b.eq	411390 <__fxstatat@plt+0xe2a0>  // b.none
  4114b0:	mov	w0, #0x0                   	// #0
  4114b4:	cmp	w1, #0x4
  4114b8:	b.ne	4116fc <__fxstatat@plt+0xe60c>  // b.any
  4114bc:	mov	w1, #0x4000                	// #16384
  4114c0:	b	411398 <__fxstatat@plt+0xe2a8>
  4114c4:	mov	w0, #0x1                   	// #1
  4114c8:	b	4114d0 <__fxstatat@plt+0xe3e0>
  4114cc:	mov	w0, #0x0                   	// #0
  4114d0:	mov	w1, #0xa000                	// #40960
  4114d4:	b	411398 <__fxstatat@plt+0xe2a8>
  4114d8:	mov	w2, #0x0                   	// #0
  4114dc:	mov	x1, x19
  4114e0:	mov	x0, x20
  4114e4:	bl	4103c4 <__fxstatat@plt+0xd2d4>
  4114e8:	strh	w0, [x19, #108]
  4114ec:	b	4113ac <__fxstatat@plt+0xe2bc>
  4114f0:	mov	x27, x19
  4114f4:	b	4113bc <__fxstatat@plt+0xe2cc>
  4114f8:	ldr	x0, [x20, #64]
  4114fc:	cbz	x0, 41150c <__fxstatat@plt+0xe41c>
  411500:	str	x19, [sp, #96]
  411504:	mov	x25, #0x2711                	// #10001
  411508:	b	4113dc <__fxstatat@plt+0xe2ec>
  41150c:	ldr	w1, [sp, #172]
  411510:	mov	x0, x24
  411514:	bl	410848 <__fxstatat@plt+0xd758>
  411518:	mov	x1, #0x1994                	// #6548
  41151c:	movk	x1, #0x102, lsl #16
  411520:	cmp	x0, x1
  411524:	b.eq	411738 <__fxstatat@plt+0xe648>  // b.none
  411528:	mov	x1, #0x4d42                	// #19778
  41152c:	movk	x1, #0xff53, lsl #16
  411530:	cmp	x0, x1
  411534:	b.eq	411738 <__fxstatat@plt+0xe648>  // b.none
  411538:	mov	x1, #0x6969                	// #26985
  41153c:	cmp	x0, x1
  411540:	b.eq	411738 <__fxstatat@plt+0xe648>  // b.none
  411544:	mov	w0, #0x1                   	// #1
  411548:	str	w0, [sp, #152]
  41154c:	b	411500 <__fxstatat@plt+0xe410>
  411550:	ldr	x2, [x20, #32]
  411554:	ldr	x0, [x20, #8]
  411558:	cbnz	x0, 411578 <__fxstatat@plt+0xe488>
  41155c:	ldr	x0, [x27, #88]
  411560:	tbnz	x0, #63, 411180 <__fxstatat@plt+0xe090>
  411564:	mov	x0, x27
  411568:	b	4115b4 <__fxstatat@plt+0xe4c4>
  41156c:	str	x2, [x0, #56]
  411570:	ldr	x0, [x0, #16]
  411574:	cbz	x0, 41155c <__fxstatat@plt+0xe46c>
  411578:	ldr	x1, [x0, #48]
  41157c:	add	x3, x0, #0xf8
  411580:	cmp	x1, x3
  411584:	b.eq	41156c <__fxstatat@plt+0xe47c>  // b.none
  411588:	ldr	x3, [x0, #56]
  41158c:	sub	x1, x1, x3
  411590:	add	x1, x2, x1
  411594:	str	x1, [x0, #48]
  411598:	b	41156c <__fxstatat@plt+0xe47c>
  41159c:	str	x2, [x0, #56]
  4115a0:	ldr	x1, [x0, #16]
  4115a4:	cbz	x1, 4115d8 <__fxstatat@plt+0xe4e8>
  4115a8:	mov	x0, x1
  4115ac:	ldr	x1, [x0, #88]
  4115b0:	tbnz	x1, #63, 411180 <__fxstatat@plt+0xe090>
  4115b4:	ldr	x1, [x0, #48]
  4115b8:	add	x3, x0, #0xf8
  4115bc:	cmp	x1, x3
  4115c0:	b.eq	41159c <__fxstatat@plt+0xe4ac>  // b.none
  4115c4:	ldr	x3, [x0, #56]
  4115c8:	sub	x1, x1, x3
  4115cc:	add	x1, x2, x1
  4115d0:	str	x1, [x0, #48]
  4115d4:	b	41159c <__fxstatat@plt+0xe4ac>
  4115d8:	ldr	x0, [x0, #8]
  4115dc:	b	4115ac <__fxstatat@plt+0xe4bc>
  4115e0:	str	wzr, [sp, #152]
  4115e4:	mov	x25, #0x0                   	// #0
  4115e8:	b	411180 <__fxstatat@plt+0xe090>
  4115ec:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  4115f0:	add	x3, x3, #0x200
  4115f4:	mov	w2, #0xffffffff            	// #-1
  4115f8:	ldr	x1, [x24, #8]
  4115fc:	mov	x0, x20
  411600:	bl	410ba8 <__fxstatat@plt+0xdab8>
  411604:	cmp	w0, #0x0
  411608:	cset	w0, ne  // ne = any
  41160c:	b	4111e0 <__fxstatat@plt+0xe0f0>
  411610:	mov	w0, #0x7                   	// #7
  411614:	strh	w0, [x24, #108]
  411618:	ldr	w0, [x20, #72]
  41161c:	orr	w0, w0, #0x2000
  411620:	str	w0, [x20, #72]
  411624:	mov	x0, x27
  411628:	bl	41078c <__fxstatat@plt+0xd69c>
  41162c:	mov	x27, #0x0                   	// #0
  411630:	ldp	x25, x26, [sp, #64]
  411634:	b	4112b4 <__fxstatat@plt+0xe1c4>
  411638:	ldr	w0, [sp, #140]
  41163c:	cmp	w0, #0x3
  411640:	b.eq	411658 <__fxstatat@plt+0xe568>  // b.none
  411644:	mov	x0, x27
  411648:	bl	41078c <__fxstatat@plt+0xd69c>
  41164c:	mov	x27, #0x0                   	// #0
  411650:	ldp	x25, x26, [sp, #64]
  411654:	b	4112b4 <__fxstatat@plt+0xe1c4>
  411658:	ldrh	w0, [x24, #108]
  41165c:	cmp	w0, #0x7
  411660:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  411664:	b.eq	411644 <__fxstatat@plt+0xe554>  // b.none
  411668:	mov	w0, #0x6                   	// #6
  41166c:	strh	w0, [x24, #108]
  411670:	b	411644 <__fxstatat@plt+0xe554>
  411674:	adrp	x0, 410000 <__fxstatat@plt+0xcf10>
  411678:	add	x0, x0, #0x320
  41167c:	str	x0, [x20, #64]
  411680:	mov	x2, x25
  411684:	mov	x1, x27
  411688:	mov	x0, x20
  41168c:	bl	41055c <__fxstatat@plt+0xd46c>
  411690:	mov	x27, x0
  411694:	str	xzr, [x20, #64]
  411698:	ldp	x25, x26, [sp, #64]
  41169c:	b	4112b4 <__fxstatat@plt+0xe1c4>
  4116a0:	mov	x2, x25
  4116a4:	mov	x1, x27
  4116a8:	mov	x0, x20
  4116ac:	bl	41055c <__fxstatat@plt+0xd46c>
  4116b0:	mov	x27, x0
  4116b4:	ldp	x25, x26, [sp, #64]
  4116b8:	b	4112b4 <__fxstatat@plt+0xe1c4>
  4116bc:	mov	w0, #0x6000                	// #24576
  4116c0:	str	w0, [x19, #136]
  4116c4:	mov	x0, #0x1                   	// #1
  4116c8:	b	4113a8 <__fxstatat@plt+0xe2b8>
  4116cc:	cmp	w1, #0xa
  4116d0:	b.eq	4114c4 <__fxstatat@plt+0xe3d4>  // b.none
  4116d4:	mov	w0, #0x1                   	// #1
  4116d8:	cmp	w1, #0xc
  4116dc:	b.eq	411720 <__fxstatat@plt+0xe630>  // b.none
  4116e0:	cmp	w1, #0x8
  4116e4:	b.eq	411730 <__fxstatat@plt+0xe640>  // b.none
  4116e8:	b	411380 <__fxstatat@plt+0xe290>
  4116ec:	mov	w0, #0x6000                	// #24576
  4116f0:	str	w0, [x19, #136]
  4116f4:	mov	x0, #0x2                   	// #2
  4116f8:	b	4113a8 <__fxstatat@plt+0xe2b8>
  4116fc:	cmp	w1, #0x1
  411700:	b.ne	411380 <__fxstatat@plt+0xe290>  // b.any
  411704:	mov	w1, #0x1000                	// #4096
  411708:	b	411398 <__fxstatat@plt+0xe2a8>
  41170c:	cmp	w1, #0xa
  411710:	b.eq	4114cc <__fxstatat@plt+0xe3dc>  // b.none
  411714:	mov	w0, #0x0                   	// #0
  411718:	cmp	w1, #0xc
  41171c:	b.ne	411728 <__fxstatat@plt+0xe638>  // b.any
  411720:	mov	w1, #0xc000                	// #49152
  411724:	b	411398 <__fxstatat@plt+0xe2a8>
  411728:	cmp	w1, #0x8
  41172c:	b.ne	411380 <__fxstatat@plt+0xe290>  // b.any
  411730:	mov	w1, #0x8000                	// #32768
  411734:	b	411398 <__fxstatat@plt+0xe2a8>
  411738:	add	x25, x25, #0x1
  41173c:	str	x19, [sp, #96]
  411740:	str	wzr, [sp, #152]
  411744:	b	4113dc <__fxstatat@plt+0xe2ec>
  411748:	stp	x29, x30, [sp, #-112]!
  41174c:	mov	x29, sp
  411750:	stp	x19, x20, [sp, #16]
  411754:	tst	w1, #0xfffff000
  411758:	b.ne	411864 <__fxstatat@plt+0xe774>  // b.any
  41175c:	stp	x21, x22, [sp, #32]
  411760:	stp	x23, x24, [sp, #48]
  411764:	stp	x25, x26, [sp, #64]
  411768:	mov	x24, x0
  41176c:	mov	w21, w1
  411770:	mov	x25, x2
  411774:	mov	w0, #0x204                 	// #516
  411778:	and	w0, w1, w0
  41177c:	cmp	w0, #0x204
  411780:	b.eq	411878 <__fxstatat@plt+0xe788>  // b.none
  411784:	mov	w0, #0x12                  	// #18
  411788:	tst	w1, w0
  41178c:	b.eq	411898 <__fxstatat@plt+0xe7a8>  // b.none
  411790:	mov	x0, #0x80                  	// #128
  411794:	bl	402b00 <malloc@plt>
  411798:	mov	x20, x0
  41179c:	cbz	x0, 411ae0 <__fxstatat@plt+0xe9f0>
  4117a0:	stp	xzr, xzr, [x0]
  4117a4:	stp	xzr, xzr, [x0, #16]
  4117a8:	stp	xzr, xzr, [x0, #32]
  4117ac:	stp	xzr, xzr, [x0, #48]
  4117b0:	stp	xzr, xzr, [x0, #64]
  4117b4:	stp	xzr, xzr, [x0, #80]
  4117b8:	stp	xzr, xzr, [x0, #96]
  4117bc:	stp	xzr, xzr, [x0, #112]
  4117c0:	str	x25, [x0, #64]
  4117c4:	and	w0, w21, #0xfffffdff
  4117c8:	orr	w0, w0, #0x4
  4117cc:	tst	x21, #0x2
  4117d0:	csel	w0, w21, w0, eq  // eq = none
  4117d4:	str	w0, [x20, #72]
  4117d8:	mov	w0, #0xffffff9c            	// #-100
  4117dc:	str	w0, [x20, #44]
  4117e0:	ldr	x0, [x24]
  4117e4:	cbz	x0, 4118b8 <__fxstatat@plt+0xe7c8>
  4117e8:	mov	x22, x24
  4117ec:	mov	x19, #0x0                   	// #0
  4117f0:	bl	402920 <strlen@plt>
  4117f4:	cmp	x19, x0
  4117f8:	csel	x19, x19, x0, cs  // cs = hs, nlast
  4117fc:	ldr	x0, [x22, #8]!
  411800:	cbnz	x0, 4117f0 <__fxstatat@plt+0xe700>
  411804:	add	x19, x19, #0x1
  411808:	cmp	x19, #0x1, lsl #12
  41180c:	mov	x1, #0x1000                	// #4096
  411810:	csel	x1, x19, x1, cs  // cs = hs, nlast
  411814:	mov	x0, x20
  411818:	bl	41034c <__fxstatat@plt+0xd25c>
  41181c:	and	w0, w0, #0xff
  411820:	cbz	w0, 411a8c <__fxstatat@plt+0xe99c>
  411824:	stp	x27, x28, [sp, #80]
  411828:	ldr	x26, [x24]
  41182c:	cbz	x26, 411ab4 <__fxstatat@plt+0xe9c4>
  411830:	mov	x2, #0x0                   	// #0
  411834:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  411838:	add	x1, x1, #0x170
  41183c:	mov	x0, x20
  411840:	bl	410638 <__fxstatat@plt+0xd548>
  411844:	mov	x26, x0
  411848:	cbz	x0, 411a80 <__fxstatat@plt+0xe990>
  41184c:	mov	x0, #0xffffffffffffffff    	// #-1
  411850:	str	x0, [x26, #88]
  411854:	str	w0, [x26, #104]
  411858:	mov	w27, #0x1                   	// #1
  41185c:	cbnz	x25, 411ab8 <__fxstatat@plt+0xe9c8>
  411860:	b	411ac0 <__fxstatat@plt+0xe9d0>
  411864:	bl	403040 <__errno_location@plt>
  411868:	mov	w1, #0x16                  	// #22
  41186c:	str	w1, [x0]
  411870:	mov	x20, #0x0                   	// #0
  411874:	b	411aa4 <__fxstatat@plt+0xe9b4>
  411878:	bl	403040 <__errno_location@plt>
  41187c:	mov	w1, #0x16                  	// #22
  411880:	str	w1, [x0]
  411884:	mov	x20, #0x0                   	// #0
  411888:	ldp	x21, x22, [sp, #32]
  41188c:	ldp	x23, x24, [sp, #48]
  411890:	ldp	x25, x26, [sp, #64]
  411894:	b	411aa4 <__fxstatat@plt+0xe9b4>
  411898:	bl	403040 <__errno_location@plt>
  41189c:	mov	w1, #0x16                  	// #22
  4118a0:	str	w1, [x0]
  4118a4:	mov	x20, #0x0                   	// #0
  4118a8:	ldp	x21, x22, [sp, #32]
  4118ac:	ldp	x23, x24, [sp, #48]
  4118b0:	ldp	x25, x26, [sp, #64]
  4118b4:	b	411aa4 <__fxstatat@plt+0xe9b4>
  4118b8:	mov	x19, #0x0                   	// #0
  4118bc:	b	411804 <__fxstatat@plt+0xe714>
  4118c0:	add	x0, x19, x0
  4118c4:	ldurb	w0, [x0, #-1]
  4118c8:	sub	x1, x19, #0x2
  4118cc:	cmp	w0, #0x2f
  4118d0:	b.ne	411934 <__fxstatat@plt+0xe844>  // b.any
  4118d4:	ldrb	w0, [x1, x2]
  4118d8:	cmp	w0, #0x2f
  4118dc:	b.ne	411934 <__fxstatat@plt+0xe844>  // b.any
  4118e0:	sub	x2, x2, #0x1
  4118e4:	cmp	x2, #0x1
  4118e8:	b.hi	4118d4 <__fxstatat@plt+0xe7e4>  // b.pmore
  4118ec:	b	411934 <__fxstatat@plt+0xe844>
  4118f0:	mov	w2, #0x0                   	// #0
  4118f4:	mov	x1, x19
  4118f8:	mov	x0, x20
  4118fc:	bl	4103c4 <__fxstatat@plt+0xd2d4>
  411900:	strh	w0, [x19, #108]
  411904:	cbz	x25, 411988 <__fxstatat@plt+0xe898>
  411908:	str	x23, [x19, #16]
  41190c:	mov	x23, x19
  411910:	add	x22, x22, #0x1
  411914:	ldr	x19, [x24, x22, lsl #3]
  411918:	cbz	x19, 41199c <__fxstatat@plt+0xe8ac>
  41191c:	mov	x0, x19
  411920:	bl	402920 <strlen@plt>
  411924:	mov	x2, x0
  411928:	cmp	w21, #0x0
  41192c:	ccmp	x0, #0x2, #0x0, eq  // eq = none
  411930:	b.hi	4118c0 <__fxstatat@plt+0xe7d0>  // b.pmore
  411934:	mov	x1, x19
  411938:	mov	x0, x20
  41193c:	bl	410638 <__fxstatat@plt+0xd548>
  411940:	mov	x19, x0
  411944:	cbz	x0, 411a70 <__fxstatat@plt+0xe980>
  411948:	str	xzr, [x0, #88]
  41194c:	str	x26, [x0, #8]
  411950:	add	x0, x0, #0xf8
  411954:	str	x0, [x19, #48]
  411958:	cmp	x23, #0x0
  41195c:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  411960:	b.eq	4118f0 <__fxstatat@plt+0xe800>  // b.none
  411964:	strh	w28, [x19, #108]
  411968:	mov	x0, #0x2                   	// #2
  41196c:	str	x0, [x19, #168]
  411970:	cbnz	x25, 411908 <__fxstatat@plt+0xe818>
  411974:	str	xzr, [x19, #16]
  411978:	ldr	x0, [sp, #104]
  41197c:	str	x19, [x0, #16]
  411980:	str	x19, [sp, #104]
  411984:	b	411910 <__fxstatat@plt+0xe820>
  411988:	str	xzr, [x19, #16]
  41198c:	cbnz	x23, 411978 <__fxstatat@plt+0xe888>
  411990:	str	x19, [sp, #104]
  411994:	mov	x23, x19
  411998:	b	411910 <__fxstatat@plt+0xe820>
  41199c:	cmp	x25, #0x0
  4119a0:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  4119a4:	b.hi	411a20 <__fxstatat@plt+0xe930>  // b.pmore
  4119a8:	mov	x2, #0x0                   	// #0
  4119ac:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  4119b0:	add	x1, x1, #0x170
  4119b4:	mov	x0, x20
  4119b8:	bl	410638 <__fxstatat@plt+0xd548>
  4119bc:	str	x0, [x20]
  4119c0:	cbz	x0, 411a70 <__fxstatat@plt+0xe980>
  4119c4:	str	x23, [x0, #16]
  4119c8:	ldr	x0, [x20]
  4119cc:	mov	w1, #0x9                   	// #9
  4119d0:	strh	w1, [x0, #108]
  4119d4:	ldr	x0, [x20]
  4119d8:	mov	x1, #0x1                   	// #1
  4119dc:	str	x1, [x0, #88]
  4119e0:	mov	x0, x20
  4119e4:	bl	4106c0 <__fxstatat@plt+0xd5d0>
  4119e8:	and	w0, w0, #0xff
  4119ec:	cbz	w0, 411a70 <__fxstatat@plt+0xe980>
  4119f0:	ldr	w1, [x20, #72]
  4119f4:	mov	w0, #0x204                 	// #516
  4119f8:	tst	w1, w0
  4119fc:	b.eq	411a48 <__fxstatat@plt+0xe958>  // b.none
  411a00:	mov	w1, #0xffffffff            	// #-1
  411a04:	add	x0, x20, #0x60
  411a08:	bl	4130d8 <__fxstatat@plt+0xffe8>
  411a0c:	ldp	x21, x22, [sp, #32]
  411a10:	ldp	x23, x24, [sp, #48]
  411a14:	ldp	x25, x26, [sp, #64]
  411a18:	ldp	x27, x28, [sp, #80]
  411a1c:	b	411aa4 <__fxstatat@plt+0xe9b4>
  411a20:	mov	x2, x22
  411a24:	mov	x1, x23
  411a28:	mov	x0, x20
  411a2c:	bl	41055c <__fxstatat@plt+0xd46c>
  411a30:	mov	x23, x0
  411a34:	b	4119a8 <__fxstatat@plt+0xe8b8>
  411a38:	mov	x23, x19
  411a3c:	b	4119a8 <__fxstatat@plt+0xe8b8>
  411a40:	mov	x23, x26
  411a44:	b	4119a8 <__fxstatat@plt+0xe8b8>
  411a48:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  411a4c:	add	x1, x1, #0x1f8
  411a50:	mov	x0, x20
  411a54:	bl	410740 <__fxstatat@plt+0xd650>
  411a58:	str	w0, [x20, #40]
  411a5c:	tbz	w0, #31, 411a00 <__fxstatat@plt+0xe910>
  411a60:	ldr	w0, [x20, #72]
  411a64:	orr	w0, w0, #0x4
  411a68:	str	w0, [x20, #72]
  411a6c:	b	411a00 <__fxstatat@plt+0xe910>
  411a70:	mov	x0, x23
  411a74:	bl	41078c <__fxstatat@plt+0xd69c>
  411a78:	mov	x0, x26
  411a7c:	bl	402e00 <free@plt>
  411a80:	ldr	x0, [x20, #32]
  411a84:	bl	402e00 <free@plt>
  411a88:	ldp	x27, x28, [sp, #80]
  411a8c:	mov	x0, x20
  411a90:	bl	402e00 <free@plt>
  411a94:	mov	x20, #0x0                   	// #0
  411a98:	ldp	x21, x22, [sp, #32]
  411a9c:	ldp	x23, x24, [sp, #48]
  411aa0:	ldp	x25, x26, [sp, #64]
  411aa4:	mov	x0, x20
  411aa8:	ldp	x19, x20, [sp, #16]
  411aac:	ldp	x29, x30, [sp], #112
  411ab0:	ret
  411ab4:	cbz	x25, 411a40 <__fxstatat@plt+0xe950>
  411ab8:	ldr	w27, [x20, #72]
  411abc:	ubfx	x27, x27, #10, #1
  411ac0:	ldr	x19, [x24]
  411ac4:	cbz	x19, 411a38 <__fxstatat@plt+0xe948>
  411ac8:	str	xzr, [sp, #104]
  411acc:	mov	x22, #0x0                   	// #0
  411ad0:	mov	x23, #0x0                   	// #0
  411ad4:	and	w21, w21, #0x800
  411ad8:	mov	w28, #0xb                   	// #11
  411adc:	b	41191c <__fxstatat@plt+0xe82c>
  411ae0:	ldp	x21, x22, [sp, #32]
  411ae4:	ldp	x23, x24, [sp, #48]
  411ae8:	ldp	x25, x26, [sp, #64]
  411aec:	b	411aa4 <__fxstatat@plt+0xe9b4>
  411af0:	stp	x29, x30, [sp, #-32]!
  411af4:	mov	x29, sp
  411af8:	stp	x19, x20, [sp, #16]
  411afc:	mov	x20, x0
  411b00:	ldr	x0, [x0]
  411b04:	cbz	x0, 411b1c <__fxstatat@plt+0xea2c>
  411b08:	ldr	x1, [x0, #88]
  411b0c:	tbz	x1, #63, 411b70 <__fxstatat@plt+0xea80>
  411b10:	mov	x19, x0
  411b14:	mov	x0, x19
  411b18:	bl	402e00 <free@plt>
  411b1c:	ldr	x0, [x20, #8]
  411b20:	cbz	x0, 411b28 <__fxstatat@plt+0xea38>
  411b24:	bl	41078c <__fxstatat@plt+0xd69c>
  411b28:	ldr	x0, [x20, #16]
  411b2c:	bl	402e00 <free@plt>
  411b30:	ldr	x0, [x20, #32]
  411b34:	bl	402e00 <free@plt>
  411b38:	ldr	w0, [x20, #72]
  411b3c:	tbz	w0, #9, 411b7c <__fxstatat@plt+0xea8c>
  411b40:	ldr	w0, [x20, #44]
  411b44:	tbnz	w0, #31, 411b80 <__fxstatat@plt+0xea90>
  411b48:	bl	402c90 <close@plt>
  411b4c:	cbz	w0, 411b80 <__fxstatat@plt+0xea90>
  411b50:	bl	403040 <__errno_location@plt>
  411b54:	ldr	w19, [x0]
  411b58:	b	411be8 <__fxstatat@plt+0xeaf8>
  411b5c:	ldr	x19, [x0, #8]
  411b60:	bl	402e00 <free@plt>
  411b64:	ldr	x0, [x19, #88]
  411b68:	tbnz	x0, #63, 411b14 <__fxstatat@plt+0xea24>
  411b6c:	mov	x0, x19
  411b70:	ldr	x19, [x0, #16]
  411b74:	cbnz	x19, 411b60 <__fxstatat@plt+0xea70>
  411b78:	b	411b5c <__fxstatat@plt+0xea6c>
  411b7c:	tbz	w0, #2, 411bbc <__fxstatat@plt+0xeacc>
  411b80:	add	x0, x20, #0x60
  411b84:	bl	410808 <__fxstatat@plt+0xd718>
  411b88:	ldr	x0, [x20, #80]
  411b8c:	mov	w19, #0x0                   	// #0
  411b90:	cbz	x0, 411c18 <__fxstatat@plt+0xeb28>
  411b94:	bl	40b9c8 <__fxstatat@plt+0x88d8>
  411b98:	mov	x0, x20
  411b9c:	bl	4107d0 <__fxstatat@plt+0xd6e0>
  411ba0:	mov	x0, x20
  411ba4:	bl	402e00 <free@plt>
  411ba8:	cbnz	w19, 411c08 <__fxstatat@plt+0xeb18>
  411bac:	mov	w0, w19
  411bb0:	ldp	x19, x20, [sp, #16]
  411bb4:	ldp	x29, x30, [sp], #32
  411bb8:	ret
  411bbc:	ldr	w0, [x20, #40]
  411bc0:	bl	402960 <fchdir@plt>
  411bc4:	mov	w19, w0
  411bc8:	cbz	w0, 411bd4 <__fxstatat@plt+0xeae4>
  411bcc:	bl	403040 <__errno_location@plt>
  411bd0:	ldr	w19, [x0]
  411bd4:	ldr	w0, [x20, #40]
  411bd8:	bl	402c90 <close@plt>
  411bdc:	cmp	w19, #0x0
  411be0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  411be4:	b.ne	411bfc <__fxstatat@plt+0xeb0c>  // b.any
  411be8:	add	x0, x20, #0x60
  411bec:	bl	410808 <__fxstatat@plt+0xd718>
  411bf0:	ldr	x0, [x20, #80]
  411bf4:	cbnz	x0, 411b94 <__fxstatat@plt+0xeaa4>
  411bf8:	b	411b98 <__fxstatat@plt+0xeaa8>
  411bfc:	bl	403040 <__errno_location@plt>
  411c00:	ldr	w19, [x0]
  411c04:	b	411be8 <__fxstatat@plt+0xeaf8>
  411c08:	bl	403040 <__errno_location@plt>
  411c0c:	str	w19, [x0]
  411c10:	mov	w19, #0xffffffff            	// #-1
  411c14:	b	411bac <__fxstatat@plt+0xeabc>
  411c18:	mov	x0, x20
  411c1c:	bl	4107d0 <__fxstatat@plt+0xd6e0>
  411c20:	mov	x0, x20
  411c24:	bl	402e00 <free@plt>
  411c28:	mov	w19, #0x0                   	// #0
  411c2c:	b	411bac <__fxstatat@plt+0xeabc>
  411c30:	stp	x29, x30, [sp, #-64]!
  411c34:	mov	x29, sp
  411c38:	stp	x19, x20, [sp, #16]
  411c3c:	ldr	x19, [x0]
  411c40:	cbz	x19, 412298 <__fxstatat@plt+0xf1a8>
  411c44:	mov	x20, x0
  411c48:	ldr	w0, [x0, #72]
  411c4c:	tbnz	w0, #13, 412294 <__fxstatat@plt+0xf1a4>
  411c50:	ldrh	w0, [x19, #112]
  411c54:	mov	w1, #0x3                   	// #3
  411c58:	strh	w1, [x19, #112]
  411c5c:	cmp	w0, #0x1
  411c60:	b.eq	411c80 <__fxstatat@plt+0xeb90>  // b.none
  411c64:	cmp	w0, #0x2
  411c68:	b.eq	411c98 <__fxstatat@plt+0xeba8>  // b.none
  411c6c:	ldrh	w1, [x19, #108]
  411c70:	cmp	w1, #0x1
  411c74:	b.eq	411d24 <__fxstatat@plt+0xec34>  // b.none
  411c78:	stp	x21, x22, [sp, #32]
  411c7c:	b	411f3c <__fxstatat@plt+0xee4c>
  411c80:	mov	w2, #0x0                   	// #0
  411c84:	mov	x1, x19
  411c88:	mov	x0, x20
  411c8c:	bl	4103c4 <__fxstatat@plt+0xd2d4>
  411c90:	strh	w0, [x19, #108]
  411c94:	b	412298 <__fxstatat@plt+0xf1a8>
  411c98:	ldrh	w1, [x19, #108]
  411c9c:	sub	w0, w1, #0xc
  411ca0:	and	w0, w0, #0xffff
  411ca4:	cmp	w0, #0x1
  411ca8:	b.ls	411cbc <__fxstatat@plt+0xebcc>  // b.plast
  411cac:	cmp	w1, #0x1
  411cb0:	b.eq	411d2c <__fxstatat@plt+0xec3c>  // b.none
  411cb4:	stp	x21, x22, [sp, #32]
  411cb8:	b	411f3c <__fxstatat@plt+0xee4c>
  411cbc:	mov	w2, #0x1                   	// #1
  411cc0:	mov	x1, x19
  411cc4:	mov	x0, x20
  411cc8:	bl	4103c4 <__fxstatat@plt+0xd2d4>
  411ccc:	and	w1, w0, #0xffff
  411cd0:	strh	w0, [x19, #108]
  411cd4:	cmp	w1, #0x1
  411cd8:	b.ne	411dec <__fxstatat@plt+0xecfc>  // b.any
  411cdc:	ldr	w0, [x20, #72]
  411ce0:	tbnz	w0, #2, 411dec <__fxstatat@plt+0xecfc>
  411ce4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  411ce8:	add	x1, x1, #0x1f8
  411cec:	mov	x0, x20
  411cf0:	bl	410740 <__fxstatat@plt+0xd650>
  411cf4:	str	w0, [x19, #68]
  411cf8:	tbnz	w0, #31, 411d0c <__fxstatat@plt+0xec1c>
  411cfc:	ldrh	w0, [x19, #110]
  411d00:	orr	w0, w0, #0x2
  411d04:	strh	w0, [x19, #110]
  411d08:	b	411dec <__fxstatat@plt+0xecfc>
  411d0c:	bl	403040 <__errno_location@plt>
  411d10:	ldr	w0, [x0]
  411d14:	str	w0, [x19, #64]
  411d18:	mov	w0, #0x7                   	// #7
  411d1c:	strh	w0, [x19, #108]
  411d20:	b	411dec <__fxstatat@plt+0xecfc>
  411d24:	cmp	w0, #0x4
  411d28:	b.eq	411d44 <__fxstatat@plt+0xec54>  // b.none
  411d2c:	ldr	w1, [x20, #72]
  411d30:	tbz	w1, #6, 411d80 <__fxstatat@plt+0xec90>
  411d34:	ldr	x2, [x19, #120]
  411d38:	ldr	x0, [x20, #24]
  411d3c:	cmp	x2, x0
  411d40:	b.eq	411d80 <__fxstatat@plt+0xec90>  // b.none
  411d44:	ldrh	w0, [x19, #110]
  411d48:	tbnz	w0, #1, 411d74 <__fxstatat@plt+0xec84>
  411d4c:	ldr	x0, [x20, #8]
  411d50:	cbz	x0, 411d5c <__fxstatat@plt+0xec6c>
  411d54:	bl	41078c <__fxstatat@plt+0xd69c>
  411d58:	str	xzr, [x20, #8]
  411d5c:	mov	w0, #0x6                   	// #6
  411d60:	strh	w0, [x19, #108]
  411d64:	mov	x1, x19
  411d68:	mov	x0, x20
  411d6c:	bl	410d64 <__fxstatat@plt+0xdc74>
  411d70:	b	412298 <__fxstatat@plt+0xf1a8>
  411d74:	ldr	w0, [x19, #68]
  411d78:	bl	402c90 <close@plt>
  411d7c:	b	411d4c <__fxstatat@plt+0xec5c>
  411d80:	ldr	x0, [x20, #8]
  411d84:	cbz	x0, 411e50 <__fxstatat@plt+0xed60>
  411d88:	tbnz	w1, #12, 411e40 <__fxstatat@plt+0xed50>
  411d8c:	ldr	x3, [x19, #48]
  411d90:	mov	w2, #0xffffffff            	// #-1
  411d94:	mov	x1, x19
  411d98:	mov	x0, x20
  411d9c:	bl	410ba8 <__fxstatat@plt+0xdab8>
  411da0:	cbnz	w0, 411e98 <__fxstatat@plt+0xeda8>
  411da4:	ldr	x19, [x20, #8]
  411da8:	str	xzr, [x20, #8]
  411dac:	ldr	x2, [x20, #32]
  411db0:	ldr	x3, [x19, #8]
  411db4:	ldr	x0, [x3, #72]
  411db8:	sub	x1, x0, #0x1
  411dbc:	ldr	x3, [x3, #56]
  411dc0:	ldrb	w3, [x3, x1]
  411dc4:	cmp	w3, #0x2f
  411dc8:	csel	x1, x1, x0, eq  // eq = none
  411dcc:	add	x0, x2, x1
  411dd0:	mov	w3, #0x2f                  	// #47
  411dd4:	strb	w3, [x2, x1]
  411dd8:	ldr	x2, [x19, #96]
  411ddc:	add	x2, x2, #0x1
  411de0:	add	x1, x19, #0xf8
  411de4:	add	x0, x0, #0x1
  411de8:	bl	402900 <memmove@plt>
  411dec:	str	x19, [x20]
  411df0:	ldrh	w0, [x19, #108]
  411df4:	cmp	w0, #0xb
  411df8:	b.eq	412124 <__fxstatat@plt+0xf034>  // b.none
  411dfc:	ldrh	w0, [x19, #108]
  411e00:	cmp	w0, #0x1
  411e04:	b.ne	412298 <__fxstatat@plt+0xf1a8>  // b.any
  411e08:	ldr	x0, [x19, #88]
  411e0c:	cbnz	x0, 411e18 <__fxstatat@plt+0xed28>
  411e10:	ldr	x0, [x19, #120]
  411e14:	str	x0, [x20, #24]
  411e18:	mov	x1, x19
  411e1c:	mov	x0, x20
  411e20:	bl	4109f0 <__fxstatat@plt+0xd900>
  411e24:	and	w0, w0, #0xff
  411e28:	cbnz	w0, 412298 <__fxstatat@plt+0xf1a8>
  411e2c:	bl	403040 <__errno_location@plt>
  411e30:	mov	w1, #0xc                   	// #12
  411e34:	str	w1, [x0]
  411e38:	mov	x19, #0x0                   	// #0
  411e3c:	b	412298 <__fxstatat@plt+0xf1a8>
  411e40:	and	w1, w1, #0xffffefff
  411e44:	str	w1, [x20, #72]
  411e48:	bl	41078c <__fxstatat@plt+0xd69c>
  411e4c:	str	xzr, [x20, #8]
  411e50:	mov	w1, #0x3                   	// #3
  411e54:	mov	x0, x20
  411e58:	bl	410e04 <__fxstatat@plt+0xdd14>
  411e5c:	str	x0, [x20, #8]
  411e60:	cbnz	x0, 411da4 <__fxstatat@plt+0xecb4>
  411e64:	ldr	w1, [x20, #72]
  411e68:	tbnz	w1, #13, 4122a8 <__fxstatat@plt+0xf1b8>
  411e6c:	ldr	w0, [x19, #64]
  411e70:	cbz	w0, 411e88 <__fxstatat@plt+0xed98>
  411e74:	ldrh	w0, [x19, #108]
  411e78:	cmp	w0, #0x4
  411e7c:	b.eq	411e88 <__fxstatat@plt+0xed98>  // b.none
  411e80:	mov	w0, #0x7                   	// #7
  411e84:	strh	w0, [x19, #108]
  411e88:	mov	x1, x19
  411e8c:	mov	x0, x20
  411e90:	bl	410d64 <__fxstatat@plt+0xdc74>
  411e94:	b	412298 <__fxstatat@plt+0xf1a8>
  411e98:	bl	403040 <__errno_location@plt>
  411e9c:	ldr	w0, [x0]
  411ea0:	str	w0, [x19, #64]
  411ea4:	ldrh	w0, [x19, #110]
  411ea8:	orr	w0, w0, #0x1
  411eac:	strh	w0, [x19, #110]
  411eb0:	ldr	x0, [x20, #8]
  411eb4:	cbz	x0, 411da4 <__fxstatat@plt+0xecb4>
  411eb8:	ldr	x1, [x0, #8]
  411ebc:	ldr	x1, [x1, #48]
  411ec0:	str	x1, [x0, #48]
  411ec4:	ldr	x0, [x0, #16]
  411ec8:	cbnz	x0, 411eb8 <__fxstatat@plt+0xedc8>
  411ecc:	b	411da4 <__fxstatat@plt+0xecb4>
  411ed0:	str	x0, [x20]
  411ed4:	ldr	x1, [x20, #32]
  411ed8:	ldr	x0, [x0, #72]
  411edc:	strb	wzr, [x1, x0]
  411ee0:	mov	w1, #0x3                   	// #3
  411ee4:	mov	x0, x20
  411ee8:	bl	410e04 <__fxstatat@plt+0xdd14>
  411eec:	mov	x22, x0
  411ef0:	cbnz	x0, 411f08 <__fxstatat@plt+0xee18>
  411ef4:	ldr	w0, [x20, #72]
  411ef8:	tbz	w0, #13, 411f54 <__fxstatat@plt+0xee64>
  411efc:	mov	x19, x22
  411f00:	ldp	x21, x22, [sp, #32]
  411f04:	b	412298 <__fxstatat@plt+0xf1a8>
  411f08:	mov	x0, x21
  411f0c:	bl	402e00 <free@plt>
  411f10:	mov	x19, x22
  411f14:	ldp	x21, x22, [sp, #32]
  411f18:	b	411dac <__fxstatat@plt+0xecbc>
  411f1c:	str	x19, [x20]
  411f20:	mov	x0, x21
  411f24:	bl	402e00 <free@plt>
  411f28:	ldr	x0, [x19, #88]
  411f2c:	cbz	x0, 411fe8 <__fxstatat@plt+0xeef8>
  411f30:	ldrh	w0, [x19, #112]
  411f34:	cmp	w0, #0x4
  411f38:	b.ne	41209c <__fxstatat@plt+0xefac>  // b.any
  411f3c:	mov	x21, x19
  411f40:	ldr	x19, [x19, #16]
  411f44:	cbnz	x19, 411f1c <__fxstatat@plt+0xee2c>
  411f48:	ldr	x0, [x21, #8]
  411f4c:	ldr	x1, [x0, #24]
  411f50:	cbnz	x1, 411ed0 <__fxstatat@plt+0xede0>
  411f54:	ldr	x22, [x21, #8]
  411f58:	str	x22, [x20]
  411f5c:	mov	x0, x21
  411f60:	bl	402e00 <free@plt>
  411f64:	ldr	x0, [x22, #88]
  411f68:	cmn	x0, #0x1
  411f6c:	b.eq	4121e4 <__fxstatat@plt+0xf0f4>  // b.none
  411f70:	ldrh	w0, [x22, #108]
  411f74:	cmp	w0, #0xb
  411f78:	b.eq	412200 <__fxstatat@plt+0xf110>  // b.none
  411f7c:	ldr	x1, [x20, #32]
  411f80:	ldr	x0, [x22, #72]
  411f84:	strb	wzr, [x1, x0]
  411f88:	ldr	x0, [x22, #88]
  411f8c:	cbz	x0, 412208 <__fxstatat@plt+0xf118>
  411f90:	ldrh	w0, [x22, #110]
  411f94:	tbz	w0, #1, 412258 <__fxstatat@plt+0xf168>
  411f98:	ldr	w0, [x20, #72]
  411f9c:	tbnz	w0, #2, 411fb4 <__fxstatat@plt+0xeec4>
  411fa0:	tbz	w0, #9, 412230 <__fxstatat@plt+0xf140>
  411fa4:	mov	w2, #0x1                   	// #1
  411fa8:	ldr	w1, [x22, #68]
  411fac:	mov	x0, x20
  411fb0:	bl	410ad4 <__fxstatat@plt+0xd9e4>
  411fb4:	ldr	w0, [x22, #68]
  411fb8:	bl	402c90 <close@plt>
  411fbc:	ldrh	w0, [x22, #108]
  411fc0:	cmp	w0, #0x2
  411fc4:	b.eq	4122d8 <__fxstatat@plt+0xf1e8>  // b.none
  411fc8:	ldr	w0, [x22, #64]
  411fcc:	cbnz	w0, 4122d0 <__fxstatat@plt+0xf1e0>
  411fd0:	mov	w0, #0x6                   	// #6
  411fd4:	strh	w0, [x22, #108]
  411fd8:	mov	x1, x22
  411fdc:	mov	x0, x20
  411fe0:	bl	410d64 <__fxstatat@plt+0xdc74>
  411fe4:	b	4122d8 <__fxstatat@plt+0xf1e8>
  411fe8:	mov	x0, x20
  411fec:	bl	410b48 <__fxstatat@plt+0xda58>
  411ff0:	cbnz	w0, 412078 <__fxstatat@plt+0xef88>
  411ff4:	mov	x0, x20
  411ff8:	bl	4107d0 <__fxstatat@plt+0xd6e0>
  411ffc:	ldr	x2, [x19, #96]
  412000:	str	x2, [x19, #72]
  412004:	add	x22, x19, #0xf8
  412008:	add	x2, x2, #0x1
  41200c:	mov	x1, x22
  412010:	ldr	x0, [x20, #32]
  412014:	bl	402900 <memmove@plt>
  412018:	mov	w1, #0x2f                  	// #47
  41201c:	mov	x0, x22
  412020:	bl	402ca0 <strrchr@plt>
  412024:	cbz	x0, 41205c <__fxstatat@plt+0xef6c>
  412028:	cmp	x22, x0
  41202c:	b.eq	412090 <__fxstatat@plt+0xefa0>  // b.none
  412030:	str	x23, [sp, #48]
  412034:	add	x21, x0, #0x1
  412038:	mov	x0, x21
  41203c:	bl	402920 <strlen@plt>
  412040:	mov	x23, x0
  412044:	add	x2, x0, #0x1
  412048:	mov	x1, x21
  41204c:	mov	x0, x22
  412050:	bl	402900 <memmove@plt>
  412054:	str	x23, [x19, #96]
  412058:	ldr	x23, [sp, #48]
  41205c:	ldr	x0, [x20, #32]
  412060:	str	x0, [x19, #56]
  412064:	str	x0, [x19, #48]
  412068:	mov	x0, x20
  41206c:	bl	4106c0 <__fxstatat@plt+0xd5d0>
  412070:	ldp	x21, x22, [sp, #32]
  412074:	b	411dec <__fxstatat@plt+0xecfc>
  412078:	ldr	w0, [x20, #72]
  41207c:	orr	w0, w0, #0x2000
  412080:	str	w0, [x20, #72]
  412084:	mov	x19, #0x0                   	// #0
  412088:	ldp	x21, x22, [sp, #32]
  41208c:	b	412298 <__fxstatat@plt+0xf1a8>
  412090:	ldrb	w1, [x0, #1]
  412094:	cbz	w1, 41205c <__fxstatat@plt+0xef6c>
  412098:	b	412030 <__fxstatat@plt+0xef40>
  41209c:	cmp	w0, #0x2
  4120a0:	b.eq	4120ac <__fxstatat@plt+0xefbc>  // b.none
  4120a4:	ldp	x21, x22, [sp, #32]
  4120a8:	b	411dac <__fxstatat@plt+0xecbc>
  4120ac:	mov	w2, #0x1                   	// #1
  4120b0:	mov	x1, x19
  4120b4:	mov	x0, x20
  4120b8:	bl	4103c4 <__fxstatat@plt+0xd2d4>
  4120bc:	and	w1, w0, #0xffff
  4120c0:	strh	w0, [x19, #108]
  4120c4:	cmp	w1, #0x1
  4120c8:	b.eq	4120dc <__fxstatat@plt+0xefec>  // b.none
  4120cc:	mov	w0, #0x3                   	// #3
  4120d0:	strh	w0, [x19, #112]
  4120d4:	ldp	x21, x22, [sp, #32]
  4120d8:	b	411dac <__fxstatat@plt+0xecbc>
  4120dc:	ldr	w0, [x20, #72]
  4120e0:	tbnz	w0, #2, 4120cc <__fxstatat@plt+0xefdc>
  4120e4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4120e8:	add	x1, x1, #0x1f8
  4120ec:	mov	x0, x20
  4120f0:	bl	410740 <__fxstatat@plt+0xd650>
  4120f4:	str	w0, [x19, #68]
  4120f8:	tbnz	w0, #31, 41210c <__fxstatat@plt+0xf01c>
  4120fc:	ldrh	w0, [x19, #110]
  412100:	orr	w0, w0, #0x2
  412104:	strh	w0, [x19, #110]
  412108:	b	4120cc <__fxstatat@plt+0xefdc>
  41210c:	bl	403040 <__errno_location@plt>
  412110:	ldr	w0, [x0]
  412114:	str	w0, [x19, #64]
  412118:	mov	w0, #0x7                   	// #7
  41211c:	strh	w0, [x19, #108]
  412120:	b	4120cc <__fxstatat@plt+0xefdc>
  412124:	ldr	x0, [x19, #168]
  412128:	cmp	x0, #0x2
  41212c:	b.eq	412144 <__fxstatat@plt+0xf054>  // b.none
  412130:	cmp	x0, #0x1
  412134:	b.eq	412298 <__fxstatat@plt+0xf1a8>  // b.none
  412138:	stp	x21, x22, [sp, #32]
  41213c:	str	x23, [sp, #48]
  412140:	bl	402ce0 <abort@plt>
  412144:	stp	x21, x22, [sp, #32]
  412148:	ldr	x21, [x19, #8]
  41214c:	ldr	w0, [x21, #104]
  412150:	cbnz	w0, 412164 <__fxstatat@plt+0xf074>
  412154:	ldr	w0, [x20, #72]
  412158:	and	w0, w0, #0x18
  41215c:	cmp	w0, #0x18
  412160:	b.eq	412194 <__fxstatat@plt+0xf0a4>  // b.none
  412164:	mov	w2, #0x0                   	// #0
  412168:	mov	x1, x19
  41216c:	mov	x0, x20
  412170:	bl	4103c4 <__fxstatat@plt+0xd2d4>
  412174:	and	w1, w0, #0xffff
  412178:	strh	w0, [x19, #108]
  41217c:	ldr	w0, [x19, #136]
  412180:	and	w0, w0, #0xf000
  412184:	cmp	w0, #0x4, lsl #12
  412188:	b.eq	4121b0 <__fxstatat@plt+0xf0c0>  // b.none
  41218c:	ldp	x21, x22, [sp, #32]
  412190:	b	411dfc <__fxstatat@plt+0xed0c>
  412194:	ldr	w1, [x20, #44]
  412198:	mov	x0, x21
  41219c:	bl	410950 <__fxstatat@plt+0xd860>
  4121a0:	cmp	w0, #0x2
  4121a4:	b.ne	412164 <__fxstatat@plt+0xf074>  // b.any
  4121a8:	ldp	x21, x22, [sp, #32]
  4121ac:	b	411dfc <__fxstatat@plt+0xed0c>
  4121b0:	ldr	x0, [x19, #88]
  4121b4:	cbz	x0, 4122b0 <__fxstatat@plt+0xf1c0>
  4121b8:	ldr	w0, [x21, #104]
  4121bc:	sub	w0, w0, #0x1
  4121c0:	cmn	w0, #0x3
  4121c4:	b.ls	4121d8 <__fxstatat@plt+0xf0e8>  // b.plast
  4121c8:	cmp	w1, #0x1
  4121cc:	b.ne	4122c8 <__fxstatat@plt+0xf1d8>  // b.any
  4121d0:	ldp	x21, x22, [sp, #32]
  4121d4:	b	411e18 <__fxstatat@plt+0xed28>
  4121d8:	str	w0, [x21, #104]
  4121dc:	ldp	x21, x22, [sp, #32]
  4121e0:	b	411dfc <__fxstatat@plt+0xed0c>
  4121e4:	mov	x0, x22
  4121e8:	bl	402e00 <free@plt>
  4121ec:	bl	403040 <__errno_location@plt>
  4121f0:	str	wzr, [x0]
  4121f4:	str	xzr, [x20]
  4121f8:	ldp	x21, x22, [sp, #32]
  4121fc:	b	412298 <__fxstatat@plt+0xf1a8>
  412200:	str	x23, [sp, #48]
  412204:	bl	402ce0 <abort@plt>
  412208:	mov	x0, x20
  41220c:	bl	410b48 <__fxstatat@plt+0xda58>
  412210:	cbz	w0, 411fbc <__fxstatat@plt+0xeecc>
  412214:	bl	403040 <__errno_location@plt>
  412218:	ldr	w0, [x0]
  41221c:	str	w0, [x22, #64]
  412220:	ldr	w0, [x20, #72]
  412224:	orr	w0, w0, #0x2000
  412228:	str	w0, [x20, #72]
  41222c:	b	411fbc <__fxstatat@plt+0xeecc>
  412230:	ldr	w0, [x22, #68]
  412234:	bl	402960 <fchdir@plt>
  412238:	cbz	w0, 411fb4 <__fxstatat@plt+0xeec4>
  41223c:	bl	403040 <__errno_location@plt>
  412240:	ldr	w0, [x0]
  412244:	str	w0, [x22, #64]
  412248:	ldr	w0, [x20, #72]
  41224c:	orr	w0, w0, #0x2000
  412250:	str	w0, [x20, #72]
  412254:	b	411fb4 <__fxstatat@plt+0xeec4>
  412258:	tbnz	w0, #0, 411fbc <__fxstatat@plt+0xeecc>
  41225c:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  412260:	add	x3, x3, #0x200
  412264:	mov	w2, #0xffffffff            	// #-1
  412268:	ldr	x1, [x22, #8]
  41226c:	mov	x0, x20
  412270:	bl	410ba8 <__fxstatat@plt+0xdab8>
  412274:	cbz	w0, 411fbc <__fxstatat@plt+0xeecc>
  412278:	bl	403040 <__errno_location@plt>
  41227c:	ldr	w0, [x0]
  412280:	str	w0, [x22, #64]
  412284:	ldr	w0, [x20, #72]
  412288:	orr	w0, w0, #0x2000
  41228c:	str	w0, [x20, #72]
  412290:	b	411fbc <__fxstatat@plt+0xeecc>
  412294:	mov	x19, #0x0                   	// #0
  412298:	mov	x0, x19
  41229c:	ldp	x19, x20, [sp, #16]
  4122a0:	ldp	x29, x30, [sp], #64
  4122a4:	ret
  4122a8:	mov	x19, x0
  4122ac:	b	412298 <__fxstatat@plt+0xf1a8>
  4122b0:	cmp	w1, #0x1
  4122b4:	b.ne	4122c0 <__fxstatat@plt+0xf1d0>  // b.any
  4122b8:	ldp	x21, x22, [sp, #32]
  4122bc:	b	411e10 <__fxstatat@plt+0xed20>
  4122c0:	ldp	x21, x22, [sp, #32]
  4122c4:	b	412298 <__fxstatat@plt+0xf1a8>
  4122c8:	ldp	x21, x22, [sp, #32]
  4122cc:	b	412298 <__fxstatat@plt+0xf1a8>
  4122d0:	mov	w0, #0x7                   	// #7
  4122d4:	strh	w0, [x22, #108]
  4122d8:	ldr	w0, [x20, #72]
  4122dc:	tst	x0, #0x2000
  4122e0:	csel	x19, x19, x22, ne  // ne = any
  4122e4:	ldp	x21, x22, [sp, #32]
  4122e8:	b	412298 <__fxstatat@plt+0xf1a8>
  4122ec:	cmp	w2, #0x4
  4122f0:	b.hi	412300 <__fxstatat@plt+0xf210>  // b.pmore
  4122f4:	strh	w2, [x1, #112]
  4122f8:	mov	w0, #0x0                   	// #0
  4122fc:	ret
  412300:	stp	x29, x30, [sp, #-16]!
  412304:	mov	x29, sp
  412308:	bl	403040 <__errno_location@plt>
  41230c:	mov	w1, #0x16                  	// #22
  412310:	str	w1, [x0]
  412314:	mov	w0, #0x1                   	// #1
  412318:	ldp	x29, x30, [sp], #16
  41231c:	ret
  412320:	stp	x29, x30, [sp, #-64]!
  412324:	mov	x29, sp
  412328:	tst	w1, #0xffffefff
  41232c:	b.ne	4123d0 <__fxstatat@plt+0xf2e0>  // b.any
  412330:	stp	x19, x20, [sp, #16]
  412334:	stp	x21, x22, [sp, #32]
  412338:	mov	x19, x0
  41233c:	mov	w20, w1
  412340:	ldr	x22, [x0]
  412344:	bl	403040 <__errno_location@plt>
  412348:	mov	x21, x0
  41234c:	str	wzr, [x0]
  412350:	ldr	w0, [x19, #72]
  412354:	tbnz	w0, #13, 4124b0 <__fxstatat@plt+0xf3c0>
  412358:	ldrh	w1, [x22, #108]
  41235c:	cmp	w1, #0x9
  412360:	b.eq	4123e4 <__fxstatat@plt+0xf2f4>  // b.none
  412364:	mov	x0, #0x0                   	// #0
  412368:	cmp	w1, #0x1
  41236c:	b.ne	4124c0 <__fxstatat@plt+0xf3d0>  // b.any
  412370:	str	x23, [sp, #48]
  412374:	ldr	x0, [x19, #8]
  412378:	cbz	x0, 412380 <__fxstatat@plt+0xf290>
  41237c:	bl	41078c <__fxstatat@plt+0xd69c>
  412380:	mov	w23, #0x1                   	// #1
  412384:	cmp	w20, #0x1, lsl #12
  412388:	b.eq	4123f4 <__fxstatat@plt+0xf304>  // b.none
  41238c:	ldr	x0, [x22, #88]
  412390:	cbnz	x0, 4123ac <__fxstatat@plt+0xf2bc>
  412394:	ldr	x0, [x22, #48]
  412398:	ldrb	w0, [x0]
  41239c:	cmp	w0, #0x2f
  4123a0:	b.eq	4123ac <__fxstatat@plt+0xf2bc>  // b.none
  4123a4:	ldr	w0, [x19, #72]
  4123a8:	tbz	w0, #2, 412408 <__fxstatat@plt+0xf318>
  4123ac:	mov	w1, w23
  4123b0:	mov	x0, x19
  4123b4:	bl	410e04 <__fxstatat@plt+0xdd14>
  4123b8:	str	x0, [x19, #8]
  4123bc:	ldp	x19, x20, [sp, #16]
  4123c0:	ldp	x21, x22, [sp, #32]
  4123c4:	ldr	x23, [sp, #48]
  4123c8:	ldp	x29, x30, [sp], #64
  4123cc:	ret
  4123d0:	bl	403040 <__errno_location@plt>
  4123d4:	mov	w1, #0x16                  	// #22
  4123d8:	str	w1, [x0]
  4123dc:	mov	x0, #0x0                   	// #0
  4123e0:	b	4123c8 <__fxstatat@plt+0xf2d8>
  4123e4:	ldr	x0, [x22, #16]
  4123e8:	ldp	x19, x20, [sp, #16]
  4123ec:	ldp	x21, x22, [sp, #32]
  4123f0:	b	4123c8 <__fxstatat@plt+0xf2d8>
  4123f4:	ldr	w0, [x19, #72]
  4123f8:	orr	w0, w0, #0x1000
  4123fc:	str	w0, [x19, #72]
  412400:	mov	w23, #0x2                   	// #2
  412404:	b	41238c <__fxstatat@plt+0xf29c>
  412408:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  41240c:	add	x1, x1, #0x1f8
  412410:	mov	x0, x19
  412414:	bl	410740 <__fxstatat@plt+0xd650>
  412418:	mov	w20, w0
  41241c:	tbnz	w0, #31, 41245c <__fxstatat@plt+0xf36c>
  412420:	mov	w1, w23
  412424:	mov	x0, x19
  412428:	bl	410e04 <__fxstatat@plt+0xdd14>
  41242c:	str	x0, [x19, #8]
  412430:	ldr	w0, [x19, #72]
  412434:	tbz	w0, #9, 412474 <__fxstatat@plt+0xf384>
  412438:	mov	w2, #0x1                   	// #1
  41243c:	mov	w1, w20
  412440:	mov	x0, x19
  412444:	bl	410ad4 <__fxstatat@plt+0xd9e4>
  412448:	ldr	x0, [x19, #8]
  41244c:	ldp	x19, x20, [sp, #16]
  412450:	ldp	x21, x22, [sp, #32]
  412454:	ldr	x23, [sp, #48]
  412458:	b	4123c8 <__fxstatat@plt+0xf2d8>
  41245c:	str	xzr, [x19, #8]
  412460:	mov	x0, #0x0                   	// #0
  412464:	ldp	x19, x20, [sp, #16]
  412468:	ldp	x21, x22, [sp, #32]
  41246c:	ldr	x23, [sp, #48]
  412470:	b	4123c8 <__fxstatat@plt+0xf2d8>
  412474:	mov	w0, w20
  412478:	bl	402960 <fchdir@plt>
  41247c:	cbnz	w0, 41248c <__fxstatat@plt+0xf39c>
  412480:	mov	w0, w20
  412484:	bl	402c90 <close@plt>
  412488:	b	412448 <__fxstatat@plt+0xf358>
  41248c:	ldr	w19, [x21]
  412490:	mov	w0, w20
  412494:	bl	402c90 <close@plt>
  412498:	str	w19, [x21]
  41249c:	mov	x0, #0x0                   	// #0
  4124a0:	ldp	x19, x20, [sp, #16]
  4124a4:	ldp	x21, x22, [sp, #32]
  4124a8:	ldr	x23, [sp, #48]
  4124ac:	b	4123c8 <__fxstatat@plt+0xf2d8>
  4124b0:	mov	x0, #0x0                   	// #0
  4124b4:	ldp	x19, x20, [sp, #16]
  4124b8:	ldp	x21, x22, [sp, #32]
  4124bc:	b	4123c8 <__fxstatat@plt+0xf2d8>
  4124c0:	ldp	x19, x20, [sp, #16]
  4124c4:	ldp	x21, x22, [sp, #32]
  4124c8:	b	4123c8 <__fxstatat@plt+0xf2d8>
  4124cc:	stp	x29, x30, [sp, #-64]!
  4124d0:	mov	x29, sp
  4124d4:	stp	x19, x20, [sp, #16]
  4124d8:	stp	x21, x22, [sp, #32]
  4124dc:	mov	x19, x0
  4124e0:	mov	x22, x1
  4124e4:	mov	x21, x2
  4124e8:	cmp	x0, #0x0
  4124ec:	add	x0, sp, #0x3c
  4124f0:	csel	x19, x0, x19, eq  // eq = none
  4124f4:	mov	x0, x19
  4124f8:	bl	4028e0 <mbrtowc@plt>
  4124fc:	mov	x20, x0
  412500:	cmp	x21, #0x0
  412504:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  412508:	b.hi	412520 <__fxstatat@plt+0xf430>  // b.pmore
  41250c:	mov	x0, x20
  412510:	ldp	x19, x20, [sp, #16]
  412514:	ldp	x21, x22, [sp, #32]
  412518:	ldp	x29, x30, [sp], #64
  41251c:	ret
  412520:	mov	w0, #0x0                   	// #0
  412524:	bl	413044 <__fxstatat@plt+0xff54>
  412528:	and	w0, w0, #0xff
  41252c:	cbnz	w0, 41250c <__fxstatat@plt+0xf41c>
  412530:	ldrb	w0, [x22]
  412534:	str	w0, [x19]
  412538:	mov	x20, #0x1                   	// #1
  41253c:	b	41250c <__fxstatat@plt+0xf41c>
  412540:	stp	x29, x30, [sp, #-32]!
  412544:	mov	x29, sp
  412548:	and	w3, w1, #0xf000
  41254c:	cmp	w3, #0x1, lsl #12
  412550:	ccmp	x2, #0x0, #0x0, eq  // eq = none
  412554:	b.eq	412578 <__fxstatat@plt+0xf488>  // b.none
  412558:	str	x2, [sp, #24]
  41255c:	add	x3, sp, #0x18
  412560:	mov	w2, w1
  412564:	mov	x1, x0
  412568:	mov	w0, #0x0                   	// #0
  41256c:	bl	4029a0 <__xmknod@plt>
  412570:	ldp	x29, x30, [sp], #32
  412574:	ret
  412578:	and	w1, w1, #0xffffefff
  41257c:	bl	402a70 <mkfifo@plt>
  412580:	b	412570 <__fxstatat@plt+0xf480>
  412584:	stp	x29, x30, [sp, #-64]!
  412588:	mov	x29, sp
  41258c:	stp	x19, x20, [sp, #16]
  412590:	mov	x19, x0
  412594:	add	x2, sp, #0x38
  412598:	mov	w1, #0x0                   	// #0
  41259c:	bl	402e70 <acl_get_entry@plt>
  4125a0:	cmp	w0, #0x0
  4125a4:	b.le	412600 <__fxstatat@plt+0xf510>
  4125a8:	str	x21, [sp, #32]
  4125ac:	mov	w20, #0x20                  	// #32
  4125b0:	mov	w21, #0x1                   	// #1
  4125b4:	add	x1, sp, #0x34
  4125b8:	ldr	x0, [sp, #56]
  4125bc:	bl	402bb0 <acl_get_tag_type@plt>
  4125c0:	tbnz	w0, #31, 4125f8 <__fxstatat@plt+0xf508>
  4125c4:	ldr	w1, [sp, #52]
  4125c8:	cmp	w1, #0x1
  4125cc:	ccmp	w1, #0x4, #0x4, ne  // ne = any
  4125d0:	ccmp	w1, w20, #0x4, ne  // ne = any
  4125d4:	b.ne	41260c <__fxstatat@plt+0xf51c>  // b.any
  4125d8:	add	x2, sp, #0x38
  4125dc:	mov	w1, w21
  4125e0:	mov	x0, x19
  4125e4:	bl	402e70 <acl_get_entry@plt>
  4125e8:	cmp	w0, #0x0
  4125ec:	b.gt	4125b4 <__fxstatat@plt+0xf4c4>
  4125f0:	ldr	x21, [sp, #32]
  4125f4:	b	412600 <__fxstatat@plt+0xf510>
  4125f8:	mov	w0, #0xffffffff            	// #-1
  4125fc:	ldr	x21, [sp, #32]
  412600:	ldp	x19, x20, [sp, #16]
  412604:	ldp	x29, x30, [sp], #64
  412608:	ret
  41260c:	mov	w0, #0x1                   	// #1
  412610:	ldr	x21, [sp, #32]
  412614:	b	412600 <__fxstatat@plt+0xf510>
  412618:	stp	x29, x30, [sp, #-16]!
  41261c:	mov	x29, sp
  412620:	bl	402980 <acl_entries@plt>
  412624:	cmp	w0, #0x0
  412628:	cset	w0, gt
  41262c:	ldp	x29, x30, [sp], #16
  412630:	ret
  412634:	stp	x29, x30, [sp, #-32]!
  412638:	mov	x29, sp
  41263c:	str	x19, [sp, #16]
  412640:	mov	x19, x0
  412644:	ldr	x0, [x0, #8]
  412648:	cbz	x0, 412650 <__fxstatat@plt+0xf560>
  41264c:	bl	4030e0 <acl_free@plt>
  412650:	ldr	x0, [x19, #16]
  412654:	cbz	x0, 41265c <__fxstatat@plt+0xf56c>
  412658:	bl	4030e0 <acl_free@plt>
  41265c:	ldr	x19, [sp, #16]
  412660:	ldp	x29, x30, [sp], #32
  412664:	ret
  412668:	stp	x29, x30, [sp, #-48]!
  41266c:	mov	x29, sp
  412670:	stp	x19, x20, [sp, #16]
  412674:	str	x21, [sp, #32]
  412678:	mov	x21, x0
  41267c:	mov	w20, w2
  412680:	mov	x19, x3
  412684:	stp	xzr, xzr, [x3]
  412688:	stp	xzr, xzr, [x3, #16]
  41268c:	str	w2, [x3]
  412690:	cmn	w1, #0x1
  412694:	b.eq	4126cc <__fxstatat@plt+0xf5dc>  // b.none
  412698:	mov	w0, w1
  41269c:	bl	402c70 <acl_get_fd@plt>
  4126a0:	str	x0, [x19, #8]
  4126a4:	ldr	x1, [x19, #8]
  4126a8:	cbz	x1, 4126dc <__fxstatat@plt+0xf5ec>
  4126ac:	and	w20, w20, #0xf000
  4126b0:	mov	w0, #0x0                   	// #0
  4126b4:	cmp	w20, #0x4, lsl #12
  4126b8:	b.eq	4126f4 <__fxstatat@plt+0xf604>  // b.none
  4126bc:	ldp	x19, x20, [sp, #16]
  4126c0:	ldr	x21, [sp, #32]
  4126c4:	ldp	x29, x30, [sp], #48
  4126c8:	ret
  4126cc:	mov	w1, #0x8000                	// #32768
  4126d0:	bl	402de0 <acl_get_file@plt>
  4126d4:	str	x0, [x19, #8]
  4126d8:	b	4126a4 <__fxstatat@plt+0xf5b4>
  4126dc:	bl	403040 <__errno_location@plt>
  4126e0:	ldr	w0, [x0]
  4126e4:	bl	4140cc <__fxstatat@plt+0x10fdc>
  4126e8:	and	w0, w0, #0xff
  4126ec:	neg	w0, w0
  4126f0:	b	4126bc <__fxstatat@plt+0xf5cc>
  4126f4:	mov	w1, #0x4000                	// #16384
  4126f8:	mov	x0, x21
  4126fc:	bl	402de0 <acl_get_file@plt>
  412700:	str	x0, [x19, #16]
  412704:	cmp	x0, #0x0
  412708:	csetm	w0, eq  // eq = none
  41270c:	b	4126bc <__fxstatat@plt+0xf5cc>
  412710:	stp	x29, x30, [sp, #-64]!
  412714:	mov	x29, sp
  412718:	stp	x19, x20, [sp, #16]
  41271c:	mov	x19, x0
  412720:	ldrb	w0, [x0, #24]
  412724:	mov	w20, #0x0                   	// #0
  412728:	cbnz	w0, 4127c4 <__fxstatat@plt+0xf6d4>
  41272c:	stp	x21, x22, [sp, #32]
  412730:	stp	x23, x24, [sp, #48]
  412734:	mov	x23, x1
  412738:	mov	w22, w2
  41273c:	mov	w24, w3
  412740:	mov	x21, x5
  412744:	cbz	w3, 4127b0 <__fxstatat@plt+0xf6c0>
  412748:	ldr	x0, [x19, #8]
  41274c:	cbz	x0, 412754 <__fxstatat@plt+0xf664>
  412750:	bl	4030e0 <acl_free@plt>
  412754:	ldr	w0, [x19]
  412758:	bl	402c60 <acl_from_mode@plt>
  41275c:	mov	x1, x0
  412760:	str	x0, [x19, #8]
  412764:	cbz	x0, 412878 <__fxstatat@plt+0xf788>
  412768:	cmn	w22, #0x1
  41276c:	b.eq	4127d4 <__fxstatat@plt+0xf6e4>  // b.none
  412770:	mov	w0, w22
  412774:	bl	402930 <acl_set_fd@plt>
  412778:	mov	w20, w0
  41277c:	cbz	w20, 412808 <__fxstatat@plt+0xf718>
  412780:	bl	403040 <__errno_location@plt>
  412784:	ldr	w0, [x0]
  412788:	bl	4140cc <__fxstatat@plt+0x10fdc>
  41278c:	and	w0, w0, #0xff
  412790:	cbnz	w0, 412888 <__fxstatat@plt+0xf798>
  412794:	mov	w0, #0x1                   	// #1
  412798:	strb	w0, [x19, #24]
  41279c:	cbz	w24, 4127ec <__fxstatat@plt+0xf6fc>
  4127a0:	mov	w20, #0x0                   	// #0
  4127a4:	ldp	x21, x22, [sp, #32]
  4127a8:	ldp	x23, x24, [sp, #48]
  4127ac:	b	4127c4 <__fxstatat@plt+0xf6d4>
  4127b0:	ldr	x1, [x19, #8]
  4127b4:	mov	w20, w3
  4127b8:	cbnz	x1, 412768 <__fxstatat@plt+0xf678>
  4127bc:	ldp	x21, x22, [sp, #32]
  4127c0:	ldp	x23, x24, [sp, #48]
  4127c4:	mov	w0, w20
  4127c8:	ldp	x19, x20, [sp, #16]
  4127cc:	ldp	x29, x30, [sp], #64
  4127d0:	ret
  4127d4:	mov	x2, x1
  4127d8:	mov	w1, #0x8000                	// #32768
  4127dc:	mov	x0, x23
  4127e0:	bl	402c40 <acl_set_file@plt>
  4127e4:	mov	w20, w0
  4127e8:	b	41277c <__fxstatat@plt+0xf68c>
  4127ec:	ldr	x0, [x19, #8]
  4127f0:	bl	412584 <__fxstatat@plt+0xf494>
  4127f4:	cmp	w0, #0x0
  4127f8:	csel	w20, w20, w0, ne  // ne = any
  4127fc:	ldp	x21, x22, [sp, #32]
  412800:	ldp	x23, x24, [sp, #48]
  412804:	b	4127c4 <__fxstatat@plt+0xf6d4>
  412808:	mov	w0, #0x1                   	// #1
  41280c:	strb	w0, [x21]
  412810:	ldr	w0, [x19]
  412814:	and	w0, w0, #0xf000
  412818:	cmp	w0, #0x4, lsl #12
  41281c:	b.eq	41282c <__fxstatat@plt+0xf73c>  // b.none
  412820:	ldp	x21, x22, [sp, #32]
  412824:	ldp	x23, x24, [sp, #48]
  412828:	b	4127c4 <__fxstatat@plt+0xf6d4>
  41282c:	cbnz	w24, 412840 <__fxstatat@plt+0xf750>
  412830:	ldr	x0, [x19, #16]
  412834:	cbz	x0, 412840 <__fxstatat@plt+0xf750>
  412838:	bl	412618 <__fxstatat@plt+0xf528>
  41283c:	cbnz	w0, 412858 <__fxstatat@plt+0xf768>
  412840:	mov	x0, x23
  412844:	bl	402ab0 <acl_delete_def_file@plt>
  412848:	mov	w20, w0
  41284c:	ldp	x21, x22, [sp, #32]
  412850:	ldp	x23, x24, [sp, #48]
  412854:	b	4127c4 <__fxstatat@plt+0xf6d4>
  412858:	ldr	x2, [x19, #16]
  41285c:	mov	w1, #0x4000                	// #16384
  412860:	mov	x0, x23
  412864:	bl	402c40 <acl_set_file@plt>
  412868:	mov	w20, w0
  41286c:	ldp	x21, x22, [sp, #32]
  412870:	ldp	x23, x24, [sp, #48]
  412874:	b	4127c4 <__fxstatat@plt+0xf6d4>
  412878:	mov	w20, #0xffffffff            	// #-1
  41287c:	ldp	x21, x22, [sp, #32]
  412880:	ldp	x23, x24, [sp, #48]
  412884:	b	4127c4 <__fxstatat@plt+0xf6d4>
  412888:	ldp	x21, x22, [sp, #32]
  41288c:	ldp	x23, x24, [sp, #48]
  412890:	b	4127c4 <__fxstatat@plt+0xf6d4>
  412894:	stp	x29, x30, [sp, #-16]!
  412898:	mov	x29, sp
  41289c:	mov	x3, x0
  4128a0:	mov	w0, w1
  4128a4:	mov	w1, w2
  4128a8:	cmn	w0, #0x1
  4128ac:	b.eq	4128bc <__fxstatat@plt+0xf7cc>  // b.none
  4128b0:	bl	402c00 <fchmod@plt>
  4128b4:	ldp	x29, x30, [sp], #16
  4128b8:	ret
  4128bc:	mov	x0, x3
  4128c0:	bl	402b20 <chmod@plt>
  4128c4:	b	4128b4 <__fxstatat@plt+0xf7c4>
  4128c8:	stp	x29, x30, [sp, #-80]!
  4128cc:	mov	x29, sp
  4128d0:	stp	x19, x20, [sp, #16]
  4128d4:	stp	x21, x22, [sp, #32]
  4128d8:	stp	x23, x24, [sp, #48]
  4128dc:	mov	x20, x0
  4128e0:	mov	x21, x1
  4128e4:	mov	w22, w2
  4128e8:	strb	wzr, [sp, #79]
  4128ec:	strb	wzr, [sp, #78]
  4128f0:	ldr	w2, [x0]
  4128f4:	ands	w23, w2, #0xe00
  4128f8:	b.eq	412938 <__fxstatat@plt+0xf848>  // b.none
  4128fc:	mov	w1, w22
  412900:	mov	x0, x21
  412904:	bl	412894 <__fxstatat@plt+0xf7a4>
  412908:	cbnz	w0, 412a30 <__fxstatat@plt+0xf940>
  41290c:	add	x5, sp, #0x4f
  412910:	add	x4, sp, #0x4e
  412914:	mov	w3, #0x0                   	// #0
  412918:	mov	w2, w22
  41291c:	mov	x1, x21
  412920:	mov	x0, x20
  412924:	bl	412710 <__fxstatat@plt+0xf620>
  412928:	mov	w19, w0
  41292c:	ldrb	w0, [sp, #79]
  412930:	cbz	w0, 412958 <__fxstatat@plt+0xf868>
  412934:	b	4129fc <__fxstatat@plt+0xf90c>
  412938:	add	x5, sp, #0x4f
  41293c:	add	x4, sp, #0x4e
  412940:	mov	w3, #0x0                   	// #0
  412944:	mov	w2, w22
  412948:	bl	412710 <__fxstatat@plt+0xf620>
  41294c:	mov	w19, w0
  412950:	ldrb	w0, [sp, #79]
  412954:	cbnz	w0, 4129e8 <__fxstatat@plt+0xf8f8>
  412958:	cbz	w19, 412a38 <__fxstatat@plt+0xf948>
  41295c:	bl	403040 <__errno_location@plt>
  412960:	ldr	w19, [x0]
  412964:	add	x5, sp, #0x4f
  412968:	add	x4, sp, #0x4e
  41296c:	mov	w3, #0x1                   	// #1
  412970:	mov	w2, w22
  412974:	mov	x1, x21
  412978:	mov	x0, x20
  41297c:	bl	412710 <__fxstatat@plt+0xf620>
  412980:	ldrb	w1, [sp, #79]
  412984:	cbnz	w1, 412990 <__fxstatat@plt+0xf8a0>
  412988:	mov	w1, #0x1                   	// #1
  41298c:	strb	w1, [sp, #78]
  412990:	cbz	w19, 4129e4 <__fxstatat@plt+0xf8f4>
  412994:	bl	403040 <__errno_location@plt>
  412998:	str	w19, [x0]
  41299c:	cmp	w23, #0x0
  4129a0:	cset	w1, eq  // eq = none
  4129a4:	ldrb	w0, [sp, #78]
  4129a8:	mov	w19, #0xffffffff            	// #-1
  4129ac:	tst	w1, w0
  4129b0:	b.eq	4129fc <__fxstatat@plt+0xf90c>  // b.none
  4129b4:	bl	403040 <__errno_location@plt>
  4129b8:	mov	x23, x0
  4129bc:	ldr	w24, [x0]
  4129c0:	ldr	w2, [x20]
  4129c4:	mov	w1, w22
  4129c8:	mov	x0, x21
  4129cc:	bl	412894 <__fxstatat@plt+0xf7a4>
  4129d0:	mov	w19, w0
  4129d4:	cbz	w24, 4129fc <__fxstatat@plt+0xf90c>
  4129d8:	str	w24, [x23]
  4129dc:	mov	w19, #0xffffffff            	// #-1
  4129e0:	b	4129fc <__fxstatat@plt+0xf90c>
  4129e4:	mov	w19, w0
  4129e8:	cmp	w23, #0x0
  4129ec:	cset	w1, eq  // eq = none
  4129f0:	ldrb	w0, [sp, #78]
  4129f4:	tst	w1, w0
  4129f8:	b.ne	412a14 <__fxstatat@plt+0xf924>  // b.any
  4129fc:	mov	w0, w19
  412a00:	ldp	x19, x20, [sp, #16]
  412a04:	ldp	x21, x22, [sp, #32]
  412a08:	ldp	x23, x24, [sp, #48]
  412a0c:	ldp	x29, x30, [sp], #80
  412a10:	ret
  412a14:	cbnz	w19, 4129b4 <__fxstatat@plt+0xf8c4>
  412a18:	ldr	w2, [x20]
  412a1c:	mov	w1, w22
  412a20:	mov	x0, x21
  412a24:	bl	412894 <__fxstatat@plt+0xf7a4>
  412a28:	mov	w19, w0
  412a2c:	b	4129fc <__fxstatat@plt+0xf90c>
  412a30:	mov	w19, #0xffffffff            	// #-1
  412a34:	b	4129fc <__fxstatat@plt+0xf90c>
  412a38:	add	x5, sp, #0x4f
  412a3c:	add	x4, sp, #0x4e
  412a40:	mov	w3, #0x1                   	// #1
  412a44:	mov	w2, w22
  412a48:	mov	x1, x21
  412a4c:	mov	x0, x20
  412a50:	bl	412710 <__fxstatat@plt+0xf620>
  412a54:	ldrb	w1, [sp, #79]
  412a58:	cbz	w1, 412988 <__fxstatat@plt+0xf898>
  412a5c:	mov	w19, w0
  412a60:	b	4129e8 <__fxstatat@plt+0xf8f8>
  412a64:	stp	x29, x30, [sp, #-16]!
  412a68:	mov	x29, sp
  412a6c:	mov	w0, #0x1                   	// #1
  412a70:	bl	403388 <__fxstatat@plt+0x298>
  412a74:	ldp	x29, x30, [sp], #16
  412a78:	ret
  412a7c:	stp	x29, x30, [sp, #-96]!
  412a80:	mov	x29, sp
  412a84:	stp	x19, x20, [sp, #16]
  412a88:	stp	x23, x24, [sp, #48]
  412a8c:	stp	x25, x26, [sp, #64]
  412a90:	stp	x27, x28, [sp, #80]
  412a94:	mov	x25, x0
  412a98:	mov	x24, x1
  412a9c:	mov	x27, x2
  412aa0:	mov	x23, x3
  412aa4:	bl	402920 <strlen@plt>
  412aa8:	ldr	x19, [x24]
  412aac:	cbz	x19, 412b6c <__fxstatat@plt+0xfa7c>
  412ab0:	stp	x21, x22, [sp, #32]
  412ab4:	mov	x22, x0
  412ab8:	mov	x21, x27
  412abc:	mov	w28, #0x0                   	// #0
  412ac0:	mov	x26, #0xffffffffffffffff    	// #-1
  412ac4:	mov	x20, #0x0                   	// #0
  412ac8:	b	412aec <__fxstatat@plt+0xf9fc>
  412acc:	mov	x26, x20
  412ad0:	ldp	x21, x22, [sp, #32]
  412ad4:	b	412b50 <__fxstatat@plt+0xfa60>
  412ad8:	mov	x26, x20
  412adc:	add	x20, x20, #0x1
  412ae0:	ldr	x19, [x24, x20, lsl #3]
  412ae4:	add	x21, x21, x23
  412ae8:	cbz	x19, 412b40 <__fxstatat@plt+0xfa50>
  412aec:	mov	x2, x22
  412af0:	mov	x1, x25
  412af4:	mov	x0, x19
  412af8:	bl	402b70 <strncmp@plt>
  412afc:	cbnz	w0, 412adc <__fxstatat@plt+0xf9ec>
  412b00:	mov	x0, x19
  412b04:	bl	402920 <strlen@plt>
  412b08:	cmp	x0, x22
  412b0c:	b.eq	412acc <__fxstatat@plt+0xf9dc>  // b.none
  412b10:	cmn	x26, #0x1
  412b14:	b.eq	412ad8 <__fxstatat@plt+0xf9e8>  // b.none
  412b18:	cbz	x27, 412b38 <__fxstatat@plt+0xfa48>
  412b1c:	mov	x2, x23
  412b20:	mov	x1, x21
  412b24:	madd	x0, x26, x23, x27
  412b28:	bl	402d50 <memcmp@plt>
  412b2c:	cmp	w0, #0x0
  412b30:	csinc	w28, w28, wzr, eq  // eq = none
  412b34:	b	412adc <__fxstatat@plt+0xf9ec>
  412b38:	mov	w28, #0x1                   	// #1
  412b3c:	b	412adc <__fxstatat@plt+0xf9ec>
  412b40:	cmp	w28, #0x0
  412b44:	mov	x0, #0xfffffffffffffffe    	// #-2
  412b48:	csel	x26, x26, x0, eq  // eq = none
  412b4c:	ldp	x21, x22, [sp, #32]
  412b50:	mov	x0, x26
  412b54:	ldp	x19, x20, [sp, #16]
  412b58:	ldp	x23, x24, [sp, #48]
  412b5c:	ldp	x25, x26, [sp, #64]
  412b60:	ldp	x27, x28, [sp, #80]
  412b64:	ldp	x29, x30, [sp], #96
  412b68:	ret
  412b6c:	mov	x26, #0xffffffffffffffff    	// #-1
  412b70:	b	412b50 <__fxstatat@plt+0xfa60>
  412b74:	stp	x29, x30, [sp, #-48]!
  412b78:	mov	x29, sp
  412b7c:	stp	x19, x20, [sp, #16]
  412b80:	str	x21, [sp, #32]
  412b84:	mov	x21, x0
  412b88:	mov	x20, x1
  412b8c:	cmn	x2, #0x1
  412b90:	b.eq	412bf4 <__fxstatat@plt+0xfb04>  // b.none
  412b94:	mov	w2, #0x5                   	// #5
  412b98:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  412b9c:	add	x1, x1, #0xa70
  412ba0:	mov	x0, #0x0                   	// #0
  412ba4:	bl	402f90 <dcgettext@plt>
  412ba8:	mov	x19, x0
  412bac:	mov	x2, x20
  412bb0:	mov	w1, #0x8                   	// #8
  412bb4:	mov	w0, #0x0                   	// #0
  412bb8:	bl	40d874 <__fxstatat@plt+0xa784>
  412bbc:	mov	x20, x0
  412bc0:	mov	x1, x21
  412bc4:	mov	w0, #0x1                   	// #1
  412bc8:	bl	40db88 <__fxstatat@plt+0xaa98>
  412bcc:	mov	x4, x0
  412bd0:	mov	x3, x20
  412bd4:	mov	x2, x19
  412bd8:	mov	w1, #0x0                   	// #0
  412bdc:	mov	w0, #0x0                   	// #0
  412be0:	bl	402950 <error@plt>
  412be4:	ldp	x19, x20, [sp, #16]
  412be8:	ldr	x21, [sp, #32]
  412bec:	ldp	x29, x30, [sp], #48
  412bf0:	ret
  412bf4:	mov	w2, #0x5                   	// #5
  412bf8:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  412bfc:	add	x1, x1, #0xa50
  412c00:	mov	x0, #0x0                   	// #0
  412c04:	bl	402f90 <dcgettext@plt>
  412c08:	mov	x19, x0
  412c0c:	b	412bac <__fxstatat@plt+0xfabc>
  412c10:	stp	x29, x30, [sp, #-96]!
  412c14:	mov	x29, sp
  412c18:	stp	x19, x20, [sp, #16]
  412c1c:	stp	x21, x22, [sp, #32]
  412c20:	stp	x23, x24, [sp, #48]
  412c24:	mov	x24, x0
  412c28:	mov	x20, x1
  412c2c:	mov	x22, x2
  412c30:	mov	w2, #0x5                   	// #5
  412c34:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  412c38:	add	x1, x1, #0xa90
  412c3c:	mov	x0, #0x0                   	// #0
  412c40:	bl	402f90 <dcgettext@plt>
  412c44:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  412c48:	ldr	x1, [x1, #1192]
  412c4c:	bl	402fa0 <fputs_unlocked@plt>
  412c50:	ldr	x21, [x24]
  412c54:	cbz	x21, 412cf8 <__fxstatat@plt+0xfc08>
  412c58:	stp	x25, x26, [sp, #64]
  412c5c:	stp	x27, x28, [sp, #80]
  412c60:	mov	x23, #0x0                   	// #0
  412c64:	mov	x19, #0x0                   	// #0
  412c68:	adrp	x25, 42b000 <__fxstatat@plt+0x27f10>
  412c6c:	adrp	x26, 416000 <__fxstatat@plt+0x12f10>
  412c70:	add	x26, x26, #0xaa8
  412c74:	adrp	x27, 415000 <__fxstatat@plt+0x11f10>
  412c78:	add	x27, x27, #0x928
  412c7c:	b	412cb4 <__fxstatat@plt+0xfbc4>
  412c80:	ldr	x23, [x25, #1192]
  412c84:	mov	x0, x21
  412c88:	bl	40dba0 <__fxstatat@plt+0xaab0>
  412c8c:	mov	x3, x0
  412c90:	mov	x2, x26
  412c94:	mov	w1, #0x1                   	// #1
  412c98:	mov	x0, x23
  412c9c:	bl	402d80 <__fprintf_chk@plt>
  412ca0:	mov	x23, x20
  412ca4:	add	x19, x19, #0x1
  412ca8:	ldr	x21, [x24, x19, lsl #3]
  412cac:	add	x20, x20, x22
  412cb0:	cbz	x21, 412cf0 <__fxstatat@plt+0xfc00>
  412cb4:	cbz	x19, 412c80 <__fxstatat@plt+0xfb90>
  412cb8:	mov	x2, x22
  412cbc:	mov	x1, x20
  412cc0:	mov	x0, x23
  412cc4:	bl	402d50 <memcmp@plt>
  412cc8:	cbnz	w0, 412c80 <__fxstatat@plt+0xfb90>
  412ccc:	ldr	x28, [x25, #1192]
  412cd0:	mov	x0, x21
  412cd4:	bl	40dba0 <__fxstatat@plt+0xaab0>
  412cd8:	mov	x3, x0
  412cdc:	mov	x2, x27
  412ce0:	mov	w1, #0x1                   	// #1
  412ce4:	mov	x0, x28
  412ce8:	bl	402d80 <__fprintf_chk@plt>
  412cec:	b	412ca4 <__fxstatat@plt+0xfbb4>
  412cf0:	ldp	x25, x26, [sp, #64]
  412cf4:	ldp	x27, x28, [sp, #80]
  412cf8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  412cfc:	ldr	x0, [x0, #1192]
  412d00:	ldr	x1, [x0, #40]
  412d04:	ldr	x2, [x0, #48]
  412d08:	cmp	x1, x2
  412d0c:	b.cs	412d34 <__fxstatat@plt+0xfc44>  // b.hs, b.nlast
  412d10:	add	x2, x1, #0x1
  412d14:	str	x2, [x0, #40]
  412d18:	mov	w0, #0xa                   	// #10
  412d1c:	strb	w0, [x1]
  412d20:	ldp	x19, x20, [sp, #16]
  412d24:	ldp	x21, x22, [sp, #32]
  412d28:	ldp	x23, x24, [sp, #48]
  412d2c:	ldp	x29, x30, [sp], #96
  412d30:	ret
  412d34:	mov	w1, #0xa                   	// #10
  412d38:	bl	402d10 <__overflow@plt>
  412d3c:	b	412d20 <__fxstatat@plt+0xfc30>
  412d40:	stp	x29, x30, [sp, #-64]!
  412d44:	mov	x29, sp
  412d48:	stp	x19, x20, [sp, #16]
  412d4c:	stp	x21, x22, [sp, #32]
  412d50:	stp	x23, x24, [sp, #48]
  412d54:	mov	x23, x0
  412d58:	mov	x22, x1
  412d5c:	mov	x19, x2
  412d60:	mov	x20, x3
  412d64:	mov	x21, x4
  412d68:	mov	x24, x5
  412d6c:	mov	x3, x4
  412d70:	mov	x2, x20
  412d74:	mov	x1, x19
  412d78:	mov	x0, x22
  412d7c:	bl	412a7c <__fxstatat@plt+0xf98c>
  412d80:	tbnz	x0, #63, 412d98 <__fxstatat@plt+0xfca8>
  412d84:	ldp	x19, x20, [sp, #16]
  412d88:	ldp	x21, x22, [sp, #32]
  412d8c:	ldp	x23, x24, [sp, #48]
  412d90:	ldp	x29, x30, [sp], #64
  412d94:	ret
  412d98:	mov	x2, x0
  412d9c:	mov	x1, x22
  412da0:	mov	x0, x23
  412da4:	bl	412b74 <__fxstatat@plt+0xfa84>
  412da8:	mov	x2, x21
  412dac:	mov	x1, x20
  412db0:	mov	x0, x19
  412db4:	bl	412c10 <__fxstatat@plt+0xfb20>
  412db8:	blr	x24
  412dbc:	mov	x0, #0xffffffffffffffff    	// #-1
  412dc0:	b	412d84 <__fxstatat@plt+0xfc94>
  412dc4:	stp	x29, x30, [sp, #-64]!
  412dc8:	mov	x29, sp
  412dcc:	stp	x21, x22, [sp, #32]
  412dd0:	ldr	x22, [x1]
  412dd4:	cbz	x22, 412e24 <__fxstatat@plt+0xfd34>
  412dd8:	stp	x19, x20, [sp, #16]
  412ddc:	str	x23, [sp, #48]
  412de0:	mov	x23, x0
  412de4:	mov	x21, x3
  412de8:	mov	x19, x2
  412dec:	add	x20, x1, #0x8
  412df0:	mov	x2, x21
  412df4:	mov	x1, x19
  412df8:	mov	x0, x23
  412dfc:	bl	402d50 <memcmp@plt>
  412e00:	cbz	w0, 412e1c <__fxstatat@plt+0xfd2c>
  412e04:	ldr	x22, [x20], #8
  412e08:	add	x19, x19, x21
  412e0c:	cbnz	x22, 412df0 <__fxstatat@plt+0xfd00>
  412e10:	ldp	x19, x20, [sp, #16]
  412e14:	ldr	x23, [sp, #48]
  412e18:	b	412e24 <__fxstatat@plt+0xfd34>
  412e1c:	ldp	x19, x20, [sp, #16]
  412e20:	ldr	x23, [sp, #48]
  412e24:	mov	x0, x22
  412e28:	ldp	x21, x22, [sp, #32]
  412e2c:	ldp	x29, x30, [sp], #64
  412e30:	ret
  412e34:	stp	x29, x30, [sp, #-48]!
  412e38:	mov	x29, sp
  412e3c:	stp	x19, x20, [sp, #16]
  412e40:	str	x21, [sp, #32]
  412e44:	mov	x19, x0
  412e48:	bl	402a80 <__fpending@plt>
  412e4c:	mov	x21, x0
  412e50:	ldr	w20, [x19]
  412e54:	and	w20, w20, #0x20
  412e58:	mov	x0, x19
  412e5c:	bl	413d10 <__fxstatat@plt+0x10c20>
  412e60:	cbnz	w20, 412e8c <__fxstatat@plt+0xfd9c>
  412e64:	cbz	w0, 412e7c <__fxstatat@plt+0xfd8c>
  412e68:	cbnz	x21, 412ea0 <__fxstatat@plt+0xfdb0>
  412e6c:	bl	403040 <__errno_location@plt>
  412e70:	ldr	w0, [x0]
  412e74:	cmp	w0, #0x9
  412e78:	csetm	w0, ne  // ne = any
  412e7c:	ldp	x19, x20, [sp, #16]
  412e80:	ldr	x21, [sp, #32]
  412e84:	ldp	x29, x30, [sp], #48
  412e88:	ret
  412e8c:	cbnz	w0, 412ea8 <__fxstatat@plt+0xfdb8>
  412e90:	bl	403040 <__errno_location@plt>
  412e94:	str	wzr, [x0]
  412e98:	mov	w0, #0xffffffff            	// #-1
  412e9c:	b	412e7c <__fxstatat@plt+0xfd8c>
  412ea0:	mov	w0, #0xffffffff            	// #-1
  412ea4:	b	412e7c <__fxstatat@plt+0xfd8c>
  412ea8:	mov	w0, #0xffffffff            	// #-1
  412eac:	b	412e7c <__fxstatat@plt+0xfd8c>
  412eb0:	str	xzr, [x0, #16]
  412eb4:	mov	w1, #0xf616                	// #62998
  412eb8:	movk	w1, #0x95, lsl #16
  412ebc:	str	w1, [x0, #24]
  412ec0:	ret
  412ec4:	mov	x2, x0
  412ec8:	ldr	w3, [x0, #24]
  412ecc:	mov	w0, #0xf616                	// #62998
  412ed0:	movk	w0, #0x95, lsl #16
  412ed4:	cmp	w3, w0
  412ed8:	b.ne	412f0c <__fxstatat@plt+0xfe1c>  // b.any
  412edc:	ldr	x3, [x2, #16]
  412ee0:	cbz	x3, 412f58 <__fxstatat@plt+0xfe68>
  412ee4:	ldr	x4, [x1, #8]
  412ee8:	ldr	x0, [x2]
  412eec:	cmp	x4, x0
  412ef0:	b.eq	412f34 <__fxstatat@plt+0xfe44>  // b.none
  412ef4:	add	x4, x3, #0x1
  412ef8:	str	x4, [x2, #16]
  412efc:	mov	w0, #0x0                   	// #0
  412f00:	tst	x3, x4
  412f04:	b.eq	412f4c <__fxstatat@plt+0xfe5c>  // b.none
  412f08:	ret
  412f0c:	stp	x29, x30, [sp, #-16]!
  412f10:	mov	x29, sp
  412f14:	adrp	x3, 416000 <__fxstatat@plt+0x12f10>
  412f18:	add	x3, x3, #0xae0
  412f1c:	mov	w2, #0x3c                  	// #60
  412f20:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  412f24:	add	x1, x1, #0xab0
  412f28:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  412f2c:	add	x0, x0, #0xac8
  412f30:	bl	403030 <__assert_fail@plt>
  412f34:	ldr	x5, [x1]
  412f38:	ldr	x4, [x2, #8]
  412f3c:	mov	w0, #0x1                   	// #1
  412f40:	cmp	x5, x4
  412f44:	b.ne	412ef4 <__fxstatat@plt+0xfe04>  // b.any
  412f48:	b	412f08 <__fxstatat@plt+0xfe18>
  412f4c:	mov	w0, #0x1                   	// #1
  412f50:	cbz	x4, 412f08 <__fxstatat@plt+0xfe18>
  412f54:	b	412f60 <__fxstatat@plt+0xfe70>
  412f58:	mov	x0, #0x1                   	// #1
  412f5c:	str	x0, [x2, #16]
  412f60:	ldr	x0, [x1]
  412f64:	str	x0, [x2, #8]
  412f68:	ldr	x0, [x1, #8]
  412f6c:	str	x0, [x2]
  412f70:	mov	w0, #0x0                   	// #0
  412f74:	ret
  412f78:	stp	x29, x30, [sp, #-48]!
  412f7c:	mov	x29, sp
  412f80:	stp	x19, x20, [sp, #16]
  412f84:	bl	4029e0 <opendir@plt>
  412f88:	mov	x19, x0
  412f8c:	cbz	x0, 412f9c <__fxstatat@plt+0xfeac>
  412f90:	bl	402f20 <dirfd@plt>
  412f94:	cmp	w0, #0x2
  412f98:	b.ls	412fac <__fxstatat@plt+0xfebc>  // b.plast
  412f9c:	mov	x0, x19
  412fa0:	ldp	x19, x20, [sp, #16]
  412fa4:	ldp	x29, x30, [sp], #48
  412fa8:	ret
  412fac:	stp	x21, x22, [sp, #32]
  412fb0:	mov	w2, #0x3                   	// #3
  412fb4:	mov	w1, #0x406                 	// #1030
  412fb8:	bl	413db0 <__fxstatat@plt+0x10cc0>
  412fbc:	mov	w20, w0
  412fc0:	tbz	w0, #31, 412fec <__fxstatat@plt+0xfefc>
  412fc4:	bl	403040 <__errno_location@plt>
  412fc8:	ldr	w22, [x0]
  412fcc:	mov	x21, #0x0                   	// #0
  412fd0:	mov	x0, x19
  412fd4:	bl	402c80 <closedir@plt>
  412fd8:	bl	403040 <__errno_location@plt>
  412fdc:	str	w22, [x0]
  412fe0:	mov	x19, x21
  412fe4:	ldp	x21, x22, [sp, #32]
  412fe8:	b	412f9c <__fxstatat@plt+0xfeac>
  412fec:	bl	402cc0 <fdopendir@plt>
  412ff0:	mov	x21, x0
  412ff4:	bl	403040 <__errno_location@plt>
  412ff8:	ldr	w22, [x0]
  412ffc:	cbnz	x21, 412fd0 <__fxstatat@plt+0xfee0>
  413000:	mov	w0, w20
  413004:	bl	402c90 <close@plt>
  413008:	b	412fd0 <__fxstatat@plt+0xfee0>
  41300c:	stp	x29, x30, [sp, #-16]!
  413010:	mov	x29, sp
  413014:	mov	x1, x0
  413018:	mov	w0, #0x0                   	// #0
  41301c:	bl	402a10 <clock_gettime@plt>
  413020:	ldp	x29, x30, [sp], #16
  413024:	ret
  413028:	stp	x29, x30, [sp, #-32]!
  41302c:	mov	x29, sp
  413030:	add	x0, sp, #0x10
  413034:	bl	41300c <__fxstatat@plt+0xff1c>
  413038:	ldp	x0, x1, [sp, #16]
  41303c:	ldp	x29, x30, [sp], #32
  413040:	ret
  413044:	stp	x29, x30, [sp, #-32]!
  413048:	mov	x29, sp
  41304c:	mov	x1, #0x0                   	// #0
  413050:	bl	4030d0 <setlocale@plt>
  413054:	mov	w1, #0x1                   	// #1
  413058:	cbz	x0, 413094 <__fxstatat@plt+0xffa4>
  41305c:	str	x19, [sp, #16]
  413060:	mov	x19, x0
  413064:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  413068:	add	x1, x1, #0xaf0
  41306c:	bl	402d90 <strcmp@plt>
  413070:	mov	w1, #0x0                   	// #0
  413074:	cbz	w0, 4130a0 <__fxstatat@plt+0xffb0>
  413078:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  41307c:	add	x1, x1, #0xaf8
  413080:	mov	x0, x19
  413084:	bl	402d90 <strcmp@plt>
  413088:	cmp	w0, #0x0
  41308c:	cset	w1, ne  // ne = any
  413090:	ldr	x19, [sp, #16]
  413094:	mov	w0, w1
  413098:	ldp	x29, x30, [sp], #32
  41309c:	ret
  4130a0:	ldr	x19, [sp, #16]
  4130a4:	b	413094 <__fxstatat@plt+0xffa4>
  4130a8:	ldrb	w3, [x0]
  4130ac:	cbz	w3, 4130d0 <__fxstatat@plt+0xffe0>
  4130b0:	mov	x2, #0x0                   	// #0
  4130b4:	ror	x2, x2, #55
  4130b8:	add	x2, x2, w3, uxtb
  4130bc:	ldrb	w3, [x0, #1]!
  4130c0:	cbnz	w3, 4130b4 <__fxstatat@plt+0xffc4>
  4130c4:	udiv	x0, x2, x1
  4130c8:	msub	x0, x0, x1, x2
  4130cc:	ret
  4130d0:	mov	x2, #0x0                   	// #0
  4130d4:	b	4130c4 <__fxstatat@plt+0xffd4>
  4130d8:	mov	w2, #0x1                   	// #1
  4130dc:	strb	w2, [x0, #28]
  4130e0:	str	wzr, [x0, #20]
  4130e4:	str	wzr, [x0, #24]
  4130e8:	str	w1, [x0]
  4130ec:	str	w1, [x0, #4]
  4130f0:	str	w1, [x0, #8]
  4130f4:	str	w1, [x0, #12]
  4130f8:	str	w1, [x0, #16]
  4130fc:	ret
  413100:	ldrb	w0, [x0, #28]
  413104:	ret
  413108:	mov	x2, x0
  41310c:	ldrb	w4, [x0, #28]
  413110:	eor	w4, w4, #0x1
  413114:	ldr	w3, [x0, #20]
  413118:	add	w3, w4, w3
  41311c:	and	w5, w3, #0x3
  413120:	and	x3, x3, #0x3
  413124:	ldr	w0, [x0, x3, lsl #2]
  413128:	str	w1, [x2, x3, lsl #2]
  41312c:	str	w5, [x2, #20]
  413130:	ldr	w1, [x2, #24]
  413134:	cmp	w1, w5
  413138:	b.eq	413144 <__fxstatat@plt+0x10054>  // b.none
  41313c:	strb	wzr, [x2, #28]
  413140:	ret
  413144:	add	w4, w4, w1
  413148:	and	w4, w4, #0x3
  41314c:	str	w4, [x2, #24]
  413150:	b	41313c <__fxstatat@plt+0x1004c>
  413154:	mov	x1, x0
  413158:	ldrb	w0, [x0, #28]
  41315c:	cbnz	w0, 413190 <__fxstatat@plt+0x100a0>
  413160:	ldr	w2, [x1, #20]
  413164:	mov	w3, w2
  413168:	ldr	w0, [x1, x3, lsl #2]
  41316c:	ldr	w4, [x1, #16]
  413170:	str	w4, [x1, x3, lsl #2]
  413174:	ldr	w3, [x1, #24]
  413178:	cmp	w2, w3
  41317c:	b.eq	41319c <__fxstatat@plt+0x100ac>  // b.none
  413180:	add	w2, w2, #0x3
  413184:	and	w2, w2, #0x3
  413188:	str	w2, [x1, #20]
  41318c:	ret
  413190:	stp	x29, x30, [sp, #-16]!
  413194:	mov	x29, sp
  413198:	bl	402ce0 <abort@plt>
  41319c:	mov	w2, #0x1                   	// #1
  4131a0:	strb	w2, [x1, #28]
  4131a4:	ret
  4131a8:	stp	x29, x30, [sp, #-16]!
  4131ac:	mov	x29, sp
  4131b0:	mov	w0, #0xe                   	// #14
  4131b4:	bl	402ae0 <nl_langinfo@plt>
  4131b8:	cbz	x0, 4131d8 <__fxstatat@plt+0x100e8>
  4131bc:	ldrb	w2, [x0]
  4131c0:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  4131c4:	add	x1, x1, #0xb00
  4131c8:	cmp	w2, #0x0
  4131cc:	csel	x0, x1, x0, eq  // eq = none
  4131d0:	ldp	x29, x30, [sp], #16
  4131d4:	ret
  4131d8:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  4131dc:	add	x0, x0, #0xb00
  4131e0:	b	4131d0 <__fxstatat@plt+0x100e0>
  4131e4:	stp	x29, x30, [sp, #-64]!
  4131e8:	mov	x29, sp
  4131ec:	str	x3, [sp, #56]
  4131f0:	mov	w3, #0x0                   	// #0
  4131f4:	tbnz	w2, #6, 413208 <__fxstatat@plt+0x10118>
  4131f8:	bl	403020 <openat@plt>
  4131fc:	bl	40e6b4 <__fxstatat@plt+0xb5c4>
  413200:	ldp	x29, x30, [sp], #64
  413204:	ret
  413208:	add	x3, sp, #0x40
  41320c:	str	x3, [sp, #16]
  413210:	str	x3, [sp, #24]
  413214:	add	x3, sp, #0x30
  413218:	str	x3, [sp, #32]
  41321c:	str	wzr, [sp, #44]
  413220:	str	wzr, [sp, #40]
  413224:	ldr	x3, [sp, #24]
  413228:	sub	x3, x3, #0x8
  41322c:	ldr	w3, [x3]
  413230:	b	4131f8 <__fxstatat@plt+0x10108>
  413234:	stp	x29, x30, [sp, #-32]!
  413238:	mov	x29, sp
  41323c:	str	x19, [sp, #16]
  413240:	mov	x19, x0
  413244:	mov	x0, #0x18                  	// #24
  413248:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  41324c:	str	x19, [x0]
  413250:	str	xzr, [x0, #16]
  413254:	str	xzr, [x0, #8]
  413258:	ldr	x19, [sp, #16]
  41325c:	ldp	x29, x30, [sp], #32
  413260:	ret
  413264:	stp	x29, x30, [sp, #-16]!
  413268:	mov	x29, sp
  41326c:	bl	41346c <__fxstatat@plt+0x1037c>
  413270:	cbz	x0, 413278 <__fxstatat@plt+0x10188>
  413274:	bl	413234 <__fxstatat@plt+0x10144>
  413278:	ldp	x29, x30, [sp], #16
  41327c:	ret
  413280:	ldr	x0, [x0]
  413284:	ret
  413288:	stp	x29, x30, [sp, #-80]!
  41328c:	mov	x29, sp
  413290:	stp	x19, x20, [sp, #16]
  413294:	stp	x21, x22, [sp, #32]
  413298:	stp	x23, x24, [sp, #48]
  41329c:	mov	x23, x0
  4132a0:	mov	x21, x1
  4132a4:	ldr	x24, [x0]
  4132a8:	ldr	x20, [x0, #8]
  4132ac:	ldr	x19, [x0, #16]
  4132b0:	add	x22, x1, #0x1
  4132b4:	b	413310 <__fxstatat@plt+0x10220>
  4132b8:	add	x1, sp, #0x48
  4132bc:	mov	x0, x24
  4132c0:	bl	4136ec <__fxstatat@plt+0x105fc>
  4132c4:	add	x0, sp, #0x48
  4132c8:	ldrb	w1, [x0], #1
  4132cc:	add	x20, x1, x20, lsl #8
  4132d0:	lsl	x19, x19, #8
  4132d4:	add	x19, x19, #0xff
  4132d8:	cmp	x21, x19
  4132dc:	b.hi	4132c8 <__fxstatat@plt+0x101d8>  // b.pmore
  4132e0:	cmp	x19, x21
  4132e4:	b.eq	413338 <__fxstatat@plt+0x10248>  // b.none
  4132e8:	sub	x2, x19, x21
  4132ec:	udiv	x1, x2, x22
  4132f0:	msub	x1, x1, x22, x2
  4132f4:	udiv	x0, x20, x22
  4132f8:	msub	x0, x0, x22, x20
  4132fc:	sub	x19, x19, x1
  413300:	cmp	x20, x19
  413304:	b.ls	413358 <__fxstatat@plt+0x10268>  // b.plast
  413308:	sub	x19, x1, #0x1
  41330c:	mov	x20, x0
  413310:	cmp	x19, x21
  413314:	b.cs	4132e0 <__fxstatat@plt+0x101f0>  // b.hs, b.nlast
  413318:	mov	x3, x19
  41331c:	mov	x2, #0x0                   	// #0
  413320:	lsl	x3, x3, #8
  413324:	add	x3, x3, #0xff
  413328:	add	x2, x2, #0x1
  41332c:	cmp	x21, x3
  413330:	b.hi	413320 <__fxstatat@plt+0x10230>  // b.pmore
  413334:	b	4132b8 <__fxstatat@plt+0x101c8>
  413338:	str	xzr, [x23, #16]
  41333c:	str	xzr, [x23, #8]
  413340:	mov	x0, x20
  413344:	ldp	x19, x20, [sp, #16]
  413348:	ldp	x21, x22, [sp, #32]
  41334c:	ldp	x23, x24, [sp, #48]
  413350:	ldp	x29, x30, [sp], #80
  413354:	ret
  413358:	udiv	x20, x20, x22
  41335c:	str	x20, [x23, #8]
  413360:	udiv	x2, x2, x22
  413364:	str	x2, [x23, #16]
  413368:	mov	x20, x0
  41336c:	b	413340 <__fxstatat@plt+0x10250>
  413370:	stp	x29, x30, [sp, #-32]!
  413374:	mov	x29, sp
  413378:	str	x19, [sp, #16]
  41337c:	mov	x19, x0
  413380:	mov	x2, #0xffffffffffffffff    	// #-1
  413384:	mov	x1, #0x18                  	// #24
  413388:	bl	402f30 <__explicit_bzero_chk@plt>
  41338c:	mov	x0, x19
  413390:	bl	402e00 <free@plt>
  413394:	ldr	x19, [sp, #16]
  413398:	ldp	x29, x30, [sp], #32
  41339c:	ret
  4133a0:	stp	x29, x30, [sp, #-48]!
  4133a4:	mov	x29, sp
  4133a8:	stp	x19, x20, [sp, #16]
  4133ac:	stp	x21, x22, [sp, #32]
  4133b0:	mov	x20, x0
  4133b4:	ldr	x0, [x0]
  4133b8:	bl	413854 <__fxstatat@plt+0x10764>
  4133bc:	mov	w21, w0
  4133c0:	bl	403040 <__errno_location@plt>
  4133c4:	mov	x19, x0
  4133c8:	ldr	w22, [x0]
  4133cc:	mov	x0, x20
  4133d0:	bl	413370 <__fxstatat@plt+0x10280>
  4133d4:	str	w22, [x19]
  4133d8:	mov	w0, w21
  4133dc:	ldp	x19, x20, [sp, #16]
  4133e0:	ldp	x21, x22, [sp, #32]
  4133e4:	ldp	x29, x30, [sp], #48
  4133e8:	ret
  4133ec:	stp	x29, x30, [sp, #-48]!
  4133f0:	mov	x29, sp
  4133f4:	stp	x19, x20, [sp, #16]
  4133f8:	stp	x21, x22, [sp, #32]
  4133fc:	cbz	x0, 41344c <__fxstatat@plt+0x1035c>
  413400:	mov	x19, x0
  413404:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  413408:	ldr	w22, [x0, #1080]
  41340c:	bl	403040 <__errno_location@plt>
  413410:	ldr	w21, [x0]
  413414:	cbnz	w21, 413450 <__fxstatat@plt+0x10360>
  413418:	mov	w2, #0x5                   	// #5
  41341c:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  413420:	add	x1, x1, #0xb08
  413424:	mov	x0, #0x0                   	// #0
  413428:	bl	402f90 <dcgettext@plt>
  41342c:	mov	x20, x0
  413430:	mov	x0, x19
  413434:	bl	40dba0 <__fxstatat@plt+0xaab0>
  413438:	mov	x3, x0
  41343c:	mov	x2, x20
  413440:	mov	w1, w21
  413444:	mov	w0, w22
  413448:	bl	402950 <error@plt>
  41344c:	bl	402ce0 <abort@plt>
  413450:	mov	w2, #0x5                   	// #5
  413454:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  413458:	add	x1, x1, #0xb18
  41345c:	mov	x0, #0x0                   	// #0
  413460:	bl	402f90 <dcgettext@plt>
  413464:	mov	x20, x0
  413468:	b	413430 <__fxstatat@plt+0x10340>
  41346c:	stp	x29, x30, [sp, #-64]!
  413470:	mov	x29, sp
  413474:	stp	x19, x20, [sp, #16]
  413478:	cbz	x1, 4134f0 <__fxstatat@plt+0x10400>
  41347c:	stp	x21, x22, [sp, #32]
  413480:	mov	x21, x0
  413484:	mov	x20, x1
  413488:	cbz	x0, 413560 <__fxstatat@plt+0x10470>
  41348c:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  413490:	add	x1, x1, #0xb28
  413494:	bl	414108 <__fxstatat@plt+0x11018>
  413498:	mov	x22, x0
  41349c:	cbz	x0, 413554 <__fxstatat@plt+0x10464>
  4134a0:	mov	x0, #0x1038                	// #4152
  4134a4:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  4134a8:	mov	x19, x0
  4134ac:	str	x22, [x0]
  4134b0:	adrp	x0, 413000 <__fxstatat@plt+0xff10>
  4134b4:	add	x0, x0, #0x3ec
  4134b8:	str	x0, [x19, #8]
  4134bc:	str	x21, [x19, #16]
  4134c0:	cmp	x20, #0x1, lsl #12
  4134c4:	mov	x3, #0x1000                	// #4096
  4134c8:	csel	x3, x20, x3, ls  // ls = plast
  4134cc:	mov	w2, #0x0                   	// #0
  4134d0:	add	x1, x19, #0x18
  4134d4:	mov	x0, x22
  4134d8:	bl	402a30 <setvbuf@plt>
  4134dc:	ldp	x21, x22, [sp, #32]
  4134e0:	mov	x0, x19
  4134e4:	ldp	x19, x20, [sp, #16]
  4134e8:	ldp	x29, x30, [sp], #64
  4134ec:	ret
  4134f0:	mov	x0, #0x1038                	// #4152
  4134f4:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  4134f8:	mov	x19, x0
  4134fc:	str	xzr, [x0]
  413500:	adrp	x0, 413000 <__fxstatat@plt+0xff10>
  413504:	add	x0, x0, #0x3ec
  413508:	str	x0, [x19, #8]
  41350c:	str	xzr, [x19, #16]
  413510:	b	4134e0 <__fxstatat@plt+0x103f0>
  413514:	mov	x22, #0x800                 	// #2048
  413518:	sub	x22, x22, x20
  41351c:	cmp	x22, #0x10
  413520:	mov	x0, #0x10                  	// #16
  413524:	csel	x22, x22, x0, ls  // ls = plast
  413528:	mov	x1, #0x0                   	// #0
  41352c:	add	x0, sp, #0x30
  413530:	bl	402bf0 <gettimeofday@plt>
  413534:	mov	x2, x22
  413538:	add	x1, sp, #0x30
  41353c:	add	x0, x21, x20
  413540:	bl	4028f0 <memcpy@plt>
  413544:	add	x22, x20, x22
  413548:	cmp	x22, #0x7ff
  41354c:	b.ls	413608 <__fxstatat@plt+0x10518>  // b.plast
  413550:	b	4135d8 <__fxstatat@plt+0x104e8>
  413554:	mov	x19, x0
  413558:	ldp	x21, x22, [sp, #32]
  41355c:	b	4134e0 <__fxstatat@plt+0x103f0>
  413560:	mov	x0, #0x1038                	// #4152
  413564:	bl	40fb90 <__fxstatat@plt+0xcaa0>
  413568:	mov	x19, x0
  41356c:	str	xzr, [x0]
  413570:	adrp	x0, 413000 <__fxstatat@plt+0xff10>
  413574:	add	x0, x0, #0x3ec
  413578:	str	x0, [x19, #8]
  41357c:	str	xzr, [x19, #16]
  413580:	str	xzr, [x19, #24]
  413584:	add	x21, x19, #0x20
  413588:	mov	w1, #0x0                   	// #0
  41358c:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  413590:	add	x0, x0, #0xb30
  413594:	bl	402b30 <open@plt>
  413598:	mov	w22, w0
  41359c:	tbnz	w0, #31, 4135e8 <__fxstatat@plt+0x104f8>
  4135a0:	cmp	x20, #0x800
  4135a4:	mov	x3, #0x1018                	// #4120
  4135a8:	mov	x2, #0x800                 	// #2048
  4135ac:	csel	x2, x20, x2, ls  // ls = plast
  4135b0:	mov	x1, x21
  4135b4:	mov	w0, w22
  4135b8:	bl	402ec0 <__read_chk@plt>
  4135bc:	mov	x20, x0
  4135c0:	mov	w0, w22
  4135c4:	bl	402c90 <close@plt>
  4135c8:	cmp	x20, #0x0
  4135cc:	csel	x20, x20, xzr, ge  // ge = tcont
  4135d0:	cmp	x20, #0x7ff
  4135d4:	b.ls	413514 <__fxstatat@plt+0x10424>  // b.plast
  4135d8:	mov	x0, x21
  4135dc:	bl	413ac0 <__fxstatat@plt+0x109d0>
  4135e0:	ldp	x21, x22, [sp, #32]
  4135e4:	b	4134e0 <__fxstatat@plt+0x103f0>
  4135e8:	mov	x22, #0x10                  	// #16
  4135ec:	mov	x1, #0x0                   	// #0
  4135f0:	add	x0, sp, #0x30
  4135f4:	bl	402bf0 <gettimeofday@plt>
  4135f8:	mov	x2, x22
  4135fc:	add	x1, sp, #0x30
  413600:	mov	x0, x21
  413604:	bl	4028f0 <memcpy@plt>
  413608:	mov	x0, #0x800                 	// #2048
  41360c:	sub	x20, x0, x22
  413610:	cmp	x20, #0x4
  413614:	mov	x0, #0x4                   	// #4
  413618:	csel	x20, x20, x0, ls  // ls = plast
  41361c:	bl	402ad0 <getpid@plt>
  413620:	str	w0, [sp, #48]
  413624:	mov	x2, x20
  413628:	add	x1, sp, #0x30
  41362c:	add	x0, x21, x22
  413630:	bl	4028f0 <memcpy@plt>
  413634:	add	x20, x20, x22
  413638:	cmp	x20, #0x7ff
  41363c:	b.hi	4135d8 <__fxstatat@plt+0x104e8>  // b.pmore
  413640:	mov	x22, #0x800                 	// #2048
  413644:	sub	x22, x22, x20
  413648:	cmp	x22, #0x4
  41364c:	mov	x0, #0x4                   	// #4
  413650:	csel	x22, x22, x0, ls  // ls = plast
  413654:	bl	402b50 <getppid@plt>
  413658:	str	w0, [sp, #48]
  41365c:	mov	x2, x22
  413660:	add	x1, sp, #0x30
  413664:	add	x0, x21, x20
  413668:	bl	4028f0 <memcpy@plt>
  41366c:	add	x20, x20, x22
  413670:	cmp	x20, #0x7ff
  413674:	b.hi	4135d8 <__fxstatat@plt+0x104e8>  // b.pmore
  413678:	mov	x22, #0x800                 	// #2048
  41367c:	sub	x22, x22, x20
  413680:	cmp	x22, #0x4
  413684:	mov	x0, #0x4                   	// #4
  413688:	csel	x22, x22, x0, ls  // ls = plast
  41368c:	bl	4029d0 <getuid@plt>
  413690:	str	w0, [sp, #48]
  413694:	mov	x2, x22
  413698:	add	x1, sp, #0x30
  41369c:	add	x0, x21, x20
  4136a0:	bl	4028f0 <memcpy@plt>
  4136a4:	add	x20, x20, x22
  4136a8:	cmp	x20, #0x7ff
  4136ac:	b.hi	4135d8 <__fxstatat@plt+0x104e8>  // b.pmore
  4136b0:	bl	402e30 <getgid@plt>
  4136b4:	str	w0, [sp, #48]
  4136b8:	mov	x0, #0x800                 	// #2048
  4136bc:	sub	x0, x0, x20
  4136c0:	cmp	x0, #0x4
  4136c4:	mov	x2, #0x4                   	// #4
  4136c8:	csel	x2, x0, x2, ls  // ls = plast
  4136cc:	add	x1, sp, #0x30
  4136d0:	add	x0, x21, x20
  4136d4:	bl	4028f0 <memcpy@plt>
  4136d8:	b	4135d8 <__fxstatat@plt+0x104e8>
  4136dc:	str	x1, [x0, #8]
  4136e0:	ret
  4136e4:	str	x1, [x0, #16]
  4136e8:	ret
  4136ec:	stp	x29, x30, [sp, #-80]!
  4136f0:	mov	x29, sp
  4136f4:	stp	x19, x20, [sp, #16]
  4136f8:	stp	x21, x22, [sp, #32]
  4136fc:	stp	x23, x24, [sp, #48]
  413700:	mov	x21, x0
  413704:	mov	x19, x1
  413708:	mov	x20, x2
  41370c:	ldr	x0, [x0]
  413710:	cbz	x0, 413768 <__fxstatat@plt+0x10678>
  413714:	mov	x23, #0x1                   	// #1
  413718:	ldr	x3, [x21]
  41371c:	mov	x2, x20
  413720:	mov	x1, x23
  413724:	mov	x0, x19
  413728:	bl	402d30 <fread_unlocked@plt>
  41372c:	mov	x22, x0
  413730:	bl	403040 <__errno_location@plt>
  413734:	ldr	w2, [x0]
  413738:	add	x19, x19, x22
  41373c:	subs	x20, x20, x22
  413740:	b.eq	413838 <__fxstatat@plt+0x10748>  // b.none
  413744:	ldr	x1, [x21]
  413748:	ldr	w1, [x1]
  41374c:	ands	w1, w1, #0x20
  413750:	csel	w2, w2, w1, ne  // ne = any
  413754:	str	w2, [x0]
  413758:	ldr	x1, [x21, #8]
  41375c:	ldr	x0, [x21, #16]
  413760:	blr	x1
  413764:	b	413718 <__fxstatat@plt+0x10628>
  413768:	str	x25, [sp, #64]
  41376c:	ldr	x22, [x21, #24]
  413770:	add	x24, x21, #0x838
  413774:	mov	x23, #0x800                 	// #2048
  413778:	add	x25, x21, #0x20
  41377c:	cmp	x2, x22
  413780:	b.hi	4137dc <__fxstatat@plt+0x106ec>  // b.pmore
  413784:	mov	x23, x2
  413788:	b	41379c <__fxstatat@plt+0x106ac>
  41378c:	mov	x1, x24
  413790:	add	x0, x21, #0x20
  413794:	bl	413898 <__fxstatat@plt+0x107a8>
  413798:	mov	x22, #0x800                 	// #2048
  41379c:	sub	x1, x21, x22
  4137a0:	mov	x2, x23
  4137a4:	add	x1, x1, #0x1, lsl #12
  4137a8:	add	x1, x1, #0x38
  4137ac:	mov	x0, x19
  4137b0:	bl	4028f0 <memcpy@plt>
  4137b4:	sub	x22, x22, x23
  4137b8:	str	x22, [x21, #24]
  4137bc:	ldr	x25, [sp, #64]
  4137c0:	b	413838 <__fxstatat@plt+0x10748>
  4137c4:	mov	x1, x24
  4137c8:	mov	x0, x25
  4137cc:	bl	413898 <__fxstatat@plt+0x107a8>
  4137d0:	mov	x22, x23
  4137d4:	cmp	x20, #0x800
  4137d8:	b.ls	41384c <__fxstatat@plt+0x1075c>  // b.plast
  4137dc:	sub	x1, x23, x22
  4137e0:	mov	x2, x22
  4137e4:	add	x1, x24, x1
  4137e8:	mov	x0, x19
  4137ec:	bl	4028f0 <memcpy@plt>
  4137f0:	add	x19, x19, x22
  4137f4:	sub	x20, x20, x22
  4137f8:	tst	x19, #0x7
  4137fc:	b.ne	4137c4 <__fxstatat@plt+0x106d4>  // b.any
  413800:	and	x25, x20, #0x7ff
  413804:	mov	x23, x20
  413808:	add	x20, x20, x19
  41380c:	add	x22, x21, #0x20
  413810:	sub	x19, x20, x23
  413814:	cmp	x25, x23
  413818:	b.eq	41378c <__fxstatat@plt+0x1069c>  // b.none
  41381c:	mov	x1, x19
  413820:	mov	x0, x22
  413824:	bl	413898 <__fxstatat@plt+0x107a8>
  413828:	subs	x23, x23, #0x800
  41382c:	b.ne	413810 <__fxstatat@plt+0x10720>  // b.any
  413830:	str	xzr, [x21, #24]
  413834:	ldr	x25, [sp, #64]
  413838:	ldp	x19, x20, [sp, #16]
  41383c:	ldp	x21, x22, [sp, #32]
  413840:	ldp	x23, x24, [sp, #48]
  413844:	ldp	x29, x30, [sp], #80
  413848:	ret
  41384c:	mov	x23, x20
  413850:	b	413798 <__fxstatat@plt+0x106a8>
  413854:	stp	x29, x30, [sp, #-32]!
  413858:	mov	x29, sp
  41385c:	stp	x19, x20, [sp, #16]
  413860:	mov	x19, x0
  413864:	ldr	x20, [x0]
  413868:	mov	x2, #0xffffffffffffffff    	// #-1
  41386c:	mov	x1, #0x1038                	// #4152
  413870:	bl	402f30 <__explicit_bzero_chk@plt>
  413874:	mov	x0, x19
  413878:	bl	402e00 <free@plt>
  41387c:	mov	w0, #0x0                   	// #0
  413880:	cbz	x20, 41388c <__fxstatat@plt+0x1079c>
  413884:	mov	x0, x20
  413888:	bl	413d10 <__fxstatat@plt+0x10c20>
  41388c:	ldp	x19, x20, [sp, #16]
  413890:	ldp	x29, x30, [sp], #32
  413894:	ret
  413898:	ldr	x2, [x0, #2048]
  41389c:	ldr	x5, [x0, #2056]
  4138a0:	ldr	x9, [x0, #2064]
  4138a4:	add	x9, x9, #0x1
  4138a8:	str	x9, [x0, #2064]
  4138ac:	add	x9, x5, x9
  4138b0:	mov	x6, x0
  4138b4:	add	x8, x0, #0x400
  4138b8:	mov	x7, x1
  4138bc:	mov	x3, x0
  4138c0:	eor	x4, x2, x2, lsl #21
  4138c4:	ldr	x2, [x3, #1024]
  4138c8:	sub	x2, x2, #0x1
  4138cc:	sub	x2, x2, x4
  4138d0:	ldr	x4, [x3]
  4138d4:	and	x5, x4, #0x7f8
  4138d8:	ldr	x5, [x6, x5]
  4138dc:	add	x5, x2, x5
  4138e0:	add	x5, x5, x9
  4138e4:	str	x5, [x3]
  4138e8:	lsr	x5, x5, #8
  4138ec:	and	x5, x5, #0x7f8
  4138f0:	ldr	x9, [x6, x5]
  4138f4:	add	x9, x4, x9
  4138f8:	str	x9, [x7]
  4138fc:	eor	x2, x2, x2, lsr #5
  413900:	ldr	x4, [x3, #1032]
  413904:	add	x2, x2, x4
  413908:	ldr	x5, [x3, #8]
  41390c:	and	x4, x5, #0x7f8
  413910:	ldr	x4, [x6, x4]
  413914:	add	x4, x2, x4
  413918:	add	x4, x4, x9
  41391c:	str	x4, [x3, #8]
  413920:	lsr	x4, x4, #8
  413924:	and	x4, x4, #0x7f8
  413928:	ldr	x9, [x6, x4]
  41392c:	add	x9, x5, x9
  413930:	str	x9, [x7, #8]
  413934:	eor	x2, x2, x2, lsl #12
  413938:	ldr	x4, [x3, #1040]
  41393c:	add	x2, x2, x4
  413940:	ldr	x4, [x3, #16]
  413944:	and	x5, x4, #0x7f8
  413948:	ldr	x5, [x6, x5]
  41394c:	add	x5, x2, x5
  413950:	add	x5, x5, x9
  413954:	str	x5, [x3, #16]
  413958:	lsr	x5, x5, #8
  41395c:	and	x5, x5, #0x7f8
  413960:	ldr	x9, [x6, x5]
  413964:	add	x9, x4, x9
  413968:	str	x9, [x7, #16]
  41396c:	eor	x2, x2, x2, lsr #33
  413970:	ldr	x4, [x3, #1048]
  413974:	add	x2, x2, x4
  413978:	ldr	x5, [x3, #24]
  41397c:	and	x4, x5, #0x7f8
  413980:	ldr	x4, [x6, x4]
  413984:	add	x4, x2, x4
  413988:	add	x4, x4, x9
  41398c:	str	x4, [x3, #24]
  413990:	lsr	x4, x4, #8
  413994:	and	x4, x4, #0x7f8
  413998:	ldr	x9, [x6, x4]
  41399c:	add	x9, x5, x9
  4139a0:	str	x9, [x7, #24]
  4139a4:	add	x7, x7, #0x20
  4139a8:	add	x3, x3, #0x20
  4139ac:	cmp	x3, x8
  4139b0:	b.ne	4138c0 <__fxstatat@plt+0x107d0>  // b.any
  4139b4:	add	x1, x1, #0x400
  4139b8:	mov	x4, x0
  4139bc:	add	x7, x0, #0x400
  4139c0:	eor	x2, x2, x2, lsl #21
  4139c4:	ldr	x3, [x4]
  4139c8:	sub	x3, x3, #0x1
  4139cc:	sub	x2, x3, x2
  4139d0:	ldr	x3, [x4, #1024]
  4139d4:	and	x5, x3, #0x7f8
  4139d8:	ldr	x5, [x6, x5]
  4139dc:	add	x5, x2, x5
  4139e0:	add	x5, x5, x9
  4139e4:	str	x5, [x4, #1024]
  4139e8:	lsr	x5, x5, #8
  4139ec:	and	x5, x5, #0x7f8
  4139f0:	ldr	x8, [x6, x5]
  4139f4:	add	x8, x3, x8
  4139f8:	str	x8, [x1]
  4139fc:	eor	x2, x2, x2, lsr #5
  413a00:	ldr	x3, [x4, #8]
  413a04:	add	x2, x2, x3
  413a08:	ldr	x5, [x4, #1032]
  413a0c:	and	x3, x5, #0x7f8
  413a10:	ldr	x3, [x6, x3]
  413a14:	add	x3, x2, x3
  413a18:	add	x3, x3, x8
  413a1c:	str	x3, [x4, #1032]
  413a20:	lsr	x3, x3, #8
  413a24:	and	x3, x3, #0x7f8
  413a28:	ldr	x8, [x6, x3]
  413a2c:	add	x8, x5, x8
  413a30:	str	x8, [x1, #8]
  413a34:	eor	x2, x2, x2, lsl #12
  413a38:	ldr	x3, [x4, #16]
  413a3c:	add	x2, x2, x3
  413a40:	ldr	x3, [x4, #1040]
  413a44:	and	x5, x3, #0x7f8
  413a48:	ldr	x5, [x6, x5]
  413a4c:	add	x5, x2, x5
  413a50:	add	x5, x5, x8
  413a54:	str	x5, [x4, #1040]
  413a58:	lsr	x5, x5, #8
  413a5c:	and	x5, x5, #0x7f8
  413a60:	ldr	x8, [x6, x5]
  413a64:	add	x8, x3, x8
  413a68:	str	x8, [x1, #16]
  413a6c:	eor	x2, x2, x2, lsr #33
  413a70:	ldr	x3, [x4, #24]
  413a74:	add	x2, x2, x3
  413a78:	ldr	x5, [x4, #1048]
  413a7c:	and	x3, x5, #0x7f8
  413a80:	ldr	x3, [x6, x3]
  413a84:	add	x3, x2, x3
  413a88:	add	x3, x3, x8
  413a8c:	str	x3, [x4, #1048]
  413a90:	lsr	x3, x3, #8
  413a94:	and	x3, x3, #0x7f8
  413a98:	ldr	x9, [x6, x3]
  413a9c:	add	x9, x5, x9
  413aa0:	str	x9, [x1, #24]
  413aa4:	add	x1, x1, #0x20
  413aa8:	add	x4, x4, #0x20
  413aac:	cmp	x4, x7
  413ab0:	b.ne	4139c0 <__fxstatat@plt+0x108d0>  // b.any
  413ab4:	str	x2, [x0, #2048]
  413ab8:	str	x9, [x0, #2056]
  413abc:	ret
  413ac0:	mov	x5, x0
  413ac4:	add	x8, x0, #0x800
  413ac8:	mov	x11, x0
  413acc:	mov	x3, #0xc0ab                	// #49323
  413ad0:	movk	x3, #0x6c44, lsl #16
  413ad4:	movk	x3, #0x704f, lsl #32
  413ad8:	movk	x3, #0x98f5, lsl #48
  413adc:	mov	x1, #0x89ed                	// #35309
  413ae0:	movk	x1, #0xcbfc, lsl #16
  413ae4:	movk	x1, #0x5bf2, lsl #32
  413ae8:	movk	x1, #0xae98, lsl #48
  413aec:	mov	x4, #0x9315                	// #37653
  413af0:	movk	x4, #0xa5a0, lsl #16
  413af4:	movk	x4, #0x4a0f, lsl #32
  413af8:	movk	x4, #0x48fe, lsl #48
  413afc:	mov	x2, #0xe0ce                	// #57550
  413b00:	movk	x2, #0x8355, lsl #16
  413b04:	movk	x2, #0x53db, lsl #32
  413b08:	movk	x2, #0x82f0, lsl #48
  413b0c:	mov	x10, #0x5524                	// #21796
  413b10:	movk	x10, #0x4a59, lsl #16
  413b14:	movk	x10, #0x2e82, lsl #32
  413b18:	movk	x10, #0xb29b, lsl #48
  413b1c:	mov	x7, #0x12a0                	// #4768
  413b20:	movk	x7, #0x3d47, lsl #16
  413b24:	movk	x7, #0xa505, lsl #32
  413b28:	movk	x7, #0x8c0e, lsl #48
  413b2c:	mov	x6, #0xc862                	// #51298
  413b30:	movk	x6, #0xc73a, lsl #16
  413b34:	movk	x6, #0xb322, lsl #32
  413b38:	movk	x6, #0xb9f8, lsl #48
  413b3c:	mov	x9, #0x4b7c                	// #19324
  413b40:	movk	x9, #0xa288, lsl #16
  413b44:	movk	x9, #0x4677, lsl #32
  413b48:	movk	x9, #0x647c, lsl #48
  413b4c:	ldr	x12, [x11, #32]
  413b50:	add	x2, x2, x12
  413b54:	ldr	x12, [x11, #40]
  413b58:	add	x4, x4, x12
  413b5c:	ldr	x12, [x11, #48]
  413b60:	add	x1, x1, x12
  413b64:	ldr	x12, [x11, #56]
  413b68:	add	x3, x3, x12
  413b6c:	ldr	x12, [x11]
  413b70:	sub	x12, x12, x2
  413b74:	add	x9, x12, x9
  413b78:	eor	x4, x4, x3, lsr #9
  413b7c:	add	x3, x3, x9
  413b80:	ldr	x12, [x11, #8]
  413b84:	sub	x12, x12, x4
  413b88:	add	x6, x12, x6
  413b8c:	eor	x1, x1, x9, lsl #9
  413b90:	add	x9, x9, x6
  413b94:	ldr	x12, [x11, #16]
  413b98:	sub	x12, x12, x1
  413b9c:	add	x7, x12, x7
  413ba0:	eor	x3, x3, x6, lsr #23
  413ba4:	add	x6, x6, x7
  413ba8:	ldr	x12, [x11, #24]
  413bac:	sub	x12, x12, x3
  413bb0:	add	x10, x12, x10
  413bb4:	eor	x9, x9, x7, lsl #15
  413bb8:	add	x7, x7, x10
  413bbc:	sub	x2, x2, x9
  413bc0:	eor	x6, x6, x10, lsr #14
  413bc4:	add	x10, x10, x2
  413bc8:	sub	x4, x4, x6
  413bcc:	eor	x7, x7, x2, lsl #20
  413bd0:	add	x2, x2, x4
  413bd4:	sub	x1, x1, x7
  413bd8:	eor	x10, x10, x4, lsr #17
  413bdc:	add	x4, x4, x1
  413be0:	sub	x3, x3, x10
  413be4:	eor	x2, x2, x1, lsl #14
  413be8:	add	x1, x1, x3
  413bec:	str	x9, [x11]
  413bf0:	str	x6, [x11, #8]
  413bf4:	str	x7, [x11, #16]
  413bf8:	str	x10, [x11, #24]
  413bfc:	str	x2, [x11, #32]
  413c00:	str	x4, [x11, #40]
  413c04:	str	x1, [x11, #48]
  413c08:	str	x3, [x11, #56]
  413c0c:	add	x11, x11, #0x40
  413c10:	cmp	x11, x8
  413c14:	b.ne	413b4c <__fxstatat@plt+0x10a5c>  // b.any
  413c18:	ldr	x11, [x5, #32]
  413c1c:	add	x2, x2, x11
  413c20:	ldr	x11, [x5, #40]
  413c24:	add	x4, x4, x11
  413c28:	ldr	x11, [x5, #48]
  413c2c:	add	x1, x1, x11
  413c30:	ldr	x11, [x5, #56]
  413c34:	add	x3, x3, x11
  413c38:	ldr	x11, [x5]
  413c3c:	sub	x11, x11, x2
  413c40:	add	x9, x11, x9
  413c44:	eor	x4, x4, x3, lsr #9
  413c48:	add	x3, x3, x9
  413c4c:	ldr	x11, [x5, #8]
  413c50:	sub	x11, x11, x4
  413c54:	add	x6, x11, x6
  413c58:	eor	x1, x1, x9, lsl #9
  413c5c:	add	x9, x9, x6
  413c60:	ldr	x11, [x5, #16]
  413c64:	sub	x11, x11, x1
  413c68:	add	x7, x11, x7
  413c6c:	eor	x3, x3, x6, lsr #23
  413c70:	add	x6, x6, x7
  413c74:	ldr	x11, [x5, #24]
  413c78:	sub	x11, x11, x3
  413c7c:	add	x10, x11, x10
  413c80:	eor	x9, x9, x7, lsl #15
  413c84:	add	x7, x7, x10
  413c88:	sub	x2, x2, x9
  413c8c:	eor	x6, x6, x10, lsr #14
  413c90:	add	x10, x10, x2
  413c94:	sub	x4, x4, x6
  413c98:	eor	x7, x7, x2, lsl #20
  413c9c:	add	x2, x2, x4
  413ca0:	sub	x1, x1, x7
  413ca4:	eor	x10, x10, x4, lsr #17
  413ca8:	add	x4, x4, x1
  413cac:	sub	x3, x3, x10
  413cb0:	eor	x2, x2, x1, lsl #14
  413cb4:	add	x1, x1, x3
  413cb8:	str	x9, [x5]
  413cbc:	str	x6, [x5, #8]
  413cc0:	str	x7, [x5, #16]
  413cc4:	str	x10, [x5, #24]
  413cc8:	str	x2, [x5, #32]
  413ccc:	str	x4, [x5, #40]
  413cd0:	str	x1, [x5, #48]
  413cd4:	str	x3, [x5, #56]
  413cd8:	add	x5, x5, #0x40
  413cdc:	cmp	x5, x8
  413ce0:	b.ne	413c18 <__fxstatat@plt+0x10b28>  // b.any
  413ce4:	str	xzr, [x0, #2064]
  413ce8:	str	xzr, [x0, #2056]
  413cec:	str	xzr, [x0, #2048]
  413cf0:	ret
  413cf4:	stp	x29, x30, [sp, #-16]!
  413cf8:	mov	x29, sp
  413cfc:	mov	w2, #0x3                   	// #3
  413d00:	mov	w1, #0x0                   	// #0
  413d04:	bl	413db0 <__fxstatat@plt+0x10cc0>
  413d08:	ldp	x29, x30, [sp], #16
  413d0c:	ret
  413d10:	stp	x29, x30, [sp, #-48]!
  413d14:	mov	x29, sp
  413d18:	stp	x19, x20, [sp, #16]
  413d1c:	mov	x19, x0
  413d20:	bl	402aa0 <fileno@plt>
  413d24:	tbnz	w0, #31, 413d80 <__fxstatat@plt+0x10c90>
  413d28:	mov	x0, x19
  413d2c:	bl	402fb0 <__freading@plt>
  413d30:	cbz	w0, 413d50 <__fxstatat@plt+0x10c60>
  413d34:	mov	x0, x19
  413d38:	bl	402aa0 <fileno@plt>
  413d3c:	mov	w2, #0x1                   	// #1
  413d40:	mov	x1, #0x0                   	// #0
  413d44:	bl	402a60 <lseek@plt>
  413d48:	cmn	x0, #0x1
  413d4c:	b.eq	413d9c <__fxstatat@plt+0x10cac>  // b.none
  413d50:	mov	x0, x19
  413d54:	bl	410184 <__fxstatat@plt+0xd094>
  413d58:	cbz	w0, 413d9c <__fxstatat@plt+0x10cac>
  413d5c:	str	x21, [sp, #32]
  413d60:	bl	403040 <__errno_location@plt>
  413d64:	mov	x20, x0
  413d68:	ldr	w21, [x0]
  413d6c:	mov	x0, x19
  413d70:	bl	402ac0 <fclose@plt>
  413d74:	cbnz	w21, 413d8c <__fxstatat@plt+0x10c9c>
  413d78:	ldr	x21, [sp, #32]
  413d7c:	b	413da4 <__fxstatat@plt+0x10cb4>
  413d80:	mov	x0, x19
  413d84:	bl	402ac0 <fclose@plt>
  413d88:	b	413da4 <__fxstatat@plt+0x10cb4>
  413d8c:	str	w21, [x20]
  413d90:	mov	w0, #0xffffffff            	// #-1
  413d94:	ldr	x21, [sp, #32]
  413d98:	b	413da4 <__fxstatat@plt+0x10cb4>
  413d9c:	mov	x0, x19
  413da0:	bl	402ac0 <fclose@plt>
  413da4:	ldp	x19, x20, [sp, #16]
  413da8:	ldp	x29, x30, [sp], #48
  413dac:	ret
  413db0:	stp	x29, x30, [sp, #-112]!
  413db4:	mov	x29, sp
  413db8:	stp	x19, x20, [sp, #16]
  413dbc:	mov	w19, w0
  413dc0:	str	x2, [sp, #80]
  413dc4:	str	x3, [sp, #88]
  413dc8:	str	x4, [sp, #96]
  413dcc:	str	x5, [sp, #104]
  413dd0:	add	x0, sp, #0x70
  413dd4:	str	x0, [sp, #48]
  413dd8:	str	x0, [sp, #56]
  413ddc:	add	x0, sp, #0x50
  413de0:	str	x0, [sp, #64]
  413de4:	mov	w0, #0xffffffe0            	// #-32
  413de8:	str	w0, [sp, #72]
  413dec:	str	wzr, [sp, #76]
  413df0:	cbz	w1, 413e34 <__fxstatat@plt+0x10d44>
  413df4:	cmp	w1, #0x406
  413df8:	b.eq	413e9c <__fxstatat@plt+0x10dac>  // b.none
  413dfc:	cmp	w1, #0xb
  413e00:	b.gt	413ffc <__fxstatat@plt+0x10f0c>
  413e04:	tbz	w1, #31, 413fd8 <__fxstatat@plt+0x10ee8>
  413e08:	ldr	w2, [sp, #72]
  413e0c:	ldr	x0, [sp, #48]
  413e10:	tbnz	w2, #31, 414090 <__fxstatat@plt+0x10fa0>
  413e14:	add	x2, x0, #0xf
  413e18:	and	x2, x2, #0xfffffffffffffff8
  413e1c:	str	x2, [sp, #48]
  413e20:	ldr	x2, [x0]
  413e24:	mov	w0, w19
  413e28:	bl	402ed0 <fcntl@plt>
  413e2c:	mov	w20, w0
  413e30:	b	413e60 <__fxstatat@plt+0x10d70>
  413e34:	ldr	w1, [sp, #72]
  413e38:	ldr	x0, [sp, #48]
  413e3c:	tbnz	w1, #31, 413e70 <__fxstatat@plt+0x10d80>
  413e40:	add	x1, x0, #0xb
  413e44:	and	x1, x1, #0xfffffffffffffff8
  413e48:	str	x1, [sp, #48]
  413e4c:	ldr	w2, [x0]
  413e50:	mov	w1, #0x0                   	// #0
  413e54:	mov	w0, w19
  413e58:	bl	402ed0 <fcntl@plt>
  413e5c:	mov	w20, w0
  413e60:	mov	w0, w20
  413e64:	ldp	x19, x20, [sp, #16]
  413e68:	ldp	x29, x30, [sp], #112
  413e6c:	ret
  413e70:	add	w2, w1, #0x8
  413e74:	str	w2, [sp, #72]
  413e78:	cmp	w2, #0x0
  413e7c:	b.le	413e90 <__fxstatat@plt+0x10da0>
  413e80:	add	x1, x0, #0xb
  413e84:	and	x1, x1, #0xfffffffffffffff8
  413e88:	str	x1, [sp, #48]
  413e8c:	b	413e4c <__fxstatat@plt+0x10d5c>
  413e90:	ldr	x0, [sp, #56]
  413e94:	add	x0, x0, w1, sxtw
  413e98:	b	413e4c <__fxstatat@plt+0x10d5c>
  413e9c:	str	x21, [sp, #32]
  413ea0:	ldr	w1, [sp, #72]
  413ea4:	ldr	x0, [sp, #48]
  413ea8:	tbnz	w1, #31, 413ef4 <__fxstatat@plt+0x10e04>
  413eac:	add	x1, x0, #0xb
  413eb0:	and	x1, x1, #0xfffffffffffffff8
  413eb4:	str	x1, [sp, #48]
  413eb8:	ldr	w21, [x0]
  413ebc:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  413ec0:	ldr	w0, [x0, #2708]
  413ec4:	tbnz	w0, #31, 413f84 <__fxstatat@plt+0x10e94>
  413ec8:	mov	w2, w21
  413ecc:	mov	w1, #0x406                 	// #1030
  413ed0:	mov	w0, w19
  413ed4:	bl	402ed0 <fcntl@plt>
  413ed8:	mov	w20, w0
  413edc:	tbnz	w0, #31, 413f20 <__fxstatat@plt+0x10e30>
  413ee0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  413ee4:	mov	w1, #0x1                   	// #1
  413ee8:	str	w1, [x0, #2708]
  413eec:	ldr	x21, [sp, #32]
  413ef0:	b	413e60 <__fxstatat@plt+0x10d70>
  413ef4:	add	w2, w1, #0x8
  413ef8:	str	w2, [sp, #72]
  413efc:	cmp	w2, #0x0
  413f00:	b.le	413f14 <__fxstatat@plt+0x10e24>
  413f04:	add	x1, x0, #0xb
  413f08:	and	x1, x1, #0xfffffffffffffff8
  413f0c:	str	x1, [sp, #48]
  413f10:	b	413eb8 <__fxstatat@plt+0x10dc8>
  413f14:	ldr	x0, [sp, #56]
  413f18:	add	x0, x0, w1, sxtw
  413f1c:	b	413eb8 <__fxstatat@plt+0x10dc8>
  413f20:	bl	403040 <__errno_location@plt>
  413f24:	ldr	w0, [x0]
  413f28:	cmp	w0, #0x16
  413f2c:	b.ne	413ee0 <__fxstatat@plt+0x10df0>  // b.any
  413f30:	mov	w2, w21
  413f34:	mov	w1, #0x0                   	// #0
  413f38:	mov	w0, w19
  413f3c:	bl	402ed0 <fcntl@plt>
  413f40:	mov	w20, w0
  413f44:	tbnz	w0, #31, 4140bc <__fxstatat@plt+0x10fcc>
  413f48:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  413f4c:	mov	w1, #0xffffffff            	// #-1
  413f50:	str	w1, [x0, #2708]
  413f54:	mov	w1, #0x1                   	// #1
  413f58:	mov	w0, w20
  413f5c:	bl	402ed0 <fcntl@plt>
  413f60:	tbnz	w0, #31, 413fb4 <__fxstatat@plt+0x10ec4>
  413f64:	orr	w2, w0, #0x1
  413f68:	mov	w1, #0x2                   	// #2
  413f6c:	mov	w0, w20
  413f70:	bl	402ed0 <fcntl@plt>
  413f74:	cmn	w0, #0x1
  413f78:	b.eq	413fb4 <__fxstatat@plt+0x10ec4>  // b.none
  413f7c:	ldr	x21, [sp, #32]
  413f80:	b	413e60 <__fxstatat@plt+0x10d70>
  413f84:	mov	w2, w21
  413f88:	mov	w1, #0x0                   	// #0
  413f8c:	mov	w0, w19
  413f90:	bl	402ed0 <fcntl@plt>
  413f94:	mov	w20, w0
  413f98:	tbnz	w0, #31, 4140c4 <__fxstatat@plt+0x10fd4>
  413f9c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  413fa0:	ldr	w0, [x0, #2708]
  413fa4:	cmn	w0, #0x1
  413fa8:	b.eq	413f54 <__fxstatat@plt+0x10e64>  // b.none
  413fac:	ldr	x21, [sp, #32]
  413fb0:	b	413e60 <__fxstatat@plt+0x10d70>
  413fb4:	bl	403040 <__errno_location@plt>
  413fb8:	mov	x19, x0
  413fbc:	ldr	w21, [x0]
  413fc0:	mov	w0, w20
  413fc4:	bl	402c90 <close@plt>
  413fc8:	str	w21, [x19]
  413fcc:	mov	w20, #0xffffffff            	// #-1
  413fd0:	ldr	x21, [sp, #32]
  413fd4:	b	413e60 <__fxstatat@plt+0x10d70>
  413fd8:	mov	x2, #0x1                   	// #1
  413fdc:	lsl	x2, x2, x1
  413fe0:	mov	x0, #0x515                 	// #1301
  413fe4:	tst	x2, x0
  413fe8:	b.ne	414038 <__fxstatat@plt+0x10f48>  // b.any
  413fec:	mov	x0, #0xa0a                 	// #2570
  413ff0:	tst	x2, x0
  413ff4:	b.ne	414028 <__fxstatat@plt+0x10f38>  // b.any
  413ff8:	b	413e08 <__fxstatat@plt+0x10d18>
  413ffc:	sub	w0, w1, #0x400
  414000:	cmp	w0, #0xa
  414004:	b.hi	413e08 <__fxstatat@plt+0x10d18>  // b.pmore
  414008:	mov	x2, #0x1                   	// #1
  41400c:	lsl	x2, x2, x0
  414010:	mov	x0, #0x2c5                 	// #709
  414014:	tst	x2, x0
  414018:	b.ne	414038 <__fxstatat@plt+0x10f48>  // b.any
  41401c:	mov	x0, #0x502                 	// #1282
  414020:	tst	x2, x0
  414024:	b.eq	413e08 <__fxstatat@plt+0x10d18>  // b.none
  414028:	mov	w0, w19
  41402c:	bl	402ed0 <fcntl@plt>
  414030:	mov	w20, w0
  414034:	b	413e60 <__fxstatat@plt+0x10d70>
  414038:	ldr	w2, [sp, #72]
  41403c:	ldr	x0, [sp, #48]
  414040:	tbnz	w2, #31, 414064 <__fxstatat@plt+0x10f74>
  414044:	add	x2, x0, #0xb
  414048:	and	x2, x2, #0xfffffffffffffff8
  41404c:	str	x2, [sp, #48]
  414050:	ldr	w2, [x0]
  414054:	mov	w0, w19
  414058:	bl	402ed0 <fcntl@plt>
  41405c:	mov	w20, w0
  414060:	b	413e60 <__fxstatat@plt+0x10d70>
  414064:	add	w3, w2, #0x8
  414068:	str	w3, [sp, #72]
  41406c:	cmp	w3, #0x0
  414070:	b.le	414084 <__fxstatat@plt+0x10f94>
  414074:	add	x2, x0, #0xb
  414078:	and	x2, x2, #0xfffffffffffffff8
  41407c:	str	x2, [sp, #48]
  414080:	b	414050 <__fxstatat@plt+0x10f60>
  414084:	ldr	x0, [sp, #56]
  414088:	add	x0, x0, w2, sxtw
  41408c:	b	414050 <__fxstatat@plt+0x10f60>
  414090:	add	w3, w2, #0x8
  414094:	str	w3, [sp, #72]
  414098:	cmp	w3, #0x0
  41409c:	b.le	4140b0 <__fxstatat@plt+0x10fc0>
  4140a0:	add	x2, x0, #0xf
  4140a4:	and	x2, x2, #0xfffffffffffffff8
  4140a8:	str	x2, [sp, #48]
  4140ac:	b	413e20 <__fxstatat@plt+0x10d30>
  4140b0:	ldr	x0, [sp, #56]
  4140b4:	add	x0, x0, w2, sxtw
  4140b8:	b	413e20 <__fxstatat@plt+0x10d30>
  4140bc:	ldr	x21, [sp, #32]
  4140c0:	b	413e60 <__fxstatat@plt+0x10d70>
  4140c4:	ldr	x21, [sp, #32]
  4140c8:	b	413e60 <__fxstatat@plt+0x10d70>
  4140cc:	mov	w1, w0
  4140d0:	cmp	w0, #0x26
  4140d4:	b.eq	414100 <__fxstatat@plt+0x11010>  // b.none
  4140d8:	b.gt	4140f4 <__fxstatat@plt+0x11004>
  4140dc:	mov	w0, #0x0                   	// #0
  4140e0:	cmp	w1, #0x10
  4140e4:	b.eq	4140f0 <__fxstatat@plt+0x11000>  // b.none
  4140e8:	cmp	w1, #0x16
  4140ec:	cset	w0, ne  // ne = any
  4140f0:	ret
  4140f4:	cmp	w0, #0x5f
  4140f8:	cset	w0, ne  // ne = any
  4140fc:	b	4140f0 <__fxstatat@plt+0x11000>
  414100:	mov	w0, #0x0                   	// #0
  414104:	b	4140f0 <__fxstatat@plt+0x11000>
  414108:	stp	x29, x30, [sp, #-48]!
  41410c:	mov	x29, sp
  414110:	stp	x19, x20, [sp, #16]
  414114:	mov	x20, x1
  414118:	bl	402af0 <fopen@plt>
  41411c:	mov	x19, x0
  414120:	cbz	x0, 414130 <__fxstatat@plt+0x11040>
  414124:	bl	402aa0 <fileno@plt>
  414128:	cmp	w0, #0x2
  41412c:	b.ls	414140 <__fxstatat@plt+0x11050>  // b.plast
  414130:	mov	x0, x19
  414134:	ldp	x19, x20, [sp, #16]
  414138:	ldp	x29, x30, [sp], #48
  41413c:	ret
  414140:	str	x21, [sp, #32]
  414144:	bl	413cf4 <__fxstatat@plt+0x10c04>
  414148:	mov	w21, w0
  41414c:	tbnz	w0, #31, 414178 <__fxstatat@plt+0x11088>
  414150:	mov	x0, x19
  414154:	bl	413d10 <__fxstatat@plt+0x10c20>
  414158:	cbnz	w0, 41419c <__fxstatat@plt+0x110ac>
  41415c:	mov	x1, x20
  414160:	mov	w0, w21
  414164:	bl	402be0 <fdopen@plt>
  414168:	mov	x19, x0
  41416c:	cbz	x0, 41419c <__fxstatat@plt+0x110ac>
  414170:	ldr	x21, [sp, #32]
  414174:	b	414130 <__fxstatat@plt+0x11040>
  414178:	bl	403040 <__errno_location@plt>
  41417c:	mov	x20, x0
  414180:	ldr	w21, [x0]
  414184:	mov	x0, x19
  414188:	bl	413d10 <__fxstatat@plt+0x10c20>
  41418c:	str	w21, [x20]
  414190:	mov	x19, #0x0                   	// #0
  414194:	ldr	x21, [sp, #32]
  414198:	b	414130 <__fxstatat@plt+0x11040>
  41419c:	bl	403040 <__errno_location@plt>
  4141a0:	mov	x19, x0
  4141a4:	ldr	w20, [x0]
  4141a8:	mov	w0, w21
  4141ac:	bl	402c90 <close@plt>
  4141b0:	str	w20, [x19]
  4141b4:	mov	x19, #0x0                   	// #0
  4141b8:	ldr	x21, [sp, #32]
  4141bc:	b	414130 <__fxstatat@plt+0x11040>
  4141c0:	stp	x29, x30, [sp, #-64]!
  4141c4:	mov	x29, sp
  4141c8:	stp	x19, x20, [sp, #16]
  4141cc:	adrp	x20, 42a000 <__fxstatat@plt+0x26f10>
  4141d0:	add	x20, x20, #0xdd0
  4141d4:	stp	x21, x22, [sp, #32]
  4141d8:	adrp	x21, 42a000 <__fxstatat@plt+0x26f10>
  4141dc:	add	x21, x21, #0xdc8
  4141e0:	sub	x20, x20, x21
  4141e4:	mov	w22, w0
  4141e8:	stp	x23, x24, [sp, #48]
  4141ec:	mov	x23, x1
  4141f0:	mov	x24, x2
  4141f4:	bl	4028a8 <mbrtowc@plt-0x38>
  4141f8:	cmp	xzr, x20, asr #3
  4141fc:	b.eq	414228 <__fxstatat@plt+0x11138>  // b.none
  414200:	asr	x20, x20, #3
  414204:	mov	x19, #0x0                   	// #0
  414208:	ldr	x3, [x21, x19, lsl #3]
  41420c:	mov	x2, x24
  414210:	add	x19, x19, #0x1
  414214:	mov	x1, x23
  414218:	mov	w0, w22
  41421c:	blr	x3
  414220:	cmp	x20, x19
  414224:	b.ne	414208 <__fxstatat@plt+0x11118>  // b.any
  414228:	ldp	x19, x20, [sp, #16]
  41422c:	ldp	x21, x22, [sp, #32]
  414230:	ldp	x23, x24, [sp, #48]
  414234:	ldp	x29, x30, [sp], #64
  414238:	ret
  41423c:	nop
  414240:	ret
  414244:	nop
  414248:	adrp	x2, 42b000 <__fxstatat@plt+0x27f10>
  41424c:	mov	x1, #0x0                   	// #0
  414250:	ldr	x2, [x2, #1048]
  414254:	b	4029f0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000414258 <.fini>:
  414258:	stp	x29, x30, [sp, #-16]!
  41425c:	mov	x29, sp
  414260:	ldp	x29, x30, [sp], #16
  414264:	ret
