[03/18 15:12:27      0] 
[03/18 15:12:27      0] Cadence Innovus(TM) Implementation System.
[03/18 15:12:27      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/18 15:12:27      0] 
[03/18 15:12:27      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/18 15:12:27      0] Options:	
[03/18 15:12:27      0] Date:		Tue Mar 18 15:12:27 2025
[03/18 15:12:27      0] Host:		ieng6-ece-01.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/18 15:12:27      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/18 15:12:27      0] 
[03/18 15:12:27      0] License:
[03/18 15:12:27      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/18 15:12:27      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/18 15:12:28      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/18 15:12:28      0] 
[03/18 15:12:28      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/18 15:12:28      0] 
[03/18 15:12:28      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/18 15:12:28      0] 
[03/18 15:12:37      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/18 15:12:37      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/18 15:12:37      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/18 15:12:37      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/18 15:12:37      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/18 15:12:37      7] @(#)CDS: CPE v15.23-s045
[03/18 15:12:37      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/18 15:12:37      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/18 15:12:37      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/18 15:12:37      7] @(#)CDS: RCDB 11.7
[03/18 15:12:37      7] --- Running on ieng6-ece-01.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/18 15:12:37      8] Create and set the environment variable TMPDIR to /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr.

[03/18 15:12:37      8] 
[03/18 15:12:37      8] **INFO:  MMMC transition support version v31-84 
[03/18 15:12:37      8] 
[03/18 15:12:37      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/18 15:12:37      8] <CMD> suppressMessage ENCEXT-2799
[03/18 15:12:37      8] <CMD> getDrawView
[03/18 15:12:37      8] <CMD> loadWorkspace -name Physical
[03/18 15:12:38      8] <CMD> win
[03/18 15:12:46     10] <CMD> set init_pwr_net VDD
[03/18 15:12:46     10] <CMD> set init_gnd_net VSS
[03/18 15:12:46     10] <CMD> set init_verilog ./netlist/sram_w16.v
[03/18 15:12:46     10] <CMD> set init_design_netlisttype Verilog
[03/18 15:12:46     10] <CMD> set init_design_settop 1
[03/18 15:12:46     10] <CMD> set init_top_cell sram_w16
[03/18 15:12:46     10] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/18 15:12:46     10] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/18 15:12:46     10] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/18 15:12:46     10] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/18 15:12:46     10] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/18 15:12:46     10] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/18 15:12:46     10] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/18 15:12:46     10] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/18 15:12:46     10] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/18 15:12:46     10] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/18 15:12:46     10] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/18 15:12:46     10] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/18 15:12:46     10] 
[03/18 15:12:46     10] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/18 15:12:46     10] 
[03/18 15:12:46     10] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/18 15:12:46     10] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/18 15:12:46     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/18 15:12:46     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/18 15:12:46     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/18 15:12:46     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/18 15:12:46     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/18 15:12:46     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/18 15:12:46     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/18 15:12:46     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/18 15:12:46     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/18 15:12:46     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/18 15:12:46     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/18 15:12:46     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/18 15:12:46     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/18 15:12:46     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/18 15:12:46     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/18 15:12:46     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/18 15:12:46     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/18 15:12:46     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/18 15:12:46     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 15:12:46     10] The LEF parser will ignore this statement.
[03/18 15:12:46     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/18 15:12:46     10] Set DBUPerIGU to M2 pitch 400.
[03/18 15:12:46     10] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/18 15:12:46     10] Type 'man IMPLF-200' for more detail.
[03/18 15:12:46     10] 
[03/18 15:12:46     10] viaInitial starts at Tue Mar 18 15:12:46 2025
viaInitial ends at Tue Mar 18 15:12:46 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/18 15:12:46     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/18 15:12:46     10] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/18 15:12:47     11] Read 811 cells in library 'tcbn65gpluswc' 
[03/18 15:12:47     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/18 15:12:48     12] Read 811 cells in library 'tcbn65gplusbc' 
[03/18 15:12:48     12] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.35min, fe_mem=470.7M) ***
[03/18 15:12:48     12] *** Begin netlist parsing (mem=470.7M) ***
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/18 15:12:48     12] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/18 15:12:48     12] To increase the message display limit, refer to the product command reference manual.
[03/18 15:12:48     12] Created 811 new cells from 2 timing libraries.
[03/18 15:12:48     12] Reading netlist ...
[03/18 15:12:48     12] Backslashed names will retain backslash and a trailing blank character.
[03/18 15:12:48     12] Reading verilog netlist './netlist/sram_w16.v'
[03/18 15:12:48     12] 
[03/18 15:12:48     12] *** Memory Usage v#1 (Current mem = 470.691M, initial mem = 149.258M) ***
[03/18 15:12:48     12] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=470.7M) ***
[03/18 15:12:48     12] Set top cell to sram_w16.
[03/18 15:12:48     13] Hooked 1622 DB cells to tlib cells.
[03/18 15:12:48     13] Starting recursive module instantiation check.
[03/18 15:12:48     13] No recursion found.
[03/18 15:12:48     13] Building hierarchical netlist for Cell sram_w16 ...
[03/18 15:12:48     13] *** Netlist is unique.
[03/18 15:12:48     13] ** info: there are 1658 modules.
[03/18 15:12:48     13] ** info: there are 3751 stdCell insts.
[03/18 15:12:48     13] 
[03/18 15:12:48     13] *** Memory Usage v#1 (Current mem = 525.453M, initial mem = 149.258M) ***
[03/18 15:12:48     13] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 15:12:48     13] Type 'man IMPFP-3961' for more detail.
[03/18 15:12:48     13] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 15:12:48     13] Type 'man IMPFP-3961' for more detail.
[03/18 15:12:48     13] Set Default Net Delay as 1000 ps.
[03/18 15:12:48     13] Set Default Net Load as 0.5 pF. 
[03/18 15:12:48     13] Set Default Input Pin Transition as 0.1 ps.
[03/18 15:12:49     13] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/18 15:12:49     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/18 15:12:49     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 15:12:49     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 15:12:49     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 15:12:49     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 15:12:49     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/18 15:12:49     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 15:12:49     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 15:12:49     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 15:12:49     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 15:12:49     13] Importing multi-corner RC tables ... 
[03/18 15:12:49     13] Summary of Active RC-Corners : 
[03/18 15:12:49     13]  
[03/18 15:12:49     13]  Analysis View: WC_VIEW
[03/18 15:12:49     13]     RC-Corner Name        : Cmax
[03/18 15:12:49     13]     RC-Corner Index       : 0
[03/18 15:12:49     13]     RC-Corner Temperature : 125 Celsius
[03/18 15:12:49     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/18 15:12:49     13]     RC-Corner PreRoute Res Factor         : 1
[03/18 15:12:49     13]     RC-Corner PreRoute Cap Factor         : 1
[03/18 15:12:49     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 15:12:49     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 15:12:49     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 15:12:49     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 15:12:49     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 15:12:49     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 15:12:49     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 15:12:49     13]  
[03/18 15:12:49     13]  Analysis View: BC_VIEW
[03/18 15:12:49     13]     RC-Corner Name        : Cmin
[03/18 15:12:49     13]     RC-Corner Index       : 1
[03/18 15:12:49     13]     RC-Corner Temperature : -40 Celsius
[03/18 15:12:49     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/18 15:12:49     13]     RC-Corner PreRoute Res Factor         : 1
[03/18 15:12:49     13]     RC-Corner PreRoute Cap Factor         : 1
[03/18 15:12:49     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 15:12:49     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 15:12:49     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 15:12:49     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 15:12:49     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 15:12:49     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 15:12:49     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 15:12:49     13] *Info: initialize multi-corner CTS.
[03/18 15:12:49     13] Reading timing constraints file './constraints/sram_w16.sdc' ...
[03/18 15:12:49     13] Current (total cpu=0:00:13.5, real=0:00:22.0, peak res=272.8M, current mem=644.1M)
[03/18 15:12:49     13] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ./constraints/sram_w16.sdc, Line 7).
[03/18 15:12:49     13] 
[03/18 15:12:49     13] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File ./constraints/sram_w16.sdc, Line 7).
[03/18 15:12:49     13] 
[03/18 15:12:49     13] **ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File ./constraints/sram_w16.sdc, Line 7).
[03/18 15:12:49     13] 
[03/18 15:12:49     13] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ./constraints/sram_w16.sdc, Line 9).
[03/18 15:12:49     13] 
[03/18 15:12:49     13] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File ./constraints/sram_w16.sdc, Line 9).
[03/18 15:12:49     13] 
[03/18 15:12:49     13] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File ./constraints/sram_w16.sdc, Line 9).
[03/18 15:12:49     13] 
[03/18 15:12:49     13] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ./constraints/sram_w16.sdc, Line 10).
[03/18 15:12:49     13] 
[03/18 15:12:49     13] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File ./constraints/sram_w16.sdc, Line 10).
[03/18 15:12:49     13] 
[03/18 15:12:49     13] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File ./constraints/sram_w16.sdc, Line 10).
[03/18 15:12:49     13] 
[03/18 15:12:49     13] INFO (CTE): Reading of timing constraints file ./constraints/sram_w16.sdc completed, with 3 Warnings and 6 Errors.
[03/18 15:12:49     13] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=274.5M, current mem=648.2M)
[03/18 15:12:49     13] Current (total cpu=0:00:13.6, real=0:00:22.0, peak res=274.5M, current mem=648.2M)
[03/18 15:12:49     13] Summary for sequential cells idenfication: 
[03/18 15:12:49     13] Identified SBFF number: 199
[03/18 15:12:49     13] Identified MBFF number: 0
[03/18 15:12:49     13] Not identified SBFF number: 0
[03/18 15:12:49     13] Not identified MBFF number: 0
[03/18 15:12:49     13] Number of sequential cells which are not FFs: 104
[03/18 15:12:49     13] 
[03/18 15:12:49     13] Total number of combinational cells: 492
[03/18 15:12:49     13] Total number of sequential cells: 303
[03/18 15:12:49     13] Total number of tristate cells: 11
[03/18 15:12:49     13] Total number of level shifter cells: 0
[03/18 15:12:49     13] Total number of power gating cells: 0
[03/18 15:12:49     13] Total number of isolation cells: 0
[03/18 15:12:49     13] Total number of power switch cells: 0
[03/18 15:12:49     13] Total number of pulse generator cells: 0
[03/18 15:12:49     13] Total number of always on buffers: 0
[03/18 15:12:49     13] Total number of retention cells: 0
[03/18 15:12:49     13] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/18 15:12:49     13] Total number of usable buffers: 18
[03/18 15:12:49     13] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/18 15:12:49     13] Total number of unusable buffers: 9
[03/18 15:12:49     13] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/18 15:12:49     13] Total number of usable inverters: 18
[03/18 15:12:49     13] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/18 15:12:49     13] Total number of unusable inverters: 9
[03/18 15:12:49     13] List of identified usable delay cells:
[03/18 15:12:49     13] Total number of identified usable delay cells: 0
[03/18 15:12:49     13] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/18 15:12:49     13] Total number of identified unusable delay cells: 9
[03/18 15:12:49     13] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/18 15:12:49     13] 
[03/18 15:12:49     13] *** Summary of all messages that are not suppressed in this session:
[03/18 15:12:49     13] Severity  ID               Count  Summary                                  
[03/18 15:12:49     13] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/18 15:12:49     13] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/18 15:12:49     13] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/18 15:12:49     13] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/18 15:12:49     13] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/18 15:12:49     13] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/18 15:12:49     13] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/18 15:12:49     13] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/18 15:12:49     13] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/18 15:12:49     13] *** Message Summary: 1633 warning(s), 2 error(s)
[03/18 15:12:49     13] 
[03/18 15:12:49     13] <CMD> set_interactive_constraint_modes {CON}
[03/18 15:12:49     13] <CMD> setDesignMode -process 65
[03/18 15:12:49     13] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/18 15:12:49     13] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/18 15:12:49     13] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/18 15:12:49     13] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/18 15:12:49     13] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/18 15:12:49     13] Updating process node dependent CCOpt properties for the 65nm process node.
[03/18 15:12:54     14] <CMD> floorPlan -site core -r 1 0.50 1.0 1.0 1.0 1.0
[03/18 15:12:54     14] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/18 15:12:54     14] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/18 15:12:54     14] 3751 new pwr-pin connections were made to global net 'VDD'.
[03/18 15:12:54     14] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/18 15:12:54     14] 3751 new gnd-pin connections were made to global net 'VSS'.
[03/18 15:12:54     14] <CMD> setAddStripeMode -break_at block_ring
[03/18 15:12:54     14] Stripe will break at block ring.
[03/18 15:12:54     14] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 2 -number_of_sets 20
[03/18 15:12:54     14] 
[03/18 15:12:54     14] Starting stripe generation ...
[03/18 15:12:54     14] Non-Default setAddStripeOption Settings :
[03/18 15:12:54     14]   NONE
[03/18 15:12:54     14] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/18 15:12:54     14] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/18 15:12:54     14] Stripe generation is complete; vias are now being generated.
[03/18 15:12:54     14] The power planner created 40 wires.
[03/18 15:12:54     14] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 805.4M) ***
[03/18 15:12:54     14] <CMD> sroute
[03/18 15:12:54     14] *** Begin SPECIAL ROUTE on Tue Mar 18 15:12:54 2025 ***
[03/18 15:12:54     14] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_sram16
[03/18 15:12:54     14] SPECIAL ROUTE ran on machine: ieng6-ece-01.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/18 15:12:54     14] 
[03/18 15:12:54     14] Begin option processing ...
[03/18 15:12:54     14] srouteConnectPowerBump set to false
[03/18 15:12:54     14] routeSpecial set to true
[03/18 15:12:54     14] srouteConnectConverterPin set to false
[03/18 15:12:54     14] srouteFollowCorePinEnd set to 3
[03/18 15:12:54     14] srouteJogControl set to "preferWithChanges differentLayer"
[03/18 15:12:54     14] sroutePadPinAllPorts set to true
[03/18 15:12:54     14] sroutePreserveExistingRoutes set to true
[03/18 15:12:54     14] srouteRoutePowerBarPortOnBothDir set to true
[03/18 15:12:54     14] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1499.00 megs.
[03/18 15:12:54     14] 
[03/18 15:12:54     14] Reading DB technology information...
[03/18 15:12:54     14] Finished reading DB technology information.
[03/18 15:12:54     14] Reading floorplan and netlist information...
[03/18 15:12:54     14] Finished reading floorplan and netlist information.
[03/18 15:12:54     14] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/18 15:12:54     14] Read in 846 macros, 11 used
[03/18 15:12:54     14] Read in 11 components
[03/18 15:12:54     14]   11 core components: 11 unplaced, 0 placed, 0 fixed
[03/18 15:12:54     14] Read in 263 logical pins
[03/18 15:12:54     14] Read in 263 nets
[03/18 15:12:54     14] Read in 2 special nets, 2 routed
[03/18 15:12:54     14] Read in 22 terminals
[03/18 15:12:54     14] Begin power routing ...
[03/18 15:12:54     14] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/18 15:12:54     14] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/18 15:12:54     14] Type 'man IMPSR-1256' for more detail.
[03/18 15:12:54     14] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/18 15:12:54     14] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/18 15:12:54     14] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/18 15:12:54     14] Type 'man IMPSR-1256' for more detail.
[03/18 15:12:54     14] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/18 15:12:54     14] CPU time for FollowPin 0 seconds
[03/18 15:12:54     14] CPU time for FollowPin 0 seconds
[03/18 15:12:54     15]   Number of IO ports routed: 0
[03/18 15:12:54     15]   Number of Block ports routed: 0
[03/18 15:12:54     15]   Number of Stripe ports routed: 0  open: 80
[03/18 15:12:54     15]   Number of Core ports routed: 61  open: 185
[03/18 15:12:54     15]   Number of Pad ports routed: 0
[03/18 15:12:54     15]   Number of Power Bump ports routed: 0
[03/18 15:12:54     15]   Number of Followpin connections: 123
[03/18 15:12:54     15] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1518.00 megs.
[03/18 15:12:54     15] 
[03/18 15:12:54     15] 
[03/18 15:12:54     15] 
[03/18 15:12:54     15]  Begin updating DB with routing results ...
[03/18 15:12:54     15]  Updating DB with 101 via definition ...Extracting standard cell pins and blockage ...... 
[03/18 15:12:54     15] Pin and blockage extraction finished
[03/18 15:12:54     15] 
[03/18 15:12:54     15] 
sroute post-processing starts at Tue Mar 18 15:12:54 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/18 15:12:54     15] sroute post-processing ends at Tue Mar 18 15:12:54 2025

sroute post-processing starts at Tue Mar 18 15:12:54 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/18 15:12:54     15] sroute post-processing ends at Tue Mar 18 15:12:54 2025
sroute: Total CPU time used = 0:0:0
[03/18 15:12:54     15] sroute: Total Real time used = 0:0:0
[03/18 15:12:54     15] sroute: Total Memory used = 17.49 megs
[03/18 15:12:54     15] sroute: Total Peak Memory used = 822.93 megs
[03/18 15:13:56     28] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 15:13:56     28] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 15:13:56     28] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 1.0 -pin {{Q[0]} {Q[1]} {Q[2]} {Q[3]} {Q[4]} {Q[5]} {Q[6]} {Q[7]} {Q[8]} {Q[9]} {Q[10]} {Q[11]} {Q[12]} {Q[13]} {Q[14]} {Q[15]} {Q[16]} {Q[17]} {Q[18]} {Q[19]} {Q[20]} {Q[21]} {Q[22]} {Q[23]} {Q[24]} {Q[25]} {Q[26]} {Q[27]} {Q[28]} {Q[29]} {Q[30]} {Q[31]} {Q[32]} {Q[33]} {Q[34]} {Q[35]} {Q[36]} {Q[37]} {Q[38]} {Q[39]} {Q[40]} {Q[41]} {Q[42]} {Q[43]} {Q[44]} {Q[45]} {Q[46]} {Q[47]} {Q[48]} {Q[49]} {Q[50]} {Q[51]} {Q[52]} {Q[53]} {Q[54]} {Q[55]} {Q[56]} {Q[57]} {Q[58]} {Q[59]} {Q[60]} {Q[61]} {Q[62]} {Q[63]} {Q[64]} {Q[65]} {Q[66]} {Q[67]} {Q[68]} {Q[69]} {Q[70]} {Q[71]} {Q[72]} {Q[73]} {Q[74]} {Q[75]} {Q[76]} {Q[77]} {Q[78]} {Q[79]} {Q[80]} {Q[81]} {Q[82]} {Q[83]} {Q[84]} {Q[85]} {Q[86]} {Q[87]} {Q[88]} {Q[89]} {Q[90]} {Q[91]} {Q[92]} {Q[93]} {Q[94]} {Q[95]} {Q[96]} {Q[97]} {Q[98]} {Q[99]} {Q[100]} {Q[101]} {Q[102]} {Q[103]} {Q[104]} {Q[105]} {Q[106]} {Q[107]} {Q[108]} {Q[109]} {Q[110]} {Q[111]} {Q[112]} {Q[113]} {Q[114]} {Q[115]} {Q[116]} {Q[117]} {Q[118]} {Q[119]} {Q[120]} {Q[121]} {Q[122]} {Q[123]} {Q[124]} {Q[125]} {Q[126]} {Q[127]}}
[03/18 15:13:56     28] Successfully spread [128] pins.
[03/18 15:13:56     28] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 822.9M).
[03/18 15:13:56     28] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 15:13:56     28] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 1.0 -pin {{D[0]} {D[1]} {D[2]} {D[3]} {D[4]} {D[5]} {D[6]} {D[7]} {D[8]} {D[9]} {D[10]} {D[11]} {D[12]} {D[13]} {D[14]} {D[15]} {D[16]} {D[17]} {D[18]} {D[19]} {D[20]} {D[21]} {D[22]} {D[23]} {D[24]} {D[25]} {D[26]} {D[27]} {D[28]} {D[29]} {D[30]} {D[31]} {D[32]} {D[33]} {D[34]} {D[35]} {D[36]} {D[37]} {D[38]} {D[39]} {D[40]} {D[41]} {D[42]} {D[43]} {D[44]} {D[45]} {D[46]} {D[47]} {D[48]} {D[49]} {D[50]} {D[51]} {D[52]} {D[53]} {D[54]} {D[55]} {D[56]} {D[57]} {D[58]} {D[59]} {D[60]} {D[61]} {D[62]} {D[63]} {D[64]} {D[65]} {D[66]} {D[67]} {D[68]} {D[69]} {D[70]} {D[71]} {D[72]} {D[73]} {D[74]} {D[75]} {D[76]} {D[77]} {D[78]} {D[79]} {D[80]} {D[81]} {D[82]} {D[83]} {D[84]} {D[85]} {D[86]} {D[87]} {D[88]} {D[89]} {D[90]} {D[91]} {D[92]} {D[93]} {D[94]} {D[95]} {D[96]} {D[97]} {D[98]} {D[99]} {D[100]} {D[101]} {D[102]} {D[103]} {D[104]} {D[105]} {D[106]} {D[107]} {D[108]} {D[109]} {D[110]} {D[111]} {D[112]} {D[113]} {D[114]} {D[115]} {D[116]} {D[117]} {D[118]} {D[119]} {D[120]} {D[121]} {D[122]} {D[123]} {D[124]} {D[125]} {D[126]} {D[127]}}
[03/18 15:13:56     28] Successfully spread [128] pins.
[03/18 15:13:56     28] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 822.9M).
[03/18 15:13:56     28] <CMD> checkPinAssignment
[03/18 15:13:56     28] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/18 15:13:56     28] Checking pins of top cell sram_w16 ... completed
[03/18 15:13:56     28] 
[03/18 15:13:56     28] ===========================================================================================================================
[03/18 15:13:56     28]                                                 checkPinAssignment Summary
[03/18 15:13:56     28] ===========================================================================================================================
[03/18 15:13:56     28] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/18 15:13:56     28] ===========================================================================================================================
[03/18 15:13:56     28] sram_w16    |     0 |    263 |    256 |       0 |        0 |                0 |      0 |          0 |        0 |        7 |
[03/18 15:13:56     28] ===========================================================================================================================
[03/18 15:13:56     28] TOTAL       |     0 |    263 |    256 |       0 |        0 |                0 |      0 |          0 |        0 |        7 |
[03/18 15:13:56     28] ===========================================================================================================================
[03/18 15:13:56     28] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 823.1M).
[03/18 15:13:56     28] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 15:13:56     28] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4 -pin {{A[0]} {A[1]} {A[2]} {A[3]} CEN CLK WEN}
[03/18 15:13:56     28] Successfully spread [7] pins.
[03/18 15:13:56     28] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 823.1M).
[03/18 15:14:05     30] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 15:14:43     37] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 15:14:43     37] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -layer 3 -pin {{A[0]} {A[1]} {A[2]} {A[3]} CEN CLK WEN}
[03/18 15:14:43     37] Updated attributes of 7 pin(s) of partition sram_w16
[03/18 15:14:43     37] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.1M).
[03/18 15:14:49     39] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 15:14:49     39] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -layer 2 -pin {{D[0]} {D[1]} {D[2]} {D[3]} {D[4]} {D[5]} {D[6]} {D[7]} {D[8]} {D[9]} {D[10]} {D[11]} {D[12]} {D[13]} {D[14]} {D[15]} {D[16]} {D[17]} {D[18]} {D[19]} {D[20]} {D[21]} {D[22]} {D[23]} {D[24]} {D[25]} {D[26]} {D[27]} {D[28]} {D[29]} {D[30]} {D[31]} {D[32]} {D[33]} {D[34]} {D[35]} {D[36]} {D[37]} {D[38]} {D[39]} {D[40]} {D[41]} {D[42]} {D[43]} {D[44]} {D[45]} {D[46]} {D[47]} {D[48]} {D[49]} {D[50]} {D[51]} {D[52]} {D[53]} {D[54]} {D[55]} {D[56]} {D[57]} {D[58]} {D[59]} {D[60]} {D[61]} {D[62]} {D[63]} {D[64]} {D[65]} {D[66]} {D[67]} {D[68]} {D[69]} {D[70]} {D[71]} {D[72]} {D[73]} {D[74]} {D[75]} {D[76]} {D[77]} {D[78]} {D[79]} {D[80]} {D[81]} {D[82]} {D[83]} {D[84]} {D[85]} {D[86]} {D[87]} {D[88]} {D[89]} {D[90]} {D[91]} {D[92]} {D[93]} {D[94]} {D[95]} {D[96]} {D[97]} {D[98]} {D[99]} {D[100]} {D[101]} {D[102]} {D[103]} {D[104]} {D[105]} {D[106]} {D[107]} {D[108]} {D[109]} {D[110]} {D[111]} {D[112]} {D[113]} {D[114]} {D[115]} {D[116]} {D[117]} {D[118]} {D[119]} {D[120]} {D[121]} {D[122]} {D[123]} {D[124]} {D[125]} {D[126]} {D[127]} {Q[0]} {Q[1]} {Q[2]} {Q[3]} {Q[4]} {Q[5]} {Q[6]} {Q[7]} {Q[8]} {Q[9]} {Q[10]} {Q[11]} {Q[12]} {Q[13]} {Q[14]} {Q[15]} {Q[16]} {Q[17]} {Q[18]} {Q[19]} {Q[20]} {Q[21]} {Q[22]} {Q[23]} {Q[24]} {Q[25]} {Q[26]} {Q[27]} {Q[28]} {Q[29]} {Q[30]} {Q[31]} {Q[32]} {Q[33]} {Q[34]} {Q[35]} {Q[36]} {Q[37]} {Q[38]} {Q[39]} {Q[40]} {Q[41]} {Q[42]} {Q[43]} {Q[44]} {Q[45]} {Q[46]} {Q[47]} {Q[48]} {Q[49]} {Q[50]} {Q[51]} {Q[52]} {Q[53]} {Q[54]} {Q[55]} {Q[56]} {Q[57]} {Q[58]} {Q[59]} {Q[60]} {Q[61]} {Q[62]} {Q[63]} {Q[64]} {Q[65]} {Q[66]} {Q[67]} {Q[68]} {Q[69]} {Q[70]} {Q[71]} {Q[72]} {Q[73]} {Q[74]} {Q[75]} {Q[76]} {Q[77]} {Q[78]} {Q[79]} {Q[80]} {Q[81]} {Q[82]} {Q[83]} {Q[84]} {Q[85]} {Q[86]} {Q[87]} {Q[88]} {Q[89]} {Q[90]} {Q[91]} {Q[92]} {Q[93]} {Q[94]} {Q[95]} {Q[96]} {Q[97]} {Q[98]} {Q[99]} {Q[100]} {Q[101]} {Q[102]} {Q[103]} {Q[104]} {Q[105]} {Q[106]} {Q[107]} {Q[108]} {Q[109]} {Q[110]} {Q[111]} {Q[112]} {Q[113]} {Q[114]} {Q[115]} {Q[116]} {Q[117]} {Q[118]} {Q[119]} {Q[120]} {Q[121]} {Q[122]} {Q[123]} {Q[124]} {Q[125]} {Q[126]} {Q[127]}}
[03/18 15:14:49     39] Updated attributes of 256 pin(s) of partition sram_w16
[03/18 15:14:49     39] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 827.1M).
[03/18 15:14:53     40] <CMD> fit
[03/18 15:14:59     41] <CMD> checkPinAssignment
[03/18 15:14:59     41] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/18 15:14:59     41] Checking pins of top cell sram_w16 ... completed
[03/18 15:14:59     41] 
[03/18 15:14:59     41] ===========================================================================================================================
[03/18 15:14:59     41]                                                 checkPinAssignment Summary
[03/18 15:14:59     41] ===========================================================================================================================
[03/18 15:14:59     41] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/18 15:14:59     41] ===========================================================================================================================
[03/18 15:14:59     41] sram_w16    |     0 |    263 |    263 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 15:14:59     41] ===========================================================================================================================
[03/18 15:14:59     41] TOTAL       |     0 |    263 |    263 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 15:14:59     41] ===========================================================================================================================
[03/18 15:14:59     41] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 828.1M).
[03/18 15:15:06     42] <CMD> setMaxRouteLayer 4
[03/18 15:15:06     42] <CMD> saveDesign floorplan.enc
[03/18 15:15:06     42] Writing Netlist "floorplan.enc.dat.tmp/sram_w16.v.gz" ...
[03/18 15:15:06     42] Saving AAE Data ...
[03/18 15:15:06     42] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/18 15:15:06     42] Saving mode setting ...
[03/18 15:15:06     42] Saving global file ...
[03/18 15:15:06     42] Saving floorplan file ...
[03/18 15:15:06     42] Saving Drc markers ...
[03/18 15:15:06     43] ... 265 markers are saved ...
[03/18 15:15:06     43] ... 0 geometry drc markers are saved ...
[03/18 15:15:06     43] ... 0 antenna drc markers are saved ...
[03/18 15:15:06     43] Saving placement file ...
[03/18 15:15:06     43] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=829.1M) ***
[03/18 15:15:06     43] Saving route file ...
[03/18 15:15:06     43] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=829.1M) ***
[03/18 15:15:06     43] Saving DEF file ...
[03/18 15:15:06     43] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/18 15:15:06     43] 
[03/18 15:15:06     43] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/18 15:15:06     43] 
[03/18 15:15:06     43] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/18 15:15:08     44] Generated self-contained design floorplan.enc.dat.tmp
[03/18 15:15:08     44] 
[03/18 15:15:08     44] *** Summary of all messages that are not suppressed in this session:
[03/18 15:15:08     44] Severity  ID               Count  Summary                                  
[03/18 15:15:08     44] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/18 15:15:08     44] ERROR     IMPOAX-142           2  %s                                       
[03/18 15:15:08     44] *** Message Summary: 0 warning(s), 3 error(s)
[03/18 15:15:08     44] 
[03/18 15:15:08     44] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/18 15:15:08     44] <CMD> setOptMode -effort medium -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/18 15:15:08     44] <CMD> place_opt_design
[03/18 15:15:08     44] *** Starting GigaPlace ***
[03/18 15:15:08     44] **INFO: user set placement options
[03/18 15:15:08     44] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/18 15:15:08     44] **INFO: user set opt options
[03/18 15:15:08     44] setOptMode -effort medium -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/18 15:15:08     44] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/18 15:15:08     44] **INFO: Enable pre-place timing setting for timing analysis
[03/18 15:15:08     44] Set Using Default Delay Limit as 101.
[03/18 15:15:08     44] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/18 15:15:08     44] Set Default Net Delay as 0 ps.
[03/18 15:15:08     44] Set Default Net Load as 0 pF. 
[03/18 15:15:08     44] **INFO: Analyzing IO path groups for slack adjustment
[03/18 15:15:08     44] *** Start deleteBufferTree ***
[03/18 15:15:08     45] *info: Marking 0 level shifter instances dont touch
[03/18 15:15:08     45] *info: Marking 0 always on instances dont touch
[03/18 15:15:08     45] Info: Detect buffers to remove automatically.
[03/18 15:15:08     45] Analyzing netlist ...
[03/18 15:15:08     45] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/18 15:15:08     45] Updating netlist
[03/18 15:15:09     45] 
[03/18 15:15:09     45] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 121 instances (buffers/inverters) removed
[03/18 15:15:09     45] *       :     51 instances of type 'BUFFD1' removed
[03/18 15:15:09     45] *       :     70 instances of type 'BUFFD0' removed
[03/18 15:15:09     45] *** Finish deleteBufferTree (0:00:00.6) ***
[03/18 15:15:09     45] **INFO: Disable pre-place timing setting for timing analysis
[03/18 15:15:09     45] Set Using Default Delay Limit as 1000.
[03/18 15:15:09     45] Set Default Net Delay as 1000 ps.
[03/18 15:15:09     45] Set Default Net Load as 0.5 pF. 
[03/18 15:15:09     45] Deleted 0 physical inst  (cell - / prefix -).
[03/18 15:15:09     45] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/18 15:15:09     45] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/18 15:15:09     45] Define the scan chains before using this option.
[03/18 15:15:09     45] Type 'man IMPSP-9042' for more detail.
[03/18 15:15:09     45] #spOpts: N=65 
[03/18 15:15:09     45] #std cell=3630 (0 fixed + 3630 movable) #block=0 (0 floating + 0 preplaced)
[03/18 15:15:09     45] #ioInst=0 #net=3765 #term=15885 #term/net=4.22, #fixedIo=0, #floatIo=0, #fixedPin=263, #floatPin=0
[03/18 15:15:09     45] stdCell: 3630 single + 0 double + 0 multi
[03/18 15:15:09     45] Total standard cell length = 13.3040 (mm), area = 0.0239 (mm^2)
[03/18 15:15:09     45] Core basic site is core
[03/18 15:15:09     45] Estimated cell power/ground rail width = 0.365 um
[03/18 15:15:09     45] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 15:15:09     45] Apply auto density screen in pre-place stage.
[03/18 15:15:09     45] Auto density screen increases utilization from 0.496 to 0.513
[03/18 15:15:09     45] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1201.4M
[03/18 15:15:09     45] Average module density = 0.513.
[03/18 15:15:09     45] Density for the design = 0.513.
[03/18 15:15:09     45]        = stdcell_area 66520 sites (23947 um^2) / alloc_area 129556 sites (46640 um^2).
[03/18 15:15:09     45] Pin Density = 0.1185.
[03/18 15:15:09     45]             = total # of pins 15885 / total area 134078.
[03/18 15:15:09     45] Initial padding reaches pin density 0.386 for top
[03/18 15:15:09     45] Initial padding increases density from 0.513 to 0.604 for top
[03/18 15:15:09     45] *Internal placement parameters: * | 11 | 0x000055
[03/18 15:15:10     46] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 15:15:10     46] End delay calculation. (MEM=1035.54 CPU=0:00:00.3 REAL=0:00:00.0)
[03/18 15:15:10     46] Clock gating cells determined by native netlist tracing.
[03/18 15:15:10     46] Iteration  1: Total net bbox = 3.876e+04 (1.03e+04 2.84e+04)
[03/18 15:15:10     46]               Est.  stn bbox = 5.660e+04 (1.89e+04 3.77e+04)
[03/18 15:15:10     46]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1035.5M
[03/18 15:15:10     46] Iteration  2: Total net bbox = 4.277e+04 (1.03e+04 3.24e+04)
[03/18 15:15:10     46]               Est.  stn bbox = 6.698e+04 (1.89e+04 4.80e+04)
[03/18 15:15:10     46]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1035.5M
[03/18 15:15:10     46] Iteration  3: Total net bbox = 4.408e+04 (1.17e+04 3.24e+04)
[03/18 15:15:10     46]               Est.  stn bbox = 7.126e+04 (2.32e+04 4.80e+04)
[03/18 15:15:10     46]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1035.5M
[03/18 15:15:10     47] Iteration  4: Total net bbox = 4.721e+04 (1.17e+04 3.56e+04)
[03/18 15:15:10     47]               Est.  stn bbox = 7.781e+04 (2.32e+04 5.46e+04)
[03/18 15:15:10     47]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1035.5M
[03/18 15:15:11     48] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 15:15:11     48] End delay calculation. (MEM=1092.77 CPU=0:00:00.4 REAL=0:00:00.0)
[03/18 15:15:12     48] nrCritNet: 0.00% ( 0 / 3765 ) cutoffSlk: 214748364.7ps stdDelay: 14.2ps
[03/18 15:15:12     48] Iteration  5: Total net bbox = 7.286e+04 (2.90e+04 4.38e+04)
[03/18 15:15:12     48]               Est.  stn bbox = 1.089e+05 (4.34e+04 6.55e+04)
[03/18 15:15:12     48]               cpu = 0:00:01.2 real = 0:00:02.0 mem = 1092.8M
[03/18 15:15:12     48] Iteration  6: Total net bbox = 5.142e+04 (1.31e+04 3.83e+04)
[03/18 15:15:12     48]               Est.  stn bbox = 8.554e+04 (2.63e+04 5.93e+04)
[03/18 15:15:12     48]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1092.8M
[03/18 15:15:12     48] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 15:15:12     48] End delay calculation. (MEM=1092.77 CPU=0:00:00.3 REAL=0:00:00.0)
[03/18 15:15:12     48] nrCritNet: 0.00% ( 0 / 3765 ) cutoffSlk: 214748364.7ps stdDelay: 14.2ps
[03/18 15:15:12     48] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:12     48] enableMT= 3
[03/18 15:15:12     48] useHNameCompare= 3 (lazy mode)
[03/18 15:15:12     48] doMTMainInit= 1
[03/18 15:15:12     48] doMTFlushLazyWireDelete= 1
[03/18 15:15:12     48] useFastLRoute= 0
[03/18 15:15:12     48] useFastCRoute= 1
[03/18 15:15:12     48] doMTNetInitAdjWires= 1
[03/18 15:15:12     48] wireMPoolNoThreadCheck= 1
[03/18 15:15:12     48] allMPoolNoThreadCheck= 1
[03/18 15:15:12     48] doNotUseMPoolInCRoute= 1
[03/18 15:15:12     48] doMTSprFixZeroViaCodes= 1
[03/18 15:15:12     48] doMTDtrRoute1CleanupA= 1
[03/18 15:15:12     48] doMTDtrRoute1CleanupB= 1
[03/18 15:15:12     48] doMTWireLenCalc= 0
[03/18 15:15:12     48] doSkipQALenRecalc= 1
[03/18 15:15:12     48] doMTMainCleanup= 1
[03/18 15:15:12     48] doMTMoveCellTermsToMSLayer= 1
[03/18 15:15:12     48] doMTConvertWiresToNewViaCode= 1
[03/18 15:15:12     48] doMTRemoveAntenna= 1
[03/18 15:15:12     48] doMTCheckConnectivity= 1
[03/18 15:15:12     48] enableRuntimeLog= 0
[03/18 15:15:12     49] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:12     49] Iteration  7: Total net bbox = 6.404e+04 (2.29e+04 4.11e+04)
[03/18 15:15:12     49]               Est.  stn bbox = 1.003e+05 (3.80e+04 6.23e+04)
[03/18 15:15:12     49]               cpu = 0:00:00.9 real = 0:00:00.0 mem = 1092.8M
[03/18 15:15:13     49] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:13     49] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:13     49] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:13     49] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:13     49] Iteration  8: Total net bbox = 6.670e+04 (2.43e+04 4.24e+04)
[03/18 15:15:13     49]               Est.  stn bbox = 1.040e+05 (3.97e+04 6.43e+04)
[03/18 15:15:13     49]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1092.8M
[03/18 15:15:13     49] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:13     49] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:13     50] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:13     50] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:14     50] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 15:15:14     50] End delay calculation. (MEM=1092.77 CPU=0:00:00.3 REAL=0:00:00.0)
[03/18 15:15:14     50] nrCritNet: 0.00% ( 0 / 3765 ) cutoffSlk: 214748364.7ps stdDelay: 14.2ps
[03/18 15:15:14     50] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:14     51] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:14     51] Iteration  9: Total net bbox = 6.838e+04 (2.42e+04 4.42e+04)
[03/18 15:15:14     51]               Est.  stn bbox = 1.063e+05 (3.97e+04 6.66e+04)
[03/18 15:15:14     51]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1092.8M
[03/18 15:15:15     51] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:15     51] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:15     51] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:15     51] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:15     51] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:15     51] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:15     51] Iteration 10: Total net bbox = 6.834e+04 (2.50e+04 4.33e+04)
[03/18 15:15:15     51]               Est.  stn bbox = 1.063e+05 (4.05e+04 6.57e+04)
[03/18 15:15:15     51]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1092.8M
[03/18 15:15:15     52] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:16     52] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:16     52] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:16     52] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/18 15:15:16     52] Iteration 11: Total net bbox = 6.781e+04 (2.56e+04 4.22e+04)
[03/18 15:15:16     52]               Est.  stn bbox = 1.056e+05 (4.12e+04 6.44e+04)
[03/18 15:15:16     52]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1092.8M
[03/18 15:15:16     52] Iteration 12: Total net bbox = 7.610e+04 (3.33e+04 4.28e+04)
[03/18 15:15:16     52]               Est.  stn bbox = 1.139e+05 (4.88e+04 6.51e+04)
[03/18 15:15:16     52]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1092.8M
[03/18 15:15:16     52] *** cost = 7.610e+04 (3.33e+04 4.28e+04) (cpu for global=0:00:05.9) real=0:00:06.0***
[03/18 15:15:16     52] Info: 0 clock gating cells identified, 0 (on average) moved
[03/18 15:15:16     52] #spOpts: N=65 mergeVia=F 
[03/18 15:15:16     52] Core basic site is core
[03/18 15:15:16     52] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 15:15:16     52] *** Starting refinePlace (0:00:52.9 mem=983.8M) ***
[03/18 15:15:16     52] Total net bbox length = 7.610e+04 (3.331e+04 4.279e+04) (ext = 2.630e+04)
[03/18 15:15:16     52] Starting refinePlace ...
[03/18 15:15:16     52] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 15:15:16     52] default core: bins with density >  0.75 = 2.96 % ( 5 / 169 )
[03/18 15:15:16     52] Density distribution unevenness ratio = 11.446%
[03/18 15:15:16     52]   Spread Effort: high, standalone mode, useDDP on.
[03/18 15:15:16     52] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=983.8MB) @(0:00:52.9 - 0:00:53.0).
[03/18 15:15:16     52] Move report: preRPlace moves 3125 insts, mean move: 1.64 um, max move: 7.00 um
[03/18 15:15:16     52] 	Max move on inst (memory12_reg_124_): (213.80, 143.20) --> (210.40, 139.60)
[03/18 15:15:16     52] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/18 15:15:16     52] wireLenOptFixPriorityInst 0 inst fixed
[03/18 15:15:16     52] Placement tweakage begins.
[03/18 15:15:16     53] wire length = 1.455e+05
[03/18 15:15:17     53] wire length = 1.360e+05
[03/18 15:15:17     53] Placement tweakage ends.
[03/18 15:15:17     53] Move report: tweak moves 2584 insts, mean move: 5.04 um, max move: 30.20 um
[03/18 15:15:17     53] 	Max move on inst (Q_reg_58_): (62.60, 164.80) --> (89.20, 168.40)
[03/18 15:15:17     53] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:01.0, mem=984.9MB) @(0:00:53.0 - 0:00:53.5).
[03/18 15:15:17     53] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 15:15:17     53] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=984.9MB) @(0:00:53.5 - 0:00:53.6).
[03/18 15:15:17     53] Move report: Detail placement moves 3251 insts, mean move: 3.93 um, max move: 30.20 um
[03/18 15:15:17     53] 	Max move on inst (Q_reg_58_): (62.60, 164.80) --> (89.20, 168.40)
[03/18 15:15:17     53] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 984.9MB
[03/18 15:15:17     53] Statistics of distance of Instance movement in refine placement:
[03/18 15:15:17     53]   maximum (X+Y) =        30.20 um
[03/18 15:15:17     53]   inst (Q_reg_58_) with max move: (62.6, 164.8) -> (89.2, 168.4)
[03/18 15:15:17     53]   mean    (X+Y) =         3.93 um
[03/18 15:15:17     53] Total instances flipped for WireLenOpt: 328
[03/18 15:15:17     53] Total instances flipped, including legalization: 253
[03/18 15:15:17     53] Summary Report:
[03/18 15:15:17     53] Instances move: 3251 (out of 3630 movable)
[03/18 15:15:17     53] Mean displacement: 3.93 um
[03/18 15:15:17     53] Max displacement: 30.20 um (Instance: Q_reg_58_) (62.6, 164.8) -> (89.2, 168.4)
[03/18 15:15:17     53] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/18 15:15:17     53] Total instances moved : 3251
[03/18 15:15:17     53] Total net bbox length = 6.965e+04 (2.595e+04 4.370e+04) (ext = 2.558e+04)
[03/18 15:15:17     53] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 984.9MB
[03/18 15:15:17     53] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=984.9MB) @(0:00:52.9 - 0:00:53.6).
[03/18 15:15:17     53] *** Finished refinePlace (0:00:53.6 mem=984.9M) ***
[03/18 15:15:17     53] *** Finished Initial Placement (cpu=0:00:07.9, real=0:00:08.0, mem=984.9M) ***
[03/18 15:15:17     53] #spOpts: N=65 mergeVia=F 
[03/18 15:15:17     53] Core basic site is core
[03/18 15:15:17     53] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 15:15:17     53] default core: bins with density >  0.75 =    0 % ( 0 / 169 )
[03/18 15:15:17     53] Density distribution unevenness ratio = 8.361%
[03/18 15:15:17     53] Starting IO pin assignment...
[03/18 15:15:17     53] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/18 15:15:17     53] [PSP] Started earlyGlobalRoute kernel
[03/18 15:15:17     53] [PSP] Initial Peak syMemory usage = 984.9 MB
[03/18 15:15:17     53] (I)       Reading DB...
[03/18 15:15:17     53] (I)       congestionReportName   : 
[03/18 15:15:17     53] (I)       buildTerm2TermWires    : 1
[03/18 15:15:17     53] (I)       doTrackAssignment      : 1
[03/18 15:15:17     53] (I)       dumpBookshelfFiles     : 0
[03/18 15:15:17     53] (I)       numThreads             : 1
[03/18 15:15:17     53] [NR-eagl] honorMsvRouteConstraint: false
[03/18 15:15:17     53] (I)       honorPin               : false
[03/18 15:15:17     53] (I)       honorPinGuide          : true
[03/18 15:15:17     53] (I)       honorPartition         : false
[03/18 15:15:17     53] (I)       allowPartitionCrossover: false
[03/18 15:15:17     53] (I)       honorSingleEntry       : true
[03/18 15:15:17     53] (I)       honorSingleEntryStrong : true
[03/18 15:15:17     53] (I)       handleViaSpacingRule   : false
[03/18 15:15:17     53] (I)       PDConstraint           : none
[03/18 15:15:17     53] (I)       expBetterNDRHandling   : false
[03/18 15:15:17     53] [NR-eagl] honorClockSpecNDR      : 0
[03/18 15:15:17     53] (I)       routingEffortLevel     : 3
[03/18 15:15:17     53] [NR-eagl] minRouteLayer          : 2
[03/18 15:15:17     53] [NR-eagl] maxRouteLayer          : 4
[03/18 15:15:17     53] (I)       numRowsPerGCell        : 1
[03/18 15:15:17     53] (I)       speedUpLargeDesign     : 0
[03/18 15:15:17     53] (I)       speedUpBlkViolationClean: 0
[03/18 15:15:17     53] (I)       multiThreadingTA       : 0
[03/18 15:15:17     53] (I)       blockedPinEscape       : 1
[03/18 15:15:17     53] (I)       blkAwareLayerSwitching : 0
[03/18 15:15:17     53] (I)       betterClockWireModeling: 1
[03/18 15:15:17     53] (I)       punchThroughDistance   : 500.00
[03/18 15:15:17     53] (I)       scenicBound            : 1.15
[03/18 15:15:17     53] (I)       maxScenicToAvoidBlk    : 100.00
[03/18 15:15:17     53] (I)       source-to-sink ratio   : 0.00
[03/18 15:15:17     53] (I)       targetCongestionRatioH : 1.00
[03/18 15:15:17     53] (I)       targetCongestionRatioV : 1.00
[03/18 15:15:17     53] (I)       layerCongestionRatio   : 0.70
[03/18 15:15:17     53] (I)       m1CongestionRatio      : 0.10
[03/18 15:15:17     53] (I)       m2m3CongestionRatio    : 0.70
[03/18 15:15:17     53] (I)       localRouteEffort       : 1.00
[03/18 15:15:17     53] (I)       numSitesBlockedByOneVia: 8.00
[03/18 15:15:17     53] (I)       supplyScaleFactorH     : 1.00
[03/18 15:15:17     53] (I)       supplyScaleFactorV     : 1.00
[03/18 15:15:17     53] (I)       highlight3DOverflowFactor: 0.00
[03/18 15:15:17     53] (I)       doubleCutViaModelingRatio: 0.00
[03/18 15:15:17     53] (I)       blockTrack             : 
[03/18 15:15:17     53] (I)       readTROption           : true
[03/18 15:15:17     53] (I)       extraSpacingBothSide   : false
[03/18 15:15:17     53] [NR-eagl] numTracksPerClockWire  : 0
[03/18 15:15:17     53] (I)       routeSelectedNetsOnly  : false
[03/18 15:15:17     53] (I)       before initializing RouteDB syMemory usage = 986.9 MB
[03/18 15:15:17     53] (I)       starting read tracks
[03/18 15:15:17     53] (I)       build grid graph
[03/18 15:15:17     53] (I)       build grid graph start
[03/18 15:15:17     53] [NR-eagl] Layer1 has no routable track
[03/18 15:15:17     53] [NR-eagl] Layer2 has single uniform track structure
[03/18 15:15:17     53] [NR-eagl] Layer3 has single uniform track structure
[03/18 15:15:17     53] [NR-eagl] Layer4 has single uniform track structure
[03/18 15:15:17     53] (I)       build grid graph end
[03/18 15:15:17     53] (I)       Layer1   numNetMinLayer=3765
[03/18 15:15:17     53] (I)       Layer2   numNetMinLayer=0
[03/18 15:15:17     53] (I)       Layer3   numNetMinLayer=0
[03/18 15:15:17     53] (I)       Layer4   numNetMinLayer=0
[03/18 15:15:17     53] (I)       numViaLayers=3
[03/18 15:15:17     53] (I)       end build via table
[03/18 15:15:17     53] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7420 numBumpBlks=0 numBoundaryFakeBlks=0
[03/18 15:15:17     53] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/18 15:15:17     53] (I)       readDataFromPlaceDB
[03/18 15:15:17     53] (I)       Read net information..
[03/18 15:15:17     53] [NR-eagl] Read numTotalNets=3765  numIgnoredNets=0
[03/18 15:15:17     53] (I)       Read testcase time = 0.000 seconds
[03/18 15:15:17     53] 
[03/18 15:15:17     53] (I)       totalPins=15885  totalGlobalPin=15228 (95.86%)
[03/18 15:15:17     53] (I)       Model blockage into capacity
[03/18 15:15:17     53] (I)       Read numBlocks=7420  numPreroutedWires=0  numCapScreens=0
[03/18 15:15:17     53] (I)       blocked area on Layer1 : 0  (0.00%)
[03/18 15:15:17     53] (I)       blocked area on Layer2 : 12203568000  (6.21%)
[03/18 15:15:17     53] (I)       blocked area on Layer3 : 14504160000  (7.38%)
[03/18 15:15:17     53] (I)       blocked area on Layer4 : 121224368000  (61.66%)
[03/18 15:15:17     53] (I)       Modeling time = 0.000 seconds
[03/18 15:15:17     53] 
[03/18 15:15:17     53] (I)       Number of ignored nets = 0
[03/18 15:15:17     53] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 15:15:17     53] (I)       Number of clock nets = 0.  Ignored: No
[03/18 15:15:17     53] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 15:15:17     53] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 15:15:17     53] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 15:15:17     53] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 15:15:17     53] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 15:15:17     53] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 15:15:17     53] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 15:15:17     53] (I)       Before initializing earlyGlobalRoute syMemory usage = 987.9 MB
[03/18 15:15:17     53] (I)       Layer1  viaCost=300.00
[03/18 15:15:17     53] (I)       Layer2  viaCost=100.00
[03/18 15:15:17     53] (I)       Layer3  viaCost=100.00
[03/18 15:15:17     53] (I)       ---------------------Grid Graph Info--------------------
[03/18 15:15:17     53] (I)       routing area        :  (0, 0) - (443600, 443200)
[03/18 15:15:17     53] (I)       core area           :  (2000, 2000) - (441600, 441200)
[03/18 15:15:17     53] (I)       Site Width          :   400  (dbu)
[03/18 15:15:17     53] (I)       Row Height          :  3600  (dbu)
[03/18 15:15:17     53] (I)       GCell Width         :  3600  (dbu)
[03/18 15:15:17     53] (I)       GCell Height        :  3600  (dbu)
[03/18 15:15:17     53] (I)       grid                :   123   123     4
[03/18 15:15:17     53] (I)       vertical capacity   :     0  3600     0  3600
[03/18 15:15:17     53] (I)       horizontal capacity :     0     0  3600     0
[03/18 15:15:17     53] (I)       Default wire width  :   180   200   200   200
[03/18 15:15:17     53] (I)       Default wire space  :   180   200   200   200
[03/18 15:15:17     53] (I)       Default pitch size  :   360   400   400   400
[03/18 15:15:17     53] (I)       First Track Coord   :     0   200   400   200
[03/18 15:15:17     53] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/18 15:15:17     53] (I)       Total num of tracks :     0  1109  1107  1109
[03/18 15:15:17     53] (I)       Num of masks        :     1     1     1     1
[03/18 15:15:17     53] (I)       --------------------------------------------------------
[03/18 15:15:17     53] 
[03/18 15:15:17     53] [NR-eagl] ============ Routing rule table ============
[03/18 15:15:17     53] [NR-eagl] Rule id 0. Nets 3765 
[03/18 15:15:17     53] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/18 15:15:17     53] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/18 15:15:17     53] [NR-eagl] ========================================
[03/18 15:15:17     53] [NR-eagl] 
[03/18 15:15:17     53] (I)       After initializing earlyGlobalRoute syMemory usage = 988.9 MB
[03/18 15:15:17     53] (I)       Loading and dumping file time : 0.03 seconds
[03/18 15:15:17     53] (I)       ============= Initialization =============
[03/18 15:15:17     53] (I)       total 2D Cap : 293472 = (122145 H, 171327 V)
[03/18 15:15:17     53] [NR-eagl] Layer group 1: route 3765 net(s) in layer range [2, 4]
[03/18 15:15:17     53] (I)       ============  Phase 1a Route ============
[03/18 15:15:17     53] (I)       Phase 1a runs 0.01 seconds
[03/18 15:15:17     53] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/18 15:15:17     53] (I)       Usage: 71813 = (29644 H, 42169 V) = (24.27% H, 24.61% V) = (5.336e+04um H, 7.590e+04um V)
[03/18 15:15:17     53] (I)       
[03/18 15:15:17     53] (I)       ============  Phase 1b Route ============
[03/18 15:15:17     53] (I)       Phase 1b runs 0.01 seconds
[03/18 15:15:17     53] (I)       Usage: 72037 = (29813 H, 42224 V) = (24.41% H, 24.65% V) = (5.366e+04um H, 7.600e+04um V)
[03/18 15:15:17     53] (I)       
[03/18 15:15:17     53] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.62% V. EstWL: 1.296666e+05um
[03/18 15:15:17     53] (I)       ============  Phase 1c Route ============
[03/18 15:15:17     53] (I)       Level2 Grid: 25 x 25
[03/18 15:15:17     53] (I)       Phase 1c runs 0.00 seconds
[03/18 15:15:17     53] (I)       Usage: 72039 = (29815 H, 42224 V) = (24.41% H, 24.65% V) = (5.367e+04um H, 7.600e+04um V)
[03/18 15:15:17     53] (I)       
[03/18 15:15:17     53] (I)       ============  Phase 1d Route ============
[03/18 15:15:17     53] (I)       Phase 1d runs 0.00 seconds
[03/18 15:15:17     53] (I)       Usage: 72052 = (29825 H, 42227 V) = (24.42% H, 24.65% V) = (5.368e+04um H, 7.601e+04um V)
[03/18 15:15:17     53] (I)       
[03/18 15:15:17     53] (I)       ============  Phase 1e Route ============
[03/18 15:15:17     53] (I)       Phase 1e runs 0.00 seconds
[03/18 15:15:17     53] (I)       Usage: 72052 = (29825 H, 42227 V) = (24.42% H, 24.65% V) = (5.368e+04um H, 7.601e+04um V)
[03/18 15:15:17     53] (I)       
[03/18 15:15:17     53] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.24% V. EstWL: 1.296936e+05um
[03/18 15:15:17     53] [NR-eagl] 
[03/18 15:15:17     53] (I)       ============  Phase 1l Route ============
[03/18 15:15:17     53] (I)       dpBasedLA: time=0.01  totalOF=1039  totalVia=30265  totalWL=72031  total(Via+WL)=102296 
[03/18 15:15:17     53] (I)       Total Global Routing Runtime: 0.06 seconds
[03/18 15:15:17     53] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.87% V
[03/18 15:15:17     53] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 1.07% V
[03/18 15:15:17     53] (I)       
[03/18 15:15:17     53] (I)       ============= track Assignment ============
[03/18 15:15:17     53] (I)       extract Global 3D Wires
[03/18 15:15:17     53] (I)       Extract Global WL : time=0.00
[03/18 15:15:17     53] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 15:15:17     53] (I)       Initialization real time=0.00 seconds
[03/18 15:15:17     53] (I)       Kernel real time=0.07 seconds
[03/18 15:15:17     53] (I)       End Greedy Track Assignment
[03/18 15:15:17     53] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 15622
[03/18 15:15:17     53] [NR-eagl] Layer2(M2)(V) length: 5.947087e+04um, number of vias: 25010
[03/18 15:15:17     53] [NR-eagl] Layer3(M3)(H) length: 5.593670e+04um, number of vias: 1655
[03/18 15:15:17     53] [NR-eagl] Layer4(M4)(V) length: 1.842220e+04um, number of vias: 0
[03/18 15:15:17     53] [NR-eagl] Total length: 1.338298e+05um, number of vias: 42287
[03/18 15:15:17     53] [NR-eagl] End Peak syMemory usage = 992.9 MB
[03/18 15:15:17     53] [NR-eagl] Early Global Router Kernel+IO runtime : 0.20 seconds
[03/18 15:15:17     53] **placeDesign ... cpu = 0: 0: 9, real = 0: 0: 9, mem = 992.9M **
[03/18 15:15:17     53] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/18 15:15:17     53] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/18 15:15:17     53] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/18 15:15:17     53] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/18 15:15:17     53] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/18 15:15:17     53] -setupDynamicPowerViewAsDefaultView false
[03/18 15:15:17     53]                                            # bool, default=false, private
[03/18 15:15:17     53] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/18 15:15:17     53] #spOpts: N=65 
[03/18 15:15:17     53] Core basic site is core
[03/18 15:15:17     53] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 15:15:17     53] #spOpts: N=65 mergeVia=F 
[03/18 15:15:17     53] GigaOpt running with 1 threads.
[03/18 15:15:17     53] Info: 1 threads available for lower-level modules during optimization.
[03/18 15:15:17     53] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/18 15:15:17     53] 	Cell FILL1_LL, site bcore.
[03/18 15:15:17     53] 	Cell FILL_NW_HH, site bcore.
[03/18 15:15:17     53] 	Cell FILL_NW_LL, site bcore.
[03/18 15:15:17     53] 	Cell GFILL, site gacore.
[03/18 15:15:17     53] 	Cell GFILL10, site gacore.
[03/18 15:15:17     53] 	Cell GFILL2, site gacore.
[03/18 15:15:17     53] 	Cell GFILL3, site gacore.
[03/18 15:15:17     53] 	Cell GFILL4, site gacore.
[03/18 15:15:17     53] 	Cell LVLLHCD1, site bcore.
[03/18 15:15:17     53] 	Cell LVLLHCD2, site bcore.
[03/18 15:15:17     53] 	Cell LVLLHCD4, site bcore.
[03/18 15:15:17     53] 	Cell LVLLHCD8, site bcore.
[03/18 15:15:17     53] 	Cell LVLLHD1, site bcore.
[03/18 15:15:17     53] 	Cell LVLLHD2, site bcore.
[03/18 15:15:17     53] 	Cell LVLLHD4, site bcore.
[03/18 15:15:17     53] 	Cell LVLLHD8, site bcore.
[03/18 15:15:17     53] .
[03/18 15:15:17     53] Updating RC grid for preRoute extraction ...
[03/18 15:15:17     53] Initializing multi-corner capacitance tables ... 
[03/18 15:15:18     54] Initializing multi-corner resistance tables ...
[03/18 15:15:18     54] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/18 15:15:18     54] Type 'man IMPTS-403' for more detail.
[03/18 15:15:18     55] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/18 15:15:18     55] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1013.0M, totSessionCpu=0:00:55 **
[03/18 15:15:18     55] *** Change effort level medium to high ***
[03/18 15:15:18     55] setTrialRouteMode -maxRouteLayer 4
[03/18 15:15:18     55] Added -handlePreroute to trialRouteMode
[03/18 15:15:18     55] *** optDesign -preCTS ***
[03/18 15:15:18     55] DRC Margin: user margin 0.0; extra margin 0.2
[03/18 15:15:18     55] Setup Target Slack: user slack 0; extra slack 0.1
[03/18 15:15:18     55] Hold Target Slack: user slack 0
[03/18 15:15:18     55] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/18 15:15:18     55] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/18 15:15:18     55] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/18 15:15:18     55] -setupDynamicPowerViewAsDefaultView false
[03/18 15:15:18     55]                                            # bool, default=false, private
[03/18 15:15:18     55] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/18 15:15:18     55] Type 'man IMPOPT-3195' for more detail.
[03/18 15:15:19     55] Start to check current routing status for nets...
[03/18 15:15:19     55] Using hname+ instead name for net compare
[03/18 15:15:19     55] All nets are already routed correctly.
[03/18 15:15:19     55] End to check current routing status for nets (mem=1015.0M)
[03/18 15:15:19     55] Extraction called for design 'sram_w16' of instances=3630 and nets=3767 using extraction engine 'preRoute' .
[03/18 15:15:19     55] PreRoute RC Extraction called for design sram_w16.
[03/18 15:15:19     55] RC Extraction called in multi-corner(2) mode.
[03/18 15:15:19     55] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 15:15:19     55] RCMode: PreRoute
[03/18 15:15:19     55]       RC Corner Indexes            0       1   
[03/18 15:15:19     55] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 15:15:19     55] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 15:15:19     55] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 15:15:19     55] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 15:15:19     55] Shrink Factor                : 1.00000
[03/18 15:15:19     55] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 15:15:19     55] Using capacitance table file ...
[03/18 15:15:19     55] Updating RC grid for preRoute extraction ...
[03/18 15:15:19     55] Initializing multi-corner capacitance tables ... 
[03/18 15:15:19     55] Initializing multi-corner resistance tables ...
[03/18 15:15:19     55] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1012.895M)
[03/18 15:15:19     55] ** Profile ** Start :  cpu=0:00:00.0, mem=1012.9M
[03/18 15:15:19     55] ** Profile ** Other data :  cpu=0:00:00.0, mem=1012.9M
[03/18 15:15:19     55] #################################################################################
[03/18 15:15:19     55] # Design Stage: PreRoute
[03/18 15:15:19     55] # Design Name: sram_w16
[03/18 15:15:19     55] # Design Mode: 65nm
[03/18 15:15:19     55] # Analysis Mode: MMMC Non-OCV 
[03/18 15:15:19     55] # Parasitics Mode: No SPEF/RCDB
[03/18 15:15:19     55] # Signoff Settings: SI Off 
[03/18 15:15:19     55] #################################################################################
[03/18 15:15:19     55] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:15:19     55] Calculate delays in BcWc mode...
[03/18 15:15:19     55] Topological Sorting (CPU = 0:00:00.0, MEM = 1038.7M, InitMEM = 1037.7M)
[03/18 15:15:19     55] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 15:15:19     55] End delay calculation. (MEM=1115.11 CPU=0:00:00.4 REAL=0:00:00.0)
[03/18 15:15:19     55] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1115.1M) ***
[03/18 15:15:19     56] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:56.0 mem=1115.1M)
[03/18 15:15:19     56] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=1115.1M
[03/18 15:15:19     56] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1115.1M
[03/18 15:15:19     56] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     34 (34)      |   -0.548   |     34 (34)      |
|   max_tran     |    34 (4290)     |  -14.361   |    34 (4290)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.613%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1115.1M
[03/18 15:15:19     56] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1060.6M, totSessionCpu=0:00:56 **
[03/18 15:15:19     56] ** INFO : this run is activating medium effort placeOptDesign flow
[03/18 15:15:20     56] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:15:20     56] #spOpts: N=65 mergeVia=F 
[03/18 15:15:20     56] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:15:20     56] #spOpts: N=65 mergeVia=F 
[03/18 15:15:20     56] *** Starting optimizing excluded clock nets MEM= 1061.8M) ***
[03/18 15:15:20     56] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1061.8M) ***
[03/18 15:15:20     56] 
[03/18 15:15:20     56] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Type 'man IMPOPT-3663' for more detail.
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Power view               = WC_VIEW
[03/18 15:15:20     56] Number of VT partitions  = 2
[03/18 15:15:20     56] Standard cells in design = 811
[03/18 15:15:20     56] Instances in design      = 3630
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Instance distribution across the VT partitions:
[03/18 15:15:20     56] 
[03/18 15:15:20     56]  LVT : inst = 0 (0.0%), cells = 335 (41%)
[03/18 15:15:20     56]    Lib tcbn65gpluswc        : inst = 0 (0.0%)
[03/18 15:15:20     56] 
[03/18 15:15:20     56]  HVT : inst = 3630 (100.0%), cells = 457 (56%)
[03/18 15:15:20     56]    Lib tcbn65gpluswc        : inst = 3630 (100.0%)
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Reporting took 0 sec
[03/18 15:15:20     56] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:20     56] optDesignOneStep: Leakage Power Flow
[03/18 15:15:20     56] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:20     56] Design State:
[03/18 15:15:20     56]     #signal nets       :  3765
[03/18 15:15:20     56]     #routed signal nets:  0
[03/18 15:15:20     56]     #clock nets        :  0
[03/18 15:15:20     56]     #routed clock nets :  0
[03/18 15:15:20     56] OptMgr: Begin leakage power optimization
[03/18 15:15:20     56] OptMgr: Number of active setup views: 1
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Power Net Detected:
[03/18 15:15:20     56]     Voltage	    Name
[03/18 15:15:20     56]     0.00V	    VSS
[03/18 15:15:20     56]     0.90V	    VDD
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Begin Power Analysis
[03/18 15:15:20     56] 
[03/18 15:15:20     56]     0.00V	    VSS
[03/18 15:15:20     56]     0.90V	    VDD
[03/18 15:15:20     56] Begin Processing Timing Library for Power Calculation
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Begin Processing Timing Library for Power Calculation
[03/18 15:15:20     56] 
[03/18 15:15:20     56] 
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Begin Processing Power Net/Grid for Power Calculation
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=815.60MB/815.60MB)
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Begin Processing Timing Window Data for Power Calculation
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=815.82MB/815.82MB)
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Begin Processing User Attributes
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=815.86MB/815.86MB)
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Begin Processing Signal Activity
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=816.25MB/816.25MB)
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Begin Power Computation
[03/18 15:15:20     56] 
[03/18 15:15:20     56]       ----------------------------------------------------------
[03/18 15:15:20     56]       # of cell(s) missing both power/leakage table: 0
[03/18 15:15:20     56]       # of cell(s) missing power table: 0
[03/18 15:15:20     56]       # of cell(s) missing leakage table: 0
[03/18 15:15:20     56]       # of MSMV cell(s) missing power_level: 0
[03/18 15:15:20     56]       ----------------------------------------------------------
[03/18 15:15:20     56] 
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=816.41MB/816.41MB)
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Begin Processing User Attributes
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=816.41MB/816.41MB)
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=816.44MB/816.44MB)
[03/18 15:15:20     56] 
[03/18 15:15:20     56] OptMgr: Optimization mode is pre-route
[03/18 15:15:20     56] OptMgr: current WNS: -922337203685477.625 ns
[03/18 15:15:20     56] OptMgr: Using aggressive mode for Force Mode
[03/18 15:15:20     56] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:15:20     56] #spOpts: N=65 mergeVia=F 
[03/18 15:15:20     56] 
[03/18 15:15:20     56] Design leakage power (state independent) = 0.134 mW
[03/18 15:15:20     56] Resizable instances =   3630 (100.0%), leakage = 0.134 mW (100.0%)
[03/18 15:15:20     56] Leakage power distribution among resizable instances:
[03/18 15:15:20     56]  Total LVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/18 15:15:20     56]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/18 15:15:20     56]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/18 15:15:20     56]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/18 15:15:20     56]  Total HVT =   3630 (100.0%), lkg = 0.134 mW (100.0%)
[03/18 15:15:20     56]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/18 15:15:20     56] 
[03/18 15:15:20     56] OptMgr: Begin forced downsizing
[03/18 15:15:20     57] OptMgr: 29 instances resized in force mode
[03/18 15:15:20     57] OptMgr: Updating timing
[03/18 15:15:21     57] OptMgr: Design WNS: -922337203685477.625 ns
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Design leakage power (state independent) = 0.134 mW
[03/18 15:15:21     57] Resizable instances =   3630 (100.0%), leakage = 0.134 mW (100.0%)
[03/18 15:15:21     57] Leakage power distribution among resizable instances:
[03/18 15:15:21     57]  Total LVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/18 15:15:21     57]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/18 15:15:21     57]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/18 15:15:21     57]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/18 15:15:21     57]  Total HVT =   3630 (100.0%), lkg = 0.134 mW (100.0%)
[03/18 15:15:21     57]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/18 15:15:21     57] 
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Summary: cell sizing
[03/18 15:15:21     57] 
[03/18 15:15:21     57]  29 instances changed cell type
[03/18 15:15:21     57] 
[03/18 15:15:21     57]                        UpSize    DownSize   SameSize   Total
[03/18 15:15:21     57]                        ------    --------   --------   -----
[03/18 15:15:21     57]     Sequential            0          0          0          0
[03/18 15:15:21     57]  Combinational            0          0         29         29
[03/18 15:15:21     57] 
[03/18 15:15:21     57]    17 instances changed cell type from      INR2XD0   to     INR2D0
[03/18 15:15:21     57]    12 instances changed cell type from       NR2XD0   to      NR2D0
[03/18 15:15:21     57]   checkSum: 29
[03/18 15:15:21     57] 
[03/18 15:15:21     57] 
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Begin Power Analysis
[03/18 15:15:21     57] 
[03/18 15:15:21     57]     0.00V	    VSS
[03/18 15:15:21     57]     0.90V	    VDD
[03/18 15:15:21     57] Begin Processing Timing Library for Power Calculation
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Begin Processing Timing Library for Power Calculation
[03/18 15:15:21     57] 
[03/18 15:15:21     57] 
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Begin Processing Power Net/Grid for Power Calculation
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=821.90MB/821.90MB)
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Begin Processing Timing Window Data for Power Calculation
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=821.90MB/821.90MB)
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Begin Processing User Attributes
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=821.90MB/821.90MB)
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Begin Processing Signal Activity
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=821.90MB/821.90MB)
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Begin Power Computation
[03/18 15:15:21     57] 
[03/18 15:15:21     57]       ----------------------------------------------------------
[03/18 15:15:21     57]       # of cell(s) missing both power/leakage table: 0
[03/18 15:15:21     57]       # of cell(s) missing power table: 0
[03/18 15:15:21     57]       # of cell(s) missing leakage table: 0
[03/18 15:15:21     57]       # of MSMV cell(s) missing power_level: 0
[03/18 15:15:21     57]       ----------------------------------------------------------
[03/18 15:15:21     57] 
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=821.90MB/821.90MB)
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Begin Processing User Attributes
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=821.90MB/821.90MB)
[03/18 15:15:21     57] 
[03/18 15:15:21     57] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=821.90MB/821.90MB)
[03/18 15:15:21     57] 
[03/18 15:15:21     57] OptMgr: Leakage power optimization took: 1 seconds
[03/18 15:15:21     57] OptMgr: End leakage power optimization
[03/18 15:15:21     57] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[03/18 15:15:21     57] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
[03/18 15:15:21     57] The useful skew maximum allowed delay is: 0.15
[03/18 15:15:21     57] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:21     57] optDesignOneStep: Leakage Power Flow
[03/18 15:15:21     57] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:22     58] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:15:22     58] #spOpts: N=65 
[03/18 15:15:22     58] *info: There are 18 candidate Buffer cells
[03/18 15:15:22     58] *info: There are 18 candidate Inverter cells
[03/18 15:15:23     59] 
[03/18 15:15:23     59] Netlist preparation processing... 
[03/18 15:15:23     59] 
[03/18 15:15:23     59] Constant propagation run...
[03/18 15:15:23     59] CPU of constant propagation run : 0:00:00.0 (mem :1191.3M)
[03/18 15:15:23     59] 
[03/18 15:15:23     59] Dangling output instance removal run...
[03/18 15:15:23     59] CPU of dangling output instance removal run : 0:00:00.0 (mem :1191.3M)
[03/18 15:15:23     59] 
[03/18 15:15:23     59] Dont care observability instance removal run...
[03/18 15:15:23     59] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1191.3M)
[03/18 15:15:23     59] 
[03/18 15:15:23     59] Removed instances... 
[03/18 15:15:23     59] 
[03/18 15:15:23     59] Replaced instances... 
[03/18 15:15:23     59] 
[03/18 15:15:23     59] Removed 0 instance
[03/18 15:15:23     59] 	CPU for removing db instances : 0:00:00.0 (mem :1191.3M)
[03/18 15:15:23     59] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1191.3M)
[03/18 15:15:23     59] CPU of: netlist preparation :0:00:00.0 (mem :1191.3M)
[03/18 15:15:23     59] 
[03/18 15:15:23     59] Mark undriven nets with IPOIgnored run...
[03/18 15:15:23     59] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1191.3M)
[03/18 15:15:23     59] *info: Marking 0 isolation instances dont touch
[03/18 15:15:23     59] *info: Marking 0 level shifter instances dont touch
[03/18 15:15:23     59] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:15:23     59] #spOpts: N=65 mergeVia=F 
[03/18 15:15:23     60] 
[03/18 15:15:23     60] Completed downsize cell map
[03/18 15:15:23     60] Forced downsizing resized 0 out of 3630 instances
[03/18 15:15:23     60]      #inst not ok to resize: 0
[03/18 15:15:23     60]      #inst with no smaller cells: 3630
[03/18 15:15:23     60] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:23     60] optDesignOneStep: Leakage Power Flow
[03/18 15:15:23     60] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:23     60] Begin: Area Reclaim Optimization
[03/18 15:15:24     60] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:15:24     60] #spOpts: N=65 mergeVia=F 
[03/18 15:15:24     61] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.61
[03/18 15:15:24     61] +----------+---------+--------+--------+------------+--------+
[03/18 15:15:24     61] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 15:15:24     61] +----------+---------+--------+--------+------------+--------+
[03/18 15:15:24     61] |    49.61%|        -|   0.000|   0.000|   0:00:00.0| 1267.4M|
[03/18 15:15:24     61] |    49.61%|        0|   0.000|   0.000|   0:00:00.0| 1267.4M|
[03/18 15:15:24     61] |    49.61%|        0|   0.000|   0.000|   0:00:00.0| 1267.4M|
[03/18 15:15:24     61] |    49.61%|        0|   0.000|   0.000|   0:00:00.0| 1267.4M|
[03/18 15:15:24     61] +----------+---------+--------+--------+------------+--------+
[03/18 15:15:24     61] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.61
[03/18 15:15:24     61] 
[03/18 15:15:24     61] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/18 15:15:24     61] --------------------------------------------------------------
[03/18 15:15:24     61] |                                   | Total     | Sequential |
[03/18 15:15:24     61] --------------------------------------------------------------
[03/18 15:15:24     61] | Num insts resized                 |       0  |       0    |
[03/18 15:15:24     61] | Num insts undone                  |       0  |       0    |
[03/18 15:15:24     61] | Num insts Downsized               |       0  |       0    |
[03/18 15:15:24     61] | Num insts Samesized               |       0  |       0    |
[03/18 15:15:24     61] | Num insts Upsized                 |       0  |       0    |
[03/18 15:15:24     61] | Num multiple commits+uncommits    |       0  |       -    |
[03/18 15:15:24     61] --------------------------------------------------------------
[03/18 15:15:24     61] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[03/18 15:15:24     61] Executing incremental physical updates
[03/18 15:15:24     61] Executing incremental physical updates
[03/18 15:15:24     61] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1101.81M, totSessionCpu=0:01:01).
[03/18 15:15:25     61] Leakage Power Opt: re-selecting buf/inv list 
[03/18 15:15:25     61] Summary for sequential cells idenfication: 
[03/18 15:15:25     61] Identified SBFF number: 199
[03/18 15:15:25     61] Identified MBFF number: 0
[03/18 15:15:25     61] Not identified SBFF number: 0
[03/18 15:15:25     61] Not identified MBFF number: 0
[03/18 15:15:25     61] Number of sequential cells which are not FFs: 104
[03/18 15:15:25     61] 
[03/18 15:15:25     61] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:25     61] optDesignOneStep: Leakage Power Flow
[03/18 15:15:25     61] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:25     61] Begin: GigaOpt high fanout net optimization
[03/18 15:15:25     61] Summary for sequential cells idenfication: 
[03/18 15:15:25     61] Identified SBFF number: 199
[03/18 15:15:25     61] Identified MBFF number: 0
[03/18 15:15:25     61] Not identified SBFF number: 0
[03/18 15:15:25     61] Not identified MBFF number: 0
[03/18 15:15:25     61] Number of sequential cells which are not FFs: 104
[03/18 15:15:25     61] 
[03/18 15:15:25     61] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:15:25     61] #spOpts: N=65 
[03/18 15:15:26     62] DEBUG: @coeDRVCandCache::init.
[03/18 15:15:26     62] +----------+---------+--------+--------+------------+--------+
[03/18 15:15:26     62] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 15:15:26     62] +----------+---------+--------+--------+------------+--------+
[03/18 15:15:26     62] |    49.61%|        -|   0.100|   0.000|   0:00:00.0| 1244.4M|
[03/18 15:15:26     62] Info: violation cost 3.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 3.000000, glitch 0.000000)
[03/18 15:15:27     63] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 15:15:27     63] |    49.86%|       45|   0.100|   0.000|   0:00:01.0| 1256.4M|
[03/18 15:15:27     63] +----------+---------+--------+--------+------------+--------+
[03/18 15:15:27     63] 
[03/18 15:15:27     63] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1256.4M) ***
[03/18 15:15:27     63] DEBUG: @coeDRVCandCache::cleanup.
[03/18 15:15:27     63] End: GigaOpt high fanout net optimization
[03/18 15:15:27     63] Begin: GigaOpt DRV Optimization
[03/18 15:15:27     63] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/18 15:15:27     63] PhyDesignGrid: maxLocalDensity 3.00
[03/18 15:15:27     63] #spOpts: N=65 mergeVia=F 
[03/18 15:15:28     64] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 15:15:28     64] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/18 15:15:28     64] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 15:15:28     64] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/18 15:15:28     64] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 15:15:28     64] DEBUG: @coeDRVCandCache::init.
[03/18 15:15:28     64] Info: violation cost 162368.046875 (cap = 941.851074, tran = 161426.203125, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 15:15:28     64] |    38   |  4298   |    36   |     36  |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  49.86  |            |           |
[03/18 15:15:33     69] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 15:15:33     69] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |  N/A  |         77|          0|         38|  50.38  |   0:00:05.0|    1256.4M|
[03/18 15:15:33     69] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 15:15:33     69] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  50.38  |   0:00:00.0|    1256.4M|
[03/18 15:15:33     69] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 15:15:33     69] 
[03/18 15:15:33     69] *** Finish DRV Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=1256.4M) ***
[03/18 15:15:33     69] 
[03/18 15:15:33     69] DEBUG: @coeDRVCandCache::cleanup.
[03/18 15:15:33     69] End: GigaOpt DRV Optimization
[03/18 15:15:33     69] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/18 15:15:33     69] Leakage Power Opt: resetting the buf/inv selection
[03/18 15:15:33     69] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1122.8M, totSessionCpu=0:01:09 **
[03/18 15:15:33     69] Leakage Power Opt: re-selecting buf/inv list 
[03/18 15:15:33     69] Summary for sequential cells idenfication: 
[03/18 15:15:33     69] Identified SBFF number: 199
[03/18 15:15:33     69] Identified MBFF number: 0
[03/18 15:15:33     69] Not identified SBFF number: 0
[03/18 15:15:33     69] Not identified MBFF number: 0
[03/18 15:15:33     69] Number of sequential cells which are not FFs: 104
[03/18 15:15:33     69] 
[03/18 15:15:33     69] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:33     69] optDesignOneStep: Leakage Power Flow
[03/18 15:15:33     69] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:33     69] Begin: GigaOpt Global Optimization
[03/18 15:15:33     69] *info: use new DP (enabled)
[03/18 15:15:33     69] PhyDesignGrid: maxLocalDensity 1.20
[03/18 15:15:33     69] #spOpts: N=65 mergeVia=F 
[03/18 15:15:33     69] Summary for sequential cells idenfication: 
[03/18 15:15:33     69] Identified SBFF number: 199
[03/18 15:15:33     69] Identified MBFF number: 0
[03/18 15:15:33     69] Not identified SBFF number: 0
[03/18 15:15:33     69] Not identified MBFF number: 0
[03/18 15:15:33     69] Number of sequential cells which are not FFs: 104
[03/18 15:15:33     69] 
[03/18 15:15:35     72] *info: 2 special nets excluded.
[03/18 15:15:35     72] *info: 2 no-driver nets excluded.
[03/18 15:15:37     73] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[03/18 15:15:37     73] +--------+--------+----------+------------+--------+----------+---------+----------------------+
[03/18 15:15:37     73] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[03/18 15:15:37     73] +--------+--------+----------+------------+--------+----------+---------+----------------------+
[03/18 15:15:37     73] |   0.000|   0.000|    50.38%|   0:00:00.0| 1260.4M|   WC_VIEW|       NA| NA                   |
[03/18 15:15:37     73] +--------+--------+----------+------------+--------+----------+---------+----------------------+
[03/18 15:15:37     73] 
[03/18 15:15:37     73] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1260.4M) ***
[03/18 15:15:37     73] 
[03/18 15:15:37     73] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1260.4M) ***
[03/18 15:15:37     73] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[03/18 15:15:37     73] End: GigaOpt Global Optimization
[03/18 15:15:37     73] Leakage Power Opt: resetting the buf/inv selection
[03/18 15:15:37     73] 
[03/18 15:15:37     73] Active setup views:
[03/18 15:15:37     73]  WC_VIEW
[03/18 15:15:37     73]   Dominating endpoints: 0
[03/18 15:15:37     73]   Dominating TNS: -0.000
[03/18 15:15:37     73] 
[03/18 15:15:37     73] *** Check timing (0:00:00.0)
[03/18 15:15:37     73] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:37     73] optDesignOneStep: Leakage Power Flow
[03/18 15:15:37     73] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:37     73] Begin: Area Reclaim Optimization
[03/18 15:15:38     74] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:15:38     74] #spOpts: N=65 mergeVia=F 
[03/18 15:15:38     74] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.38
[03/18 15:15:38     74] +----------+---------+--------+--------+------------+--------+
[03/18 15:15:38     74] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 15:15:38     74] +----------+---------+--------+--------+------------+--------+
[03/18 15:15:38     74] |    50.38%|        -|   0.000|   0.000|   0:00:00.0| 1276.4M|
[03/18 15:15:38     74] |    50.38%|        0|   0.000|   0.000|   0:00:00.0| 1276.4M|
[03/18 15:15:38     74] |    50.38%|        0|   0.000|   0.000|   0:00:00.0| 1276.4M|
[03/18 15:15:39     75] |    50.37%|        1|   0.000|   0.000|   0:00:01.0| 1276.4M|
[03/18 15:15:39     75] |    50.27%|       44|   0.000|   0.000|   0:00:00.0| 1276.4M|
[03/18 15:15:39     76] |    50.27%|        2|   0.000|   0.000|   0:00:00.0| 1276.4M|
[03/18 15:15:39     76] |    50.27%|        0|   0.000|   0.000|   0:00:00.0| 1276.4M|
[03/18 15:15:39     76] +----------+---------+--------+--------+------------+--------+
[03/18 15:15:39     76] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.27
[03/18 15:15:39     76] 
[03/18 15:15:39     76] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 3 Resize = 46 **
[03/18 15:15:39     76] --------------------------------------------------------------
[03/18 15:15:39     76] |                                   | Total     | Sequential |
[03/18 15:15:39     76] --------------------------------------------------------------
[03/18 15:15:39     76] | Num insts resized                 |      45  |       0    |
[03/18 15:15:39     76] | Num insts undone                  |       0  |       0    |
[03/18 15:15:39     76] | Num insts Downsized               |      45  |       0    |
[03/18 15:15:39     76] | Num insts Samesized               |       0  |       0    |
[03/18 15:15:39     76] | Num insts Upsized                 |       0  |       0    |
[03/18 15:15:39     76] | Num multiple commits+uncommits    |       1  |       -    |
[03/18 15:15:39     76] --------------------------------------------------------------
[03/18 15:15:39     76] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
[03/18 15:15:39     76] Executing incremental physical updates
[03/18 15:15:39     76] Executing incremental physical updates
[03/18 15:15:39     76] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1118.81M, totSessionCpu=0:01:16).
[03/18 15:15:40     76] setup target slack: 0.1
[03/18 15:15:40     76] extra slack: 0.1
[03/18 15:15:40     76] std delay: 0.0142
[03/18 15:15:40     76] real setup target slack: 0.0142
[03/18 15:15:40     76] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:15:40     76] #spOpts: N=65 
[03/18 15:15:40     76] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/18 15:15:40     76] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/18 15:15:40     76] [NR-eagl] Started earlyGlobalRoute kernel
[03/18 15:15:40     76] [NR-eagl] Initial Peak syMemory usage = 1126.8 MB
[03/18 15:15:40     76] (I)       Reading DB...
[03/18 15:15:40     76] (I)       congestionReportName   : 
[03/18 15:15:40     76] (I)       buildTerm2TermWires    : 0
[03/18 15:15:40     76] (I)       doTrackAssignment      : 1
[03/18 15:15:40     76] (I)       dumpBookshelfFiles     : 0
[03/18 15:15:40     76] (I)       numThreads             : 1
[03/18 15:15:40     76] [NR-eagl] honorMsvRouteConstraint: false
[03/18 15:15:40     76] (I)       honorPin               : false
[03/18 15:15:40     76] (I)       honorPinGuide          : true
[03/18 15:15:40     76] (I)       honorPartition         : false
[03/18 15:15:40     76] (I)       allowPartitionCrossover: false
[03/18 15:15:40     76] (I)       honorSingleEntry       : true
[03/18 15:15:40     76] (I)       honorSingleEntryStrong : true
[03/18 15:15:40     76] (I)       handleViaSpacingRule   : false
[03/18 15:15:40     76] (I)       PDConstraint           : none
[03/18 15:15:40     76] (I)       expBetterNDRHandling   : false
[03/18 15:15:40     76] [NR-eagl] honorClockSpecNDR      : 0
[03/18 15:15:40     76] (I)       routingEffortLevel     : 3
[03/18 15:15:40     76] [NR-eagl] minRouteLayer          : 2
[03/18 15:15:40     76] [NR-eagl] maxRouteLayer          : 4
[03/18 15:15:40     76] (I)       numRowsPerGCell        : 1
[03/18 15:15:40     76] (I)       speedUpLargeDesign     : 0
[03/18 15:15:40     76] (I)       speedUpBlkViolationClean: 0
[03/18 15:15:40     76] (I)       multiThreadingTA       : 0
[03/18 15:15:40     76] (I)       blockedPinEscape       : 1
[03/18 15:15:40     76] (I)       blkAwareLayerSwitching : 0
[03/18 15:15:40     76] (I)       betterClockWireModeling: 1
[03/18 15:15:40     76] (I)       punchThroughDistance   : 500.00
[03/18 15:15:40     76] (I)       scenicBound            : 1.15
[03/18 15:15:40     76] (I)       maxScenicToAvoidBlk    : 100.00
[03/18 15:15:40     76] (I)       source-to-sink ratio   : 0.00
[03/18 15:15:40     76] (I)       targetCongestionRatioH : 1.00
[03/18 15:15:40     76] (I)       targetCongestionRatioV : 1.00
[03/18 15:15:40     76] (I)       layerCongestionRatio   : 0.70
[03/18 15:15:40     76] (I)       m1CongestionRatio      : 0.10
[03/18 15:15:40     76] (I)       m2m3CongestionRatio    : 0.70
[03/18 15:15:40     76] (I)       localRouteEffort       : 1.00
[03/18 15:15:40     76] (I)       numSitesBlockedByOneVia: 8.00
[03/18 15:15:40     76] (I)       supplyScaleFactorH     : 1.00
[03/18 15:15:40     76] (I)       supplyScaleFactorV     : 1.00
[03/18 15:15:40     76] (I)       highlight3DOverflowFactor: 0.00
[03/18 15:15:40     76] (I)       doubleCutViaModelingRatio: 0.00
[03/18 15:15:40     76] (I)       blockTrack             : 
[03/18 15:15:40     76] (I)       readTROption           : true
[03/18 15:15:40     76] (I)       extraSpacingBothSide   : false
[03/18 15:15:40     76] [NR-eagl] numTracksPerClockWire  : 0
[03/18 15:15:40     76] (I)       routeSelectedNetsOnly  : false
[03/18 15:15:40     76] (I)       before initializing RouteDB syMemory usage = 1126.8 MB
[03/18 15:15:40     76] (I)       starting read tracks
[03/18 15:15:40     76] (I)       build grid graph
[03/18 15:15:40     76] (I)       build grid graph start
[03/18 15:15:40     76] [NR-eagl] Layer1 has no routable track
[03/18 15:15:40     76] [NR-eagl] Layer2 has single uniform track structure
[03/18 15:15:40     76] [NR-eagl] Layer3 has single uniform track structure
[03/18 15:15:40     76] [NR-eagl] Layer4 has single uniform track structure
[03/18 15:15:40     76] (I)       build grid graph end
[03/18 15:15:40     76] (I)       Layer1   numNetMinLayer=3884
[03/18 15:15:40     76] (I)       Layer2   numNetMinLayer=0
[03/18 15:15:40     76] (I)       Layer3   numNetMinLayer=0
[03/18 15:15:40     76] (I)       Layer4   numNetMinLayer=0
[03/18 15:15:40     76] (I)       numViaLayers=3
[03/18 15:15:40     76] (I)       end build via table
[03/18 15:15:40     76] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7420 numBumpBlks=0 numBoundaryFakeBlks=0
[03/18 15:15:40     76] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/18 15:15:40     76] (I)       readDataFromPlaceDB
[03/18 15:15:40     76] (I)       Read net information..
[03/18 15:15:40     76] [NR-eagl] Read numTotalNets=3884  numIgnoredNets=0
[03/18 15:15:40     76] (I)       Read testcase time = 0.000 seconds
[03/18 15:15:40     76] 
[03/18 15:15:40     76] (I)       totalPins=16123  totalGlobalPin=15390 (95.45%)
[03/18 15:15:40     76] (I)       Model blockage into capacity
[03/18 15:15:40     76] (I)       Read numBlocks=7420  numPreroutedWires=0  numCapScreens=0
[03/18 15:15:40     76] (I)       blocked area on Layer1 : 0  (0.00%)
[03/18 15:15:40     76] (I)       blocked area on Layer2 : 12203568000  (6.21%)
[03/18 15:15:40     76] (I)       blocked area on Layer3 : 14504160000  (7.38%)
[03/18 15:15:40     76] (I)       blocked area on Layer4 : 121224368000  (61.66%)
[03/18 15:15:40     76] (I)       Modeling time = 0.010 seconds
[03/18 15:15:40     76] 
[03/18 15:15:40     76] (I)       Number of ignored nets = 0
[03/18 15:15:40     76] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 15:15:40     76] (I)       Number of clock nets = 0.  Ignored: No
[03/18 15:15:40     76] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 15:15:40     76] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 15:15:40     76] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 15:15:40     76] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 15:15:40     76] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 15:15:40     76] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 15:15:40     76] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 15:15:40     76] (I)       Before initializing earlyGlobalRoute syMemory usage = 1126.8 MB
[03/18 15:15:40     76] (I)       Layer1  viaCost=300.00
[03/18 15:15:40     76] (I)       Layer2  viaCost=100.00
[03/18 15:15:40     76] (I)       Layer3  viaCost=100.00
[03/18 15:15:40     76] (I)       ---------------------Grid Graph Info--------------------
[03/18 15:15:40     76] (I)       routing area        :  (0, 0) - (443600, 443200)
[03/18 15:15:40     76] (I)       core area           :  (2000, 2000) - (441600, 441200)
[03/18 15:15:40     76] (I)       Site Width          :   400  (dbu)
[03/18 15:15:40     76] (I)       Row Height          :  3600  (dbu)
[03/18 15:15:40     76] (I)       GCell Width         :  3600  (dbu)
[03/18 15:15:40     76] (I)       GCell Height        :  3600  (dbu)
[03/18 15:15:40     76] (I)       grid                :   123   123     4
[03/18 15:15:40     76] (I)       vertical capacity   :     0  3600     0  3600
[03/18 15:15:40     76] (I)       horizontal capacity :     0     0  3600     0
[03/18 15:15:40     76] (I)       Default wire width  :   180   200   200   200
[03/18 15:15:40     76] (I)       Default wire space  :   180   200   200   200
[03/18 15:15:40     76] (I)       Default pitch size  :   360   400   400   400
[03/18 15:15:40     76] (I)       First Track Coord   :     0   200   400   200
[03/18 15:15:40     76] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/18 15:15:40     76] (I)       Total num of tracks :     0  1109  1107  1109
[03/18 15:15:40     76] (I)       Num of masks        :     1     1     1     1
[03/18 15:15:40     76] (I)       --------------------------------------------------------
[03/18 15:15:40     76] 
[03/18 15:15:40     76] [NR-eagl] ============ Routing rule table ============
[03/18 15:15:40     76] [NR-eagl] Rule id 0. Nets 3884 
[03/18 15:15:40     76] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/18 15:15:40     76] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/18 15:15:40     76] [NR-eagl] ========================================
[03/18 15:15:40     76] [NR-eagl] 
[03/18 15:15:40     76] (I)       After initializing earlyGlobalRoute syMemory usage = 1126.8 MB
[03/18 15:15:40     76] (I)       Loading and dumping file time : 0.03 seconds
[03/18 15:15:40     76] (I)       ============= Initialization =============
[03/18 15:15:40     76] (I)       total 2D Cap : 293472 = (122145 H, 171327 V)
[03/18 15:15:40     76] [NR-eagl] Layer group 1: route 3884 net(s) in layer range [2, 4]
[03/18 15:15:40     76] (I)       ============  Phase 1a Route ============
[03/18 15:15:40     76] (I)       Phase 1a runs 0.01 seconds
[03/18 15:15:40     76] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/18 15:15:40     76] (I)       Usage: 72885 = (30246 H, 42639 V) = (24.76% H, 24.89% V) = (5.444e+04um H, 7.675e+04um V)
[03/18 15:15:40     76] (I)       
[03/18 15:15:40     76] (I)       ============  Phase 1b Route ============
[03/18 15:15:40     76] (I)       Phase 1b runs 0.01 seconds
[03/18 15:15:40     76] (I)       Usage: 73117 = (30418 H, 42699 V) = (24.90% H, 24.92% V) = (5.475e+04um H, 7.686e+04um V)
[03/18 15:15:40     76] (I)       
[03/18 15:15:40     76] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.36% V. EstWL: 1.316106e+05um
[03/18 15:15:40     76] (I)       ============  Phase 1c Route ============
[03/18 15:15:40     76] (I)       Level2 Grid: 25 x 25
[03/18 15:15:40     76] (I)       Phase 1c runs 0.00 seconds
[03/18 15:15:40     76] (I)       Usage: 73119 = (30420 H, 42699 V) = (24.90% H, 24.92% V) = (5.476e+04um H, 7.686e+04um V)
[03/18 15:15:40     76] (I)       
[03/18 15:15:40     76] (I)       ============  Phase 1d Route ============
[03/18 15:15:40     76] (I)       Phase 1d runs 0.00 seconds
[03/18 15:15:40     76] (I)       Usage: 73135 = (30433 H, 42702 V) = (24.92% H, 24.92% V) = (5.478e+04um H, 7.686e+04um V)
[03/18 15:15:40     76] (I)       
[03/18 15:15:40     76] (I)       ============  Phase 1e Route ============
[03/18 15:15:40     76] (I)       Phase 1e runs 0.00 seconds
[03/18 15:15:40     76] (I)       Usage: 73135 = (30433 H, 42702 V) = (24.92% H, 24.92% V) = (5.478e+04um H, 7.686e+04um V)
[03/18 15:15:40     76] (I)       
[03/18 15:15:40     76] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.99% V. EstWL: 1.316430e+05um
[03/18 15:15:40     76] [NR-eagl] 
[03/18 15:15:40     76] (I)       ============  Phase 1l Route ============
[03/18 15:15:40     76] (I)       dpBasedLA: time=0.01  totalOF=1139  totalVia=30500  totalWL=73109  total(Via+WL)=103609 
[03/18 15:15:40     76] (I)       Total Global Routing Runtime: 0.05 seconds
[03/18 15:15:40     76] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.93% V
[03/18 15:15:40     76] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 1.13% V
[03/18 15:15:40     76] (I)       
[03/18 15:15:40     76] [NR-eagl] End Peak syMemory usage = 1126.8 MB
[03/18 15:15:40     76] [NR-eagl] Early Global Router Kernel+IO runtime : 0.08 seconds
[03/18 15:15:40     76] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 15:15:40     76] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/18 15:15:40     76] 
[03/18 15:15:40     76] ** np local hotspot detection info verbose **
[03/18 15:15:40     76] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/18 15:15:40     76] 
[03/18 15:15:40     76] #spOpts: N=65 
[03/18 15:15:40     76] Apply auto density screen in post-place stage.
[03/18 15:15:40     76] Auto density screen increases utilization from 0.503 to 0.504
[03/18 15:15:40     76] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1126.8M
[03/18 15:15:40     76] *** Starting refinePlace (0:01:16 mem=1126.8M) ***
[03/18 15:15:40     76] Total net bbox length = 8.495e+04 (3.201e+04 5.294e+04) (ext = 2.558e+04)
[03/18 15:15:40     76] default core: bins with density >  0.75 = 6.51 % ( 11 / 169 )
[03/18 15:15:40     76] Density distribution unevenness ratio = 9.236%
[03/18 15:15:40     76] RPlace IncrNP: Rollback Lev = -5
[03/18 15:15:40     76] RPlace: Density =0.921053, incremental np is triggered.
[03/18 15:15:40     76] nrCritNet: 0.00% ( 0 / 3884 ) cutoffSlk: 214748364.7ps stdDelay: 14.2ps
[03/18 15:15:41     76] Congestion driven padding in post-place stage.
[03/18 15:15:41     76] Congestion driven padding increases utilization from 0.805 to 0.806
[03/18 15:15:41     76] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1126.8M
[03/18 15:15:49     84] default core: bins with density >  0.75 =    0 % ( 0 / 169 )
[03/18 15:15:49     84] Density distribution unevenness ratio = 4.919%
[03/18 15:15:49     84] RPlace postIncrNP: Density = 0.921053 -> 0.672222.
[03/18 15:15:49     84] RPlace postIncrNP Info: Density distribution changes:
[03/18 15:15:49     84] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/18 15:15:49     84] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/18 15:15:49     84] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/18 15:15:49     84] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/18 15:15:49     84] [0.90 - 0.95] :	 1 (0.59%) -> 0 (0.00%)
[03/18 15:15:49     84] [0.85 - 0.90] :	 2 (1.18%) -> 0 (0.00%)
[03/18 15:15:49     84] [0.80 - 0.85] :	 3 (1.78%) -> 0 (0.00%)
[03/18 15:15:49     84] [CPU] RefinePlace/IncrNP (cpu=0:00:08.2, real=0:00:09.0, mem=1135.8MB) @(0:01:16 - 0:01:25).
[03/18 15:15:49     84] Move report: incrNP moves 3742 insts, mean move: 8.79 um, max move: 52.60 um
[03/18 15:15:49     84] 	Max move on inst (memory4_reg_83_): (172.60, 1.00) --> (129.00, 10.00)
[03/18 15:15:49     84] Move report: Timing Driven Placement moves 3742 insts, mean move: 8.79 um, max move: 52.60 um
[03/18 15:15:49     84] 	Max move on inst (memory4_reg_83_): (172.60, 1.00) --> (129.00, 10.00)
[03/18 15:15:49     84] 	Runtime: CPU: 0:00:08.2 REAL: 0:00:09.0 MEM: 1135.8MB
[03/18 15:15:49     84] Starting refinePlace ...
[03/18 15:15:49     84] default core: bins with density >  0.75 =    0 % ( 0 / 169 )
[03/18 15:15:49     84] Density distribution unevenness ratio = 4.714%
[03/18 15:15:49     84]   Spread Effort: high, pre-route mode, useDDP on.
[03/18 15:15:49     84] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1135.8MB) @(0:01:25 - 0:01:25).
[03/18 15:15:49     84] Move report: preRPlace moves 157 insts, mean move: 0.44 um, max move: 1.80 um
[03/18 15:15:49     84] 	Max move on inst (memory15_reg_71_): (130.00, 148.60) --> (130.00, 150.40)
[03/18 15:15:49     84] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/18 15:15:49     84] wireLenOptFixPriorityInst 0 inst fixed
[03/18 15:15:49     84] Placement tweakage begins.
[03/18 15:15:49     84] wire length = 1.404e+05
[03/18 15:15:49     84] wire length = 1.371e+05
[03/18 15:15:49     84] Placement tweakage ends.
[03/18 15:15:49     84] Move report: tweak moves 237 insts, mean move: 5.42 um, max move: 23.40 um
[03/18 15:15:49     84] 	Max move on inst (FE_COEC44_CLK): (132.00, 38.80) --> (155.40, 38.80)
[03/18 15:15:49     84] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.4, real=0:00:00.0, mem=1135.8MB) @(0:01:25 - 0:01:25).
[03/18 15:15:49     84] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 15:15:49     84] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1135.8MB) @(0:01:25 - 0:01:25).
[03/18 15:15:49     84] Move report: Detail placement moves 364 insts, mean move: 3.67 um, max move: 23.40 um
[03/18 15:15:49     84] 	Max move on inst (FE_COEC44_CLK): (132.00, 38.80) --> (155.40, 38.80)
[03/18 15:15:49     84] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1135.8MB
[03/18 15:15:49     84] Statistics of distance of Instance movement in refine placement:
[03/18 15:15:49     84]   maximum (X+Y) =        52.60 um
[03/18 15:15:49     84]   inst (memory4_reg_83_) with max move: (172.6, 1) -> (129, 10)
[03/18 15:15:49     84]   mean    (X+Y) =         8.90 um
[03/18 15:15:49     84] Total instances flipped for WireLenOpt: 289
[03/18 15:15:49     84] Total instances flipped, including legalization: 2
[03/18 15:15:49     84] Summary Report:
[03/18 15:15:49     84] Instances move: 3741 (out of 3749 movable)
[03/18 15:15:49     84] Mean displacement: 8.90 um
[03/18 15:15:49     84] Max displacement: 52.60 um (Instance: memory4_reg_83_) (172.6, 1) -> (129, 10)
[03/18 15:15:49     84] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/18 15:15:49     84] Total instances moved : 3741
[03/18 15:15:49     85] Total net bbox length = 8.236e+04 (2.845e+04 5.391e+04) (ext = 2.485e+04)
[03/18 15:15:49     85] Runtime: CPU: 0:00:08.7 REAL: 0:00:09.0 MEM: 1135.8MB
[03/18 15:15:49     85] [CPU] RefinePlace/total (cpu=0:00:08.7, real=0:00:09.0, mem=1135.8MB) @(0:01:16 - 0:01:25).
[03/18 15:15:49     85] *** Finished refinePlace (0:01:25 mem=1135.8M) ***
[03/18 15:15:49     85] #spOpts: N=65 
[03/18 15:15:49     85] default core: bins with density >  0.75 =    0 % ( 0 / 169 )
[03/18 15:15:49     85] Density distribution unevenness ratio = 4.636%
[03/18 15:15:49     85] Trial Route Overflow 0(H) 0(V)
[03/18 15:15:49     85] Starting congestion repair ...
[03/18 15:15:49     85] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/18 15:15:49     85] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/18 15:15:49     85] (I)       Reading DB...
[03/18 15:15:49     85] (I)       congestionReportName   : 
[03/18 15:15:49     85] (I)       buildTerm2TermWires    : 1
[03/18 15:15:49     85] (I)       doTrackAssignment      : 1
[03/18 15:15:49     85] (I)       dumpBookshelfFiles     : 0
[03/18 15:15:49     85] (I)       numThreads             : 1
[03/18 15:15:49     85] [NR-eagl] honorMsvRouteConstraint: false
[03/18 15:15:49     85] (I)       honorPin               : false
[03/18 15:15:49     85] (I)       honorPinGuide          : true
[03/18 15:15:49     85] (I)       honorPartition         : false
[03/18 15:15:49     85] (I)       allowPartitionCrossover: false
[03/18 15:15:49     85] (I)       honorSingleEntry       : true
[03/18 15:15:49     85] (I)       honorSingleEntryStrong : true
[03/18 15:15:49     85] (I)       handleViaSpacingRule   : false
[03/18 15:15:49     85] (I)       PDConstraint           : none
[03/18 15:15:49     85] (I)       expBetterNDRHandling   : false
[03/18 15:15:49     85] [NR-eagl] honorClockSpecNDR      : 0
[03/18 15:15:49     85] (I)       routingEffortLevel     : 3
[03/18 15:15:49     85] [NR-eagl] minRouteLayer          : 2
[03/18 15:15:49     85] [NR-eagl] maxRouteLayer          : 4
[03/18 15:15:49     85] (I)       numRowsPerGCell        : 1
[03/18 15:15:49     85] (I)       speedUpLargeDesign     : 0
[03/18 15:15:49     85] (I)       speedUpBlkViolationClean: 0
[03/18 15:15:49     85] (I)       multiThreadingTA       : 0
[03/18 15:15:49     85] (I)       blockedPinEscape       : 1
[03/18 15:15:49     85] (I)       blkAwareLayerSwitching : 0
[03/18 15:15:49     85] (I)       betterClockWireModeling: 1
[03/18 15:15:49     85] (I)       punchThroughDistance   : 500.00
[03/18 15:15:49     85] (I)       scenicBound            : 1.15
[03/18 15:15:49     85] (I)       maxScenicToAvoidBlk    : 100.00
[03/18 15:15:49     85] (I)       source-to-sink ratio   : 0.00
[03/18 15:15:49     85] (I)       targetCongestionRatioH : 1.00
[03/18 15:15:49     85] (I)       targetCongestionRatioV : 1.00
[03/18 15:15:49     85] (I)       layerCongestionRatio   : 0.70
[03/18 15:15:49     85] (I)       m1CongestionRatio      : 0.10
[03/18 15:15:49     85] (I)       m2m3CongestionRatio    : 0.70
[03/18 15:15:49     85] (I)       localRouteEffort       : 1.00
[03/18 15:15:49     85] (I)       numSitesBlockedByOneVia: 8.00
[03/18 15:15:49     85] (I)       supplyScaleFactorH     : 1.00
[03/18 15:15:49     85] (I)       supplyScaleFactorV     : 1.00
[03/18 15:15:49     85] (I)       highlight3DOverflowFactor: 0.00
[03/18 15:15:49     85] (I)       doubleCutViaModelingRatio: 0.00
[03/18 15:15:49     85] (I)       blockTrack             : 
[03/18 15:15:49     85] (I)       readTROption           : true
[03/18 15:15:49     85] (I)       extraSpacingBothSide   : false
[03/18 15:15:49     85] [NR-eagl] numTracksPerClockWire  : 0
[03/18 15:15:49     85] (I)       routeSelectedNetsOnly  : false
[03/18 15:15:49     85] (I)       before initializing RouteDB syMemory usage = 1135.8 MB
[03/18 15:15:49     85] (I)       starting read tracks
[03/18 15:15:49     85] (I)       build grid graph
[03/18 15:15:49     85] (I)       build grid graph start
[03/18 15:15:49     85] [NR-eagl] Layer1 has no routable track
[03/18 15:15:49     85] [NR-eagl] Layer2 has single uniform track structure
[03/18 15:15:49     85] [NR-eagl] Layer3 has single uniform track structure
[03/18 15:15:49     85] [NR-eagl] Layer4 has single uniform track structure
[03/18 15:15:49     85] (I)       build grid graph end
[03/18 15:15:49     85] (I)       Layer1   numNetMinLayer=3884
[03/18 15:15:49     85] (I)       Layer2   numNetMinLayer=0
[03/18 15:15:49     85] (I)       Layer3   numNetMinLayer=0
[03/18 15:15:49     85] (I)       Layer4   numNetMinLayer=0
[03/18 15:15:49     85] (I)       numViaLayers=3
[03/18 15:15:49     85] (I)       end build via table
[03/18 15:15:49     85] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7420 numBumpBlks=0 numBoundaryFakeBlks=0
[03/18 15:15:49     85] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/18 15:15:49     85] (I)       readDataFromPlaceDB
[03/18 15:15:49     85] (I)       Read net information..
[03/18 15:15:49     85] [NR-eagl] Read numTotalNets=3884  numIgnoredNets=0
[03/18 15:15:49     85] (I)       Read testcase time = 0.000 seconds
[03/18 15:15:49     85] 
[03/18 15:15:49     85] (I)       totalPins=16123  totalGlobalPin=16091 (99.80%)
[03/18 15:15:49     85] (I)       Model blockage into capacity
[03/18 15:15:49     85] (I)       Read numBlocks=7420  numPreroutedWires=0  numCapScreens=0
[03/18 15:15:49     85] (I)       blocked area on Layer1 : 0  (0.00%)
[03/18 15:15:49     85] (I)       blocked area on Layer2 : 12203568000  (6.21%)
[03/18 15:15:49     85] (I)       blocked area on Layer3 : 14504160000  (7.38%)
[03/18 15:15:49     85] (I)       blocked area on Layer4 : 121224368000  (61.66%)
[03/18 15:15:49     85] (I)       Modeling time = 0.000 seconds
[03/18 15:15:49     85] 
[03/18 15:15:49     85] (I)       Number of ignored nets = 0
[03/18 15:15:49     85] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 15:15:49     85] (I)       Number of clock nets = 0.  Ignored: No
[03/18 15:15:49     85] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 15:15:49     85] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 15:15:49     85] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 15:15:49     85] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 15:15:49     85] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 15:15:49     85] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 15:15:49     85] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 15:15:49     85] (I)       Before initializing earlyGlobalRoute syMemory usage = 1135.8 MB
[03/18 15:15:49     85] (I)       Layer1  viaCost=300.00
[03/18 15:15:49     85] (I)       Layer2  viaCost=100.00
[03/18 15:15:49     85] (I)       Layer3  viaCost=100.00
[03/18 15:15:49     85] (I)       ---------------------Grid Graph Info--------------------
[03/18 15:15:49     85] (I)       routing area        :  (0, 0) - (443600, 443200)
[03/18 15:15:49     85] (I)       core area           :  (2000, 2000) - (441600, 441200)
[03/18 15:15:49     85] (I)       Site Width          :   400  (dbu)
[03/18 15:15:49     85] (I)       Row Height          :  3600  (dbu)
[03/18 15:15:49     85] (I)       GCell Width         :  3600  (dbu)
[03/18 15:15:49     85] (I)       GCell Height        :  3600  (dbu)
[03/18 15:15:49     85] (I)       grid                :   123   123     4
[03/18 15:15:49     85] (I)       vertical capacity   :     0  3600     0  3600
[03/18 15:15:49     85] (I)       horizontal capacity :     0     0  3600     0
[03/18 15:15:49     85] (I)       Default wire width  :   180   200   200   200
[03/18 15:15:49     85] (I)       Default wire space  :   180   200   200   200
[03/18 15:15:49     85] (I)       Default pitch size  :   360   400   400   400
[03/18 15:15:49     85] (I)       First Track Coord   :     0   200   400   200
[03/18 15:15:49     85] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/18 15:15:49     85] (I)       Total num of tracks :     0  1109  1107  1109
[03/18 15:15:49     85] (I)       Num of masks        :     1     1     1     1
[03/18 15:15:49     85] (I)       --------------------------------------------------------
[03/18 15:15:49     85] 
[03/18 15:15:49     85] [NR-eagl] ============ Routing rule table ============
[03/18 15:15:49     85] [NR-eagl] Rule id 0. Nets 3884 
[03/18 15:15:49     85] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/18 15:15:49     85] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/18 15:15:49     85] [NR-eagl] ========================================
[03/18 15:15:49     85] [NR-eagl] 
[03/18 15:15:49     85] (I)       After initializing earlyGlobalRoute syMemory usage = 1135.8 MB
[03/18 15:15:49     85] (I)       Loading and dumping file time : 0.02 seconds
[03/18 15:15:49     85] (I)       ============= Initialization =============
[03/18 15:15:49     85] (I)       total 2D Cap : 293472 = (122145 H, 171327 V)
[03/18 15:15:49     85] [NR-eagl] Layer group 1: route 3884 net(s) in layer range [2, 4]
[03/18 15:15:49     85] (I)       ============  Phase 1a Route ============
[03/18 15:15:49     85] (I)       Phase 1a runs 0.02 seconds
[03/18 15:15:49     85] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/18 15:15:49     85] (I)       Usage: 72592 = (29024 H, 43568 V) = (23.76% H, 25.43% V) = (5.224e+04um H, 7.842e+04um V)
[03/18 15:15:49     85] (I)       
[03/18 15:15:49     85] (I)       ============  Phase 1b Route ============
[03/18 15:15:49     85] (I)       Phase 1b runs 0.00 seconds
[03/18 15:15:49     85] (I)       Usage: 72659 = (29068 H, 43591 V) = (23.80% H, 25.44% V) = (5.232e+04um H, 7.846e+04um V)
[03/18 15:15:49     85] (I)       
[03/18 15:15:49     85] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.12% V. EstWL: 1.307862e+05um
[03/18 15:15:49     85] (I)       ============  Phase 1c Route ============
[03/18 15:15:49     85] (I)       Level2 Grid: 25 x 25
[03/18 15:15:49     85] (I)       Phase 1c runs 0.00 seconds
[03/18 15:15:49     85] (I)       Usage: 72659 = (29068 H, 43591 V) = (23.80% H, 25.44% V) = (5.232e+04um H, 7.846e+04um V)
[03/18 15:15:49     85] (I)       
[03/18 15:15:49     85] (I)       ============  Phase 1d Route ============
[03/18 15:15:49     85] (I)       Phase 1d runs 0.01 seconds
[03/18 15:15:49     85] (I)       Usage: 72660 = (29069 H, 43591 V) = (23.80% H, 25.44% V) = (5.232e+04um H, 7.846e+04um V)
[03/18 15:15:49     85] (I)       
[03/18 15:15:49     85] (I)       ============  Phase 1e Route ============
[03/18 15:15:49     85] (I)       Phase 1e runs 0.00 seconds
[03/18 15:15:49     85] (I)       Usage: 72660 = (29069 H, 43591 V) = (23.80% H, 25.44% V) = (5.232e+04um H, 7.846e+04um V)
[03/18 15:15:49     85] (I)       
[03/18 15:15:49     85] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.09% V. EstWL: 1.307880e+05um
[03/18 15:15:49     85] [NR-eagl] 
[03/18 15:15:49     85] (I)       ============  Phase 1l Route ============
[03/18 15:15:49     85] (I)       dpBasedLA: time=0.01  totalOF=585  totalVia=32368  totalWL=72644  total(Via+WL)=105012 
[03/18 15:15:49     85] (I)       Total Global Routing Runtime: 0.05 seconds
[03/18 15:15:49     85] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.07% V
[03/18 15:15:49     85] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.07% V
[03/18 15:15:49     85] (I)       
[03/18 15:15:49     85] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 15:15:49     85] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/18 15:15:49     85] 
[03/18 15:15:49     85] ** np local hotspot detection info verbose **
[03/18 15:15:49     85] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/18 15:15:49     85] 
[03/18 15:15:49     85] describeCongestion: hCong = 0.00 vCong = 0.00
[03/18 15:15:49     85] Skipped repairing congestion.
[03/18 15:15:49     85] (I)       ============= track Assignment ============
[03/18 15:15:49     85] (I)       extract Global 3D Wires
[03/18 15:15:49     85] (I)       Extract Global WL : time=0.00
[03/18 15:15:49     85] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 15:15:49     85] (I)       Initialization real time=0.00 seconds
[03/18 15:15:50     85] (I)       Kernel real time=0.07 seconds
[03/18 15:15:50     85] (I)       End Greedy Track Assignment
[03/18 15:15:50     85] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 15860
[03/18 15:15:50     85] [NR-eagl] Layer2(M2)(V) length: 6.298457e+04um, number of vias: 27528
[03/18 15:15:50     85] [NR-eagl] Layer3(M3)(H) length: 5.476470e+04um, number of vias: 937
[03/18 15:15:50     85] [NR-eagl] Layer4(M4)(V) length: 1.703400e+04um, number of vias: 0
[03/18 15:15:50     85] [NR-eagl] Total length: 1.347833e+05um, number of vias: 44325
[03/18 15:15:50     85] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[03/18 15:15:50     85] Start to check current routing status for nets...
[03/18 15:15:50     85] Using hname+ instead name for net compare
[03/18 15:15:50     85] All nets are already routed correctly.
[03/18 15:15:50     85] End to check current routing status for nets (mem=1109.4M)
[03/18 15:15:50     85] Extraction called for design 'sram_w16' of instances=3749 and nets=3886 using extraction engine 'preRoute' .
[03/18 15:15:50     85] PreRoute RC Extraction called for design sram_w16.
[03/18 15:15:50     85] RC Extraction called in multi-corner(2) mode.
[03/18 15:15:50     85] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 15:15:50     85] RCMode: PreRoute
[03/18 15:15:50     85]       RC Corner Indexes            0       1   
[03/18 15:15:50     85] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 15:15:50     85] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 15:15:50     85] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 15:15:50     85] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 15:15:50     85] Shrink Factor                : 1.00000
[03/18 15:15:50     85] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 15:15:50     85] Using capacitance table file ...
[03/18 15:15:50     85] Updating RC grid for preRoute extraction ...
[03/18 15:15:50     85] Initializing multi-corner capacitance tables ... 
[03/18 15:15:50     85] Initializing multi-corner resistance tables ...
[03/18 15:15:50     85] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1109.363M)
[03/18 15:15:50     85] Compute RC Scale Done ...
[03/18 15:15:50     85] **optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1109.4M, totSessionCpu=0:01:26 **
[03/18 15:15:50     85] #################################################################################
[03/18 15:15:50     85] # Design Stage: PreRoute
[03/18 15:15:50     85] # Design Name: sram_w16
[03/18 15:15:50     85] # Design Mode: 65nm
[03/18 15:15:50     85] # Analysis Mode: MMMC Non-OCV 
[03/18 15:15:50     85] # Parasitics Mode: No SPEF/RCDB
[03/18 15:15:50     85] # Signoff Settings: SI Off 
[03/18 15:15:50     85] #################################################################################
[03/18 15:15:50     85] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:15:50     85] Calculate delays in BcWc mode...
[03/18 15:15:50     85] Topological Sorting (CPU = 0:00:00.0, MEM = 1115.2M, InitMEM = 1115.2M)
[03/18 15:15:51     86] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 15:15:51     86] End delay calculation. (MEM=1191.52 CPU=0:00:00.5 REAL=0:00:01.0)
[03/18 15:15:51     86] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1191.5M) ***
[03/18 15:15:51     86] *** Check timing (0:00:00.7)
[03/18 15:15:51     86] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:51     86] optDesignOneStep: Leakage Power Flow
[03/18 15:15:51     86] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:15:51     86] Begin: GigaOpt Optimization in TNS mode
[03/18 15:15:51     86] Effort level <high> specified for reg2reg path_group
[03/18 15:15:51     86] **INFO: Flow update: Low effort is not optimizable.
[03/18 15:15:51     86] **INFO: Flow update: High effort is not optimizable.
[03/18 15:15:51     86] PhyDesignGrid: maxLocalDensity 0.95
[03/18 15:15:51     86] #spOpts: N=65 
[03/18 15:15:51     86] Core basic site is core
[03/18 15:15:51     86] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 15:15:54     89] *info: 2 special nets excluded.
[03/18 15:15:54     89] *info: 2 no-driver nets excluded.
[03/18 15:15:55     90] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 50.27
[03/18 15:15:55     90] Optimizer TNS Opt
[03/18 15:15:55     90] 
[03/18 15:15:55     90] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1286.9M) ***
[03/18 15:15:55     90] 
[03/18 15:15:55     90] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1286.9M) ***
[03/18 15:15:55     90] 
[03/18 15:15:55     90] End: GigaOpt Optimization in TNS mode
[03/18 15:15:55     90] setup target slack: 0.1
[03/18 15:15:55     90] extra slack: 0.1
[03/18 15:15:55     90] std delay: 0.0142
[03/18 15:15:55     90] real setup target slack: 0.0142
[03/18 15:15:55     90] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:15:55     90] #spOpts: N=65 
[03/18 15:15:55     90] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/18 15:15:55     90] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/18 15:15:55     90] [NR-eagl] Started earlyGlobalRoute kernel
[03/18 15:15:55     90] [NR-eagl] Initial Peak syMemory usage = 1137.4 MB
[03/18 15:15:55     90] (I)       Reading DB...
[03/18 15:15:55     90] (I)       congestionReportName   : 
[03/18 15:15:55     90] (I)       buildTerm2TermWires    : 0
[03/18 15:15:55     90] (I)       doTrackAssignment      : 1
[03/18 15:15:55     90] (I)       dumpBookshelfFiles     : 0
[03/18 15:15:55     90] (I)       numThreads             : 1
[03/18 15:15:55     90] [NR-eagl] honorMsvRouteConstraint: false
[03/18 15:15:55     90] (I)       honorPin               : false
[03/18 15:15:55     90] (I)       honorPinGuide          : true
[03/18 15:15:55     90] (I)       honorPartition         : false
[03/18 15:15:55     90] (I)       allowPartitionCrossover: false
[03/18 15:15:55     90] (I)       honorSingleEntry       : true
[03/18 15:15:55     90] (I)       honorSingleEntryStrong : true
[03/18 15:15:55     90] (I)       handleViaSpacingRule   : false
[03/18 15:15:55     90] (I)       PDConstraint           : none
[03/18 15:15:55     90] (I)       expBetterNDRHandling   : false
[03/18 15:15:55     90] [NR-eagl] honorClockSpecNDR      : 0
[03/18 15:15:55     90] (I)       routingEffortLevel     : 3
[03/18 15:15:55     90] [NR-eagl] minRouteLayer          : 2
[03/18 15:15:55     90] [NR-eagl] maxRouteLayer          : 4
[03/18 15:15:55     90] (I)       numRowsPerGCell        : 1
[03/18 15:15:55     90] (I)       speedUpLargeDesign     : 0
[03/18 15:15:55     90] (I)       speedUpBlkViolationClean: 0
[03/18 15:15:55     90] (I)       multiThreadingTA       : 0
[03/18 15:15:55     90] (I)       blockedPinEscape       : 1
[03/18 15:15:55     90] (I)       blkAwareLayerSwitching : 0
[03/18 15:15:55     90] (I)       betterClockWireModeling: 1
[03/18 15:15:55     90] (I)       punchThroughDistance   : 500.00
[03/18 15:15:55     90] (I)       scenicBound            : 1.15
[03/18 15:15:55     90] (I)       maxScenicToAvoidBlk    : 100.00
[03/18 15:15:55     90] (I)       source-to-sink ratio   : 0.00
[03/18 15:15:55     90] (I)       targetCongestionRatioH : 1.00
[03/18 15:15:55     90] (I)       targetCongestionRatioV : 1.00
[03/18 15:15:55     90] (I)       layerCongestionRatio   : 0.70
[03/18 15:15:55     90] (I)       m1CongestionRatio      : 0.10
[03/18 15:15:55     90] (I)       m2m3CongestionRatio    : 0.70
[03/18 15:15:55     90] (I)       localRouteEffort       : 1.00
[03/18 15:15:55     90] (I)       numSitesBlockedByOneVia: 8.00
[03/18 15:15:55     90] (I)       supplyScaleFactorH     : 1.00
[03/18 15:15:55     90] (I)       supplyScaleFactorV     : 1.00
[03/18 15:15:55     90] (I)       highlight3DOverflowFactor: 0.00
[03/18 15:15:55     90] (I)       doubleCutViaModelingRatio: 0.00
[03/18 15:15:55     90] (I)       blockTrack             : 
[03/18 15:15:55     90] (I)       readTROption           : true
[03/18 15:15:55     90] (I)       extraSpacingBothSide   : false
[03/18 15:15:55     90] [NR-eagl] numTracksPerClockWire  : 0
[03/18 15:15:55     90] (I)       routeSelectedNetsOnly  : false
[03/18 15:15:55     90] (I)       before initializing RouteDB syMemory usage = 1140.4 MB
[03/18 15:15:55     90] (I)       starting read tracks
[03/18 15:15:55     90] (I)       build grid graph
[03/18 15:15:55     90] (I)       build grid graph start
[03/18 15:15:55     90] [NR-eagl] Layer1 has no routable track
[03/18 15:15:55     90] [NR-eagl] Layer2 has single uniform track structure
[03/18 15:15:55     90] [NR-eagl] Layer3 has single uniform track structure
[03/18 15:15:55     90] [NR-eagl] Layer4 has single uniform track structure
[03/18 15:15:55     90] (I)       build grid graph end
[03/18 15:15:55     90] (I)       Layer1   numNetMinLayer=3884
[03/18 15:15:55     90] (I)       Layer2   numNetMinLayer=0
[03/18 15:15:55     90] (I)       Layer3   numNetMinLayer=0
[03/18 15:15:55     90] (I)       Layer4   numNetMinLayer=0
[03/18 15:15:55     90] (I)       numViaLayers=3
[03/18 15:15:55     90] (I)       end build via table
[03/18 15:15:55     90] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7420 numBumpBlks=0 numBoundaryFakeBlks=0
[03/18 15:15:55     90] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/18 15:15:55     90] (I)       readDataFromPlaceDB
[03/18 15:15:55     90] (I)       Read net information..
[03/18 15:15:55     90] [NR-eagl] Read numTotalNets=3884  numIgnoredNets=0
[03/18 15:15:55     90] (I)       Read testcase time = 0.000 seconds
[03/18 15:15:55     90] 
[03/18 15:15:55     90] (I)       totalPins=16123  totalGlobalPin=16091 (99.80%)
[03/18 15:15:55     90] (I)       Model blockage into capacity
[03/18 15:15:55     90] (I)       Read numBlocks=7420  numPreroutedWires=0  numCapScreens=0
[03/18 15:15:55     90] (I)       blocked area on Layer1 : 0  (0.00%)
[03/18 15:15:55     90] (I)       blocked area on Layer2 : 12203568000  (6.21%)
[03/18 15:15:55     90] (I)       blocked area on Layer3 : 14504160000  (7.38%)
[03/18 15:15:55     90] (I)       blocked area on Layer4 : 121224368000  (61.66%)
[03/18 15:15:55     90] (I)       Modeling time = 0.010 seconds
[03/18 15:15:55     90] 
[03/18 15:15:55     90] (I)       Number of ignored nets = 0
[03/18 15:15:55     90] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 15:15:55     90] (I)       Number of clock nets = 0.  Ignored: No
[03/18 15:15:55     90] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 15:15:55     90] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 15:15:55     90] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 15:15:55     90] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 15:15:55     90] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 15:15:55     90] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 15:15:55     90] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 15:15:55     90] (I)       Before initializing earlyGlobalRoute syMemory usage = 1141.4 MB
[03/18 15:15:55     90] (I)       Layer1  viaCost=300.00
[03/18 15:15:55     90] (I)       Layer2  viaCost=100.00
[03/18 15:15:55     90] (I)       Layer3  viaCost=100.00
[03/18 15:15:55     90] (I)       ---------------------Grid Graph Info--------------------
[03/18 15:15:55     90] (I)       routing area        :  (0, 0) - (443600, 443200)
[03/18 15:15:55     90] (I)       core area           :  (2000, 2000) - (441600, 441200)
[03/18 15:15:55     90] (I)       Site Width          :   400  (dbu)
[03/18 15:15:55     90] (I)       Row Height          :  3600  (dbu)
[03/18 15:15:55     90] (I)       GCell Width         :  3600  (dbu)
[03/18 15:15:55     90] (I)       GCell Height        :  3600  (dbu)
[03/18 15:15:55     90] (I)       grid                :   123   123     4
[03/18 15:15:55     90] (I)       vertical capacity   :     0  3600     0  3600
[03/18 15:15:55     90] (I)       horizontal capacity :     0     0  3600     0
[03/18 15:15:55     90] (I)       Default wire width  :   180   200   200   200
[03/18 15:15:55     90] (I)       Default wire space  :   180   200   200   200
[03/18 15:15:55     90] (I)       Default pitch size  :   360   400   400   400
[03/18 15:15:55     90] (I)       First Track Coord   :     0   200   400   200
[03/18 15:15:55     90] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/18 15:15:55     90] (I)       Total num of tracks :     0  1109  1107  1109
[03/18 15:15:55     90] (I)       Num of masks        :     1     1     1     1
[03/18 15:15:55     90] (I)       --------------------------------------------------------
[03/18 15:15:55     90] 
[03/18 15:15:55     90] [NR-eagl] ============ Routing rule table ============
[03/18 15:15:55     90] [NR-eagl] Rule id 0. Nets 3884 
[03/18 15:15:55     90] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/18 15:15:55     90] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/18 15:15:55     90] [NR-eagl] ========================================
[03/18 15:15:55     90] [NR-eagl] 
[03/18 15:15:55     90] (I)       After initializing earlyGlobalRoute syMemory usage = 1142.4 MB
[03/18 15:15:55     90] (I)       Loading and dumping file time : 0.03 seconds
[03/18 15:15:55     90] (I)       ============= Initialization =============
[03/18 15:15:55     90] (I)       total 2D Cap : 293472 = (122145 H, 171327 V)
[03/18 15:15:55     90] [NR-eagl] Layer group 1: route 3884 net(s) in layer range [2, 4]
[03/18 15:15:55     90] (I)       ============  Phase 1a Route ============
[03/18 15:15:55     90] (I)       Phase 1a runs 0.01 seconds
[03/18 15:15:55     90] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/18 15:15:55     90] (I)       Usage: 72592 = (29024 H, 43568 V) = (23.76% H, 25.43% V) = (5.224e+04um H, 7.842e+04um V)
[03/18 15:15:55     90] (I)       
[03/18 15:15:55     90] (I)       ============  Phase 1b Route ============
[03/18 15:15:55     90] (I)       Phase 1b runs 0.00 seconds
[03/18 15:15:55     90] (I)       Usage: 72659 = (29068 H, 43591 V) = (23.80% H, 25.44% V) = (5.232e+04um H, 7.846e+04um V)
[03/18 15:15:55     90] (I)       
[03/18 15:15:55     90] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.12% V. EstWL: 1.307862e+05um
[03/18 15:15:55     90] (I)       ============  Phase 1c Route ============
[03/18 15:15:55     90] (I)       Level2 Grid: 25 x 25
[03/18 15:15:55     90] (I)       Phase 1c runs 0.00 seconds
[03/18 15:15:55     90] (I)       Usage: 72659 = (29068 H, 43591 V) = (23.80% H, 25.44% V) = (5.232e+04um H, 7.846e+04um V)
[03/18 15:15:55     90] (I)       
[03/18 15:15:55     90] (I)       ============  Phase 1d Route ============
[03/18 15:15:55     90] (I)       Phase 1d runs 0.00 seconds
[03/18 15:15:55     90] (I)       Usage: 72660 = (29069 H, 43591 V) = (23.80% H, 25.44% V) = (5.232e+04um H, 7.846e+04um V)
[03/18 15:15:55     90] (I)       
[03/18 15:15:55     90] (I)       ============  Phase 1e Route ============
[03/18 15:15:55     90] (I)       Phase 1e runs 0.00 seconds
[03/18 15:15:55     90] (I)       Usage: 72660 = (29069 H, 43591 V) = (23.80% H, 25.44% V) = (5.232e+04um H, 7.846e+04um V)
[03/18 15:15:55     90] (I)       
[03/18 15:15:55     90] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.09% V. EstWL: 1.307880e+05um
[03/18 15:15:55     90] [NR-eagl] 
[03/18 15:15:55     90] (I)       ============  Phase 1l Route ============
[03/18 15:15:55     90] (I)       dpBasedLA: time=0.01  totalOF=585  totalVia=32368  totalWL=72644  total(Via+WL)=105012 
[03/18 15:15:55     90] (I)       Total Global Routing Runtime: 0.05 seconds
[03/18 15:15:55     90] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.07% V
[03/18 15:15:55     90] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.07% V
[03/18 15:15:55     90] (I)       
[03/18 15:15:55     90] [NR-eagl] End Peak syMemory usage = 1142.4 MB
[03/18 15:15:55     90] [NR-eagl] Early Global Router Kernel+IO runtime : 0.08 seconds
[03/18 15:15:55     90] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 15:15:55     90] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/18 15:15:55     90] 
[03/18 15:15:55     90] ** np local hotspot detection info verbose **
[03/18 15:15:55     90] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/18 15:15:55     90] 
[03/18 15:15:55     90] #spOpts: N=65 
[03/18 15:15:55     90] Apply auto density screen in post-place stage.
[03/18 15:15:55     90] Auto density screen increases utilization from 0.503 to 0.503
[03/18 15:15:55     90] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1142.4M
[03/18 15:15:55     90] *** Starting refinePlace (0:01:31 mem=1142.4M) ***
[03/18 15:15:55     90] Total net bbox length = 8.236e+04 (2.845e+04 5.391e+04) (ext = 2.485e+04)
[03/18 15:15:55     90] default core: bins with density >  0.75 =    0 % ( 0 / 169 )
[03/18 15:15:55     90] Density distribution unevenness ratio = 4.847%
[03/18 15:15:55     90] RPlace IncrNP: Rollback Lev = -5
[03/18 15:15:55     90] RPlace: Density =0.672222, incremental np is triggered.
[03/18 15:15:55     90] nrCritNet: 0.00% ( 0 / 3884 ) cutoffSlk: 214748364.7ps stdDelay: 14.2ps
[03/18 15:15:55     90] Congestion driven padding in post-place stage.
[03/18 15:15:55     90] Congestion driven padding increases utilization from 0.796 to 0.798
[03/18 15:15:55     90] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1142.4M
[03/18 15:16:02     97] default core: bins with density >  0.75 =    0 % ( 0 / 169 )
[03/18 15:16:02     97] Density distribution unevenness ratio = 5.418%
[03/18 15:16:02     97] RPlace postIncrNP: Density = 0.672222 -> 0.733333.
[03/18 15:16:02     97] RPlace postIncrNP Info: Density distribution changes:
[03/18 15:16:02     97] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/18 15:16:02     97] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/18 15:16:02     97] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/18 15:16:02     97] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/18 15:16:02     97] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[03/18 15:16:02     97] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[03/18 15:16:02     97] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[03/18 15:16:02     97] [CPU] RefinePlace/IncrNP (cpu=0:00:06.8, real=0:00:07.0, mem=1142.4MB) @(0:01:31 - 0:01:38).
[03/18 15:16:02     97] Move report: incrNP moves 3705 insts, mean move: 3.95 um, max move: 23.40 um
[03/18 15:16:02     97] 	Max move on inst (FE_OFC61_n2606): (100.80, 159.40) --> (102.60, 137.80)
[03/18 15:16:02     97] Move report: Timing Driven Placement moves 3705 insts, mean move: 3.95 um, max move: 23.40 um
[03/18 15:16:02     97] 	Max move on inst (FE_OFC61_n2606): (100.80, 159.40) --> (102.60, 137.80)
[03/18 15:16:02     97] 	Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 1142.4MB
[03/18 15:16:02     97] Starting refinePlace ...
[03/18 15:16:02     97] default core: bins with density >  0.75 =    0 % ( 0 / 169 )
[03/18 15:16:02     97] Density distribution unevenness ratio = 5.169%
[03/18 15:16:02     97]   Spread Effort: high, pre-route mode, useDDP on.
[03/18 15:16:02     97] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1142.4MB) @(0:01:38 - 0:01:38).
[03/18 15:16:02     97] Move report: preRPlace moves 144 insts, mean move: 0.38 um, max move: 1.80 um
[03/18 15:16:02     97] 	Max move on inst (FE_OFC90_N234): (112.60, 94.60) --> (114.40, 94.60)
[03/18 15:16:02     97] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
[03/18 15:16:02     97] wireLenOptFixPriorityInst 0 inst fixed
[03/18 15:16:02     97] Placement tweakage begins.
[03/18 15:16:02     97] wire length = 1.385e+05
[03/18 15:16:02     98] wire length = 1.354e+05
[03/18 15:16:02     98] Placement tweakage ends.
[03/18 15:16:02     98] Move report: tweak moves 228 insts, mean move: 5.06 um, max move: 29.00 um
[03/18 15:16:02     98] 	Max move on inst (U1661): (9.00, 127.00) --> (38.00, 127.00)
[03/18 15:16:02     98] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:00.0, mem=1142.4MB) @(0:01:38 - 0:01:38).
[03/18 15:16:02     98] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 15:16:02     98] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1142.4MB) @(0:01:38 - 0:01:38).
[03/18 15:16:02     98] Move report: Detail placement moves 357 insts, mean move: 3.36 um, max move: 29.00 um
[03/18 15:16:02     98] 	Max move on inst (U1661): (9.00, 127.00) --> (38.00, 127.00)
[03/18 15:16:02     98] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1142.4MB
[03/18 15:16:02     98] Statistics of distance of Instance movement in refine placement:
[03/18 15:16:02     98]   maximum (X+Y) =        29.40 um
[03/18 15:16:02     98]   inst (U1661) with max move: (14, 132.4) -> (38, 127)
[03/18 15:16:02     98]   mean    (X+Y) =         4.09 um
[03/18 15:16:02     98] Total instances flipped for WireLenOpt: 251
[03/18 15:16:02     98] Total instances flipped, including legalization: 12
[03/18 15:16:02     98] Summary Report:
[03/18 15:16:02     98] Instances move: 3704 (out of 3749 movable)
[03/18 15:16:02     98] Mean displacement: 4.09 um
[03/18 15:16:02     98] Max displacement: 29.40 um (Instance: U1661) (14, 132.4) -> (38, 127)
[03/18 15:16:02     98] 	Length: 8 sites, height: 1 rows, site name: core, cell type: INR2XD1
[03/18 15:16:02     98] Total instances moved : 3704
[03/18 15:16:02     98] Total net bbox length = 8.191e+04 (2.789e+04 5.402e+04) (ext = 2.461e+04)
[03/18 15:16:02     98] Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 1142.4MB
[03/18 15:16:02     98] [CPU] RefinePlace/total (cpu=0:00:07.3, real=0:00:07.0, mem=1142.4MB) @(0:01:31 - 0:01:38).
[03/18 15:16:02     98] *** Finished refinePlace (0:01:38 mem=1142.4M) ***
[03/18 15:16:02     98] #spOpts: N=65 
[03/18 15:16:02     98] default core: bins with density >  0.75 =    0 % ( 0 / 169 )
[03/18 15:16:02     98] Density distribution unevenness ratio = 5.157%
[03/18 15:16:02     98] Trial Route Overflow 0(H) 0(V)
[03/18 15:16:03     98] Starting congestion repair ...
[03/18 15:16:03     98] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/18 15:16:03     98] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/18 15:16:03     98] (I)       Reading DB...
[03/18 15:16:03     98] (I)       congestionReportName   : 
[03/18 15:16:03     98] (I)       buildTerm2TermWires    : 1
[03/18 15:16:03     98] (I)       doTrackAssignment      : 1
[03/18 15:16:03     98] (I)       dumpBookshelfFiles     : 0
[03/18 15:16:03     98] (I)       numThreads             : 1
[03/18 15:16:03     98] [NR-eagl] honorMsvRouteConstraint: false
[03/18 15:16:03     98] (I)       honorPin               : false
[03/18 15:16:03     98] (I)       honorPinGuide          : true
[03/18 15:16:03     98] (I)       honorPartition         : false
[03/18 15:16:03     98] (I)       allowPartitionCrossover: false
[03/18 15:16:03     98] (I)       honorSingleEntry       : true
[03/18 15:16:03     98] (I)       honorSingleEntryStrong : true
[03/18 15:16:03     98] (I)       handleViaSpacingRule   : false
[03/18 15:16:03     98] (I)       PDConstraint           : none
[03/18 15:16:03     98] (I)       expBetterNDRHandling   : false
[03/18 15:16:03     98] [NR-eagl] honorClockSpecNDR      : 0
[03/18 15:16:03     98] (I)       routingEffortLevel     : 3
[03/18 15:16:03     98] [NR-eagl] minRouteLayer          : 2
[03/18 15:16:03     98] [NR-eagl] maxRouteLayer          : 4
[03/18 15:16:03     98] (I)       numRowsPerGCell        : 1
[03/18 15:16:03     98] (I)       speedUpLargeDesign     : 0
[03/18 15:16:03     98] (I)       speedUpBlkViolationClean: 0
[03/18 15:16:03     98] (I)       multiThreadingTA       : 0
[03/18 15:16:03     98] (I)       blockedPinEscape       : 1
[03/18 15:16:03     98] (I)       blkAwareLayerSwitching : 0
[03/18 15:16:03     98] (I)       betterClockWireModeling: 1
[03/18 15:16:03     98] (I)       punchThroughDistance   : 500.00
[03/18 15:16:03     98] (I)       scenicBound            : 1.15
[03/18 15:16:03     98] (I)       maxScenicToAvoidBlk    : 100.00
[03/18 15:16:03     98] (I)       source-to-sink ratio   : 0.00
[03/18 15:16:03     98] (I)       targetCongestionRatioH : 1.00
[03/18 15:16:03     98] (I)       targetCongestionRatioV : 1.00
[03/18 15:16:03     98] (I)       layerCongestionRatio   : 0.70
[03/18 15:16:03     98] (I)       m1CongestionRatio      : 0.10
[03/18 15:16:03     98] (I)       m2m3CongestionRatio    : 0.70
[03/18 15:16:03     98] (I)       localRouteEffort       : 1.00
[03/18 15:16:03     98] (I)       numSitesBlockedByOneVia: 8.00
[03/18 15:16:03     98] (I)       supplyScaleFactorH     : 1.00
[03/18 15:16:03     98] (I)       supplyScaleFactorV     : 1.00
[03/18 15:16:03     98] (I)       highlight3DOverflowFactor: 0.00
[03/18 15:16:03     98] (I)       doubleCutViaModelingRatio: 0.00
[03/18 15:16:03     98] (I)       blockTrack             : 
[03/18 15:16:03     98] (I)       readTROption           : true
[03/18 15:16:03     98] (I)       extraSpacingBothSide   : false
[03/18 15:16:03     98] [NR-eagl] numTracksPerClockWire  : 0
[03/18 15:16:03     98] (I)       routeSelectedNetsOnly  : false
[03/18 15:16:03     98] (I)       before initializing RouteDB syMemory usage = 1142.4 MB
[03/18 15:16:03     98] (I)       starting read tracks
[03/18 15:16:03     98] (I)       build grid graph
[03/18 15:16:03     98] (I)       build grid graph start
[03/18 15:16:03     98] [NR-eagl] Layer1 has no routable track
[03/18 15:16:03     98] [NR-eagl] Layer2 has single uniform track structure
[03/18 15:16:03     98] [NR-eagl] Layer3 has single uniform track structure
[03/18 15:16:03     98] [NR-eagl] Layer4 has single uniform track structure
[03/18 15:16:03     98] (I)       build grid graph end
[03/18 15:16:03     98] (I)       Layer1   numNetMinLayer=3884
[03/18 15:16:03     98] (I)       Layer2   numNetMinLayer=0
[03/18 15:16:03     98] (I)       Layer3   numNetMinLayer=0
[03/18 15:16:03     98] (I)       Layer4   numNetMinLayer=0
[03/18 15:16:03     98] (I)       numViaLayers=3
[03/18 15:16:03     98] (I)       end build via table
[03/18 15:16:03     98] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7420 numBumpBlks=0 numBoundaryFakeBlks=0
[03/18 15:16:03     98] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/18 15:16:03     98] (I)       readDataFromPlaceDB
[03/18 15:16:03     98] (I)       Read net information..
[03/18 15:16:03     98] [NR-eagl] Read numTotalNets=3884  numIgnoredNets=0
[03/18 15:16:03     98] (I)       Read testcase time = 0.000 seconds
[03/18 15:16:03     98] 
[03/18 15:16:03     98] (I)       totalPins=16123  totalGlobalPin=16091 (99.80%)
[03/18 15:16:03     98] (I)       Model blockage into capacity
[03/18 15:16:03     98] (I)       Read numBlocks=7420  numPreroutedWires=0  numCapScreens=0
[03/18 15:16:03     98] (I)       blocked area on Layer1 : 0  (0.00%)
[03/18 15:16:03     98] (I)       blocked area on Layer2 : 12203568000  (6.21%)
[03/18 15:16:03     98] (I)       blocked area on Layer3 : 14504160000  (7.38%)
[03/18 15:16:03     98] (I)       blocked area on Layer4 : 121224368000  (61.66%)
[03/18 15:16:03     98] (I)       Modeling time = 0.000 seconds
[03/18 15:16:03     98] 
[03/18 15:16:03     98] (I)       Number of ignored nets = 0
[03/18 15:16:03     98] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 15:16:03     98] (I)       Number of clock nets = 0.  Ignored: No
[03/18 15:16:03     98] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 15:16:03     98] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 15:16:03     98] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 15:16:03     98] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 15:16:03     98] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 15:16:03     98] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 15:16:03     98] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 15:16:03     98] (I)       Before initializing earlyGlobalRoute syMemory usage = 1142.4 MB
[03/18 15:16:03     98] (I)       Layer1  viaCost=300.00
[03/18 15:16:03     98] (I)       Layer2  viaCost=100.00
[03/18 15:16:03     98] (I)       Layer3  viaCost=100.00
[03/18 15:16:03     98] (I)       ---------------------Grid Graph Info--------------------
[03/18 15:16:03     98] (I)       routing area        :  (0, 0) - (443600, 443200)
[03/18 15:16:03     98] (I)       core area           :  (2000, 2000) - (441600, 441200)
[03/18 15:16:03     98] (I)       Site Width          :   400  (dbu)
[03/18 15:16:03     98] (I)       Row Height          :  3600  (dbu)
[03/18 15:16:03     98] (I)       GCell Width         :  3600  (dbu)
[03/18 15:16:03     98] (I)       GCell Height        :  3600  (dbu)
[03/18 15:16:03     98] (I)       grid                :   123   123     4
[03/18 15:16:03     98] (I)       vertical capacity   :     0  3600     0  3600
[03/18 15:16:03     98] (I)       horizontal capacity :     0     0  3600     0
[03/18 15:16:03     98] (I)       Default wire width  :   180   200   200   200
[03/18 15:16:03     98] (I)       Default wire space  :   180   200   200   200
[03/18 15:16:03     98] (I)       Default pitch size  :   360   400   400   400
[03/18 15:16:03     98] (I)       First Track Coord   :     0   200   400   200
[03/18 15:16:03     98] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/18 15:16:03     98] (I)       Total num of tracks :     0  1109  1107  1109
[03/18 15:16:03     98] (I)       Num of masks        :     1     1     1     1
[03/18 15:16:03     98] (I)       --------------------------------------------------------
[03/18 15:16:03     98] 
[03/18 15:16:03     98] [NR-eagl] ============ Routing rule table ============
[03/18 15:16:03     98] [NR-eagl] Rule id 0. Nets 3884 
[03/18 15:16:03     98] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/18 15:16:03     98] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/18 15:16:03     98] [NR-eagl] ========================================
[03/18 15:16:03     98] [NR-eagl] 
[03/18 15:16:03     98] (I)       After initializing earlyGlobalRoute syMemory usage = 1142.4 MB
[03/18 15:16:03     98] (I)       Loading and dumping file time : 0.03 seconds
[03/18 15:16:03     98] (I)       ============= Initialization =============
[03/18 15:16:03     98] (I)       total 2D Cap : 293472 = (122145 H, 171327 V)
[03/18 15:16:03     98] [NR-eagl] Layer group 1: route 3884 net(s) in layer range [2, 4]
[03/18 15:16:03     98] (I)       ============  Phase 1a Route ============
[03/18 15:16:03     98] (I)       Phase 1a runs 0.02 seconds
[03/18 15:16:03     98] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/18 15:16:03     98] (I)       Usage: 71909 = (28573 H, 43336 V) = (23.39% H, 25.29% V) = (5.143e+04um H, 7.800e+04um V)
[03/18 15:16:03     98] (I)       
[03/18 15:16:03     98] (I)       ============  Phase 1b Route ============
[03/18 15:16:03     98] (I)       Phase 1b runs 0.00 seconds
[03/18 15:16:03     98] (I)       Usage: 71984 = (28628 H, 43356 V) = (23.44% H, 25.31% V) = (5.153e+04um H, 7.804e+04um V)
[03/18 15:16:03     98] (I)       
[03/18 15:16:03     98] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.17% V. EstWL: 1.295712e+05um
[03/18 15:16:03     98] (I)       ============  Phase 1c Route ============
[03/18 15:16:03     98] (I)       Level2 Grid: 25 x 25
[03/18 15:16:03     98] (I)       Phase 1c runs 0.00 seconds
[03/18 15:16:03     98] (I)       Usage: 71984 = (28628 H, 43356 V) = (23.44% H, 25.31% V) = (5.153e+04um H, 7.804e+04um V)
[03/18 15:16:03     98] (I)       
[03/18 15:16:03     98] (I)       ============  Phase 1d Route ============
[03/18 15:16:03     98] (I)       Phase 1d runs 0.01 seconds
[03/18 15:16:03     98] (I)       Usage: 71994 = (28632 H, 43362 V) = (23.44% H, 25.31% V) = (5.154e+04um H, 7.805e+04um V)
[03/18 15:16:03     98] (I)       
[03/18 15:16:03     98] (I)       ============  Phase 1e Route ============
[03/18 15:16:03     98] (I)       Phase 1e runs 0.00 seconds
[03/18 15:16:03     98] (I)       Usage: 71994 = (28632 H, 43362 V) = (23.44% H, 25.31% V) = (5.154e+04um H, 7.805e+04um V)
[03/18 15:16:03     98] (I)       
[03/18 15:16:03     98] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.12% V. EstWL: 1.295892e+05um
[03/18 15:16:03     98] [NR-eagl] 
[03/18 15:16:03     98] (I)       ============  Phase 1l Route ============
[03/18 15:16:03     98] (I)       dpBasedLA: time=0.01  totalOF=528  totalVia=32110  totalWL=71978  total(Via+WL)=104088 
[03/18 15:16:03     98] (I)       Total Global Routing Runtime: 0.05 seconds
[03/18 15:16:03     98] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.09% V
[03/18 15:16:03     98] [NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.10% V
[03/18 15:16:03     98] (I)       
[03/18 15:16:03     98] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 15:16:03     98] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/18 15:16:03     98] 
[03/18 15:16:03     98] ** np local hotspot detection info verbose **
[03/18 15:16:03     98] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/18 15:16:03     98] 
[03/18 15:16:03     98] describeCongestion: hCong = 0.00 vCong = 0.00
[03/18 15:16:03     98] Skipped repairing congestion.
[03/18 15:16:03     98] (I)       ============= track Assignment ============
[03/18 15:16:03     98] (I)       extract Global 3D Wires
[03/18 15:16:03     98] (I)       Extract Global WL : time=0.01
[03/18 15:16:03     98] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 15:16:03     98] (I)       Initialization real time=0.00 seconds
[03/18 15:16:03     98] (I)       Kernel real time=0.07 seconds
[03/18 15:16:03     98] (I)       End Greedy Track Assignment
[03/18 15:16:03     98] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 15860
[03/18 15:16:03     98] [NR-eagl] Layer2(M2)(V) length: 6.201268e+04um, number of vias: 27435
[03/18 15:16:03     98] [NR-eagl] Layer3(M3)(H) length: 5.391830e+04um, number of vias: 844
[03/18 15:16:03     98] [NR-eagl] Layer4(M4)(V) length: 1.755080e+04um, number of vias: 0
[03/18 15:16:03     98] [NR-eagl] Total length: 1.334818e+05um, number of vias: 44139
[03/18 15:16:03     98] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[03/18 15:16:03     98] Start to check current routing status for nets...
[03/18 15:16:03     98] Using hname+ instead name for net compare
[03/18 15:16:03     98] All nets are already routed correctly.
[03/18 15:16:03     98] End to check current routing status for nets (mem=1116.5M)
[03/18 15:16:03     98] Extraction called for design 'sram_w16' of instances=3749 and nets=3886 using extraction engine 'preRoute' .
[03/18 15:16:03     98] PreRoute RC Extraction called for design sram_w16.
[03/18 15:16:03     98] RC Extraction called in multi-corner(2) mode.
[03/18 15:16:03     98] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 15:16:03     98] RCMode: PreRoute
[03/18 15:16:03     98]       RC Corner Indexes            0       1   
[03/18 15:16:03     98] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 15:16:03     98] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 15:16:03     98] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 15:16:03     98] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 15:16:03     98] Shrink Factor                : 1.00000
[03/18 15:16:03     98] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 15:16:03     98] Using capacitance table file ...
[03/18 15:16:03     98] Updating RC grid for preRoute extraction ...
[03/18 15:16:03     98] Initializing multi-corner capacitance tables ... 
[03/18 15:16:03     98] Initializing multi-corner resistance tables ...
[03/18 15:16:03     98] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1116.473M)
[03/18 15:16:03     98] Compute RC Scale Done ...
[03/18 15:16:03     98] **optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 1116.5M, totSessionCpu=0:01:39 **
[03/18 15:16:03     99] Include MVT Delays for Hold Opt
[03/18 15:16:03     99] #################################################################################
[03/18 15:16:03     99] # Design Stage: PreRoute
[03/18 15:16:03     99] # Design Name: sram_w16
[03/18 15:16:03     99] # Design Mode: 65nm
[03/18 15:16:03     99] # Analysis Mode: MMMC Non-OCV 
[03/18 15:16:03     99] # Parasitics Mode: No SPEF/RCDB
[03/18 15:16:03     99] # Signoff Settings: SI Off 
[03/18 15:16:03     99] #################################################################################
[03/18 15:16:04     99] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:16:04     99] Calculate delays in BcWc mode...
[03/18 15:16:04     99] Topological Sorting (CPU = 0:00:00.0, MEM = 1114.5M, InitMEM = 1114.5M)
[03/18 15:16:04     99] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 15:16:04     99] End delay calculation. (MEM=1187.83 CPU=0:00:00.4 REAL=0:00:00.0)
[03/18 15:16:04     99] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1187.8M) ***
[03/18 15:16:04    100] *** Check timing (0:00:00.0)
[03/18 15:16:04    100] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:16:04    100] optDesignOneStep: Leakage Power Flow
[03/18 15:16:04    100] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:16:04    100] Begin: GigaOpt Optimization in WNS mode
[03/18 15:16:04    100] PhyDesignGrid: maxLocalDensity 1.00
[03/18 15:16:04    100] #spOpts: N=65 
[03/18 15:16:04    100] Core basic site is core
[03/18 15:16:04    100] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 15:16:04    100] Summary for sequential cells idenfication: 
[03/18 15:16:04    100] Identified SBFF number: 199
[03/18 15:16:04    100] Identified MBFF number: 0
[03/18 15:16:04    100] Not identified SBFF number: 0
[03/18 15:16:04    100] Not identified MBFF number: 0
[03/18 15:16:04    100] Number of sequential cells which are not FFs: 104
[03/18 15:16:04    100] 
[03/18 15:16:07    103] *info: 2 special nets excluded.
[03/18 15:16:07    103] *info: 2 no-driver nets excluded.
[03/18 15:16:08    103] ** GigaOpt Optimizer WNS Slack 0.021 TNS Slack 0.000 Density 50.27
[03/18 15:16:08    103] 
[03/18 15:16:08    103] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1283.2M) ***
[03/18 15:16:08    103] 
[03/18 15:16:08    103] End: GigaOpt Optimization in WNS mode
[03/18 15:16:08    103] *** Check timing (0:00:00.0)
[03/18 15:16:08    103] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:16:08    103] optDesignOneStep: Leakage Power Flow
[03/18 15:16:08    103] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:16:08    103] Begin: GigaOpt Optimization in TNS mode
[03/18 15:16:08    104] **INFO: Flow update: Low effort is not optimizable.
[03/18 15:16:08    104] **INFO: Flow update: High effort is not optimizable.
[03/18 15:16:08    104] PhyDesignGrid: maxLocalDensity 0.95
[03/18 15:16:08    104] #spOpts: N=65 
[03/18 15:16:11    106] *info: 2 special nets excluded.
[03/18 15:16:11    106] *info: 2 no-driver nets excluded.
[03/18 15:16:12    107] ** GigaOpt Optimizer WNS Slack 0.021 TNS Slack 0.000 Density 50.27
[03/18 15:16:12    107] Optimizer TNS Opt
[03/18 15:16:12    107] 
[03/18 15:16:12    107] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1272.2M) ***
[03/18 15:16:12    107] 
[03/18 15:16:12    107] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1272.2M) ***
[03/18 15:16:12    107] 
[03/18 15:16:12    107] End: GigaOpt Optimization in TNS mode
[03/18 15:16:12    107] **optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 1136.6M, totSessionCpu=0:01:48 **
[03/18 15:16:12    107] ** Profile ** Start :  cpu=0:00:00.0, mem=1138.6M
[03/18 15:16:12    107] ** Profile ** Other data :  cpu=0:00:00.0, mem=1138.6M
[03/18 15:16:12    107] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1146.6M
[03/18 15:16:12    108] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1146.6M
[03/18 15:16:12    108] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.269%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1146.6M
[03/18 15:16:12    108] 
[03/18 15:16:12    108] Begin Power Analysis
[03/18 15:16:12    108] 
[03/18 15:16:12    108]     0.00V	    VSS
[03/18 15:16:12    108]     0.90V	    VDD
[03/18 15:16:12    108] Begin Processing Timing Library for Power Calculation
[03/18 15:16:12    108] 
[03/18 15:16:12    108] Begin Processing Timing Library for Power Calculation
[03/18 15:16:12    108] 
[03/18 15:16:12    108] 
[03/18 15:16:12    108] 
[03/18 15:16:12    108] Begin Processing Power Net/Grid for Power Calculation
[03/18 15:16:12    108] 
[03/18 15:16:12    108] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=886.88MB/886.88MB)
[03/18 15:16:12    108] 
[03/18 15:16:12    108] Begin Processing Timing Window Data for Power Calculation
[03/18 15:16:12    108] 
[03/18 15:16:12    108] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=886.88MB/886.88MB)
[03/18 15:16:12    108] 
[03/18 15:16:12    108] Begin Processing User Attributes
[03/18 15:16:12    108] 
[03/18 15:16:12    108] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=886.88MB/886.88MB)
[03/18 15:16:12    108] 
[03/18 15:16:12    108] Begin Processing Signal Activity
[03/18 15:16:12    108] 
[03/18 15:16:13    108] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=886.93MB/886.93MB)
[03/18 15:16:13    108] 
[03/18 15:16:13    108] Begin Power Computation
[03/18 15:16:13    108] 
[03/18 15:16:13    108]       ----------------------------------------------------------
[03/18 15:16:13    108]       # of cell(s) missing both power/leakage table: 0
[03/18 15:16:13    108]       # of cell(s) missing power table: 0
[03/18 15:16:13    108]       # of cell(s) missing leakage table: 0
[03/18 15:16:13    108]       # of MSMV cell(s) missing power_level: 0
[03/18 15:16:13    108]       ----------------------------------------------------------
[03/18 15:16:13    108] 
[03/18 15:16:13    108] 
[03/18 15:16:13    108] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=887.03MB/887.03MB)
[03/18 15:16:13    108] 
[03/18 15:16:13    108] Begin Processing User Attributes
[03/18 15:16:13    108] 
[03/18 15:16:13    108] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=887.03MB/887.03MB)
[03/18 15:16:13    108] 
[03/18 15:16:13    108] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=887.03MB/887.03MB)
[03/18 15:16:13    108] 
[03/18 15:16:13    108]   Timing Snapshot: (REF)
[03/18 15:16:13    108]      Weighted WNS: -922337203685477.625
[03/18 15:16:13    108]       All  PG WNS: 0.000
[03/18 15:16:13    108]       High PG WNS: 0.000
[03/18 15:16:13    108]       All  PG TNS: 0.000
[03/18 15:16:13    108]       High PG TNS: 0.000
[03/18 15:16:13    108]          Tran DRV: 0
[03/18 15:16:13    108]           Cap DRV: 0
[03/18 15:16:13    108]        Fanout DRV: 0
[03/18 15:16:13    108]            Glitch: 0
[03/18 15:16:13    108]    Category Slack: { }
[03/18 15:16:13    108] 
[03/18 15:16:13    108] Begin: Power Optimization
[03/18 15:16:13    108] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:16:13    108] #spOpts: N=65 mergeVia=F 
[03/18 15:16:13    108] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.27
[03/18 15:16:13    108] +----------+---------+--------+--------+------------+--------+
[03/18 15:16:13    108] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 15:16:13    108] +----------+---------+--------+--------+------------+--------+
[03/18 15:16:13    108] |    50.27%|        -|   0.000|   0.000|   0:00:00.0| 1280.2M|
[03/18 15:16:17    112] |    50.27%|        0|   0.000|   0.000|   0:00:04.0| 1280.2M|
[03/18 15:16:17    112] |    50.27%|        0|   0.000|   0.000|   0:00:00.0| 1280.2M|
[03/18 15:16:17    112] |    50.27%|        0|   0.000|   0.000|   0:00:00.0| 1280.2M|
[03/18 15:16:18    113] |    50.26%|       78|   0.000|   0.000|   0:00:01.0| 1280.2M|
[03/18 15:16:18    113] +----------+---------+--------+--------+------------+--------+
[03/18 15:16:18    113] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.26
[03/18 15:16:18    113] 
[03/18 15:16:18    113] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 78 **
[03/18 15:16:18    113] --------------------------------------------------------------
[03/18 15:16:18    113] |                                   | Total     | Sequential |
[03/18 15:16:18    113] --------------------------------------------------------------
[03/18 15:16:18    113] | Num insts resized                 |      76  |       0    |
[03/18 15:16:18    113] | Num insts undone                  |       0  |       0    |
[03/18 15:16:18    113] | Num insts Downsized               |       4  |       0    |
[03/18 15:16:18    113] | Num insts Samesized               |      72  |       0    |
[03/18 15:16:18    113] | Num insts Upsized                 |       0  |       0    |
[03/18 15:16:18    113] | Num multiple commits+uncommits    |       2  |       -    |
[03/18 15:16:18    113] --------------------------------------------------------------
[03/18 15:16:18    113] ** Finished Core Power Optimization (cpu = 0:00:05.0) (real = 0:00:05.0) **
[03/18 15:16:18    113] Executing incremental physical updates
[03/18 15:16:18    113] #spOpts: N=65 mergeVia=F 
[03/18 15:16:18    113] *** Starting refinePlace (0:01:54 mem=1261.1M) ***
[03/18 15:16:18    113] Total net bbox length = 8.191e+04 (2.789e+04 5.402e+04) (ext = 2.461e+04)
[03/18 15:16:18    113] default core: bins with density >  0.75 =    0 % ( 0 / 169 )
[03/18 15:16:18    113] Density distribution unevenness ratio = 5.411%
[03/18 15:16:18    113] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1261.1MB) @(0:01:54 - 0:01:54).
[03/18 15:16:18    113] Starting refinePlace ...
[03/18 15:16:18    113] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 15:16:18    113] default core: bins with density >  0.75 =    0 % ( 0 / 169 )
[03/18 15:16:18    113] Density distribution unevenness ratio = 5.157%
[03/18 15:16:18    113]   Spread Effort: high, pre-route mode, useDDP on.
[03/18 15:16:18    113] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1261.1MB) @(0:01:54 - 0:01:54).
[03/18 15:16:18    113] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 15:16:18    113] wireLenOptFixPriorityInst 0 inst fixed
[03/18 15:16:18    113] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 15:16:18    113] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1261.1MB) @(0:01:54 - 0:01:54).
[03/18 15:16:18    113] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 15:16:18    113] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1261.1MB
[03/18 15:16:18    113] Statistics of distance of Instance movement in refine placement:
[03/18 15:16:18    113]   maximum (X+Y) =         0.00 um
[03/18 15:16:18    113]   mean    (X+Y) =         0.00 um
[03/18 15:16:18    113] Summary Report:
[03/18 15:16:18    113] Instances move: 0 (out of 3749 movable)
[03/18 15:16:18    113] Mean displacement: 0.00 um
[03/18 15:16:18    113] Max displacement: 0.00 um 
[03/18 15:16:18    113] Total instances moved : 0
[03/18 15:16:18    113] Total net bbox length = 8.191e+04 (2.789e+04 5.402e+04) (ext = 2.461e+04)
[03/18 15:16:18    113] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1261.1MB
[03/18 15:16:18    113] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1261.1MB) @(0:01:54 - 0:01:54).
[03/18 15:16:18    113] *** Finished refinePlace (0:01:54 mem=1261.1M) ***
[03/18 15:16:18    114]   Timing Snapshot: (TGT)
[03/18 15:16:18    114]      Weighted WNS: -922337203685477.625
[03/18 15:16:18    114]       All  PG WNS: 0.000
[03/18 15:16:18    114]       High PG WNS: 0.000
[03/18 15:16:18    114]       All  PG TNS: 0.000
[03/18 15:16:18    114]       High PG TNS: 0.000
[03/18 15:16:18    114]          Tran DRV: 0
[03/18 15:16:18    114]           Cap DRV: 0
[03/18 15:16:18    114]        Fanout DRV: 0
[03/18 15:16:18    114]            Glitch: 0
[03/18 15:16:18    114]    Category Slack: { }
[03/18 15:16:18    114] 
[03/18 15:16:18    114] Checking setup slack degradation ...
[03/18 15:16:18    114] 
[03/18 15:16:18    114] Recovery Manager:
[03/18 15:16:18    114]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.010) - Skip
[03/18 15:16:18    114]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.010) - Skip
[03/18 15:16:18    114]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 15:16:18    114]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 15:16:18    114] 
[03/18 15:16:19    114] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:16:19    114] #spOpts: N=65 mergeVia=F 
[03/18 15:16:21    116] +--------+--------------------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[03/18 15:16:21    116] |  WNS   |      All WNS       |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[03/18 15:16:21    116] +--------+--------------------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[03/18 15:16:21    116] |   0.071|-922337203685477.500|   0.000|    0.000|    50.26%|   0:00:00.0| 1282.2M|   WC_VIEW|       NA| NA                   |
[03/18 15:16:21    116] +--------+--------------------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[03/18 15:16:21    116] 
[03/18 15:16:21    116] *** Finish pre-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1282.2M) ***
[03/18 15:16:21    116] 
[03/18 15:16:21    116] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1282.2M) ***
[03/18 15:16:21    117] 
[03/18 15:16:21    117] Begin Power Analysis
[03/18 15:16:21    117] 
[03/18 15:16:21    117]     0.00V	    VSS
[03/18 15:16:21    117]     0.90V	    VDD
[03/18 15:16:21    117] Begin Processing Timing Library for Power Calculation
[03/18 15:16:21    117] 
[03/18 15:16:21    117] Begin Processing Timing Library for Power Calculation
[03/18 15:16:21    117] 
[03/18 15:16:21    117] 
[03/18 15:16:21    117] 
[03/18 15:16:21    117] Begin Processing Power Net/Grid for Power Calculation
[03/18 15:16:21    117] 
[03/18 15:16:21    117] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=904.12MB/904.12MB)
[03/18 15:16:21    117] 
[03/18 15:16:21    117] Begin Processing Timing Window Data for Power Calculation
[03/18 15:16:21    117] 
[03/18 15:16:21    117] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=904.12MB/904.12MB)
[03/18 15:16:21    117] 
[03/18 15:16:21    117] Begin Processing User Attributes
[03/18 15:16:21    117] 
[03/18 15:16:21    117] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=904.12MB/904.12MB)
[03/18 15:16:21    117] 
[03/18 15:16:21    117] Begin Processing Signal Activity
[03/18 15:16:21    117] 
[03/18 15:16:22    117] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=904.12MB/904.12MB)
[03/18 15:16:22    117] 
[03/18 15:16:22    117] Begin Power Computation
[03/18 15:16:22    117] 
[03/18 15:16:22    117]       ----------------------------------------------------------
[03/18 15:16:22    117]       # of cell(s) missing both power/leakage table: 0
[03/18 15:16:22    117]       # of cell(s) missing power table: 0
[03/18 15:16:22    117]       # of cell(s) missing leakage table: 0
[03/18 15:16:22    117]       # of MSMV cell(s) missing power_level: 0
[03/18 15:16:22    117]       ----------------------------------------------------------
[03/18 15:16:22    117] 
[03/18 15:16:22    117] 
[03/18 15:16:22    117] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=904.12MB/904.12MB)
[03/18 15:16:22    117] 
[03/18 15:16:22    117] Begin Processing User Attributes
[03/18 15:16:22    117] 
[03/18 15:16:22    117] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=904.12MB/904.12MB)
[03/18 15:16:22    117] 
[03/18 15:16:22    117] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=904.12MB/904.12MB)
[03/18 15:16:22    117] 
[03/18 15:16:22    117] *** Finished Leakage Power Optimization (cpu=0:00:09, real=0:00:09, mem=1146.46M, totSessionCpu=0:01:58).
[03/18 15:16:22    117] doiPBLastSyncSlave
[03/18 15:16:22    117] <optDesign CMD> Restore Using all VT Cells
[03/18 15:16:22    117] Reported timing to dir ./timingReports
[03/18 15:16:22    117] **optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 1146.5M, totSessionCpu=0:01:58 **
[03/18 15:16:22    117] ** Profile ** Start :  cpu=0:00:00.0, mem=1146.5M
[03/18 15:16:22    117] ** Profile ** Other data :  cpu=0:00:00.0, mem=1146.5M
[03/18 15:16:22    117] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1156.5M
[03/18 15:16:22    117] ** Profile ** Total reports :  cpu=0:00:00.1, mem=1148.5M
[03/18 15:16:22    117] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1148.5M
[03/18 15:16:22    117] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.264%
Routing Overflow: 0.01% H and 0.10% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1148.5M
[03/18 15:16:22    117] **optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 1146.5M, totSessionCpu=0:01:58 **
[03/18 15:16:22    117] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/18 15:16:22    117] Type 'man IMPOPT-3195' for more detail.
[03/18 15:16:22    117] *** Finished optDesign ***
[03/18 15:16:22    117] 
[03/18 15:16:22    117] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:07 real=  0:01:08)
[03/18 15:16:22    117] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[03/18 15:16:22    117] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:03.5 real=0:00:03.5)
[03/18 15:16:22    117] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[03/18 15:16:22    117] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:17.9 real=0:00:18.7)
[03/18 15:16:22    117] 	OPT_RUNTIME:                tns (count =  4): (cpu=0:00:15.0 real=0:00:15.0)
[03/18 15:16:22    117] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:00.2 real=0:00:00.2)
[03/18 15:16:22    117] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:03.8 real=0:00:03.8)
[03/18 15:16:22    117] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:09.7 real=0:00:09.8)
[03/18 15:16:22    117] Info: pop threads available for lower-level modules during optimization.
[03/18 15:16:22    118] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/18 15:16:22    118] **place_opt_design ... cpu = 0:01:13, real = 0:01:14, mem = 1114.2M **
[03/18 15:16:22    118] *** Finished GigaPlace ***
[03/18 15:16:22    118] 
[03/18 15:16:22    118] *** Summary of all messages that are not suppressed in this session:
[03/18 15:16:22    118] Severity  ID               Count  Summary                                  
[03/18 15:16:22    118] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/18 15:16:22    118] WARNING   IMPEXT-3442          3  The version of the capacitance table fil...
[03/18 15:16:22    118] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/18 15:16:22    118] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/18 15:16:22    118] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/18 15:16:22    118] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/18 15:16:22    118] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[03/18 15:16:22    118] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/18 15:16:22    118] *** Message Summary: 11 warning(s), 0 error(s)
[03/18 15:16:22    118] 
[03/18 15:16:22    118] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[03/18 15:16:22    118] #spOpts: N=65 
[03/18 15:16:22    118] Core basic site is core
[03/18 15:16:22    118]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/18 15:16:22    118] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 15:16:23    118] *INFO: Adding fillers to top-module.
[03/18 15:16:23    118] *INFO:   Added 535 filler insts (cell DCAP32 / prefix FILLER).
[03/18 15:16:23    118] *INFO:   Added 1032 filler insts (cell DCAP16 / prefix FILLER).
[03/18 15:16:23    118] *INFO:   Added 1457 filler insts (cell DCAP8 / prefix FILLER).
[03/18 15:16:23    118] *INFO:   Added 1573 filler insts (cell DCAP4 / prefix FILLER).
[03/18 15:16:23    118] *INFO:   Added 4802 filler insts (cell DCAP / prefix FILLER).
[03/18 15:16:23    118] *INFO: Total 9399 filler insts added - prefix FILLER (CPU: 0:00:00.2).
[03/18 15:16:23    118] For 9399 new insts, 9399 new pwr-pin connections were made to global net 'VDD'.
[03/18 15:16:23    118] 9399 new gnd-pin connections were made to global net 'VSS'.
[03/18 15:16:23    118] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/18 15:16:23    118] For 13148 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/18 15:16:23    118] 0 new gnd-pin connection was made to global net 'VSS'.
[03/18 15:16:23    118] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/18 15:16:23    118] <CMD> saveDesign placement.enc
[03/18 15:16:23    118] Writing Netlist "placement.enc.dat.tmp/sram_w16.v.gz" ...
[03/18 15:16:23    118] Saving AAE Data ...
[03/18 15:16:23    118] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[03/18 15:16:23    118] Saving mode setting ...
[03/18 15:16:23    118] Saving global file ...
[03/18 15:16:23    118] Saving floorplan file ...
[03/18 15:16:23    118] Saving Drc markers ...
[03/18 15:16:23    118] ... 265 markers are saved ...
[03/18 15:16:23    118] ... 0 geometry drc markers are saved ...
[03/18 15:16:23    118] ... 0 antenna drc markers are saved ...
[03/18 15:16:23    118] Saving placement file ...
[03/18 15:16:23    118] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1114.2M) ***
[03/18 15:16:23    118] Saving route file ...
[03/18 15:16:23    118] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1114.2M) ***
[03/18 15:16:23    118] Saving DEF file ...
[03/18 15:16:23    118] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/18 15:16:23    118] 
[03/18 15:16:23    118] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/18 15:16:23    118] 
[03/18 15:16:23    118] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/18 15:16:25    119] Generated self-contained design placement.enc.dat.tmp
[03/18 15:16:25    119] 
[03/18 15:16:25    119] *** Summary of all messages that are not suppressed in this session:
[03/18 15:16:25    119] Severity  ID               Count  Summary                                  
[03/18 15:16:25    119] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/18 15:16:25    119] ERROR     IMPOAX-142           2  %s                                       
[03/18 15:16:25    119] *** Message Summary: 0 warning(s), 3 error(s)
[03/18 15:16:25    119] 
[03/18 15:17:10    128] <CMD> set_ccopt_property -update_io_latency false
[03/18 15:17:10    128] <CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_sram16/constraints/sram_w16.ccopt
[03/18 15:17:10    128] Creating clock tree spec for modes (timing configs): CON
[03/18 15:17:10    128] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/18 15:17:10    129] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
[03/18 15:17:10    129] Wrote: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_sram16/constraints/sram_w16.ccopt
[03/18 15:17:10    129] <CMD> ccopt_design
[03/18 15:17:10    129] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/18 15:17:10    129] (ccopt_design): create_ccopt_clock_tree_spec
[03/18 15:17:10    129] Creating clock tree spec for modes (timing configs): CON
[03/18 15:17:10    129] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/18 15:17:10    129] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
[03/18 15:17:10    129] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/18 15:17:10    129] Set place::cacheFPlanSiteMark to 1
[03/18 15:17:10    129] Using CCOpt effort low.
[03/18 15:17:10    129] **ERROR: (IMPCCOPT-2004):	Cannot run 'CCOpt' as no clock trees are defined.
[03/18 15:17:10    129] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[03/18 15:17:10    129] Set place::cacheFPlanSiteMark to 0
[03/18 15:17:10    129] 
[03/18 15:17:10    129] *** Summary of all messages that are not suppressed in this session:
[03/18 15:17:10    129] Severity  ID               Count  Summary                                  
[03/18 15:17:10    129] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[03/18 15:17:10    129] ERROR     IMPCCOPT-2004        1  Cannot run '%s' as no clock trees are de...
[03/18 15:17:10    129] ERROR     IMPCCOPT-4082        1  No timing clocks found therefore cannot ...
[03/18 15:17:10    129] *** Message Summary: 0 warning(s), 3 error(s)
[03/18 15:17:10    129] 
[03/18 15:17:10    129] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1100.8M, totSessionCpu=0:02:09 **
[03/18 15:17:10    129] 
[03/18 15:17:38    135] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/18 15:17:38    135] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/18 15:17:38    135] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/18 15:17:38    135] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/18 15:17:38    135] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/18 15:17:38    135] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/18 15:17:38    135] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/18 15:17:38    135] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/18 15:17:38    135] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/18 15:17:38    135] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/18 15:17:38    135] <CMD> routeDesign
[03/18 15:17:38    135] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 829.25 (MB), peak = 904.89 (MB)
[03/18 15:17:38    135] #**INFO: setDesignMode -flowEffort standard
[03/18 15:17:38    135] #**INFO: multi-cut via swapping  will be performed after routing.
[03/18 15:17:38    135] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/18 15:17:38    135] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/18 15:17:38    135] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/18 15:17:38    135] #spOpts: N=65 
[03/18 15:17:39    135] Core basic site is core
[03/18 15:17:39    135] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 15:17:39    135] Begin checking placement ... (start mem=1100.8M, init mem=1100.8M)
[03/18 15:17:39    135] *info: Placed = 13148         
[03/18 15:17:39    135] *info: Unplaced = 0           
[03/18 15:17:39    135] Placement Density:99.48%(48016/48268)
[03/18 15:17:39    135] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1100.8M)
[03/18 15:17:39    135] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/18 15:17:39    135] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/18 15:17:39    135] 
[03/18 15:17:39    135] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/18 15:17:39    135] *** Changed status on (0) nets in Clock.
[03/18 15:17:39    135] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1100.8M) ***
[03/18 15:17:39    135] 
[03/18 15:17:39    135] globalDetailRoute
[03/18 15:17:39    135] 
[03/18 15:17:39    135] #setNanoRouteMode -drouteAutoStop true
[03/18 15:17:39    135] #setNanoRouteMode -drouteFixAntenna true
[03/18 15:17:39    135] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/18 15:17:39    135] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/18 15:17:39    135] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 15:17:39    135] #setNanoRouteMode -routeTopRoutingLayer 4
[03/18 15:17:39    135] #setNanoRouteMode -routeWithSiDriven true
[03/18 15:17:39    135] #setNanoRouteMode -routeWithTimingDriven true
[03/18 15:17:39    135] #Start globalDetailRoute on Tue Mar 18 15:17:39 2025
[03/18 15:17:39    135] #
[03/18 15:17:39    135] #Generating timing data, please wait...
[03/18 15:17:39    135] #3884 total nets, 0 already routed, 0 will ignore in trialRoute
[03/18 15:17:39    135] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/18 15:17:39    135] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 15:17:39    135] #Dump tif for version 2.1
[03/18 15:17:40    136] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 15:17:40    136] End delay calculation. (MEM=1182.29 CPU=0:00:00.5 REAL=0:00:01.0)
[03/18 15:17:40    136] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/18 15:17:40    136] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 831.81 (MB), peak = 904.89 (MB)
[03/18 15:17:40    136] #Done generating timing data.
[03/18 15:17:41    137] ### Net info: total nets: 3886
[03/18 15:17:41    137] ### Net info: dirty nets: 0
[03/18 15:17:41    137] ### Net info: marked as disconnected nets: 0
[03/18 15:17:41    137] ### Net info: fully routed nets: 0
[03/18 15:17:41    137] ### Net info: trivial (single pin) nets: 0
[03/18 15:17:41    137] ### Net info: unrouted nets: 3886
[03/18 15:17:41    137] ### Net info: re-extraction nets: 0
[03/18 15:17:41    137] ### Net info: ignored nets: 0
[03/18 15:17:41    137] ### Net info: skip routing nets: 0
[03/18 15:17:41    137] #Start reading timing information from file .timing_file_27089.tif.gz ...
[03/18 15:17:41    137] #WARNING (NRDB-194) 
[03/18 15:17:41    137] #No setup time constraints read in
[03/18 15:17:41    137] #Read in timing information for 263 ports, 3749 instances from timing file .timing_file_27089.tif.gz.
[03/18 15:17:41    137] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/18 15:17:41    137] #Start routing data preparation.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/18 15:17:41    137] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/18 15:17:41    137] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/18 15:17:41    137] #Minimum voltage of a net in the design = 0.000.
[03/18 15:17:41    137] #Maximum voltage of a net in the design = 1.100.
[03/18 15:17:41    137] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 15:17:41    137] #Voltage range [0.900 - 1.100] has 1 net.
[03/18 15:17:41    137] #Voltage range [0.000 - 1.100] has 3884 nets.
[03/18 15:17:42    139] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/18 15:17:42    139] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:17:42    139] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:17:42    139] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:17:42    139] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:17:42    139] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:17:42    139] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/18 15:17:42    139] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/18 15:17:42    139] #Regenerating Ggrids automatically.
[03/18 15:17:42    139] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/18 15:17:42    139] #Using automatically generated G-grids.
[03/18 15:17:42    139] #Done routing data preparation.
[03/18 15:17:42    139] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 860.48 (MB), peak = 904.89 (MB)
[03/18 15:17:42    139] #Merging special wires...
[03/18 15:17:42    139] #Number of eco nets is 0
[03/18 15:17:42    139] #
[03/18 15:17:42    139] #Start data preparation...
[03/18 15:17:42    139] #
[03/18 15:17:42    139] #Data preparation is done on Tue Mar 18 15:17:42 2025
[03/18 15:17:42    139] #
[03/18 15:17:42    139] #Analyzing routing resource...
[03/18 15:17:42    139] #Routing resource analysis is done on Tue Mar 18 15:17:42 2025
[03/18 15:17:42    139] #
[03/18 15:17:42    139] #  Resource Analysis:
[03/18 15:17:42    139] #
[03/18 15:17:42    139] #               Routing  #Avail      #Track     #Total     %Gcell
[03/18 15:17:42    139] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/18 15:17:42    139] #  --------------------------------------------------------------
[03/18 15:17:42    139] #  Metal 1        H        1107           0        5476    97.30%
[03/18 15:17:42    139] #  Metal 2        V        1109           0        5476     0.00%
[03/18 15:17:42    139] #  Metal 3        H        1107           0        5476     0.00%
[03/18 15:17:42    139] #  Metal 4        V         479         630        5476     6.76%
[03/18 15:17:42    139] #  --------------------------------------------------------------
[03/18 15:17:42    139] #  Total                   3802      14.20%  21904    26.01%
[03/18 15:17:42    139] #
[03/18 15:17:42    139] #
[03/18 15:17:42    139] #
[03/18 15:17:42    139] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.10 (MB), peak = 904.89 (MB)
[03/18 15:17:42    139] #
[03/18 15:17:42    139] #start global routing iteration 1...
[03/18 15:17:43    140] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 880.87 (MB), peak = 904.89 (MB)
[03/18 15:17:43    140] #
[03/18 15:17:43    140] #start global routing iteration 2...
[03/18 15:17:44    141] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 882.17 (MB), peak = 904.89 (MB)
[03/18 15:17:44    141] #
[03/18 15:17:44    141] #start global routing iteration 3...
[03/18 15:17:45    142] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 882.34 (MB), peak = 904.89 (MB)
[03/18 15:17:45    142] #
[03/18 15:17:45    142] #start global routing iteration 4...
[03/18 15:17:47    143] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 882.34 (MB), peak = 904.89 (MB)
[03/18 15:17:47    143] #
[03/18 15:17:47    143] #
[03/18 15:17:47    143] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/18 15:17:47    143] #Total number of routable nets = 3884.
[03/18 15:17:47    143] #Total number of nets in the design = 3886.
[03/18 15:17:47    143] #
[03/18 15:17:47    143] #3884 routable nets have only global wires.
[03/18 15:17:47    143] #
[03/18 15:17:47    143] #Routed nets constraints summary:
[03/18 15:17:47    143] #-----------------------------
[03/18 15:17:47    143] #        Rules   Unconstrained  
[03/18 15:17:47    143] #-----------------------------
[03/18 15:17:47    143] #      Default            3884  
[03/18 15:17:47    143] #-----------------------------
[03/18 15:17:47    143] #        Total            3884  
[03/18 15:17:47    143] #-----------------------------
[03/18 15:17:47    143] #
[03/18 15:17:47    143] #Routing constraints summary of the whole design:
[03/18 15:17:47    143] #-----------------------------
[03/18 15:17:47    143] #        Rules   Unconstrained  
[03/18 15:17:47    143] #-----------------------------
[03/18 15:17:47    143] #      Default            3884  
[03/18 15:17:47    143] #-----------------------------
[03/18 15:17:47    143] #        Total            3884  
[03/18 15:17:47    143] #-----------------------------
[03/18 15:17:47    143] #
[03/18 15:17:47    143] #
[03/18 15:17:47    143] #  Congestion Analysis: (blocked Gcells are excluded)
[03/18 15:17:47    143] #
[03/18 15:17:47    143] #                 OverCon       OverCon       OverCon       OverCon          
[03/18 15:17:47    143] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/18 15:17:47    143] #     Layer           (1)           (2)           (3)           (4)   OverCon
[03/18 15:17:47    143] #  --------------------------------------------------------------------------
[03/18 15:17:47    143] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/18 15:17:47    143] #   Metal 2    105(1.92%)     27(0.49%)     10(0.18%)      7(0.13%)   (2.72%)
[03/18 15:17:47    143] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/18 15:17:47    143] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/18 15:17:47    143] #  --------------------------------------------------------------------------
[03/18 15:17:47    143] #     Total    105(0.64%)     27(0.17%)     10(0.06%)      7(0.04%)   (0.92%)
[03/18 15:17:47    143] #
[03/18 15:17:47    143] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[03/18 15:17:47    143] #  Overflow after GR: 0.00% H + 1.41% V
[03/18 15:17:47    143] #
[03/18 15:17:47    143] #Complete Global Routing.
[03/18 15:17:47    143] #Total wire length = 131762 um.
[03/18 15:17:47    143] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:17:47    143] #Total wire length on LAYER M1 = 0 um.
[03/18 15:17:47    143] #Total wire length on LAYER M2 = 41452 um.
[03/18 15:17:47    143] #Total wire length on LAYER M3 = 52635 um.
[03/18 15:17:47    143] #Total wire length on LAYER M4 = 37676 um.
[03/18 15:17:47    143] #Total wire length on LAYER M5 = 0 um.
[03/18 15:17:47    143] #Total wire length on LAYER M6 = 0 um.
[03/18 15:17:47    143] #Total wire length on LAYER M7 = 0 um.
[03/18 15:17:47    143] #Total wire length on LAYER M8 = 0 um.
[03/18 15:17:47    143] #Total number of vias = 29995
[03/18 15:17:47    143] #Up-Via Summary (total 29995):
[03/18 15:17:47    143] #           
[03/18 15:17:47    143] #-----------------------
[03/18 15:17:47    143] #  Metal 1        15370
[03/18 15:17:47    143] #  Metal 2        12194
[03/18 15:17:47    143] #  Metal 3         2431
[03/18 15:17:47    143] #-----------------------
[03/18 15:17:47    143] #                 29995 
[03/18 15:17:47    143] #
[03/18 15:17:47    143] #Max overcon = 4 tracks.
[03/18 15:17:47    143] #Total overcon = 0.92%.
[03/18 15:17:47    143] #Worst layer Gcell overcon rate = 0.00%.
[03/18 15:17:47    143] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 882.41 (MB), peak = 904.89 (MB)
[03/18 15:17:47    143] #
[03/18 15:17:47    143] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 873.80 (MB), peak = 904.89 (MB)
[03/18 15:17:47    143] #Start Track Assignment.
[03/18 15:17:47    144] #Done with 9581 horizontal wires in 1 hboxes and 10119 vertical wires in 1 hboxes.
[03/18 15:17:48    145] #Done with 1996 horizontal wires in 1 hboxes and 2054 vertical wires in 1 hboxes.
[03/18 15:17:48    145] #Complete Track Assignment.
[03/18 15:17:48    145] #Total wire length = 138152 um.
[03/18 15:17:48    145] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:17:48    145] #Total wire length on LAYER M1 = 4283 um.
[03/18 15:17:48    145] #Total wire length on LAYER M2 = 41508 um.
[03/18 15:17:48    145] #Total wire length on LAYER M3 = 54425 um.
[03/18 15:17:48    145] #Total wire length on LAYER M4 = 37936 um.
[03/18 15:17:48    145] #Total wire length on LAYER M5 = 0 um.
[03/18 15:17:48    145] #Total wire length on LAYER M6 = 0 um.
[03/18 15:17:48    145] #Total wire length on LAYER M7 = 0 um.
[03/18 15:17:48    145] #Total wire length on LAYER M8 = 0 um.
[03/18 15:17:48    145] #Total number of vias = 29995
[03/18 15:17:48    145] #Up-Via Summary (total 29995):
[03/18 15:17:48    145] #           
[03/18 15:17:48    145] #-----------------------
[03/18 15:17:48    145] #  Metal 1        15370
[03/18 15:17:48    145] #  Metal 2        12194
[03/18 15:17:48    145] #  Metal 3         2431
[03/18 15:17:48    145] #-----------------------
[03/18 15:17:48    145] #                 29995 
[03/18 15:17:48    145] #
[03/18 15:17:48    145] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 881.16 (MB), peak = 904.89 (MB)
[03/18 15:17:48    145] #
[03/18 15:17:48    145] #Cpu time = 00:00:07
[03/18 15:17:48    145] #Elapsed time = 00:00:07
[03/18 15:17:48    145] #Increased memory = 31.08 (MB)
[03/18 15:17:48    145] #Total memory = 881.20 (MB)
[03/18 15:17:48    145] #Peak memory = 904.89 (MB)
[03/18 15:17:49    145] #routeSiEffort set to medium
[03/18 15:17:49    145] #
[03/18 15:17:49    145] #Start Detail Routing..
[03/18 15:17:49    145] #start initial detail routing ...
[03/18 15:18:37    193] #    number of violations = 2
[03/18 15:18:37    193] #
[03/18 15:18:37    193] #    By Layer and Type :
[03/18 15:18:37    193] #	          Short   CutSpc   Totals
[03/18 15:18:37    193] #	M1            0        1        1
[03/18 15:18:37    193] #	M2            1        0        1
[03/18 15:18:37    193] #	Totals        1        1        2
[03/18 15:18:37    193] #cpu time = 00:00:48, elapsed time = 00:00:48, memory = 914.34 (MB), peak = 914.58 (MB)
[03/18 15:18:37    193] #start 1st optimization iteration ...
[03/18 15:18:37    193] #    number of violations = 0
[03/18 15:18:37    193] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.04 (MB), peak = 914.70 (MB)
[03/18 15:18:37    193] #Complete Detail Routing.
[03/18 15:18:37    193] #Total wire length = 138745 um.
[03/18 15:18:37    193] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:18:37    193] #Total wire length on LAYER M1 = 132 um.
[03/18 15:18:37    193] #Total wire length on LAYER M2 = 45715 um.
[03/18 15:18:37    193] #Total wire length on LAYER M3 = 54702 um.
[03/18 15:18:37    193] #Total wire length on LAYER M4 = 38196 um.
[03/18 15:18:37    193] #Total wire length on LAYER M5 = 0 um.
[03/18 15:18:37    193] #Total wire length on LAYER M6 = 0 um.
[03/18 15:18:37    193] #Total wire length on LAYER M7 = 0 um.
[03/18 15:18:37    193] #Total wire length on LAYER M8 = 0 um.
[03/18 15:18:37    193] #Total number of vias = 35404
[03/18 15:18:37    193] #Total number of multi-cut vias = 42 (  0.1%)
[03/18 15:18:37    193] #Total number of single cut vias = 35362 ( 99.9%)
[03/18 15:18:37    193] #Up-Via Summary (total 35404):
[03/18 15:18:37    193] #                   single-cut          multi-cut      Total
[03/18 15:18:37    193] #-----------------------------------------------------------
[03/18 15:18:37    193] #  Metal 1       15851 ( 99.7%)        42 (  0.3%)      15893
[03/18 15:18:37    193] #  Metal 2       16565 (100.0%)         0 (  0.0%)      16565
[03/18 15:18:37    193] #  Metal 3        2946 (100.0%)         0 (  0.0%)       2946
[03/18 15:18:37    193] #-----------------------------------------------------------
[03/18 15:18:37    193] #                35362 ( 99.9%)        42 (  0.1%)      35404 
[03/18 15:18:37    193] #
[03/18 15:18:37    193] #Total number of DRC violations = 0
[03/18 15:18:37    193] #Cpu time = 00:00:48
[03/18 15:18:37    193] #Elapsed time = 00:00:48
[03/18 15:18:37    193] #Increased memory = -3.55 (MB)
[03/18 15:18:37    193] #Total memory = 877.65 (MB)
[03/18 15:18:37    193] #Peak memory = 914.70 (MB)
[03/18 15:18:37    193] #
[03/18 15:18:37    193] #start routing for process antenna violation fix ...
[03/18 15:18:37    193] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.64 (MB), peak = 914.70 (MB)
[03/18 15:18:37    193] #
[03/18 15:18:37    193] #Total wire length = 138745 um.
[03/18 15:18:37    193] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:18:37    193] #Total wire length on LAYER M1 = 132 um.
[03/18 15:18:37    193] #Total wire length on LAYER M2 = 45715 um.
[03/18 15:18:37    193] #Total wire length on LAYER M3 = 54702 um.
[03/18 15:18:37    193] #Total wire length on LAYER M4 = 38196 um.
[03/18 15:18:37    193] #Total wire length on LAYER M5 = 0 um.
[03/18 15:18:37    193] #Total wire length on LAYER M6 = 0 um.
[03/18 15:18:37    193] #Total wire length on LAYER M7 = 0 um.
[03/18 15:18:37    193] #Total wire length on LAYER M8 = 0 um.
[03/18 15:18:37    193] #Total number of vias = 35404
[03/18 15:18:37    193] #Total number of multi-cut vias = 42 (  0.1%)
[03/18 15:18:37    193] #Total number of single cut vias = 35362 ( 99.9%)
[03/18 15:18:37    193] #Up-Via Summary (total 35404):
[03/18 15:18:37    193] #                   single-cut          multi-cut      Total
[03/18 15:18:37    193] #-----------------------------------------------------------
[03/18 15:18:37    193] #  Metal 1       15851 ( 99.7%)        42 (  0.3%)      15893
[03/18 15:18:37    193] #  Metal 2       16565 (100.0%)         0 (  0.0%)      16565
[03/18 15:18:37    193] #  Metal 3        2946 (100.0%)         0 (  0.0%)       2946
[03/18 15:18:37    193] #-----------------------------------------------------------
[03/18 15:18:37    193] #                35362 ( 99.9%)        42 (  0.1%)      35404 
[03/18 15:18:37    193] #
[03/18 15:18:37    193] #Total number of DRC violations = 0
[03/18 15:18:37    193] #Total number of net violated process antenna rule = 0
[03/18 15:18:37    193] #
[03/18 15:18:37    194] #
[03/18 15:18:37    194] #Start Post Route wire spreading..
[03/18 15:18:37    194] #
[03/18 15:18:37    194] #Start data preparation for wire spreading...
[03/18 15:18:37    194] #
[03/18 15:18:37    194] #Data preparation is done on Tue Mar 18 15:18:37 2025
[03/18 15:18:37    194] #
[03/18 15:18:37    194] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.65 (MB), peak = 914.70 (MB)
[03/18 15:18:37    194] #
[03/18 15:18:37    194] #Start Post Route Wire Spread.
[03/18 15:18:38    194] #Done with 2153 horizontal wires in 2 hboxes and 2051 vertical wires in 2 hboxes.
[03/18 15:18:38    194] #Complete Post Route Wire Spread.
[03/18 15:18:38    194] #
[03/18 15:18:38    194] #Total wire length = 140432 um.
[03/18 15:18:38    194] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:18:38    194] #Total wire length on LAYER M1 = 137 um.
[03/18 15:18:38    194] #Total wire length on LAYER M2 = 46260 um.
[03/18 15:18:38    194] #Total wire length on LAYER M3 = 55563 um.
[03/18 15:18:38    194] #Total wire length on LAYER M4 = 38471 um.
[03/18 15:18:38    194] #Total wire length on LAYER M5 = 0 um.
[03/18 15:18:38    194] #Total wire length on LAYER M6 = 0 um.
[03/18 15:18:38    194] #Total wire length on LAYER M7 = 0 um.
[03/18 15:18:38    194] #Total wire length on LAYER M8 = 0 um.
[03/18 15:18:38    194] #Total number of vias = 35404
[03/18 15:18:38    194] #Total number of multi-cut vias = 42 (  0.1%)
[03/18 15:18:38    194] #Total number of single cut vias = 35362 ( 99.9%)
[03/18 15:18:38    194] #Up-Via Summary (total 35404):
[03/18 15:18:38    194] #                   single-cut          multi-cut      Total
[03/18 15:18:38    194] #-----------------------------------------------------------
[03/18 15:18:38    194] #  Metal 1       15851 ( 99.7%)        42 (  0.3%)      15893
[03/18 15:18:38    194] #  Metal 2       16565 (100.0%)         0 (  0.0%)      16565
[03/18 15:18:38    194] #  Metal 3        2946 (100.0%)         0 (  0.0%)       2946
[03/18 15:18:38    194] #-----------------------------------------------------------
[03/18 15:18:38    194] #                35362 ( 99.9%)        42 (  0.1%)      35404 
[03/18 15:18:38    194] #
[03/18 15:18:38    194] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 897.90 (MB), peak = 914.70 (MB)
[03/18 15:18:38    194] #
[03/18 15:18:38    194] #Post Route wire spread is done.
[03/18 15:18:38    194] #Total wire length = 140432 um.
[03/18 15:18:38    194] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:18:38    194] #Total wire length on LAYER M1 = 137 um.
[03/18 15:18:38    194] #Total wire length on LAYER M2 = 46260 um.
[03/18 15:18:38    194] #Total wire length on LAYER M3 = 55563 um.
[03/18 15:18:38    194] #Total wire length on LAYER M4 = 38471 um.
[03/18 15:18:38    194] #Total wire length on LAYER M5 = 0 um.
[03/18 15:18:38    194] #Total wire length on LAYER M6 = 0 um.
[03/18 15:18:38    194] #Total wire length on LAYER M7 = 0 um.
[03/18 15:18:38    194] #Total wire length on LAYER M8 = 0 um.
[03/18 15:18:38    194] #Total number of vias = 35404
[03/18 15:18:38    194] #Total number of multi-cut vias = 42 (  0.1%)
[03/18 15:18:38    194] #Total number of single cut vias = 35362 ( 99.9%)
[03/18 15:18:38    194] #Up-Via Summary (total 35404):
[03/18 15:18:38    194] #                   single-cut          multi-cut      Total
[03/18 15:18:38    194] #-----------------------------------------------------------
[03/18 15:18:38    194] #  Metal 1       15851 ( 99.7%)        42 (  0.3%)      15893
[03/18 15:18:38    194] #  Metal 2       16565 (100.0%)         0 (  0.0%)      16565
[03/18 15:18:38    194] #  Metal 3        2946 (100.0%)         0 (  0.0%)       2946
[03/18 15:18:38    194] #-----------------------------------------------------------
[03/18 15:18:38    194] #                35362 ( 99.9%)        42 (  0.1%)      35404 
[03/18 15:18:38    194] #
[03/18 15:18:38    195] #
[03/18 15:18:38    195] #Start DRC checking..
[03/18 15:18:43    199] #    number of violations = 0
[03/18 15:18:43    199] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 903.69 (MB), peak = 914.70 (MB)
[03/18 15:18:43    199] #CELL_VIEW sram_w16,init has no DRC violation.
[03/18 15:18:43    199] #Total number of DRC violations = 0
[03/18 15:18:43    199] #Total number of net violated process antenna rule = 0
[03/18 15:18:43    199] #
[03/18 15:18:43    199] #Start Post Route via swapping..
[03/18 15:18:50    206] #    number of violations = 0
[03/18 15:18:50    206] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 881.77 (MB), peak = 914.70 (MB)
[03/18 15:18:50    206] #    number of violations = 0
[03/18 15:18:50    206] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 881.79 (MB), peak = 914.70 (MB)
[03/18 15:18:50    206] #CELL_VIEW sram_w16,init has no DRC violation.
[03/18 15:18:50    206] #Total number of DRC violations = 0
[03/18 15:18:50    206] #Total number of net violated process antenna rule = 0
[03/18 15:18:50    206] #Post Route via swapping is done.
[03/18 15:18:50    206] #Total wire length = 140432 um.
[03/18 15:18:50    206] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:18:50    206] #Total wire length on LAYER M1 = 137 um.
[03/18 15:18:50    206] #Total wire length on LAYER M2 = 46260 um.
[03/18 15:18:50    206] #Total wire length on LAYER M3 = 55563 um.
[03/18 15:18:50    206] #Total wire length on LAYER M4 = 38471 um.
[03/18 15:18:50    206] #Total wire length on LAYER M5 = 0 um.
[03/18 15:18:50    206] #Total wire length on LAYER M6 = 0 um.
[03/18 15:18:50    206] #Total wire length on LAYER M7 = 0 um.
[03/18 15:18:50    206] #Total wire length on LAYER M8 = 0 um.
[03/18 15:18:50    206] #Total number of vias = 35404
[03/18 15:18:50    206] #Total number of multi-cut vias = 22087 ( 62.4%)
[03/18 15:18:50    206] #Total number of single cut vias = 13317 ( 37.6%)
[03/18 15:18:50    206] #Up-Via Summary (total 35404):
[03/18 15:18:50    206] #                   single-cut          multi-cut      Total
[03/18 15:18:50    206] #-----------------------------------------------------------
[03/18 15:18:50    206] #  Metal 1       13238 ( 83.3%)      2655 ( 16.7%)      15893
[03/18 15:18:50    206] #  Metal 2          76 (  0.5%)     16489 ( 99.5%)      16565
[03/18 15:18:50    206] #  Metal 3           3 (  0.1%)      2943 ( 99.9%)       2946
[03/18 15:18:50    206] #-----------------------------------------------------------
[03/18 15:18:50    206] #                13317 ( 37.6%)     22087 ( 62.4%)      35404 
[03/18 15:18:50    206] #
[03/18 15:18:50    206] #detailRoute Statistics:
[03/18 15:18:50    206] #Cpu time = 00:01:02
[03/18 15:18:50    206] #Elapsed time = 00:01:02
[03/18 15:18:50    206] #Increased memory = -0.38 (MB)
[03/18 15:18:50    206] #Total memory = 880.82 (MB)
[03/18 15:18:50    206] #Peak memory = 914.70 (MB)
[03/18 15:18:50    206] #
[03/18 15:18:50    206] #globalDetailRoute statistics:
[03/18 15:18:50    206] #Cpu time = 00:01:11
[03/18 15:18:50    206] #Elapsed time = 00:01:11
[03/18 15:18:50    206] #Increased memory = 38.34 (MB)
[03/18 15:18:50    206] #Total memory = 867.76 (MB)
[03/18 15:18:50    206] #Peak memory = 914.70 (MB)
[03/18 15:18:50    206] #Number of warnings = 29
[03/18 15:18:50    206] #Total number of warnings = 29
[03/18 15:18:50    206] #Number of fails = 0
[03/18 15:18:50    206] #Total number of fails = 0
[03/18 15:18:50    206] #Complete globalDetailRoute on Tue Mar 18 15:18:50 2025
[03/18 15:18:50    206] #
[03/18 15:18:50    206] #routeDesign: cpu time = 00:01:12, elapsed time = 00:01:11, memory = 867.77 (MB), peak = 914.70 (MB)
[03/18 15:18:50    206] 
[03/18 15:18:50    206] *** Summary of all messages that are not suppressed in this session:
[03/18 15:18:50    206] Severity  ID               Count  Summary                                  
[03/18 15:18:50    206] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/18 15:18:50    206] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/18 15:18:50    206] *** Message Summary: 2 warning(s), 0 error(s)
[03/18 15:18:50    206] 
[03/18 15:18:50    206] <CMD> setExtractRCMode -engine postRoute
[03/18 15:18:50    206] <CMD> extractRC
[03/18 15:18:50    206] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/18 15:18:50    206] Extraction called for design 'sram_w16' of instances=13148 and nets=3886 using extraction engine 'postRoute' at effort level 'low' .
[03/18 15:18:50    206] PostRoute (effortLevel low) RC Extraction called for design sram_w16.
[03/18 15:18:50    206] RC Extraction called in multi-corner(2) mode.
[03/18 15:18:50    206] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 15:18:50    206] Process corner(s) are loaded.
[03/18 15:18:50    206]  Corner: Cmax
[03/18 15:18:50    206]  Corner: Cmin
[03/18 15:18:50    206] extractDetailRC Option : -outfile /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d  -extended
[03/18 15:18:50    206] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 15:18:50    206]       RC Corner Indexes            0       1   
[03/18 15:18:50    206] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 15:18:50    206] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 15:18:50    206] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 15:18:50    206] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 15:18:50    206] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 15:18:50    206] Shrink Factor                : 1.00000
[03/18 15:18:50    206] Initializing multi-corner capacitance tables ... 
[03/18 15:18:50    206] Initializing multi-corner resistance tables ...
[03/18 15:18:50    206] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1123.7M)
[03/18 15:18:50    206] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for storing RC.
[03/18 15:18:50    206] Extracted 10.0022% (CPU Time= 0:00:00.1  MEM= 1158.2M)
[03/18 15:18:50    207] Extracted 20.0029% (CPU Time= 0:00:00.2  MEM= 1182.2M)
[03/18 15:18:50    207] Extracted 30.0019% (CPU Time= 0:00:00.2  MEM= 1182.2M)
[03/18 15:18:50    207] Extracted 40.0026% (CPU Time= 0:00:00.2  MEM= 1182.2M)
[03/18 15:18:50    207] Extracted 50.0032% (CPU Time= 0:00:00.3  MEM= 1182.2M)
[03/18 15:18:50    207] Extracted 60.0022% (CPU Time= 0:00:00.3  MEM= 1182.2M)
[03/18 15:18:50    207] Extracted 70.0029% (CPU Time= 0:00:00.4  MEM= 1182.2M)
[03/18 15:18:50    207] Extracted 80.0019% (CPU Time= 0:00:00.4  MEM= 1182.2M)
[03/18 15:18:51    207] Extracted 90.0026% (CPU Time= 0:00:00.5  MEM= 1182.2M)
[03/18 15:18:51    207] Extracted 100% (CPU Time= 0:00:00.8  MEM= 1186.2M)
[03/18 15:18:51    207] Number of Extracted Resistors     : 102637
[03/18 15:18:51    207] Number of Extracted Ground Cap.   : 102011
[03/18 15:18:51    207] Number of Extracted Coupling Cap. : 189160
[03/18 15:18:51    207] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:18:51    207] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 15:18:51    207]  Corner: Cmax
[03/18 15:18:51    207]  Corner: Cmin
[03/18 15:18:51    207] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1174.2M)
[03/18 15:18:51    207] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb_Filter.rcdb.d' for storing RC.
[03/18 15:18:51    207] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 15:18:51    207] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1174.203M)
[03/18 15:18:51    207] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:18:51    207] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1174.203M)
[03/18 15:18:51    207] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1174.203M)
[03/18 15:18:51    207] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/18 15:18:51    207] <CMD> optDesign -postRoute -setup -hold
[03/18 15:18:51    207] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/18 15:18:51    207] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/18 15:18:51    207] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/18 15:18:51    207] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/18 15:18:51    207] -setupDynamicPowerViewAsDefaultView false
[03/18 15:18:51    207]                                            # bool, default=false, private
[03/18 15:18:51    207] #spOpts: N=65 
[03/18 15:18:51    207] Core basic site is core
[03/18 15:18:51    207] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 15:18:51    208] #spOpts: N=65 mergeVia=F 
[03/18 15:18:51    208] Switching SI Aware to true by default in postroute mode   
[03/18 15:18:51    208] GigaOpt running with 1 threads.
[03/18 15:18:51    208] Info: 1 threads available for lower-level modules during optimization.
[03/18 15:18:51    208] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/18 15:18:51    208] 	Cell FILL1_LL, site bcore.
[03/18 15:18:51    208] 	Cell FILL_NW_HH, site bcore.
[03/18 15:18:51    208] 	Cell FILL_NW_LL, site bcore.
[03/18 15:18:51    208] 	Cell GFILL, site gacore.
[03/18 15:18:51    208] 	Cell GFILL10, site gacore.
[03/18 15:18:51    208] 	Cell GFILL2, site gacore.
[03/18 15:18:51    208] 	Cell GFILL3, site gacore.
[03/18 15:18:51    208] 	Cell GFILL4, site gacore.
[03/18 15:18:51    208] 	Cell LVLLHCD1, site bcore.
[03/18 15:18:51    208] 	Cell LVLLHCD2, site bcore.
[03/18 15:18:51    208] 	Cell LVLLHCD4, site bcore.
[03/18 15:18:51    208] 	Cell LVLLHCD8, site bcore.
[03/18 15:18:51    208] 	Cell LVLLHD1, site bcore.
[03/18 15:18:51    208] 	Cell LVLLHD2, site bcore.
[03/18 15:18:51    208] 	Cell LVLLHD4, site bcore.
[03/18 15:18:51    208] 	Cell LVLLHD8, site bcore.
[03/18 15:18:51    208] .
[03/18 15:18:51    208] Initializing multi-corner capacitance tables ... 
[03/18 15:18:51    208] Initializing multi-corner resistance tables ...
[03/18 15:18:51    208] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/18 15:18:51    208] Type 'man IMPOPT-7077' for more detail.
[03/18 15:18:53    209] Effort level <high> specified for reg2reg path_group
[03/18 15:18:53    209] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1168.0M, totSessionCpu=0:03:29 **
[03/18 15:18:53    209] #Created 847 library cell signatures
[03/18 15:18:53    209] #Created 3886 NETS and 0 SPECIALNETS signatures
[03/18 15:18:53    209] #Created 13149 instance signatures
[03/18 15:18:53    209] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.67 (MB), peak = 914.70 (MB)
[03/18 15:18:53    209] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.71 (MB), peak = 914.70 (MB)
[03/18 15:18:53    209] #spOpts: N=65 
[03/18 15:18:53    209] Begin checking placement ... (start mem=1168.0M, init mem=1168.0M)
[03/18 15:18:53    209] *info: Placed = 13148         
[03/18 15:18:53    209] *info: Unplaced = 0           
[03/18 15:18:53    209] Placement Density:99.48%(48016/48268)
[03/18 15:18:53    209] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1168.0M)
[03/18 15:18:53    209] *** Change effort level medium to high ***
[03/18 15:18:53    209]  Initial DC engine is -> aae
[03/18 15:18:53    209]  
[03/18 15:18:53    209]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/18 15:18:53    209]  
[03/18 15:18:53    209]  
[03/18 15:18:53    209]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/18 15:18:53    209]  
[03/18 15:18:53    209] Reset EOS DB
[03/18 15:18:53    209] Ignoring AAE DB Resetting ...
[03/18 15:18:53    209]  Set Options for AAE Based Opt flow 
[03/18 15:18:53    209] *** optDesign -postRoute ***
[03/18 15:18:53    209] DRC Margin: user margin 0.0; extra margin 0
[03/18 15:18:53    209] Setup Target Slack: user slack 0
[03/18 15:18:53    209] Hold Target Slack: user slack 0
[03/18 15:18:53    209] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/18 15:18:53    209] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/18 15:18:53    209] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/18 15:18:53    209] -setupDynamicPowerViewAsDefaultView false
[03/18 15:18:53    209]                                            # bool, default=false, private
[03/18 15:18:53    209] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/18 15:18:53    209] Type 'man IMPOPT-3195' for more detail.
[03/18 15:18:53    209] Include MVT Delays for Hold Opt
[03/18 15:18:53    209] ** INFO : this run is activating 'postRoute' automaton
[03/18 15:18:53    209] 
[03/18 15:18:53    209] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/18 15:18:53    209] 
[03/18 15:18:53    209] Type 'man IMPOPT-3663' for more detail.
[03/18 15:18:53    209] 
[03/18 15:18:53    209] Power view               = WC_VIEW
[03/18 15:18:53    209] Number of VT partitions  = 2
[03/18 15:18:53    209] Standard cells in design = 811
[03/18 15:18:53    209] Instances in design      = 3749
[03/18 15:18:53    209] 
[03/18 15:18:53    209] Instance distribution across the VT partitions:
[03/18 15:18:53    209] 
[03/18 15:18:53    209]  LVT : inst = 119 (3.2%), cells = 335 (41%)
[03/18 15:18:53    209]    Lib tcbn65gpluswc        : inst = 119 (3.2%)
[03/18 15:18:53    209] 
[03/18 15:18:53    209]  HVT : inst = 3630 (96.8%), cells = 457 (56%)
[03/18 15:18:53    209]    Lib tcbn65gpluswc        : inst = 3630 (96.8%)
[03/18 15:18:53    209] 
[03/18 15:18:53    209] Reporting took 0 sec
[03/18 15:18:53    209] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/18 15:18:53    209] Extraction called for design 'sram_w16' of instances=13148 and nets=3886 using extraction engine 'postRoute' at effort level 'low' .
[03/18 15:18:53    209] PostRoute (effortLevel low) RC Extraction called for design sram_w16.
[03/18 15:18:53    209] RC Extraction called in multi-corner(2) mode.
[03/18 15:18:53    209] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 15:18:53    209] Process corner(s) are loaded.
[03/18 15:18:53    209]  Corner: Cmax
[03/18 15:18:53    209]  Corner: Cmin
[03/18 15:18:53    209] extractDetailRC Option : -outfile /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d -maxResLength 200  -extended
[03/18 15:18:53    209] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 15:18:53    209]       RC Corner Indexes            0       1   
[03/18 15:18:53    209] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 15:18:53    209] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 15:18:53    209] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 15:18:53    209] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 15:18:53    209] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 15:18:53    209] Shrink Factor                : 1.00000
[03/18 15:18:53    210] Initializing multi-corner capacitance tables ... 
[03/18 15:18:53    210] Initializing multi-corner resistance tables ...
[03/18 15:18:53    210] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1151.7M)
[03/18 15:18:53    210] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for storing RC.
[03/18 15:18:53    210] Extracted 10.0022% (CPU Time= 0:00:00.2  MEM= 1168.0M)
[03/18 15:18:53    210] Extracted 20.0029% (CPU Time= 0:00:00.2  MEM= 1192.0M)
[03/18 15:18:54    210] Extracted 30.0019% (CPU Time= 0:00:00.2  MEM= 1192.0M)
[03/18 15:18:54    210] Extracted 40.0026% (CPU Time= 0:00:00.3  MEM= 1192.0M)
[03/18 15:18:54    210] Extracted 50.0032% (CPU Time= 0:00:00.3  MEM= 1192.0M)
[03/18 15:18:54    210] Extracted 60.0022% (CPU Time= 0:00:00.4  MEM= 1192.0M)
[03/18 15:18:54    210] Extracted 70.0029% (CPU Time= 0:00:00.4  MEM= 1192.0M)
[03/18 15:18:54    210] Extracted 80.0019% (CPU Time= 0:00:00.5  MEM= 1192.0M)
[03/18 15:18:54    210] Extracted 90.0026% (CPU Time= 0:00:00.6  MEM= 1192.0M)
[03/18 15:18:54    210] Extracted 100% (CPU Time= 0:00:00.8  MEM= 1196.0M)
[03/18 15:18:54    210] Number of Extracted Resistors     : 102637
[03/18 15:18:54    210] Number of Extracted Ground Cap.   : 102011
[03/18 15:18:54    210] Number of Extracted Coupling Cap. : 189160
[03/18 15:18:54    210] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:18:54    210] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 15:18:54    210]  Corner: Cmax
[03/18 15:18:54    210]  Corner: Cmin
[03/18 15:18:54    210] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1176.0M)
[03/18 15:18:54    210] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb_Filter.rcdb.d' for storing RC.
[03/18 15:18:54    210] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 15:18:54    211] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1179.969M)
[03/18 15:18:54    211] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:18:54    211] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1179.969M)
[03/18 15:18:54    211] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1179.969M)
[03/18 15:18:54    211] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:18:54    211] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1180.0M)
[03/18 15:18:54    211] Initializing multi-corner capacitance tables ... 
[03/18 15:18:55    211] Initializing multi-corner resistance tables ...
[03/18 15:18:55    212] **INFO: Starting Blocking QThread with 1 CPU
[03/18 15:18:55    212]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 15:18:55    212] #################################################################################
[03/18 15:18:55    212] # Design Stage: PostRoute
[03/18 15:18:55    212] # Design Name: sram_w16
[03/18 15:18:55    212] # Design Mode: 65nm
[03/18 15:18:55    212] # Analysis Mode: MMMC OCV 
[03/18 15:18:55    212] # Parasitics Mode: SPEF/RCDB
[03/18 15:18:55    212] # Signoff Settings: SI Off 
[03/18 15:18:55    212] #################################################################################
[03/18 15:18:55    212] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:18:55    212] Calculate late delays in OCV mode...
[03/18 15:18:55    212] Calculate early delays in OCV mode...
[03/18 15:18:55    212] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/18 15:18:55    212] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 15:18:55    212] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 15:18:55    212] End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
[03/18 15:18:55    212] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 0.0M) ***
[03/18 15:18:55    212] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:01.0 mem=0.0M)
[03/18 15:18:55    212] Done building cte hold timing graph (HoldAware) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M ***
[03/18 15:18:57    213]  
_______________________________________________________________________
[03/18 15:18:57    213] Starting SI iteration 1 using Infinite Timing Windows
[03/18 15:18:57    213] Begin IPO call back ...
[03/18 15:18:57    213] End IPO call back ...
[03/18 15:18:57    213] #################################################################################
[03/18 15:18:57    213] # Design Stage: PostRoute
[03/18 15:18:57    213] # Design Name: sram_w16
[03/18 15:18:57    213] # Design Mode: 65nm
[03/18 15:18:57    213] # Analysis Mode: MMMC OCV 
[03/18 15:18:57    213] # Parasitics Mode: SPEF/RCDB
[03/18 15:18:57    213] # Signoff Settings: SI On 
[03/18 15:18:57    213] #################################################################################
[03/18 15:18:57    213] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:18:57    213] Setting infinite Tws ...
[03/18 15:18:57    213] First Iteration Infinite Tw... 
[03/18 15:18:57    213] Calculate early delays in OCV mode...
[03/18 15:18:57    213] Calculate late delays in OCV mode...
[03/18 15:18:57    213] Topological Sorting (CPU = 0:00:00.0, MEM = 1254.3M, InitMEM = 1254.3M)
[03/18 15:18:58    214] AAE_INFO-618: Total number of nets in the design is 3886,  97.4 percent of the nets selected for SI analysis
[03/18 15:18:58    214] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 15:18:58    214] End delay calculation. (MEM=1270.43 CPU=0:00:01.1 REAL=0:00:01.0)
[03/18 15:18:58    214] Save waveform /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/.AAE_6yyV54/.AAE_27089/waveform.data...
[03/18 15:18:58    214] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1270.4M) ***
[03/18 15:18:58    214] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1270.4M)
[03/18 15:18:58    214] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 15:18:58    214] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1270.4M)
[03/18 15:18:58    214] 
[03/18 15:18:58    214] Executing IPO callback for view pruning ..
[03/18 15:18:58    214] Starting SI iteration 2
[03/18 15:18:58    214] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:18:58    214] Calculate early delays in OCV mode...
[03/18 15:18:58    214] Calculate late delays in OCV mode...
[03/18 15:18:58    214] AAE_INFO-618: Total number of nets in the design is 3886,  2.8 percent of the nets selected for SI analysis
[03/18 15:18:58    214] End delay calculation. (MEM=1246.47 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 15:18:58    214] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1246.5M) ***
[03/18 15:18:59    215] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:03:35 mem=1246.5M)
[03/18 15:18:59    215] ** Profile ** Start :  cpu=0:00:00.0, mem=1246.5M
[03/18 15:18:59    215] ** Profile ** Other data :  cpu=0:00:00.0, mem=1246.5M
[03/18 15:18:59    215] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1246.5M
[03/18 15:18:59    215] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1246.5M
[03/18 15:18:59    215] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.264%
       (99.479% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1180.4M, totSessionCpu=0:03:35 **
[03/18 15:18:59    215] Setting latch borrow mode to budget during optimization.
[03/18 15:18:59    215] Glitch fixing enabled
[03/18 15:18:59    215] Leakage Power Opt: re-selecting buf/inv list 
[03/18 15:18:59    215] Summary for sequential cells idenfication: 
[03/18 15:18:59    215] Identified SBFF number: 199
[03/18 15:18:59    215] Identified MBFF number: 0
[03/18 15:18:59    215] Not identified SBFF number: 0
[03/18 15:18:59    215] Not identified MBFF number: 0
[03/18 15:18:59    215] Number of sequential cells which are not FFs: 104
[03/18 15:18:59    215] 
[03/18 15:18:59    215] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:18:59    215] optDesignOneStep: Leakage Power Flow
[03/18 15:18:59    215] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:18:59    215] **INFO: Start fixing DRV (Mem = 1247.16M) ...
[03/18 15:18:59    215] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/18 15:18:59    215] **INFO: Start fixing DRV iteration 1 ...
[03/18 15:18:59    215] Begin: GigaOpt DRV Optimization
[03/18 15:18:59    215] Glitch fixing enabled
[03/18 15:18:59    215] Summary for sequential cells idenfication: 
[03/18 15:18:59    215] Identified SBFF number: 199
[03/18 15:18:59    215] Identified MBFF number: 0
[03/18 15:18:59    215] Not identified SBFF number: 0
[03/18 15:18:59    215] Not identified MBFF number: 0
[03/18 15:18:59    215] Number of sequential cells which are not FFs: 104
[03/18 15:18:59    215] 
[03/18 15:18:59    215] DRV pessimism of 5.00% is used.
[03/18 15:18:59    215] PhyDesignGrid: maxLocalDensity 0.96
[03/18 15:18:59    215] #spOpts: N=65 mergeVia=F 
[03/18 15:19:02    218] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 15:19:02    218] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/18 15:19:02    218] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 15:19:02    218] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/18 15:19:02    218] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 15:19:02    218] DEBUG: @coeDRVCandCache::init.
[03/18 15:19:02    218] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 15:19:02    218] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  99.48  |            |           |
[03/18 15:19:02    218] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 15:19:02    218] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  99.48  |   0:00:00.0|    1451.7M|
[03/18 15:19:02    218] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 15:19:02    218] 
[03/18 15:19:02    218] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1451.7M) ***
[03/18 15:19:02    218] 
[03/18 15:19:02    218] Begin: glitch net info
[03/18 15:19:02    218] glitch slack range: number of glitch nets
[03/18 15:19:02    218] glitch slack < -0.32 : 0
[03/18 15:19:02    218] -0.32 < glitch slack < -0.28 : 0
[03/18 15:19:02    218] -0.28 < glitch slack < -0.24 : 0
[03/18 15:19:02    218] -0.24 < glitch slack < -0.2 : 0
[03/18 15:19:02    218] -0.2 < glitch slack < -0.16 : 0
[03/18 15:19:02    218] -0.16 < glitch slack < -0.12 : 0
[03/18 15:19:02    218] -0.12 < glitch slack < -0.08 : 0
[03/18 15:19:02    218] -0.08 < glitch slack < -0.04 : 0
[03/18 15:19:02    218] -0.04 < glitch slack : 0
[03/18 15:19:02    218] End: glitch net info
[03/18 15:19:02    218] DEBUG: @coeDRVCandCache::cleanup.
[03/18 15:19:02    218] drv optimizer changes nothing and skips refinePlace
[03/18 15:19:02    218] End: GigaOpt DRV Optimization
[03/18 15:19:02    218] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1322.0M, totSessionCpu=0:03:38 **
[03/18 15:19:02    218] *info:
[03/18 15:19:02    218] **INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1322.01M).
[03/18 15:19:02    218] Leakage Power Opt: resetting the buf/inv selection
[03/18 15:19:02    218] ** Profile ** Start :  cpu=0:00:00.0, mem=1322.0M
[03/18 15:19:02    218] ** Profile ** Other data :  cpu=0:00:00.0, mem=1322.0M
[03/18 15:19:02    218] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1332.0M
[03/18 15:19:02    218] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1332.0M
[03/18 15:19:02    218] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.05min mem=1322.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.264%
       (99.479% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1332.0M
[03/18 15:19:02    218] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1322.0M, totSessionCpu=0:03:39 **
[03/18 15:19:02    218]   Timing Snapshot: (REF)
[03/18 15:19:02    218]      Weighted WNS: 0.000
[03/18 15:19:02    218]       All  PG WNS: 0.000
[03/18 15:19:02    218]       High PG WNS: 0.000
[03/18 15:19:02    218]       All  PG TNS: 0.000
[03/18 15:19:02    218]       High PG TNS: 0.000
[03/18 15:19:02    218]          Tran DRV: 0
[03/18 15:19:02    218]           Cap DRV: 0
[03/18 15:19:02    218]        Fanout DRV: 0
[03/18 15:19:02    218]            Glitch: 0
[03/18 15:19:02    218] *** Check timing (0:00:00.0)
[03/18 15:19:02    218] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:19:02    218] optDesignOneStep: Leakage Power Flow
[03/18 15:19:02    218] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:19:02    218] Begin: GigaOpt Optimization in WNS mode
[03/18 15:19:02    218] PhyDesignGrid: maxLocalDensity 0.96
[03/18 15:19:02    218] #spOpts: N=65 mergeVia=F 
[03/18 15:19:05    221] *info: 2 special nets excluded.
[03/18 15:19:05    221] *info: 2 no-driver nets excluded.
[03/18 15:19:06    222] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.48
[03/18 15:19:06    222] 
[03/18 15:19:06    222] *** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1388.8M) ***
[03/18 15:19:06    222] #spOpts: N=65 
[03/18 15:19:06    222] *** Starting refinePlace (0:03:43 mem=1369.7M) ***
[03/18 15:19:06    222] Total net bbox length = 8.191e+04 (2.789e+04 5.402e+04) (ext = 2.461e+04)
[03/18 15:19:06    222] Starting refinePlace ...
[03/18 15:19:06    222] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/18 15:19:06    222] Type 'man IMPSP-2002' for more detail.
[03/18 15:19:06    222] Total net bbox length = 8.191e+04 (2.789e+04 5.402e+04) (ext = 2.461e+04)
[03/18 15:19:06    222] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1369.7MB
[03/18 15:19:06    222] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1369.7MB) @(0:03:43 - 0:03:43).
[03/18 15:19:06    222] *** Finished refinePlace (0:03:43 mem=1369.7M) ***
[03/18 15:19:06    222] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/18 15:19:06    222] End: GigaOpt Optimization in WNS mode
[03/18 15:19:06    222] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:19:06    222] optDesignOneStep: Leakage Power Flow
[03/18 15:19:06    222] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:19:06    222] Begin: GigaOpt Optimization in TNS mode
[03/18 15:19:06    222] PhyDesignGrid: maxLocalDensity 0.96
[03/18 15:19:06    222] #spOpts: N=65 
[03/18 15:19:09    225] *info: 2 special nets excluded.
[03/18 15:19:09    225] *info: 2 no-driver nets excluded.
[03/18 15:19:10    226] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.48
[03/18 15:19:10    226] Optimizer TNS Opt
[03/18 15:19:10    226] 
[03/18 15:19:10    226] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1389.8M) ***
[03/18 15:19:10    226] 
[03/18 15:19:10    226] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1389.8M) ***
[03/18 15:19:10    226] #spOpts: N=65 
[03/18 15:19:10    226] *** Starting refinePlace (0:03:47 mem=1370.7M) ***
[03/18 15:19:10    226] Total net bbox length = 8.191e+04 (2.789e+04 5.402e+04) (ext = 2.461e+04)
[03/18 15:19:10    226] Starting refinePlace ...
[03/18 15:19:10    226] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/18 15:19:10    226] Type 'man IMPSP-2002' for more detail.
[03/18 15:19:10    226] Total net bbox length = 8.191e+04 (2.789e+04 5.402e+04) (ext = 2.461e+04)
[03/18 15:19:10    226] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1370.7MB
[03/18 15:19:10    226] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1370.7MB) @(0:03:47 - 0:03:47).
[03/18 15:19:10    226] *** Finished refinePlace (0:03:47 mem=1370.7M) ***
[03/18 15:19:10    226] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/18 15:19:10    226] End: GigaOpt Optimization in TNS mode
[03/18 15:19:10    226]   Timing Snapshot: (REF)
[03/18 15:19:10    226]      Weighted WNS: -922337203685477.625
[03/18 15:19:10    226]       All  PG WNS: 0.000
[03/18 15:19:10    226]       High PG WNS: 0.000
[03/18 15:19:10    226]       All  PG TNS: 0.000
[03/18 15:19:10    226]       High PG TNS: 0.000
[03/18 15:19:10    226]          Tran DRV: 0
[03/18 15:19:10    226]           Cap DRV: 0
[03/18 15:19:10    226]        Fanout DRV: 0
[03/18 15:19:10    226]            Glitch: 0
[03/18 15:19:10    226]    Category Slack: { }
[03/18 15:19:10    226] 
[03/18 15:19:10    226] ** Profile ** Start :  cpu=0:00:00.0, mem=1256.2M
[03/18 15:19:10    226] ** Profile ** Other data :  cpu=0:00:00.0, mem=1256.2M
[03/18 15:19:10    226] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1264.2M
[03/18 15:19:10    226] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1264.2M
[03/18 15:19:10    226] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.264%
       (99.479% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1264.2M
[03/18 15:19:10    226] 
[03/18 15:19:10    226] Begin Power Analysis
[03/18 15:19:10    226] 
[03/18 15:19:10    226]     0.00V	    VSS
[03/18 15:19:10    226]     0.90V	    VDD
[03/18 15:19:10    226] Begin Processing Timing Library for Power Calculation
[03/18 15:19:10    226] 
[03/18 15:19:10    226] Begin Processing Timing Library for Power Calculation
[03/18 15:19:10    226] 
[03/18 15:19:10    226] 
[03/18 15:19:10    226] 
[03/18 15:19:10    226] Begin Processing Power Net/Grid for Power Calculation
[03/18 15:19:10    226] 
[03/18 15:19:10    226] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=983.38MB/983.38MB)
[03/18 15:19:10    226] 
[03/18 15:19:10    226] Begin Processing Timing Window Data for Power Calculation
[03/18 15:19:10    226] 
[03/18 15:19:10    226] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=983.38MB/983.38MB)
[03/18 15:19:10    226] 
[03/18 15:19:10    226] Begin Processing User Attributes
[03/18 15:19:10    226] 
[03/18 15:19:10    226] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=983.38MB/983.38MB)
[03/18 15:19:10    226] 
[03/18 15:19:10    226] Begin Processing Signal Activity
[03/18 15:19:10    226] 
[03/18 15:19:11    227] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=983.38MB/983.38MB)
[03/18 15:19:11    227] 
[03/18 15:19:11    227] Begin Power Computation
[03/18 15:19:11    227] 
[03/18 15:19:11    227]       ----------------------------------------------------------
[03/18 15:19:11    227]       # of cell(s) missing both power/leakage table: 0
[03/18 15:19:11    227]       # of cell(s) missing power table: 0
[03/18 15:19:11    227]       # of cell(s) missing leakage table: 0
[03/18 15:19:11    227]       # of MSMV cell(s) missing power_level: 0
[03/18 15:19:11    227]       ----------------------------------------------------------
[03/18 15:19:11    227] 
[03/18 15:19:11    227] 
[03/18 15:19:11    227] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=983.38MB/983.38MB)
[03/18 15:19:11    227] 
[03/18 15:19:11    227] Begin Processing User Attributes
[03/18 15:19:11    227] 
[03/18 15:19:11    227] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=983.38MB/983.38MB)
[03/18 15:19:11    227] 
[03/18 15:19:11    227] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=983.38MB/983.38MB)
[03/18 15:19:11    227] 
[03/18 15:19:11    227] Begin: Power Optimization
[03/18 15:19:11    227] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:19:11    227] #spOpts: N=65 mergeVia=F 
[03/18 15:19:11    227] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.48
[03/18 15:19:11    227] +----------+---------+--------+--------+------------+--------+
[03/18 15:19:11    227] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 15:19:11    227] +----------+---------+--------+--------+------------+--------+
[03/18 15:19:11    227] |    99.48%|        -|   0.000|   0.000|   0:00:00.0| 1521.8M|
[03/18 15:19:17    233] |    99.40%|       71|   0.000|   0.000|   0:00:06.0| 1521.8M|
[03/18 15:19:17    233] +----------+---------+--------+--------+------------+--------+
[03/18 15:19:17    233] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 99.40
[03/18 15:19:17    233] 
[03/18 15:19:17    233] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 71 **
[03/18 15:19:17    233] --------------------------------------------------------------
[03/18 15:19:17    233] |                                   | Total     | Sequential |
[03/18 15:19:17    233] --------------------------------------------------------------
[03/18 15:19:17    233] | Num insts resized                 |      71  |       0    |
[03/18 15:19:17    233] | Num insts undone                  |       0  |       0    |
[03/18 15:19:17    233] | Num insts Downsized               |      62  |       0    |
[03/18 15:19:17    233] | Num insts Samesized               |       9  |       0    |
[03/18 15:19:17    233] | Num insts Upsized                 |       0  |       0    |
[03/18 15:19:17    233] | Num multiple commits+uncommits    |       0  |       -    |
[03/18 15:19:17    233] --------------------------------------------------------------
[03/18 15:19:17    233] ** Finished Core Power Optimization (cpu = 0:00:06.5) (real = 0:00:06.0) **
[03/18 15:19:17    233] #spOpts: N=65 
[03/18 15:19:17    233] *** Starting refinePlace (0:03:54 mem=1493.2M) ***
[03/18 15:19:17    233] Total net bbox length = 8.191e+04 (2.789e+04 5.402e+04) (ext = 2.461e+04)
[03/18 15:19:18    233] Starting refinePlace ...
[03/18 15:19:18    234] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/18 15:19:18    234] Type 'man IMPSP-2002' for more detail.
[03/18 15:19:18    234] Total net bbox length = 8.191e+04 (2.789e+04 5.402e+04) (ext = 2.461e+04)
[03/18 15:19:18    234] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1493.2MB
[03/18 15:19:18    234] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1493.2MB) @(0:03:54 - 0:03:54).
[03/18 15:19:18    234] *** Finished refinePlace (0:03:54 mem=1493.2M) ***
[03/18 15:19:18    234] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/18 15:19:18    234] Running setup recovery post routing.
[03/18 15:19:18    234] **optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1266.6M, totSessionCpu=0:03:54 **
[03/18 15:19:18    234]   Timing Snapshot: (TGT)
[03/18 15:19:18    234]      Weighted WNS: -922337203685477.625
[03/18 15:19:18    234]       All  PG WNS: 0.000
[03/18 15:19:18    234]       High PG WNS: 0.000
[03/18 15:19:18    234]       All  PG TNS: 0.000
[03/18 15:19:18    234]       High PG TNS: 0.000
[03/18 15:19:18    234]          Tran DRV: 0
[03/18 15:19:18    234]           Cap DRV: 0
[03/18 15:19:18    234]        Fanout DRV: 0
[03/18 15:19:18    234]            Glitch: 0
[03/18 15:19:18    234]    Category Slack: { }
[03/18 15:19:18    234] 
[03/18 15:19:18    234] Checking setup slack degradation ...
[03/18 15:19:18    234] 
[03/18 15:19:18    234] Recovery Manager:
[03/18 15:19:18    234]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.000) - Skip
[03/18 15:19:18    234]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.000) - Skip
[03/18 15:19:18    234]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 15:19:18    234]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 15:19:18    234] 
[03/18 15:19:18    234] Checking DRV degradation...
[03/18 15:19:18    234] 
[03/18 15:19:18    234] Recovery Manager:
[03/18 15:19:18    234]     Tran DRV degradation : 0 (0 -> 0)
[03/18 15:19:18    234]      Cap DRV degradation : 0 (0 -> 0)
[03/18 15:19:18    234]   Fanout DRV degradation : 0 (0 -> 0)
[03/18 15:19:18    234]       Glitch degradation : 0 (0 -> 0)
[03/18 15:19:18    234]   DRV Recovery (Margin: 100) - Skip
[03/18 15:19:18    234] 
[03/18 15:19:18    234] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/18 15:19:18    234] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1266.61M, totSessionCpu=0:03:54 .
[03/18 15:19:18    234] **optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1266.6M, totSessionCpu=0:03:54 **
[03/18 15:19:18    234] 
[03/18 15:19:18    234] PhyDesignGrid: maxLocalDensity 0.98
[03/18 15:19:18    234] #spOpts: N=65 
[03/18 15:19:21    237] +--------+--------------------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[03/18 15:19:21    237] |  WNS   |      All WNS       |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[03/18 15:19:21    237] +--------+--------------------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[03/18 15:19:21    237] |   0.071|-922337203685477.500|   0.000|    0.000|    99.40%|   0:00:00.0| 1404.2M|   WC_VIEW|       NA| NA                   |
[03/18 15:19:21    237] +--------+--------------------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[03/18 15:19:21    237] 
[03/18 15:19:21    237] *** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1404.2M) ***
[03/18 15:19:21    237] 
[03/18 15:19:21    237] *** Finish post-Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1404.2M) ***
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Begin Power Analysis
[03/18 15:19:21    237] 
[03/18 15:19:21    237]     0.00V	    VSS
[03/18 15:19:21    237]     0.90V	    VDD
[03/18 15:19:21    237] Begin Processing Timing Library for Power Calculation
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Begin Processing Timing Library for Power Calculation
[03/18 15:19:21    237] 
[03/18 15:19:21    237] 
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Begin Processing Power Net/Grid for Power Calculation
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1006.98MB/1006.98MB)
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Begin Processing Timing Window Data for Power Calculation
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1006.98MB/1006.98MB)
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Begin Processing User Attributes
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1006.98MB/1006.98MB)
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Begin Processing Signal Activity
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1006.98MB/1006.98MB)
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Begin Power Computation
[03/18 15:19:21    237] 
[03/18 15:19:21    237]       ----------------------------------------------------------
[03/18 15:19:21    237]       # of cell(s) missing both power/leakage table: 0
[03/18 15:19:21    237]       # of cell(s) missing power table: 0
[03/18 15:19:21    237]       # of cell(s) missing leakage table: 0
[03/18 15:19:21    237]       # of MSMV cell(s) missing power_level: 0
[03/18 15:19:21    237]       ----------------------------------------------------------
[03/18 15:19:21    237] 
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1006.98MB/1006.98MB)
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Begin Processing User Attributes
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1006.98MB/1006.98MB)
[03/18 15:19:21    237] 
[03/18 15:19:21    237] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1006.98MB/1006.98MB)
[03/18 15:19:21    237] 
[03/18 15:19:21    237] *** Finished Leakage Power Optimization (cpu=0:00:10, real=0:00:10, mem=1268.61M, totSessionCpu=0:03:58).
[03/18 15:19:21    237] DEL0 does not have usable cells
[03/18 15:19:21    237]  This may be because it is dont_use, or because it has no LEF.
[03/18 15:19:21    237]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/18 15:19:21    237] Type 'man IMPOPT-3080' for more detail.
[03/18 15:19:21    237] *info: All cells identified as Buffer and Delay cells:
[03/18 15:19:21    237] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/18 15:19:21    237] *info: ------------------------------------------------------------------
[03/18 15:19:21    237] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/18 15:19:21    237] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/18 15:19:21    237] Summary for sequential cells idenfication: 
[03/18 15:19:21    237] Identified SBFF number: 199
[03/18 15:19:21    237] Identified MBFF number: 0
[03/18 15:19:21    237] Not identified SBFF number: 0
[03/18 15:19:21    237] Not identified MBFF number: 0
[03/18 15:19:21    237] Number of sequential cells which are not FFs: 104
[03/18 15:19:21    237] 
[03/18 15:19:21    237] **ERROR: (IMPOPT-310):	Design density (99.40%) exceeds/equals limit (95.00%).
[03/18 15:19:21    237] GigaOpt Hold Optimizer is used
[03/18 15:19:22    238] Include MVT Delays for Hold Opt
[03/18 15:19:22    238] <optDesign CMD> fixhold  no -lvt Cells
[03/18 15:19:22    238] **INFO: Num dontuse cells 396, Num usable cells 451
[03/18 15:19:22    238] optDesignOneStep: Leakage Power Flow
[03/18 15:19:22    238] **INFO: Num dontuse cells 396, Num usable cells 451
[03/18 15:19:22    238] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:58 mem=1268.6M ***
[03/18 15:19:22    238] **INFO: Starting Blocking QThread with 1 CPU
[03/18 15:19:22    238]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 15:19:22    238] Latch borrow mode reset to max_borrow
[03/18 15:19:22    238] Starting SI iteration 1 using Infinite Timing Windows
[03/18 15:19:22    238] Begin IPO call back ...
[03/18 15:19:22    238] End IPO call back ...
[03/18 15:19:22    238] #################################################################################
[03/18 15:19:22    238] # Design Stage: PostRoute
[03/18 15:19:22    238] # Design Name: sram_w16
[03/18 15:19:22    238] # Design Mode: 65nm
[03/18 15:19:22    238] # Analysis Mode: MMMC OCV 
[03/18 15:19:22    238] # Parasitics Mode: SPEF/RCDB
[03/18 15:19:22    238] # Signoff Settings: SI On 
[03/18 15:19:22    238] #################################################################################
[03/18 15:19:22    238] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:19:22    238] Setting infinite Tws ...
[03/18 15:19:22    238] First Iteration Infinite Tw... 
[03/18 15:19:22    238] Calculate late delays in OCV mode...
[03/18 15:19:22    238] Calculate early delays in OCV mode...
[03/18 15:19:22    238] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/18 15:19:22    238] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 15:19:22    238] AAE_INFO-618: Total number of nets in the design is 3886,  97.4 percent of the nets selected for SI analysis
[03/18 15:19:22    238] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 15:19:22    238] End delay calculation. (MEM=0 CPU=0:00:01.1 REAL=0:00:01.0)
[03/18 15:19:22    238] Save waveform /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/.AAE_6yyV54/.AAE_27089/waveform.data...
[03/18 15:19:22    238] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 0.0M) ***
[03/18 15:19:22    238] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 15:19:22    238] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 15:19:22    238] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 15:19:22    238] 
[03/18 15:19:22    238] Executing IPO callback for view pruning ..
[03/18 15:19:22    238] 
[03/18 15:19:22    238] Active hold views:
[03/18 15:19:22    238]  BC_VIEW
[03/18 15:19:22    238]   Dominating endpoints: 0
[03/18 15:19:22    238]   Dominating TNS: -0.000
[03/18 15:19:22    238] 
[03/18 15:19:22    238] Starting SI iteration 2
[03/18 15:19:22    238] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:19:22    238] Calculate late delays in OCV mode...
[03/18 15:19:22    238] Calculate early delays in OCV mode...
[03/18 15:19:22    238] AAE_INFO-618: Total number of nets in the design is 3886,  2.0 percent of the nets selected for SI analysis
[03/18 15:19:22    238] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 15:19:22    238] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 0.0M) ***
[03/18 15:19:22    238] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:03.0 mem=0.0M)
[03/18 15:19:22    238] Done building cte hold timing graph (fixHold) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:03.0 mem=0.0M ***
[03/18 15:19:22    238] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/18 15:19:22    238] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
[03/18 15:19:22    238] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:00:03.1 mem=0.0M ***
[03/18 15:19:22    238] Timing Data dump into file /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/coe_eosdata_7Y2cpX/BC_VIEW.twf, for view: BC_VIEW 
[03/18 15:19:22    238] 	 Dumping view 1 BC_VIEW 
[03/18 15:19:24    239]  
_______________________________________________________________________
[03/18 15:19:24    239] Done building cte setup timing graph (fixHold) cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:03:59 mem=1268.6M ***
[03/18 15:19:24    239] ** Profile ** Start :  cpu=0:00:00.0, mem=1268.6M
[03/18 15:19:24    239] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1276.6M
[03/18 15:19:24    239] *info: category slack lower bound [L 0.0] default
[03/18 15:19:24    239] *info: category slack lower bound [H 0.0] reg2reg 
[03/18 15:19:24    239] --------------------------------------------------- 
[03/18 15:19:24    239]    Setup Violation Summary with Target Slack (0.000 ns)
[03/18 15:19:24    239] --------------------------------------------------- 
[03/18 15:19:24    239]          WNS    reg2regWNS
[03/18 15:19:24    239]  -922337203685477.625 ns   -922337203685477.625 ns
[03/18 15:19:24    239] --------------------------------------------------- 
[03/18 15:19:24    239] Restoring autoHoldViews:  BC_VIEW
[03/18 15:19:24    239] Loading timing data from /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/coe_eosdata_7Y2cpX/BC_VIEW.twf 
[03/18 15:19:24    239] 	 Loading view 1 BC_VIEW 
[03/18 15:19:24    239] ** Profile ** Start :  cpu=0:00:00.0, mem=1276.6M
[03/18 15:19:24    239] ** Profile ** Other data :  cpu=0:00:00.0, mem=1276.6M
[03/18 15:19:24    239] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1276.6M
[03/18 15:19:24    239] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.184%
       (99.399% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/18 15:19:24    239] Identified SBFF number: 199
[03/18 15:19:24    239] Identified MBFF number: 0
[03/18 15:19:24    239] Not identified SBFF number: 0
[03/18 15:19:24    239] Not identified MBFF number: 0
[03/18 15:19:24    239] Number of sequential cells which are not FFs: 104
[03/18 15:19:24    239] 
[03/18 15:19:24    239] Summary for sequential cells idenfication: 
[03/18 15:19:24    239] Identified SBFF number: 199
[03/18 15:19:24    239] Identified MBFF number: 0
[03/18 15:19:24    239] Not identified SBFF number: 0
[03/18 15:19:24    239] Not identified MBFF number: 0
[03/18 15:19:24    239] Number of sequential cells which are not FFs: 104
[03/18 15:19:24    239] 
[03/18 15:19:25    240] 
[03/18 15:19:25    240] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/18 15:19:25    240] *Info: worst delay setup view: WC_VIEW
[03/18 15:19:25    240] Footprint list for hold buffering (delay unit: ps)
[03/18 15:19:25    240] =================================================================
[03/18 15:19:25    240] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/18 15:19:25    240] ------------------------------------------------------------------
[03/18 15:19:25    240] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/18 15:19:25    240] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/18 15:19:25    240] =================================================================
[03/18 15:19:25    240] **optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1270.6M, totSessionCpu=0:04:00 **
[03/18 15:19:25    240] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/18 15:19:25    240] *info: Run optDesign holdfix with 1 thread.
[03/18 15:19:25    240] --------------------------------------------------- 
[03/18 15:19:25    240]    Hold Timing Summary  - Initial 
[03/18 15:19:25    240] --------------------------------------------------- 
[03/18 15:19:25    240]  Target slack: 0.000 ns
[03/18 15:19:25    240] View: BC_VIEW 
[03/18 15:19:25    240] 	WNS: 200000.000 
[03/18 15:19:25    240] 	TNS: 0.000 
[03/18 15:19:25    240] 	VP: 0 
[03/18 15:19:25    240] 	Worst hold path end point: Q_reg_1_/D 
[03/18 15:19:25    240] --------------------------------------------------- 
[03/18 15:19:25    240]    Setup Timing Summary  - Initial 
[03/18 15:19:25    240] --------------------------------------------------- 
[03/18 15:19:25    240]  Target slack: 0.000 ns
[03/18 15:19:25    240] View: WC_VIEW 
[03/18 15:19:25    240] 	WNS: 922337203685477.625 
[03/18 15:19:25    240] 	TNS: 0.000 
[03/18 15:19:25    240] 	VP: 0 
[03/18 15:19:25    240] 	Worst setup path end point:[NULL] 
[03/18 15:19:25    240] --------------------------------------------------- 
[03/18 15:19:25    240] *** Hold timing is met. Hold fixing is not needed 
[03/18 15:19:25    240] Summary for sequential cells idenfication: 
[03/18 15:19:25    240] Identified SBFF number: 199
[03/18 15:19:25    240] Identified MBFF number: 0
[03/18 15:19:25    240] Not identified SBFF number: 0
[03/18 15:19:25    240] Not identified MBFF number: 0
[03/18 15:19:25    240] Number of sequential cells which are not FFs: 104
[03/18 15:19:25    240] 
[03/18 15:19:26    241] Default Rule : ""
[03/18 15:19:26    241] Non Default Rules :
[03/18 15:19:26    241] Worst Slack : 214748.365 ns
[03/18 15:19:26    241] Total 0 nets layer assigned (1.0).
[03/18 15:19:27    242] GigaOpt: setting up router preferences
[03/18 15:19:27    242]         design wns: 214748.3647
[03/18 15:19:27    242]         slack threshold: 214749.7847
[03/18 15:19:27    242] GigaOpt: 0 nets assigned router directives
[03/18 15:19:27    242] 
[03/18 15:19:27    242] Start Assign Priority Nets ...
[03/18 15:19:27    242] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/18 15:19:27    242] Existing Priority Nets 0 (0.0%)
[03/18 15:19:27    242] Assigned Priority Nets 0 (0.0%)
[03/18 15:19:27    242] Default Rule : ""
[03/18 15:19:27    242] Non Default Rules :
[03/18 15:19:27    242] Worst Slack : 214748.365 ns
[03/18 15:19:27    242] Total 0 nets layer assigned (0.1).
[03/18 15:19:27    242] GigaOpt: setting up router preferences
[03/18 15:19:27    242]         design wns: 214748.3647
[03/18 15:19:27    242]         slack threshold: 214749.7847
[03/18 15:19:27    242] GigaOpt: 0 nets assigned router directives
[03/18 15:19:27    242] 
[03/18 15:19:27    242] Start Assign Priority Nets ...
[03/18 15:19:27    242] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/18 15:19:27    242] Existing Priority Nets 0 (0.0%)
[03/18 15:19:27    242] Assigned Priority Nets 0 (0.0%)
[03/18 15:19:27    242] ** Profile ** Start :  cpu=0:00:00.0, mem=1359.1M
[03/18 15:19:27    242] ** Profile ** Other data :  cpu=0:00:00.0, mem=1359.1M
[03/18 15:19:27    242] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1359.1M
[03/18 15:19:27    242] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1359.1M
[03/18 15:19:27    242] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.184%
       (99.399% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1359.1M
[03/18 15:19:27    242] **optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 1245.6M, totSessionCpu=0:04:03 **
[03/18 15:19:27    242] -routeWithEco false                      # bool, default=false
[03/18 15:19:27    242] -routeWithEco true                       # bool, default=false, user setting
[03/18 15:19:27    242] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/18 15:19:27    242] -routeWithTimingDriven true              # bool, default=false, user setting
[03/18 15:19:27    242] -routeWithTimingDriven false             # bool, default=false, user setting
[03/18 15:19:27    242] -routeWithSiDriven true                  # bool, default=false, user setting
[03/18 15:19:27    242] -routeWithSiDriven false                 # bool, default=false, user setting
[03/18 15:19:27    242] 
[03/18 15:19:27    242] globalDetailRoute
[03/18 15:19:27    242] 
[03/18 15:19:27    242] #setNanoRouteMode -drouteAutoStop true
[03/18 15:19:27    242] #setNanoRouteMode -drouteFixAntenna true
[03/18 15:19:27    242] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 15:19:27    242] #setNanoRouteMode -routeTopRoutingLayer 4
[03/18 15:19:27    242] #setNanoRouteMode -routeWithEco true
[03/18 15:19:27    242] #setNanoRouteMode -routeWithSiDriven false
[03/18 15:19:27    242] #setNanoRouteMode -routeWithTimingDriven false
[03/18 15:19:27    242] #Start globalDetailRoute on Tue Mar 18 15:19:27 2025
[03/18 15:19:27    242] #
[03/18 15:19:27    242] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 15:19:27    242] ### Net info: total nets: 3886
[03/18 15:19:27    242] ### Net info: dirty nets: 0
[03/18 15:19:27    242] ### Net info: marked as disconnected nets: 0
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC121_N262 connects to NET FE_OFN120_N262 at location ( 73.500 111.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN120_N262 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC119_N260 connects to NET FE_OFN118_N260 at location ( 114.900 68.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN118_N260 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC115_N258 connects to NET FE_OFN115_N258 at location ( 34.700 142.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN115_N258 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC110_N252 connects to NET FE_OFN109_N252 at location ( 155.100 171.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN109_N252 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC108_N250 connects to NET FE_OFN108_N250 at location ( 154.100 192.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN108_N250 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC102_N246 connects to NET FE_OFN102_N246 at location ( 12.900 110.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN102_N246 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC97_N240 connects to NET FE_OFN96_N240 at location ( 120.900 63.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN96_N240 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC95_N238 connects to NET FE_OFN95_N238 at location ( 156.700 123.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN95_N238 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC94_N238 connects to NET FE_OFN94_N238 at location ( 20.700 95.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC95_N238 connects to NET FE_OFN94_N238 at location ( 157.900 122.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN94_N238 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC91_N234 connects to NET FE_OFN91_N234 at location ( 128.500 106.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN91_N234 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC88_N232 connects to NET FE_OFN88_N232 at location ( 123.300 130.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN88_N232 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC88_N232 connects to NET FE_OFN87_N232 at location ( 124.300 129.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN87_N232 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC86_n2639 connects to NET FE_OFN86_n2639 at location ( 189.100 159.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN86_n2639 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC85_n2639 connects to NET FE_OFN85_n2639 at location ( 77.900 80.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN85_n2639 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC83_n2638 connects to NET FE_OFN83_n2638 at location ( 163.500 112.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN83_n2638 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC82_n2638 connects to NET FE_OFN82_n2638 at location ( 116.500 151.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC83_n2638 connects to NET FE_OFN82_n2638 at location ( 164.700 111.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN82_n2638 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC81_n2638 connects to NET FE_OFN81_n2638 at location ( 11.700 103.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN81_n2638 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC80_n2637 connects to NET FE_OFN80_n2637 at location ( 144.700 33.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN80_n2637 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:27    242] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/18 15:19:27    242] #To increase the message display limit, refer to the product command reference manual.
[03/18 15:19:27    242] #WARNING (NRIG-44) Imported NET FE_OFN79_n2637 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:28    242] #WARNING (NRIG-44) Imported NET FE_OFN78_n2636 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/18 15:19:28    242] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/18 15:19:28    242] #To increase the message display limit, refer to the product command reference manual.
[03/18 15:19:28    242] ### Net info: fully routed nets: 3766
[03/18 15:19:28    242] ### Net info: trivial (single pin) nets: 0
[03/18 15:19:28    242] ### Net info: unrouted nets: 2
[03/18 15:19:28    242] ### Net info: re-extraction nets: 118
[03/18 15:19:28    242] ### Net info: ignored nets: 0
[03/18 15:19:28    242] ### Net info: skip routing nets: 0
[03/18 15:19:28    242] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/18 15:19:28    242] #Loading the last recorded routing design signature
[03/18 15:19:28    243] #Summary of the placement changes since last routing:
[03/18 15:19:28    243] #  Number of instances resized = 69
[03/18 15:19:28    243] #  Number of instances with same cell size swap = 2
[03/18 15:19:28    243] #  Total number of placement changes (moved instances are counted twice) = 69
[03/18 15:19:28    243] #Start routing data preparation.
[03/18 15:19:28    243] #Minimum voltage of a net in the design = 0.000.
[03/18 15:19:28    243] #Maximum voltage of a net in the design = 1.100.
[03/18 15:19:28    243] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 15:19:28    243] #Voltage range [0.900 - 1.100] has 1 net.
[03/18 15:19:28    243] #Voltage range [0.000 - 1.100] has 3884 nets.
[03/18 15:19:28    243] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/18 15:19:28    243] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:19:28    243] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:19:28    243] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:19:28    243] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:19:28    243] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:19:28    243] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/18 15:19:28    243] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/18 15:19:28    243] #Regenerating Ggrids automatically.
[03/18 15:19:28    243] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/18 15:19:28    243] #Using automatically generated G-grids.
[03/18 15:19:28    243] #Done routing data preparation.
[03/18 15:19:28    243] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 950.45 (MB), peak = 1009.95 (MB)
[03/18 15:19:28    243] #Merging special wires...
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 86.000 108.000 ) on M1 for NET CLK. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 188.045 36.080 ) on M1 for NET FE_COEN16_CLK. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 146.245 153.115 ) on M1 for NET FE_COEN33_CLK. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 187.715 35.920 ) on M1 for NET FE_COEN8_CLK. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 107.515 122.320 ) on M1 for NET FE_COEN9_CLK. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 86.230 107.985 ) on M1 for NET FE_COEN9_CLK. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 12.620 109.885 ) on M1 for NET FE_OFN102_N246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 153.750 192.700 ) on M1 for NET FE_OFN108_N250. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 154.800 171.200 ) on M1 for NET FE_OFN109_N252. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 34.575 142.285 ) on M1 for NET FE_OFN115_N258. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 115.000 68.415 ) on M1 for NET FE_OFN118_N260. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 73.400 111.615 ) on M1 for NET FE_OFN120_N262. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 125.820 37.885 ) on M1 for NET FE_OFN48_n2590. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 9.350 108.100 ) on M1 for NET FE_OFN49_n2592. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 74.350 59.500 ) on M1 for NET FE_OFN50_n2592. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 119.045 90.100 ) on M1 for NET FE_OFN51_n2592. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 131.950 140.500 ) on M1 for NET FE_OFN53_n2594. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 19.620 108.115 ) on M1 for NET FE_OFN54_n2596. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 124.045 118.900 ) on M1 for NET FE_OFN57_n2602. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 103.550 138.700 ) on M1 for NET FE_OFN61_n2606. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 15:19:28    243] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/18 15:19:28    243] #To increase the message display limit, refer to the product command reference manual.
[03/18 15:19:28    243] #
[03/18 15:19:28    243] #Connectivity extraction summary:
[03/18 15:19:28    243] #118 routed nets are extracted.
[03/18 15:19:28    243] #    54 (1.39%) extracted nets are partially routed.
[03/18 15:19:28    243] #3766 routed nets are imported.
[03/18 15:19:28    243] #2 nets are fixed|skipped|trivial (not extracted).
[03/18 15:19:28    243] #Total number of nets = 3886.
[03/18 15:19:28    243] #
[03/18 15:19:28    243] #Found 0 nets for post-route si or timing fixing.
[03/18 15:19:28    243] #Number of eco nets is 54
[03/18 15:19:28    243] #
[03/18 15:19:28    243] #Start data preparation...
[03/18 15:19:28    243] #
[03/18 15:19:28    243] #Data preparation is done on Tue Mar 18 15:19:28 2025
[03/18 15:19:28    243] #
[03/18 15:19:28    243] #Analyzing routing resource...
[03/18 15:19:29    243] #Routing resource analysis is done on Tue Mar 18 15:19:29 2025
[03/18 15:19:29    243] #
[03/18 15:19:29    243] #  Resource Analysis:
[03/18 15:19:29    243] #
[03/18 15:19:29    243] #               Routing  #Avail      #Track     #Total     %Gcell
[03/18 15:19:29    243] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/18 15:19:29    243] #  --------------------------------------------------------------
[03/18 15:19:29    243] #  Metal 1        H        1107           0        5476    97.30%
[03/18 15:19:29    243] #  Metal 2        V        1109           0        5476     0.00%
[03/18 15:19:29    243] #  Metal 3        H        1107           0        5476     0.00%
[03/18 15:19:29    243] #  Metal 4        V         479         630        5476     6.76%
[03/18 15:19:29    243] #  --------------------------------------------------------------
[03/18 15:19:29    243] #  Total                   3802      14.20%  21904    26.01%
[03/18 15:19:29    243] #
[03/18 15:19:29    243] #
[03/18 15:19:29    243] #
[03/18 15:19:29    243] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 950.56 (MB), peak = 1009.95 (MB)
[03/18 15:19:29    243] #
[03/18 15:19:29    243] #start global routing iteration 1...
[03/18 15:19:29    244] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.85 (MB), peak = 1009.95 (MB)
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/18 15:19:29    244] #Total number of routable nets = 3884.
[03/18 15:19:29    244] #Total number of nets in the design = 3886.
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #54 routable nets have only global wires.
[03/18 15:19:29    244] #3830 routable nets have only detail routed wires.
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #Routed nets constraints summary:
[03/18 15:19:29    244] #-----------------------------
[03/18 15:19:29    244] #        Rules   Unconstrained  
[03/18 15:19:29    244] #-----------------------------
[03/18 15:19:29    244] #      Default              54  
[03/18 15:19:29    244] #-----------------------------
[03/18 15:19:29    244] #        Total              54  
[03/18 15:19:29    244] #-----------------------------
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #Routing constraints summary of the whole design:
[03/18 15:19:29    244] #-----------------------------
[03/18 15:19:29    244] #        Rules   Unconstrained  
[03/18 15:19:29    244] #-----------------------------
[03/18 15:19:29    244] #      Default            3884  
[03/18 15:19:29    244] #-----------------------------
[03/18 15:19:29    244] #        Total            3884  
[03/18 15:19:29    244] #-----------------------------
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #  Congestion Analysis: (blocked Gcells are excluded)
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #                 OverCon          
[03/18 15:19:29    244] #                  #Gcell    %Gcell
[03/18 15:19:29    244] #     Layer           (1)   OverCon
[03/18 15:19:29    244] #  --------------------------------
[03/18 15:19:29    244] #   Metal 1      0(0.00%)   (0.00%)
[03/18 15:19:29    244] #   Metal 2      0(0.00%)   (0.00%)
[03/18 15:19:29    244] #   Metal 3      0(0.00%)   (0.00%)
[03/18 15:19:29    244] #   Metal 4      0(0.00%)   (0.00%)
[03/18 15:19:29    244] #  --------------------------------
[03/18 15:19:29    244] #     Total      0(0.00%)   (0.00%)
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/18 15:19:29    244] #  Overflow after GR: 0.00% H + 0.00% V
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #Complete Global Routing.
[03/18 15:19:29    244] #Total wire length = 140430 um.
[03/18 15:19:29    244] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:19:29    244] #Total wire length on LAYER M1 = 137 um.
[03/18 15:19:29    244] #Total wire length on LAYER M2 = 46260 um.
[03/18 15:19:29    244] #Total wire length on LAYER M3 = 55562 um.
[03/18 15:19:29    244] #Total wire length on LAYER M4 = 38471 um.
[03/18 15:19:29    244] #Total wire length on LAYER M5 = 0 um.
[03/18 15:19:29    244] #Total wire length on LAYER M6 = 0 um.
[03/18 15:19:29    244] #Total wire length on LAYER M7 = 0 um.
[03/18 15:19:29    244] #Total wire length on LAYER M8 = 0 um.
[03/18 15:19:29    244] #Total number of vias = 35398
[03/18 15:19:29    244] #Total number of multi-cut vias = 22081 ( 62.4%)
[03/18 15:19:29    244] #Total number of single cut vias = 13317 ( 37.6%)
[03/18 15:19:29    244] #Up-Via Summary (total 35398):
[03/18 15:19:29    244] #                   single-cut          multi-cut      Total
[03/18 15:19:29    244] #-----------------------------------------------------------
[03/18 15:19:29    244] #  Metal 1       13238 ( 83.3%)      2652 ( 16.7%)      15890
[03/18 15:19:29    244] #  Metal 2          76 (  0.5%)     16486 ( 99.5%)      16562
[03/18 15:19:29    244] #  Metal 3           3 (  0.1%)      2943 ( 99.9%)       2946
[03/18 15:19:29    244] #-----------------------------------------------------------
[03/18 15:19:29    244] #                13317 ( 37.6%)     22081 ( 62.4%)      35398 
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #Max overcon = 0 track.
[03/18 15:19:29    244] #Total overcon = 0.00%.
[03/18 15:19:29    244] #Worst layer Gcell overcon rate = 0.00%.
[03/18 15:19:29    244] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.85 (MB), peak = 1009.95 (MB)
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 950.87 (MB), peak = 1009.95 (MB)
[03/18 15:19:29    244] #Start Track Assignment.
[03/18 15:19:29    244] #Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/18 15:19:29    244] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[03/18 15:19:29    244] #Complete Track Assignment.
[03/18 15:19:29    244] #Total wire length = 140430 um.
[03/18 15:19:29    244] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:19:29    244] #Total wire length on LAYER M1 = 137 um.
[03/18 15:19:29    244] #Total wire length on LAYER M2 = 46260 um.
[03/18 15:19:29    244] #Total wire length on LAYER M3 = 55562 um.
[03/18 15:19:29    244] #Total wire length on LAYER M4 = 38471 um.
[03/18 15:19:29    244] #Total wire length on LAYER M5 = 0 um.
[03/18 15:19:29    244] #Total wire length on LAYER M6 = 0 um.
[03/18 15:19:29    244] #Total wire length on LAYER M7 = 0 um.
[03/18 15:19:29    244] #Total wire length on LAYER M8 = 0 um.
[03/18 15:19:29    244] #Total number of vias = 35398
[03/18 15:19:29    244] #Total number of multi-cut vias = 22081 ( 62.4%)
[03/18 15:19:29    244] #Total number of single cut vias = 13317 ( 37.6%)
[03/18 15:19:29    244] #Up-Via Summary (total 35398):
[03/18 15:19:29    244] #                   single-cut          multi-cut      Total
[03/18 15:19:29    244] #-----------------------------------------------------------
[03/18 15:19:29    244] #  Metal 1       13238 ( 83.3%)      2652 ( 16.7%)      15890
[03/18 15:19:29    244] #  Metal 2          76 (  0.5%)     16486 ( 99.5%)      16562
[03/18 15:19:29    244] #  Metal 3           3 (  0.1%)      2943 ( 99.9%)       2946
[03/18 15:19:29    244] #-----------------------------------------------------------
[03/18 15:19:29    244] #                13317 ( 37.6%)     22081 ( 62.4%)      35398 
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.45 (MB), peak = 1009.95 (MB)
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #Cpu time = 00:00:01
[03/18 15:19:29    244] #Elapsed time = 00:00:01
[03/18 15:19:29    244] #Increased memory = 11.22 (MB)
[03/18 15:19:29    244] #Total memory = 961.45 (MB)
[03/18 15:19:29    244] #Peak memory = 1009.95 (MB)
[03/18 15:19:29    244] #
[03/18 15:19:29    244] #Start Detail Routing..
[03/18 15:19:29    244] #start initial detail routing ...
[03/18 15:19:33    248] # ECO: 0.0% of the total area was rechecked for DRC, and 22.2% required routing.
[03/18 15:19:33    248] #    number of violations = 2
[03/18 15:19:33    248] #
[03/18 15:19:33    248] #    By Layer and Type :
[03/18 15:19:33    248] #	         MetSpc   EOLSpc   Totals
[03/18 15:19:33    248] #	M1            0        0        0
[03/18 15:19:33    248] #	M2            1        1        2
[03/18 15:19:33    248] #	Totals        1        1        2
[03/18 15:19:33    248] #69 out of 13148 instances need to be verified(marked ipoed).
[03/18 15:19:33    248] #15.3% of the total area is being checked for drcs
[03/18 15:19:35    250] #15.3% of the total area was checked
[03/18 15:19:35    250] #    number of violations = 35
[03/18 15:19:35    250] #
[03/18 15:19:35    250] #    By Layer and Type :
[03/18 15:19:35    250] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[03/18 15:19:35    250] #	M1            7        0        3       23       33
[03/18 15:19:35    250] #	M2            1        1        0        0        2
[03/18 15:19:35    250] #	Totals        8        1        3       23       35
[03/18 15:19:35    250] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 982.37 (MB), peak = 1009.95 (MB)
[03/18 15:19:35    250] #start 1st optimization iteration ...
[03/18 15:19:36    251] #    number of violations = 0
[03/18 15:19:36    251] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 963.22 (MB), peak = 1009.95 (MB)
[03/18 15:19:36    251] #Complete Detail Routing.
[03/18 15:19:36    251] #Total wire length = 140428 um.
[03/18 15:19:36    251] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:19:36    251] #Total wire length on LAYER M1 = 138 um.
[03/18 15:19:36    251] #Total wire length on LAYER M2 = 46228 um.
[03/18 15:19:36    251] #Total wire length on LAYER M3 = 55558 um.
[03/18 15:19:36    251] #Total wire length on LAYER M4 = 38504 um.
[03/18 15:19:36    251] #Total wire length on LAYER M5 = 0 um.
[03/18 15:19:36    251] #Total wire length on LAYER M6 = 0 um.
[03/18 15:19:36    251] #Total wire length on LAYER M7 = 0 um.
[03/18 15:19:36    251] #Total wire length on LAYER M8 = 0 um.
[03/18 15:19:36    251] #Total number of vias = 35468
[03/18 15:19:36    251] #Total number of multi-cut vias = 21868 ( 61.7%)
[03/18 15:19:36    251] #Total number of single cut vias = 13600 ( 38.3%)
[03/18 15:19:36    251] #Up-Via Summary (total 35468):
[03/18 15:19:36    251] #                   single-cut          multi-cut      Total
[03/18 15:19:36    251] #-----------------------------------------------------------
[03/18 15:19:36    251] #  Metal 1       13286 ( 83.6%)      2607 ( 16.4%)      15893
[03/18 15:19:36    251] #  Metal 2         259 (  1.6%)     16348 ( 98.4%)      16607
[03/18 15:19:36    251] #  Metal 3          55 (  1.9%)      2913 ( 98.1%)       2968
[03/18 15:19:36    251] #-----------------------------------------------------------
[03/18 15:19:36    251] #                13600 ( 38.3%)     21868 ( 61.7%)      35468 
[03/18 15:19:36    251] #
[03/18 15:19:36    251] #Total number of DRC violations = 0
[03/18 15:19:36    251] #Cpu time = 00:00:07
[03/18 15:19:36    251] #Elapsed time = 00:00:07
[03/18 15:19:36    251] #Increased memory = -4.48 (MB)
[03/18 15:19:36    251] #Total memory = 956.97 (MB)
[03/18 15:19:36    251] #Peak memory = 1009.95 (MB)
[03/18 15:19:36    251] #
[03/18 15:19:36    251] #start routing for process antenna violation fix ...
[03/18 15:19:37    251] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.94 (MB), peak = 1009.95 (MB)
[03/18 15:19:37    251] #
[03/18 15:19:37    251] #Total wire length = 140428 um.
[03/18 15:19:37    251] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:19:37    251] #Total wire length on LAYER M1 = 138 um.
[03/18 15:19:37    251] #Total wire length on LAYER M2 = 46228 um.
[03/18 15:19:37    251] #Total wire length on LAYER M3 = 55558 um.
[03/18 15:19:37    251] #Total wire length on LAYER M4 = 38504 um.
[03/18 15:19:37    251] #Total wire length on LAYER M5 = 0 um.
[03/18 15:19:37    251] #Total wire length on LAYER M6 = 0 um.
[03/18 15:19:37    251] #Total wire length on LAYER M7 = 0 um.
[03/18 15:19:37    251] #Total wire length on LAYER M8 = 0 um.
[03/18 15:19:37    251] #Total number of vias = 35468
[03/18 15:19:37    251] #Total number of multi-cut vias = 21868 ( 61.7%)
[03/18 15:19:37    251] #Total number of single cut vias = 13600 ( 38.3%)
[03/18 15:19:37    251] #Up-Via Summary (total 35468):
[03/18 15:19:37    251] #                   single-cut          multi-cut      Total
[03/18 15:19:37    251] #-----------------------------------------------------------
[03/18 15:19:37    251] #  Metal 1       13286 ( 83.6%)      2607 ( 16.4%)      15893
[03/18 15:19:37    251] #  Metal 2         259 (  1.6%)     16348 ( 98.4%)      16607
[03/18 15:19:37    251] #  Metal 3          55 (  1.9%)      2913 ( 98.1%)       2968
[03/18 15:19:37    251] #-----------------------------------------------------------
[03/18 15:19:37    251] #                13600 ( 38.3%)     21868 ( 61.7%)      35468 
[03/18 15:19:37    251] #
[03/18 15:19:37    251] #Total number of DRC violations = 0
[03/18 15:19:37    251] #Total number of net violated process antenna rule = 0
[03/18 15:19:37    251] #
[03/18 15:19:37    252] #
[03/18 15:19:37    252] #Start Post Route wire spreading..
[03/18 15:19:37    252] #
[03/18 15:19:37    252] #Start data preparation for wire spreading...
[03/18 15:19:37    252] #
[03/18 15:19:37    252] #Data preparation is done on Tue Mar 18 15:19:37 2025
[03/18 15:19:37    252] #
[03/18 15:19:37    252] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.94 (MB), peak = 1009.95 (MB)
[03/18 15:19:37    252] #
[03/18 15:19:37    252] #Start Post Route Wire Spread.
[03/18 15:19:38    253] #Done with 180 horizontal wires in 2 hboxes and 337 vertical wires in 2 hboxes.
[03/18 15:19:38    253] #Complete Post Route Wire Spread.
[03/18 15:19:38    253] #
[03/18 15:19:38    253] #Total wire length = 140586 um.
[03/18 15:19:38    253] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:19:38    253] #Total wire length on LAYER M1 = 138 um.
[03/18 15:19:38    253] #Total wire length on LAYER M2 = 46294 um.
[03/18 15:19:38    253] #Total wire length on LAYER M3 = 55614 um.
[03/18 15:19:38    253] #Total wire length on LAYER M4 = 38539 um.
[03/18 15:19:38    253] #Total wire length on LAYER M5 = 0 um.
[03/18 15:19:38    253] #Total wire length on LAYER M6 = 0 um.
[03/18 15:19:38    253] #Total wire length on LAYER M7 = 0 um.
[03/18 15:19:38    253] #Total wire length on LAYER M8 = 0 um.
[03/18 15:19:38    253] #Total number of vias = 35468
[03/18 15:19:38    253] #Total number of multi-cut vias = 21868 ( 61.7%)
[03/18 15:19:38    253] #Total number of single cut vias = 13600 ( 38.3%)
[03/18 15:19:38    253] #Up-Via Summary (total 35468):
[03/18 15:19:38    253] #                   single-cut          multi-cut      Total
[03/18 15:19:38    253] #-----------------------------------------------------------
[03/18 15:19:38    253] #  Metal 1       13286 ( 83.6%)      2607 ( 16.4%)      15893
[03/18 15:19:38    253] #  Metal 2         259 (  1.6%)     16348 ( 98.4%)      16607
[03/18 15:19:38    253] #  Metal 3          55 (  1.9%)      2913 ( 98.1%)       2968
[03/18 15:19:38    253] #-----------------------------------------------------------
[03/18 15:19:38    253] #                13600 ( 38.3%)     21868 ( 61.7%)      35468 
[03/18 15:19:38    253] #
[03/18 15:19:38    253] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 975.88 (MB), peak = 1009.95 (MB)
[03/18 15:19:38    253] #
[03/18 15:19:38    253] #Post Route wire spread is done.
[03/18 15:19:38    253] #Total wire length = 140586 um.
[03/18 15:19:38    253] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:19:38    253] #Total wire length on LAYER M1 = 138 um.
[03/18 15:19:38    253] #Total wire length on LAYER M2 = 46294 um.
[03/18 15:19:38    253] #Total wire length on LAYER M3 = 55614 um.
[03/18 15:19:38    253] #Total wire length on LAYER M4 = 38539 um.
[03/18 15:19:38    253] #Total wire length on LAYER M5 = 0 um.
[03/18 15:19:38    253] #Total wire length on LAYER M6 = 0 um.
[03/18 15:19:38    253] #Total wire length on LAYER M7 = 0 um.
[03/18 15:19:38    253] #Total wire length on LAYER M8 = 0 um.
[03/18 15:19:38    253] #Total number of vias = 35468
[03/18 15:19:38    253] #Total number of multi-cut vias = 21868 ( 61.7%)
[03/18 15:19:38    253] #Total number of single cut vias = 13600 ( 38.3%)
[03/18 15:19:38    253] #Up-Via Summary (total 35468):
[03/18 15:19:38    253] #                   single-cut          multi-cut      Total
[03/18 15:19:38    253] #-----------------------------------------------------------
[03/18 15:19:38    253] #  Metal 1       13286 ( 83.6%)      2607 ( 16.4%)      15893
[03/18 15:19:38    253] #  Metal 2         259 (  1.6%)     16348 ( 98.4%)      16607
[03/18 15:19:38    253] #  Metal 3          55 (  1.9%)      2913 ( 98.1%)       2968
[03/18 15:19:38    253] #-----------------------------------------------------------
[03/18 15:19:38    253] #                13600 ( 38.3%)     21868 ( 61.7%)      35468 
[03/18 15:19:38    253] #
[03/18 15:19:38    253] #
[03/18 15:19:38    253] #Start Post Route via swapping..
[03/18 15:19:38    253] #26.36% of area are rerouted by ECO routing.
[03/18 15:19:42    256] #    number of violations = 0
[03/18 15:19:42    256] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 958.04 (MB), peak = 1009.95 (MB)
[03/18 15:19:42    257] #    number of violations = 0
[03/18 15:19:42    257] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 958.04 (MB), peak = 1009.95 (MB)
[03/18 15:19:42    257] #CELL_VIEW sram_w16,init has no DRC violation.
[03/18 15:19:42    257] #Total number of DRC violations = 0
[03/18 15:19:42    257] #Total number of net violated process antenna rule = 0
[03/18 15:19:42    257] #Post Route via swapping is done.
[03/18 15:19:42    257] #Total wire length = 140586 um.
[03/18 15:19:42    257] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:19:42    257] #Total wire length on LAYER M1 = 138 um.
[03/18 15:19:42    257] #Total wire length on LAYER M2 = 46294 um.
[03/18 15:19:42    257] #Total wire length on LAYER M3 = 55614 um.
[03/18 15:19:42    257] #Total wire length on LAYER M4 = 38539 um.
[03/18 15:19:42    257] #Total wire length on LAYER M5 = 0 um.
[03/18 15:19:42    257] #Total wire length on LAYER M6 = 0 um.
[03/18 15:19:42    257] #Total wire length on LAYER M7 = 0 um.
[03/18 15:19:42    257] #Total wire length on LAYER M8 = 0 um.
[03/18 15:19:42    257] #Total number of vias = 35468
[03/18 15:19:42    257] #Total number of multi-cut vias = 22161 ( 62.5%)
[03/18 15:19:42    257] #Total number of single cut vias = 13307 ( 37.5%)
[03/18 15:19:42    257] #Up-Via Summary (total 35468):
[03/18 15:19:42    257] #                   single-cut          multi-cut      Total
[03/18 15:19:42    257] #-----------------------------------------------------------
[03/18 15:19:42    257] #  Metal 1       13226 ( 83.2%)      2667 ( 16.8%)      15893
[03/18 15:19:42    257] #  Metal 2          78 (  0.5%)     16529 ( 99.5%)      16607
[03/18 15:19:42    257] #  Metal 3           3 (  0.1%)      2965 ( 99.9%)       2968
[03/18 15:19:42    257] #-----------------------------------------------------------
[03/18 15:19:42    257] #                13307 ( 37.5%)     22161 ( 62.5%)      35468 
[03/18 15:19:42    257] #
[03/18 15:19:42    257] #detailRoute Statistics:
[03/18 15:19:42    257] #Cpu time = 00:00:13
[03/18 15:19:42    257] #Elapsed time = 00:00:13
[03/18 15:19:42    257] #Increased memory = -4.38 (MB)
[03/18 15:19:42    257] #Total memory = 957.07 (MB)
[03/18 15:19:42    257] #Peak memory = 1009.95 (MB)
[03/18 15:19:42    257] #Updating routing design signature
[03/18 15:19:42    257] #Created 847 library cell signatures
[03/18 15:19:42    257] #Created 3886 NETS and 0 SPECIALNETS signatures
[03/18 15:19:42    257] #Created 13149 instance signatures
[03/18 15:19:42    257] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.07 (MB), peak = 1009.95 (MB)
[03/18 15:19:42    257] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.07 (MB), peak = 1009.95 (MB)
[03/18 15:19:42    257] #
[03/18 15:19:42    257] #globalDetailRoute statistics:
[03/18 15:19:42    257] #Cpu time = 00:00:15
[03/18 15:19:42    257] #Elapsed time = 00:00:15
[03/18 15:19:42    257] #Increased memory = -40.15 (MB)
[03/18 15:19:42    257] #Total memory = 921.12 (MB)
[03/18 15:19:42    257] #Peak memory = 1009.95 (MB)
[03/18 15:19:42    257] #Number of warnings = 63
[03/18 15:19:42    257] #Total number of warnings = 93
[03/18 15:19:42    257] #Number of fails = 0
[03/18 15:19:42    257] #Total number of fails = 0
[03/18 15:19:42    257] #Complete globalDetailRoute on Tue Mar 18 15:19:42 2025
[03/18 15:19:42    257] #
[03/18 15:19:42    257] **optDesign ... cpu = 0:00:48, real = 0:00:49, mem = 1214.9M, totSessionCpu=0:04:17 **
[03/18 15:19:42    257] -routeWithEco false                      # bool, default=false
[03/18 15:19:42    257] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/18 15:19:42    257] -routeWithTimingDriven true              # bool, default=false, user setting
[03/18 15:19:42    257] -routeWithSiDriven true                  # bool, default=false, user setting
[03/18 15:19:42    257] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/18 15:19:42    257] Extraction called for design 'sram_w16' of instances=13148 and nets=3886 using extraction engine 'postRoute' at effort level 'low' .
[03/18 15:19:42    257] PostRoute (effortLevel low) RC Extraction called for design sram_w16.
[03/18 15:19:42    257] RC Extraction called in multi-corner(2) mode.
[03/18 15:19:42    257] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 15:19:42    257] Process corner(s) are loaded.
[03/18 15:19:42    257]  Corner: Cmax
[03/18 15:19:42    257]  Corner: Cmin
[03/18 15:19:42    257] extractDetailRC Option : -outfile /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d -maxResLength 200  -extended
[03/18 15:19:42    257] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 15:19:42    257]       RC Corner Indexes            0       1   
[03/18 15:19:42    257] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 15:19:42    257] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 15:19:42    257] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 15:19:42    257] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 15:19:42    257] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 15:19:42    257] Shrink Factor                : 1.00000
[03/18 15:19:42    257] Initializing multi-corner capacitance tables ... 
[03/18 15:19:42    257] Initializing multi-corner resistance tables ...
[03/18 15:19:42    257] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1214.9M)
[03/18 15:19:42    257] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for storing RC.
[03/18 15:19:42    257] Extracted 10.0028% (CPU Time= 0:00:00.2  MEM= 1233.4M)
[03/18 15:19:42    257] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 1257.4M)
[03/18 15:19:42    257] Extracted 30.0022% (CPU Time= 0:00:00.3  MEM= 1257.4M)
[03/18 15:19:42    257] Extracted 40.0019% (CPU Time= 0:00:00.3  MEM= 1257.4M)
[03/18 15:19:42    257] Extracted 50.0031% (CPU Time= 0:00:00.3  MEM= 1257.4M)
[03/18 15:19:42    257] Extracted 60.0028% (CPU Time= 0:00:00.4  MEM= 1257.4M)
[03/18 15:19:42    257] Extracted 70.0025% (CPU Time= 0:00:00.4  MEM= 1257.4M)
[03/18 15:19:43    257] Extracted 80.0022% (CPU Time= 0:00:00.5  MEM= 1257.4M)
[03/18 15:19:43    258] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 1257.4M)
[03/18 15:19:43    258] Extracted 100% (CPU Time= 0:00:00.9  MEM= 1261.4M)
[03/18 15:19:43    258] Number of Extracted Resistors     : 104372
[03/18 15:19:43    258] Number of Extracted Ground Cap.   : 103731
[03/18 15:19:43    258] Number of Extracted Coupling Cap. : 191448
[03/18 15:19:43    258] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:19:43    258] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 15:19:43    258]  Corner: Cmax
[03/18 15:19:43    258]  Corner: Cmin
[03/18 15:19:43    258] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1241.4M)
[03/18 15:19:43    258] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb_Filter.rcdb.d' for storing RC.
[03/18 15:19:43    258] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 15:19:43    258] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1245.359M)
[03/18 15:19:43    258] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:19:43    258] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1245.359M)
[03/18 15:19:43    258] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1245.359M)
[03/18 15:19:43    258] **optDesign ... cpu = 0:00:49, real = 0:00:50, mem = 1214.9M, totSessionCpu=0:04:18 **
[03/18 15:19:43    258] Starting SI iteration 1 using Infinite Timing Windows
[03/18 15:19:43    258] Begin IPO call back ...
[03/18 15:19:43    258] End IPO call back ...
[03/18 15:19:43    258] #################################################################################
[03/18 15:19:43    258] # Design Stage: PostRoute
[03/18 15:19:43    258] # Design Name: sram_w16
[03/18 15:19:43    258] # Design Mode: 65nm
[03/18 15:19:43    258] # Analysis Mode: MMMC OCV 
[03/18 15:19:43    258] # Parasitics Mode: SPEF/RCDB
[03/18 15:19:43    258] # Signoff Settings: SI On 
[03/18 15:19:43    258] #################################################################################
[03/18 15:19:44    258] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:19:44    258] Setting infinite Tws ...
[03/18 15:19:44    258] First Iteration Infinite Tw... 
[03/18 15:19:44    258] Calculate early delays in OCV mode...
[03/18 15:19:44    258] Calculate late delays in OCV mode...
[03/18 15:19:44    258] Topological Sorting (CPU = 0:00:00.0, MEM = 1212.9M, InitMEM = 1212.9M)
[03/18 15:19:44    258] Initializing multi-corner capacitance tables ... 
[03/18 15:19:44    258] Initializing multi-corner resistance tables ...
[03/18 15:19:44    259] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:19:44    259] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1229.1M)
[03/18 15:19:44    259] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:19:45    260] AAE_INFO-618: Total number of nets in the design is 3886,  97.4 percent of the nets selected for SI analysis
[03/18 15:19:45    260] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 15:19:45    260] End delay calculation. (MEM=1295.83 CPU=0:00:01.1 REAL=0:00:01.0)
[03/18 15:19:45    260] Save waveform /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/.AAE_6yyV54/.AAE_27089/waveform.data...
[03/18 15:19:45    260] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1295.8M) ***
[03/18 15:19:45    260] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1295.8M)
[03/18 15:19:45    260] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 15:19:45    260] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1295.8M)
[03/18 15:19:45    260] Starting SI iteration 2
[03/18 15:19:45    260] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:19:45    260] Calculate early delays in OCV mode...
[03/18 15:19:45    260] Calculate late delays in OCV mode...
[03/18 15:19:45    260] AAE_INFO-618: Total number of nets in the design is 3886,  2.8 percent of the nets selected for SI analysis
[03/18 15:19:45    260] End delay calculation. (MEM=1271.88 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 15:19:45    260] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1271.9M) ***
[03/18 15:19:45    260] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:04:21 mem=1271.9M)
[03/18 15:19:45    260] **optDesign ... cpu = 0:00:51, real = 0:00:52, mem = 1207.1M, totSessionCpu=0:04:21 **
[03/18 15:19:45    260] *** Check timing (0:00:00.0)
[03/18 15:19:45    260] Begin: GigaOpt Optimization in post-eco TNS mode
[03/18 15:19:45    260] PhyDesignGrid: maxLocalDensity 1.00
[03/18 15:19:45    260] #spOpts: N=65 mergeVia=F 
[03/18 15:19:48    262] *info: 2 special nets excluded.
[03/18 15:19:48    262] *info: 2 no-driver nets excluded.
[03/18 15:19:48    263] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.40
[03/18 15:19:48    263] Optimizer TNS Opt
[03/18 15:19:49    263] Checking setup slack degradation ...
[03/18 15:19:49    263] 
[03/18 15:19:49    263] Recovery Manager:
[03/18 15:19:49    263]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.150) - Skip
[03/18 15:19:49    263]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.075) - Skip
[03/18 15:19:49    263]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 15:19:49    263]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 15:19:49    263] 
[03/18 15:19:49    263] 
[03/18 15:19:49    263] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1407.1M) ***
[03/18 15:19:49    263] 
[03/18 15:19:49    263] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1407.1M) ***
[03/18 15:19:49    263] End: GigaOpt Optimization in post-eco TNS mode
[03/18 15:19:49    263] Running setup recovery post routing.
[03/18 15:19:49    263] **optDesign ... cpu = 0:00:55, real = 0:00:56, mem = 1270.5M, totSessionCpu=0:04:24 **
[03/18 15:19:49    264]   Timing Snapshot: (TGT)
[03/18 15:19:49    264]      Weighted WNS: -922337203685477.625
[03/18 15:19:49    264]       All  PG WNS: 0.000
[03/18 15:19:49    264]       High PG WNS: 0.000
[03/18 15:19:49    264]       All  PG TNS: 0.000
[03/18 15:19:49    264]       High PG TNS: 0.000
[03/18 15:19:49    264]          Tran DRV: 0
[03/18 15:19:49    264]           Cap DRV: 0
[03/18 15:19:49    264]        Fanout DRV: 0
[03/18 15:19:49    264]            Glitch: 0
[03/18 15:19:49    264]    Category Slack: { }
[03/18 15:19:49    264] 
[03/18 15:19:49    264] Checking setup slack degradation ...
[03/18 15:19:49    264] 
[03/18 15:19:49    264] Recovery Manager:
[03/18 15:19:49    264]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.150) - Skip
[03/18 15:19:49    264]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.075) - Skip
[03/18 15:19:49    264]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 15:19:49    264]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 15:19:49    264] 
[03/18 15:19:49    264] Checking DRV degradation...
[03/18 15:19:49    264] 
[03/18 15:19:49    264] Recovery Manager:
[03/18 15:19:49    264]     Tran DRV degradation : 0 (0 -> 0)
[03/18 15:19:49    264]      Cap DRV degradation : 0 (0 -> 0)
[03/18 15:19:49    264]   Fanout DRV degradation : 0 (0 -> 0)
[03/18 15:19:49    264]       Glitch degradation : 0 (0 -> 0)
[03/18 15:19:49    264]   DRV Recovery (Margin: 100) - Skip
[03/18 15:19:49    264] 
[03/18 15:19:49    264] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/18 15:19:49    264] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1271.48M, totSessionCpu=0:04:24 .
[03/18 15:19:49    264] **optDesign ... cpu = 0:00:55, real = 0:00:56, mem = 1271.5M, totSessionCpu=0:04:24 **
[03/18 15:19:49    264] 
[03/18 15:19:49    264] Latch borrow mode reset to max_borrow
[03/18 15:19:49    264] <optDesign CMD> Restore Using all VT Cells
[03/18 15:19:49    264] Reported timing to dir ./timingReports
[03/18 15:19:49    264] **optDesign ... cpu = 0:00:55, real = 0:00:56, mem = 1271.5M, totSessionCpu=0:04:24 **
[03/18 15:19:49    264] Begin: glitch net info
[03/18 15:19:49    264] glitch slack range: number of glitch nets
[03/18 15:19:49    264] glitch slack < -0.32 : 0
[03/18 15:19:49    264] -0.32 < glitch slack < -0.28 : 0
[03/18 15:19:49    264] -0.28 < glitch slack < -0.24 : 0
[03/18 15:19:49    264] -0.24 < glitch slack < -0.2 : 0
[03/18 15:19:49    264] -0.2 < glitch slack < -0.16 : 0
[03/18 15:19:49    264] -0.16 < glitch slack < -0.12 : 0
[03/18 15:19:49    264] -0.12 < glitch slack < -0.08 : 0
[03/18 15:19:49    264] -0.08 < glitch slack < -0.04 : 0
[03/18 15:19:49    264] -0.04 < glitch slack : 0
[03/18 15:19:49    264] End: glitch net info
[03/18 15:19:49    264] ** Profile ** Start :  cpu=0:00:00.0, mem=1328.7M
[03/18 15:19:49    264] ** Profile ** Other data :  cpu=0:00:00.0, mem=1328.7M
[03/18 15:19:49    264] **INFO: Starting Blocking QThread with 1 CPU
[03/18 15:19:49    264]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 15:19:49    264] Starting SI iteration 1 using Infinite Timing Windows
[03/18 15:19:49    264] Begin IPO call back ...
[03/18 15:19:49    264] End IPO call back ...
[03/18 15:19:49    264] #################################################################################
[03/18 15:19:49    264] # Design Stage: PostRoute
[03/18 15:19:49    264] # Design Name: sram_w16
[03/18 15:19:49    264] # Design Mode: 65nm
[03/18 15:19:49    264] # Analysis Mode: MMMC OCV 
[03/18 15:19:49    264] # Parasitics Mode: SPEF/RCDB
[03/18 15:19:49    264] # Signoff Settings: SI On 
[03/18 15:19:49    264] #################################################################################
[03/18 15:19:49    264] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:19:49    264] Setting infinite Tws ...
[03/18 15:19:49    264] First Iteration Infinite Tw... 
[03/18 15:19:49    264] Calculate late delays in OCV mode...
[03/18 15:19:49    264] Calculate early delays in OCV mode...
[03/18 15:19:49    264] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/18 15:19:49    264] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 15:19:49    264] AAE_INFO-618: Total number of nets in the design is 3886,  97.4 percent of the nets selected for SI analysis
[03/18 15:19:49    264] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 15:19:49    264] End delay calculation. (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
[03/18 15:19:49    264] Save waveform /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/.AAE_6yyV54/.AAE_27089/waveform.data...
[03/18 15:19:49    264] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 0.0M) ***
[03/18 15:19:49    264] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 15:19:49    264] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 15:19:49    264] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 15:19:49    264] Starting SI iteration 2
[03/18 15:19:49    264] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:19:49    264] Calculate late delays in OCV mode...
[03/18 15:19:49    264] Calculate early delays in OCV mode...
[03/18 15:19:49    264] AAE_INFO-618: Total number of nets in the design is 3886,  2.0 percent of the nets selected for SI analysis
[03/18 15:19:49    264] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 15:19:49    264] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[03/18 15:19:49    264] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:00:03.9 mem=0.0M)
[03/18 15:19:49    264] ** Profile ** Overall slacks :  cpu=0:0-4:00.-3, mem=0.0M
[03/18 15:19:49    264] ** Profile ** Total reports :  cpu=0:00:00.0, mem=0.0M
[03/18 15:19:51    265]  
_______________________________________________________________________
[03/18 15:19:51    265] ** Profile ** Overall slacks :  cpu=0:00:01.0, mem=1328.7M
[03/18 15:19:51    265] ** Profile ** Total reports :  cpu=0:00:00.1, mem=1273.5M
[03/18 15:19:51    265] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1273.5M
[03/18 15:19:51    265] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.184%
       (99.399% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1273.5M
[03/18 15:19:51    265] *** Final Summary (holdfix) CPU=0:00:01.3, REAL=0:00:02.0, MEM=1273.5M
[03/18 15:19:51    265] **optDesign ... cpu = 0:00:56, real = 0:00:58, mem = 1271.5M, totSessionCpu=0:04:25 **
[03/18 15:19:51    265]  ReSet Options after AAE Based Opt flow 
[03/18 15:19:51    265] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/18 15:19:51    265] Type 'man IMPOPT-3195' for more detail.
[03/18 15:19:51    265] *** Finished optDesign ***
[03/18 15:19:51    265] 
[03/18 15:19:51    265] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:57.9 real=  0:01:00)
[03/18 15:19:51    265] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/18 15:19:51    265] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:02.4 real=0:00:02.6)
[03/18 15:19:51    265] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 15:19:51    265] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:04.1 real=0:00:04.3)
[03/18 15:19:51    265] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:03.2 real=0:00:03.2)
[03/18 15:19:51    265] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:07.9 real=0:00:07.9)
[03/18 15:19:51    265] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:00.2 real=0:00:00.2)
[03/18 15:19:51    265] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:02.4 real=0:00:03.6)
[03/18 15:19:51    265] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[03/18 15:19:51    265] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:14.7 real=0:00:14.6)
[03/18 15:19:51    265] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[03/18 15:19:51    265] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[03/18 15:19:51    265] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[03/18 15:19:51    265] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 15:19:51    265] Info: pop threads available for lower-level modules during optimization.
[03/18 15:19:51    265] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/18 15:19:51    265] <CMD> optDesign -postRoute -drv
[03/18 15:19:51    265] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/18 15:19:51    265] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/18 15:19:51    265] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/18 15:19:51    265] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/18 15:19:51    265] -setupDynamicPowerViewAsDefaultView false
[03/18 15:19:51    265]                                            # bool, default=false, private
[03/18 15:19:51    265] #spOpts: N=65 mergeVia=F 
[03/18 15:19:51    265] Core basic site is core
[03/18 15:19:51    265] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 15:19:51    265] #spOpts: N=65 mergeVia=F 
[03/18 15:19:51    265] GigaOpt running with 1 threads.
[03/18 15:19:51    265] Info: 1 threads available for lower-level modules during optimization.
[03/18 15:19:51    265] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/18 15:19:51    265] 	Cell FILL1_LL, site bcore.
[03/18 15:19:51    265] 	Cell FILL_NW_HH, site bcore.
[03/18 15:19:51    265] 	Cell FILL_NW_LL, site bcore.
[03/18 15:19:51    265] 	Cell GFILL, site gacore.
[03/18 15:19:51    265] 	Cell GFILL10, site gacore.
[03/18 15:19:51    265] 	Cell GFILL2, site gacore.
[03/18 15:19:51    265] 	Cell GFILL3, site gacore.
[03/18 15:19:51    265] 	Cell GFILL4, site gacore.
[03/18 15:19:51    265] 	Cell LVLLHCD1, site bcore.
[03/18 15:19:51    265] 	Cell LVLLHCD2, site bcore.
[03/18 15:19:51    265] 	Cell LVLLHCD4, site bcore.
[03/18 15:19:51    265] 	Cell LVLLHCD8, site bcore.
[03/18 15:19:51    265] 	Cell LVLLHD1, site bcore.
[03/18 15:19:51    265] 	Cell LVLLHD2, site bcore.
[03/18 15:19:51    265] 	Cell LVLLHD4, site bcore.
[03/18 15:19:51    265] 	Cell LVLLHD8, site bcore.
[03/18 15:19:51    265] .
[03/18 15:19:53    266] Effort level <high> specified for reg2reg path_group
[03/18 15:19:53    266] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1246.5M, totSessionCpu=0:04:27 **
[03/18 15:19:53    266] #Created 847 library cell signatures
[03/18 15:19:53    266] #Created 3886 NETS and 0 SPECIALNETS signatures
[03/18 15:19:53    266] #Created 13149 instance signatures
[03/18 15:19:53    266] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.74 (MB), peak = 1009.95 (MB)
[03/18 15:19:53    266] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.74 (MB), peak = 1009.95 (MB)
[03/18 15:19:53    266] #spOpts: N=65 
[03/18 15:19:53    266] Begin checking placement ... (start mem=1246.5M, init mem=1246.5M)
[03/18 15:19:53    267] *info: Placed = 13148         
[03/18 15:19:53    267] *info: Unplaced = 0           
[03/18 15:19:53    267] Placement Density:99.40%(47978/48268)
[03/18 15:19:53    267] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1246.5M)
[03/18 15:19:53    267] *** Change effort level medium to high ***
[03/18 15:19:53    267]  Initial DC engine is -> aae
[03/18 15:19:53    267]  
[03/18 15:19:53    267]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/18 15:19:53    267]  
[03/18 15:19:53    267]  
[03/18 15:19:53    267]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/18 15:19:53    267]  
[03/18 15:19:53    267] Reset EOS DB
[03/18 15:19:53    267] Ignoring AAE DB Resetting ...
[03/18 15:19:53    267]  Set Options for AAE Based Opt flow 
[03/18 15:19:53    267] *** optDesign -postRoute ***
[03/18 15:19:53    267] DRC Margin: user margin 0.0; extra margin 0
[03/18 15:19:53    267] Setup Target Slack: user slack 0
[03/18 15:19:53    267] Hold Target Slack: user slack 0
[03/18 15:19:53    267] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/18 15:19:53    267] Include MVT Delays for Hold Opt
[03/18 15:19:53    267] ** INFO : this run is activating 'postRoute' automaton
[03/18 15:19:53    267] 
[03/18 15:19:53    267] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/18 15:19:53    267] 
[03/18 15:19:53    267] Type 'man IMPOPT-3663' for more detail.
[03/18 15:19:53    267] 
[03/18 15:19:53    267] Power view               = WC_VIEW
[03/18 15:19:53    267] Number of VT partitions  = 2
[03/18 15:19:53    267] Standard cells in design = 811
[03/18 15:19:53    267] Instances in design      = 3749
[03/18 15:19:53    267] 
[03/18 15:19:53    267] Instance distribution across the VT partitions:
[03/18 15:19:53    267] 
[03/18 15:19:53    267]  LVT : inst = 111 (3.0%), cells = 335 (41%)
[03/18 15:19:53    267]    Lib tcbn65gpluswc        : inst = 111 (3.0%)
[03/18 15:19:53    267] 
[03/18 15:19:53    267]  HVT : inst = 3638 (97.0%), cells = 457 (56%)
[03/18 15:19:53    267]    Lib tcbn65gpluswc        : inst = 3638 (97.0%)
[03/18 15:19:53    267] 
[03/18 15:19:53    267] Reporting took 0 sec
[03/18 15:19:53    267] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 15:19:53    267] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/18 15:19:53    267] Extraction called for design 'sram_w16' of instances=13148 and nets=3886 using extraction engine 'postRoute' at effort level 'low' .
[03/18 15:19:53    267] PostRoute (effortLevel low) RC Extraction called for design sram_w16.
[03/18 15:19:53    267] RC Extraction called in multi-corner(2) mode.
[03/18 15:19:53    267] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 15:19:53    267] Process corner(s) are loaded.
[03/18 15:19:53    267]  Corner: Cmax
[03/18 15:19:53    267]  Corner: Cmin
[03/18 15:19:53    267] extractDetailRC Option : -outfile /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d -maxResLength 200  -extended
[03/18 15:19:53    267] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 15:19:53    267]       RC Corner Indexes            0       1   
[03/18 15:19:53    267] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 15:19:53    267] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 15:19:53    267] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 15:19:53    267] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 15:19:53    267] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 15:19:53    267] Shrink Factor                : 1.00000
[03/18 15:19:53    267] Initializing multi-corner capacitance tables ... 
[03/18 15:19:53    267] Initializing multi-corner resistance tables ...
[03/18 15:19:53    267] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1236.4M)
[03/18 15:19:53    267] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for storing RC.
[03/18 15:19:54    267] Extracted 10.0028% (CPU Time= 0:00:00.2  MEM= 1254.9M)
[03/18 15:19:54    267] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 1278.9M)
[03/18 15:19:54    267] Extracted 30.0022% (CPU Time= 0:00:00.2  MEM= 1278.9M)
[03/18 15:19:54    267] Extracted 40.0019% (CPU Time= 0:00:00.3  MEM= 1278.9M)
[03/18 15:19:54    267] Extracted 50.0031% (CPU Time= 0:00:00.3  MEM= 1278.9M)
[03/18 15:19:54    267] Extracted 60.0028% (CPU Time= 0:00:00.4  MEM= 1278.9M)
[03/18 15:19:54    267] Extracted 70.0025% (CPU Time= 0:00:00.4  MEM= 1278.9M)
[03/18 15:19:54    268] Extracted 80.0022% (CPU Time= 0:00:00.5  MEM= 1278.9M)
[03/18 15:19:54    268] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 1278.9M)
[03/18 15:19:54    268] Extracted 100% (CPU Time= 0:00:00.8  MEM= 1282.9M)
[03/18 15:19:54    268] Number of Extracted Resistors     : 104372
[03/18 15:19:54    268] Number of Extracted Ground Cap.   : 103731
[03/18 15:19:54    268] Number of Extracted Coupling Cap. : 191448
[03/18 15:19:54    268] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:19:54    268] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 15:19:54    268]  Corner: Cmax
[03/18 15:19:54    268]  Corner: Cmin
[03/18 15:19:54    268] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1262.9M)
[03/18 15:19:54    268] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb_Filter.rcdb.d' for storing RC.
[03/18 15:19:54    268] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 15:19:54    268] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1266.852M)
[03/18 15:19:54    268] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:19:54    268] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1266.852M)
[03/18 15:19:54    268] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1266.852M)
[03/18 15:19:55    268] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:19:55    268] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1244.6M)
[03/18 15:19:55    268] Initializing multi-corner capacitance tables ... 
[03/18 15:19:55    268] Initializing multi-corner resistance tables ...
[03/18 15:19:55    268] Starting SI iteration 1 using Infinite Timing Windows
[03/18 15:19:55    268] Begin IPO call back ...
[03/18 15:19:55    268] End IPO call back ...
[03/18 15:19:55    269] #################################################################################
[03/18 15:19:55    269] # Design Stage: PostRoute
[03/18 15:19:55    269] # Design Name: sram_w16
[03/18 15:19:55    269] # Design Mode: 65nm
[03/18 15:19:55    269] # Analysis Mode: MMMC OCV 
[03/18 15:19:55    269] # Parasitics Mode: SPEF/RCDB
[03/18 15:19:55    269] # Signoff Settings: SI On 
[03/18 15:19:55    269] #################################################################################
[03/18 15:19:55    269] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:19:55    269] Setting infinite Tws ...
[03/18 15:19:55    269] First Iteration Infinite Tw... 
[03/18 15:19:55    269] Calculate early delays in OCV mode...
[03/18 15:19:55    269] Calculate late delays in OCV mode...
[03/18 15:19:55    269] Topological Sorting (CPU = 0:00:00.0, MEM = 1242.6M, InitMEM = 1242.6M)
[03/18 15:19:56    270] AAE_INFO-618: Total number of nets in the design is 3886,  97.4 percent of the nets selected for SI analysis
[03/18 15:19:56    270] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 15:19:56    270] End delay calculation. (MEM=1325.57 CPU=0:00:01.1 REAL=0:00:01.0)
[03/18 15:19:56    270] Save waveform /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/.AAE_6yyV54/.AAE_27089/waveform.data...
[03/18 15:19:56    270] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1325.6M) ***
[03/18 15:19:56    270] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1325.6M)
[03/18 15:19:56    270] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 15:19:56    270] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1325.6M)
[03/18 15:19:56    270] Starting SI iteration 2
[03/18 15:19:56    270] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:19:56    270] Calculate early delays in OCV mode...
[03/18 15:19:56    270] Calculate late delays in OCV mode...
[03/18 15:19:57    270] AAE_INFO-618: Total number of nets in the design is 3886,  2.8 percent of the nets selected for SI analysis
[03/18 15:19:57    270] End delay calculation. (MEM=1297.31 CPU=0:00:00.1 REAL=0:00:01.0)
[03/18 15:19:57    270] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1297.3M) ***
[03/18 15:19:57    270] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:04:31 mem=1297.3M)
[03/18 15:19:57    270] ** Profile ** Start :  cpu=0:00:00.0, mem=1297.3M
[03/18 15:19:57    270] ** Profile ** Other data :  cpu=0:00:00.0, mem=1297.3M
[03/18 15:19:57    270] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1297.3M
[03/18 15:19:57    270] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1297.3M
[03/18 15:19:57    270] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.184%
       (99.399% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1297.3M
[03/18 15:19:57    270] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1204.0M, totSessionCpu=0:04:31 **
[03/18 15:19:57    270] Setting latch borrow mode to budget during optimization.
[03/18 15:19:57    271] Glitch fixing enabled
[03/18 15:19:57    271] <optDesign CMD> fixdrv  all VT Cells
[03/18 15:19:57    271] Leakage Power Opt: re-selecting buf/inv list 
[03/18 15:19:57    271] Summary for sequential cells idenfication: 
[03/18 15:19:57    271] Identified SBFF number: 199
[03/18 15:19:57    271] Identified MBFF number: 0
[03/18 15:19:57    271] Not identified SBFF number: 0
[03/18 15:19:57    271] Not identified MBFF number: 0
[03/18 15:19:57    271] Number of sequential cells which are not FFs: 104
[03/18 15:19:57    271] 
[03/18 15:19:57    271] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:19:57    271] optDesignOneStep: Leakage Power Flow
[03/18 15:19:57    271] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:19:57    271] **INFO: Start fixing DRV (Mem = 1270.73M) ...
[03/18 15:19:57    271] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/18 15:19:57    271] **INFO: Start fixing DRV iteration 1 ...
[03/18 15:19:57    271] Begin: GigaOpt DRV Optimization
[03/18 15:19:57    271] Glitch fixing enabled
[03/18 15:19:57    271] Summary for sequential cells idenfication: 
[03/18 15:19:57    271] Identified SBFF number: 199
[03/18 15:19:57    271] Identified MBFF number: 0
[03/18 15:19:57    271] Not identified SBFF number: 0
[03/18 15:19:57    271] Not identified MBFF number: 0
[03/18 15:19:57    271] Number of sequential cells which are not FFs: 104
[03/18 15:19:57    271] 
[03/18 15:19:57    271] DRV pessimism of 5.00% is used.
[03/18 15:19:57    271] PhyDesignGrid: maxLocalDensity 0.96
[03/18 15:19:57    271] #spOpts: N=65 mergeVia=F 
[03/18 15:20:00    274] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 15:20:00    274] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/18 15:20:00    274] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 15:20:00    274] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/18 15:20:00    274] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 15:20:00    274] DEBUG: @coeDRVCandCache::init.
[03/18 15:20:00    274] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 15:20:00    274] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  99.40  |            |           |
[03/18 15:20:00    274] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 15:20:00    274] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  99.40  |   0:00:00.0|    1475.3M|
[03/18 15:20:00    274] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 15:20:00    274] 
[03/18 15:20:00    274] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1475.3M) ***
[03/18 15:20:00    274] 
[03/18 15:20:00    274] Begin: glitch net info
[03/18 15:20:00    274] glitch slack range: number of glitch nets
[03/18 15:20:00    274] glitch slack < -0.32 : 0
[03/18 15:20:00    274] -0.32 < glitch slack < -0.28 : 0
[03/18 15:20:00    274] -0.28 < glitch slack < -0.24 : 0
[03/18 15:20:00    274] -0.24 < glitch slack < -0.2 : 0
[03/18 15:20:00    274] -0.2 < glitch slack < -0.16 : 0
[03/18 15:20:00    274] -0.16 < glitch slack < -0.12 : 0
[03/18 15:20:00    274] -0.12 < glitch slack < -0.08 : 0
[03/18 15:20:00    274] -0.08 < glitch slack < -0.04 : 0
[03/18 15:20:00    274] -0.04 < glitch slack : 0
[03/18 15:20:00    274] End: glitch net info
[03/18 15:20:00    274] DEBUG: @coeDRVCandCache::cleanup.
[03/18 15:20:00    274] drv optimizer changes nothing and skips refinePlace
[03/18 15:20:00    274] End: GigaOpt DRV Optimization
[03/18 15:20:00    274] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1345.6M, totSessionCpu=0:04:34 **
[03/18 15:20:00    274] *info:
[03/18 15:20:00    274] **INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1345.58M).
[03/18 15:20:00    274] Leakage Power Opt: resetting the buf/inv selection
[03/18 15:20:00    274] ** Profile ** Start :  cpu=0:00:00.0, mem=1345.6M
[03/18 15:20:00    274] ** Profile ** Other data :  cpu=0:00:00.0, mem=1345.6M
[03/18 15:20:00    274] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1347.6M
[03/18 15:20:00    274] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1347.6M
[03/18 15:20:00    274] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.05min mem=1345.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.184%
       (99.399% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1347.6M
[03/18 15:20:00    274] **optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1345.6M, totSessionCpu=0:04:34 **
[03/18 15:20:00    274]   Timing Snapshot: (REF)
[03/18 15:20:00    274]      Weighted WNS: 0.000
[03/18 15:20:00    274]       All  PG WNS: 0.000
[03/18 15:20:00    274]       High PG WNS: 0.000
[03/18 15:20:00    274]       All  PG TNS: 0.000
[03/18 15:20:00    274]       High PG TNS: 0.000
[03/18 15:20:00    274]          Tran DRV: 0
[03/18 15:20:00    274]           Cap DRV: 0
[03/18 15:20:00    274]        Fanout DRV: 0
[03/18 15:20:00    274]            Glitch: 0
[03/18 15:20:00    274]   Timing Snapshot: (REF)
[03/18 15:20:00    274]      Weighted WNS: -922337203685477.625
[03/18 15:20:00    274]       All  PG WNS: 0.000
[03/18 15:20:00    274]       High PG WNS: 0.000
[03/18 15:20:00    274]       All  PG TNS: 0.000
[03/18 15:20:00    274]       High PG TNS: 0.000
[03/18 15:20:00    274]          Tran DRV: 0
[03/18 15:20:00    274]           Cap DRV: 0
[03/18 15:20:00    274]        Fanout DRV: 0
[03/18 15:20:00    274]            Glitch: 0
[03/18 15:20:00    274]    Category Slack: { }
[03/18 15:20:00    274] 
[03/18 15:20:00    274] ** Profile ** Start :  cpu=0:00:00.0, mem=1336.0M
[03/18 15:20:01    274] ** Profile ** Other data :  cpu=0:00:00.0, mem=1336.0M
[03/18 15:20:01    274] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1336.0M
[03/18 15:20:01    274] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1336.0M
[03/18 15:20:01    274] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.184%
       (99.399% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1336.0M
[03/18 15:20:01    274] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1278.8M, totSessionCpu=0:04:35 **
[03/18 15:20:01    274] -routeWithEco false                      # bool, default=false
[03/18 15:20:01    274] -routeWithEco true                       # bool, default=false, user setting
[03/18 15:20:01    274] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/18 15:20:01    274] -routeWithTimingDriven true              # bool, default=false, user setting
[03/18 15:20:01    274] -routeWithTimingDriven false             # bool, default=false, user setting
[03/18 15:20:01    274] -routeWithSiDriven true                  # bool, default=false, user setting
[03/18 15:20:01    274] -routeWithSiDriven false                 # bool, default=false, user setting
[03/18 15:20:01    274] 
[03/18 15:20:01    274] globalDetailRoute
[03/18 15:20:01    274] 
[03/18 15:20:01    274] #setNanoRouteMode -drouteAutoStop true
[03/18 15:20:01    274] #setNanoRouteMode -drouteFixAntenna true
[03/18 15:20:01    274] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/18 15:20:01    274] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 15:20:01    274] #setNanoRouteMode -routeTopRoutingLayer 4
[03/18 15:20:01    274] #setNanoRouteMode -routeWithEco true
[03/18 15:20:01    274] #setNanoRouteMode -routeWithSiDriven false
[03/18 15:20:01    274] #setNanoRouteMode -routeWithTimingDriven false
[03/18 15:20:01    274] #Start globalDetailRoute on Tue Mar 18 15:20:01 2025
[03/18 15:20:01    274] #
[03/18 15:20:01    274] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 15:20:01    274] ### Net info: total nets: 3886
[03/18 15:20:01    274] ### Net info: dirty nets: 0
[03/18 15:20:01    274] ### Net info: marked as disconnected nets: 0
[03/18 15:20:01    275] ### Net info: fully routed nets: 3884
[03/18 15:20:01    275] ### Net info: trivial (single pin) nets: 0
[03/18 15:20:01    275] ### Net info: unrouted nets: 2
[03/18 15:20:01    275] ### Net info: re-extraction nets: 0
[03/18 15:20:01    275] ### Net info: ignored nets: 0
[03/18 15:20:01    275] ### Net info: skip routing nets: 0
[03/18 15:20:01    275] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/18 15:20:01    275] #Loading the last recorded routing design signature
[03/18 15:20:01    275] #No placement changes detected since last routing
[03/18 15:20:01    275] #Start routing data preparation.
[03/18 15:20:01    275] #Minimum voltage of a net in the design = 0.000.
[03/18 15:20:01    275] #Maximum voltage of a net in the design = 1.100.
[03/18 15:20:01    275] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 15:20:01    275] #Voltage range [0.900 - 1.100] has 1 net.
[03/18 15:20:01    275] #Voltage range [0.000 - 1.100] has 3884 nets.
[03/18 15:20:01    275] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/18 15:20:01    275] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:20:01    275] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:20:01    275] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:20:01    275] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:20:01    275] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:20:01    275] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/18 15:20:01    275] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/18 15:20:01    275] #Regenerating Ggrids automatically.
[03/18 15:20:01    275] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/18 15:20:01    275] #Using automatically generated G-grids.
[03/18 15:20:01    275] #Done routing data preparation.
[03/18 15:20:01    275] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.36 (MB), peak = 1009.95 (MB)
[03/18 15:20:01    275] #Merging special wires...
[03/18 15:20:01    275] #Found 0 nets for post-route si or timing fixing.
[03/18 15:20:01    275] #WARNING (NRGR-22) Design is already detail routed.
[03/18 15:20:01    275] #Cpu time = 00:00:00
[03/18 15:20:01    275] #Elapsed time = 00:00:00
[03/18 15:20:01    275] #Increased memory = 0.28 (MB)
[03/18 15:20:01    275] #Total memory = 980.50 (MB)
[03/18 15:20:01    275] #Peak memory = 1009.95 (MB)
[03/18 15:20:02    275] #
[03/18 15:20:02    275] #Start Detail Routing..
[03/18 15:20:02    275] #start initial detail routing ...
[03/18 15:20:02    275] #    number of violations = 0
[03/18 15:20:02    275] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.49 (MB), peak = 1009.95 (MB)
[03/18 15:20:02    275] #start 1st optimization iteration ...
[03/18 15:20:02    275] #    number of violations = 0
[03/18 15:20:02    275] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.51 (MB), peak = 1009.95 (MB)
[03/18 15:20:02    275] #Complete Detail Routing.
[03/18 15:20:02    275] #Total wire length = 140586 um.
[03/18 15:20:02    275] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:20:02    275] #Total wire length on LAYER M1 = 138 um.
[03/18 15:20:02    275] #Total wire length on LAYER M2 = 46294 um.
[03/18 15:20:02    275] #Total wire length on LAYER M3 = 55614 um.
[03/18 15:20:02    275] #Total wire length on LAYER M4 = 38539 um.
[03/18 15:20:02    275] #Total wire length on LAYER M5 = 0 um.
[03/18 15:20:02    275] #Total wire length on LAYER M6 = 0 um.
[03/18 15:20:02    275] #Total wire length on LAYER M7 = 0 um.
[03/18 15:20:02    275] #Total wire length on LAYER M8 = 0 um.
[03/18 15:20:02    275] #Total number of vias = 35468
[03/18 15:20:02    275] #Total number of multi-cut vias = 22161 ( 62.5%)
[03/18 15:20:02    275] #Total number of single cut vias = 13307 ( 37.5%)
[03/18 15:20:02    275] #Up-Via Summary (total 35468):
[03/18 15:20:02    275] #                   single-cut          multi-cut      Total
[03/18 15:20:02    275] #-----------------------------------------------------------
[03/18 15:20:02    275] #  Metal 1       13226 ( 83.2%)      2667 ( 16.8%)      15893
[03/18 15:20:02    275] #  Metal 2          78 (  0.5%)     16529 ( 99.5%)      16607
[03/18 15:20:02    275] #  Metal 3           3 (  0.1%)      2965 ( 99.9%)       2968
[03/18 15:20:02    275] #-----------------------------------------------------------
[03/18 15:20:02    275] #                13307 ( 37.5%)     22161 ( 62.5%)      35468 
[03/18 15:20:02    275] #
[03/18 15:20:02    275] #Total number of DRC violations = 0
[03/18 15:20:02    275] #Cpu time = 00:00:00
[03/18 15:20:02    275] #Elapsed time = 00:00:00
[03/18 15:20:02    275] #Increased memory = 0.09 (MB)
[03/18 15:20:02    275] #Total memory = 980.59 (MB)
[03/18 15:20:02    275] #Peak memory = 1009.95 (MB)
[03/18 15:20:02    275] #
[03/18 15:20:02    275] #start routing for process antenna violation fix ...
[03/18 15:20:02    276] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.55 (MB), peak = 1009.95 (MB)
[03/18 15:20:02    276] #
[03/18 15:20:02    276] #Total wire length = 140586 um.
[03/18 15:20:02    276] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:20:02    276] #Total wire length on LAYER M1 = 138 um.
[03/18 15:20:02    276] #Total wire length on LAYER M2 = 46294 um.
[03/18 15:20:02    276] #Total wire length on LAYER M3 = 55614 um.
[03/18 15:20:02    276] #Total wire length on LAYER M4 = 38539 um.
[03/18 15:20:02    276] #Total wire length on LAYER M5 = 0 um.
[03/18 15:20:02    276] #Total wire length on LAYER M6 = 0 um.
[03/18 15:20:02    276] #Total wire length on LAYER M7 = 0 um.
[03/18 15:20:02    276] #Total wire length on LAYER M8 = 0 um.
[03/18 15:20:02    276] #Total number of vias = 35468
[03/18 15:20:02    276] #Total number of multi-cut vias = 22161 ( 62.5%)
[03/18 15:20:02    276] #Total number of single cut vias = 13307 ( 37.5%)
[03/18 15:20:02    276] #Up-Via Summary (total 35468):
[03/18 15:20:02    276] #                   single-cut          multi-cut      Total
[03/18 15:20:02    276] #-----------------------------------------------------------
[03/18 15:20:02    276] #  Metal 1       13226 ( 83.2%)      2667 ( 16.8%)      15893
[03/18 15:20:02    276] #  Metal 2          78 (  0.5%)     16529 ( 99.5%)      16607
[03/18 15:20:02    276] #  Metal 3           3 (  0.1%)      2965 ( 99.9%)       2968
[03/18 15:20:02    276] #-----------------------------------------------------------
[03/18 15:20:02    276] #                13307 ( 37.5%)     22161 ( 62.5%)      35468 
[03/18 15:20:02    276] #
[03/18 15:20:02    276] #Total number of DRC violations = 0
[03/18 15:20:02    276] #Total number of net violated process antenna rule = 0
[03/18 15:20:02    276] #
[03/18 15:20:03    276] #
[03/18 15:20:03    276] #Start Post Route via swapping..
[03/18 15:20:03    276] #0.00% of area are rerouted by ECO routing.
[03/18 15:20:03    276] #    number of violations = 0
[03/18 15:20:03    276] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.56 (MB), peak = 1009.95 (MB)
[03/18 15:20:03    276] #    number of violations = 0
[03/18 15:20:03    276] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.56 (MB), peak = 1009.95 (MB)
[03/18 15:20:03    276] #CELL_VIEW sram_w16,init has no DRC violation.
[03/18 15:20:03    276] #Total number of DRC violations = 0
[03/18 15:20:03    276] #Total number of net violated process antenna rule = 0
[03/18 15:20:03    276] #No via is swapped.
[03/18 15:20:03    276] #Post Route via swapping is done.
[03/18 15:20:03    276] #Total wire length = 140586 um.
[03/18 15:20:03    276] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:20:03    276] #Total wire length on LAYER M1 = 138 um.
[03/18 15:20:03    276] #Total wire length on LAYER M2 = 46294 um.
[03/18 15:20:03    276] #Total wire length on LAYER M3 = 55614 um.
[03/18 15:20:03    276] #Total wire length on LAYER M4 = 38539 um.
[03/18 15:20:03    276] #Total wire length on LAYER M5 = 0 um.
[03/18 15:20:03    276] #Total wire length on LAYER M6 = 0 um.
[03/18 15:20:03    276] #Total wire length on LAYER M7 = 0 um.
[03/18 15:20:03    276] #Total wire length on LAYER M8 = 0 um.
[03/18 15:20:03    276] #Total number of vias = 35468
[03/18 15:20:03    276] #Total number of multi-cut vias = 22161 ( 62.5%)
[03/18 15:20:03    276] #Total number of single cut vias = 13307 ( 37.5%)
[03/18 15:20:03    276] #Up-Via Summary (total 35468):
[03/18 15:20:03    276] #                   single-cut          multi-cut      Total
[03/18 15:20:03    276] #-----------------------------------------------------------
[03/18 15:20:03    276] #  Metal 1       13226 ( 83.2%)      2667 ( 16.8%)      15893
[03/18 15:20:03    276] #  Metal 2          78 (  0.5%)     16529 ( 99.5%)      16607
[03/18 15:20:03    276] #  Metal 3           3 (  0.1%)      2965 ( 99.9%)       2968
[03/18 15:20:03    276] #-----------------------------------------------------------
[03/18 15:20:03    276] #                13307 ( 37.5%)     22161 ( 62.5%)      35468 
[03/18 15:20:03    276] #
[03/18 15:20:03    276] #detailRoute Statistics:
[03/18 15:20:03    276] #Cpu time = 00:00:01
[03/18 15:20:03    276] #Elapsed time = 00:00:01
[03/18 15:20:03    276] #Increased memory = 0.09 (MB)
[03/18 15:20:03    276] #Total memory = 980.60 (MB)
[03/18 15:20:03    276] #Peak memory = 1009.95 (MB)
[03/18 15:20:03    276] #Updating routing design signature
[03/18 15:20:03    276] #Created 847 library cell signatures
[03/18 15:20:03    276] #Created 3886 NETS and 0 SPECIALNETS signatures
[03/18 15:20:03    276] #Created 13149 instance signatures
[03/18 15:20:03    276] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.63 (MB), peak = 1009.95 (MB)
[03/18 15:20:03    276] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.63 (MB), peak = 1009.95 (MB)
[03/18 15:20:03    276] #
[03/18 15:20:03    276] #globalDetailRoute statistics:
[03/18 15:20:03    276] #Cpu time = 00:00:02
[03/18 15:20:03    276] #Elapsed time = 00:00:02
[03/18 15:20:03    276] #Increased memory = -19.98 (MB)
[03/18 15:20:03    276] #Total memory = 972.00 (MB)
[03/18 15:20:03    276] #Peak memory = 1009.95 (MB)
[03/18 15:20:03    276] #Number of warnings = 1
[03/18 15:20:03    276] #Total number of warnings = 94
[03/18 15:20:03    276] #Number of fails = 0
[03/18 15:20:03    276] #Total number of fails = 0
[03/18 15:20:03    276] #Complete globalDetailRoute on Tue Mar 18 15:20:03 2025
[03/18 15:20:03    276] #
[03/18 15:20:03    276] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1276.8M, totSessionCpu=0:04:37 **
[03/18 15:20:03    276] -routeWithEco false                      # bool, default=false
[03/18 15:20:03    276] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/18 15:20:03    276] -routeWithTimingDriven true              # bool, default=false, user setting
[03/18 15:20:03    276] -routeWithSiDriven true                  # bool, default=false, user setting
[03/18 15:20:03    276] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/18 15:20:03    276] Extraction called for design 'sram_w16' of instances=13148 and nets=3886 using extraction engine 'postRoute' at effort level 'low' .
[03/18 15:20:03    276] PostRoute (effortLevel low) RC Extraction called for design sram_w16.
[03/18 15:20:03    276] RC Extraction called in multi-corner(2) mode.
[03/18 15:20:03    276] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 15:20:03    276] Process corner(s) are loaded.
[03/18 15:20:03    276]  Corner: Cmax
[03/18 15:20:03    276]  Corner: Cmin
[03/18 15:20:03    276] extractDetailRC Option : -outfile /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d -maxResLength 200  -extended
[03/18 15:20:03    276] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 15:20:03    276]       RC Corner Indexes            0       1   
[03/18 15:20:03    276] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 15:20:03    276] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 15:20:03    276] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 15:20:03    276] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 15:20:03    276] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 15:20:03    276] Shrink Factor                : 1.00000
[03/18 15:20:03    276] Initializing multi-corner capacitance tables ... 
[03/18 15:20:03    276] Initializing multi-corner resistance tables ...
[03/18 15:20:03    277] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1276.8M)
[03/18 15:20:03    277] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for storing RC.
[03/18 15:20:03    277] Extracted 10.0028% (CPU Time= 0:00:00.2  MEM= 1287.3M)
[03/18 15:20:03    277] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 1311.3M)
[03/18 15:20:03    277] Extracted 30.0022% (CPU Time= 0:00:00.3  MEM= 1311.3M)
[03/18 15:20:03    277] Extracted 40.0019% (CPU Time= 0:00:00.3  MEM= 1311.3M)
[03/18 15:20:03    277] Extracted 50.0031% (CPU Time= 0:00:00.3  MEM= 1311.3M)
[03/18 15:20:03    277] Extracted 60.0028% (CPU Time= 0:00:00.4  MEM= 1311.3M)
[03/18 15:20:03    277] Extracted 70.0025% (CPU Time= 0:00:00.4  MEM= 1311.3M)
[03/18 15:20:03    277] Extracted 80.0022% (CPU Time= 0:00:00.5  MEM= 1311.3M)
[03/18 15:20:03    277] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 1311.3M)
[03/18 15:20:04    277] Extracted 100% (CPU Time= 0:00:00.9  MEM= 1315.3M)
[03/18 15:20:04    277] Number of Extracted Resistors     : 104372
[03/18 15:20:04    277] Number of Extracted Ground Cap.   : 103731
[03/18 15:20:04    277] Number of Extracted Coupling Cap. : 191448
[03/18 15:20:04    277] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:20:04    277] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 15:20:04    277]  Corner: Cmax
[03/18 15:20:04    277]  Corner: Cmin
[03/18 15:20:04    277] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1303.2M)
[03/18 15:20:04    277] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb_Filter.rcdb.d' for storing RC.
[03/18 15:20:04    278] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 15:20:04    278] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1303.250M)
[03/18 15:20:04    278] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:20:04    278] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1303.250M)
[03/18 15:20:04    278] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 1303.250M)
[03/18 15:20:04    278] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1251.4M, totSessionCpu=0:04:38 **
[03/18 15:20:04    278] Starting SI iteration 1 using Infinite Timing Windows
[03/18 15:20:04    278] Begin IPO call back ...
[03/18 15:20:04    278] End IPO call back ...
[03/18 15:20:04    278] #################################################################################
[03/18 15:20:04    278] # Design Stage: PostRoute
[03/18 15:20:04    278] # Design Name: sram_w16
[03/18 15:20:04    278] # Design Mode: 65nm
[03/18 15:20:04    278] # Analysis Mode: MMMC OCV 
[03/18 15:20:04    278] # Parasitics Mode: SPEF/RCDB
[03/18 15:20:04    278] # Signoff Settings: SI On 
[03/18 15:20:04    278] #################################################################################
[03/18 15:20:05    278] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:20:05    278] Setting infinite Tws ...
[03/18 15:20:05    278] First Iteration Infinite Tw... 
[03/18 15:20:05    278] Calculate early delays in OCV mode...
[03/18 15:20:05    278] Calculate late delays in OCV mode...
[03/18 15:20:05    278] Topological Sorting (CPU = 0:00:00.0, MEM = 1251.5M, InitMEM = 1251.5M)
[03/18 15:20:05    278] Initializing multi-corner capacitance tables ... 
[03/18 15:20:05    278] Initializing multi-corner resistance tables ...
[03/18 15:20:05    278] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:20:05    278] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1267.6M)
[03/18 15:20:05    278] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:20:06    280] AAE_INFO-618: Total number of nets in the design is 3886,  97.4 percent of the nets selected for SI analysis
[03/18 15:20:07    280] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/18 15:20:07    280] End delay calculation. (MEM=1334.37 CPU=0:00:01.5 REAL=0:00:02.0)
[03/18 15:20:07    280] Save waveform /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/.AAE_6yyV54/.AAE_27089/waveform.data...
[03/18 15:20:07    280] *** CDM Built up (cpu=0:00:02.1  real=0:00:03.0  mem= 1334.4M) ***
[03/18 15:20:07    280] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1334.4M)
[03/18 15:20:07    280] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 15:20:07    280] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1334.4M)
[03/18 15:20:07    280] Starting SI iteration 2
[03/18 15:20:07    280] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:20:07    280] Calculate early delays in OCV mode...
[03/18 15:20:07    280] Calculate late delays in OCV mode...
[03/18 15:20:07    280] AAE_INFO-618: Total number of nets in the design is 3886,  2.8 percent of the nets selected for SI analysis
[03/18 15:20:07    280] End delay calculation. (MEM=1310.41 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 15:20:07    280] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1310.4M) ***
[03/18 15:20:07    281] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:04:41 mem=1310.4M)
[03/18 15:20:07    281] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1245.6M, totSessionCpu=0:04:41 **
[03/18 15:20:07    281] Latch borrow mode reset to max_borrow
[03/18 15:20:07    281] <optDesign CMD> Restore Using all VT Cells
[03/18 15:20:07    281] Reported timing to dir ./timingReports
[03/18 15:20:07    281] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1245.6M, totSessionCpu=0:04:41 **
[03/18 15:20:07    281] Begin: glitch net info
[03/18 15:20:07    281] glitch slack range: number of glitch nets
[03/18 15:20:07    281] glitch slack < -0.32 : 0
[03/18 15:20:07    281] -0.32 < glitch slack < -0.28 : 0
[03/18 15:20:07    281] -0.28 < glitch slack < -0.24 : 0
[03/18 15:20:07    281] -0.24 < glitch slack < -0.2 : 0
[03/18 15:20:07    281] -0.2 < glitch slack < -0.16 : 0
[03/18 15:20:07    281] -0.16 < glitch slack < -0.12 : 0
[03/18 15:20:07    281] -0.12 < glitch slack < -0.08 : 0
[03/18 15:20:07    281] -0.08 < glitch slack < -0.04 : 0
[03/18 15:20:07    281] -0.04 < glitch slack : 0
[03/18 15:20:07    281] End: glitch net info
[03/18 15:20:07    281] ** Profile ** Start :  cpu=0:00:00.0, mem=1302.9M
[03/18 15:20:07    281] ** Profile ** Other data :  cpu=0:00:00.0, mem=1302.9M
[03/18 15:20:07    281] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1302.9M
[03/18 15:20:08    281] ** Profile ** Total reports :  cpu=0:00:00.2, mem=1247.6M
[03/18 15:20:08    281] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1247.6M
[03/18 15:20:08    281] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.184%
       (99.399% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1247.6M
[03/18 15:20:08    281] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1245.6M, totSessionCpu=0:04:42 **
[03/18 15:20:08    281]  ReSet Options after AAE Based Opt flow 
[03/18 15:20:08    281] *** Finished optDesign ***
[03/18 15:20:08    281] 
[03/18 15:20:08    281] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:16.7 real=0:00:17.0)
[03/18 15:20:08    281] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/18 15:20:08    281] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:02.7 real=0:00:02.9)
[03/18 15:20:08    281] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 15:20:08    281] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[03/18 15:20:08    281] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:03.4 real=0:00:03.4)
[03/18 15:20:08    281] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/18 15:20:08    281] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[03/18 15:20:08    281] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[03/18 15:20:08    281] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 15:20:08    281] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/18 15:20:08    281] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 15:20:08    281] Info: pop threads available for lower-level modules during optimization.
[03/18 15:20:08    281] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/18 15:20:08    281] <CMD> optDesign -postRoute -inc
[03/18 15:20:08    281] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/18 15:20:08    281] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/18 15:20:08    281] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/18 15:20:08    281] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/18 15:20:08    281] -setupDynamicPowerViewAsDefaultView false
[03/18 15:20:08    281]                                            # bool, default=false, private
[03/18 15:20:08    281] #spOpts: N=65 mergeVia=F 
[03/18 15:20:08    281] Core basic site is core
[03/18 15:20:08    281] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 15:20:08    281] #spOpts: N=65 mergeVia=F 
[03/18 15:20:08    281] GigaOpt running with 1 threads.
[03/18 15:20:08    281] Info: 1 threads available for lower-level modules during optimization.
[03/18 15:20:08    281] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/18 15:20:08    281] 	Cell FILL1_LL, site bcore.
[03/18 15:20:08    281] 	Cell FILL_NW_HH, site bcore.
[03/18 15:20:08    281] 	Cell FILL_NW_LL, site bcore.
[03/18 15:20:08    281] 	Cell GFILL, site gacore.
[03/18 15:20:08    281] 	Cell GFILL10, site gacore.
[03/18 15:20:08    281] 	Cell GFILL2, site gacore.
[03/18 15:20:08    281] 	Cell GFILL3, site gacore.
[03/18 15:20:08    281] 	Cell GFILL4, site gacore.
[03/18 15:20:08    281] 	Cell LVLLHCD1, site bcore.
[03/18 15:20:08    281] 	Cell LVLLHCD2, site bcore.
[03/18 15:20:08    281] 	Cell LVLLHCD4, site bcore.
[03/18 15:20:08    281] 	Cell LVLLHCD8, site bcore.
[03/18 15:20:08    281] 	Cell LVLLHD1, site bcore.
[03/18 15:20:08    281] 	Cell LVLLHD2, site bcore.
[03/18 15:20:08    281] 	Cell LVLLHD4, site bcore.
[03/18 15:20:08    281] 	Cell LVLLHD8, site bcore.
[03/18 15:20:08    281] .
[03/18 15:20:09    283] Effort level <high> specified for reg2reg path_group
[03/18 15:20:09    283] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1236.6M, totSessionCpu=0:04:43 **
[03/18 15:20:09    283] **INFO: DRVs not fixed with -incr option
[03/18 15:20:09    283] #Created 847 library cell signatures
[03/18 15:20:09    283] #Created 3886 NETS and 0 SPECIALNETS signatures
[03/18 15:20:09    283] #Created 13149 instance signatures
[03/18 15:20:09    283] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.11 (MB), peak = 1009.95 (MB)
[03/18 15:20:09    283] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.11 (MB), peak = 1009.95 (MB)
[03/18 15:20:09    283] #spOpts: N=65 
[03/18 15:20:09    283] Begin checking placement ... (start mem=1236.7M, init mem=1236.6M)
[03/18 15:20:09    283] *info: Placed = 13148         
[03/18 15:20:09    283] *info: Unplaced = 0           
[03/18 15:20:09    283] Placement Density:99.40%(47978/48268)
[03/18 15:20:09    283] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1236.6M)
[03/18 15:20:09    283] *** Change effort level medium to high ***
[03/18 15:20:09    283]  Initial DC engine is -> aae
[03/18 15:20:09    283]  
[03/18 15:20:09    283]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/18 15:20:09    283]  
[03/18 15:20:09    283]  
[03/18 15:20:09    283]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/18 15:20:09    283]  
[03/18 15:20:09    283] Reset EOS DB
[03/18 15:20:09    283] Ignoring AAE DB Resetting ...
[03/18 15:20:09    283]  Set Options for AAE Based Opt flow 
[03/18 15:20:09    283] *** optDesign -postRoute ***
[03/18 15:20:09    283] DRC Margin: user margin 0.0; extra margin 0
[03/18 15:20:09    283] Setup Target Slack: user slack 0
[03/18 15:20:09    283] Hold Target Slack: user slack 0
[03/18 15:20:09    283] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/18 15:20:09    283] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/18 15:20:09    283] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/18 15:20:09    283] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/18 15:20:09    283] -setupDynamicPowerViewAsDefaultView false
[03/18 15:20:09    283]                                            # bool, default=false, private
[03/18 15:20:10    283] Include MVT Delays for Hold Opt
[03/18 15:20:10    283] ** INFO : this run is activating 'postRoute' automaton
[03/18 15:20:10    283] 
[03/18 15:20:10    283] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/18 15:20:10    283] 
[03/18 15:20:10    283] Type 'man IMPOPT-3663' for more detail.
[03/18 15:20:10    283] 
[03/18 15:20:10    283] Power view               = WC_VIEW
[03/18 15:20:10    283] Number of VT partitions  = 2
[03/18 15:20:10    283] Standard cells in design = 811
[03/18 15:20:10    283] Instances in design      = 3749
[03/18 15:20:10    283] 
[03/18 15:20:10    283] Instance distribution across the VT partitions:
[03/18 15:20:10    283] 
[03/18 15:20:10    283]  LVT : inst = 111 (3.0%), cells = 335 (41%)
[03/18 15:20:10    283]    Lib tcbn65gpluswc        : inst = 111 (3.0%)
[03/18 15:20:10    283] 
[03/18 15:20:10    283]  HVT : inst = 3638 (97.0%), cells = 457 (56%)
[03/18 15:20:10    283]    Lib tcbn65gpluswc        : inst = 3638 (97.0%)
[03/18 15:20:10    283] 
[03/18 15:20:10    283] Reporting took 0 sec
[03/18 15:20:10    283] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 15:20:10    283] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/18 15:20:10    283] Extraction called for design 'sram_w16' of instances=13148 and nets=3886 using extraction engine 'postRoute' at effort level 'low' .
[03/18 15:20:10    283] PostRoute (effortLevel low) RC Extraction called for design sram_w16.
[03/18 15:20:10    283] RC Extraction called in multi-corner(2) mode.
[03/18 15:20:10    283] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 15:20:10    283] Process corner(s) are loaded.
[03/18 15:20:10    283]  Corner: Cmax
[03/18 15:20:10    283]  Corner: Cmin
[03/18 15:20:10    283] extractDetailRC Option : -outfile /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d -maxResLength 200  -extended
[03/18 15:20:10    283] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 15:20:10    283]       RC Corner Indexes            0       1   
[03/18 15:20:10    283] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 15:20:10    283] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 15:20:10    283] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 15:20:10    283] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 15:20:10    283] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 15:20:10    283] Shrink Factor                : 1.00000
[03/18 15:20:10    283] Initializing multi-corner capacitance tables ... 
[03/18 15:20:10    283] Initializing multi-corner resistance tables ...
[03/18 15:20:10    283] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1226.6M)
[03/18 15:20:10    284] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for storing RC.
[03/18 15:20:10    284] Extracted 10.0028% (CPU Time= 0:00:00.2  MEM= 1261.1M)
[03/18 15:20:10    284] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 1285.1M)
[03/18 15:20:10    284] Extracted 30.0022% (CPU Time= 0:00:00.3  MEM= 1285.1M)
[03/18 15:20:10    284] Extracted 40.0019% (CPU Time= 0:00:00.3  MEM= 1285.1M)
[03/18 15:20:10    284] Extracted 50.0031% (CPU Time= 0:00:00.3  MEM= 1285.1M)
[03/18 15:20:10    284] Extracted 60.0028% (CPU Time= 0:00:00.4  MEM= 1285.1M)
[03/18 15:20:10    284] Extracted 70.0025% (CPU Time= 0:00:00.4  MEM= 1285.1M)
[03/18 15:20:11    284] Extracted 80.0022% (CPU Time= 0:00:00.5  MEM= 1285.1M)
[03/18 15:20:11    284] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 1285.1M)
[03/18 15:20:11    284] Extracted 100% (CPU Time= 0:00:00.8  MEM= 1289.1M)
[03/18 15:20:11    284] Number of Extracted Resistors     : 104372
[03/18 15:20:11    284] Number of Extracted Ground Cap.   : 103731
[03/18 15:20:11    284] Number of Extracted Coupling Cap. : 191448
[03/18 15:20:11    284] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:20:11    284] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 15:20:11    284]  Corner: Cmax
[03/18 15:20:11    284]  Corner: Cmin
[03/18 15:20:11    284] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1269.1M)
[03/18 15:20:11    284] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb_Filter.rcdb.d' for storing RC.
[03/18 15:20:11    284] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 15:20:11    284] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1269.078M)
[03/18 15:20:11    284] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:20:11    284] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1269.078M)
[03/18 15:20:11    284] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 1269.078M)
[03/18 15:20:11    285] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:20:11    285] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1246.9M)
[03/18 15:20:11    285] Initializing multi-corner capacitance tables ... 
[03/18 15:20:11    285] Initializing multi-corner resistance tables ...
[03/18 15:20:12    285] Starting SI iteration 1 using Infinite Timing Windows
[03/18 15:20:12    285] Begin IPO call back ...
[03/18 15:20:12    285] End IPO call back ...
[03/18 15:20:12    285] #################################################################################
[03/18 15:20:12    285] # Design Stage: PostRoute
[03/18 15:20:12    285] # Design Name: sram_w16
[03/18 15:20:12    285] # Design Mode: 65nm
[03/18 15:20:12    285] # Analysis Mode: MMMC OCV 
[03/18 15:20:12    285] # Parasitics Mode: SPEF/RCDB
[03/18 15:20:12    285] # Signoff Settings: SI On 
[03/18 15:20:12    285] #################################################################################
[03/18 15:20:12    285] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:20:12    285] Setting infinite Tws ...
[03/18 15:20:12    285] First Iteration Infinite Tw... 
[03/18 15:20:12    285] Calculate early delays in OCV mode...
[03/18 15:20:12    285] Calculate late delays in OCV mode...
[03/18 15:20:12    285] Topological Sorting (CPU = 0:00:00.0, MEM = 1244.9M, InitMEM = 1244.9M)
[03/18 15:20:13    286] AAE_INFO-618: Total number of nets in the design is 3886,  97.4 percent of the nets selected for SI analysis
[03/18 15:20:13    286] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 15:20:13    286] End delay calculation. (MEM=1327.79 CPU=0:00:01.1 REAL=0:00:01.0)
[03/18 15:20:13    286] Save waveform /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/.AAE_6yyV54/.AAE_27089/waveform.data...
[03/18 15:20:13    286] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1327.8M) ***
[03/18 15:20:13    286] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1327.8M)
[03/18 15:20:13    286] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 15:20:13    286] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1327.8M)
[03/18 15:20:13    286] 
[03/18 15:20:13    286] Executing IPO callback for view pruning ..
[03/18 15:20:13    286] Starting SI iteration 2
[03/18 15:20:13    286] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:20:13    286] Calculate early delays in OCV mode...
[03/18 15:20:13    286] Calculate late delays in OCV mode...
[03/18 15:20:13    287] AAE_INFO-618: Total number of nets in the design is 3886,  2.8 percent of the nets selected for SI analysis
[03/18 15:20:13    287] End delay calculation. (MEM=1303.84 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 15:20:13    287] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1303.8M) ***
[03/18 15:20:14    287] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:04:47 mem=1303.8M)
[03/18 15:20:14    287] ** Profile ** Start :  cpu=0:00:00.0, mem=1303.8M
[03/18 15:20:14    287] ** Profile ** Other data :  cpu=0:00:00.0, mem=1303.8M
[03/18 15:20:14    287] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1303.8M
[03/18 15:20:14    287] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1303.8M
[03/18 15:20:14    287] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.184%
       (99.399% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1303.8M
[03/18 15:20:14    287] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1208.6M, totSessionCpu=0:04:47 **
[03/18 15:20:14    287] Setting latch borrow mode to budget during optimization.
[03/18 15:20:14    287] *** Check timing (0:00:00.0)
[03/18 15:20:14    287] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:20:14    287] optDesignOneStep: Leakage Power Flow
[03/18 15:20:14    287] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:20:14    287] Begin: GigaOpt Optimization in WNS mode
[03/18 15:20:14    287] PhyDesignGrid: maxLocalDensity 0.96
[03/18 15:20:14    287] #spOpts: N=65 mergeVia=F 
[03/18 15:20:18    291] *info: 2 special nets excluded.
[03/18 15:20:18    292] *info: 2 no-driver nets excluded.
[03/18 15:20:19    292] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.40
[03/18 15:20:19    292] 
[03/18 15:20:19    292] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1413.2M) ***
[03/18 15:20:19    292] #spOpts: N=65 
[03/18 15:20:19    292] *** Starting refinePlace (0:04:53 mem=1410.1M) ***
[03/18 15:20:19    292] Total net bbox length = 8.185e+04 (2.846e+04 5.338e+04) (ext = 2.457e+04)
[03/18 15:20:19    292] Starting refinePlace ...
[03/18 15:20:19    292] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/18 15:20:19    292] Type 'man IMPSP-2002' for more detail.
[03/18 15:20:19    292] Total net bbox length = 8.185e+04 (2.846e+04 5.338e+04) (ext = 2.457e+04)
[03/18 15:20:19    292] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1410.1MB
[03/18 15:20:19    292] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1410.1MB) @(0:04:53 - 0:04:53).
[03/18 15:20:19    292] *** Finished refinePlace (0:04:53 mem=1410.1M) ***
[03/18 15:20:19    292] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/18 15:20:19    292] End: GigaOpt Optimization in WNS mode
[03/18 15:20:19    292] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:20:19    292] optDesignOneStep: Leakage Power Flow
[03/18 15:20:19    292] **INFO: Num dontuse cells 97, Num usable cells 750
[03/18 15:20:19    293] Begin: GigaOpt Optimization in TNS mode
[03/18 15:20:19    293] PhyDesignGrid: maxLocalDensity 0.96
[03/18 15:20:19    293] #spOpts: N=65 
[03/18 15:20:22    296] *info: 2 special nets excluded.
[03/18 15:20:22    296] *info: 2 no-driver nets excluded.
[03/18 15:20:23    296] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.40
[03/18 15:20:23    296] Optimizer TNS Opt
[03/18 15:20:23    296] 
[03/18 15:20:23    296] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1417.0M) ***
[03/18 15:20:23    296] 
[03/18 15:20:23    296] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1417.0M) ***
[03/18 15:20:23    297] #spOpts: N=65 
[03/18 15:20:23    297] *** Starting refinePlace (0:04:57 mem=1397.9M) ***
[03/18 15:20:23    297] Total net bbox length = 8.191e+04 (2.789e+04 5.402e+04) (ext = 2.461e+04)
[03/18 15:20:23    297] Starting refinePlace ...
[03/18 15:20:23    297] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/18 15:20:23    297] Type 'man IMPSP-2002' for more detail.
[03/18 15:20:23    297] Total net bbox length = 8.191e+04 (2.789e+04 5.402e+04) (ext = 2.461e+04)
[03/18 15:20:23    297] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1397.9MB
[03/18 15:20:23    297] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1397.9MB) @(0:04:57 - 0:04:57).
[03/18 15:20:23    297] *** Finished refinePlace (0:04:57 mem=1397.9M) ***
[03/18 15:20:23    297] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/18 15:20:23    297] End: GigaOpt Optimization in TNS mode
[03/18 15:20:23    297]   Timing Snapshot: (REF)
[03/18 15:20:23    297]      Weighted WNS: -922337203685477.625
[03/18 15:20:23    297]       All  PG WNS: 0.000
[03/18 15:20:23    297]       High PG WNS: 0.000
[03/18 15:20:23    297]       All  PG TNS: 0.000
[03/18 15:20:23    297]       High PG TNS: 0.000
[03/18 15:20:23    297]          Tran DRV: 0
[03/18 15:20:23    297]           Cap DRV: 0
[03/18 15:20:23    297]        Fanout DRV: 0
[03/18 15:20:23    297]            Glitch: 0
[03/18 15:20:23    297]    Category Slack: { }
[03/18 15:20:23    297] 
[03/18 15:20:23    297] Default Rule : ""
[03/18 15:20:23    297] Non Default Rules :
[03/18 15:20:23    297] Worst Slack : 214748.365 ns
[03/18 15:20:23    297] Total 0 nets layer assigned (0.0).
[03/18 15:20:23    297] GigaOpt: setting up router preferences
[03/18 15:20:23    297]         design wns: 214748.3647
[03/18 15:20:23    297]         slack threshold: 214749.7847
[03/18 15:20:23    297] GigaOpt: 0 nets assigned router directives
[03/18 15:20:23    297] 
[03/18 15:20:23    297] Start Assign Priority Nets ...
[03/18 15:20:23    297] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/18 15:20:23    297] Existing Priority Nets 0 (0.0%)
[03/18 15:20:23    297] Assigned Priority Nets 0 (0.0%)
[03/18 15:20:24    297] Default Rule : ""
[03/18 15:20:24    297] Non Default Rules :
[03/18 15:20:24    297] Worst Slack : 214748.365 ns
[03/18 15:20:24    297] Total 0 nets layer assigned (0.1).
[03/18 15:20:24    297] GigaOpt: setting up router preferences
[03/18 15:20:24    297]         design wns: 214748.3647
[03/18 15:20:24    297]         slack threshold: 214749.7847
[03/18 15:20:24    297] GigaOpt: 0 nets assigned router directives
[03/18 15:20:24    297] 
[03/18 15:20:24    297] Start Assign Priority Nets ...
[03/18 15:20:24    297] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/18 15:20:24    297] Existing Priority Nets 0 (0.0%)
[03/18 15:20:24    297] Assigned Priority Nets 0 (0.0%)
[03/18 15:20:24    297] ** Profile ** Start :  cpu=0:00:00.0, mem=1338.7M
[03/18 15:20:24    297] ** Profile ** Other data :  cpu=0:00:00.0, mem=1338.7M
[03/18 15:20:24    297] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1338.7M
[03/18 15:20:24    297] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1338.7M
[03/18 15:20:24    297] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.184%
       (99.399% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1338.7M
[03/18 15:20:24    297] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1256.4M, totSessionCpu=0:04:58 **
[03/18 15:20:24    297] -routeWithEco false                      # bool, default=false
[03/18 15:20:24    297] -routeWithEco true                       # bool, default=false, user setting
[03/18 15:20:24    297] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/18 15:20:24    297] -routeWithTimingDriven true              # bool, default=false, user setting
[03/18 15:20:24    297] -routeWithTimingDriven false             # bool, default=false, user setting
[03/18 15:20:24    297] -routeWithSiDriven true                  # bool, default=false, user setting
[03/18 15:20:24    297] -routeWithSiDriven false                 # bool, default=false, user setting
[03/18 15:20:24    297] 
[03/18 15:20:24    297] globalDetailRoute
[03/18 15:20:24    297] 
[03/18 15:20:24    297] #setNanoRouteMode -drouteAutoStop true
[03/18 15:20:24    297] #setNanoRouteMode -drouteFixAntenna true
[03/18 15:20:24    297] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/18 15:20:24    297] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 15:20:24    297] #setNanoRouteMode -routeTopRoutingLayer 4
[03/18 15:20:24    297] #setNanoRouteMode -routeWithEco true
[03/18 15:20:24    297] #setNanoRouteMode -routeWithSiDriven false
[03/18 15:20:24    297] #setNanoRouteMode -routeWithTimingDriven false
[03/18 15:20:24    297] #Start globalDetailRoute on Tue Mar 18 15:20:24 2025
[03/18 15:20:24    297] #
[03/18 15:20:24    297] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 15:20:24    297] ### Net info: total nets: 3886
[03/18 15:20:24    297] ### Net info: dirty nets: 0
[03/18 15:20:24    297] ### Net info: marked as disconnected nets: 0
[03/18 15:20:24    297] ### Net info: fully routed nets: 3884
[03/18 15:20:24    297] ### Net info: trivial (single pin) nets: 0
[03/18 15:20:24    297] ### Net info: unrouted nets: 2
[03/18 15:20:24    297] ### Net info: re-extraction nets: 0
[03/18 15:20:24    297] ### Net info: ignored nets: 0
[03/18 15:20:24    297] ### Net info: skip routing nets: 0
[03/18 15:20:24    297] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/18 15:20:24    297] #Loading the last recorded routing design signature
[03/18 15:20:24    297] #No placement changes detected since last routing
[03/18 15:20:24    297] #Start routing data preparation.
[03/18 15:20:24    297] #Minimum voltage of a net in the design = 0.000.
[03/18 15:20:24    297] #Maximum voltage of a net in the design = 1.100.
[03/18 15:20:24    297] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 15:20:24    297] #Voltage range [0.900 - 1.100] has 1 net.
[03/18 15:20:24    297] #Voltage range [0.000 - 1.100] has 3884 nets.
[03/18 15:20:24    298] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/18 15:20:24    298] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:20:24    298] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:20:24    298] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:20:24    298] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:20:24    298] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/18 15:20:24    298] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/18 15:20:24    298] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/18 15:20:24    298] #Regenerating Ggrids automatically.
[03/18 15:20:24    298] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/18 15:20:24    298] #Using automatically generated G-grids.
[03/18 15:20:24    298] #Done routing data preparation.
[03/18 15:20:24    298] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 960.60 (MB), peak = 1009.95 (MB)
[03/18 15:20:24    298] #Merging special wires...
[03/18 15:20:24    298] #Found 0 nets for post-route si or timing fixing.
[03/18 15:20:24    298] #WARNING (NRGR-22) Design is already detail routed.
[03/18 15:20:24    298] #Cpu time = 00:00:00
[03/18 15:20:24    298] #Elapsed time = 00:00:00
[03/18 15:20:24    298] #Increased memory = 0.31 (MB)
[03/18 15:20:24    298] #Total memory = 960.68 (MB)
[03/18 15:20:24    298] #Peak memory = 1009.95 (MB)
[03/18 15:20:25    298] #
[03/18 15:20:25    298] #Start Detail Routing..
[03/18 15:20:25    298] #start initial detail routing ...
[03/18 15:20:25    298] #    number of violations = 0
[03/18 15:20:25    298] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.67 (MB), peak = 1009.95 (MB)
[03/18 15:20:25    298] #start 1st optimization iteration ...
[03/18 15:20:25    298] #    number of violations = 0
[03/18 15:20:25    298] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.69 (MB), peak = 1009.95 (MB)
[03/18 15:20:25    298] #Complete Detail Routing.
[03/18 15:20:25    298] #Total wire length = 140586 um.
[03/18 15:20:25    298] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:20:25    298] #Total wire length on LAYER M1 = 138 um.
[03/18 15:20:25    298] #Total wire length on LAYER M2 = 46294 um.
[03/18 15:20:25    298] #Total wire length on LAYER M3 = 55614 um.
[03/18 15:20:25    298] #Total wire length on LAYER M4 = 38539 um.
[03/18 15:20:25    298] #Total wire length on LAYER M5 = 0 um.
[03/18 15:20:25    298] #Total wire length on LAYER M6 = 0 um.
[03/18 15:20:25    298] #Total wire length on LAYER M7 = 0 um.
[03/18 15:20:25    298] #Total wire length on LAYER M8 = 0 um.
[03/18 15:20:25    298] #Total number of vias = 35468
[03/18 15:20:25    298] #Total number of multi-cut vias = 22161 ( 62.5%)
[03/18 15:20:25    298] #Total number of single cut vias = 13307 ( 37.5%)
[03/18 15:20:25    298] #Up-Via Summary (total 35468):
[03/18 15:20:25    298] #                   single-cut          multi-cut      Total
[03/18 15:20:25    298] #-----------------------------------------------------------
[03/18 15:20:25    298] #  Metal 1       13226 ( 83.2%)      2667 ( 16.8%)      15893
[03/18 15:20:25    298] #  Metal 2          78 (  0.5%)     16529 ( 99.5%)      16607
[03/18 15:20:25    298] #  Metal 3           3 (  0.1%)      2965 ( 99.9%)       2968
[03/18 15:20:25    298] #-----------------------------------------------------------
[03/18 15:20:25    298] #                13307 ( 37.5%)     22161 ( 62.5%)      35468 
[03/18 15:20:25    298] #
[03/18 15:20:25    298] #Total number of DRC violations = 0
[03/18 15:20:25    298] #Cpu time = 00:00:00
[03/18 15:20:25    298] #Elapsed time = 00:00:00
[03/18 15:20:25    298] #Increased memory = 0.09 (MB)
[03/18 15:20:25    298] #Total memory = 960.77 (MB)
[03/18 15:20:25    298] #Peak memory = 1009.95 (MB)
[03/18 15:20:25    298] #
[03/18 15:20:25    298] #start routing for process antenna violation fix ...
[03/18 15:20:25    298] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.73 (MB), peak = 1009.95 (MB)
[03/18 15:20:25    298] #
[03/18 15:20:25    298] #Total wire length = 140586 um.
[03/18 15:20:25    298] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:20:25    298] #Total wire length on LAYER M1 = 138 um.
[03/18 15:20:25    298] #Total wire length on LAYER M2 = 46294 um.
[03/18 15:20:25    298] #Total wire length on LAYER M3 = 55614 um.
[03/18 15:20:25    298] #Total wire length on LAYER M4 = 38539 um.
[03/18 15:20:25    298] #Total wire length on LAYER M5 = 0 um.
[03/18 15:20:25    298] #Total wire length on LAYER M6 = 0 um.
[03/18 15:20:25    298] #Total wire length on LAYER M7 = 0 um.
[03/18 15:20:25    298] #Total wire length on LAYER M8 = 0 um.
[03/18 15:20:25    298] #Total number of vias = 35468
[03/18 15:20:25    298] #Total number of multi-cut vias = 22161 ( 62.5%)
[03/18 15:20:25    298] #Total number of single cut vias = 13307 ( 37.5%)
[03/18 15:20:25    298] #Up-Via Summary (total 35468):
[03/18 15:20:25    298] #                   single-cut          multi-cut      Total
[03/18 15:20:25    298] #-----------------------------------------------------------
[03/18 15:20:25    298] #  Metal 1       13226 ( 83.2%)      2667 ( 16.8%)      15893
[03/18 15:20:25    298] #  Metal 2          78 (  0.5%)     16529 ( 99.5%)      16607
[03/18 15:20:25    298] #  Metal 3           3 (  0.1%)      2965 ( 99.9%)       2968
[03/18 15:20:25    298] #-----------------------------------------------------------
[03/18 15:20:25    298] #                13307 ( 37.5%)     22161 ( 62.5%)      35468 
[03/18 15:20:25    298] #
[03/18 15:20:25    298] #Total number of DRC violations = 0
[03/18 15:20:25    298] #Total number of net violated process antenna rule = 0
[03/18 15:20:25    298] #
[03/18 15:20:26    299] #
[03/18 15:20:26    299] #Start Post Route via swapping..
[03/18 15:20:26    299] #0.00% of area are rerouted by ECO routing.
[03/18 15:20:26    299] #    number of violations = 0
[03/18 15:20:26    299] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.73 (MB), peak = 1009.95 (MB)
[03/18 15:20:26    299] #    number of violations = 0
[03/18 15:20:26    299] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.73 (MB), peak = 1009.95 (MB)
[03/18 15:20:26    299] #CELL_VIEW sram_w16,init has no DRC violation.
[03/18 15:20:26    299] #Total number of DRC violations = 0
[03/18 15:20:26    299] #Total number of net violated process antenna rule = 0
[03/18 15:20:26    299] #No via is swapped.
[03/18 15:20:26    299] #Post Route via swapping is done.
[03/18 15:20:26    299] #Total wire length = 140586 um.
[03/18 15:20:26    299] #Total half perimeter of net bounding box = 86436 um.
[03/18 15:20:26    299] #Total wire length on LAYER M1 = 138 um.
[03/18 15:20:26    299] #Total wire length on LAYER M2 = 46294 um.
[03/18 15:20:26    299] #Total wire length on LAYER M3 = 55614 um.
[03/18 15:20:26    299] #Total wire length on LAYER M4 = 38539 um.
[03/18 15:20:26    299] #Total wire length on LAYER M5 = 0 um.
[03/18 15:20:26    299] #Total wire length on LAYER M6 = 0 um.
[03/18 15:20:26    299] #Total wire length on LAYER M7 = 0 um.
[03/18 15:20:26    299] #Total wire length on LAYER M8 = 0 um.
[03/18 15:20:26    299] #Total number of vias = 35468
[03/18 15:20:26    299] #Total number of multi-cut vias = 22161 ( 62.5%)
[03/18 15:20:26    299] #Total number of single cut vias = 13307 ( 37.5%)
[03/18 15:20:26    299] #Up-Via Summary (total 35468):
[03/18 15:20:26    299] #                   single-cut          multi-cut      Total
[03/18 15:20:26    299] #-----------------------------------------------------------
[03/18 15:20:26    299] #  Metal 1       13226 ( 83.2%)      2667 ( 16.8%)      15893
[03/18 15:20:26    299] #  Metal 2          78 (  0.5%)     16529 ( 99.5%)      16607
[03/18 15:20:26    299] #  Metal 3           3 (  0.1%)      2965 ( 99.9%)       2968
[03/18 15:20:26    299] #-----------------------------------------------------------
[03/18 15:20:26    299] #                13307 ( 37.5%)     22161 ( 62.5%)      35468 
[03/18 15:20:26    299] #
[03/18 15:20:26    299] #detailRoute Statistics:
[03/18 15:20:26    299] #Cpu time = 00:00:01
[03/18 15:20:26    299] #Elapsed time = 00:00:01
[03/18 15:20:26    299] #Increased memory = 0.09 (MB)
[03/18 15:20:26    299] #Total memory = 960.77 (MB)
[03/18 15:20:26    299] #Peak memory = 1009.95 (MB)
[03/18 15:20:26    299] #Updating routing design signature
[03/18 15:20:26    299] #Created 847 library cell signatures
[03/18 15:20:26    299] #Created 3886 NETS and 0 SPECIALNETS signatures
[03/18 15:20:26    299] #Created 13149 instance signatures
[03/18 15:20:26    299] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 960.80 (MB), peak = 1009.95 (MB)
[03/18 15:20:26    299] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 960.80 (MB), peak = 1009.95 (MB)
[03/18 15:20:26    299] #
[03/18 15:20:26    299] #globalDetailRoute statistics:
[03/18 15:20:26    299] #Cpu time = 00:00:02
[03/18 15:20:26    299] #Elapsed time = 00:00:02
[03/18 15:20:26    299] #Increased memory = -13.84 (MB)
[03/18 15:20:26    299] #Total memory = 956.83 (MB)
[03/18 15:20:26    299] #Peak memory = 1009.95 (MB)
[03/18 15:20:26    299] #Number of warnings = 1
[03/18 15:20:26    299] #Total number of warnings = 95
[03/18 15:20:26    299] #Number of fails = 0
[03/18 15:20:26    299] #Total number of fails = 0
[03/18 15:20:26    299] #Complete globalDetailRoute on Tue Mar 18 15:20:26 2025
[03/18 15:20:26    299] #
[03/18 15:20:26    299] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1254.4M, totSessionCpu=0:05:00 **
[03/18 15:20:26    299] -routeWithEco false                      # bool, default=false
[03/18 15:20:26    299] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/18 15:20:26    299] -routeWithTimingDriven true              # bool, default=false, user setting
[03/18 15:20:26    299] -routeWithSiDriven true                  # bool, default=false, user setting
[03/18 15:20:26    299] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/18 15:20:26    299] Extraction called for design 'sram_w16' of instances=13148 and nets=3886 using extraction engine 'postRoute' at effort level 'low' .
[03/18 15:20:26    299] PostRoute (effortLevel low) RC Extraction called for design sram_w16.
[03/18 15:20:26    299] RC Extraction called in multi-corner(2) mode.
[03/18 15:20:26    299] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 15:20:26    299] Process corner(s) are loaded.
[03/18 15:20:26    299]  Corner: Cmax
[03/18 15:20:26    299]  Corner: Cmin
[03/18 15:20:26    299] extractDetailRC Option : -outfile /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d -maxResLength 200  -extended
[03/18 15:20:26    299] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 15:20:26    299]       RC Corner Indexes            0       1   
[03/18 15:20:26    299] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 15:20:26    299] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 15:20:26    299] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 15:20:26    299] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 15:20:26    299] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 15:20:26    299] Shrink Factor                : 1.00000
[03/18 15:20:26    299] Initializing multi-corner capacitance tables ... 
[03/18 15:20:26    299] Initializing multi-corner resistance tables ...
[03/18 15:20:26    299] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1254.4M)
[03/18 15:20:26    299] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for storing RC.
[03/18 15:20:26    299] Extracted 10.0028% (CPU Time= 0:00:00.2  MEM= 1272.9M)
[03/18 15:20:26    299] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 1296.9M)
[03/18 15:20:26    299] Extracted 30.0022% (CPU Time= 0:00:00.3  MEM= 1296.9M)
[03/18 15:20:26    299] Extracted 40.0019% (CPU Time= 0:00:00.3  MEM= 1296.9M)
[03/18 15:20:26    299] Extracted 50.0031% (CPU Time= 0:00:00.4  MEM= 1296.9M)
[03/18 15:20:26    300] Extracted 60.0028% (CPU Time= 0:00:00.4  MEM= 1296.9M)
[03/18 15:20:26    300] Extracted 70.0025% (CPU Time= 0:00:00.4  MEM= 1296.9M)
[03/18 15:20:26    300] Extracted 80.0022% (CPU Time= 0:00:00.5  MEM= 1296.9M)
[03/18 15:20:26    300] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 1296.9M)
[03/18 15:20:27    300] Extracted 100% (CPU Time= 0:00:00.9  MEM= 1300.9M)
[03/18 15:20:27    300] Number of Extracted Resistors     : 104372
[03/18 15:20:27    300] Number of Extracted Ground Cap.   : 103731
[03/18 15:20:27    300] Number of Extracted Coupling Cap. : 191448
[03/18 15:20:27    300] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:20:27    300] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 15:20:27    300]  Corner: Cmax
[03/18 15:20:27    300]  Corner: Cmin
[03/18 15:20:27    300] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1280.9M)
[03/18 15:20:27    300] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb_Filter.rcdb.d' for storing RC.
[03/18 15:20:27    300] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 15:20:27    300] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1284.883M)
[03/18 15:20:27    300] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:20:27    300] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1284.883M)
[03/18 15:20:27    300] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 1284.883M)
[03/18 15:20:27    300] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1228.2M, totSessionCpu=0:05:01 **
[03/18 15:20:27    300] Starting SI iteration 1 using Infinite Timing Windows
[03/18 15:20:27    300] Begin IPO call back ...
[03/18 15:20:27    300] End IPO call back ...
[03/18 15:20:27    300] #################################################################################
[03/18 15:20:27    300] # Design Stage: PostRoute
[03/18 15:20:27    300] # Design Name: sram_w16
[03/18 15:20:27    300] # Design Mode: 65nm
[03/18 15:20:27    300] # Analysis Mode: MMMC OCV 
[03/18 15:20:27    300] # Parasitics Mode: SPEF/RCDB
[03/18 15:20:27    300] # Signoff Settings: SI On 
[03/18 15:20:27    300] #################################################################################
[03/18 15:20:27    301] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:20:27    301] Setting infinite Tws ...
[03/18 15:20:27    301] First Iteration Infinite Tw... 
[03/18 15:20:27    301] Calculate early delays in OCV mode...
[03/18 15:20:27    301] Calculate late delays in OCV mode...
[03/18 15:20:27    301] Topological Sorting (CPU = 0:00:00.0, MEM = 1228.2M, InitMEM = 1228.2M)
[03/18 15:20:27    301] Initializing multi-corner capacitance tables ... 
[03/18 15:20:28    301] Initializing multi-corner resistance tables ...
[03/18 15:20:28    301] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 15:20:28    301] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1244.4M)
[03/18 15:20:28    301] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:20:29    302] AAE_INFO-618: Total number of nets in the design is 3886,  97.4 percent of the nets selected for SI analysis
[03/18 15:20:29    302] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 15:20:29    302] End delay calculation. (MEM=1311.14 CPU=0:00:01.1 REAL=0:00:01.0)
[03/18 15:20:29    302] Save waveform /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/.AAE_6yyV54/.AAE_27089/waveform.data...
[03/18 15:20:29    302] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1311.1M) ***
[03/18 15:20:29    302] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1311.1M)
[03/18 15:20:29    302] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 15:20:29    302] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1311.1M)
[03/18 15:20:29    302] Starting SI iteration 2
[03/18 15:20:29    302] AAE_INFO: 1 threads acquired from CTE.
[03/18 15:20:29    302] Calculate early delays in OCV mode...
[03/18 15:20:29    302] Calculate late delays in OCV mode...
[03/18 15:20:29    302] AAE_INFO-618: Total number of nets in the design is 3886,  2.8 percent of the nets selected for SI analysis
[03/18 15:20:29    302] End delay calculation. (MEM=1287.18 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 15:20:29    302] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1287.2M) ***
[03/18 15:20:29    303] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:05:03 mem=1287.2M)
[03/18 15:20:29    303] **optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1222.4M, totSessionCpu=0:05:03 **
[03/18 15:20:29    303] *** Check timing (0:00:00.0)
[03/18 15:20:29    303] Begin: GigaOpt Optimization in post-eco TNS mode
[03/18 15:20:29    303] PhyDesignGrid: maxLocalDensity 1.00
[03/18 15:20:29    303] #spOpts: N=65 mergeVia=F 
[03/18 15:20:32    305] *info: 2 special nets excluded.
[03/18 15:20:32    305] *info: 2 no-driver nets excluded.
[03/18 15:20:32    306] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.40
[03/18 15:20:32    306] Optimizer TNS Opt
[03/18 15:20:33    306] Checking setup slack degradation ...
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Recovery Manager:
[03/18 15:20:33    306]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.150) - Skip
[03/18 15:20:33    306]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.075) - Skip
[03/18 15:20:33    306]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 15:20:33    306]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 15:20:33    306] 
[03/18 15:20:33    306] 
[03/18 15:20:33    306] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:01.0 mem=1416.2M) ***
[03/18 15:20:33    306] 
[03/18 15:20:33    306] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1416.2M) ***
[03/18 15:20:33    306] End: GigaOpt Optimization in post-eco TNS mode
[03/18 15:20:33    306] Running setup recovery post routing.
[03/18 15:20:33    306] **optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1279.4M, totSessionCpu=0:05:06 **
[03/18 15:20:33    306]   Timing Snapshot: (TGT)
[03/18 15:20:33    306]      Weighted WNS: -922337203685477.625
[03/18 15:20:33    306]       All  PG WNS: 0.000
[03/18 15:20:33    306]       High PG WNS: 0.000
[03/18 15:20:33    306]       All  PG TNS: 0.000
[03/18 15:20:33    306]       High PG TNS: 0.000
[03/18 15:20:33    306]          Tran DRV: 0
[03/18 15:20:33    306]           Cap DRV: 0
[03/18 15:20:33    306]        Fanout DRV: 0
[03/18 15:20:33    306]            Glitch: 0
[03/18 15:20:33    306]    Category Slack: { }
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Checking setup slack degradation ...
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Recovery Manager:
[03/18 15:20:33    306]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.150) - Skip
[03/18 15:20:33    306]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.075) - Skip
[03/18 15:20:33    306]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 15:20:33    306]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Checking DRV degradation...
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Recovery Manager:
[03/18 15:20:33    306]     Tran DRV degradation : 0 (0 -> 0)
[03/18 15:20:33    306]      Cap DRV degradation : 0 (0 -> 0)
[03/18 15:20:33    306]   Fanout DRV degradation : 0 (0 -> 0)
[03/18 15:20:33    306]       Glitch degradation : 0 (0 -> 0)
[03/18 15:20:33    306]   DRV Recovery (Margin: 100) - Skip
[03/18 15:20:33    306] 
[03/18 15:20:33    306] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/18 15:20:33    306] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1279.42M, totSessionCpu=0:05:06 .
[03/18 15:20:33    306] **optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1279.4M, totSessionCpu=0:05:06 **
[03/18 15:20:33    306] 
[03/18 15:20:33    306] **INFO: Starting Blocking QThread with 1 CPU
[03/18 15:20:33    306]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Begin Power Analysis
[03/18 15:20:33    306] 
[03/18 15:20:33    306]     0.00V	    VSS
[03/18 15:20:33    306]     0.90V	    VDD
[03/18 15:20:33    306] Begin Processing Timing Library for Power Calculation
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Begin Processing Timing Library for Power Calculation
[03/18 15:20:33    306] 
[03/18 15:20:33    306] 
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Begin Processing Power Net/Grid for Power Calculation
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=852.04MB/852.04MB)
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Begin Processing Timing Window Data for Power Calculation
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=852.34MB/852.34MB)
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Begin Processing User Attributes
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=852.39MB/852.39MB)
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Begin Processing Signal Activity
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=852.79MB/852.79MB)
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Begin Power Computation
[03/18 15:20:33    306] 
[03/18 15:20:33    306]       ----------------------------------------------------------
[03/18 15:20:33    306]       # of cell(s) missing both power/leakage table: 0
[03/18 15:20:33    306]       # of cell(s) missing power table: 0
[03/18 15:20:33    306]       # of cell(s) missing leakage table: 0
[03/18 15:20:33    306]       # of MSMV cell(s) missing power_level: 0
[03/18 15:20:33    306]       ----------------------------------------------------------
[03/18 15:20:33    306] 
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=853.50MB/853.50MB)
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Begin Processing User Attributes
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=853.50MB/853.50MB)
[03/18 15:20:33    306] 
[03/18 15:20:33    306] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=853.53MB/853.53MB)
[03/18 15:20:33    306] 
[03/18 15:20:33    306]  
_______________________________________________________________________
[03/18 15:20:33    306] **optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1279.4M, totSessionCpu=0:05:06 **
[03/18 15:20:33    306] Latch borrow mode reset to max_borrow
[03/18 15:20:33    306] <optDesign CMD> Restore Using all VT Cells
[03/18 15:20:33    306] Reported timing to dir ./timingReports
[03/18 15:20:33    306] **optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1279.4M, totSessionCpu=0:05:07 **
[03/18 15:20:33    306] Begin: glitch net info
[03/18 15:20:34    306] glitch slack range: number of glitch nets
[03/18 15:20:34    306] glitch slack < -0.32 : 0
[03/18 15:20:34    306] -0.32 < glitch slack < -0.28 : 0
[03/18 15:20:34    306] -0.28 < glitch slack < -0.24 : 0
[03/18 15:20:34    306] -0.24 < glitch slack < -0.2 : 0
[03/18 15:20:34    306] -0.2 < glitch slack < -0.16 : 0
[03/18 15:20:34    306] -0.16 < glitch slack < -0.12 : 0
[03/18 15:20:34    306] -0.12 < glitch slack < -0.08 : 0
[03/18 15:20:34    306] -0.08 < glitch slack < -0.04 : 0
[03/18 15:20:34    306] -0.04 < glitch slack : 0
[03/18 15:20:34    306] End: glitch net info
[03/18 15:20:34    306] ** Profile ** Start :  cpu=0:00:00.0, mem=1336.7M
[03/18 15:20:34    306] ** Profile ** Other data :  cpu=0:00:00.0, mem=1336.7M
[03/18 15:20:34    306] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1336.7M
[03/18 15:20:34    306] ** Profile ** Total reports :  cpu=0:00:00.2, mem=1281.4M
[03/18 15:20:34    306] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1281.4M
[03/18 15:20:34    306] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.184%
       (99.399% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1281.4M
[03/18 15:20:34    306] **optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1279.4M, totSessionCpu=0:05:07 **
[03/18 15:20:34    306]  ReSet Options after AAE Based Opt flow 
[03/18 15:20:34    306] *** Finished optDesign ***
[03/18 15:20:34    306] 
[03/18 15:20:34    306] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:25.7 real=0:00:26.5)
[03/18 15:20:34    306] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/18 15:20:34    306] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:02.6 real=0:00:02.9)
[03/18 15:20:34    306] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:11.7 real=0:00:11.7)
[03/18 15:20:34    306] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:00.2 real=0:00:00.2)
[03/18 15:20:34    306] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[03/18 15:20:34    306] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[03/18 15:20:34    306] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[03/18 15:20:34    306] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.1 real=0:00:03.0)
[03/18 15:20:34    306] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:01.0)
[03/18 15:20:34    306] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 15:20:34    306] Info: pop threads available for lower-level modules during optimization.
[03/18 15:20:34    307] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/18 15:20:34    307] <CMD> saveDesign route.enc
[03/18 15:20:34    307] The in-memory database contained RC information but was not saved. To save 
[03/18 15:20:34    307] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/18 15:20:34    307] so it should only be saved when it is really desired.
[03/18 15:20:34    307] Writing Netlist "route.enc.dat.tmp/sram_w16.v.gz" ...
[03/18 15:20:34    307] Saving AAE Data ...
[03/18 15:20:34    307] Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
[03/18 15:20:34    307] Saving mode setting ...
[03/18 15:20:34    307] Saving global file ...
[03/18 15:20:34    307] Saving floorplan file ...
[03/18 15:20:34    307] Saving Drc markers ...
[03/18 15:20:34    307] ... No Drc file written since there is no markers found.
[03/18 15:20:34    307] Saving placement file ...
[03/18 15:20:34    307] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1279.4M) ***
[03/18 15:20:34    307] Saving route file ...
[03/18 15:20:35    307] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1279.4M) ***
[03/18 15:20:35    307] Saving DEF file ...
[03/18 15:20:35    307] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/18 15:20:35    307] 
[03/18 15:20:35    307] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/18 15:20:35    307] 
[03/18 15:20:35    307] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/18 15:20:36    308] Generated self-contained design route.enc.dat.tmp
[03/18 15:20:36    308] 
[03/18 15:20:36    308] *** Summary of all messages that are not suppressed in this session:
[03/18 15:20:36    308] Severity  ID               Count  Summary                                  
[03/18 15:20:36    308] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/18 15:20:36    308] ERROR     IMPOAX-142           2  %s                                       
[03/18 15:20:36    308] *** Message Summary: 0 warning(s), 3 error(s)
[03/18 15:20:36    308] 
[03/18 17:17:04   1754] <CMD> verifyConnectivity
[03/18 17:17:04   1754] VERIFY_CONNECTIVITY use new engine.
[03/18 17:17:04   1754] 
[03/18 17:17:04   1754] ******** Start: VERIFY CONNECTIVITY ********
[03/18 17:17:04   1754] Start Time: Tue Mar 18 17:17:04 2025
[03/18 17:17:04   1754] 
[03/18 17:17:04   1754] Design Name: sram_w16
[03/18 17:17:04   1754] Database Units: 2000
[03/18 17:17:04   1754] Design Boundary: (0.0000, 0.0000) (221.8000, 221.6000)
[03/18 17:17:04   1754] Error Limit = 1000; Warning Limit = 50
[03/18 17:17:04   1754] Check all nets
[03/18 17:17:05   1754] Net VSS: dangling Wire.
[03/18 17:17:05   1754] 
[03/18 17:17:05   1754] Begin Summary 
[03/18 17:17:05   1754]     40 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[03/18 17:17:05   1754]     40 total info(s) created.
[03/18 17:17:05   1754] End Summary
[03/18 17:17:05   1754] 
[03/18 17:17:05   1754] End Time: Tue Mar 18 17:17:05 2025
[03/18 17:17:05   1754] Time Elapsed: 0:00:01.0
[03/18 17:17:05   1754] 
[03/18 17:17:05   1754] ******** End: VERIFY CONNECTIVITY ********
[03/18 17:17:05   1754]   Verification Complete : 40 Viols.  0 Wrngs.
[03/18 17:17:05   1754]   (CPU Time: 0:00:00.4  MEM: 0.000M)
[03/18 17:17:05   1754] 
[03/18 17:17:15   1756] <CMD> verifyGeometry
[03/18 17:17:15   1756]  *** Starting Verify Geometry (MEM: 1247.1) ***
[03/18 17:17:15   1756] 
[03/18 17:17:15   1756]   VERIFY GEOMETRY ...... Starting Verification
[03/18 17:17:15   1756]   VERIFY GEOMETRY ...... Initializing
[03/18 17:17:15   1756]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/18 17:17:15   1756]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/18 17:17:15   1756]                   ...... bin size: 2880
[03/18 17:17:15   1756]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/18 17:17:21   1762]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 17:17:21   1762]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 17:17:21   1762]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 17:17:21   1762]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 17:17:21   1762]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/18 17:17:21   1762] VG: elapsed time: 6.00
[03/18 17:17:21   1762] Begin Summary ...
[03/18 17:17:21   1762]   Cells       : 0
[03/18 17:17:21   1762]   SameNet     : 0
[03/18 17:17:21   1762]   Wiring      : 0
[03/18 17:17:21   1762]   Antenna     : 0
[03/18 17:17:21   1762]   Short       : 0
[03/18 17:17:21   1762]   Overlap     : 0
[03/18 17:17:21   1762] End Summary
[03/18 17:17:21   1762] 
[03/18 17:17:21   1762]   Verification Complete : 0 Viols.  0 Wrngs.
[03/18 17:17:21   1762] 
[03/18 17:17:21   1762] **********End: VERIFY GEOMETRY**********
[03/18 17:17:21   1762]  *** verify geometry (CPU: 0:00:05.9  MEM: 330.9M)
[03/18 17:17:21   1762] 
[03/18 17:17:27   1764] <CMD> verifyConnectivity
[03/18 17:17:27   1764] VERIFY_CONNECTIVITY use new engine.
[03/18 17:17:27   1764] 
[03/18 17:17:27   1764] ******** Start: VERIFY CONNECTIVITY ********
[03/18 17:17:27   1764] Start Time: Tue Mar 18 17:17:27 2025
[03/18 17:17:27   1764] 
[03/18 17:17:27   1764] Design Name: sram_w16
[03/18 17:17:27   1764] Database Units: 2000
[03/18 17:17:27   1764] Design Boundary: (0.0000, 0.0000) (221.8000, 221.6000)
[03/18 17:17:27   1764] Error Limit = 1000; Warning Limit = 50
[03/18 17:17:27   1764] Check all nets
[03/18 17:17:28   1764] Net VSS: dangling Wire.
[03/18 17:17:28   1764] 
[03/18 17:17:28   1764] Begin Summary 
[03/18 17:17:28   1764]     40 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[03/18 17:17:28   1764]     40 total info(s) created.
[03/18 17:17:28   1764] End Summary
[03/18 17:17:28   1764] 
[03/18 17:17:28   1764] End Time: Tue Mar 18 17:17:28 2025
[03/18 17:17:28   1764] Time Elapsed: 0:00:01.0
[03/18 17:17:28   1764] 
[03/18 17:17:28   1764] ******** End: VERIFY CONNECTIVITY ********
[03/18 17:17:28   1764]   Verification Complete : 40 Viols.  0 Wrngs.
[03/18 17:17:28   1764]   (CPU Time: 0:00:00.4  MEM: 0.000M)
[03/18 17:17:28   1764] 
[03/18 17:28:08   1892] <CMD> streamOut sram_w16.gds2
[03/18 17:28:08   1892] Parse map file...
[03/18 17:28:08   1892] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[03/18 17:28:08   1892] Type 'man IMPOGDS-399' for more detail.
[03/18 17:28:08   1892] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[03/18 17:28:08   1892] Type 'man IMPOGDS-399' for more detail.
[03/18 17:28:08   1892] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[03/18 17:28:08   1892] Type 'man IMPOGDS-399' for more detail.
[03/18 17:28:08   1892] Writing GDSII file ...
[03/18 17:28:08   1892] 	****** db unit per micron = 2000 ******
[03/18 17:28:08   1892] 	****** output gds2 file unit per micron = 2000 ******
[03/18 17:28:08   1892] 	****** unit scaling factor = 1 ******
[03/18 17:28:08   1892] Output for instance
[03/18 17:28:08   1892] Output for bump
[03/18 17:28:08   1892] Output for physical terminals
[03/18 17:28:08   1892] Output for logical terminals
[03/18 17:28:08   1892] Output for regular nets
[03/18 17:28:08   1892] Output for special nets and metal fills
[03/18 17:28:08   1892] Output for via structure generation
[03/18 17:28:08   1892] Statistics for GDS generated (version 3)
[03/18 17:28:08   1892] ----------------------------------------
[03/18 17:28:08   1892] Stream Out Layer Mapping Information:
[03/18 17:28:08   1892] GDS Layer Number          GDS Layer Name
[03/18 17:28:08   1892] ----------------------------------------
[03/18 17:28:08   1892]     170                             COMP
[03/18 17:28:08   1892]     171                          DIEAREA
[03/18 17:28:08   1892]     1                                 CO
[03/18 17:28:08   1892]     2                                 CO
[03/18 17:28:08   1892]     5                                 CO
[03/18 17:28:08   1892]     3                                 CO
[03/18 17:28:08   1892]     4                                 CO
[03/18 17:28:08   1892]     6                                 CO
[03/18 17:28:08   1892]     7                                 CO
[03/18 17:28:08   1892]     8                                 M1
[03/18 17:28:08   1892]     9                                 M1
[03/18 17:28:08   1892]     10                                M1
[03/18 17:28:08   1892]     11                                M1
[03/18 17:28:08   1892]     14                                M1
[03/18 17:28:08   1892]     12                                M1
[03/18 17:28:08   1892]     13                                M1
[03/18 17:28:08   1892]     15                                M1
[03/18 17:28:08   1892]     16                                M1
[03/18 17:28:08   1892]     17                                M1
[03/18 17:28:08   1892]     22                              VIA1
[03/18 17:28:08   1892]     23                              VIA1
[03/18 17:28:08   1892]     26                              VIA1
[03/18 17:28:08   1892]     24                              VIA1
[03/18 17:28:08   1892]     25                              VIA1
[03/18 17:28:08   1892]     27                              VIA1
[03/18 17:28:08   1892]     28                              VIA1
[03/18 17:28:08   1892]     29                                M2
[03/18 17:28:08   1892]     30                                M2
[03/18 17:28:08   1892]     31                                M2
[03/18 17:28:08   1892]     32                                M2
[03/18 17:28:08   1892]     35                                M2
[03/18 17:28:08   1892]     33                                M2
[03/18 17:28:08   1892]     34                                M2
[03/18 17:28:08   1892]     36                                M2
[03/18 17:28:08   1892]     37                                M2
[03/18 17:28:08   1892]     38                                M2
[03/18 17:28:08   1892]     43                              VIA2
[03/18 17:28:08   1892]     44                              VIA2
[03/18 17:28:08   1892]     47                              VIA2
[03/18 17:28:08   1892]     45                              VIA2
[03/18 17:28:08   1892]     46                              VIA2
[03/18 17:28:08   1892]     48                              VIA2
[03/18 17:28:08   1892]     49                              VIA2
[03/18 17:28:08   1892]     50                                M3
[03/18 17:28:08   1892]     51                                M3
[03/18 17:28:08   1892]     52                                M3
[03/18 17:28:08   1892]     53                                M3
[03/18 17:28:08   1892]     56                                M3
[03/18 17:28:08   1892]     54                                M3
[03/18 17:28:08   1892]     55                                M3
[03/18 17:28:08   1892]     57                                M3
[03/18 17:28:08   1892]     58                                M3
[03/18 17:28:08   1892]     59                                M3
[03/18 17:28:08   1892]     64                              VIA3
[03/18 17:28:08   1892]     65                              VIA3
[03/18 17:28:08   1892]     68                              VIA3
[03/18 17:28:08   1892]     66                              VIA3
[03/18 17:28:08   1892]     67                              VIA3
[03/18 17:28:08   1892]     69                              VIA3
[03/18 17:28:08   1892]     70                              VIA3
[03/18 17:28:08   1892]     71                                M4
[03/18 17:28:08   1892]     72                                M4
[03/18 17:28:08   1892]     73                                M4
[03/18 17:28:08   1892]     74                                M4
[03/18 17:28:08   1892]     77                                M4
[03/18 17:28:08   1892]     75                                M4
[03/18 17:28:08   1892]     76                                M4
[03/18 17:28:08   1892]     78                                M4
[03/18 17:28:08   1892]     79                                M4
[03/18 17:28:08   1892]     80                                M4
[03/18 17:28:08   1892]     85                              VIA4
[03/18 17:28:08   1892]     86                              VIA4
[03/18 17:28:08   1892]     89                              VIA4
[03/18 17:28:08   1892]     87                              VIA4
[03/18 17:28:08   1892]     88                              VIA4
[03/18 17:28:08   1892]     90                              VIA4
[03/18 17:28:08   1892]     91                              VIA4
[03/18 17:28:08   1892]     92                                M5
[03/18 17:28:08   1892]     93                                M5
[03/18 17:28:08   1892]     94                                M5
[03/18 17:28:08   1892]     95                                M5
[03/18 17:28:08   1892]     98                                M5
[03/18 17:28:08   1892]     96                                M5
[03/18 17:28:08   1892]     97                                M5
[03/18 17:28:08   1892]     99                                M5
[03/18 17:28:08   1892]     100                               M5
[03/18 17:28:08   1892]     101                               M5
[03/18 17:28:08   1892]     106                             VIA5
[03/18 17:28:08   1892]     107                             VIA5
[03/18 17:28:08   1892]     110                             VIA5
[03/18 17:28:08   1892]     108                             VIA5
[03/18 17:28:08   1892]     109                             VIA5
[03/18 17:28:08   1892]     111                             VIA5
[03/18 17:28:08   1892]     112                             VIA5
[03/18 17:28:08   1892]     113                               M6
[03/18 17:28:08   1892]     114                               M6
[03/18 17:28:08   1892]     115                               M6
[03/18 17:28:08   1892]     116                               M6
[03/18 17:28:08   1892]     119                               M6
[03/18 17:28:08   1892]     117                               M6
[03/18 17:28:08   1892]     118                               M6
[03/18 17:28:08   1892]     120                               M6
[03/18 17:28:08   1892]     121                               M6
[03/18 17:28:08   1892]     122                               M6
[03/18 17:28:08   1892]     127                             VIA6
[03/18 17:28:08   1892]     128                             VIA6
[03/18 17:28:08   1892]     131                             VIA6
[03/18 17:28:08   1892]     129                             VIA6
[03/18 17:28:08   1892]     130                             VIA6
[03/18 17:28:08   1892]     132                             VIA6
[03/18 17:28:08   1892]     133                             VIA6
[03/18 17:28:08   1892]     134                               M7
[03/18 17:28:08   1892]     135                               M7
[03/18 17:28:08   1892]     136                               M7
[03/18 17:28:08   1892]     137                               M7
[03/18 17:28:08   1892]     140                               M7
[03/18 17:28:08   1892]     138                               M7
[03/18 17:28:08   1892]     139                               M7
[03/18 17:28:08   1892]     141                               M7
[03/18 17:28:08   1892]     142                               M7
[03/18 17:28:08   1892]     143                               M7
[03/18 17:28:08   1892]     148                             VIA7
[03/18 17:28:08   1892]     149                             VIA7
[03/18 17:28:08   1892]     152                             VIA7
[03/18 17:28:08   1892]     150                             VIA7
[03/18 17:28:08   1892]     151                             VIA7
[03/18 17:28:08   1892]     153                             VIA7
[03/18 17:28:08   1892]     154                             VIA7
[03/18 17:28:08   1892]     155                               M8
[03/18 17:28:08   1892]     156                               M8
[03/18 17:28:08   1892]     157                               M8
[03/18 17:28:08   1892]     158                               M8
[03/18 17:28:08   1892]     161                               M8
[03/18 17:28:08   1892]     159                               M8
[03/18 17:28:08   1892]     160                               M8
[03/18 17:28:08   1892]     162                               M8
[03/18 17:28:08   1892]     163                               M8
[03/18 17:28:08   1892]     164                               M8
[03/18 17:28:08   1892]     18                                M1
[03/18 17:28:08   1892]     19                                M1
[03/18 17:28:08   1892]     20                                M1
[03/18 17:28:08   1892]     21                                M1
[03/18 17:28:08   1892]     39                                M2
[03/18 17:28:08   1892]     40                                M2
[03/18 17:28:08   1892]     41                                M2
[03/18 17:28:08   1892]     42                                M2
[03/18 17:28:08   1892]     60                                M3
[03/18 17:28:08   1892]     61                                M3
[03/18 17:28:08   1892]     62                                M3
[03/18 17:28:08   1892]     63                                M3
[03/18 17:28:08   1892]     81                                M4
[03/18 17:28:08   1892]     82                                M4
[03/18 17:28:08   1892]     83                                M4
[03/18 17:28:08   1892]     84                                M4
[03/18 17:28:08   1892]     102                               M5
[03/18 17:28:08   1892]     103                               M5
[03/18 17:28:08   1892]     104                               M5
[03/18 17:28:08   1892]     105                               M5
[03/18 17:28:08   1892]     123                               M6
[03/18 17:28:08   1892]     124                               M6
[03/18 17:28:08   1892]     125                               M6
[03/18 17:28:08   1892]     126                               M6
[03/18 17:28:08   1892]     144                               M7
[03/18 17:28:08   1892]     145                               M7
[03/18 17:28:08   1892]     146                               M7
[03/18 17:28:08   1892]     147                               M7
[03/18 17:28:08   1892]     165                               M8
[03/18 17:28:08   1892]     166                               M8
[03/18 17:28:08   1892]     167                               M8
[03/18 17:28:08   1892]     168                               M8
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] Stream Out Information Processed for GDS version 3:
[03/18 17:28:08   1892] Units: 2000 DBU
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] Object                             Count
[03/18 17:28:08   1892] ----------------------------------------
[03/18 17:28:08   1892] Instances                          13148
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] Ports/Pins                           261
[03/18 17:28:08   1892]     metal layer M2                   255
[03/18 17:28:08   1892]     metal layer M3                     6
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] Nets                               68897
[03/18 17:28:08   1892]     metal layer M1                    98
[03/18 17:28:08   1892]     metal layer M2                 37676
[03/18 17:28:08   1892]     metal layer M3                 25384
[03/18 17:28:08   1892]     metal layer M4                  5739
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892]     Via Instances                  35468
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] Special Nets                         222
[03/18 17:28:08   1892]     metal layer M1                   183
[03/18 17:28:08   1892]     metal layer M4                    39
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892]     Via Instances                   7380
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] Metal Fills                            0
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892]     Via Instances                      0
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] Metal FillOPCs                         0
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892]     Via Instances                      0
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] Text                                4145
[03/18 17:28:08   1892]     metal layer M1                    13
[03/18 17:28:08   1892]     metal layer M2                  3974
[03/18 17:28:08   1892]     metal layer M3                   147
[03/18 17:28:08   1892]     metal layer M4                    11
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] Blockages                              0
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] Custom Text                            0
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] Custom Box                             0
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] Trim Metal                             0
[03/18 17:28:08   1892] 
[03/18 17:28:08   1892] ######Streamout is finished!
[03/18 17:28:08   1892] <CMD> write_lef_abstract -stripePin -PGPinLayers 4 -extractBlockPGPinLayers 4 sram_w16.lef -specifyTopLayer 4
[03/18 17:28:08   1892] <CMD> defOut -netlist -routing sram_w16.def
[03/18 17:28:08   1892] Writing DEF file 'sram_w16.def', current time is Tue Mar 18 17:28:08 2025 ...
[03/18 17:28:08   1892] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/18 17:28:08   1892] DEF file 'sram_w16.def' is written, current time is Tue Mar 18 17:28:08 2025 ...
[03/18 17:28:08   1892] <CMD> saveNetlist sram_w16.pnr.v
[03/18 17:28:08   1892] Writing Netlist "sram_w16.pnr.v" ...
[03/18 17:28:08   1892] <CMD> setAnalysisMode -setup
[03/18 17:28:08   1892] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/18 17:28:08   1892] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/18 17:28:09   1893] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/18 17:28:09   1893] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/18 17:28:09   1893] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 17:28:09   1893] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 17:28:09   1893] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 17:28:09   1893] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 17:28:09   1893] Importing multi-corner RC tables ... 
[03/18 17:28:09   1893] Summary of Active RC-Corners : 
[03/18 17:28:09   1893]  
[03/18 17:28:09   1893]  Analysis View: WC_VIEW
[03/18 17:28:09   1893]     RC-Corner Name        : Cmax
[03/18 17:28:09   1893]     RC-Corner Index       : 0
[03/18 17:28:09   1893]     RC-Corner Temperature : 125 Celsius
[03/18 17:28:09   1893]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/18 17:28:09   1893]     RC-Corner PreRoute Res Factor         : 1
[03/18 17:28:09   1893]     RC-Corner PreRoute Cap Factor         : 1
[03/18 17:28:09   1893]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 17:28:09   1893]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 17:28:09   1893]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 17:28:09   1893]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 17:28:09   1893]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 17:28:09   1893]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 17:28:09   1893]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 17:28:09   1893] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 17:28:09   1893] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/18 17:28:09   1893] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1551.148M)
[03/18 17:28:09   1893] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 17:28:09   1893] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1551.148M)
[03/18 17:28:09   1893] *Info: initialize multi-corner CTS.
[03/18 17:28:09   1893] Reading timing constraints file './constraints/sram_w16.sdc' ...
[03/18 17:28:09   1893] Current (total cpu=0:31:34, real=2:15:42, peak res=986.2M, current mem=1186.4M)
[03/18 17:28:09   1893] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ./constraints/sram_w16.sdc, Line 7).
[03/18 17:28:09   1893] 
[03/18 17:28:09   1893] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File ./constraints/sram_w16.sdc, Line 7).
[03/18 17:28:09   1893] 
[03/18 17:28:09   1893] **ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File ./constraints/sram_w16.sdc, Line 7).
[03/18 17:28:09   1893] 
[03/18 17:28:09   1893] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ./constraints/sram_w16.sdc, Line 9).
[03/18 17:28:09   1893] 
[03/18 17:28:09   1893] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File ./constraints/sram_w16.sdc, Line 9).
[03/18 17:28:09   1893] 
[03/18 17:28:09   1893] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File ./constraints/sram_w16.sdc, Line 9).
[03/18 17:28:09   1893] 
[03/18 17:28:09   1893] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ./constraints/sram_w16.sdc, Line 10).
[03/18 17:28:09   1893] 
[03/18 17:28:09   1893] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File ./constraints/sram_w16.sdc, Line 10).
[03/18 17:28:09   1893] 
[03/18 17:28:09   1893] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File ./constraints/sram_w16.sdc, Line 10).
[03/18 17:28:09   1893] 
[03/18 17:28:09   1893] INFO (CTE): Reading of timing constraints file ./constraints/sram_w16.sdc completed, with 3 Warnings and 6 Errors.
[03/18 17:28:09   1893] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=577.5M, current mem=1189.1M)
[03/18 17:28:09   1893] Current (total cpu=0:31:34, real=2:15:42, peak res=986.2M, current mem=1189.1M)
[03/18 17:28:09   1893] Summary for sequential cells idenfication: 
[03/18 17:28:09   1893] Identified SBFF number: 199
[03/18 17:28:09   1893] Identified MBFF number: 0
[03/18 17:28:09   1893] Not identified SBFF number: 0
[03/18 17:28:09   1893] Not identified MBFF number: 0
[03/18 17:28:09   1893] Number of sequential cells which are not FFs: 104
[03/18 17:28:09   1893] 
[03/18 17:28:09   1893] Total number of combinational cells: 492
[03/18 17:28:09   1893] Total number of sequential cells: 303
[03/18 17:28:09   1893] Total number of tristate cells: 11
[03/18 17:28:09   1893] Total number of level shifter cells: 0
[03/18 17:28:09   1893] Total number of power gating cells: 0
[03/18 17:28:09   1893] Total number of isolation cells: 0
[03/18 17:28:09   1893] Total number of power switch cells: 0
[03/18 17:28:09   1893] Total number of pulse generator cells: 0
[03/18 17:28:09   1893] Total number of always on buffers: 0
[03/18 17:28:09   1893] Total number of retention cells: 0
[03/18 17:28:09   1893] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/18 17:28:09   1893] Total number of usable buffers: 18
[03/18 17:28:09   1893] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/18 17:28:09   1893] Total number of unusable buffers: 9
[03/18 17:28:09   1893] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/18 17:28:09   1893] Total number of usable inverters: 18
[03/18 17:28:09   1893] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/18 17:28:09   1893] Total number of unusable inverters: 9
[03/18 17:28:09   1893] List of identified usable delay cells:
[03/18 17:28:09   1893] Total number of identified usable delay cells: 0
[03/18 17:28:09   1893] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/18 17:28:09   1893] Total number of identified unusable delay cells: 9
[03/18 17:28:09   1893] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/18 17:28:09   1893] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/18 17:28:09   1893] Starting SI iteration 1 using Infinite Timing Windows
[03/18 17:28:09   1893] Begin IPO call back ...
[03/18 17:28:09   1893] End IPO call back ...
[03/18 17:28:10   1893] #################################################################################
[03/18 17:28:10   1893] # Design Stage: PostRoute
[03/18 17:28:10   1893] # Design Name: sram_w16
[03/18 17:28:10   1893] # Design Mode: 65nm
[03/18 17:28:10   1893] # Analysis Mode: MMMC OCV 
[03/18 17:28:10   1893] # Parasitics Mode: SPEF/RCDB
[03/18 17:28:10   1893] # Signoff Settings: SI On 
[03/18 17:28:10   1893] #################################################################################
[03/18 17:28:10   1893] Setting infinite Tws ...
[03/18 17:28:10   1893] First Iteration Infinite Tw... 
[03/18 17:28:10   1893] Topological Sorting (CPU = 0:00:00.0, MEM = 1233.3M, InitMEM = 1233.3M)
[03/18 17:28:10   1894] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 17:28:10   1894] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1243.3M)
[03/18 17:28:11   1895] AAE_INFO-618: Total number of nets in the design is 3886,  97.4 percent of the nets selected for SI analysis
[03/18 17:28:12   1895] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/18 17:28:12   1895] End delay calculation. (MEM=1310.11 CPU=0:00:01.1 REAL=0:00:02.0)
[03/18 17:28:12   1895] Save waveform /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/.AAE_L2K3lu/.AAE_27089/waveform.data...
[03/18 17:28:12   1895] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1310.1M) ***
[03/18 17:28:12   1895] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1310.1M)
[03/18 17:28:12   1895] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 17:28:12   1895] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1310.1M)
[03/18 17:28:12   1895] Starting SI iteration 2
[03/18 17:28:12   1896] AAE_INFO-618: Total number of nets in the design is 3886,  2.8 percent of the nets selected for SI analysis
[03/18 17:28:12   1896] End delay calculation. (MEM=1278.1 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 17:28:12   1896] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1278.1M) ***
[03/18 17:28:12   1896] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/18 17:28:12   1896] <CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
[03/18 17:28:12   1896] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/18 17:28:12   1896] Starting SI iteration 1 using Infinite Timing Windows
[03/18 17:28:13   1896] #################################################################################
[03/18 17:28:13   1896] # Design Stage: PostRoute
[03/18 17:28:13   1896] # Design Name: sram_w16
[03/18 17:28:13   1896] # Design Mode: 65nm
[03/18 17:28:13   1896] # Analysis Mode: MMMC OCV 
[03/18 17:28:13   1896] # Parasitics Mode: SPEF/RCDB
[03/18 17:28:13   1896] # Signoff Settings: SI On 
[03/18 17:28:13   1896] #################################################################################
[03/18 17:28:13   1896] Setting infinite Tws ...
[03/18 17:28:13   1896] First Iteration Infinite Tw... 
[03/18 17:28:13   1896] Topological Sorting (CPU = 0:00:00.0, MEM = 1284.0M, InitMEM = 1284.0M)
[03/18 17:28:14   1897] AAE_INFO-618: Total number of nets in the design is 3886,  97.4 percent of the nets selected for SI analysis
[03/18 17:28:14   1898] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 17:28:14   1898] End delay calculation. (MEM=1324.11 CPU=0:00:01.0 REAL=0:00:01.0)
[03/18 17:28:14   1898] Save waveform /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/.AAE_L2K3lu/.AAE_27089/waveform.data...
[03/18 17:28:14   1898] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1324.1M) ***
[03/18 17:28:14   1898] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1324.1M)
[03/18 17:28:14   1898] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 17:28:14   1898] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1324.1M)
[03/18 17:28:14   1898] Starting SI iteration 2
[03/18 17:28:14   1898] AAE_INFO-618: Total number of nets in the design is 3886,  2.8 percent of the nets selected for SI analysis
[03/18 17:28:14   1898] End delay calculation. (MEM=1292.11 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 17:28:14   1898] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1292.1M) ***
[03/18 17:28:14   1898] <CMD> setAnalysisMode -hold
[03/18 17:28:14   1898] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[03/18 17:28:14   1898] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[03/18 17:28:14   1898] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/18 17:28:14   1898] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/18 17:28:14   1898] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 17:28:14   1898] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 17:28:14   1898] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 17:28:14   1898] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 17:28:14   1898] Importing multi-corner RC tables ... 
[03/18 17:28:14   1898] Summary of Active RC-Corners : 
[03/18 17:28:14   1898]  
[03/18 17:28:14   1898]  Analysis View: BC_VIEW
[03/18 17:28:14   1898]     RC-Corner Name        : Cmin
[03/18 17:28:14   1898]     RC-Corner Index       : 0
[03/18 17:28:14   1898]     RC-Corner Temperature : -40 Celsius
[03/18 17:28:14   1898]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/18 17:28:14   1898]     RC-Corner PreRoute Res Factor         : 1
[03/18 17:28:14   1898]     RC-Corner PreRoute Cap Factor         : 1
[03/18 17:28:14   1898]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 17:28:14   1898]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 17:28:14   1898]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 17:28:14   1898]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 17:28:14   1898]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 17:28:14   1898]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 17:28:14   1898]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 17:28:14   1898] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 4410 times net's RC data read were performed.
[03/18 17:28:14   1898] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[03/18 17:28:15   1898] *Info: initialize multi-corner CTS.
[03/18 17:28:15   1898] Reading timing constraints file './constraints/sram_w16.sdc' ...
[03/18 17:28:15   1898] Current (total cpu=0:31:39, real=2:15:48, peak res=986.2M, current mem=1164.2M)
[03/18 17:28:15   1898] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ./constraints/sram_w16.sdc, Line 7).
[03/18 17:28:15   1898] 
[03/18 17:28:15   1898] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File ./constraints/sram_w16.sdc, Line 7).
[03/18 17:28:15   1898] 
[03/18 17:28:15   1898] **ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File ./constraints/sram_w16.sdc, Line 7).
[03/18 17:28:15   1898] 
[03/18 17:28:15   1898] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ./constraints/sram_w16.sdc, Line 9).
[03/18 17:28:15   1898] 
[03/18 17:28:15   1898] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File ./constraints/sram_w16.sdc, Line 9).
[03/18 17:28:15   1898] 
[03/18 17:28:15   1898] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File ./constraints/sram_w16.sdc, Line 9).
[03/18 17:28:15   1898] 
[03/18 17:28:15   1898] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ./constraints/sram_w16.sdc, Line 10).
[03/18 17:28:15   1898] 
[03/18 17:28:15   1898] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File ./constraints/sram_w16.sdc, Line 10).
[03/18 17:28:15   1898] 
[03/18 17:28:15   1898] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File ./constraints/sram_w16.sdc, Line 10).
[03/18 17:28:15   1898] 
[03/18 17:28:15   1898] INFO (CTE): Reading of timing constraints file ./constraints/sram_w16.sdc completed, with 3 Warnings and 6 Errors.
[03/18 17:28:15   1898] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=573.7M, current mem=1166.9M)
[03/18 17:28:15   1899] Current (total cpu=0:31:39, real=2:15:48, peak res=986.2M, current mem=1166.9M)
[03/18 17:28:15   1899] Summary for sequential cells idenfication: 
[03/18 17:28:15   1899] Identified SBFF number: 199
[03/18 17:28:15   1899] Identified MBFF number: 0
[03/18 17:28:15   1899] Not identified SBFF number: 0
[03/18 17:28:15   1899] Not identified MBFF number: 0
[03/18 17:28:15   1899] Number of sequential cells which are not FFs: 104
[03/18 17:28:15   1899] 
[03/18 17:28:15   1899] Total number of combinational cells: 492
[03/18 17:28:15   1899] Total number of sequential cells: 303
[03/18 17:28:15   1899] Total number of tristate cells: 11
[03/18 17:28:15   1899] Total number of level shifter cells: 0
[03/18 17:28:15   1899] Total number of power gating cells: 0
[03/18 17:28:15   1899] Total number of isolation cells: 0
[03/18 17:28:15   1899] Total number of power switch cells: 0
[03/18 17:28:15   1899] Total number of pulse generator cells: 0
[03/18 17:28:15   1899] Total number of always on buffers: 0
[03/18 17:28:15   1899] Total number of retention cells: 0
[03/18 17:28:15   1899] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/18 17:28:15   1899] Total number of usable buffers: 18
[03/18 17:28:15   1899] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/18 17:28:15   1899] Total number of unusable buffers: 9
[03/18 17:28:15   1899] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/18 17:28:15   1899] Total number of usable inverters: 18
[03/18 17:28:15   1899] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/18 17:28:15   1899] Total number of unusable inverters: 9
[03/18 17:28:15   1899] List of identified usable delay cells:
[03/18 17:28:15   1899] Total number of identified usable delay cells: 0
[03/18 17:28:15   1899] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/18 17:28:15   1899] Total number of identified unusable delay cells: 9
[03/18 17:28:15   1899] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/18 17:28:15   1899] <CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
[03/18 17:28:15   1899] Starting SI iteration 1 using Infinite Timing Windows
[03/18 17:28:15   1899] #################################################################################
[03/18 17:28:15   1899] # Design Stage: PostRoute
[03/18 17:28:15   1899] # Design Name: sram_w16
[03/18 17:28:15   1899] # Design Mode: 65nm
[03/18 17:28:15   1899] # Analysis Mode: MMMC OCV 
[03/18 17:28:15   1899] # Parasitics Mode: No SPEF/RCDB
[03/18 17:28:15   1899] # Signoff Settings: SI On 
[03/18 17:28:15   1899] #################################################################################
[03/18 17:28:15   1899] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/18 17:28:15   1899] Extraction called for design 'sram_w16' of instances=13148 and nets=3886 using extraction engine 'postRoute' at effort level 'low' .
[03/18 17:28:15   1899] PostRoute (effortLevel low) RC Extraction called for design sram_w16.
[03/18 17:28:15   1899] RC Extraction called in multi-corner(1) mode.
[03/18 17:28:15   1899] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 17:28:15   1899] Process corner(s) are loaded.
[03/18 17:28:15   1899]  Corner: Cmin
[03/18 17:28:15   1899] extractDetailRC Option : -outfile /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d -maxResLength 200  -extended
[03/18 17:28:15   1899] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 17:28:15   1899]       RC Corner Indexes            0   
[03/18 17:28:15   1899] Capacitance Scaling Factor   : 1.00000 
[03/18 17:28:15   1899] Coupling Cap. Scaling Factor : 1.00000 
[03/18 17:28:15   1899] Resistance Scaling Factor    : 1.00000 
[03/18 17:28:15   1899] Clock Cap. Scaling Factor    : 1.00000 
[03/18 17:28:15   1899] Clock Res. Scaling Factor    : 1.00000 
[03/18 17:28:15   1899] Shrink Factor                : 1.00000
[03/18 17:28:15   1899] Initializing multi-corner capacitance tables ... 
[03/18 17:28:15   1899] Initializing multi-corner resistance tables ...
[03/18 17:28:15   1899] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1193.5M)
[03/18 17:28:15   1899] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for storing RC.
[03/18 17:28:15   1899] Extracted 10.0028% (CPU Time= 0:00:00.1  MEM= 1236.0M)
[03/18 17:28:15   1899] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 1260.0M)
[03/18 17:28:15   1899] Extracted 30.0022% (CPU Time= 0:00:00.2  MEM= 1260.0M)
[03/18 17:28:15   1899] Extracted 40.0019% (CPU Time= 0:00:00.2  MEM= 1260.0M)
[03/18 17:28:15   1899] Extracted 50.0031% (CPU Time= 0:00:00.3  MEM= 1260.0M)
[03/18 17:28:15   1899] Extracted 60.0028% (CPU Time= 0:00:00.3  MEM= 1260.0M)
[03/18 17:28:15   1899] Extracted 70.0025% (CPU Time= 0:00:00.3  MEM= 1260.0M)
[03/18 17:28:16   1899] Extracted 80.0022% (CPU Time= 0:00:00.4  MEM= 1260.0M)
[03/18 17:28:16   1899] Extracted 90.0019% (CPU Time= 0:00:00.4  MEM= 1260.0M)
[03/18 17:28:16   1899] Extracted 100% (CPU Time= 0:00:00.7  MEM= 1264.0M)
[03/18 17:28:16   1900] Number of Extracted Resistors     : 104372
[03/18 17:28:16   1900] Number of Extracted Ground Cap.   : 103731
[03/18 17:28:16   1900] Number of Extracted Coupling Cap. : 191448
[03/18 17:28:16   1900] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 17:28:16   1900] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 17:28:16   1900]  Corner: Cmin
[03/18 17:28:16   1900] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1252.0M)
[03/18 17:28:16   1900] Creating parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb_Filter.rcdb.d' for storing RC.
[03/18 17:28:16   1900] Closing parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d'. 3884 times net's RC data read were performed.
[03/18 17:28:16   1900] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1251.977M)
[03/18 17:28:16   1900] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 17:28:16   1900] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1251.977M)
[03/18 17:28:16   1900] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1251.977M)
[03/18 17:28:16   1900] Setting infinite Tws ...
[03/18 17:28:16   1900] First Iteration Infinite Tw... 
[03/18 17:28:16   1900] Topological Sorting (CPU = 0:00:00.0, MEM = 1259.0M, InitMEM = 1259.0M)
[03/18 17:28:16   1900] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 17:28:16   1900] Initializing multi-corner capacitance tables ... 
[03/18 17:28:16   1900] Initializing multi-corner resistance tables ...
[03/18 17:28:17   1901] Opening parasitic data file '/tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/sram_w16_27089_UaUA5g.rcdb.d' for reading.
[03/18 17:28:17   1901] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1267.1M)
[03/18 17:28:18   1901] AAE_INFO-618: Total number of nets in the design is 3886,  97.4 percent of the nets selected for SI analysis
[03/18 17:28:18   1902] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 17:28:18   1902] End delay calculation. (MEM=1333.82 CPU=0:00:00.9 REAL=0:00:01.0)
[03/18 17:28:18   1902] Save waveform /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/.AAE_Xz8Rn2/.AAE_27089/waveform.data...
[03/18 17:28:18   1902] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1333.8M) ***
[03/18 17:28:18   1902] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1333.8M)
[03/18 17:28:18   1902] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 17:28:18   1902] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1333.8M)
[03/18 17:28:18   1902] Starting SI iteration 2
[03/18 17:28:18   1902] AAE_INFO-618: Total number of nets in the design is 3886,  2.0 percent of the nets selected for SI analysis
[03/18 17:28:18   1902] End delay calculation. (MEM=1301.81 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 17:28:18   1902] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1301.8M) ***
[03/18 17:28:18   1902] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/18 17:28:19   1902] <CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
[03/18 17:28:19   1902] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/18 17:28:19   1902] Starting SI iteration 1 using Infinite Timing Windows
[03/18 17:28:19   1903] #################################################################################
[03/18 17:28:19   1903] # Design Stage: PostRoute
[03/18 17:28:19   1903] # Design Name: sram_w16
[03/18 17:28:19   1903] # Design Mode: 65nm
[03/18 17:28:19   1903] # Analysis Mode: MMMC OCV 
[03/18 17:28:19   1903] # Parasitics Mode: SPEF/RCDB
[03/18 17:28:19   1903] # Signoff Settings: SI On 
[03/18 17:28:19   1903] #################################################################################
[03/18 17:28:19   1903] Setting infinite Tws ...
[03/18 17:28:19   1903] First Iteration Infinite Tw... 
[03/18 17:28:19   1903] Topological Sorting (CPU = 0:00:00.0, MEM = 1293.7M, InitMEM = 1293.7M)
[03/18 17:28:20   1903] AAE_INFO-618: Total number of nets in the design is 3886,  97.4 percent of the nets selected for SI analysis
[03/18 17:28:20   1904] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 17:28:20   1904] End delay calculation. (MEM=1329.82 CPU=0:00:00.9 REAL=0:00:01.0)
[03/18 17:28:20   1904] Save waveform /tmp/innovus_temp_27089_ieng6-ece-01.ucsd.edu_jmsin_nUF9Lr/.AAE_Xz8Rn2/.AAE_27089/waveform.data...
[03/18 17:28:20   1904] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1329.8M) ***
[03/18 17:28:20   1904] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1329.8M)
[03/18 17:28:20   1904] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 17:28:20   1904] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1329.8M)
[03/18 17:28:20   1904] Starting SI iteration 2
[03/18 17:28:20   1904] AAE_INFO-618: Total number of nets in the design is 3886,  2.0 percent of the nets selected for SI analysis
[03/18 17:28:20   1904] End delay calculation. (MEM=1297.81 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 17:28:20   1904] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1297.8M) ***
[03/18 17:28:56   1911] 
[03/18 17:28:56   1911] *** Memory Usage v#1 (Current mem = 1226.414M, initial mem = 149.258M) ***
[03/18 17:28:56   1911] 
[03/18 17:28:56   1911] *** Summary of all messages that are not suppressed in this session:
[03/18 17:28:56   1911] Severity  ID               Count  Summary                                  
[03/18 17:28:56   1911] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/18 17:28:56   1911] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/18 17:28:56   1911] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/18 17:28:56   1911] WARNING   IMPPTN-3034          2  Only editPin command should be used with...
[03/18 17:28:56   1911] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/18 17:28:56   1911] WARNING   IMPOGDS-399          3   Only %d layer(s) (%s) of a %s object is...
[03/18 17:28:56   1911] WARNING   IMPEXT-2710          4  Basic Cap table for layer M%d is ignored...
[03/18 17:28:56   1911] WARNING   IMPEXT-2760          4  Layer M%d specified in the cap table is ...
[03/18 17:28:56   1911] WARNING   IMPEXT-2771          4  Via %s specified in the cap table is ign...
[03/18 17:28:56   1911] WARNING   IMPEXT-2801          4  Resistance values are not provided in th...
[03/18 17:28:56   1911] WARNING   IMPEXT-3442         12  The version of the capacitance table fil...
[03/18 17:28:56   1911] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/18 17:28:56   1911] WARNING   IMPEXT-3503          1  The corner setup has changed in the MMMC...
[03/18 17:28:56   1911] WARNING   IMPEXT-3518          8  The lower process node is set (using com...
[03/18 17:28:56   1911] ERROR     IMPSYT-6245          3  Error %s, while saving MS constraint fil...
[03/18 17:28:56   1911] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/18 17:28:56   1911] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/18 17:28:56   1911] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[03/18 17:28:56   1911] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/18 17:28:56   1911] ERROR     IMPSP-9022           5  Command '%s' completed with some error(s...
[03/18 17:28:56   1911] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/18 17:28:56   1911] ERROR     IMPSP-2002           5  Density too high (%.1f%%), stopping deta...
[03/18 17:28:56   1911] WARNING   IMPOPT-3080          1  All delay cells are dont_use. Buffers wi...
[03/18 17:28:56   1911] WARNING   IMPOPT-3663          4  Power view is not set. First setup analy...
[03/18 17:28:56   1911] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[03/18 17:28:56   1911] ERROR     IMPOPT-310           1  Design density (%.2f%%) exceeds/equals l...
[03/18 17:28:56   1911] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/18 17:28:56   1911] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[03/18 17:28:56   1911] WARNING   IMPOPT-3564          4  The following cells are set dont_use tem...
[03/18 17:28:56   1911] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[03/18 17:28:56   1911] ERROR     IMPCCOPT-2004        1  Cannot run '%s' as no clock trees are de...
[03/18 17:28:56   1911] ERROR     IMPCCOPT-4082        2  No timing clocks found therefore cannot ...
[03/18 17:28:56   1911] ERROR     IMPOAX-142           9  %s                                       
[03/18 17:28:56   1911] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/18 17:28:56   1911] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/18 17:28:56   1911] WARNING   IMPTCM-70            2  Option "%s" for command %s is obsolete a...
[03/18 17:28:56   1911] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/18 17:28:56   1911] *** Message Summary: 1694 warning(s), 29 error(s)
[03/18 17:28:56   1911] 
[03/18 17:28:56   1911] --- Ending "Innovus" (totcpu=0:31:51, real=2:16:29, mem=1226.4M) ---
