	component nios is
		port (
			clk_clk           : in  std_logic                     := 'X';             -- clk
			lcd_config_export : out std_logic_vector(1 downto 0);                     -- export
			lcd_crc_export    : out std_logic_vector(31 downto 0);                    -- export
			lcd_reset_export  : out std_logic;                                        -- export
			lcd_stats_export  : out std_logic;                                        -- export
			rs232_rx_export   : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			rs232_tx_export   : out std_logic_vector(7 downto 0);                     -- export
			rx_options_export : out std_logic_vector(7 downto 0);                     -- export
			rx_parity_export  : in  std_logic                     := 'X';             -- export
			rx_read_in_port   : in  std_logic                     := 'X';             -- in_port
			rx_read_out_port  : out std_logic                                         -- out_port
		);
	end component nios;

