<module name="MCU_CTRL_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG0_PID" acronym="CFG0_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x19" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1" acronym="CFG0_MMR_CFG1" offset="0x8" width="32" description="">
		<bitfield id="MMR_CFG1_PROXY_EN" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing actived" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS" width="8" begin="7" end="0" resetval="0x223" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK0_KICK0" acronym="CFG0_LOCK0_KICK0" offset="0x1008" width="32" description="">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1" acronym="CFG0_LOCK0_KICK1" offset="0x100C" width="32" description="">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status" acronym="CFG0_intr_raw_status" offset="0x1010" width="32" description="">
		<bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear" acronym="CFG0_intr_enabled_status_clear" offset="0x1014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable" acronym="CFG0_intr_enable" offset="0x1018" width="32" description="">
		<bitfield id="PROXY_ERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear" acronym="CFG0_intr_enable_clear" offset="0x101C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi" acronym="CFG0_eoi" offset="0x1020" width="32" description="">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address" acronym="CFG0_fault_address" offset="0x1024" width="32" description="">
		<bitfield id="FAULT_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status" acronym="CFG0_fault_type_status" offset="0x1028" width="32" description="">
		<bitfield id="FAULT_NS" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status" acronym="CFG0_fault_attr_status" offset="0x102C" width="32" description="">
		<bitfield id="FAULT_XID" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear" acronym="CFG0_fault_clear" offset="0x1030" width="32" description="">
		<bitfield id="FAULT_CLR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0_READONLY" acronym="CFG0_CLAIMREG_P0_R0_READONLY" offset="0x1100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PID_PROXY" acronym="CFG0_PID_PROXY" offset="0x2000" width="32" description="">
		<bitfield id="PID_MSB16_PROXY" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC_PROXY" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR_PROXY" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM_PROXY" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR_PROXY" width="6" begin="5" end="0" resetval="0x19" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1_PROXY" acronym="CFG0_MMR_CFG1_PROXY" offset="0x2008" width="32" description="">
		<bitfield id="MMR_CFG1_PROXY_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing actived" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS_PROXY" width="8" begin="7" end="0" resetval="0x223" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK0_KICK0_PROXY" acronym="CFG0_LOCK0_KICK0_PROXY" offset="0x3008" width="32" description="">
		<bitfield id="LOCK0_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1_PROXY" acronym="CFG0_LOCK0_KICK1_PROXY" offset="0x300C" width="32" description="">
		<bitfield id="LOCK0_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status_PROXY" acronym="CFG0_intr_raw_status_PROXY" offset="0x3010" width="32" description="">
		<bitfield id="PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear_PROXY" acronym="CFG0_intr_enabled_status_clear_PROXY" offset="0x3014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable_PROXY" acronym="CFG0_intr_enable_PROXY" offset="0x3018" width="32" description="">
		<bitfield id="PROXY_ERR_EN_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear_PROXY" acronym="CFG0_intr_enable_clear_PROXY" offset="0x301C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi_PROXY" acronym="CFG0_eoi_PROXY" offset="0x3020" width="32" description="">
		<bitfield id="EOI_VECTOR_PROXY" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address_PROXY" acronym="CFG0_fault_address_PROXY" offset="0x3024" width="32" description="">
		<bitfield id="FAULT_ADDR_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status_PROXY" acronym="CFG0_fault_type_status_PROXY" offset="0x3028" width="32" description="">
		<bitfield id="FAULT_NS_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status_PROXY" acronym="CFG0_fault_attr_status_PROXY" offset="0x302C" width="32" description="">
		<bitfield id="FAULT_XID_PROXY" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID_PROXY" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear_PROXY" acronym="CFG0_fault_clear_PROXY" offset="0x3030" width="32" description="">
		<bitfield id="FAULT_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0" acronym="CFG0_CLAIMREG_P0_R0" offset="0x3100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG1" acronym="CFG0_DBOUNCE_CFG1" offset="0x4084" width="32" description="">
		<bitfield id="DBOUNCE_CFG1_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel1 actived.  See the AM64xx IO Integration Spec for Detail (https://pds.design.ti.com/cgi-bin/viewdocs?pds_bgid=21&#38;docconfigid=736&#38;filtertitle=2622&#38;filteritem=13912)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG2" acronym="CFG0_DBOUNCE_CFG2" offset="0x4088" width="32" description="">
		<bitfield id="DBOUNCE_CFG2_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel2 actived.  See the AM64xx IO Integration Spec for Detail (https://pds.design.ti.com/cgi-bin/viewdocs?pds_bgid=21&#38;docconfigid=736&#38;filtertitle=2622&#38;filteritem=13912)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG3" acronym="CFG0_DBOUNCE_CFG3" offset="0x408C" width="32" description="">
		<bitfield id="DBOUNCE_CFG3_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel3 actived.  See the AM64xx IO Integration Spec for Detail (https://pds.design.ti.com/cgi-bin/viewdocs?pds_bgid=21&#38;docconfigid=736&#38;filtertitle=2622&#38;filteritem=13912)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG4" acronym="CFG0_DBOUNCE_CFG4" offset="0x4090" width="32" description="">
		<bitfield id="DBOUNCE_CFG4_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel4 actived.  See the AM64xx IO Integration Spec for Detail (https://pds.design.ti.com/cgi-bin/viewdocs?pds_bgid=21&#38;docconfigid=736&#38;filtertitle=2622&#38;filteritem=13912)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG5" acronym="CFG0_DBOUNCE_CFG5" offset="0x4094" width="32" description="">
		<bitfield id="DBOUNCE_CFG5_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel5 actived.  See the AM64xx IO Integration Spec for Detail (https://pds.design.ti.com/cgi-bin/viewdocs?pds_bgid=21&#38;docconfigid=736&#38;filtertitle=2622&#38;filteritem=13912)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG6" acronym="CFG0_DBOUNCE_CFG6" offset="0x4098" width="32" description="">
		<bitfield id="DBOUNCE_CFG6_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel6 actived.  See the AM64xx IO Integration Spec for Detail (https://pds.design.ti.com/cgi-bin/viewdocs?pds_bgid=21&#38;docconfigid=736&#38;filtertitle=2622&#38;filteritem=13912)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TEMP_DIODE_TRIM" acronym="CFG0_TEMP_DIODE_TRIM" offset="0x40A0" width="32" description="">
		<bitfield id="TEMP_DIODE_TRIM_TRIM" width="14" begin="13" end="0" resetval="0x0" description="Sets the diode non-ideality factor (n), starting from 100th place decimal and going down" range="13 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_IO_VOLTAGE_STAT" acronym="CFG0_IO_VOLTAGE_STAT" offset="0x40B0" width="32" description="">
		<bitfield id="IO_VOLTAGE_STAT_MAIN_GPMC" width="1" begin="17" end="17" resetval="0x0" description="Indicates the voltage for the GPMC I/O group  (VDDSHV3)" range="17" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_PRG1" width="1" begin="13" end="13" resetval="0x0" description="Indicates the voltage for the PRG1 I/O group  (VDDSHV1)" range="13" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_PRG0" width="1" begin="12" end="12" resetval="0x0" description="Indicates the voltage for the PRG0 I/O group (VDDSHV2)" range="12" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_MMC1" width="1" begin="10" end="10" resetval="0x0" description="Indicates the voltage for the MMC1 I/O group (VDDSHV5)" range="10" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_GEN" width="1" begin="8" end="8" resetval="0x0" description="Indicates the voltage for the General I/O group (VDDSHV0)" range="8" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MCU_FLASH" width="1" begin="1" end="1" resetval="0x0" description="Indicates the voltage for the Flash I/O group (VDDSHV4)" range="1" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MCU_GEN" width="1" begin="0" end="0" resetval="0x0" description="Indicates the voltage for the MCU General I/O group (VDDSHV0_MCU)" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_TIMER1_CTRL" acronym="CFG0_MCU_TIMER1_CTRL" offset="0x4204" width="32" description="">
		<bitfield id="MCU_TIMER1_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Actives cascading of TIMER1 to TIMER0" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER3_CTRL" acronym="CFG0_MCU_TIMER3_CTRL" offset="0x420C" width="32" description="">
		<bitfield id="MCU_TIMER3_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Actives cascading of TIMER3 to TIMER2" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_I2C0_CTRL" acronym="CFG0_MCU_I2C0_CTRL" offset="0x42E0" width="32" description="">
		<bitfield id="MCU_I2C0_CTRL_HS_MCS_EN" width="1" begin="0" end="0" resetval="0x0" description="HS Mode controller current source active." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_MTOG_CTRL" acronym="CFG0_MCU_MTOG_CTRL" offset="0x4600" width="32" description="">
		<bitfield id="MCU_MTOG_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle Status:" range="31" rwaccess="R"/> 
		<bitfield id="MCU_MTOG_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU_MTOG_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Active" range="15" rwaccess="R/W"/> 
		<bitfield id="MCU_MTOG_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK0" acronym="CFG0_LOCK1_KICK0" offset="0x5008" width="32" description="">
		<bitfield id="LOCK1_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1" acronym="CFG0_LOCK1_KICK1" offset="0x500C" width="32" description="">
		<bitfield id="LOCK1_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0_READONLY" acronym="CFG0_CLAIMREG_P1_R0_READONLY" offset="0x5100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1_READONLY" acronym="CFG0_CLAIMREG_P1_R1_READONLY" offset="0x5104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2_READONLY" acronym="CFG0_CLAIMREG_P1_R2_READONLY" offset="0x5108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3_READONLY" acronym="CFG0_CLAIMREG_P1_R3_READONLY" offset="0x510C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4_READONLY" acronym="CFG0_CLAIMREG_P1_R4_READONLY" offset="0x5110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5_READONLY" acronym="CFG0_CLAIMREG_P1_R5_READONLY" offset="0x5114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6_READONLY" acronym="CFG0_CLAIMREG_P1_R6_READONLY" offset="0x5118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7_READONLY" acronym="CFG0_CLAIMREG_P1_R7_READONLY" offset="0x511C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8_READONLY" acronym="CFG0_CLAIMREG_P1_R8_READONLY" offset="0x5120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9_READONLY" acronym="CFG0_CLAIMREG_P1_R9_READONLY" offset="0x5124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10_READONLY" acronym="CFG0_CLAIMREG_P1_R10_READONLY" offset="0x5128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11_READONLY" acronym="CFG0_CLAIMREG_P1_R11_READONLY" offset="0x512C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12_READONLY" acronym="CFG0_CLAIMREG_P1_R12_READONLY" offset="0x5130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG1_PROXY" acronym="CFG0_DBOUNCE_CFG1_PROXY" offset="0x6084" width="32" description="">
		<bitfield id="DBOUNCE_CFG1_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel1 actived.  See the AM64xx IO Integration Spec for Detail (https://pds.design.ti.com/cgi-bin/viewdocs?pds_bgid=21&#38;docconfigid=736&#38;filtertitle=2622&#38;filteritem=13912)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG2_PROXY" acronym="CFG0_DBOUNCE_CFG2_PROXY" offset="0x6088" width="32" description="">
		<bitfield id="DBOUNCE_CFG2_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel2 actived.  See the AM64xx IO Integration Spec for Detail (https://pds.design.ti.com/cgi-bin/viewdocs?pds_bgid=21&#38;docconfigid=736&#38;filtertitle=2622&#38;filteritem=13912)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG3_PROXY" acronym="CFG0_DBOUNCE_CFG3_PROXY" offset="0x608C" width="32" description="">
		<bitfield id="DBOUNCE_CFG3_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel3 actived.  See the AM64xx IO Integration Spec for Detail (https://pds.design.ti.com/cgi-bin/viewdocs?pds_bgid=21&#38;docconfigid=736&#38;filtertitle=2622&#38;filteritem=13912)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG4_PROXY" acronym="CFG0_DBOUNCE_CFG4_PROXY" offset="0x6090" width="32" description="">
		<bitfield id="DBOUNCE_CFG4_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel4 actived.  See the AM64xx IO Integration Spec for Detail (https://pds.design.ti.com/cgi-bin/viewdocs?pds_bgid=21&#38;docconfigid=736&#38;filtertitle=2622&#38;filteritem=13912)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG5_PROXY" acronym="CFG0_DBOUNCE_CFG5_PROXY" offset="0x6094" width="32" description="">
		<bitfield id="DBOUNCE_CFG5_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel5 actived.  See the AM64xx IO Integration Spec for Detail (https://pds.design.ti.com/cgi-bin/viewdocs?pds_bgid=21&#38;docconfigid=736&#38;filtertitle=2622&#38;filteritem=13912)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG6_PROXY" acronym="CFG0_DBOUNCE_CFG6_PROXY" offset="0x6098" width="32" description="">
		<bitfield id="DBOUNCE_CFG6_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with debounce_sel6 actived.  See the AM64xx IO Integration Spec for Detail (https://pds.design.ti.com/cgi-bin/viewdocs?pds_bgid=21&#38;docconfigid=736&#38;filtertitle=2622&#38;filteritem=13912)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TEMP_DIODE_TRIM_PROXY" acronym="CFG0_TEMP_DIODE_TRIM_PROXY" offset="0x60A0" width="32" description="">
		<bitfield id="TEMP_DIODE_TRIM_TRIM_PROXY" width="14" begin="13" end="0" resetval="0x0" description="Sets the diode non-ideality factor (n), starting from 100th place decimal and going down" range="13 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_IO_VOLTAGE_STAT_PROXY" acronym="CFG0_IO_VOLTAGE_STAT_PROXY" offset="0x60B0" width="32" description="">
		<bitfield id="IO_VOLTAGE_STAT_MAIN_GPMC_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Indicates the voltage for the GPMC I/O group  (VDDSHV3)" range="17" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_PRG1_PROXY" width="1" begin="13" end="13" resetval="0x0" description="Indicates the voltage for the PRG1 I/O group  (VDDSHV1)" range="13" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_PRG0_PROXY" width="1" begin="12" end="12" resetval="0x0" description="Indicates the voltage for the PRG0 I/O group (VDDSHV2)" range="12" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_MMC1_PROXY" width="1" begin="10" end="10" resetval="0x0" description="Indicates the voltage for the MMC1 I/O group (VDDSHV5)" range="10" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MAIN_GEN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Indicates the voltage for the General I/O group (VDDSHV0)" range="8" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MCU_FLASH_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Indicates the voltage for the Flash I/O group (VDDSHV4)" range="1" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MCU_GEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Indicates the voltage for the MCU General I/O group (VDDSHV0_MCU)" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_TIMER1_CTRL_PROXY" acronym="CFG0_MCU_TIMER1_CTRL_PROXY" offset="0x6204" width="32" description="">
		<bitfield id="MCU_TIMER1_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Actives cascading of TIMER1 to TIMER0" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER3_CTRL_PROXY" acronym="CFG0_MCU_TIMER3_CTRL_PROXY" offset="0x620C" width="32" description="">
		<bitfield id="MCU_TIMER3_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Actives cascading of TIMER3 to TIMER2" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_I2C0_CTRL_PROXY" acronym="CFG0_MCU_I2C0_CTRL_PROXY" offset="0x62E0" width="32" description="">
		<bitfield id="MCU_I2C0_CTRL_HS_MCS_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="HS Mode controller current source active." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_MTOG_CTRL_PROXY" acronym="CFG0_MCU_MTOG_CTRL_PROXY" offset="0x6600" width="32" description="">
		<bitfield id="MCU_MTOG_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle Status:" range="31" rwaccess="R"/> 
		<bitfield id="MCU_MTOG_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU_MTOG_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Active" range="15" rwaccess="R/W"/> 
		<bitfield id="MCU_MTOG_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK0_PROXY" acronym="CFG0_LOCK1_KICK0_PROXY" offset="0x7008" width="32" description="">
		<bitfield id="LOCK1_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1_PROXY" acronym="CFG0_LOCK1_KICK1_PROXY" offset="0x700C" width="32" description="">
		<bitfield id="LOCK1_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0" acronym="CFG0_CLAIMREG_P1_R0" offset="0x7100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1" acronym="CFG0_CLAIMREG_P1_R1" offset="0x7104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2" acronym="CFG0_CLAIMREG_P1_R2" offset="0x7108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3" acronym="CFG0_CLAIMREG_P1_R3" offset="0x710C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4" acronym="CFG0_CLAIMREG_P1_R4" offset="0x7110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5" acronym="CFG0_CLAIMREG_P1_R5" offset="0x7114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6" acronym="CFG0_CLAIMREG_P1_R6" offset="0x7118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7" acronym="CFG0_CLAIMREG_P1_R7" offset="0x711C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8" acronym="CFG0_CLAIMREG_P1_R8" offset="0x7120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9" acronym="CFG0_CLAIMREG_P1_R9" offset="0x7124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10" acronym="CFG0_CLAIMREG_P1_R10" offset="0x7128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11" acronym="CFG0_CLAIMREG_P1_R11" offset="0x712C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12" acronym="CFG0_CLAIMREG_P1_R12" offset="0x7130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_OBSCLK_CTRL" acronym="CFG0_MCU_OBSCLK_CTRL" offset="0x8000" width="32" description="">
		<bitfield id="MCU_OBSCLK_CTRL_OUT_MUX_SEL" width="1" begin="24" end="24" resetval="0x0" description="MCU_OBSCLK pin output mux selection." range="24" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_DIV" width="4" begin="11" end="8" resetval="0x0" description="MCU_OBSCLK pin clock selection output divider" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="MCU_OBSCLK pin clock selection" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_CTRL" acronym="CFG0_HFOSC0_CTRL" offset="0x8010" width="32" description="">
		<bitfield id="HFOSC0_CTRL_BP_C" width="1" begin="4" end="4" resetval="0x0" description="Oscillator bypass control.  When set oscillator is in bypass mode" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_TRIM" acronym="CFG0_HFOSC0_TRIM" offset="0x8018" width="32" description="">
		<bitfield id="HFOSC0_TRIM_TRIM_EN" width="1" begin="31" end="31" resetval="0x0" description="Apply MMR values to OSC trim inputs instead of tie-offs" range="31" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_HYST" width="2" begin="21" end="20" resetval="0x1" description="Sets comparator hysterisis" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_I_MULT" width="3" begin="18" end="16" resetval="0x3" description="AGC AMP current multiplication gain" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_R_REF" width="6" begin="13" end="8" resetval="0x16" description="Sets the AMP AGC bias current" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_I_IBIAS_COMP" width="4" begin="7" end="4" resetval="0x2" description="Sets the COMP bias current" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_R_IBIAS_REF" width="4" begin="3" end="0" resetval="0x2" description="Sets the base IBIAS reference" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RC12M_OSC_TRIM" acronym="CFG0_RC12M_OSC_TRIM" offset="0x8024" width="32" description="">
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_COARSE_DIR" width="1" begin="6" end="6" resetval="0x0" description="Coarse adjustment direction.  If output is greater than 12.5" range="6" rwaccess="R/W"/> 
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_COARSE" width="3" begin="5" end="3" resetval="0x0" description="Coarse adjustment.  Frequency is decreased or increased by 1.25 MHz per value based on the trimosc_coarse_dir value." range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_FINE" width="3" begin="2" end="0" resetval="0x0" description="Fine adjustment.  Decreases the frequency by 250 KHz per value." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_CLKOUT_32K_CTRL" acronym="CFG0_HFOSC0_CLKOUT_32K_CTRL" offset="0x8030" width="32" description="">
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_RESET" width="1" begin="31" end="31" resetval="0x0" description="Asynchronous Divider Reset" range="31" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_CLKOUT_EN" width="1" begin="15" end="15" resetval="0x1" description="HFOSC0_CLKOUT_32K active:" range="15" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="HFOSC0_CLKOUT_32K Synchronize Deactivate" range="8" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_HSDIV" width="7" begin="6" end="0" resetval="0x104" description="HFOSC0_CLKOUT_32K divider:" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS_CLKSEL" acronym="CFG0_MCU_M4FSS_CLKSEL" offset="0x8040" width="32" description="">
		<bitfield id="MCU_M4FSS_CLKSEL_M4FSS_CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the Clock Divider for M4FSS" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS_SYSTICK" acronym="CFG0_MCU_M4FSS_SYSTICK" offset="0x8044" width="32" description="">
		<bitfield id="MCU_M4FSS_SYSTICK_NOREF" width="1" begin="25" end="25" resetval="0x1" description="No External Reference Clock for SysTick is available" range="25" rwaccess="R"/> 
		<bitfield id="MCU_M4FSS_SYSTICK_SKEW" width="1" begin="24" end="24" resetval="0x0" description="Indicates whether or not the M4FSS free running clock divided by TENMS produces a 100Hz tick exactly" range="24" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS_SYSTICK_TENMS" width="24" begin="23" end="0" resetval="0x3999999" description="Integer Divider Value that produces a 100Hz SysTick from the M4FSS Clock Frequency.   Default is 3,999,999 (4M - 1) to produce a 100Hz clock from a 400 MHz M4FSS Clock." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_PLL_CLKSEL" acronym="CFG0_MCU_PLL_CLKSEL" offset="0x8050" width="32" description="">
		<bitfield id="MCU_PLL_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_PLL_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/> 
		<bitfield id="MCU_PLL_CLKSEL_CLKLOSS_SWTCH_EN" width="1" begin="8" end="8" resetval="0x0" description="When set, actives automatic switching of MCU PLL[2:0] clock source to CLK_12M_RC if HFOSC0 clock loss is detected" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER0_CLKSEL" acronym="CFG0_MCU_TIMER0_CLKSEL" offset="0x8060" width="32" description="">
		<bitfield id="MCU_TIMER0_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER1_CLKSEL" acronym="CFG0_MCU_TIMER1_CLKSEL" offset="0x8064" width="32" description="">
		<bitfield id="MCU_TIMER1_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER2_CLKSEL" acronym="CFG0_MCU_TIMER2_CLKSEL" offset="0x8068" width="32" description="">
		<bitfield id="MCU_TIMER2_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER3_CLKSEL" acronym="CFG0_MCU_TIMER3_CLKSEL" offset="0x806C" width="32" description="">
		<bitfield id="MCU_TIMER3_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_SPI0_CLKSEL" acronym="CFG0_MCU_SPI0_CLKSEL" offset="0x80A0" width="32" description="">
		<bitfield id="MCU_SPI0_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_SPI1_CLKSEL" acronym="CFG0_MCU_SPI1_CLKSEL" offset="0x80A4" width="32" description="">
		<bitfield id="MCU_SPI1_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_WWD0_CLKSEL" acronym="CFG0_MCU_WWD0_CLKSEL" offset="0x80B0" width="32" description="">
		<bitfield id="MCU_WWD0_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD0_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_WWD0_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DDR16SS_PMCTRL" acronym="CFG0_DDR16SS_PMCTRL" offset="0x80D0" width="32" description="">
		<bitfield id="DDR16SS_PMCTRL_DATA_RETENTION" width="4" begin="3" end="0" resetval="0x0" description="DDR16SS Retention:" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0" acronym="CFG0_LOCK2_KICK0" offset="0x9008" width="32" description="">
		<bitfield id="LOCK2_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1" acronym="CFG0_LOCK2_KICK1" offset="0x900C" width="32" description="">
		<bitfield id="LOCK2_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0_READONLY" acronym="CFG0_CLAIMREG_P2_R0_READONLY" offset="0x9100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1_READONLY" acronym="CFG0_CLAIMREG_P2_R1_READONLY" offset="0x9104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_OBSCLK_CTRL_PROXY" acronym="CFG0_MCU_OBSCLK_CTRL_PROXY" offset="0xA000" width="32" description="">
		<bitfield id="MCU_OBSCLK_CTRL_OUT_MUX_SEL_PROXY" width="1" begin="24" end="24" resetval="0x0" description="MCU_OBSCLK pin output mux selection." range="24" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_DIV_PROXY" width="4" begin="11" end="8" resetval="0x0" description="MCU_OBSCLK pin clock selection output divider" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="MCU_OBSCLK pin clock selection" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_CTRL_PROXY" acronym="CFG0_HFOSC0_CTRL_PROXY" offset="0xA010" width="32" description="">
		<bitfield id="HFOSC0_CTRL_BP_C_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Oscillator bypass control.  When set oscillator is in bypass mode" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_TRIM_PROXY" acronym="CFG0_HFOSC0_TRIM_PROXY" offset="0xA018" width="32" description="">
		<bitfield id="HFOSC0_TRIM_TRIM_EN_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Apply MMR values to OSC trim inputs instead of tie-offs" range="31" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_HYST_PROXY" width="2" begin="21" end="20" resetval="0x1" description="Sets comparator hysterisis" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_I_MULT_PROXY" width="3" begin="18" end="16" resetval="0x3" description="AGC AMP current multiplication gain" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_R_REF_PROXY" width="6" begin="13" end="8" resetval="0x16" description="Sets the AMP AGC bias current" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_I_IBIAS_COMP_PROXY" width="4" begin="7" end="4" resetval="0x2" description="Sets the COMP bias current" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_R_IBIAS_REF_PROXY" width="4" begin="3" end="0" resetval="0x2" description="Sets the base IBIAS reference" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RC12M_OSC_TRIM_PROXY" acronym="CFG0_RC12M_OSC_TRIM_PROXY" offset="0xA024" width="32" description="">
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_COARSE_DIR_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Coarse adjustment direction.  If output is greater than 12.5" range="6" rwaccess="R/W"/> 
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_COARSE_PROXY" width="3" begin="5" end="3" resetval="0x0" description="Coarse adjustment.  Frequency is decreased or increased by 1.25 MHz per value based on the trimosc_coarse_dir value." range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_FINE_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Fine adjustment.  Decreases the frequency by 250 KHz per value." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_CLKOUT_32K_CTRL_PROXY" acronym="CFG0_HFOSC0_CLKOUT_32K_CTRL_PROXY" offset="0xA030" width="32" description="">
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_RESET_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Asynchronous Divider Reset" range="31" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_CLKOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x1" description="HFOSC0_CLKOUT_32K active:" range="15" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_SYNC_DIS_PROXY" width="1" begin="8" end="8" resetval="0x0" description="HFOSC0_CLKOUT_32K Synchronize Deactivate" range="8" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_HSDIV_PROXY" width="7" begin="6" end="0" resetval="0x104" description="HFOSC0_CLKOUT_32K divider:" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS_CLKSEL_PROXY" acronym="CFG0_MCU_M4FSS_CLKSEL_PROXY" offset="0xA040" width="32" description="">
		<bitfield id="MCU_M4FSS_CLKSEL_M4FSS_CLKSEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the Clock Divider for M4FSS" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS_SYSTICK_PROXY" acronym="CFG0_MCU_M4FSS_SYSTICK_PROXY" offset="0xA044" width="32" description="">
		<bitfield id="MCU_M4FSS_SYSTICK_NOREF_PROXY" width="1" begin="25" end="25" resetval="0x1" description="No External Reference Clock for SysTick is available" range="25" rwaccess="R"/> 
		<bitfield id="MCU_M4FSS_SYSTICK_SKEW_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Indicates whether or not the M4FSS free running clock divided by TENMS produces a 100Hz tick exactly" range="24" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS_SYSTICK_TENMS_PROXY" width="24" begin="23" end="0" resetval="0x3999999" description="Integer Divider Value that produces a 100Hz SysTick from the M4FSS Clock Frequency.   Default is 3,999,999 (4M - 1) to produce a 100Hz clock from a 400 MHz M4FSS Clock." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_PLL_CLKSEL_PROXY" acronym="CFG0_MCU_PLL_CLKSEL_PROXY" offset="0xA050" width="32" description="">
		<bitfield id="MCU_PLL_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_PLL_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/> 
		<bitfield id="MCU_PLL_CLKSEL_CLKLOSS_SWTCH_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="When set, actives automatic switching of MCU PLL[2:0] clock source to CLK_12M_RC if HFOSC0 clock loss is detected" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER0_CLKSEL_PROXY" acronym="CFG0_MCU_TIMER0_CLKSEL_PROXY" offset="0xA060" width="32" description="">
		<bitfield id="MCU_TIMER0_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER1_CLKSEL_PROXY" acronym="CFG0_MCU_TIMER1_CLKSEL_PROXY" offset="0xA064" width="32" description="">
		<bitfield id="MCU_TIMER1_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER2_CLKSEL_PROXY" acronym="CFG0_MCU_TIMER2_CLKSEL_PROXY" offset="0xA068" width="32" description="">
		<bitfield id="MCU_TIMER2_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER3_CLKSEL_PROXY" acronym="CFG0_MCU_TIMER3_CLKSEL_PROXY" offset="0xA06C" width="32" description="">
		<bitfield id="MCU_TIMER3_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_SPI0_CLKSEL_PROXY" acronym="CFG0_MCU_SPI0_CLKSEL_PROXY" offset="0xA0A0" width="32" description="">
		<bitfield id="MCU_SPI0_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_SPI1_CLKSEL_PROXY" acronym="CFG0_MCU_SPI1_CLKSEL_PROXY" offset="0xA0A4" width="32" description="">
		<bitfield id="MCU_SPI1_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_WWD0_CLKSEL_PROXY" acronym="CFG0_MCU_WWD0_CLKSEL_PROXY" offset="0xA0B0" width="32" description="">
		<bitfield id="MCU_WWD0_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD0_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_WWD0_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DDR16SS_PMCTRL_PROXY" acronym="CFG0_DDR16SS_PMCTRL_PROXY" offset="0xA0D0" width="32" description="">
		<bitfield id="DDR16SS_PMCTRL_DATA_RETENTION_PROXY" width="4" begin="3" end="0" resetval="0x0" description="DDR16SS Retention:" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0_PROXY" acronym="CFG0_LOCK2_KICK0_PROXY" offset="0xB008" width="32" description="">
		<bitfield id="LOCK2_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1_PROXY" acronym="CFG0_LOCK2_KICK1_PROXY" offset="0xB00C" width="32" description="">
		<bitfield id="LOCK2_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0" acronym="CFG0_CLAIMREG_P2_R0" offset="0xB100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1" acronym="CFG0_CLAIMREG_P2_R1" offset="0xB104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_CTRL" acronym="CFG0_MCU_M4FSS0_LBIST_CTRL" offset="0xC020" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="This bitfield is not used.  The bist_reset control for DMSC is generated by the POST state machine.  The bitfield still reflects the efuse value." range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="This bitfield is not used.  The bist_run control for DMSC is generated by the POST state machine.  The bitfield still reflects the efuse value." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_SUBCHIP_ID" width="5" begin="20" end="16" resetval="0x0" description="Specifies which sub-chip is to be tested" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode active if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_active switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_PATCOUNT" acronym="CFG0_MCU_M4FSS0_LBIST_PATCOUNT" offset="0xC024" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_PATCOUNT_STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_PATCOUNT_SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_PATCOUNT_RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_PATCOUNT_SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_SEED0" acronym="CFG0_MCU_M4FSS0_LBIST_SEED0" offset="0xC028" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_SEED0_PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_SEED1" acronym="CFG0_MCU_M4FSS0_LBIST_SEED1" offset="0xC02C" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_SEED1_PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_SPARE0" acronym="CFG0_MCU_M4FSS0_LBIST_SPARE0" offset="0xC030" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_SPARE0_SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_SPARE0_PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_SPARE0_LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_SPARE1" acronym="CFG0_MCU_M4FSS0_LBIST_SPARE1" offset="0xC034" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_SPARE1_SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_STAT" acronym="CFG0_MCU_M4FSS0_LBIST_STAT" offset="0xC038" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_STAT_BIST_DONE" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="MCU_M4FSS0_LBIST_STAT_BIST_RUNNING" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="MCU_M4FSS0_LBIST_STAT_OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_STAT_MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_MISR" acronym="CFG0_MCU_M4FSS0_LBIST_MISR" offset="0xC03C" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_MISR_MISR_RESULT" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK3_KICK0" acronym="CFG0_LOCK3_KICK0" offset="0xD008" width="32" description="">
		<bitfield id="LOCK3_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1" acronym="CFG0_LOCK3_KICK1" offset="0xD00C" width="32" description="">
		<bitfield id="LOCK3_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0_READONLY" acronym="CFG0_CLAIMREG_P3_R0_READONLY" offset="0xD100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_CTRL_PROXY" acronym="CFG0_MCU_M4FSS0_LBIST_CTRL_PROXY" offset="0xE020" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_BIST_RESET_PROXY" width="1" begin="31" end="31" resetval="0x0" description="This bitfield is not used.  The bist_reset control for DMSC is generated by the POST state machine.  The bitfield still reflects the efuse value." range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_BIST_RUN_PROXY" width="4" begin="27" end="24" resetval="0x0" description="This bitfield is not used.  The bist_run control for DMSC is generated by the POST state machine.  The bitfield still reflects the efuse value." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_SUBCHIP_ID_PROXY" width="5" begin="20" end="16" resetval="0x0" description="Specifies which sub-chip is to be tested" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_RUNBIST_MODE_PROXY" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode active if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_DC_DEF_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_active switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_LOAD_DIV_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_CTRL_DIVIDE_RATIO_PROXY" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_PATCOUNT_PROXY" acronym="CFG0_MCU_M4FSS0_LBIST_PATCOUNT_PROXY" offset="0xE024" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_PATCOUNT_SET_PC_DEF_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_SEED0_PROXY" acronym="CFG0_MCU_M4FSS0_LBIST_SEED0_PROXY" offset="0xE028" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_SEED0_PRPG_DEF_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_SEED1_PROXY" acronym="CFG0_MCU_M4FSS0_LBIST_SEED1_PROXY" offset="0xE02C" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_SEED1_PRPG_DEF_PROXY" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_SPARE0_PROXY" acronym="CFG0_MCU_M4FSS0_LBIST_SPARE0_PROXY" offset="0xE030" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_SPARE0_SPARE0_PROXY" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_SPARE1_PROXY" acronym="CFG0_MCU_M4FSS0_LBIST_SPARE1_PROXY" offset="0xE034" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_SPARE1_SPARE1_PROXY" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_STAT_PROXY" acronym="CFG0_MCU_M4FSS0_LBIST_STAT_PROXY" offset="0xE038" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_STAT_BIST_DONE_PROXY" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="MCU_M4FSS0_LBIST_STAT_BIST_RUNNING_PROXY" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="MCU_M4FSS0_LBIST_STAT_OUT_MUX_CTL_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_M4FSS0_LBIST_STAT_MISR_MUX_CTL_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_M4FSS0_LBIST_MISR_PROXY" acronym="CFG0_MCU_M4FSS0_LBIST_MISR_PROXY" offset="0xE03C" width="32" description="">
		<bitfield id="MCU_M4FSS0_LBIST_MISR_MISR_RESULT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK3_KICK0_PROXY" acronym="CFG0_LOCK3_KICK0_PROXY" offset="0xF008" width="32" description="">
		<bitfield id="LOCK3_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1_PROXY" acronym="CFG0_LOCK3_KICK1_PROXY" offset="0xF00C" width="32" description="">
		<bitfield id="LOCK3_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0" acronym="CFG0_CLAIMREG_P3_R0" offset="0xF100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK0" acronym="CFG0_LOCK4_KICK0" offset="0x11008" width="32" description="">
		<bitfield id="LOCK4_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1" acronym="CFG0_LOCK4_KICK1" offset="0x1100C" width="32" description="">
		<bitfield id="LOCK4_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0_READONLY" acronym="CFG0_CLAIMREG_P4_R0_READONLY" offset="0x11100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1_READONLY" acronym="CFG0_CLAIMREG_P4_R1_READONLY" offset="0x11104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2_READONLY" acronym="CFG0_CLAIMREG_P4_R2_READONLY" offset="0x11108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3_READONLY" acronym="CFG0_CLAIMREG_P4_R3_READONLY" offset="0x1110C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4_READONLY" acronym="CFG0_CLAIMREG_P4_R4_READONLY" offset="0x11110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5_READONLY" acronym="CFG0_CLAIMREG_P4_R5_READONLY" offset="0x11114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6_READONLY" acronym="CFG0_CLAIMREG_P4_R6_READONLY" offset="0x11118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7_READONLY" acronym="CFG0_CLAIMREG_P4_R7_READONLY" offset="0x1111C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8_READONLY" acronym="CFG0_CLAIMREG_P4_R8_READONLY" offset="0x11120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R9_READONLY" acronym="CFG0_CLAIMREG_P4_R9_READONLY" offset="0x11124" width="32" description="">
		<bitfield id="CLAIMREG_P4_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R10_READONLY" acronym="CFG0_CLAIMREG_P4_R10_READONLY" offset="0x11128" width="32" description="">
		<bitfield id="CLAIMREG_P4_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R11_READONLY" acronym="CFG0_CLAIMREG_P4_R11_READONLY" offset="0x1112C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R12_READONLY" acronym="CFG0_CLAIMREG_P4_R12_READONLY" offset="0x11130" width="32" description="">
		<bitfield id="CLAIMREG_P4_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R13_READONLY" acronym="CFG0_CLAIMREG_P4_R13_READONLY" offset="0x11134" width="32" description="">
		<bitfield id="CLAIMREG_P4_R13_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R14_READONLY" acronym="CFG0_CLAIMREG_P4_R14_READONLY" offset="0x11138" width="32" description="">
		<bitfield id="CLAIMREG_P4_R14_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK4_KICK0_PROXY" acronym="CFG0_LOCK4_KICK0_PROXY" offset="0x13008" width="32" description="">
		<bitfield id="LOCK4_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1_PROXY" acronym="CFG0_LOCK4_KICK1_PROXY" offset="0x1300C" width="32" description="">
		<bitfield id="LOCK4_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0" acronym="CFG0_CLAIMREG_P4_R0" offset="0x13100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1" acronym="CFG0_CLAIMREG_P4_R1" offset="0x13104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2" acronym="CFG0_CLAIMREG_P4_R2" offset="0x13108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3" acronym="CFG0_CLAIMREG_P4_R3" offset="0x1310C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4" acronym="CFG0_CLAIMREG_P4_R4" offset="0x13110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5" acronym="CFG0_CLAIMREG_P4_R5" offset="0x13114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6" acronym="CFG0_CLAIMREG_P4_R6" offset="0x13118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7" acronym="CFG0_CLAIMREG_P4_R7" offset="0x1311C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8" acronym="CFG0_CLAIMREG_P4_R8" offset="0x13120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R9" acronym="CFG0_CLAIMREG_P4_R9" offset="0x13124" width="32" description="">
		<bitfield id="CLAIMREG_P4_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R10" acronym="CFG0_CLAIMREG_P4_R10" offset="0x13128" width="32" description="">
		<bitfield id="CLAIMREG_P4_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R11" acronym="CFG0_CLAIMREG_P4_R11" offset="0x1312C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R12" acronym="CFG0_CLAIMREG_P4_R12" offset="0x13130" width="32" description="">
		<bitfield id="CLAIMREG_P4_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R13" acronym="CFG0_CLAIMREG_P4_R13" offset="0x13134" width="32" description="">
		<bitfield id="CLAIMREG_P4_R13" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R14" acronym="CFG0_CLAIMREG_P4_R14" offset="0x13138" width="32" description="">
		<bitfield id="CLAIMREG_P4_R14" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_CTRL" acronym="CFG0_POR_CTRL" offset="0x18000" width="32" description="">
		<bitfield id="POR_CTRL_OVRD_SET5" width="1" begin="29" end="29" resetval="0x0" description="Reserved override set" range="29" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET4" width="1" begin="28" end="28" resetval="0x0" description="POKLVB override set" range="28" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET3" width="1" begin="27" end="27" resetval="0x0" description="POKLVA override set" range="27" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET2" width="1" begin="26" end="26" resetval="0x0" description="POKHV override set" range="26" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET1" width="1" begin="25" end="25" resetval="0x0" description="BGOK override set" range="25" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET0" width="1" begin="24" end="24" resetval="0x0" description="PORHV override set" range="24" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD5" width="1" begin="21" end="21" resetval="0x0" description="Reserved override active" range="21" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD4" width="1" begin="20" end="20" resetval="0x0" description="POKLVB override active" range="20" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD3" width="1" begin="19" end="19" resetval="0x0" description="POKLVA override active" range="19" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD2" width="1" begin="18" end="18" resetval="0x0" description="POKHV override active" range="18" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD1" width="1" begin="17" end="17" resetval="0x0" description="BGOK override active" range="17" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD0" width="1" begin="16" end="16" resetval="0x0" description="PORHV override active" range="16" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_TRIM_SEL" width="1" begin="7" end="7" resetval="0x0" description="POR Trim Select" range="7" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_MASK_HHV" width="1" begin="4" end="4" resetval="0x1" description="Mask HHV/SOC_PORz outputs when applying new trim values" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_STAT" acronym="CFG0_POR_STAT" offset="0x18004" width="32" description="">
		<bitfield id="POR_STAT_BGOK" width="1" begin="8" end="8" resetval="0x0" description="Bandgap OK status" range="8" rwaccess="R"/> 
		<bitfield id="POR_STAT_SOC_POR" width="1" begin="4" end="4" resetval="0x0" description="POR module status" range="4" rwaccess="R"/>
	</register>
	<register id="CFG0_POR_BANDGAP_CTRL" acronym="CFG0_POR_BANDGAP_CTRL" offset="0x18100" width="32" description="">
		<bitfield id="POR_BANDGAP_CTRL_BGAPI" width="4" begin="19" end="16" resetval="0x0" description="Bandgap output current trim bits" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="POR_BANDGAP_CTRL_BGAPV" width="8" begin="15" end="8" resetval="0x0" description="Bandgap output voltage magnitude trim bits" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="POR_BANDGAP_CTRL_BGAPC" width="8" begin="7" end="0" resetval="0x0" description="Bandgap slope trim bits.  Bit7 is used to calculate the offset" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDA_MCU_UV_CTRL" acronym="CFG0_POK_VDDA_MCU_UV_CTRL" offset="0x18110" width="32" description="">
		<bitfield id="POK_VDDA_MCU_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDA_MCU_OV_CTRL" acronym="CFG0_POK_VDDA_MCU_OV_CTRL" offset="0x18114" width="32" description="">
		<bitfield id="POK_VDDA_MCU_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CORE_UV_CTRL" acronym="CFG0_POK_VDD_CORE_UV_CTRL" offset="0x18118" width="32" description="">
		<bitfield id="POK_VDD_CORE_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CORE_OV_CTRL" acronym="CFG0_POK_VDD_CORE_OV_CTRL" offset="0x1811C" width="32" description="">
		<bitfield id="POK_VDD_CORE_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_CORE_UV_CTRL" acronym="CFG0_POK_VDDR_CORE_UV_CTRL" offset="0x18120" width="32" description="">
		<bitfield id="POK_VDDR_CORE_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_CORE_OV_CTRL" acronym="CFG0_POK_VDDR_CORE_OV_CTRL" offset="0x18124" width="32" description="">
		<bitfield id="POK_VDDR_CORE_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MCU_1P8_UV_CTRL" acronym="CFG0_POK_VDDSHV_MCU_1P8_UV_CTRL" offset="0x18128" width="32" description="">
		<bitfield id="POK_VDDSHV_MCU_1P8_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_1P8_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_1P8_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MCU_1P8_OV_CTRL" acronym="CFG0_POK_VDDSHV_MCU_1P8_OV_CTRL" offset="0x1812C" width="32" description="">
		<bitfield id="POK_VDDSHV_MCU_1P8_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_1P8_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_1P8_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MCU_3P3_UV_CTRL" acronym="CFG0_POK_VDDSHV_MCU_3P3_UV_CTRL" offset="0x18130" width="32" description="">
		<bitfield id="POK_VDDSHV_MCU_3P3_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_3P3_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_3P3_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MCU_3P3_OV_CTRL" acronym="CFG0_POK_VDDSHV_MCU_3P3_OV_CTRL" offset="0x18134" width="32" description="">
		<bitfield id="POK_VDDSHV_MCU_3P3_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_3P3_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_3P3_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_CAP_MCU_GENERAL_UV_CTRL" acronym="CFG0_POK_VMON_CAP_MCU_GENERAL_UV_CTRL" offset="0x18138" width="32" description="">
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_CAP_MCU_GENERAL_OV_CTRL" acronym="CFG0_POK_VMON_CAP_MCU_GENERAL_OV_CTRL" offset="0x1813C" width="32" description="">
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_1P8_UV_CTRL" acronym="CFG0_POK_VDDSHV_MAIN_1P8_UV_CTRL" offset="0x18140" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_1P8_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_1P8_OV_CTRL" acronym="CFG0_POK_VDDSHV_MAIN_1P8_OV_CTRL" offset="0x18144" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_1P8_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_3P3_UV_CTRL" acronym="CFG0_POK_VDDSHV_MAIN_3P3_UV_CTRL" offset="0x18148" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_3P3_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_3P3_OV_CTRL" acronym="CFG0_POK_VDDSHV_MAIN_3P3_OV_CTRL" offset="0x1814C" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_3P3_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDS_DDRIO_UV_CTRL" acronym="CFG0_POK_VDDS_DDRIO_UV_CTRL" offset="0x18150" width="32" description="">
		<bitfield id="POK_VDDS_DDRIO_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDS_DDRIO_OV_CTRL" acronym="CFG0_POK_VDDS_DDRIO_OV_CTRL" offset="0x18154" width="32" description="">
		<bitfield id="POK_VDDS_DDRIO_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDA_PMIC_IN_CTRL" acronym="CFG0_POK_VDDA_PMIC_IN_CTRL" offset="0x18160" width="32" description="">
		<bitfield id="POK_VDDA_PMIC_IN_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_PMIC_IN_CTRL_OVER_VOLT_DET" width="1" begin="15" end="15" resetval="0x0" description="Over / under voltage detection mode" range="15" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_CTRL" acronym="CFG0_RST_CTRL" offset="0x18170" width="32" description="">
		<bitfield id="RST_CTRL_MCU_RESET_ISO_DONE_Z" width="1" begin="18" end="18" resetval="0x0" description="MCU can set this bit to block warm reset in the main domain which is useful when the MCU may be accessing" range="18" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_MCU_ESM_ERROR_RST_EN_Z" width="1" begin="17" end="17" resetval="0x1" description="Deactivate Reset of MCU by ESM" range="17" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_DMSC_COLD_RESET_EN_Z" width="1" begin="16" end="16" resetval="0x0" description="Deactivate Reset of MCU by DMSC" range="16" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MCU_WARMRST" width="4" begin="11" end="8" resetval="0x15" description="This is a fault tolerant bitfield." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_POR" width="4" begin="7" end="4" resetval="0x15" description="This is a fault tolerant bitfield." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_WARMRST" width="4" begin="3" end="0" resetval="0x15" description="This is a fault tolerant bitfield." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_STAT" acronym="CFG0_RST_STAT" offset="0x18174" width="32" description="">
		<bitfield id="RST_STAT_MAIN_RESETSTATZ" width="1" begin="0" end="0" resetval="0x0" description="Status of Main Domain Reset:" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_SRC" acronym="CFG0_RST_SRC" offset="0x18178" width="32" description="">
		<bitfield id="RST_SRC_SAFETY_ERROR" width="1" begin="31" end="31" resetval="0x0" description="Reset Caused by MCU ESM Error" range="31" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_MAIN_ESM_ERROR" width="1" begin="30" end="30" resetval="0x0" description="Reset Caused by Main ESM Error" range="30" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MAIN" width="1" begin="25" end="25" resetval="0x0" description="Software Main Power On Reset From MAIN CTRL MMR" range="25" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MCU" width="1" begin="24" end="24" resetval="0x0" description="Software Main Power On Reset From MCU CTRL MMR" range="24" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MAIN" width="1" begin="21" end="21" resetval="0x0" description="Software Main Warm Reset from MAIN CTRL MMR" range="21" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MCU" width="1" begin="20" end="20" resetval="0x0" description="Software Main Warm Reset From MCU CTRL MMR" range="20" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_SW_MCU_WARMRST" width="1" begin="16" end="16" resetval="0x0" description="Software Warm Reset" range="16" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_WARM_OUT_RST" width="1" begin="13" end="13" resetval="0x0" description="DMSC Warm Reset" range="13" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_COLD_OUT_RST" width="1" begin="12" end="12" resetval="0x0" description="DMSC Cold Reset" range="12" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_DEBUG_RST" width="1" begin="8" end="8" resetval="0x0" description="Debug Subsystem Initiated Reset" range="8" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_THERMAL_RST" width="1" begin="4" end="4" resetval="0x0" description="Thermal Reset" range="4" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_MAIN_RESET_REQ" width="1" begin="2" end="2" resetval="0x0" description="Main Reset Pin" range="2" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_MCU_RESET_PIN" width="1" begin="0" end="0" resetval="0x0" description="Rest Caused by MCU Reset Pin" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_MAGIC_WORD" acronym="CFG0_RST_MAGIC_WORD" offset="0x1817C" width="32" description="">
		<bitfield id="RST_MAGIC_WORD_MCU_MAGIC_WORD" width="32" begin="31" end="0" resetval="0x0" description="After a MCU_PORz reset this bit field resets to 0x00000000." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ISO_CTRL" acronym="CFG0_ISO_CTRL" offset="0x18180" width="32" description="">
		<bitfield id="ISO_CTRL_MCU_DBG_ISO_EN" width="1" begin="1" end="1" resetval="0x0" description="Isolates the MCU domain from Debug" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_CTRL_MCU_RST_ISO_EN" width="1" begin="0" end="0" resetval="0x0" description="Isolates the MCU domain from Warm Reset initiated by Main" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CORE_GLDTC_CTRL" acronym="CFG0_VDD_CORE_GLDTC_CTRL" offset="0x18190" width="32" description="">
		<bitfield id="VDD_CORE_GLDTC_CTRL_PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="31" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="30" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CORE_GLDTC_STAT" acronym="CFG0_VDD_CORE_GLDTC_STAT" offset="0x181B0" width="32" description="">
		<bitfield id="VDD_CORE_GLDTC_STAT_THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit." range="8" rwaccess="R"/> 
		<bitfield id="VDD_CORE_GLDTC_STAT_THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_PRG_PP_0_CTRL" acronym="CFG0_PRG_PP_0_CTRL" offset="0x18200" width="32" description="">
		<bitfield id="PRG_PP_0_CTRL_DEGLITCH_SEL" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP0 POKs:" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Select POK active source" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDDA_PMIC_IN_UV_EN" width="1" begin="4" end="4" resetval="0x1" description="Active VDDA_PMIC_IN undervoltage POK detection" range="4" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDD_MCU_OV_EN" width="1" begin="3" end="3" resetval="0x1" description="Active VDD_MCU overvoltage POK detection" range="3" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDD_MCU_UV_EN" width="1" begin="2" end="2" resetval="0x1" description="Active VDD_MCU undervoltage POK detection" range="2" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDDA_MCU_OV_EN" width="1" begin="1" end="1" resetval="0x1" description="Active 1.8V VDDA_MCU overvoltage POK detection" range="1" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDDA_MCU_UV_EN" width="1" begin="0" end="0" resetval="0x1" description="Active 1.8V VDDA_MCU undervoltage POK detection" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PRG_PP_1_CTRL" acronym="CFG0_PRG_PP_1_CTRL" offset="0x18208" width="32" description="">
		<bitfield id="PRG_PP_1_CTRL_POK_PP_EN" width="1" begin="19" end="19" resetval="0x0" description="POK ping-pong active. When set, activesautomatic switching between undervoltage andovervoltage detection on PRG_PP1  (POK_VDDR_CORE, POK_VDDSHV_MCU_1P8, POK_VDDSHV_MCU_3P3, POK_VMON_CAP_MCU_GENERAL, POK_VDDSHV_MAIN_1P8, POK_VDDSHV_MAIN_3P3, and POK_VDDS_DDRIO) POKs. This bit has no effect if the POK's ov_sel bit = 1." range="19" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_DEGLITCH_SEL" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP1 POKs:" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Select POK active source" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDS_DDRIO_OV_SEL" width="1" begin="14" end="14" resetval="0x0" description="POK_VDDS_DDRIO mode:" range="14" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_3P3_OV_SEL" width="1" begin="13" end="13" resetval="0x0" description="POK_VDDSHV_MAIN_3P3 mode:" range="13" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_1P8_OV_SEL" width="1" begin="12" end="12" resetval="0x0" description="POK_VDDSHV_MAIN_1P8 mode:" range="12" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VMON_CAP_MCU_GENERAL_OV_SEL" width="1" begin="11" end="11" resetval="0x0" description="POK_VMON_CAP_MCU_GENERAL mode:" range="11" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MCU_3P3_OV_SEL" width="1" begin="10" end="10" resetval="0x0" description="POK_VDDSHV_MCU_3P3 mode:" range="10" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MCU_1P8_OV_SEL" width="1" begin="9" end="9" resetval="0x0" description="POK_VDDSHV_MCU_1P8  mode:" range="9" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDR_CORE_OV_SEL" width="1" begin="8" end="8" resetval="0x0" description="POK_VDDR_CORE Mode:" range="8" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDS_DDRIO_EN" width="1" begin="6" end="6" resetval="0x1" description="Active POK_VDDS_DDRIO (if pok_en_sel = 1):" range="6" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_3P3_EN" width="1" begin="5" end="5" resetval="0x1" description="Active POK_VDDSHV_MAIN_3P3 (if pok_en_sel = 1):" range="5" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_1P8_EN" width="1" begin="4" end="4" resetval="0x1" description="Active POK_VDDSHV_MAIN_1P8 (if pok_en_sel = 1):" range="4" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VMON_CAP_MCU_GENERAL_EN" width="1" begin="3" end="3" resetval="0x1" description="Active POK_VMON_CAP_MCU_GENERAL (if pok_en_sel = 1):" range="3" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MCU_3P3_EN" width="1" begin="2" end="2" resetval="0x1" description="Active POK_VDDSHV_MCU_3P3 (if pok_en_sel = 1):" range="2" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MCU_1P8_EN" width="1" begin="1" end="1" resetval="0x1" description="Active POK_VDDSHV_MCU_1P8 (if pok_en_sel = 1):" range="1" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDR_CORE_EN" width="1" begin="0" end="0" resetval="0x1" description="Active POK_VDDR_CORE (if pok_en_sel = 1):" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_CLKGATE_CTRL" acronym="CFG0_MCU_CLKGATE_CTRL" offset="0x18284" width="32" description="">
		<bitfield id="MCU_CLKGATE_CTRL_MCU_M4FSS_NOGATE" width="1" begin="8" end="8" resetval="0x0" description="MCU domain M4FSS0 clock gate deactivate." range="8" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_CBA_ECC_AGGR_NOGATE" width="1" begin="1" end="1" resetval="0x0" description="MCU domain Pulsar clock gate deactivate." range="1" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_CBA_NOGATE" width="1" begin="0" end="0" resetval="0x0" description="MCU domain Data bus (mcu_cbass) clock gate deactivate." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_CLKGATE_CTRL0" acronym="CFG0_MAIN_CLKGATE_CTRL0" offset="0x18288" width="32" description="">
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_DMSC_NOGATE" width="1" begin="31" end="31" resetval="0x0" description="MAIN domain DMSC  (pwr_dis_nogate) clock gate deactivate." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_DBG_CBA_NOGATE" width="1" begin="28" end="28" resetval="0x0" description="MAIN domain Debug bus clock gate deactivate." range="28" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_R5FSS1_NOGATE" width="1" begin="26" end="26" resetval="0x0" description="MAIN domain R5FSS1 clock gate deactivate." range="26" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_R5FSS0_NOGATE" width="1" begin="25" end="25" resetval="0x0" description="MAIN domain R5FSS0 clock gate deactivate." range="25" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_TIMERMGR_NOGATE" width="1" begin="24" end="24" resetval="0x0" description="MAIN domain TIMERMGR (pwr_dis_nogate) clock gate deactivate." range="24" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_ICSSG1_NOGATE" width="1" begin="21" end="21" resetval="0x0" description="MAIN domain ICSSG1 clock gate deactivate." range="21" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_ICSSG0_NOGATE" width="1" begin="20" end="20" resetval="0x0" description="MAIN domain ICSSG0 clock gate deactivate." range="20" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_PDMA1_NOGATE" width="1" begin="18" end="18" resetval="0x0" description="MAIN domain PDMA1  (pwr_dis_nogate) clock gate deactivate." range="18" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_PDMA0_NOGATE" width="1" begin="17" end="17" resetval="0x0" description="MAIN domain PDMA0  (pwr_dis_nogate) clock gate deactivate." range="17" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_DMSS_NOGATE" width="1" begin="16" end="16" resetval="0x0" description="MAIN domain DMSS (pwr_dis_nogate) clock gate deactivate." range="16" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_GIC500_NOGATE" width="1" begin="15" end="15" resetval="0x0" description="MAIN A53SS0 (gic500_1_2) clock gate deactivate." range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_A53_0_DBG_NOGATE" width="1" begin="10" end="10" resetval="0x0" description="MAIN A53SS0 Debug Port clock gate deactivate." range="10" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_A53_0_CFG_NOGATE" width="1" begin="9" end="9" resetval="0x0" description="MAIN A53SS0 Configuration Port clock gate deactivate." range="9" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_A53_0_ACP_NOGATE" width="1" begin="8" end="8" resetval="0x0" description="MAIN A53SS0 ACP clock gate deactivate." range="8" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_A53_0_NOGATE" width="1" begin="7" end="7" resetval="0x0" description="MAIN A53SS0 clock gate deactivate." range="7" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_CBA_ECC_AGG_NOGATE" width="1" begin="6" end="6" resetval="0x0" description="MAIN domain data bus ECC aggragator (main_cba_ecc_aggr_main_0) clock gate deactivate." range="6" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_FW_CBA_NOGATE" width="1" begin="5" end="5" resetval="0x0" description="MAIN domain datal bus (main_fw_cbass) clock gate deactivate." range="5" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_CBA_NOGATE" width="1" begin="4" end="4" resetval="0x0" description="MAIN domain data bus (main_cbass) clock gate deactivate." range="4" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_INFRA_ECC_AGG_NOGATE" width="1" begin="2" end="2" resetval="0x0" description="MAIN domain Infrastructure ECC aggragator (main_infra_ecc_aggr) clock gate deactivate." range="2" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_INFRA_CBA_NOGATE" width="1" begin="0" end="0" resetval="0x0" description="MAIN domain Infrastructure bus (main_infra_cbass) clock gate deactivate." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK0" acronym="CFG0_LOCK6_KICK0" offset="0x19008" width="32" description="">
		<bitfield id="LOCK6_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1" acronym="CFG0_LOCK6_KICK1" offset="0x1900C" width="32" description="">
		<bitfield id="LOCK6_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0_READONLY" acronym="CFG0_CLAIMREG_P6_R0_READONLY" offset="0x19100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1_READONLY" acronym="CFG0_CLAIMREG_P6_R1_READONLY" offset="0x19104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2_READONLY" acronym="CFG0_CLAIMREG_P6_R2_READONLY" offset="0x19108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R3_READONLY" acronym="CFG0_CLAIMREG_P6_R3_READONLY" offset="0x1910C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R4_READONLY" acronym="CFG0_CLAIMREG_P6_R4_READONLY" offset="0x19110" width="32" description="">
		<bitfield id="CLAIMREG_P6_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R5_READONLY" acronym="CFG0_CLAIMREG_P6_R5_READONLY" offset="0x19114" width="32" description="">
		<bitfield id="CLAIMREG_P6_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_POR_CTRL_PROXY" acronym="CFG0_POR_CTRL_PROXY" offset="0x1A000" width="32" description="">
		<bitfield id="POR_CTRL_OVRD_SET5_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Reserved override set" range="29" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET4_PROXY" width="1" begin="28" end="28" resetval="0x0" description="POKLVB override set" range="28" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET3_PROXY" width="1" begin="27" end="27" resetval="0x0" description="POKLVA override set" range="27" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET2_PROXY" width="1" begin="26" end="26" resetval="0x0" description="POKHV override set" range="26" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET1_PROXY" width="1" begin="25" end="25" resetval="0x0" description="BGOK override set" range="25" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET0_PROXY" width="1" begin="24" end="24" resetval="0x0" description="PORHV override set" range="24" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD5_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Reserved override active" range="21" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD4_PROXY" width="1" begin="20" end="20" resetval="0x0" description="POKLVB override active" range="20" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD3_PROXY" width="1" begin="19" end="19" resetval="0x0" description="POKLVA override active" range="19" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD2_PROXY" width="1" begin="18" end="18" resetval="0x0" description="POKHV override active" range="18" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD1_PROXY" width="1" begin="17" end="17" resetval="0x0" description="BGOK override active" range="17" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD0_PROXY" width="1" begin="16" end="16" resetval="0x0" description="PORHV override active" range="16" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_TRIM_SEL_PROXY" width="1" begin="7" end="7" resetval="0x0" description="POR Trim Select" range="7" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_MASK_HHV_PROXY" width="1" begin="4" end="4" resetval="0x1" description="Mask HHV/SOC_PORz outputs when applying new trim values" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_STAT_PROXY" acronym="CFG0_POR_STAT_PROXY" offset="0x1A004" width="32" description="">
		<bitfield id="POR_STAT_BGOK_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Bandgap OK status" range="8" rwaccess="R"/> 
		<bitfield id="POR_STAT_SOC_POR_PROXY" width="1" begin="4" end="4" resetval="0x0" description="POR module status" range="4" rwaccess="R"/>
	</register>
	<register id="CFG0_POR_BANDGAP_CTRL_PROXY" acronym="CFG0_POR_BANDGAP_CTRL_PROXY" offset="0x1A100" width="32" description="">
		<bitfield id="POR_BANDGAP_CTRL_BGAPI_PROXY" width="4" begin="19" end="16" resetval="0x0" description="Bandgap output current trim bits" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="POR_BANDGAP_CTRL_BGAPV_PROXY" width="8" begin="15" end="8" resetval="0x0" description="Bandgap output voltage magnitude trim bits" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="POR_BANDGAP_CTRL_BGAPC_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Bandgap slope trim bits.  Bit7 is used to calculate the offset" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDA_MCU_UV_CTRL_PROXY" acronym="CFG0_POK_VDDA_MCU_UV_CTRL_PROXY" offset="0x1A110" width="32" description="">
		<bitfield id="POK_VDDA_MCU_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDA_MCU_OV_CTRL_PROXY" acronym="CFG0_POK_VDDA_MCU_OV_CTRL_PROXY" offset="0x1A114" width="32" description="">
		<bitfield id="POK_VDDA_MCU_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CORE_UV_CTRL_PROXY" acronym="CFG0_POK_VDD_CORE_UV_CTRL_PROXY" offset="0x1A118" width="32" description="">
		<bitfield id="POK_VDD_CORE_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CORE_OV_CTRL_PROXY" acronym="CFG0_POK_VDD_CORE_OV_CTRL_PROXY" offset="0x1A11C" width="32" description="">
		<bitfield id="POK_VDD_CORE_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_CORE_UV_CTRL_PROXY" acronym="CFG0_POK_VDDR_CORE_UV_CTRL_PROXY" offset="0x1A120" width="32" description="">
		<bitfield id="POK_VDDR_CORE_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_CORE_OV_CTRL_PROXY" acronym="CFG0_POK_VDDR_CORE_OV_CTRL_PROXY" offset="0x1A124" width="32" description="">
		<bitfield id="POK_VDDR_CORE_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MCU_1P8_UV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_MCU_1P8_UV_CTRL_PROXY" offset="0x1A128" width="32" description="">
		<bitfield id="POK_VDDSHV_MCU_1P8_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_1P8_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_1P8_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MCU_1P8_OV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_MCU_1P8_OV_CTRL_PROXY" offset="0x1A12C" width="32" description="">
		<bitfield id="POK_VDDSHV_MCU_1P8_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_1P8_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_1P8_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MCU_3P3_UV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_MCU_3P3_UV_CTRL_PROXY" offset="0x1A130" width="32" description="">
		<bitfield id="POK_VDDSHV_MCU_3P3_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_3P3_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_3P3_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MCU_3P3_OV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_MCU_3P3_OV_CTRL_PROXY" offset="0x1A134" width="32" description="">
		<bitfield id="POK_VDDSHV_MCU_3P3_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_3P3_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MCU_3P3_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_CAP_MCU_GENERAL_UV_CTRL_PROXY" acronym="CFG0_POK_VMON_CAP_MCU_GENERAL_UV_CTRL_PROXY" offset="0x1A138" width="32" description="">
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_CAP_MCU_GENERAL_OV_CTRL_PROXY" acronym="CFG0_POK_VMON_CAP_MCU_GENERAL_OV_CTRL_PROXY" offset="0x1A13C" width="32" description="">
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_1P8_UV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_MAIN_1P8_UV_CTRL_PROXY" offset="0x1A140" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_1P8_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_1P8_OV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_MAIN_1P8_OV_CTRL_PROXY" offset="0x1A144" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_1P8_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_3P3_UV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_MAIN_3P3_UV_CTRL_PROXY" offset="0x1A148" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_3P3_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_3P3_OV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_MAIN_3P3_OV_CTRL_PROXY" offset="0x1A14C" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_3P3_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDS_DDRIO_UV_CTRL_PROXY" acronym="CFG0_POK_VDDS_DDRIO_UV_CTRL_PROXY" offset="0x1A150" width="32" description="">
		<bitfield id="POK_VDDS_DDRIO_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDS_DDRIO_OV_CTRL_PROXY" acronym="CFG0_POK_VDDS_DDRIO_OV_CTRL_PROXY" offset="0x1A154" width="32" description="">
		<bitfield id="POK_VDDS_DDRIO_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Bits" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDA_PMIC_IN_CTRL_PROXY" acronym="CFG0_POK_VDDA_PMIC_IN_CTRL_PROXY" offset="0x1A160" width="32" description="">
		<bitfield id="POK_VDDA_PMIC_IN_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Active POK hysteresis" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_PMIC_IN_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Over / under voltage detection mode" range="15" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_CTRL_PROXY" acronym="CFG0_RST_CTRL_PROXY" offset="0x1A170" width="32" description="">
		<bitfield id="RST_CTRL_MCU_RESET_ISO_DONE_Z_PROXY" width="1" begin="18" end="18" resetval="0x0" description="MCU can set this bit to block warm reset in the main domain which is useful when the MCU may be accessing" range="18" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_MCU_ESM_ERROR_RST_EN_Z_PROXY" width="1" begin="17" end="17" resetval="0x1" description="Deactivate Reset of MCU by ESM" range="17" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_DMSC_COLD_RESET_EN_Z_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Deactivate Reset of MCU by DMSC" range="16" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MCU_WARMRST_PROXY" width="4" begin="11" end="8" resetval="0x15" description="This is a fault tolerant bitfield." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_POR_PROXY" width="4" begin="7" end="4" resetval="0x15" description="This is a fault tolerant bitfield." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_WARMRST_PROXY" width="4" begin="3" end="0" resetval="0x15" description="This is a fault tolerant bitfield." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_STAT_PROXY" acronym="CFG0_RST_STAT_PROXY" offset="0x1A174" width="32" description="">
		<bitfield id="RST_STAT_MAIN_RESETSTATZ_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Status of Main Domain Reset:" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_SRC_PROXY" acronym="CFG0_RST_SRC_PROXY" offset="0x1A178" width="32" description="">
		<bitfield id="RST_SRC_SAFETY_ERROR_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Reset Caused by MCU ESM Error" range="31" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_MAIN_ESM_ERROR_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset Caused by Main ESM Error" range="30" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MAIN_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Software Main Power On Reset From MAIN CTRL MMR" range="25" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MCU_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Software Main Power On Reset From MCU CTRL MMR" range="24" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MAIN_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Software Main Warm Reset from MAIN CTRL MMR" range="21" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MCU_PROXY" width="1" begin="20" end="20" resetval="0x0" description="Software Main Warm Reset From MCU CTRL MMR" range="20" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_SW_MCU_WARMRST_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Software Warm Reset" range="16" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_WARM_OUT_RST_PROXY" width="1" begin="13" end="13" resetval="0x0" description="DMSC Warm Reset" range="13" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_COLD_OUT_RST_PROXY" width="1" begin="12" end="12" resetval="0x0" description="DMSC Cold Reset" range="12" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_DEBUG_RST_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Debug Subsystem Initiated Reset" range="8" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_THERMAL_RST_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Thermal Reset" range="4" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_MAIN_RESET_REQ_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Main Reset Pin" range="2" rwaccess="R/W"/> 
		<bitfield id="RST_SRC_MCU_RESET_PIN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Rest Caused by MCU Reset Pin" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_MAGIC_WORD_PROXY" acronym="CFG0_RST_MAGIC_WORD_PROXY" offset="0x1A17C" width="32" description="">
		<bitfield id="RST_MAGIC_WORD_MCU_MAGIC_WORD_PROXY" width="32" begin="31" end="0" resetval="0x0" description="After a MCU_PORz reset this bit field resets to 0x00000000." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ISO_CTRL_PROXY" acronym="CFG0_ISO_CTRL_PROXY" offset="0x1A180" width="32" description="">
		<bitfield id="ISO_CTRL_MCU_DBG_ISO_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Isolates the MCU domain from Debug" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_CTRL_MCU_RST_ISO_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Isolates the MCU domain from Warm Reset initiated by Main" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CORE_GLDTC_CTRL_PROXY" acronym="CFG0_VDD_CORE_GLDTC_CTRL_PROXY" offset="0x1A190" width="32" description="">
		<bitfield id="VDD_CORE_GLDTC_CTRL_PWDB_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="31" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_RSTB_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="30" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_LP_FILTER_SEL_PROXY" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_THRESH_HI_SEL_PROXY" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_THRESH_LO_SEL_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CORE_GLDTC_STAT_PROXY" acronym="CFG0_VDD_CORE_GLDTC_STAT_PROXY" offset="0x1A1B0" width="32" description="">
		<bitfield id="VDD_CORE_GLDTC_STAT_THRESH_HI_FLAG_PROXY" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit." range="8" rwaccess="R"/> 
		<bitfield id="VDD_CORE_GLDTC_STAT_THRESH_LOW_FLAG_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_PRG_PP_0_CTRL_PROXY" acronym="CFG0_PRG_PP_0_CTRL_PROXY" offset="0x1A200" width="32" description="">
		<bitfield id="PRG_PP_0_CTRL_DEGLITCH_SEL_PROXY" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP0 POKs:" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_EN_SEL_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Select POK active source" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDDA_PMIC_IN_UV_EN_PROXY" width="1" begin="4" end="4" resetval="0x1" description="Active VDDA_PMIC_IN undervoltage POK detection" range="4" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDD_MCU_OV_EN_PROXY" width="1" begin="3" end="3" resetval="0x1" description="Active VDD_MCU overvoltage POK detection" range="3" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDD_MCU_UV_EN_PROXY" width="1" begin="2" end="2" resetval="0x1" description="Active VDD_MCU undervoltage POK detection" range="2" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDDA_MCU_OV_EN_PROXY" width="1" begin="1" end="1" resetval="0x1" description="Active 1.8V VDDA_MCU overvoltage POK detection" range="1" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDDA_MCU_UV_EN_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Active 1.8V VDDA_MCU undervoltage POK detection" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PRG_PP_1_CTRL_PROXY" acronym="CFG0_PRG_PP_1_CTRL_PROXY" offset="0x1A208" width="32" description="">
		<bitfield id="PRG_PP_1_CTRL_POK_PP_EN_PROXY" width="1" begin="19" end="19" resetval="0x0" description="POK ping-pong active. When set, activesautomatic switching between undervoltage andovervoltage detection on PRG_PP1  (POK_VDDR_CORE, POK_VDDSHV_MCU_1P8, POK_VDDSHV_MCU_3P3, POK_VMON_CAP_MCU_GENERAL, POK_VDDSHV_MAIN_1P8, POK_VDDSHV_MAIN_3P3, and POK_VDDS_DDRIO) POKs. This bit has no effect if the POK's ov_sel bit = 1." range="19" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_DEGLITCH_SEL_PROXY" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP1 POKs:" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_EN_SEL_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Select POK active source" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDS_DDRIO_OV_SEL_PROXY" width="1" begin="14" end="14" resetval="0x0" description="POK_VDDS_DDRIO mode:" range="14" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_3P3_OV_SEL_PROXY" width="1" begin="13" end="13" resetval="0x0" description="POK_VDDSHV_MAIN_3P3 mode:" range="13" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_1P8_OV_SEL_PROXY" width="1" begin="12" end="12" resetval="0x0" description="POK_VDDSHV_MAIN_1P8 mode:" range="12" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VMON_CAP_MCU_GENERAL_OV_SEL_PROXY" width="1" begin="11" end="11" resetval="0x0" description="POK_VMON_CAP_MCU_GENERAL mode:" range="11" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MCU_3P3_OV_SEL_PROXY" width="1" begin="10" end="10" resetval="0x0" description="POK_VDDSHV_MCU_3P3 mode:" range="10" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MCU_1P8_OV_SEL_PROXY" width="1" begin="9" end="9" resetval="0x0" description="POK_VDDSHV_MCU_1P8  mode:" range="9" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDR_CORE_OV_SEL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="POK_VDDR_CORE Mode:" range="8" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDS_DDRIO_EN_PROXY" width="1" begin="6" end="6" resetval="0x1" description="Active POK_VDDS_DDRIO (if pok_en_sel = 1):" range="6" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_3P3_EN_PROXY" width="1" begin="5" end="5" resetval="0x1" description="Active POK_VDDSHV_MAIN_3P3 (if pok_en_sel = 1):" range="5" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_1P8_EN_PROXY" width="1" begin="4" end="4" resetval="0x1" description="Active POK_VDDSHV_MAIN_1P8 (if pok_en_sel = 1):" range="4" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VMON_CAP_MCU_GENERAL_EN_PROXY" width="1" begin="3" end="3" resetval="0x1" description="Active POK_VMON_CAP_MCU_GENERAL (if pok_en_sel = 1):" range="3" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MCU_3P3_EN_PROXY" width="1" begin="2" end="2" resetval="0x1" description="Active POK_VDDSHV_MCU_3P3 (if pok_en_sel = 1):" range="2" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MCU_1P8_EN_PROXY" width="1" begin="1" end="1" resetval="0x1" description="Active POK_VDDSHV_MCU_1P8 (if pok_en_sel = 1):" range="1" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDR_CORE_EN_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Active POK_VDDR_CORE (if pok_en_sel = 1):" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_CLKGATE_CTRL_PROXY" acronym="CFG0_MCU_CLKGATE_CTRL_PROXY" offset="0x1A284" width="32" description="">
		<bitfield id="MCU_CLKGATE_CTRL_MCU_M4FSS_NOGATE_PROXY" width="1" begin="8" end="8" resetval="0x0" description="MCU domain M4FSS0 clock gate deactivate." range="8" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_CBA_ECC_AGGR_NOGATE_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MCU domain Pulsar clock gate deactivate." range="1" rwaccess="R/W"/> 
		<bitfield id="MCU_CLKGATE_CTRL_MCU_CBA_NOGATE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MCU domain Data bus (mcu_cbass) clock gate deactivate." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_CLKGATE_CTRL0_PROXY" acronym="CFG0_MAIN_CLKGATE_CTRL0_PROXY" offset="0x1A288" width="32" description="">
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_DMSC_NOGATE_PROXY" width="1" begin="31" end="31" resetval="0x0" description="MAIN domain DMSC  (pwr_dis_nogate) clock gate deactivate." range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_DBG_CBA_NOGATE_PROXY" width="1" begin="28" end="28" resetval="0x0" description="MAIN domain Debug bus clock gate deactivate." range="28" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_R5FSS1_NOGATE_PROXY" width="1" begin="26" end="26" resetval="0x0" description="MAIN domain R5FSS1 clock gate deactivate." range="26" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_R5FSS0_NOGATE_PROXY" width="1" begin="25" end="25" resetval="0x0" description="MAIN domain R5FSS0 clock gate deactivate." range="25" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_TIMERMGR_NOGATE_PROXY" width="1" begin="24" end="24" resetval="0x0" description="MAIN domain TIMERMGR (pwr_dis_nogate) clock gate deactivate." range="24" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_ICSSG1_NOGATE_PROXY" width="1" begin="21" end="21" resetval="0x0" description="MAIN domain ICSSG1 clock gate deactivate." range="21" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_ICSSG0_NOGATE_PROXY" width="1" begin="20" end="20" resetval="0x0" description="MAIN domain ICSSG0 clock gate deactivate." range="20" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_PDMA1_NOGATE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="MAIN domain PDMA1  (pwr_dis_nogate) clock gate deactivate." range="18" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_PDMA0_NOGATE_PROXY" width="1" begin="17" end="17" resetval="0x0" description="MAIN domain PDMA0  (pwr_dis_nogate) clock gate deactivate." range="17" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_DMSS_NOGATE_PROXY" width="1" begin="16" end="16" resetval="0x0" description="MAIN domain DMSS (pwr_dis_nogate) clock gate deactivate." range="16" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_GIC500_NOGATE_PROXY" width="1" begin="15" end="15" resetval="0x0" description="MAIN A53SS0 (gic500_1_2) clock gate deactivate." range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_A53_0_DBG_NOGATE_PROXY" width="1" begin="10" end="10" resetval="0x0" description="MAIN A53SS0 Debug Port clock gate deactivate." range="10" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_A53_0_CFG_NOGATE_PROXY" width="1" begin="9" end="9" resetval="0x0" description="MAIN A53SS0 Configuration Port clock gate deactivate." range="9" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_A53_0_ACP_NOGATE_PROXY" width="1" begin="8" end="8" resetval="0x0" description="MAIN A53SS0 ACP clock gate deactivate." range="8" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_A53_0_NOGATE_PROXY" width="1" begin="7" end="7" resetval="0x0" description="MAIN A53SS0 clock gate deactivate." range="7" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_CBA_ECC_AGG_NOGATE_PROXY" width="1" begin="6" end="6" resetval="0x0" description="MAIN domain data bus ECC aggragator (main_cba_ecc_aggr_main_0) clock gate deactivate." range="6" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_FW_CBA_NOGATE_PROXY" width="1" begin="5" end="5" resetval="0x0" description="MAIN domain datal bus (main_fw_cbass) clock gate deactivate." range="5" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_CBA_NOGATE_PROXY" width="1" begin="4" end="4" resetval="0x0" description="MAIN domain data bus (main_cbass) clock gate deactivate." range="4" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_INFRA_ECC_AGG_NOGATE_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MAIN domain Infrastructure ECC aggragator (main_infra_ecc_aggr) clock gate deactivate." range="2" rwaccess="R/W"/> 
		<bitfield id="MAIN_CLKGATE_CTRL0_MAIN_INFRA_CBA_NOGATE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MAIN domain Infrastructure bus (main_infra_cbass) clock gate deactivate." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK0_PROXY" acronym="CFG0_LOCK6_KICK0_PROXY" offset="0x1B008" width="32" description="">
		<bitfield id="LOCK6_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1_PROXY" acronym="CFG0_LOCK6_KICK1_PROXY" offset="0x1B00C" width="32" description="">
		<bitfield id="LOCK6_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0" acronym="CFG0_CLAIMREG_P6_R0" offset="0x1B100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1" acronym="CFG0_CLAIMREG_P6_R1" offset="0x1B104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2" acronym="CFG0_CLAIMREG_P6_R2" offset="0x1B108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R3" acronym="CFG0_CLAIMREG_P6_R3" offset="0x1B10C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R4" acronym="CFG0_CLAIMREG_P6_R4" offset="0x1B110" width="32" description="">
		<bitfield id="CLAIMREG_P6_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R5" acronym="CFG0_CLAIMREG_P6_R5" offset="0x1B114" width="32" description="">
		<bitfield id="CLAIMREG_P6_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
</module>