<pre>name: hdlconvertor_p537
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv</a>

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: randomize
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:6</a>: syntax error, unexpected ','
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:14</a>: syntax error, unexpected IDENTIFIER
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:16</a>: syntax error, unexpected rand
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:17</a>: syntax error, unexpected rand
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:18</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:19</a>: syntax error, unexpected IDENTIFIER, expecting ')'
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:23</a>: syntax error, unexpected IDENTIFIER
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:23</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: randomize
%Error: Exiting due to 10 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv</a>
</pre>