; ModuleID = '/home/linsun/XilinxLab/zedAstroSim/zedAstroSim/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@p_mass_8 = constant double 0x3F0B0211FC924B60
@p_mass_7 = constant double 0x3F06E445EC9476B8
@p_mass_6 = constant double 0x3F32BC5D9D5F6437
@p_mass_5 = constant double 0x3F4F49600670CC2E
@p_mass_4 = constant double 0x3E95A8363C414D00
@p_mass_3 = constant double 0x3EC9814786649F85
@p_mass_2 = constant double 0x3EC488B1548664FE
@p_mass_1 = constant double 0x3E86481BDA0ACB48
@p_mass_0 = constant double 1.000000e+00
@p_mass = constant [9 x double] [double 1.000000e+00, double 0x3E86481BDA0ACB48, double 0x3EC488B1548664FE, double 0x3EC9814786649F85, double 0x3E95A8363C414D00, double 0x3F4F49600670CC2E, double 0x3F32BC5D9D5F6437, double 0x3F06E445EC9476B8, double 0x3F0B0211FC924B60], align 16
@p_int_9 = global i64 12130892048755062
@p_int_8 = global i64 -217536815870956
@p_int_7 = global i64 -4329649810759809
@p_int_6 = global i64 -1529074277548495
@p_int_53 = global i64 -48214129381180
@p_int_52 = global i64 1755278382196959
@p_int_51 = global i64 523633993793736
@p_int_50 = global i64 -4786090163574258
@p_int_5 = global i64 72860648107
@p_int_49 = global i64 -87910334836014848
@p_int_48 = global i64 286228992820092192
@p_int_47 = global i64 20584917278455
@p_int_46 = global i64 1941992816066720
@p_int_45 = global i64 -1032131635550300
@p_int_44 = global i64 -1982994964737093
@p_int_43 = global i64 88433796310403696
@p_int_42 = global i64 178418531053445952
@p_int_41 = global i64 -120072161180579
@p_int_40 = global i64 -107135147677418
@p_int_4 = global i64 3164862379414
@p_int_39 = global i64 3063599906570191
@p_int_38 = global i64 1866942196718307
@p_int_37 = global i64 -100512228718170960
@p_int_36 = global i64 -2998316596246585
@p_int_35 = global i64 -38305410200901
@p_int_34 = global i64 -3459544002171689
@p_int_33 = global i64 2354668506120313
@p_int_32 = global i64 1140115745580475
@p_int_31 = global i64 -29811209359531872
@p_int_30 = global i64 -45444724195553632
@p_int_3 = global i64 -3084904334499
@p_int_29 = global i64 -103688562255236
@p_int_28 = global i64 -7140231189065021
@p_int_27 = global i64 -1874661855400607
@p_int_26 = global i64 485350310380760
@p_int_25 = global i64 4507843866326728
@p_int_24 = global i64 -16007632981663540
@p_int_23 = global i64 -250486216637
@p_int_22 = global i64 8300359440285254
@p_int_21 = global i64 -5694403294004744
@p_int_20 = global i64 -1556226179998
@p_int_2 = global i64 -1290326677066
@p_int_19 = global i64 5551748865431480
@p_int_18 = global i64 8303864923760965
@p_int_17 = global i64 -38067721592922
@p_int_16 = global i64 -11628741220859936
@p_int_15 = global i64 -2107118903711193
@p_int_14 = global i64 423980407616931
@p_int_13 = global i64 1305062392874893
@p_int_12 = global i64 -7051385792282048
@p_int_11 = global i64 -1492230266727991
@p_int_10 = global i64 -4636664872138580
@p_int_1 = global i64 57845061154043
@p_int_0 = global i64 21709922250528
@p_int = global [54 x i64] [i64 21709922250528, i64 57845061154043, i64 -1290326677066, i64 -3084904334499, i64 3164862379414, i64 72860648107, i64 -1529074277548495, i64 -4329649810759809, i64 -217536815870956, i64 12130892048755062, i64 -4636664872138580, i64 -1492230266727991, i64 -7051385792282048, i64 1305062392874893, i64 423980407616931, i64 -2107118903711193, i64 -11628741220859936, i64 -38067721592922, i64 8303864923760965, i64 5551748865431480, i64 -1556226179998, i64 -5694403294004744, i64 8300359440285254, i64 -250486216637, i64 -16007632981663540, i64 4507843866326728, i64 485350310380760, i64 -1874661855400607, i64 -7140231189065021, i64 -103688562255236, i64 -45444724195553632, i64 -29811209359531872, i64 1140115745580475, i64 2354668506120313, i64 -3459544002171689, i64 -38305410200901, i64 -2998316596246585, i64 -100512228718170960, i64 1866942196718307, i64 3063599906570191, i64 -107135147677418, i64 -120072161180579, i64 178418531053445952, i64 88433796310403696, i64 -1982994964737093, i64 -1032131635550300, i64 1941992816066720, i64 20584917278455, i64 286228992820092192, i64 -87910334836014848, i64 -4786090163574258, i64 523633993793736, i64 1755278382196959, i64 -48214129381180], align 16
@p_9 = constant double 0x3FF368D039E12295
@p_8 = constant double 0xBF964698DBEFCB0B
@p_7 = constant double 0xBFDBB5B2C08236D6
@p_6 = constant double 0xBFC3927878C2E34A
@p_53 = constant double 0xBF73BF9E2E3C5383
@p_52 = constant double 0x3FC677B23A587859
@p_51 = constant double 0x3FAACF601FAEFFED
@p_50 = constant double 0xBFDEA187B634DB1A
@p_5 = constant double 0x3EDE8F5A3EB9DCFC
@p_49 = constant double 0xC0219502573C37FA
@p_48 = constant double 0x403C9F7653CCEE75
@p_47 = constant double 0x3F60DCF854CE4C7C
@p_46 = constant double 0x3FC8DB85A5B42410
@p_45 = constant double 0xBFBA6C2D89FC4D33
@p_44 = constant double 0xBFC961E0BE157C12
@p_43 = constant double 0x4021AFCF747ADCA3
@p_42 = constant double 0x4031D783AF637DB7
@p_41 = constant double 0xBF88973D44583149
@p_40 = constant double 0xBF85F0F79C6BDB23
@p_4 = constant double 0x3F34BDC20AA5CC77
@p_39 = constant double 0x3FD39B66EF2B2F4F
@p_38 = constant double 0x3FC7E5989FEBDF52
@p_37 = constant double 0xC0241A39E25E85F4
@p_36 = constant double 0xBFD3307121192C06
@p_35 = constant double 0xBF6F613A0D086259
@p_34 = constant double 0xBFD6241DECB5C325
@p_33 = constant double 0x3FCE23C71B55DC83
@p_32 = constant double 0x3FBD2FDCD0179FA4
@p_31 = constant double 0xC007D955EEEAB803
@p_30 = constant double 0xC0122D8A2D8E41D1
@p_3 = constant double 0xBF34379C52A2C552
@p_29 = constant double 0xBF853C4453159B2B
@p_28 = constant double 0xBFE6D947030952B4
@p_27 = constant double 0xBFC7FEE458000E0D
@p_26 = constant double 0x3FA8D9956609AAD1
@p_25 = constant double 0x3FDCD9A6C1889FBB
@p_24 = constant double 0xBFF99CB9F9E42F76
@p_23 = constant double 0xBEFA43F02C76C8AB
@p_22 = constant double 0x3FEA8FA78A436C92
@p_21 = constant double 0xBFE238DAECF98D5A
@p_20 = constant double 0xBF2465D41C124A40
@p_2 = constant double 0xBF20E99E2D034213
@p_19 = constant double 0x3FE1C3FE1FA86D35
@p_18 = constant double 0x3FEA9286B17974A3
@p_17 = constant double 0xBF6F2F613DADF176
@p_16 = constant double 0xBFF29B21E53B95B9
@p_15 = constant double 0xBFCAF89B7302DA8D
@p_14 = constant double 0x3FA5B5322CF8CE05
@p_13 = constant double 0x3FC0B46DAED4F4AD
@p_12 = constant double 0xBFE6907EC81DDB80
@p_11 = constant double 0xBFC319BD79AF55DD
@p_10 = constant double 0xBFDDACB633B56C17
@p_1 = constant double 0x3F77B17E896D4129
@p_0 = constant double 0x3F61C8E693683811
@p = constant [54 x double] [double 0x3F61C8E693683811, double 0x3F77B17E896D4129, double 0xBF20E99E2D034213, double 0xBF34379C52A2C552, double 0x3F34BDC20AA5CC77, double 0x3EDE8F5A3EB9DCFC, double 0xBFC3927878C2E34A, double 0xBFDBB5B2C08236D6, double 0xBF964698DBEFCB0B, double 0x3FF368D039E12295, double 0xBFDDACB633B56C17, double 0xBFC319BD79AF55DD, double 0xBFE6907EC81DDB80, double 0x3FC0B46DAED4F4AD, double 0x3FA5B5322CF8CE05, double 0xBFCAF89B7302DA8D, double 0xBFF29B21E53B95B9, double 0xBF6F2F613DADF176, double 0x3FEA9286B17974A3, double 0x3FE1C3FE1FA86D35, double 0xBF2465D41C124A40, double 0xBFE238DAECF98D5A, double 0x3FEA8FA78A436C92, double 0xBEFA43F02C76C8AB, double 0xBFF99CB9F9E42F76, double 0x3FDCD9A6C1889FBB, double 0x3FA8D9956609AAD1, double 0xBFC7FEE458000E0D, double 0xBFE6D947030952B4, double 0xBF853C4453159B2B, double 0xC0122D8A2D8E41D1, double 0xC007D955EEEAB803, double 0x3FBD2FDCD0179FA4, double 0x3FCE23C71B55DC83, double 0xBFD6241DECB5C325, double 0xBF6F613A0D086259, double 0xBFD3307121192C06, double 0xC0241A39E25E85F4, double 0x3FC7E5989FEBDF52, double 0x3FD39B66EF2B2F4F, double 0xBF85F0F79C6BDB23, double 0xBF88973D44583149, double 0x4031D783AF637DB7, double 0x4021AFCF747ADCA3, double 0xBFC961E0BE157C12, double 0xBFBA6C2D89FC4D33, double 0x3FC8DB85A5B42410, double 0x3F60DCF854CE4C7C, double 0x403C9F7653CCEE75, double 0xC0219502573C37FA, double 0xBFDEA187B634DB1A, double 0x3FAACF601FAEFFED, double 0x3FC677B23A587859, double 0xBF73BF9E2E3C5383], align 16
@mul = global double 5.000000e-03, align 8
@llvm_global_ctors_1 = appending global [2 x void ()*] [void ()* @_GLOBAL__I_a, void ()* @_GLOBAL__I_a11547]
@llvm_global_ctors_0 = appending global [2 x i32] [i32 65535, i32 65535]
@astroSim_str = internal unnamed_addr constant [9 x i8] c"astroSim\00"
@p_str10708 = private unnamed_addr constant [5 x i8] c"dmul\00", align 1
@p_str10707 = private unnamed_addr constant [7 x i8] c"DRecip\00", align 1
@p_str10706 = private unnamed_addr constant [6 x i8] c"DSqrt\00", align 1
@p_str10705 = private unnamed_addr constant [12 x i8] c"hls_label_0\00", align 1
@p_str10701 = private unnamed_addr constant [1 x i8] zeroinitializer, align 1
@p_str10700 = private unnamed_addr constant [11 x i8] c"janus_loop\00", align 1

declare double @llvm.sqrt.f64(double) nounwind readonly

declare i64 @llvm.part.select.i64(i64, i32, i32) nounwind readnone

declare i169 @llvm.part.select.i169(i169, i32, i32) nounwind readnone

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

define internal fastcc void @janus_run([54 x i64]* %p_int_out) {
  br label %1

; <label>:1                                       ; preds = %.preheader2.preheader, %0
  %i = phi i13 [ 0, %0 ], [ %i_1, %.preheader2.preheader ]
  %exitcond = icmp eq i13 %i, -1908
  %i_1 = add i13 %i, 1
  br i1 %exitcond, label %.preheader.0, label %.preheader2.preheader

.preheader2.preheader:                            ; preds = %1
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6284, i64 6284, i64 6284)
  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10700) nounwind
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10700)
  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10701) nounwind
  %mul_load = load double* @mul, align 8
  %p_int_3_load_1 = load i64* @p_int_3, align 8
  %tmp_6 = sitofp i64 %p_int_3_load_1 to double
  %tmp_7 = fmul double %mul_load, %tmp_6
  %tmp_8 = call fastcc i64 @__hls_fptosi_double_(double %tmp_7)
  %p_int_0_load_1 = load i64* @p_int_0, align 8
  %tmp_s = add nsw i64 %p_int_0_load_1, %tmp_8
  store i64 %tmp_s, i64* @p_int_0, align 8
  %p_int_4_load_1 = load i64* @p_int_4, align 8
  %tmp_12 = sitofp i64 %p_int_4_load_1 to double
  %tmp_13 = fmul double %mul_load, %tmp_12
  %tmp_14 = call fastcc i64 @__hls_fptosi_double_(double %tmp_13)
  %p_int_1_load_1 = load i64* @p_int_1, align 8
  %tmp_17 = add nsw i64 %p_int_1_load_1, %tmp_14
  store i64 %tmp_17, i64* @p_int_1, align 8
  %p_int_5_load_1 = load i64* @p_int_5, align 8
  %tmp_20 = sitofp i64 %p_int_5_load_1 to double
  %tmp_21 = fmul double %mul_load, %tmp_20
  %tmp_22 = call fastcc i64 @__hls_fptosi_double_(double %tmp_21)
  %p_int_2_load_1 = load i64* @p_int_2, align 8
  %tmp_25 = add nsw i64 %p_int_2_load_1, %tmp_22
  store i64 %tmp_25, i64* @p_int_2, align 8
  %tmp_26 = sitofp i64 %tmp_s to double
  %p_0 = fmul double %tmp_26, 1.000000e-16
  %tmp_30 = sitofp i64 %tmp_17 to double
  %p_1 = fmul double %tmp_30, 1.000000e-16
  %tmp_34 = sitofp i64 %tmp_25 to double
  %p_2 = fmul double %tmp_34, 1.000000e-16
  %p_int_9_load_1 = load i64* @p_int_9, align 8
  %tmp_6_1 = sitofp i64 %p_int_9_load_1 to double
  %tmp_7_1 = fmul double %mul_load, %tmp_6_1
  %tmp_8_1 = call fastcc i64 @__hls_fptosi_double_(double %tmp_7_1)
  %p_int_6_load_1 = load i64* @p_int_6, align 8
  %tmp_1 = add nsw i64 %p_int_6_load_1, %tmp_8_1
  store i64 %tmp_1, i64* @p_int_6, align 8
  %p_int_10_load_1 = load i64* @p_int_10, align 8
  %tmp_12_1 = sitofp i64 %p_int_10_load_1 to double
  %tmp_13_1 = fmul double %mul_load, %tmp_12_1
  %tmp_14_1 = call fastcc i64 @__hls_fptosi_double_(double %tmp_13_1)
  %p_int_7_load_1 = load i64* @p_int_7, align 8
  %tmp_17_1 = add nsw i64 %p_int_7_load_1, %tmp_14_1
  store i64 %tmp_17_1, i64* @p_int_7, align 8
  %p_int_11_load_1 = load i64* @p_int_11, align 8
  %tmp_20_1 = sitofp i64 %p_int_11_load_1 to double
  %tmp_21_1 = fmul double %mul_load, %tmp_20_1
  %tmp_22_1 = call fastcc i64 @__hls_fptosi_double_(double %tmp_21_1)
  %p_int_8_load_1 = load i64* @p_int_8, align 8
  %tmp_25_1 = add nsw i64 %p_int_8_load_1, %tmp_22_1
  store i64 %tmp_25_1, i64* @p_int_8, align 8
  %tmp_26_1 = sitofp i64 %tmp_1 to double
  %p_3 = fmul double %tmp_26_1, 1.000000e-16
  %tmp_30_1 = sitofp i64 %tmp_17_1 to double
  %p_4 = fmul double %tmp_30_1, 1.000000e-16
  %tmp_34_1 = sitofp i64 %tmp_25_1 to double
  %p_5 = fmul double %tmp_34_1, 1.000000e-16
  %p_int_15_load_1 = load i64* @p_int_15, align 8
  %tmp_6_2 = sitofp i64 %p_int_15_load_1 to double
  %tmp_7_2 = fmul double %mul_load, %tmp_6_2
  %tmp_8_2 = call fastcc i64 @__hls_fptosi_double_(double %tmp_7_2)
  %p_int_12_load_1 = load i64* @p_int_12, align 8
  %tmp_2 = add nsw i64 %p_int_12_load_1, %tmp_8_2
  store i64 %tmp_2, i64* @p_int_12, align 8
  %p_int_16_load_1 = load i64* @p_int_16, align 8
  %tmp_12_2 = sitofp i64 %p_int_16_load_1 to double
  %tmp_13_2 = fmul double %mul_load, %tmp_12_2
  %tmp_14_2 = call fastcc i64 @__hls_fptosi_double_(double %tmp_13_2)
  %p_int_13_load_1 = load i64* @p_int_13, align 8
  %tmp_17_2 = add nsw i64 %p_int_13_load_1, %tmp_14_2
  store i64 %tmp_17_2, i64* @p_int_13, align 8
  %p_int_17_load_1 = load i64* @p_int_17, align 8
  %tmp_20_2 = sitofp i64 %p_int_17_load_1 to double
  %tmp_21_2 = fmul double %mul_load, %tmp_20_2
  %tmp_22_2 = call fastcc i64 @__hls_fptosi_double_(double %tmp_21_2)
  %p_int_14_load_1 = load i64* @p_int_14, align 8
  %tmp_25_2 = add nsw i64 %p_int_14_load_1, %tmp_22_2
  store i64 %tmp_25_2, i64* @p_int_14, align 8
  %tmp_26_2 = sitofp i64 %tmp_2 to double
  %p_6 = fmul double %tmp_26_2, 1.000000e-16
  %tmp_30_2 = sitofp i64 %tmp_17_2 to double
  %p_7 = fmul double %tmp_30_2, 1.000000e-16
  %tmp_34_2 = sitofp i64 %tmp_25_2 to double
  %p_8 = fmul double %tmp_34_2, 1.000000e-16
  %p_int_21_load_1 = load i64* @p_int_21, align 8
  %tmp_6_3 = sitofp i64 %p_int_21_load_1 to double
  %tmp_7_3 = fmul double %mul_load, %tmp_6_3
  %tmp_8_3 = call fastcc i64 @__hls_fptosi_double_(double %tmp_7_3)
  %p_int_18_load_1 = load i64* @p_int_18, align 8
  %tmp_3 = add nsw i64 %p_int_18_load_1, %tmp_8_3
  store i64 %tmp_3, i64* @p_int_18, align 8
  %p_int_22_load_1 = load i64* @p_int_22, align 8
  %tmp_12_3 = sitofp i64 %p_int_22_load_1 to double
  %tmp_13_3 = fmul double %mul_load, %tmp_12_3
  %tmp_14_3 = call fastcc i64 @__hls_fptosi_double_(double %tmp_13_3)
  %p_int_19_load_1 = load i64* @p_int_19, align 8
  %tmp_17_3 = add nsw i64 %p_int_19_load_1, %tmp_14_3
  store i64 %tmp_17_3, i64* @p_int_19, align 8
  %p_int_23_load_1 = load i64* @p_int_23, align 8
  %tmp_20_3 = sitofp i64 %p_int_23_load_1 to double
  %tmp_21_3 = fmul double %mul_load, %tmp_20_3
  %tmp_22_3 = call fastcc i64 @__hls_fptosi_double_(double %tmp_21_3)
  %p_int_20_load_1 = load i64* @p_int_20, align 8
  %tmp_25_3 = add nsw i64 %p_int_20_load_1, %tmp_22_3
  store i64 %tmp_25_3, i64* @p_int_20, align 8
  %tmp_26_3 = sitofp i64 %tmp_3 to double
  %p_9 = fmul double %tmp_26_3, 1.000000e-16
  %tmp_30_3 = sitofp i64 %tmp_17_3 to double
  %p_10 = fmul double %tmp_30_3, 1.000000e-16
  %tmp_34_3 = sitofp i64 %tmp_25_3 to double
  %p_11 = fmul double %tmp_34_3, 1.000000e-16
  %p_int_27_load_1 = load i64* @p_int_27, align 8
  %tmp_6_4 = sitofp i64 %p_int_27_load_1 to double
  %tmp_7_4 = fmul double %mul_load, %tmp_6_4
  %tmp_8_4 = call fastcc i64 @__hls_fptosi_double_(double %tmp_7_4)
  %p_int_24_load_1 = load i64* @p_int_24, align 8
  %tmp_4 = add nsw i64 %p_int_24_load_1, %tmp_8_4
  store i64 %tmp_4, i64* @p_int_24, align 8
  %p_int_28_load_1 = load i64* @p_int_28, align 8
  %tmp_12_4 = sitofp i64 %p_int_28_load_1 to double
  %tmp_13_4 = fmul double %mul_load, %tmp_12_4
  %tmp_14_4 = call fastcc i64 @__hls_fptosi_double_(double %tmp_13_4)
  %p_int_25_load_1 = load i64* @p_int_25, align 8
  %tmp_17_4 = add nsw i64 %p_int_25_load_1, %tmp_14_4
  store i64 %tmp_17_4, i64* @p_int_25, align 8
  %p_int_29_load_1 = load i64* @p_int_29, align 8
  %tmp_20_4 = sitofp i64 %p_int_29_load_1 to double
  %tmp_21_4 = fmul double %mul_load, %tmp_20_4
  %tmp_22_4 = call fastcc i64 @__hls_fptosi_double_(double %tmp_21_4)
  %p_int_26_load_1 = load i64* @p_int_26, align 8
  %tmp_25_4 = add nsw i64 %p_int_26_load_1, %tmp_22_4
  store i64 %tmp_25_4, i64* @p_int_26, align 8
  %tmp_26_4 = sitofp i64 %tmp_4 to double
  %p_12 = fmul double %tmp_26_4, 1.000000e-16
  %tmp_30_4 = sitofp i64 %tmp_17_4 to double
  %p_13 = fmul double %tmp_30_4, 1.000000e-16
  %tmp_34_4 = sitofp i64 %tmp_25_4 to double
  %p_14 = fmul double %tmp_34_4, 1.000000e-16
  %p_int_33_load_1 = load i64* @p_int_33, align 8
  %tmp_6_5 = sitofp i64 %p_int_33_load_1 to double
  %tmp_7_5 = fmul double %mul_load, %tmp_6_5
  %tmp_8_5 = call fastcc i64 @__hls_fptosi_double_(double %tmp_7_5)
  %p_int_30_load_1 = load i64* @p_int_30, align 8
  %tmp_5 = add nsw i64 %p_int_30_load_1, %tmp_8_5
  store i64 %tmp_5, i64* @p_int_30, align 8
  %p_int_34_load_1 = load i64* @p_int_34, align 8
  %tmp_12_5 = sitofp i64 %p_int_34_load_1 to double
  %tmp_13_5 = fmul double %mul_load, %tmp_12_5
  %tmp_14_5 = call fastcc i64 @__hls_fptosi_double_(double %tmp_13_5)
  %p_int_31_load_1 = load i64* @p_int_31, align 8
  %tmp_17_5 = add nsw i64 %p_int_31_load_1, %tmp_14_5
  store i64 %tmp_17_5, i64* @p_int_31, align 8
  %p_int_35_load_1 = load i64* @p_int_35, align 8
  %tmp_20_5 = sitofp i64 %p_int_35_load_1 to double
  %tmp_21_5 = fmul double %mul_load, %tmp_20_5
  %tmp_22_5 = call fastcc i64 @__hls_fptosi_double_(double %tmp_21_5)
  %p_int_32_load_1 = load i64* @p_int_32, align 8
  %tmp_25_5 = add nsw i64 %p_int_32_load_1, %tmp_22_5
  store i64 %tmp_25_5, i64* @p_int_32, align 8
  %tmp_26_5 = sitofp i64 %tmp_5 to double
  %p_15 = fmul double %tmp_26_5, 1.000000e-16
  %tmp_30_5 = sitofp i64 %tmp_17_5 to double
  %p_16 = fmul double %tmp_30_5, 1.000000e-16
  %tmp_34_5 = sitofp i64 %tmp_25_5 to double
  %p_17 = fmul double %tmp_34_5, 1.000000e-16
  %p_int_39_load_1 = load i64* @p_int_39, align 8
  %tmp_6_6 = sitofp i64 %p_int_39_load_1 to double
  %tmp_7_6 = fmul double %mul_load, %tmp_6_6
  %tmp_8_6 = call fastcc i64 @__hls_fptosi_double_(double %tmp_7_6)
  %p_int_36_load_1 = load i64* @p_int_36, align 8
  %tmp_6_7 = add nsw i64 %p_int_36_load_1, %tmp_8_6
  store i64 %tmp_6_7, i64* @p_int_36, align 8
  %p_int_40_load_1 = load i64* @p_int_40, align 8
  %tmp_12_6 = sitofp i64 %p_int_40_load_1 to double
  %tmp_13_6 = fmul double %mul_load, %tmp_12_6
  %tmp_14_6 = call fastcc i64 @__hls_fptosi_double_(double %tmp_13_6)
  %p_int_37_load_1 = load i64* @p_int_37, align 8
  %tmp_17_6 = add nsw i64 %p_int_37_load_1, %tmp_14_6
  store i64 %tmp_17_6, i64* @p_int_37, align 8
  %p_int_41_load_1 = load i64* @p_int_41, align 8
  %tmp_20_6 = sitofp i64 %p_int_41_load_1 to double
  %tmp_21_6 = fmul double %mul_load, %tmp_20_6
  %tmp_22_6 = call fastcc i64 @__hls_fptosi_double_(double %tmp_21_6)
  %p_int_38_load_1 = load i64* @p_int_38, align 8
  %tmp_25_6 = add nsw i64 %p_int_38_load_1, %tmp_22_6
  store i64 %tmp_25_6, i64* @p_int_38, align 8
  %tmp_26_6 = sitofp i64 %tmp_6_7 to double
  %p_18 = fmul double %tmp_26_6, 1.000000e-16
  %tmp_30_6 = sitofp i64 %tmp_17_6 to double
  %p_19 = fmul double %tmp_30_6, 1.000000e-16
  %tmp_34_6 = sitofp i64 %tmp_25_6 to double
  %p_20 = fmul double %tmp_34_6, 1.000000e-16
  %p_int_45_load_1 = load i64* @p_int_45, align 8
  %tmp_6_7_8 = sitofp i64 %p_int_45_load_1 to double
  %tmp_7_7 = fmul double %mul_load, %tmp_6_7_8
  %tmp_8_7 = call fastcc i64 @__hls_fptosi_double_(double %tmp_7_7)
  %p_int_42_load_1 = load i64* @p_int_42, align 8
  %tmp_7_9 = add nsw i64 %p_int_42_load_1, %tmp_8_7
  store i64 %tmp_7_9, i64* @p_int_42, align 8
  %p_int_46_load_1 = load i64* @p_int_46, align 8
  %tmp_12_7 = sitofp i64 %p_int_46_load_1 to double
  %tmp_13_7 = fmul double %mul_load, %tmp_12_7
  %tmp_14_7 = call fastcc i64 @__hls_fptosi_double_(double %tmp_13_7)
  %p_int_43_load_1 = load i64* @p_int_43, align 8
  %tmp_17_7 = add nsw i64 %p_int_43_load_1, %tmp_14_7
  store i64 %tmp_17_7, i64* @p_int_43, align 8
  %p_int_47_load_1 = load i64* @p_int_47, align 8
  %tmp_20_7 = sitofp i64 %p_int_47_load_1 to double
  %tmp_21_7 = fmul double %mul_load, %tmp_20_7
  %tmp_22_7 = call fastcc i64 @__hls_fptosi_double_(double %tmp_21_7)
  %p_int_44_load_1 = load i64* @p_int_44, align 8
  %tmp_25_7 = add nsw i64 %p_int_44_load_1, %tmp_22_7
  store i64 %tmp_25_7, i64* @p_int_44, align 8
  %tmp_26_7 = sitofp i64 %tmp_7_9 to double
  %p_21 = fmul double %tmp_26_7, 1.000000e-16
  %tmp_30_7 = sitofp i64 %tmp_17_7 to double
  %p_22 = fmul double %tmp_30_7, 1.000000e-16
  %tmp_34_7 = sitofp i64 %tmp_25_7 to double
  %p_23 = fmul double %tmp_34_7, 1.000000e-16
  %p_int_51_load_1 = load i64* @p_int_51, align 8
  %tmp_6_8 = sitofp i64 %p_int_51_load_1 to double
  %tmp_7_8 = fmul double %mul_load, %tmp_6_8
  %tmp_8_8 = call fastcc i64 @__hls_fptosi_double_(double %tmp_7_8)
  %p_int_48_load_1 = load i64* @p_int_48, align 8
  %tmp_8_10 = add nsw i64 %p_int_48_load_1, %tmp_8_8
  store i64 %tmp_8_10, i64* @p_int_48, align 8
  %p_int_52_load_1 = load i64* @p_int_52, align 8
  %tmp_12_8 = sitofp i64 %p_int_52_load_1 to double
  %tmp_13_8 = fmul double %mul_load, %tmp_12_8
  %tmp_14_8 = call fastcc i64 @__hls_fptosi_double_(double %tmp_13_8)
  %p_int_49_load_1 = load i64* @p_int_49, align 8
  %tmp_17_8 = add nsw i64 %p_int_49_load_1, %tmp_14_8
  store i64 %tmp_17_8, i64* @p_int_49, align 8
  %p_int_53_load_1 = load i64* @p_int_53, align 8
  %tmp_20_8 = sitofp i64 %p_int_53_load_1 to double
  %tmp_21_8 = fmul double %mul_load, %tmp_20_8
  %tmp_22_8 = call fastcc i64 @__hls_fptosi_double_(double %tmp_21_8)
  %p_int_50_load_1 = load i64* @p_int_50, align 8
  %tmp_25_8 = add nsw i64 %p_int_50_load_1, %tmp_22_8
  store i64 %tmp_25_8, i64* @p_int_50, align 8
  %tmp_26_8 = sitofp i64 %tmp_8_10 to double
  %p_24 = fmul double %tmp_26_8, 1.000000e-16
  %tmp_30_8 = sitofp i64 %tmp_17_8 to double
  %p_25 = fmul double %tmp_30_8, 1.000000e-16
  %tmp_34_8 = sitofp i64 %tmp_25_8 to double
  %p_26 = fmul double %tmp_34_8, 1.000000e-16
  %tmp_1_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_0_1 = fsub double %p_0, %p_3
  %dy_0_1 = fsub double %p_1, %p_4
  %dz_0_1 = fsub double %p_2, %p_5
  %tmp_102_0_1 = fmul double %dx_0_1, %dx_0_1
  %tmp_103_0_1 = fmul double %dy_0_1, %dy_0_1
  %tmp_104_0_1 = fadd double %tmp_102_0_1, %tmp_103_0_1
  %tmp_105_0_1 = fmul double %dz_0_1, %dz_0_1
  %pre_sqrt_0_1 = fadd double %tmp_104_0_1, %tmp_105_0_1
  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_0_1, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_0_1 = fmul double %pre_sqrt_0_1, %p_r_0_1
  %tmp_2_12 = call double @_ssdm_op_DRecip.f64(double %tmp_106_0_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_2_12, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_0_1 = bitcast double %tmp_2_12 to i64
  %tmp_107_neg_0_1 = xor i64 %tmp_107_to_int_0_1, -9223372036854775808
  %tmp_107_0_1 = bitcast i64 %tmp_107_neg_0_1 to double
  %prefact_0_1 = fmul double %tmp_107_0_1, 0x3E86481BDA0ACB48
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_0_1, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_0_1 = fmul double %prefact_0_1, %dx_0_1
  %ax_3_0_1 = fadd double %tmp_109_0_1, 0.000000e+00
  %tmp_110_0_1 = fmul double %prefact_0_1, %dy_0_1
  %ay_3_0_1 = fadd double %tmp_110_0_1, 0.000000e+00
  %tmp_111_0_1 = fmul double %prefact_0_1, %dz_0_1
  %az_3_0_1 = fadd double %tmp_111_0_1, 0.000000e+00
  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_1_11)
  %tmp_3_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_0_2 = fsub double %p_0, %p_6
  %dy_0_2 = fsub double %p_1, %p_7
  %dz_0_2 = fsub double %p_2, %p_8
  %tmp_102_0_2 = fmul double %dx_0_2, %dx_0_2
  %tmp_103_0_2 = fmul double %dy_0_2, %dy_0_2
  %tmp_104_0_2 = fadd double %tmp_102_0_2, %tmp_103_0_2
  %tmp_105_0_2 = fmul double %dz_0_2, %dz_0_2
  %pre_sqrt_0_2 = fadd double %tmp_104_0_2, %tmp_105_0_2
  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_0_2, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_0_2 = fmul double %pre_sqrt_0_2, %p_r_0_2
  %tmp_4_15 = call double @_ssdm_op_DRecip.f64(double %tmp_106_0_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_4_15, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_0_2 = bitcast double %tmp_4_15 to i64
  %tmp_107_neg_0_2 = xor i64 %tmp_107_to_int_0_2, -9223372036854775808
  %tmp_107_0_2 = bitcast i64 %tmp_107_neg_0_2 to double
  %prefact_0_2 = fmul double %tmp_107_0_2, 0x3EC488B1548664FE
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_0_2, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_0_2 = fmul double %prefact_0_2, %dx_0_2
  %ax_3_0_2 = fadd double %ax_3_0_1, %tmp_109_0_2
  %tmp_110_0_2 = fmul double %prefact_0_2, %dy_0_2
  %ay_3_0_2 = fadd double %ay_3_0_1, %tmp_110_0_2
  %tmp_111_0_2 = fmul double %prefact_0_2, %dz_0_2
  %az_3_0_2 = fadd double %az_3_0_1, %tmp_111_0_2
  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_3_14)
  %tmp_5_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_0_3 = fsub double %p_0, %p_9
  %dy_0_3 = fsub double %p_1, %p_10
  %dz_0_3 = fsub double %p_2, %p_11
  %tmp_102_0_3 = fmul double %dx_0_3, %dx_0_3
  %tmp_103_0_3 = fmul double %dy_0_3, %dy_0_3
  %tmp_104_0_3 = fadd double %tmp_102_0_3, %tmp_103_0_3
  %tmp_105_0_3 = fmul double %dz_0_3, %dz_0_3
  %pre_sqrt_0_3 = fadd double %tmp_104_0_3, %tmp_105_0_3
  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_0_3, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_0_3 = fmul double %pre_sqrt_0_3, %p_r_0_3
  %tmp_9 = call double @_ssdm_op_DRecip.f64(double %tmp_106_0_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_9, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_0_3 = bitcast double %tmp_9 to i64
  %tmp_107_neg_0_3 = xor i64 %tmp_107_to_int_0_3, -9223372036854775808
  %tmp_107_0_3 = bitcast i64 %tmp_107_neg_0_3 to double
  %prefact_0_3 = fmul double %tmp_107_0_3, 0x3EC9814786649F85
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_0_3, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_0_3 = fmul double %prefact_0_3, %dx_0_3
  %ax_3_0_3 = fadd double %ax_3_0_2, %tmp_109_0_3
  %tmp_110_0_3 = fmul double %prefact_0_3, %dy_0_3
  %ay_3_0_3 = fadd double %ay_3_0_2, %tmp_110_0_3
  %tmp_111_0_3 = fmul double %prefact_0_3, %dz_0_3
  %az_3_0_3 = fadd double %az_3_0_2, %tmp_111_0_3
  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_5_17)
  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_0_4 = fsub double %p_0, %p_12
  %dy_0_4 = fsub double %p_1, %p_13
  %dz_0_4 = fsub double %p_2, %p_14
  %tmp_102_0_4 = fmul double %dx_0_4, %dx_0_4
  %tmp_103_0_4 = fmul double %dy_0_4, %dy_0_4
  %tmp_104_0_4 = fadd double %tmp_102_0_4, %tmp_103_0_4
  %tmp_105_0_4 = fmul double %dz_0_4, %dz_0_4
  %pre_sqrt_0_4 = fadd double %tmp_104_0_4, %tmp_105_0_4
  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_0_4, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_0_4 = fmul double %pre_sqrt_0_4, %p_r_0_4
  %tmp_11 = call double @_ssdm_op_DRecip.f64(double %tmp_106_0_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_11, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_0_4 = bitcast double %tmp_11 to i64
  %tmp_107_neg_0_4 = xor i64 %tmp_107_to_int_0_4, -9223372036854775808
  %tmp_107_0_4 = bitcast i64 %tmp_107_neg_0_4 to double
  %prefact_0_4 = fmul double %tmp_107_0_4, 0x3E95A8363C414D00
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_0_4, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_0_4 = fmul double %prefact_0_4, %dx_0_4
  %ax_3_0_4 = fadd double %ax_3_0_3, %tmp_109_0_4
  %tmp_110_0_4 = fmul double %prefact_0_4, %dy_0_4
  %ay_3_0_4 = fadd double %ay_3_0_3, %tmp_110_0_4
  %tmp_111_0_4 = fmul double %prefact_0_4, %dz_0_4
  %az_3_0_4 = fadd double %az_3_0_3, %tmp_111_0_4
  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_10)
  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_0_5 = fsub double %p_0, %p_15
  %dy_0_5 = fsub double %p_1, %p_16
  %dz_0_5 = fsub double %p_2, %p_17
  %tmp_102_0_5 = fmul double %dx_0_5, %dx_0_5
  %tmp_103_0_5 = fmul double %dy_0_5, %dy_0_5
  %tmp_104_0_5 = fadd double %tmp_102_0_5, %tmp_103_0_5
  %tmp_105_0_5 = fmul double %dz_0_5, %dz_0_5
  %pre_sqrt_0_5 = fadd double %tmp_104_0_5, %tmp_105_0_5
  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_0_5, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_0_5 = fmul double %pre_sqrt_0_5, %p_r_0_5
  %tmp_16 = call double @_ssdm_op_DRecip.f64(double %tmp_106_0_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_16, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_0_5 = bitcast double %tmp_16 to i64
  %tmp_107_neg_0_5 = xor i64 %tmp_107_to_int_0_5, -9223372036854775808
  %tmp_107_0_5 = bitcast i64 %tmp_107_neg_0_5 to double
  %prefact_0_5 = fmul double %tmp_107_0_5, 0x3F4F49600670CC2E
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_0_5, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_0_5 = fmul double %prefact_0_5, %dx_0_5
  %ax_3_0_5 = fadd double %ax_3_0_4, %tmp_109_0_5
  %tmp_110_0_5 = fmul double %prefact_0_5, %dy_0_5
  %ay_3_0_5 = fadd double %ay_3_0_4, %tmp_110_0_5
  %tmp_111_0_5 = fmul double %prefact_0_5, %dz_0_5
  %az_3_0_5 = fadd double %az_3_0_4, %tmp_111_0_5
  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_15)
  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_0_6 = fsub double %p_0, %p_18
  %dy_0_6 = fsub double %p_1, %p_19
  %dz_0_6 = fsub double %p_2, %p_20
  %tmp_102_0_6 = fmul double %dx_0_6, %dx_0_6
  %tmp_103_0_6 = fmul double %dy_0_6, %dy_0_6
  %tmp_104_0_6 = fadd double %tmp_102_0_6, %tmp_103_0_6
  %tmp_105_0_6 = fmul double %dz_0_6, %dz_0_6
  %pre_sqrt_0_6 = fadd double %tmp_104_0_6, %tmp_105_0_6
  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_0_6, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_0_6 = fmul double %pre_sqrt_0_6, %p_r_0_6
  %tmp_19 = call double @_ssdm_op_DRecip.f64(double %tmp_106_0_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_19, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_0_6 = bitcast double %tmp_19 to i64
  %tmp_107_neg_0_6 = xor i64 %tmp_107_to_int_0_6, -9223372036854775808
  %tmp_107_0_6 = bitcast i64 %tmp_107_neg_0_6 to double
  %prefact_0_6 = fmul double %tmp_107_0_6, 0x3F32BC5D9D5F6437
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_0_6, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_0_6 = fmul double %prefact_0_6, %dx_0_6
  %ax_3_0_6 = fadd double %ax_3_0_5, %tmp_109_0_6
  %tmp_110_0_6 = fmul double %prefact_0_6, %dy_0_6
  %ay_3_0_6 = fadd double %ay_3_0_5, %tmp_110_0_6
  %tmp_111_0_6 = fmul double %prefact_0_6, %dz_0_6
  %az_3_0_6 = fadd double %az_3_0_5, %tmp_111_0_6
  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_18)
  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_0_7 = fsub double %p_0, %p_21
  %dy_0_7 = fsub double %p_1, %p_22
  %dz_0_7 = fsub double %p_2, %p_23
  %tmp_102_0_7 = fmul double %dx_0_7, %dx_0_7
  %tmp_103_0_7 = fmul double %dy_0_7, %dy_0_7
  %tmp_104_0_7 = fadd double %tmp_102_0_7, %tmp_103_0_7
  %tmp_105_0_7 = fmul double %dz_0_7, %dz_0_7
  %pre_sqrt_0_7 = fadd double %tmp_104_0_7, %tmp_105_0_7
  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_0_7, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_0_7 = fmul double %pre_sqrt_0_7, %p_r_0_7
  %tmp_24 = call double @_ssdm_op_DRecip.f64(double %tmp_106_0_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_24, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_0_7 = bitcast double %tmp_24 to i64
  %tmp_107_neg_0_7 = xor i64 %tmp_107_to_int_0_7, -9223372036854775808
  %tmp_107_0_7 = bitcast i64 %tmp_107_neg_0_7 to double
  %prefact_0_7 = fmul double %tmp_107_0_7, 0x3F06E445EC9476B8
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_0_7, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_0_7 = fmul double %prefact_0_7, %dx_0_7
  %ax_3_0_7 = fadd double %ax_3_0_6, %tmp_109_0_7
  %tmp_110_0_7 = fmul double %prefact_0_7, %dy_0_7
  %ay_3_0_7 = fadd double %ay_3_0_6, %tmp_110_0_7
  %tmp_111_0_7 = fmul double %prefact_0_7, %dz_0_7
  %az_3_0_7 = fadd double %az_3_0_6, %tmp_111_0_7
  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_23)
  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_0_8 = fsub double %p_0, %p_24
  %dy_0_8 = fsub double %p_1, %p_25
  %dz_0_8 = fsub double %p_2, %p_26
  %tmp_102_0_8 = fmul double %dx_0_8, %dx_0_8
  %tmp_103_0_8 = fmul double %dy_0_8, %dy_0_8
  %tmp_104_0_8 = fadd double %tmp_102_0_8, %tmp_103_0_8
  %tmp_105_0_8 = fmul double %dz_0_8, %dz_0_8
  %pre_sqrt_0_8 = fadd double %tmp_104_0_8, %tmp_105_0_8
  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_0_8, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_0_8 = fmul double %pre_sqrt_0_8, %p_r_0_8
  %tmp_28 = call double @_ssdm_op_DRecip.f64(double %tmp_106_0_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_28, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_0_8 = bitcast double %tmp_28 to i64
  %tmp_107_neg_0_8 = xor i64 %tmp_107_to_int_0_8, -9223372036854775808
  %tmp_107_0_8 = bitcast i64 %tmp_107_neg_0_8 to double
  %prefact_0_8 = fmul double %tmp_107_0_8, 0x3F0B0211FC924B60
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_0_8, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_0_8 = fmul double %prefact_0_8, %dx_0_8
  %ax_3_0_8 = fadd double %ax_3_0_7, %tmp_109_0_8
  %tmp_110_0_8 = fmul double %prefact_0_8, %dy_0_8
  %ay_3_0_8 = fadd double %ay_3_0_7, %tmp_110_0_8
  %tmp_111_0_8 = fmul double %prefact_0_8, %dz_0_8
  %az_3_0_8 = fadd double %az_3_0_7, %tmp_111_0_8
  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_27)
  %tmp_72 = fmul double %ax_3_0_8, 1.000000e-02
  %tmp_73 = fmul double %tmp_72, 1.000000e+16
  %tmp_78 = fadd double %tmp_6, %tmp_73
  %tmp_79 = call fastcc i64 @__hls_fptosi_double_(double %tmp_78)
  store i64 %tmp_79, i64* @p_int_3, align 8
  %tmp_80 = fmul double %ay_3_0_8, 1.000000e-02
  %tmp_81 = fmul double %tmp_80, 1.000000e+16
  %tmp_85 = fadd double %tmp_12, %tmp_81
  %tmp_86 = call fastcc i64 @__hls_fptosi_double_(double %tmp_85)
  store i64 %tmp_86, i64* @p_int_4, align 8
  %tmp_87 = fmul double %az_3_0_8, 1.000000e-02
  %tmp_88 = fmul double %tmp_87, 1.000000e+16
  %tmp_92 = fadd double %tmp_20, %tmp_88
  %tmp_93 = call fastcc i64 @__hls_fptosi_double_(double %tmp_92)
  store i64 %tmp_93, i64* @p_int_5, align 8
  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_1 = fsub double %p_3, %p_0
  %dy_1 = fsub double %p_4, %p_1
  %dz_1 = fsub double %p_5, %p_2
  %tmp_102_1 = fmul double %dx_1, %dx_1
  %tmp_103_1 = fmul double %dy_1, %dy_1
  %tmp_104_1 = fadd double %tmp_102_1, %tmp_103_1
  %tmp_105_1 = fmul double %dz_1, %dz_1
  %pre_sqrt_1 = fadd double %tmp_104_1, %tmp_105_1
  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_1, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_1 = fmul double %pre_sqrt_1, %p_r_1
  %tmp_31 = call double @_ssdm_op_DRecip.f64(double %tmp_106_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_31, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_1 = bitcast double %tmp_31 to i64
  %tmp_107_neg_1 = xor i64 %tmp_107_to_int_1, -9223372036854775808
  %tmp_107_1 = bitcast i64 %tmp_107_neg_1 to double
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_107_1, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_1 = fmul double %tmp_107_1, %dx_1
  %ax_3_1 = fadd double %tmp_109_1, 0.000000e+00
  %tmp_110_1 = fmul double %tmp_107_1, %dy_1
  %ay_3_1 = fadd double %tmp_110_1, 0.000000e+00
  %tmp_111_1 = fmul double %tmp_107_1, %dz_1
  %az_3_1 = fadd double %tmp_111_1, 0.000000e+00
  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_29)
  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_1_2 = fsub double %p_3, %p_6
  %dy_1_2 = fsub double %p_4, %p_7
  %dz_1_2 = fsub double %p_5, %p_8
  %tmp_102_1_2 = fmul double %dx_1_2, %dx_1_2
  %tmp_103_1_2 = fmul double %dy_1_2, %dy_1_2
  %tmp_104_1_2 = fadd double %tmp_102_1_2, %tmp_103_1_2
  %tmp_105_1_2 = fmul double %dz_1_2, %dz_1_2
  %pre_sqrt_1_2 = fadd double %tmp_104_1_2, %tmp_105_1_2
  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_1_2, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_1_2 = fmul double %pre_sqrt_1_2, %p_r_1_2
  %tmp_33 = call double @_ssdm_op_DRecip.f64(double %tmp_106_1_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_33, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_1_2 = bitcast double %tmp_33 to i64
  %tmp_107_neg_1_2 = xor i64 %tmp_107_to_int_1_2, -9223372036854775808
  %tmp_107_1_2 = bitcast i64 %tmp_107_neg_1_2 to double
  %prefact_1_2 = fmul double %tmp_107_1_2, 0x3EC488B1548664FE
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_1_2, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_1_2 = fmul double %prefact_1_2, %dx_1_2
  %ax_3_1_2 = fadd double %ax_3_1, %tmp_109_1_2
  %tmp_110_1_2 = fmul double %prefact_1_2, %dy_1_2
  %ay_3_1_2 = fadd double %ay_3_1, %tmp_110_1_2
  %tmp_111_1_2 = fmul double %prefact_1_2, %dz_1_2
  %az_3_1_2 = fadd double %az_3_1, %tmp_111_1_2
  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_32)
  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_1_3 = fsub double %p_3, %p_9
  %dy_1_3 = fsub double %p_4, %p_10
  %dz_1_3 = fsub double %p_5, %p_11
  %tmp_102_1_3 = fmul double %dx_1_3, %dx_1_3
  %tmp_103_1_3 = fmul double %dy_1_3, %dy_1_3
  %tmp_104_1_3 = fadd double %tmp_102_1_3, %tmp_103_1_3
  %tmp_105_1_3 = fmul double %dz_1_3, %dz_1_3
  %pre_sqrt_1_3 = fadd double %tmp_104_1_3, %tmp_105_1_3
  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_1_3, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_1_3 = fmul double %pre_sqrt_1_3, %p_r_1_3
  %tmp_36 = call double @_ssdm_op_DRecip.f64(double %tmp_106_1_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_36, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_1_3 = bitcast double %tmp_36 to i64
  %tmp_107_neg_1_3 = xor i64 %tmp_107_to_int_1_3, -9223372036854775808
  %tmp_107_1_3 = bitcast i64 %tmp_107_neg_1_3 to double
  %prefact_1_3 = fmul double %tmp_107_1_3, 0x3EC9814786649F85
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_1_3, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_1_3 = fmul double %prefact_1_3, %dx_1_3
  %ax_3_1_3 = fadd double %ax_3_1_2, %tmp_109_1_3
  %tmp_110_1_3 = fmul double %prefact_1_3, %dy_1_3
  %ay_3_1_3 = fadd double %ay_3_1_2, %tmp_110_1_3
  %tmp_111_1_3 = fmul double %prefact_1_3, %dz_1_3
  %az_3_1_3 = fadd double %az_3_1_2, %tmp_111_1_3
  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_35)
  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_1_4 = fsub double %p_3, %p_12
  %dy_1_4 = fsub double %p_4, %p_13
  %dz_1_4 = fsub double %p_5, %p_14
  %tmp_102_1_4 = fmul double %dx_1_4, %dx_1_4
  %tmp_103_1_4 = fmul double %dy_1_4, %dy_1_4
  %tmp_104_1_4 = fadd double %tmp_102_1_4, %tmp_103_1_4
  %tmp_105_1_4 = fmul double %dz_1_4, %dz_1_4
  %pre_sqrt_1_4 = fadd double %tmp_104_1_4, %tmp_105_1_4
  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_1_4, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_1_4 = fmul double %pre_sqrt_1_4, %p_r_1_4
  %tmp_38 = call double @_ssdm_op_DRecip.f64(double %tmp_106_1_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_38, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_1_4 = bitcast double %tmp_38 to i64
  %tmp_107_neg_1_4 = xor i64 %tmp_107_to_int_1_4, -9223372036854775808
  %tmp_107_1_4 = bitcast i64 %tmp_107_neg_1_4 to double
  %prefact_1_4 = fmul double %tmp_107_1_4, 0x3E95A8363C414D00
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_1_4, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_1_4 = fmul double %prefact_1_4, %dx_1_4
  %ax_3_1_4 = fadd double %ax_3_1_3, %tmp_109_1_4
  %tmp_110_1_4 = fmul double %prefact_1_4, %dy_1_4
  %ay_3_1_4 = fadd double %ay_3_1_3, %tmp_110_1_4
  %tmp_111_1_4 = fmul double %prefact_1_4, %dz_1_4
  %az_3_1_4 = fadd double %az_3_1_3, %tmp_111_1_4
  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_37)
  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_1_5 = fsub double %p_3, %p_15
  %dy_1_5 = fsub double %p_4, %p_16
  %dz_1_5 = fsub double %p_5, %p_17
  %tmp_102_1_5 = fmul double %dx_1_5, %dx_1_5
  %tmp_103_1_5 = fmul double %dy_1_5, %dy_1_5
  %tmp_104_1_5 = fadd double %tmp_102_1_5, %tmp_103_1_5
  %tmp_105_1_5 = fmul double %dz_1_5, %dz_1_5
  %pre_sqrt_1_5 = fadd double %tmp_104_1_5, %tmp_105_1_5
  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_1_5, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_1_5 = fmul double %pre_sqrt_1_5, %p_r_1_5
  %tmp_40 = call double @_ssdm_op_DRecip.f64(double %tmp_106_1_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_40, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_1_5 = bitcast double %tmp_40 to i64
  %tmp_107_neg_1_5 = xor i64 %tmp_107_to_int_1_5, -9223372036854775808
  %tmp_107_1_5 = bitcast i64 %tmp_107_neg_1_5 to double
  %prefact_1_5 = fmul double %tmp_107_1_5, 0x3F4F49600670CC2E
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_1_5, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_1_5 = fmul double %prefact_1_5, %dx_1_5
  %ax_3_1_5 = fadd double %ax_3_1_4, %tmp_109_1_5
  %tmp_110_1_5 = fmul double %prefact_1_5, %dy_1_5
  %ay_3_1_5 = fadd double %ay_3_1_4, %tmp_110_1_5
  %tmp_111_1_5 = fmul double %prefact_1_5, %dz_1_5
  %az_3_1_5 = fadd double %az_3_1_4, %tmp_111_1_5
  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_39)
  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_1_6 = fsub double %p_3, %p_18
  %dy_1_6 = fsub double %p_4, %p_19
  %dz_1_6 = fsub double %p_5, %p_20
  %tmp_102_1_6 = fmul double %dx_1_6, %dx_1_6
  %tmp_103_1_6 = fmul double %dy_1_6, %dy_1_6
  %tmp_104_1_6 = fadd double %tmp_102_1_6, %tmp_103_1_6
  %tmp_105_1_6 = fmul double %dz_1_6, %dz_1_6
  %pre_sqrt_1_6 = fadd double %tmp_104_1_6, %tmp_105_1_6
  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_1_6, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_1_6 = fmul double %pre_sqrt_1_6, %p_r_1_6
  %tmp_42 = call double @_ssdm_op_DRecip.f64(double %tmp_106_1_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_42, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_1_6 = bitcast double %tmp_42 to i64
  %tmp_107_neg_1_6 = xor i64 %tmp_107_to_int_1_6, -9223372036854775808
  %tmp_107_1_6 = bitcast i64 %tmp_107_neg_1_6 to double
  %prefact_1_6 = fmul double %tmp_107_1_6, 0x3F32BC5D9D5F6437
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_1_6, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_1_6 = fmul double %prefact_1_6, %dx_1_6
  %ax_3_1_6 = fadd double %ax_3_1_5, %tmp_109_1_6
  %tmp_110_1_6 = fmul double %prefact_1_6, %dy_1_6
  %ay_3_1_6 = fadd double %ay_3_1_5, %tmp_110_1_6
  %tmp_111_1_6 = fmul double %prefact_1_6, %dz_1_6
  %az_3_1_6 = fadd double %az_3_1_5, %tmp_111_1_6
  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_41)
  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_1_7 = fsub double %p_3, %p_21
  %dy_1_7 = fsub double %p_4, %p_22
  %dz_1_7 = fsub double %p_5, %p_23
  %tmp_102_1_7 = fmul double %dx_1_7, %dx_1_7
  %tmp_103_1_7 = fmul double %dy_1_7, %dy_1_7
  %tmp_104_1_7 = fadd double %tmp_102_1_7, %tmp_103_1_7
  %tmp_105_1_7 = fmul double %dz_1_7, %dz_1_7
  %pre_sqrt_1_7 = fadd double %tmp_104_1_7, %tmp_105_1_7
  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_1_7, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_1_7 = fmul double %pre_sqrt_1_7, %p_r_1_7
  %tmp_44 = call double @_ssdm_op_DRecip.f64(double %tmp_106_1_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_44, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_1_7 = bitcast double %tmp_44 to i64
  %tmp_107_neg_1_7 = xor i64 %tmp_107_to_int_1_7, -9223372036854775808
  %tmp_107_1_7 = bitcast i64 %tmp_107_neg_1_7 to double
  %prefact_1_7 = fmul double %tmp_107_1_7, 0x3F06E445EC9476B8
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_1_7, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_1_7 = fmul double %prefact_1_7, %dx_1_7
  %ax_3_1_7 = fadd double %ax_3_1_6, %tmp_109_1_7
  %tmp_110_1_7 = fmul double %prefact_1_7, %dy_1_7
  %ay_3_1_7 = fadd double %ay_3_1_6, %tmp_110_1_7
  %tmp_111_1_7 = fmul double %prefact_1_7, %dz_1_7
  %az_3_1_7 = fadd double %az_3_1_6, %tmp_111_1_7
  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_43)
  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_1_8 = fsub double %p_3, %p_24
  %dy_1_8 = fsub double %p_4, %p_25
  %dz_1_8 = fsub double %p_5, %p_26
  %tmp_102_1_8 = fmul double %dx_1_8, %dx_1_8
  %tmp_103_1_8 = fmul double %dy_1_8, %dy_1_8
  %tmp_104_1_8 = fadd double %tmp_102_1_8, %tmp_103_1_8
  %tmp_105_1_8 = fmul double %dz_1_8, %dz_1_8
  %pre_sqrt_1_8 = fadd double %tmp_104_1_8, %tmp_105_1_8
  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_1_8, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_1_8 = fmul double %pre_sqrt_1_8, %p_r_1_8
  %tmp_46 = call double @_ssdm_op_DRecip.f64(double %tmp_106_1_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_46, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_1_8 = bitcast double %tmp_46 to i64
  %tmp_107_neg_1_8 = xor i64 %tmp_107_to_int_1_8, -9223372036854775808
  %tmp_107_1_8 = bitcast i64 %tmp_107_neg_1_8 to double
  %prefact_1_8 = fmul double %tmp_107_1_8, 0x3F0B0211FC924B60
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_1_8, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_1_8 = fmul double %prefact_1_8, %dx_1_8
  %ax_3_1_8 = fadd double %ax_3_1_7, %tmp_109_1_8
  %tmp_110_1_8 = fmul double %prefact_1_8, %dy_1_8
  %ay_3_1_8 = fadd double %ay_3_1_7, %tmp_110_1_8
  %tmp_111_1_8 = fmul double %prefact_1_8, %dz_1_8
  %az_3_1_8 = fadd double %az_3_1_7, %tmp_111_1_8
  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_45)
  %tmp_72_1 = fmul double %ax_3_1_8, 1.000000e-02
  %tmp_73_1 = fmul double %tmp_72_1, 1.000000e+16
  %tmp_78_1 = fadd double %tmp_6_1, %tmp_73_1
  %tmp_79_1 = call fastcc i64 @__hls_fptosi_double_(double %tmp_78_1)
  store i64 %tmp_79_1, i64* @p_int_9, align 8
  %tmp_80_1 = fmul double %ay_3_1_8, 1.000000e-02
  %tmp_81_1 = fmul double %tmp_80_1, 1.000000e+16
  %tmp_85_1 = fadd double %tmp_12_1, %tmp_81_1
  %tmp_86_1 = call fastcc i64 @__hls_fptosi_double_(double %tmp_85_1)
  store i64 %tmp_86_1, i64* @p_int_10, align 8
  %tmp_87_1 = fmul double %az_3_1_8, 1.000000e-02
  %tmp_88_1 = fmul double %tmp_87_1, 1.000000e+16
  %tmp_92_1 = fadd double %tmp_20_1, %tmp_88_1
  %tmp_93_1 = call fastcc i64 @__hls_fptosi_double_(double %tmp_92_1)
  store i64 %tmp_93_1, i64* @p_int_11, align 8
  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_2 = fsub double %p_6, %p_0
  %dy_2 = fsub double %p_7, %p_1
  %dz_2 = fsub double %p_8, %p_2
  %tmp_102_2 = fmul double %dx_2, %dx_2
  %tmp_103_2 = fmul double %dy_2, %dy_2
  %tmp_104_2 = fadd double %tmp_102_2, %tmp_103_2
  %tmp_105_2 = fmul double %dz_2, %dz_2
  %pre_sqrt_2 = fadd double %tmp_104_2, %tmp_105_2
  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_2, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_2 = fmul double %pre_sqrt_2, %p_r_2
  %tmp_48 = call double @_ssdm_op_DRecip.f64(double %tmp_106_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_48, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_2 = bitcast double %tmp_48 to i64
  %tmp_107_neg_2 = xor i64 %tmp_107_to_int_2, -9223372036854775808
  %tmp_107_2 = bitcast i64 %tmp_107_neg_2 to double
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_107_2, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_2 = fmul double %tmp_107_2, %dx_2
  %ax_3_2 = fadd double %tmp_109_2, 0.000000e+00
  %tmp_110_2 = fmul double %tmp_107_2, %dy_2
  %ay_3_2 = fadd double %tmp_110_2, 0.000000e+00
  %tmp_111_2 = fmul double %tmp_107_2, %dz_2
  %az_3_2 = fadd double %tmp_111_2, 0.000000e+00
  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_47)
  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_2_1 = fsub double %p_6, %p_3
  %dy_2_1 = fsub double %p_7, %p_4
  %dz_2_1 = fsub double %p_8, %p_5
  %tmp_102_2_1 = fmul double %dx_2_1, %dx_2_1
  %tmp_103_2_1 = fmul double %dy_2_1, %dy_2_1
  %tmp_104_2_1 = fadd double %tmp_102_2_1, %tmp_103_2_1
  %tmp_105_2_1 = fmul double %dz_2_1, %dz_2_1
  %pre_sqrt_2_1 = fadd double %tmp_104_2_1, %tmp_105_2_1
  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_2_1, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_2_1 = fmul double %pre_sqrt_2_1, %p_r_2_1
  %tmp_50 = call double @_ssdm_op_DRecip.f64(double %tmp_106_2_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_50, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_2_1 = bitcast double %tmp_50 to i64
  %tmp_107_neg_2_1 = xor i64 %tmp_107_to_int_2_1, -9223372036854775808
  %tmp_107_2_1 = bitcast i64 %tmp_107_neg_2_1 to double
  %prefact_2_1 = fmul double %tmp_107_2_1, 0x3E86481BDA0ACB48
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_2_1, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_2_1 = fmul double %prefact_2_1, %dx_2_1
  %ax_3_2_1 = fadd double %ax_3_2, %tmp_109_2_1
  %tmp_110_2_1 = fmul double %prefact_2_1, %dy_2_1
  %ay_3_2_1 = fadd double %ay_3_2, %tmp_110_2_1
  %tmp_111_2_1 = fmul double %prefact_2_1, %dz_2_1
  %az_3_2_1 = fadd double %az_3_2, %tmp_111_2_1
  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_49)
  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_2_3 = fsub double %p_6, %p_9
  %dy_2_3 = fsub double %p_7, %p_10
  %dz_2_3 = fsub double %p_8, %p_11
  %tmp_102_2_3 = fmul double %dx_2_3, %dx_2_3
  %tmp_103_2_3 = fmul double %dy_2_3, %dy_2_3
  %tmp_104_2_3 = fadd double %tmp_102_2_3, %tmp_103_2_3
  %tmp_105_2_3 = fmul double %dz_2_3, %dz_2_3
  %pre_sqrt_2_3 = fadd double %tmp_104_2_3, %tmp_105_2_3
  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_2_3, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_2_3 = fmul double %pre_sqrt_2_3, %p_r_2_3
  %tmp_52 = call double @_ssdm_op_DRecip.f64(double %tmp_106_2_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_52, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_2_3 = bitcast double %tmp_52 to i64
  %tmp_107_neg_2_3 = xor i64 %tmp_107_to_int_2_3, -9223372036854775808
  %tmp_107_2_3 = bitcast i64 %tmp_107_neg_2_3 to double
  %prefact_2_3 = fmul double %tmp_107_2_3, 0x3EC9814786649F85
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_2_3, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_2_3 = fmul double %prefact_2_3, %dx_2_3
  %ax_3_2_3 = fadd double %ax_3_2_1, %tmp_109_2_3
  %tmp_110_2_3 = fmul double %prefact_2_3, %dy_2_3
  %ay_3_2_3 = fadd double %ay_3_2_1, %tmp_110_2_3
  %tmp_111_2_3 = fmul double %prefact_2_3, %dz_2_3
  %az_3_2_3 = fadd double %az_3_2_1, %tmp_111_2_3
  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_51)
  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_2_4 = fsub double %p_6, %p_12
  %dy_2_4 = fsub double %p_7, %p_13
  %dz_2_4 = fsub double %p_8, %p_14
  %tmp_102_2_4 = fmul double %dx_2_4, %dx_2_4
  %tmp_103_2_4 = fmul double %dy_2_4, %dy_2_4
  %tmp_104_2_4 = fadd double %tmp_102_2_4, %tmp_103_2_4
  %tmp_105_2_4 = fmul double %dz_2_4, %dz_2_4
  %pre_sqrt_2_4 = fadd double %tmp_104_2_4, %tmp_105_2_4
  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_2_4, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_2_4 = fmul double %pre_sqrt_2_4, %p_r_2_4
  %tmp_54 = call double @_ssdm_op_DRecip.f64(double %tmp_106_2_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_54, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_2_4 = bitcast double %tmp_54 to i64
  %tmp_107_neg_2_4 = xor i64 %tmp_107_to_int_2_4, -9223372036854775808
  %tmp_107_2_4 = bitcast i64 %tmp_107_neg_2_4 to double
  %prefact_2_4 = fmul double %tmp_107_2_4, 0x3E95A8363C414D00
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_2_4, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_2_4 = fmul double %prefact_2_4, %dx_2_4
  %ax_3_2_4 = fadd double %ax_3_2_3, %tmp_109_2_4
  %tmp_110_2_4 = fmul double %prefact_2_4, %dy_2_4
  %ay_3_2_4 = fadd double %ay_3_2_3, %tmp_110_2_4
  %tmp_111_2_4 = fmul double %prefact_2_4, %dz_2_4
  %az_3_2_4 = fadd double %az_3_2_3, %tmp_111_2_4
  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_53)
  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_2_5 = fsub double %p_6, %p_15
  %dy_2_5 = fsub double %p_7, %p_16
  %dz_2_5 = fsub double %p_8, %p_17
  %tmp_102_2_5 = fmul double %dx_2_5, %dx_2_5
  %tmp_103_2_5 = fmul double %dy_2_5, %dy_2_5
  %tmp_104_2_5 = fadd double %tmp_102_2_5, %tmp_103_2_5
  %tmp_105_2_5 = fmul double %dz_2_5, %dz_2_5
  %pre_sqrt_2_5 = fadd double %tmp_104_2_5, %tmp_105_2_5
  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_2_5, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_2_5 = fmul double %pre_sqrt_2_5, %p_r_2_5
  %tmp_56 = call double @_ssdm_op_DRecip.f64(double %tmp_106_2_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_56, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_2_5 = bitcast double %tmp_56 to i64
  %tmp_107_neg_2_5 = xor i64 %tmp_107_to_int_2_5, -9223372036854775808
  %tmp_107_2_5 = bitcast i64 %tmp_107_neg_2_5 to double
  %prefact_2_5 = fmul double %tmp_107_2_5, 0x3F4F49600670CC2E
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_2_5, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_2_5 = fmul double %prefact_2_5, %dx_2_5
  %ax_3_2_5 = fadd double %ax_3_2_4, %tmp_109_2_5
  %tmp_110_2_5 = fmul double %prefact_2_5, %dy_2_5
  %ay_3_2_5 = fadd double %ay_3_2_4, %tmp_110_2_5
  %tmp_111_2_5 = fmul double %prefact_2_5, %dz_2_5
  %az_3_2_5 = fadd double %az_3_2_4, %tmp_111_2_5
  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_55)
  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_2_6 = fsub double %p_6, %p_18
  %dy_2_6 = fsub double %p_7, %p_19
  %dz_2_6 = fsub double %p_8, %p_20
  %tmp_102_2_6 = fmul double %dx_2_6, %dx_2_6
  %tmp_103_2_6 = fmul double %dy_2_6, %dy_2_6
  %tmp_104_2_6 = fadd double %tmp_102_2_6, %tmp_103_2_6
  %tmp_105_2_6 = fmul double %dz_2_6, %dz_2_6
  %pre_sqrt_2_6 = fadd double %tmp_104_2_6, %tmp_105_2_6
  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_2_6, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_2_6 = fmul double %pre_sqrt_2_6, %p_r_2_6
  %tmp_58 = call double @_ssdm_op_DRecip.f64(double %tmp_106_2_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_58, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_2_6 = bitcast double %tmp_58 to i64
  %tmp_107_neg_2_6 = xor i64 %tmp_107_to_int_2_6, -9223372036854775808
  %tmp_107_2_6 = bitcast i64 %tmp_107_neg_2_6 to double
  %prefact_2_6 = fmul double %tmp_107_2_6, 0x3F32BC5D9D5F6437
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_2_6, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_2_6 = fmul double %prefact_2_6, %dx_2_6
  %ax_3_2_6 = fadd double %ax_3_2_5, %tmp_109_2_6
  %tmp_110_2_6 = fmul double %prefact_2_6, %dy_2_6
  %ay_3_2_6 = fadd double %ay_3_2_5, %tmp_110_2_6
  %tmp_111_2_6 = fmul double %prefact_2_6, %dz_2_6
  %az_3_2_6 = fadd double %az_3_2_5, %tmp_111_2_6
  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_57)
  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_2_7 = fsub double %p_6, %p_21
  %dy_2_7 = fsub double %p_7, %p_22
  %dz_2_7 = fsub double %p_8, %p_23
  %tmp_102_2_7 = fmul double %dx_2_7, %dx_2_7
  %tmp_103_2_7 = fmul double %dy_2_7, %dy_2_7
  %tmp_104_2_7 = fadd double %tmp_102_2_7, %tmp_103_2_7
  %tmp_105_2_7 = fmul double %dz_2_7, %dz_2_7
  %pre_sqrt_2_7 = fadd double %tmp_104_2_7, %tmp_105_2_7
  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_2_7, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_2_7 = fmul double %pre_sqrt_2_7, %p_r_2_7
  %tmp_60 = call double @_ssdm_op_DRecip.f64(double %tmp_106_2_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_60, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_2_7 = bitcast double %tmp_60 to i64
  %tmp_107_neg_2_7 = xor i64 %tmp_107_to_int_2_7, -9223372036854775808
  %tmp_107_2_7 = bitcast i64 %tmp_107_neg_2_7 to double
  %prefact_2_7 = fmul double %tmp_107_2_7, 0x3F06E445EC9476B8
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_2_7, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_2_7 = fmul double %prefact_2_7, %dx_2_7
  %ax_3_2_7 = fadd double %ax_3_2_6, %tmp_109_2_7
  %tmp_110_2_7 = fmul double %prefact_2_7, %dy_2_7
  %ay_3_2_7 = fadd double %ay_3_2_6, %tmp_110_2_7
  %tmp_111_2_7 = fmul double %prefact_2_7, %dz_2_7
  %az_3_2_7 = fadd double %az_3_2_6, %tmp_111_2_7
  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_59)
  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_2_8 = fsub double %p_6, %p_24
  %dy_2_8 = fsub double %p_7, %p_25
  %dz_2_8 = fsub double %p_8, %p_26
  %tmp_102_2_8 = fmul double %dx_2_8, %dx_2_8
  %tmp_103_2_8 = fmul double %dy_2_8, %dy_2_8
  %tmp_104_2_8 = fadd double %tmp_102_2_8, %tmp_103_2_8
  %tmp_105_2_8 = fmul double %dz_2_8, %dz_2_8
  %pre_sqrt_2_8 = fadd double %tmp_104_2_8, %tmp_105_2_8
  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_2_8, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_2_8 = fmul double %pre_sqrt_2_8, %p_r_2_8
  %tmp_62 = call double @_ssdm_op_DRecip.f64(double %tmp_106_2_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_62, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_2_8 = bitcast double %tmp_62 to i64
  %tmp_107_neg_2_8 = xor i64 %tmp_107_to_int_2_8, -9223372036854775808
  %tmp_107_2_8 = bitcast i64 %tmp_107_neg_2_8 to double
  %prefact_2_8 = fmul double %tmp_107_2_8, 0x3F0B0211FC924B60
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_2_8, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_2_8 = fmul double %prefact_2_8, %dx_2_8
  %ax_3_2_8 = fadd double %ax_3_2_7, %tmp_109_2_8
  %tmp_110_2_8 = fmul double %prefact_2_8, %dy_2_8
  %ay_3_2_8 = fadd double %ay_3_2_7, %tmp_110_2_8
  %tmp_111_2_8 = fmul double %prefact_2_8, %dz_2_8
  %az_3_2_8 = fadd double %az_3_2_7, %tmp_111_2_8
  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_61)
  %tmp_72_2 = fmul double %ax_3_2_8, 1.000000e-02
  %tmp_73_2 = fmul double %tmp_72_2, 1.000000e+16
  %tmp_78_2 = fadd double %tmp_6_2, %tmp_73_2
  %tmp_79_2 = call fastcc i64 @__hls_fptosi_double_(double %tmp_78_2)
  store i64 %tmp_79_2, i64* @p_int_15, align 8
  %tmp_80_2 = fmul double %ay_3_2_8, 1.000000e-02
  %tmp_81_2 = fmul double %tmp_80_2, 1.000000e+16
  %tmp_85_2 = fadd double %tmp_12_2, %tmp_81_2
  %tmp_86_2 = call fastcc i64 @__hls_fptosi_double_(double %tmp_85_2)
  store i64 %tmp_86_2, i64* @p_int_16, align 8
  %tmp_87_2 = fmul double %az_3_2_8, 1.000000e-02
  %tmp_88_2 = fmul double %tmp_87_2, 1.000000e+16
  %tmp_92_2 = fadd double %tmp_20_2, %tmp_88_2
  %tmp_93_2 = call fastcc i64 @__hls_fptosi_double_(double %tmp_92_2)
  store i64 %tmp_93_2, i64* @p_int_17, align 8
  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_3 = fsub double %p_9, %p_0
  %dy_3 = fsub double %p_10, %p_1
  %dz_3 = fsub double %p_11, %p_2
  %tmp_102_3 = fmul double %dx_3, %dx_3
  %tmp_103_3 = fmul double %dy_3, %dy_3
  %tmp_104_3 = fadd double %tmp_102_3, %tmp_103_3
  %tmp_105_3 = fmul double %dz_3, %dz_3
  %pre_sqrt_3 = fadd double %tmp_104_3, %tmp_105_3
  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_3, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_3 = fmul double %pre_sqrt_3, %p_r_3
  %tmp_64 = call double @_ssdm_op_DRecip.f64(double %tmp_106_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_64, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_3 = bitcast double %tmp_64 to i64
  %tmp_107_neg_3 = xor i64 %tmp_107_to_int_3, -9223372036854775808
  %tmp_107_3 = bitcast i64 %tmp_107_neg_3 to double
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_107_3, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_3 = fmul double %tmp_107_3, %dx_3
  %ax_3_3 = fadd double %tmp_109_3, 0.000000e+00
  %tmp_110_3 = fmul double %tmp_107_3, %dy_3
  %ay_3_3 = fadd double %tmp_110_3, 0.000000e+00
  %tmp_111_3 = fmul double %tmp_107_3, %dz_3
  %az_3_3 = fadd double %tmp_111_3, 0.000000e+00
  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_63)
  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_3_1 = fsub double %p_9, %p_3
  %dy_3_1 = fsub double %p_10, %p_4
  %dz_3_1 = fsub double %p_11, %p_5
  %tmp_102_3_1 = fmul double %dx_3_1, %dx_3_1
  %tmp_103_3_1 = fmul double %dy_3_1, %dy_3_1
  %tmp_104_3_1 = fadd double %tmp_102_3_1, %tmp_103_3_1
  %tmp_105_3_1 = fmul double %dz_3_1, %dz_3_1
  %pre_sqrt_3_1 = fadd double %tmp_104_3_1, %tmp_105_3_1
  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_3_1, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_3_1 = fmul double %pre_sqrt_3_1, %p_r_3_1
  %tmp_66 = call double @_ssdm_op_DRecip.f64(double %tmp_106_3_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_66, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_3_1 = bitcast double %tmp_66 to i64
  %tmp_107_neg_3_1 = xor i64 %tmp_107_to_int_3_1, -9223372036854775808
  %tmp_107_3_1 = bitcast i64 %tmp_107_neg_3_1 to double
  %prefact_3_1 = fmul double %tmp_107_3_1, 0x3E86481BDA0ACB48
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_3_1, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_3_1 = fmul double %prefact_3_1, %dx_3_1
  %ax_3_3_1 = fadd double %ax_3_3, %tmp_109_3_1
  %tmp_110_3_1 = fmul double %prefact_3_1, %dy_3_1
  %ay_3_3_1 = fadd double %ay_3_3, %tmp_110_3_1
  %tmp_111_3_1 = fmul double %prefact_3_1, %dz_3_1
  %az_3_3_1 = fadd double %az_3_3, %tmp_111_3_1
  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_65)
  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_3_2 = fsub double %p_9, %p_6
  %dy_3_2 = fsub double %p_10, %p_7
  %dz_3_2 = fsub double %p_11, %p_8
  %tmp_102_3_2 = fmul double %dx_3_2, %dx_3_2
  %tmp_103_3_2 = fmul double %dy_3_2, %dy_3_2
  %tmp_104_3_2 = fadd double %tmp_102_3_2, %tmp_103_3_2
  %tmp_105_3_2 = fmul double %dz_3_2, %dz_3_2
  %pre_sqrt_3_2 = fadd double %tmp_104_3_2, %tmp_105_3_2
  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_3_2, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_3_2 = fmul double %pre_sqrt_3_2, %p_r_3_2
  %tmp_68 = call double @_ssdm_op_DRecip.f64(double %tmp_106_3_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_68, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_3_2 = bitcast double %tmp_68 to i64
  %tmp_107_neg_3_2 = xor i64 %tmp_107_to_int_3_2, -9223372036854775808
  %tmp_107_3_2 = bitcast i64 %tmp_107_neg_3_2 to double
  %prefact_3_2 = fmul double %tmp_107_3_2, 0x3EC488B1548664FE
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_3_2, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_3_2 = fmul double %prefact_3_2, %dx_3_2
  %ax_3_3_2 = fadd double %ax_3_3_1, %tmp_109_3_2
  %tmp_110_3_2 = fmul double %prefact_3_2, %dy_3_2
  %ay_3_3_2 = fadd double %ay_3_3_1, %tmp_110_3_2
  %tmp_111_3_2 = fmul double %prefact_3_2, %dz_3_2
  %az_3_3_2 = fadd double %az_3_3_1, %tmp_111_3_2
  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_67)
  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_3_4 = fsub double %p_9, %p_12
  %dy_3_4 = fsub double %p_10, %p_13
  %dz_3_4 = fsub double %p_11, %p_14
  %tmp_102_3_4 = fmul double %dx_3_4, %dx_3_4
  %tmp_103_3_4 = fmul double %dy_3_4, %dy_3_4
  %tmp_104_3_4 = fadd double %tmp_102_3_4, %tmp_103_3_4
  %tmp_105_3_4 = fmul double %dz_3_4, %dz_3_4
  %pre_sqrt_3_4 = fadd double %tmp_104_3_4, %tmp_105_3_4
  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_3_4, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_3_4 = fmul double %pre_sqrt_3_4, %p_r_3_4
  %tmp_70 = call double @_ssdm_op_DRecip.f64(double %tmp_106_3_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_70, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_3_4 = bitcast double %tmp_70 to i64
  %tmp_107_neg_3_4 = xor i64 %tmp_107_to_int_3_4, -9223372036854775808
  %tmp_107_3_4 = bitcast i64 %tmp_107_neg_3_4 to double
  %prefact_3_4 = fmul double %tmp_107_3_4, 0x3E95A8363C414D00
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_3_4, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_3_4 = fmul double %prefact_3_4, %dx_3_4
  %ax_3_3_4 = fadd double %ax_3_3_2, %tmp_109_3_4
  %tmp_110_3_4 = fmul double %prefact_3_4, %dy_3_4
  %ay_3_3_4 = fadd double %ay_3_3_2, %tmp_110_3_4
  %tmp_111_3_4 = fmul double %prefact_3_4, %dz_3_4
  %az_3_3_4 = fadd double %az_3_3_2, %tmp_111_3_4
  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_69)
  %tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_3_5 = fsub double %p_9, %p_15
  %dy_3_5 = fsub double %p_10, %p_16
  %dz_3_5 = fsub double %p_11, %p_17
  %tmp_102_3_5 = fmul double %dx_3_5, %dx_3_5
  %tmp_103_3_5 = fmul double %dy_3_5, %dy_3_5
  %tmp_104_3_5 = fadd double %tmp_102_3_5, %tmp_103_3_5
  %tmp_105_3_5 = fmul double %dz_3_5, %dz_3_5
  %pre_sqrt_3_5 = fadd double %tmp_104_3_5, %tmp_105_3_5
  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_3_5, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_3_5 = fmul double %pre_sqrt_3_5, %p_r_3_5
  %tmp_74 = call double @_ssdm_op_DRecip.f64(double %tmp_106_3_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_74, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_3_5 = bitcast double %tmp_74 to i64
  %tmp_107_neg_3_5 = xor i64 %tmp_107_to_int_3_5, -9223372036854775808
  %tmp_107_3_5 = bitcast i64 %tmp_107_neg_3_5 to double
  %prefact_3_5 = fmul double %tmp_107_3_5, 0x3F4F49600670CC2E
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_3_5, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_3_5 = fmul double %prefact_3_5, %dx_3_5
  %ax_3_3_5 = fadd double %ax_3_3_4, %tmp_109_3_5
  %tmp_110_3_5 = fmul double %prefact_3_5, %dy_3_5
  %ay_3_3_5 = fadd double %ay_3_3_4, %tmp_110_3_5
  %tmp_111_3_5 = fmul double %prefact_3_5, %dz_3_5
  %az_3_3_5 = fadd double %az_3_3_4, %tmp_111_3_5
  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_71)
  %tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_3_6 = fsub double %p_9, %p_18
  %dy_3_6 = fsub double %p_10, %p_19
  %dz_3_6 = fsub double %p_11, %p_20
  %tmp_102_3_6 = fmul double %dx_3_6, %dx_3_6
  %tmp_103_3_6 = fmul double %dy_3_6, %dy_3_6
  %tmp_104_3_6 = fadd double %tmp_102_3_6, %tmp_103_3_6
  %tmp_105_3_6 = fmul double %dz_3_6, %dz_3_6
  %pre_sqrt_3_6 = fadd double %tmp_104_3_6, %tmp_105_3_6
  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_3_6, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_3_6 = fmul double %pre_sqrt_3_6, %p_r_3_6
  %tmp_76 = call double @_ssdm_op_DRecip.f64(double %tmp_106_3_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_76, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_3_6 = bitcast double %tmp_76 to i64
  %tmp_107_neg_3_6 = xor i64 %tmp_107_to_int_3_6, -9223372036854775808
  %tmp_107_3_6 = bitcast i64 %tmp_107_neg_3_6 to double
  %prefact_3_6 = fmul double %tmp_107_3_6, 0x3F32BC5D9D5F6437
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_3_6, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_3_6 = fmul double %prefact_3_6, %dx_3_6
  %ax_3_3_6 = fadd double %ax_3_3_5, %tmp_109_3_6
  %tmp_110_3_6 = fmul double %prefact_3_6, %dy_3_6
  %ay_3_3_6 = fadd double %ay_3_3_5, %tmp_110_3_6
  %tmp_111_3_6 = fmul double %prefact_3_6, %dz_3_6
  %az_3_3_6 = fadd double %az_3_3_5, %tmp_111_3_6
  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_75)
  %tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_3_7 = fsub double %p_9, %p_21
  %dy_3_7 = fsub double %p_10, %p_22
  %dz_3_7 = fsub double %p_11, %p_23
  %tmp_102_3_7 = fmul double %dx_3_7, %dx_3_7
  %tmp_103_3_7 = fmul double %dy_3_7, %dy_3_7
  %tmp_104_3_7 = fadd double %tmp_102_3_7, %tmp_103_3_7
  %tmp_105_3_7 = fmul double %dz_3_7, %dz_3_7
  %pre_sqrt_3_7 = fadd double %tmp_104_3_7, %tmp_105_3_7
  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_3_7, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_3_7 = fmul double %pre_sqrt_3_7, %p_r_3_7
  %tmp_82 = call double @_ssdm_op_DRecip.f64(double %tmp_106_3_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_82, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_3_7 = bitcast double %tmp_82 to i64
  %tmp_107_neg_3_7 = xor i64 %tmp_107_to_int_3_7, -9223372036854775808
  %tmp_107_3_7 = bitcast i64 %tmp_107_neg_3_7 to double
  %prefact_3_7 = fmul double %tmp_107_3_7, 0x3F06E445EC9476B8
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_3_7, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_3_7 = fmul double %prefact_3_7, %dx_3_7
  %ax_3_3_7 = fadd double %ax_3_3_6, %tmp_109_3_7
  %tmp_110_3_7 = fmul double %prefact_3_7, %dy_3_7
  %ay_3_3_7 = fadd double %ay_3_3_6, %tmp_110_3_7
  %tmp_111_3_7 = fmul double %prefact_3_7, %dz_3_7
  %az_3_3_7 = fadd double %az_3_3_6, %tmp_111_3_7
  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_77)
  %tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_3_8 = fsub double %p_9, %p_24
  %dy_3_8 = fsub double %p_10, %p_25
  %dz_3_8 = fsub double %p_11, %p_26
  %tmp_102_3_8 = fmul double %dx_3_8, %dx_3_8
  %tmp_103_3_8 = fmul double %dy_3_8, %dy_3_8
  %tmp_104_3_8 = fadd double %tmp_102_3_8, %tmp_103_3_8
  %tmp_105_3_8 = fmul double %dz_3_8, %dz_3_8
  %pre_sqrt_3_8 = fadd double %tmp_104_3_8, %tmp_105_3_8
  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_3_8, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_3_8 = fmul double %pre_sqrt_3_8, %p_r_3_8
  %tmp_84 = call double @_ssdm_op_DRecip.f64(double %tmp_106_3_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_84, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_3_8 = bitcast double %tmp_84 to i64
  %tmp_107_neg_3_8 = xor i64 %tmp_107_to_int_3_8, -9223372036854775808
  %tmp_107_3_8 = bitcast i64 %tmp_107_neg_3_8 to double
  %prefact_3_8 = fmul double %tmp_107_3_8, 0x3F0B0211FC924B60
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_3_8, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_3_8 = fmul double %prefact_3_8, %dx_3_8
  %ax_3_3_8 = fadd double %ax_3_3_7, %tmp_109_3_8
  %tmp_110_3_8 = fmul double %prefact_3_8, %dy_3_8
  %ay_3_3_8 = fadd double %ay_3_3_7, %tmp_110_3_8
  %tmp_111_3_8 = fmul double %prefact_3_8, %dz_3_8
  %az_3_3_8 = fadd double %az_3_3_7, %tmp_111_3_8
  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_83)
  %tmp_72_3 = fmul double %ax_3_3_8, 1.000000e-02
  %tmp_73_3 = fmul double %tmp_72_3, 1.000000e+16
  %tmp_78_3 = fadd double %tmp_6_3, %tmp_73_3
  %tmp_79_3 = call fastcc i64 @__hls_fptosi_double_(double %tmp_78_3)
  store i64 %tmp_79_3, i64* @p_int_21, align 8
  %tmp_80_3 = fmul double %ay_3_3_8, 1.000000e-02
  %tmp_81_3 = fmul double %tmp_80_3, 1.000000e+16
  %tmp_85_3 = fadd double %tmp_12_3, %tmp_81_3
  %tmp_86_3 = call fastcc i64 @__hls_fptosi_double_(double %tmp_85_3)
  store i64 %tmp_86_3, i64* @p_int_22, align 8
  %tmp_87_3 = fmul double %az_3_3_8, 1.000000e-02
  %tmp_88_3 = fmul double %tmp_87_3, 1.000000e+16
  %tmp_92_3 = fadd double %tmp_20_3, %tmp_88_3
  %tmp_93_3 = call fastcc i64 @__hls_fptosi_double_(double %tmp_92_3)
  store i64 %tmp_93_3, i64* @p_int_23, align 8
  %tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_4 = fsub double %p_12, %p_0
  %dy_4 = fsub double %p_13, %p_1
  %dz_4 = fsub double %p_14, %p_2
  %tmp_102_4 = fmul double %dx_4, %dx_4
  %tmp_103_4 = fmul double %dy_4, %dy_4
  %tmp_104_4 = fadd double %tmp_102_4, %tmp_103_4
  %tmp_105_4 = fmul double %dz_4, %dz_4
  %pre_sqrt_4 = fadd double %tmp_104_4, %tmp_105_4
  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_4, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_4 = fmul double %pre_sqrt_4, %p_r_4
  %tmp_90 = call double @_ssdm_op_DRecip.f64(double %tmp_106_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_90, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_4 = bitcast double %tmp_90 to i64
  %tmp_107_neg_4 = xor i64 %tmp_107_to_int_4, -9223372036854775808
  %tmp_107_4 = bitcast i64 %tmp_107_neg_4 to double
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_107_4, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_4 = fmul double %tmp_107_4, %dx_4
  %ax_3_4 = fadd double %tmp_109_4, 0.000000e+00
  %tmp_110_4 = fmul double %tmp_107_4, %dy_4
  %ay_3_4 = fadd double %tmp_110_4, 0.000000e+00
  %tmp_111_4 = fmul double %tmp_107_4, %dz_4
  %az_3_4 = fadd double %tmp_111_4, 0.000000e+00
  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_89)
  %tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_4_1 = fsub double %p_12, %p_3
  %dy_4_1 = fsub double %p_13, %p_4
  %dz_4_1 = fsub double %p_14, %p_5
  %tmp_102_4_1 = fmul double %dx_4_1, %dx_4_1
  %tmp_103_4_1 = fmul double %dy_4_1, %dy_4_1
  %tmp_104_4_1 = fadd double %tmp_102_4_1, %tmp_103_4_1
  %tmp_105_4_1 = fmul double %dz_4_1, %dz_4_1
  %pre_sqrt_4_1 = fadd double %tmp_104_4_1, %tmp_105_4_1
  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_4_1, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_4_1 = fmul double %pre_sqrt_4_1, %p_r_4_1
  %tmp_94 = call double @_ssdm_op_DRecip.f64(double %tmp_106_4_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_94, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_4_1 = bitcast double %tmp_94 to i64
  %tmp_107_neg_4_1 = xor i64 %tmp_107_to_int_4_1, -9223372036854775808
  %tmp_107_4_1 = bitcast i64 %tmp_107_neg_4_1 to double
  %prefact_4_1 = fmul double %tmp_107_4_1, 0x3E86481BDA0ACB48
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_4_1, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_4_1 = fmul double %prefact_4_1, %dx_4_1
  %ax_3_4_1 = fadd double %ax_3_4, %tmp_109_4_1
  %tmp_110_4_1 = fmul double %prefact_4_1, %dy_4_1
  %ay_3_4_1 = fadd double %ay_3_4, %tmp_110_4_1
  %tmp_111_4_1 = fmul double %prefact_4_1, %dz_4_1
  %az_3_4_1 = fadd double %az_3_4, %tmp_111_4_1
  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_91)
  %tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_4_2 = fsub double %p_12, %p_6
  %dy_4_2 = fsub double %p_13, %p_7
  %dz_4_2 = fsub double %p_14, %p_8
  %tmp_102_4_2 = fmul double %dx_4_2, %dx_4_2
  %tmp_103_4_2 = fmul double %dy_4_2, %dy_4_2
  %tmp_104_4_2 = fadd double %tmp_102_4_2, %tmp_103_4_2
  %tmp_105_4_2 = fmul double %dz_4_2, %dz_4_2
  %pre_sqrt_4_2 = fadd double %tmp_104_4_2, %tmp_105_4_2
  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_4_2, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_4_2 = fmul double %pre_sqrt_4_2, %p_r_4_2
  %tmp_96 = call double @_ssdm_op_DRecip.f64(double %tmp_106_4_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_96, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_4_2 = bitcast double %tmp_96 to i64
  %tmp_107_neg_4_2 = xor i64 %tmp_107_to_int_4_2, -9223372036854775808
  %tmp_107_4_2 = bitcast i64 %tmp_107_neg_4_2 to double
  %prefact_4_2 = fmul double %tmp_107_4_2, 0x3EC488B1548664FE
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_4_2, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_4_2 = fmul double %prefact_4_2, %dx_4_2
  %ax_3_4_2 = fadd double %ax_3_4_1, %tmp_109_4_2
  %tmp_110_4_2 = fmul double %prefact_4_2, %dy_4_2
  %ay_3_4_2 = fadd double %ay_3_4_1, %tmp_110_4_2
  %tmp_111_4_2 = fmul double %prefact_4_2, %dz_4_2
  %az_3_4_2 = fadd double %az_3_4_1, %tmp_111_4_2
  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_95)
  %tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_4_3 = fsub double %p_12, %p_9
  %dy_4_3 = fsub double %p_13, %p_10
  %dz_4_3 = fsub double %p_14, %p_11
  %tmp_102_4_3 = fmul double %dx_4_3, %dx_4_3
  %tmp_103_4_3 = fmul double %dy_4_3, %dy_4_3
  %tmp_104_4_3 = fadd double %tmp_102_4_3, %tmp_103_4_3
  %tmp_105_4_3 = fmul double %dz_4_3, %dz_4_3
  %pre_sqrt_4_3 = fadd double %tmp_104_4_3, %tmp_105_4_3
  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_4_3, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_4_3 = fmul double %pre_sqrt_4_3, %p_r_4_3
  %tmp_98 = call double @_ssdm_op_DRecip.f64(double %tmp_106_4_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_98, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_4_3 = bitcast double %tmp_98 to i64
  %tmp_107_neg_4_3 = xor i64 %tmp_107_to_int_4_3, -9223372036854775808
  %tmp_107_4_3 = bitcast i64 %tmp_107_neg_4_3 to double
  %prefact_4_3 = fmul double %tmp_107_4_3, 0x3EC9814786649F85
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_4_3, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_4_3 = fmul double %prefact_4_3, %dx_4_3
  %ax_3_4_3 = fadd double %ax_3_4_2, %tmp_109_4_3
  %tmp_110_4_3 = fmul double %prefact_4_3, %dy_4_3
  %ay_3_4_3 = fadd double %ay_3_4_2, %tmp_110_4_3
  %tmp_111_4_3 = fmul double %prefact_4_3, %dz_4_3
  %az_3_4_3 = fadd double %az_3_4_2, %tmp_111_4_3
  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_97)
  %tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_4_5 = fsub double %p_12, %p_15
  %dy_4_5 = fsub double %p_13, %p_16
  %dz_4_5 = fsub double %p_14, %p_17
  %tmp_102_4_5 = fmul double %dx_4_5, %dx_4_5
  %tmp_103_4_5 = fmul double %dy_4_5, %dy_4_5
  %tmp_104_4_5 = fadd double %tmp_102_4_5, %tmp_103_4_5
  %tmp_105_4_5 = fmul double %dz_4_5, %dz_4_5
  %pre_sqrt_4_5 = fadd double %tmp_104_4_5, %tmp_105_4_5
  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_4_5, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_4_5 = fmul double %pre_sqrt_4_5, %p_r_4_5
  %tmp_100 = call double @_ssdm_op_DRecip.f64(double %tmp_106_4_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_100, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_4_5 = bitcast double %tmp_100 to i64
  %tmp_107_neg_4_5 = xor i64 %tmp_107_to_int_4_5, -9223372036854775808
  %tmp_107_4_5 = bitcast i64 %tmp_107_neg_4_5 to double
  %prefact_4_5 = fmul double %tmp_107_4_5, 0x3F4F49600670CC2E
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_4_5, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_4_5 = fmul double %prefact_4_5, %dx_4_5
  %ax_3_4_5 = fadd double %ax_3_4_3, %tmp_109_4_5
  %tmp_110_4_5 = fmul double %prefact_4_5, %dy_4_5
  %ay_3_4_5 = fadd double %ay_3_4_3, %tmp_110_4_5
  %tmp_111_4_5 = fmul double %prefact_4_5, %dz_4_5
  %az_3_4_5 = fadd double %az_3_4_3, %tmp_111_4_5
  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_99)
  %tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_4_6 = fsub double %p_12, %p_18
  %dy_4_6 = fsub double %p_13, %p_19
  %dz_4_6 = fsub double %p_14, %p_20
  %tmp_102_4_6 = fmul double %dx_4_6, %dx_4_6
  %tmp_103_4_6 = fmul double %dy_4_6, %dy_4_6
  %tmp_104_4_6 = fadd double %tmp_102_4_6, %tmp_103_4_6
  %tmp_105_4_6 = fmul double %dz_4_6, %dz_4_6
  %pre_sqrt_4_6 = fadd double %tmp_104_4_6, %tmp_105_4_6
  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_4_6, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_4_6 = fmul double %pre_sqrt_4_6, %p_r_4_6
  %tmp_102 = call double @_ssdm_op_DRecip.f64(double %tmp_106_4_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_102, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_4_6 = bitcast double %tmp_102 to i64
  %tmp_107_neg_4_6 = xor i64 %tmp_107_to_int_4_6, -9223372036854775808
  %tmp_107_4_6 = bitcast i64 %tmp_107_neg_4_6 to double
  %prefact_4_6 = fmul double %tmp_107_4_6, 0x3F32BC5D9D5F6437
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_4_6, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_4_6 = fmul double %prefact_4_6, %dx_4_6
  %ax_3_4_6 = fadd double %ax_3_4_5, %tmp_109_4_6
  %tmp_110_4_6 = fmul double %prefact_4_6, %dy_4_6
  %ay_3_4_6 = fadd double %ay_3_4_5, %tmp_110_4_6
  %tmp_111_4_6 = fmul double %prefact_4_6, %dz_4_6
  %az_3_4_6 = fadd double %az_3_4_5, %tmp_111_4_6
  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_101)
  %tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_4_7 = fsub double %p_12, %p_21
  %dy_4_7 = fsub double %p_13, %p_22
  %dz_4_7 = fsub double %p_14, %p_23
  %tmp_102_4_7 = fmul double %dx_4_7, %dx_4_7
  %tmp_103_4_7 = fmul double %dy_4_7, %dy_4_7
  %tmp_104_4_7 = fadd double %tmp_102_4_7, %tmp_103_4_7
  %tmp_105_4_7 = fmul double %dz_4_7, %dz_4_7
  %pre_sqrt_4_7 = fadd double %tmp_104_4_7, %tmp_105_4_7
  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_4_7, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_4_7 = fmul double %pre_sqrt_4_7, %p_r_4_7
  %tmp_104 = call double @_ssdm_op_DRecip.f64(double %tmp_106_4_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_104, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_4_7 = bitcast double %tmp_104 to i64
  %tmp_107_neg_4_7 = xor i64 %tmp_107_to_int_4_7, -9223372036854775808
  %tmp_107_4_7 = bitcast i64 %tmp_107_neg_4_7 to double
  %prefact_4_7 = fmul double %tmp_107_4_7, 0x3F06E445EC9476B8
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_4_7, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_4_7 = fmul double %prefact_4_7, %dx_4_7
  %ax_3_4_7 = fadd double %ax_3_4_6, %tmp_109_4_7
  %tmp_110_4_7 = fmul double %prefact_4_7, %dy_4_7
  %ay_3_4_7 = fadd double %ay_3_4_6, %tmp_110_4_7
  %tmp_111_4_7 = fmul double %prefact_4_7, %dz_4_7
  %az_3_4_7 = fadd double %az_3_4_6, %tmp_111_4_7
  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_103)
  %tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_4_8 = fsub double %p_12, %p_24
  %dy_4_8 = fsub double %p_13, %p_25
  %dz_4_8 = fsub double %p_14, %p_26
  %tmp_102_4_8 = fmul double %dx_4_8, %dx_4_8
  %tmp_103_4_8 = fmul double %dy_4_8, %dy_4_8
  %tmp_104_4_8 = fadd double %tmp_102_4_8, %tmp_103_4_8
  %tmp_105_4_8 = fmul double %dz_4_8, %dz_4_8
  %pre_sqrt_4_8 = fadd double %tmp_104_4_8, %tmp_105_4_8
  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_4_8, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_4_8 = fmul double %pre_sqrt_4_8, %p_r_4_8
  %tmp_106 = call double @_ssdm_op_DRecip.f64(double %tmp_106_4_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_106, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_4_8 = bitcast double %tmp_106 to i64
  %tmp_107_neg_4_8 = xor i64 %tmp_107_to_int_4_8, -9223372036854775808
  %tmp_107_4_8 = bitcast i64 %tmp_107_neg_4_8 to double
  %prefact_4_8 = fmul double %tmp_107_4_8, 0x3F0B0211FC924B60
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_4_8, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_4_8 = fmul double %prefact_4_8, %dx_4_8
  %ax_3_4_8 = fadd double %ax_3_4_7, %tmp_109_4_8
  %tmp_110_4_8 = fmul double %prefact_4_8, %dy_4_8
  %ay_3_4_8 = fadd double %ay_3_4_7, %tmp_110_4_8
  %tmp_111_4_8 = fmul double %prefact_4_8, %dz_4_8
  %az_3_4_8 = fadd double %az_3_4_7, %tmp_111_4_8
  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_105)
  %tmp_72_4 = fmul double %ax_3_4_8, 1.000000e-02
  %tmp_73_4 = fmul double %tmp_72_4, 1.000000e+16
  %p_int_27_load_2 = load i64* @p_int_27, align 8
  %tmp_77_4 = sitofp i64 %p_int_27_load_2 to double
  %tmp_78_4 = fadd double %tmp_77_4, %tmp_73_4
  %tmp_79_4 = call fastcc i64 @__hls_fptosi_double_(double %tmp_78_4)
  store i64 %tmp_79_4, i64* @p_int_27, align 8
  %tmp_80_4 = fmul double %ay_3_4_8, 1.000000e-02
  %tmp_81_4 = fmul double %tmp_80_4, 1.000000e+16
  %p_int_28_load_2 = load i64* @p_int_28, align 8
  %tmp_84_4 = sitofp i64 %p_int_28_load_2 to double
  %tmp_85_4 = fadd double %tmp_84_4, %tmp_81_4
  %tmp_86_4 = call fastcc i64 @__hls_fptosi_double_(double %tmp_85_4)
  store i64 %tmp_86_4, i64* @p_int_28, align 8
  %tmp_87_4 = fmul double %az_3_4_8, 1.000000e-02
  %tmp_88_4 = fmul double %tmp_87_4, 1.000000e+16
  %p_int_29_load_2 = load i64* @p_int_29, align 8
  %tmp_91_4 = sitofp i64 %p_int_29_load_2 to double
  %tmp_92_4 = fadd double %tmp_91_4, %tmp_88_4
  %tmp_93_4 = call fastcc i64 @__hls_fptosi_double_(double %tmp_92_4)
  store i64 %tmp_93_4, i64* @p_int_29, align 8
  %tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_5 = fsub double %p_15, %p_0
  %dy_5 = fsub double %p_16, %p_1
  %dz_5 = fsub double %p_17, %p_2
  %tmp_102_5 = fmul double %dx_5, %dx_5
  %tmp_103_5 = fmul double %dy_5, %dy_5
  %tmp_104_5 = fadd double %tmp_102_5, %tmp_103_5
  %tmp_105_5 = fmul double %dz_5, %dz_5
  %pre_sqrt_5 = fadd double %tmp_104_5, %tmp_105_5
  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_5, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_5 = fmul double %pre_sqrt_5, %p_r_5
  %tmp_108 = call double @_ssdm_op_DRecip.f64(double %tmp_106_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_108, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_5 = bitcast double %tmp_108 to i64
  %tmp_107_neg_5 = xor i64 %tmp_107_to_int_5, -9223372036854775808
  %tmp_107_5 = bitcast i64 %tmp_107_neg_5 to double
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_107_5, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_5 = fmul double %tmp_107_5, %dx_5
  %ax_3_5 = fadd double %tmp_109_5, 0.000000e+00
  %tmp_110_5 = fmul double %tmp_107_5, %dy_5
  %ay_3_5 = fadd double %tmp_110_5, 0.000000e+00
  %tmp_111_5 = fmul double %tmp_107_5, %dz_5
  %az_3_5 = fadd double %tmp_111_5, 0.000000e+00
  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_107)
  %tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_5_1 = fsub double %p_15, %p_3
  %dy_5_1 = fsub double %p_16, %p_4
  %dz_5_1 = fsub double %p_17, %p_5
  %tmp_102_5_1 = fmul double %dx_5_1, %dx_5_1
  %tmp_103_5_1 = fmul double %dy_5_1, %dy_5_1
  %tmp_104_5_1 = fadd double %tmp_102_5_1, %tmp_103_5_1
  %tmp_105_5_1 = fmul double %dz_5_1, %dz_5_1
  %pre_sqrt_5_1 = fadd double %tmp_104_5_1, %tmp_105_5_1
  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_5_1, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_5_1 = fmul double %pre_sqrt_5_1, %p_r_5_1
  %tmp_110 = call double @_ssdm_op_DRecip.f64(double %tmp_106_5_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_110, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_5_1 = bitcast double %tmp_110 to i64
  %tmp_107_neg_5_1 = xor i64 %tmp_107_to_int_5_1, -9223372036854775808
  %tmp_107_5_1 = bitcast i64 %tmp_107_neg_5_1 to double
  %prefact_5_1 = fmul double %tmp_107_5_1, 0x3E86481BDA0ACB48
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_5_1, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_5_1 = fmul double %prefact_5_1, %dx_5_1
  %ax_3_5_1 = fadd double %ax_3_5, %tmp_109_5_1
  %tmp_110_5_1 = fmul double %prefact_5_1, %dy_5_1
  %ay_3_5_1 = fadd double %ay_3_5, %tmp_110_5_1
  %tmp_111_5_1 = fmul double %prefact_5_1, %dz_5_1
  %az_3_5_1 = fadd double %az_3_5, %tmp_111_5_1
  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_109)
  %tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_5_2 = fsub double %p_15, %p_6
  %dy_5_2 = fsub double %p_16, %p_7
  %dz_5_2 = fsub double %p_17, %p_8
  %tmp_102_5_2 = fmul double %dx_5_2, %dx_5_2
  %tmp_103_5_2 = fmul double %dy_5_2, %dy_5_2
  %tmp_104_5_2 = fadd double %tmp_102_5_2, %tmp_103_5_2
  %tmp_105_5_2 = fmul double %dz_5_2, %dz_5_2
  %pre_sqrt_5_2 = fadd double %tmp_104_5_2, %tmp_105_5_2
  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_5_2, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_5_2 = fmul double %pre_sqrt_5_2, %p_r_5_2
  %tmp_112 = call double @_ssdm_op_DRecip.f64(double %tmp_106_5_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_112, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_5_2 = bitcast double %tmp_112 to i64
  %tmp_107_neg_5_2 = xor i64 %tmp_107_to_int_5_2, -9223372036854775808
  %tmp_107_5_2 = bitcast i64 %tmp_107_neg_5_2 to double
  %prefact_5_2 = fmul double %tmp_107_5_2, 0x3EC488B1548664FE
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_5_2, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_5_2 = fmul double %prefact_5_2, %dx_5_2
  %ax_3_5_2 = fadd double %ax_3_5_1, %tmp_109_5_2
  %tmp_110_5_2 = fmul double %prefact_5_2, %dy_5_2
  %ay_3_5_2 = fadd double %ay_3_5_1, %tmp_110_5_2
  %tmp_111_5_2 = fmul double %prefact_5_2, %dz_5_2
  %az_3_5_2 = fadd double %az_3_5_1, %tmp_111_5_2
  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_111)
  %tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_5_3 = fsub double %p_15, %p_9
  %dy_5_3 = fsub double %p_16, %p_10
  %dz_5_3 = fsub double %p_17, %p_11
  %tmp_102_5_3 = fmul double %dx_5_3, %dx_5_3
  %tmp_103_5_3 = fmul double %dy_5_3, %dy_5_3
  %tmp_104_5_3 = fadd double %tmp_102_5_3, %tmp_103_5_3
  %tmp_105_5_3 = fmul double %dz_5_3, %dz_5_3
  %pre_sqrt_5_3 = fadd double %tmp_104_5_3, %tmp_105_5_3
  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_5_3, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_5_3 = fmul double %pre_sqrt_5_3, %p_r_5_3
  %tmp_114 = call double @_ssdm_op_DRecip.f64(double %tmp_106_5_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_114, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_5_3 = bitcast double %tmp_114 to i64
  %tmp_107_neg_5_3 = xor i64 %tmp_107_to_int_5_3, -9223372036854775808
  %tmp_107_5_3 = bitcast i64 %tmp_107_neg_5_3 to double
  %prefact_5_3 = fmul double %tmp_107_5_3, 0x3EC9814786649F85
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_5_3, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_5_3 = fmul double %prefact_5_3, %dx_5_3
  %ax_3_5_3 = fadd double %ax_3_5_2, %tmp_109_5_3
  %tmp_110_5_3 = fmul double %prefact_5_3, %dy_5_3
  %ay_3_5_3 = fadd double %ay_3_5_2, %tmp_110_5_3
  %tmp_111_5_3 = fmul double %prefact_5_3, %dz_5_3
  %az_3_5_3 = fadd double %az_3_5_2, %tmp_111_5_3
  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_113)
  %tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_5_4 = fsub double %p_15, %p_12
  %dy_5_4 = fsub double %p_16, %p_13
  %dz_5_4 = fsub double %p_17, %p_14
  %tmp_102_5_4 = fmul double %dx_5_4, %dx_5_4
  %tmp_103_5_4 = fmul double %dy_5_4, %dy_5_4
  %tmp_104_5_4 = fadd double %tmp_102_5_4, %tmp_103_5_4
  %tmp_105_5_4 = fmul double %dz_5_4, %dz_5_4
  %pre_sqrt_5_4 = fadd double %tmp_104_5_4, %tmp_105_5_4
  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_5_4, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_5_4 = fmul double %pre_sqrt_5_4, %p_r_5_4
  %tmp_116 = call double @_ssdm_op_DRecip.f64(double %tmp_106_5_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_116, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_5_4 = bitcast double %tmp_116 to i64
  %tmp_107_neg_5_4 = xor i64 %tmp_107_to_int_5_4, -9223372036854775808
  %tmp_107_5_4 = bitcast i64 %tmp_107_neg_5_4 to double
  %prefact_5_4 = fmul double %tmp_107_5_4, 0x3E95A8363C414D00
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_5_4, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_5_4 = fmul double %prefact_5_4, %dx_5_4
  %ax_3_5_4 = fadd double %ax_3_5_3, %tmp_109_5_4
  %tmp_110_5_4 = fmul double %prefact_5_4, %dy_5_4
  %ay_3_5_4 = fadd double %ay_3_5_3, %tmp_110_5_4
  %tmp_111_5_4 = fmul double %prefact_5_4, %dz_5_4
  %az_3_5_4 = fadd double %az_3_5_3, %tmp_111_5_4
  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_115)
  %tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_5_6 = fsub double %p_15, %p_18
  %dy_5_6 = fsub double %p_16, %p_19
  %dz_5_6 = fsub double %p_17, %p_20
  %tmp_102_5_6 = fmul double %dx_5_6, %dx_5_6
  %tmp_103_5_6 = fmul double %dy_5_6, %dy_5_6
  %tmp_104_5_6 = fadd double %tmp_102_5_6, %tmp_103_5_6
  %tmp_105_5_6 = fmul double %dz_5_6, %dz_5_6
  %pre_sqrt_5_6 = fadd double %tmp_104_5_6, %tmp_105_5_6
  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_5_6, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_5_6 = fmul double %pre_sqrt_5_6, %p_r_5_6
  %tmp_118 = call double @_ssdm_op_DRecip.f64(double %tmp_106_5_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_118, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_5_6 = bitcast double %tmp_118 to i64
  %tmp_107_neg_5_6 = xor i64 %tmp_107_to_int_5_6, -9223372036854775808
  %tmp_107_5_6 = bitcast i64 %tmp_107_neg_5_6 to double
  %prefact_5_6 = fmul double %tmp_107_5_6, 0x3F32BC5D9D5F6437
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_5_6, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_5_6 = fmul double %prefact_5_6, %dx_5_6
  %ax_3_5_6 = fadd double %ax_3_5_4, %tmp_109_5_6
  %tmp_110_5_6 = fmul double %prefact_5_6, %dy_5_6
  %ay_3_5_6 = fadd double %ay_3_5_4, %tmp_110_5_6
  %tmp_111_5_6 = fmul double %prefact_5_6, %dz_5_6
  %az_3_5_6 = fadd double %az_3_5_4, %tmp_111_5_6
  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_117)
  %tmp_119 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_5_7 = fsub double %p_15, %p_21
  %dy_5_7 = fsub double %p_16, %p_22
  %dz_5_7 = fsub double %p_17, %p_23
  %tmp_102_5_7 = fmul double %dx_5_7, %dx_5_7
  %tmp_103_5_7 = fmul double %dy_5_7, %dy_5_7
  %tmp_104_5_7 = fadd double %tmp_102_5_7, %tmp_103_5_7
  %tmp_105_5_7 = fmul double %dz_5_7, %dz_5_7
  %pre_sqrt_5_7 = fadd double %tmp_104_5_7, %tmp_105_5_7
  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_5_7, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_5_7 = fmul double %pre_sqrt_5_7, %p_r_5_7
  %tmp_120 = call double @_ssdm_op_DRecip.f64(double %tmp_106_5_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_120, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_5_7 = bitcast double %tmp_120 to i64
  %tmp_107_neg_5_7 = xor i64 %tmp_107_to_int_5_7, -9223372036854775808
  %tmp_107_5_7 = bitcast i64 %tmp_107_neg_5_7 to double
  %prefact_5_7 = fmul double %tmp_107_5_7, 0x3F06E445EC9476B8
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_5_7, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_5_7 = fmul double %prefact_5_7, %dx_5_7
  %ax_3_5_7 = fadd double %ax_3_5_6, %tmp_109_5_7
  %tmp_110_5_7 = fmul double %prefact_5_7, %dy_5_7
  %ay_3_5_7 = fadd double %ay_3_5_6, %tmp_110_5_7
  %tmp_111_5_7 = fmul double %prefact_5_7, %dz_5_7
  %az_3_5_7 = fadd double %az_3_5_6, %tmp_111_5_7
  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_119)
  %tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_5_8 = fsub double %p_15, %p_24
  %dy_5_8 = fsub double %p_16, %p_25
  %dz_5_8 = fsub double %p_17, %p_26
  %tmp_102_5_8 = fmul double %dx_5_8, %dx_5_8
  %tmp_103_5_8 = fmul double %dy_5_8, %dy_5_8
  %tmp_104_5_8 = fadd double %tmp_102_5_8, %tmp_103_5_8
  %tmp_105_5_8 = fmul double %dz_5_8, %dz_5_8
  %pre_sqrt_5_8 = fadd double %tmp_104_5_8, %tmp_105_5_8
  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_5_8, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_5_8 = fmul double %pre_sqrt_5_8, %p_r_5_8
  %tmp_122 = call double @_ssdm_op_DRecip.f64(double %tmp_106_5_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_122, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_5_8 = bitcast double %tmp_122 to i64
  %tmp_107_neg_5_8 = xor i64 %tmp_107_to_int_5_8, -9223372036854775808
  %tmp_107_5_8 = bitcast i64 %tmp_107_neg_5_8 to double
  %prefact_5_8 = fmul double %tmp_107_5_8, 0x3F0B0211FC924B60
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_5_8, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_5_8 = fmul double %prefact_5_8, %dx_5_8
  %ax_3_5_8 = fadd double %ax_3_5_7, %tmp_109_5_8
  %tmp_110_5_8 = fmul double %prefact_5_8, %dy_5_8
  %ay_3_5_8 = fadd double %ay_3_5_7, %tmp_110_5_8
  %tmp_111_5_8 = fmul double %prefact_5_8, %dz_5_8
  %az_3_5_8 = fadd double %az_3_5_7, %tmp_111_5_8
  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_121)
  %tmp_72_5 = fmul double %ax_3_5_8, 1.000000e-02
  %tmp_73_5 = fmul double %tmp_72_5, 1.000000e+16
  %p_int_33_load_2 = load i64* @p_int_33, align 8
  %tmp_77_5 = sitofp i64 %p_int_33_load_2 to double
  %tmp_78_5 = fadd double %tmp_77_5, %tmp_73_5
  %tmp_79_5 = call fastcc i64 @__hls_fptosi_double_(double %tmp_78_5)
  store i64 %tmp_79_5, i64* @p_int_33, align 8
  %tmp_80_5 = fmul double %ay_3_5_8, 1.000000e-02
  %tmp_81_5 = fmul double %tmp_80_5, 1.000000e+16
  %p_int_34_load_2 = load i64* @p_int_34, align 8
  %tmp_84_5 = sitofp i64 %p_int_34_load_2 to double
  %tmp_85_5 = fadd double %tmp_84_5, %tmp_81_5
  %tmp_86_5 = call fastcc i64 @__hls_fptosi_double_(double %tmp_85_5)
  store i64 %tmp_86_5, i64* @p_int_34, align 8
  %tmp_87_5 = fmul double %az_3_5_8, 1.000000e-02
  %tmp_88_5 = fmul double %tmp_87_5, 1.000000e+16
  %p_int_35_load_2 = load i64* @p_int_35, align 8
  %tmp_91_5 = sitofp i64 %p_int_35_load_2 to double
  %tmp_92_5 = fadd double %tmp_91_5, %tmp_88_5
  %tmp_93_5 = call fastcc i64 @__hls_fptosi_double_(double %tmp_92_5)
  store i64 %tmp_93_5, i64* @p_int_35, align 8
  %tmp_123 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_6 = fsub double %p_18, %p_0
  %dy_6 = fsub double %p_19, %p_1
  %dz_6 = fsub double %p_20, %p_2
  %tmp_102_6 = fmul double %dx_6, %dx_6
  %tmp_103_6 = fmul double %dy_6, %dy_6
  %tmp_104_6 = fadd double %tmp_102_6, %tmp_103_6
  %tmp_105_6 = fmul double %dz_6, %dz_6
  %pre_sqrt_6 = fadd double %tmp_104_6, %tmp_105_6
  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_6, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_6 = fmul double %pre_sqrt_6, %p_r_6
  %tmp_124 = call double @_ssdm_op_DRecip.f64(double %tmp_106_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_124, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_6 = bitcast double %tmp_124 to i64
  %tmp_107_neg_6 = xor i64 %tmp_107_to_int_6, -9223372036854775808
  %tmp_107_6 = bitcast i64 %tmp_107_neg_6 to double
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_107_6, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_6 = fmul double %tmp_107_6, %dx_6
  %ax_3_6 = fadd double %tmp_109_6, 0.000000e+00
  %tmp_110_6 = fmul double %tmp_107_6, %dy_6
  %ay_3_6 = fadd double %tmp_110_6, 0.000000e+00
  %tmp_111_6 = fmul double %tmp_107_6, %dz_6
  %az_3_6 = fadd double %tmp_111_6, 0.000000e+00
  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_123)
  %tmp_125 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_6_1 = fsub double %p_18, %p_3
  %dy_6_1 = fsub double %p_19, %p_4
  %dz_6_1 = fsub double %p_20, %p_5
  %tmp_102_6_1 = fmul double %dx_6_1, %dx_6_1
  %tmp_103_6_1 = fmul double %dy_6_1, %dy_6_1
  %tmp_104_6_1 = fadd double %tmp_102_6_1, %tmp_103_6_1
  %tmp_105_6_1 = fmul double %dz_6_1, %dz_6_1
  %pre_sqrt_6_1 = fadd double %tmp_104_6_1, %tmp_105_6_1
  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_6_1, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_6_1 = fmul double %pre_sqrt_6_1, %p_r_6_1
  %tmp_126 = call double @_ssdm_op_DRecip.f64(double %tmp_106_6_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_126, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_6_1 = bitcast double %tmp_126 to i64
  %tmp_107_neg_6_1 = xor i64 %tmp_107_to_int_6_1, -9223372036854775808
  %tmp_107_6_1 = bitcast i64 %tmp_107_neg_6_1 to double
  %prefact_6_1 = fmul double %tmp_107_6_1, 0x3E86481BDA0ACB48
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_6_1, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_6_1 = fmul double %prefact_6_1, %dx_6_1
  %ax_3_6_1 = fadd double %ax_3_6, %tmp_109_6_1
  %tmp_110_6_1 = fmul double %prefact_6_1, %dy_6_1
  %ay_3_6_1 = fadd double %ay_3_6, %tmp_110_6_1
  %tmp_111_6_1 = fmul double %prefact_6_1, %dz_6_1
  %az_3_6_1 = fadd double %az_3_6, %tmp_111_6_1
  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_125)
  %tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_6_2 = fsub double %p_18, %p_6
  %dy_6_2 = fsub double %p_19, %p_7
  %dz_6_2 = fsub double %p_20, %p_8
  %tmp_102_6_2 = fmul double %dx_6_2, %dx_6_2
  %tmp_103_6_2 = fmul double %dy_6_2, %dy_6_2
  %tmp_104_6_2 = fadd double %tmp_102_6_2, %tmp_103_6_2
  %tmp_105_6_2 = fmul double %dz_6_2, %dz_6_2
  %pre_sqrt_6_2 = fadd double %tmp_104_6_2, %tmp_105_6_2
  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_6_2, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_6_2 = fmul double %pre_sqrt_6_2, %p_r_6_2
  %tmp_128 = call double @_ssdm_op_DRecip.f64(double %tmp_106_6_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_128, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_6_2 = bitcast double %tmp_128 to i64
  %tmp_107_neg_6_2 = xor i64 %tmp_107_to_int_6_2, -9223372036854775808
  %tmp_107_6_2 = bitcast i64 %tmp_107_neg_6_2 to double
  %prefact_6_2 = fmul double %tmp_107_6_2, 0x3EC488B1548664FE
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_6_2, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_6_2 = fmul double %prefact_6_2, %dx_6_2
  %ax_3_6_2 = fadd double %ax_3_6_1, %tmp_109_6_2
  %tmp_110_6_2 = fmul double %prefact_6_2, %dy_6_2
  %ay_3_6_2 = fadd double %ay_3_6_1, %tmp_110_6_2
  %tmp_111_6_2 = fmul double %prefact_6_2, %dz_6_2
  %az_3_6_2 = fadd double %az_3_6_1, %tmp_111_6_2
  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_127)
  %tmp_129 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_6_3 = fsub double %p_18, %p_9
  %dy_6_3 = fsub double %p_19, %p_10
  %dz_6_3 = fsub double %p_20, %p_11
  %tmp_102_6_3 = fmul double %dx_6_3, %dx_6_3
  %tmp_103_6_3 = fmul double %dy_6_3, %dy_6_3
  %tmp_104_6_3 = fadd double %tmp_102_6_3, %tmp_103_6_3
  %tmp_105_6_3 = fmul double %dz_6_3, %dz_6_3
  %pre_sqrt_6_3 = fadd double %tmp_104_6_3, %tmp_105_6_3
  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_6_3, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_6_3 = fmul double %pre_sqrt_6_3, %p_r_6_3
  %tmp_130 = call double @_ssdm_op_DRecip.f64(double %tmp_106_6_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_130, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_6_3 = bitcast double %tmp_130 to i64
  %tmp_107_neg_6_3 = xor i64 %tmp_107_to_int_6_3, -9223372036854775808
  %tmp_107_6_3 = bitcast i64 %tmp_107_neg_6_3 to double
  %prefact_6_3 = fmul double %tmp_107_6_3, 0x3EC9814786649F85
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_6_3, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_6_3 = fmul double %prefact_6_3, %dx_6_3
  %ax_3_6_3 = fadd double %ax_3_6_2, %tmp_109_6_3
  %tmp_110_6_3 = fmul double %prefact_6_3, %dy_6_3
  %ay_3_6_3 = fadd double %ay_3_6_2, %tmp_110_6_3
  %tmp_111_6_3 = fmul double %prefact_6_3, %dz_6_3
  %az_3_6_3 = fadd double %az_3_6_2, %tmp_111_6_3
  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_129)
  %tmp_131 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_6_4 = fsub double %p_18, %p_12
  %dy_6_4 = fsub double %p_19, %p_13
  %dz_6_4 = fsub double %p_20, %p_14
  %tmp_102_6_4 = fmul double %dx_6_4, %dx_6_4
  %tmp_103_6_4 = fmul double %dy_6_4, %dy_6_4
  %tmp_104_6_4 = fadd double %tmp_102_6_4, %tmp_103_6_4
  %tmp_105_6_4 = fmul double %dz_6_4, %dz_6_4
  %pre_sqrt_6_4 = fadd double %tmp_104_6_4, %tmp_105_6_4
  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_6_4, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_6_4 = fmul double %pre_sqrt_6_4, %p_r_6_4
  %tmp_132 = call double @_ssdm_op_DRecip.f64(double %tmp_106_6_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_132, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_6_4 = bitcast double %tmp_132 to i64
  %tmp_107_neg_6_4 = xor i64 %tmp_107_to_int_6_4, -9223372036854775808
  %tmp_107_6_4 = bitcast i64 %tmp_107_neg_6_4 to double
  %prefact_6_4 = fmul double %tmp_107_6_4, 0x3E95A8363C414D00
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_6_4, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_6_4 = fmul double %prefact_6_4, %dx_6_4
  %ax_3_6_4 = fadd double %ax_3_6_3, %tmp_109_6_4
  %tmp_110_6_4 = fmul double %prefact_6_4, %dy_6_4
  %ay_3_6_4 = fadd double %ay_3_6_3, %tmp_110_6_4
  %tmp_111_6_4 = fmul double %prefact_6_4, %dz_6_4
  %az_3_6_4 = fadd double %az_3_6_3, %tmp_111_6_4
  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_131)
  %tmp_133 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_6_5 = fsub double %p_18, %p_15
  %dy_6_5 = fsub double %p_19, %p_16
  %dz_6_5 = fsub double %p_20, %p_17
  %tmp_102_6_5 = fmul double %dx_6_5, %dx_6_5
  %tmp_103_6_5 = fmul double %dy_6_5, %dy_6_5
  %tmp_104_6_5 = fadd double %tmp_102_6_5, %tmp_103_6_5
  %tmp_105_6_5 = fmul double %dz_6_5, %dz_6_5
  %pre_sqrt_6_5 = fadd double %tmp_104_6_5, %tmp_105_6_5
  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_6_5, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_6_5 = fmul double %pre_sqrt_6_5, %p_r_6_5
  %tmp_134 = call double @_ssdm_op_DRecip.f64(double %tmp_106_6_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_134, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_6_5 = bitcast double %tmp_134 to i64
  %tmp_107_neg_6_5 = xor i64 %tmp_107_to_int_6_5, -9223372036854775808
  %tmp_107_6_5 = bitcast i64 %tmp_107_neg_6_5 to double
  %prefact_6_5 = fmul double %tmp_107_6_5, 0x3F4F49600670CC2E
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_6_5, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_6_5 = fmul double %prefact_6_5, %dx_6_5
  %ax_3_6_5 = fadd double %ax_3_6_4, %tmp_109_6_5
  %tmp_110_6_5 = fmul double %prefact_6_5, %dy_6_5
  %ay_3_6_5 = fadd double %ay_3_6_4, %tmp_110_6_5
  %tmp_111_6_5 = fmul double %prefact_6_5, %dz_6_5
  %az_3_6_5 = fadd double %az_3_6_4, %tmp_111_6_5
  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_133)
  %tmp_135 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_6_7 = fsub double %p_18, %p_21
  %dy_6_7 = fsub double %p_19, %p_22
  %dz_6_7 = fsub double %p_20, %p_23
  %tmp_102_6_7 = fmul double %dx_6_7, %dx_6_7
  %tmp_103_6_7 = fmul double %dy_6_7, %dy_6_7
  %tmp_104_6_7 = fadd double %tmp_102_6_7, %tmp_103_6_7
  %tmp_105_6_7 = fmul double %dz_6_7, %dz_6_7
  %pre_sqrt_6_7 = fadd double %tmp_104_6_7, %tmp_105_6_7
  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_6_7, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_6_7 = fmul double %pre_sqrt_6_7, %p_r_6_7
  %tmp_136 = call double @_ssdm_op_DRecip.f64(double %tmp_106_6_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_136, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_6_7 = bitcast double %tmp_136 to i64
  %tmp_107_neg_6_7 = xor i64 %tmp_107_to_int_6_7, -9223372036854775808
  %tmp_107_6_7 = bitcast i64 %tmp_107_neg_6_7 to double
  %prefact_6_7 = fmul double %tmp_107_6_7, 0x3F06E445EC9476B8
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_6_7, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_6_7 = fmul double %prefact_6_7, %dx_6_7
  %ax_3_6_7 = fadd double %ax_3_6_5, %tmp_109_6_7
  %tmp_110_6_7 = fmul double %prefact_6_7, %dy_6_7
  %ay_3_6_7 = fadd double %ay_3_6_5, %tmp_110_6_7
  %tmp_111_6_7 = fmul double %prefact_6_7, %dz_6_7
  %az_3_6_7 = fadd double %az_3_6_5, %tmp_111_6_7
  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_135)
  %tmp_137 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_6_8 = fsub double %p_18, %p_24
  %dy_6_8 = fsub double %p_19, %p_25
  %dz_6_8 = fsub double %p_20, %p_26
  %tmp_102_6_8 = fmul double %dx_6_8, %dx_6_8
  %tmp_103_6_8 = fmul double %dy_6_8, %dy_6_8
  %tmp_104_6_8 = fadd double %tmp_102_6_8, %tmp_103_6_8
  %tmp_105_6_8 = fmul double %dz_6_8, %dz_6_8
  %pre_sqrt_6_8 = fadd double %tmp_104_6_8, %tmp_105_6_8
  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_6_8, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_6_8 = fmul double %pre_sqrt_6_8, %p_r_6_8
  %tmp_138 = call double @_ssdm_op_DRecip.f64(double %tmp_106_6_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_138, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_6_8 = bitcast double %tmp_138 to i64
  %tmp_107_neg_6_8 = xor i64 %tmp_107_to_int_6_8, -9223372036854775808
  %tmp_107_6_8 = bitcast i64 %tmp_107_neg_6_8 to double
  %prefact_6_8 = fmul double %tmp_107_6_8, 0x3F0B0211FC924B60
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_6_8, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_6_8 = fmul double %prefact_6_8, %dx_6_8
  %ax_3_6_8 = fadd double %ax_3_6_7, %tmp_109_6_8
  %tmp_110_6_8 = fmul double %prefact_6_8, %dy_6_8
  %ay_3_6_8 = fadd double %ay_3_6_7, %tmp_110_6_8
  %tmp_111_6_8 = fmul double %prefact_6_8, %dz_6_8
  %az_3_6_8 = fadd double %az_3_6_7, %tmp_111_6_8
  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_137)
  %tmp_72_6 = fmul double %ax_3_6_8, 1.000000e-02
  %tmp_73_6 = fmul double %tmp_72_6, 1.000000e+16
  %p_int_39_load_2 = load i64* @p_int_39, align 8
  %tmp_77_6 = sitofp i64 %p_int_39_load_2 to double
  %tmp_78_6 = fadd double %tmp_77_6, %tmp_73_6
  %tmp_79_6 = call fastcc i64 @__hls_fptosi_double_(double %tmp_78_6)
  store i64 %tmp_79_6, i64* @p_int_39, align 8
  %tmp_80_6 = fmul double %ay_3_6_8, 1.000000e-02
  %tmp_81_6 = fmul double %tmp_80_6, 1.000000e+16
  %p_int_40_load_2 = load i64* @p_int_40, align 8
  %tmp_84_6 = sitofp i64 %p_int_40_load_2 to double
  %tmp_85_6 = fadd double %tmp_84_6, %tmp_81_6
  %tmp_86_6 = call fastcc i64 @__hls_fptosi_double_(double %tmp_85_6)
  store i64 %tmp_86_6, i64* @p_int_40, align 8
  %tmp_87_6 = fmul double %az_3_6_8, 1.000000e-02
  %tmp_88_6 = fmul double %tmp_87_6, 1.000000e+16
  %p_int_41_load_2 = load i64* @p_int_41, align 8
  %tmp_91_6 = sitofp i64 %p_int_41_load_2 to double
  %tmp_92_6 = fadd double %tmp_91_6, %tmp_88_6
  %tmp_93_6 = call fastcc i64 @__hls_fptosi_double_(double %tmp_92_6)
  store i64 %tmp_93_6, i64* @p_int_41, align 8
  %tmp_139 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_7 = fsub double %p_21, %p_0
  %dy_7 = fsub double %p_22, %p_1
  %dz_7 = fsub double %p_23, %p_2
  %tmp_102_7 = fmul double %dx_7, %dx_7
  %tmp_103_7 = fmul double %dy_7, %dy_7
  %tmp_104_7 = fadd double %tmp_102_7, %tmp_103_7
  %tmp_105_7 = fmul double %dz_7, %dz_7
  %pre_sqrt_7 = fadd double %tmp_104_7, %tmp_105_7
  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_7, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_7 = fmul double %pre_sqrt_7, %p_r_7
  %tmp_140 = call double @_ssdm_op_DRecip.f64(double %tmp_106_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_140, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_7 = bitcast double %tmp_140 to i64
  %tmp_107_neg_7 = xor i64 %tmp_107_to_int_7, -9223372036854775808
  %tmp_107_7 = bitcast i64 %tmp_107_neg_7 to double
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_107_7, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_7 = fmul double %tmp_107_7, %dx_7
  %ax_3_7 = fadd double %tmp_109_7, 0.000000e+00
  %tmp_110_7 = fmul double %tmp_107_7, %dy_7
  %ay_3_7 = fadd double %tmp_110_7, 0.000000e+00
  %tmp_111_7 = fmul double %tmp_107_7, %dz_7
  %az_3_7 = fadd double %tmp_111_7, 0.000000e+00
  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_139)
  %tmp_141 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_7_1 = fsub double %p_21, %p_3
  %dy_7_1 = fsub double %p_22, %p_4
  %dz_7_1 = fsub double %p_23, %p_5
  %tmp_102_7_1 = fmul double %dx_7_1, %dx_7_1
  %tmp_103_7_1 = fmul double %dy_7_1, %dy_7_1
  %tmp_104_7_1 = fadd double %tmp_102_7_1, %tmp_103_7_1
  %tmp_105_7_1 = fmul double %dz_7_1, %dz_7_1
  %pre_sqrt_7_1 = fadd double %tmp_104_7_1, %tmp_105_7_1
  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_7_1, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_7_1 = fmul double %pre_sqrt_7_1, %p_r_7_1
  %tmp_142 = call double @_ssdm_op_DRecip.f64(double %tmp_106_7_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_142, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_7_1 = bitcast double %tmp_142 to i64
  %tmp_107_neg_7_1 = xor i64 %tmp_107_to_int_7_1, -9223372036854775808
  %tmp_107_7_1 = bitcast i64 %tmp_107_neg_7_1 to double
  %prefact_7_1 = fmul double %tmp_107_7_1, 0x3E86481BDA0ACB48
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_7_1, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_7_1 = fmul double %prefact_7_1, %dx_7_1
  %ax_3_7_1 = fadd double %ax_3_7, %tmp_109_7_1
  %tmp_110_7_1 = fmul double %prefact_7_1, %dy_7_1
  %ay_3_7_1 = fadd double %ay_3_7, %tmp_110_7_1
  %tmp_111_7_1 = fmul double %prefact_7_1, %dz_7_1
  %az_3_7_1 = fadd double %az_3_7, %tmp_111_7_1
  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_141)
  %tmp_143 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_7_2 = fsub double %p_21, %p_6
  %dy_7_2 = fsub double %p_22, %p_7
  %dz_7_2 = fsub double %p_23, %p_8
  %tmp_102_7_2 = fmul double %dx_7_2, %dx_7_2
  %tmp_103_7_2 = fmul double %dy_7_2, %dy_7_2
  %tmp_104_7_2 = fadd double %tmp_102_7_2, %tmp_103_7_2
  %tmp_105_7_2 = fmul double %dz_7_2, %dz_7_2
  %pre_sqrt_7_2 = fadd double %tmp_104_7_2, %tmp_105_7_2
  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_7_2, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_7_2 = fmul double %pre_sqrt_7_2, %p_r_7_2
  %tmp_144 = call double @_ssdm_op_DRecip.f64(double %tmp_106_7_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_144, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_7_2 = bitcast double %tmp_144 to i64
  %tmp_107_neg_7_2 = xor i64 %tmp_107_to_int_7_2, -9223372036854775808
  %tmp_107_7_2 = bitcast i64 %tmp_107_neg_7_2 to double
  %prefact_7_2 = fmul double %tmp_107_7_2, 0x3EC488B1548664FE
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_7_2, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_7_2 = fmul double %prefact_7_2, %dx_7_2
  %ax_3_7_2 = fadd double %ax_3_7_1, %tmp_109_7_2
  %tmp_110_7_2 = fmul double %prefact_7_2, %dy_7_2
  %ay_3_7_2 = fadd double %ay_3_7_1, %tmp_110_7_2
  %tmp_111_7_2 = fmul double %prefact_7_2, %dz_7_2
  %az_3_7_2 = fadd double %az_3_7_1, %tmp_111_7_2
  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_143)
  %tmp_145 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_7_3 = fsub double %p_21, %p_9
  %dy_7_3 = fsub double %p_22, %p_10
  %dz_7_3 = fsub double %p_23, %p_11
  %tmp_102_7_3 = fmul double %dx_7_3, %dx_7_3
  %tmp_103_7_3 = fmul double %dy_7_3, %dy_7_3
  %tmp_104_7_3 = fadd double %tmp_102_7_3, %tmp_103_7_3
  %tmp_105_7_3 = fmul double %dz_7_3, %dz_7_3
  %pre_sqrt_7_3 = fadd double %tmp_104_7_3, %tmp_105_7_3
  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_7_3, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_7_3 = fmul double %pre_sqrt_7_3, %p_r_7_3
  %tmp_146 = call double @_ssdm_op_DRecip.f64(double %tmp_106_7_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_146, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_7_3 = bitcast double %tmp_146 to i64
  %tmp_107_neg_7_3 = xor i64 %tmp_107_to_int_7_3, -9223372036854775808
  %tmp_107_7_3 = bitcast i64 %tmp_107_neg_7_3 to double
  %prefact_7_3 = fmul double %tmp_107_7_3, 0x3EC9814786649F85
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_7_3, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_7_3 = fmul double %prefact_7_3, %dx_7_3
  %ax_3_7_3 = fadd double %ax_3_7_2, %tmp_109_7_3
  %tmp_110_7_3 = fmul double %prefact_7_3, %dy_7_3
  %ay_3_7_3 = fadd double %ay_3_7_2, %tmp_110_7_3
  %tmp_111_7_3 = fmul double %prefact_7_3, %dz_7_3
  %az_3_7_3 = fadd double %az_3_7_2, %tmp_111_7_3
  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_145)
  %tmp_147 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_7_4 = fsub double %p_21, %p_12
  %dy_7_4 = fsub double %p_22, %p_13
  %dz_7_4 = fsub double %p_23, %p_14
  %tmp_102_7_4 = fmul double %dx_7_4, %dx_7_4
  %tmp_103_7_4 = fmul double %dy_7_4, %dy_7_4
  %tmp_104_7_4 = fadd double %tmp_102_7_4, %tmp_103_7_4
  %tmp_105_7_4 = fmul double %dz_7_4, %dz_7_4
  %pre_sqrt_7_4 = fadd double %tmp_104_7_4, %tmp_105_7_4
  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_7_4, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_7_4 = fmul double %pre_sqrt_7_4, %p_r_7_4
  %tmp_148 = call double @_ssdm_op_DRecip.f64(double %tmp_106_7_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_148, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_7_4 = bitcast double %tmp_148 to i64
  %tmp_107_neg_7_4 = xor i64 %tmp_107_to_int_7_4, -9223372036854775808
  %tmp_107_7_4 = bitcast i64 %tmp_107_neg_7_4 to double
  %prefact_7_4 = fmul double %tmp_107_7_4, 0x3E95A8363C414D00
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_7_4, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_7_4 = fmul double %prefact_7_4, %dx_7_4
  %ax_3_7_4 = fadd double %ax_3_7_3, %tmp_109_7_4
  %tmp_110_7_4 = fmul double %prefact_7_4, %dy_7_4
  %ay_3_7_4 = fadd double %ay_3_7_3, %tmp_110_7_4
  %tmp_111_7_4 = fmul double %prefact_7_4, %dz_7_4
  %az_3_7_4 = fadd double %az_3_7_3, %tmp_111_7_4
  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_147)
  %tmp_149 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_7_5 = fsub double %p_21, %p_15
  %dy_7_5 = fsub double %p_22, %p_16
  %dz_7_5 = fsub double %p_23, %p_17
  %tmp_102_7_5 = fmul double %dx_7_5, %dx_7_5
  %tmp_103_7_5 = fmul double %dy_7_5, %dy_7_5
  %tmp_104_7_5 = fadd double %tmp_102_7_5, %tmp_103_7_5
  %tmp_105_7_5 = fmul double %dz_7_5, %dz_7_5
  %pre_sqrt_7_5 = fadd double %tmp_104_7_5, %tmp_105_7_5
  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_7_5, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_7_5 = fmul double %pre_sqrt_7_5, %p_r_7_5
  %tmp_150 = call double @_ssdm_op_DRecip.f64(double %tmp_106_7_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_150, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_7_5 = bitcast double %tmp_150 to i64
  %tmp_107_neg_7_5 = xor i64 %tmp_107_to_int_7_5, -9223372036854775808
  %tmp_107_7_5 = bitcast i64 %tmp_107_neg_7_5 to double
  %prefact_7_5 = fmul double %tmp_107_7_5, 0x3F4F49600670CC2E
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_7_5, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_7_5 = fmul double %prefact_7_5, %dx_7_5
  %ax_3_7_5 = fadd double %ax_3_7_4, %tmp_109_7_5
  %tmp_110_7_5 = fmul double %prefact_7_5, %dy_7_5
  %ay_3_7_5 = fadd double %ay_3_7_4, %tmp_110_7_5
  %tmp_111_7_5 = fmul double %prefact_7_5, %dz_7_5
  %az_3_7_5 = fadd double %az_3_7_4, %tmp_111_7_5
  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_149)
  %tmp_151 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_7_6 = fsub double %p_21, %p_18
  %dy_7_6 = fsub double %p_22, %p_19
  %dz_7_6 = fsub double %p_23, %p_20
  %tmp_102_7_6 = fmul double %dx_7_6, %dx_7_6
  %tmp_103_7_6 = fmul double %dy_7_6, %dy_7_6
  %tmp_104_7_6 = fadd double %tmp_102_7_6, %tmp_103_7_6
  %tmp_105_7_6 = fmul double %dz_7_6, %dz_7_6
  %pre_sqrt_7_6 = fadd double %tmp_104_7_6, %tmp_105_7_6
  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_7_6, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_7_6 = fmul double %pre_sqrt_7_6, %p_r_7_6
  %tmp_152 = call double @_ssdm_op_DRecip.f64(double %tmp_106_7_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_152, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_7_6 = bitcast double %tmp_152 to i64
  %tmp_107_neg_7_6 = xor i64 %tmp_107_to_int_7_6, -9223372036854775808
  %tmp_107_7_6 = bitcast i64 %tmp_107_neg_7_6 to double
  %prefact_7_6 = fmul double %tmp_107_7_6, 0x3F32BC5D9D5F6437
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_7_6, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_7_6 = fmul double %prefact_7_6, %dx_7_6
  %ax_3_7_6 = fadd double %ax_3_7_5, %tmp_109_7_6
  %tmp_110_7_6 = fmul double %prefact_7_6, %dy_7_6
  %ay_3_7_6 = fadd double %ay_3_7_5, %tmp_110_7_6
  %tmp_111_7_6 = fmul double %prefact_7_6, %dz_7_6
  %az_3_7_6 = fadd double %az_3_7_5, %tmp_111_7_6
  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_151)
  %tmp_153 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_7_8 = fsub double %p_21, %p_24
  %dy_7_8 = fsub double %p_22, %p_25
  %dz_7_8 = fsub double %p_23, %p_26
  %tmp_102_7_8 = fmul double %dx_7_8, %dx_7_8
  %tmp_103_7_8 = fmul double %dy_7_8, %dy_7_8
  %tmp_104_7_8 = fadd double %tmp_102_7_8, %tmp_103_7_8
  %tmp_105_7_8 = fmul double %dz_7_8, %dz_7_8
  %pre_sqrt_7_8 = fadd double %tmp_104_7_8, %tmp_105_7_8
  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_7_8, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_7_8 = fmul double %pre_sqrt_7_8, %p_r_7_8
  %tmp_154 = call double @_ssdm_op_DRecip.f64(double %tmp_106_7_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_154, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_7_8 = bitcast double %tmp_154 to i64
  %tmp_107_neg_7_8 = xor i64 %tmp_107_to_int_7_8, -9223372036854775808
  %tmp_107_7_8 = bitcast i64 %tmp_107_neg_7_8 to double
  %prefact_7_8 = fmul double %tmp_107_7_8, 0x3F0B0211FC924B60
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_7_8, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_7_8 = fmul double %prefact_7_8, %dx_7_8
  %ax_3_7_8 = fadd double %ax_3_7_6, %tmp_109_7_8
  %tmp_110_7_8 = fmul double %prefact_7_8, %dy_7_8
  %ay_3_7_8 = fadd double %ay_3_7_6, %tmp_110_7_8
  %tmp_111_7_8 = fmul double %prefact_7_8, %dz_7_8
  %az_3_7_8 = fadd double %az_3_7_6, %tmp_111_7_8
  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_153)
  %tmp_72_7 = fmul double %ax_3_7_8, 1.000000e-02
  %tmp_73_7 = fmul double %tmp_72_7, 1.000000e+16
  %p_int_45_load_2 = load i64* @p_int_45, align 8
  %tmp_77_7 = sitofp i64 %p_int_45_load_2 to double
  %tmp_78_7 = fadd double %tmp_77_7, %tmp_73_7
  %tmp_79_7 = call fastcc i64 @__hls_fptosi_double_(double %tmp_78_7)
  store i64 %tmp_79_7, i64* @p_int_45, align 8
  %tmp_80_7 = fmul double %ay_3_7_8, 1.000000e-02
  %tmp_81_7 = fmul double %tmp_80_7, 1.000000e+16
  %p_int_46_load_2 = load i64* @p_int_46, align 8
  %tmp_84_7 = sitofp i64 %p_int_46_load_2 to double
  %tmp_85_7 = fadd double %tmp_84_7, %tmp_81_7
  %tmp_86_7 = call fastcc i64 @__hls_fptosi_double_(double %tmp_85_7)
  store i64 %tmp_86_7, i64* @p_int_46, align 8
  %tmp_87_7 = fmul double %az_3_7_8, 1.000000e-02
  %tmp_88_7 = fmul double %tmp_87_7, 1.000000e+16
  %p_int_47_load_2 = load i64* @p_int_47, align 8
  %tmp_91_7 = sitofp i64 %p_int_47_load_2 to double
  %tmp_92_7 = fadd double %tmp_91_7, %tmp_88_7
  %tmp_93_7 = call fastcc i64 @__hls_fptosi_double_(double %tmp_92_7)
  store i64 %tmp_93_7, i64* @p_int_47, align 8
  %tmp_155 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_8 = fsub double %p_24, %p_0
  %dy_8 = fsub double %p_25, %p_1
  %dz_8 = fsub double %p_26, %p_2
  %tmp_102_8 = fmul double %dx_8, %dx_8
  %tmp_103_8 = fmul double %dy_8, %dy_8
  %tmp_104_8 = fadd double %tmp_102_8, %tmp_103_8
  %tmp_105_8 = fmul double %dz_8, %dz_8
  %pre_sqrt_8 = fadd double %tmp_104_8, %tmp_105_8
  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_8, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_8 = fmul double %pre_sqrt_8, %p_r_8
  %tmp_156 = call double @_ssdm_op_DRecip.f64(double %tmp_106_8)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_156, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_8 = bitcast double %tmp_156 to i64
  %tmp_107_neg_8 = xor i64 %tmp_107_to_int_8, -9223372036854775808
  %tmp_107_8 = bitcast i64 %tmp_107_neg_8 to double
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_107_8, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_8 = fmul double %tmp_107_8, %dx_8
  %ax_3_8 = fadd double %tmp_109_8, 0.000000e+00
  %tmp_110_8 = fmul double %tmp_107_8, %dy_8
  %ay_3_8 = fadd double %tmp_110_8, 0.000000e+00
  %tmp_111_8 = fmul double %tmp_107_8, %dz_8
  %az_3_8 = fadd double %tmp_111_8, 0.000000e+00
  %empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_155)
  %tmp_157 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_8_1 = fsub double %p_24, %p_3
  %dy_8_1 = fsub double %p_25, %p_4
  %dz_8_1 = fsub double %p_26, %p_5
  %tmp_102_8_1 = fmul double %dx_8_1, %dx_8_1
  %tmp_103_8_1 = fmul double %dy_8_1, %dy_8_1
  %tmp_104_8_1 = fadd double %tmp_102_8_1, %tmp_103_8_1
  %tmp_105_8_1 = fmul double %dz_8_1, %dz_8_1
  %pre_sqrt_8_1 = fadd double %tmp_104_8_1, %tmp_105_8_1
  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_8_1, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_8_1 = fmul double %pre_sqrt_8_1, %p_r_8_1
  %tmp_158 = call double @_ssdm_op_DRecip.f64(double %tmp_106_8_1)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_158, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_8_1 = bitcast double %tmp_158 to i64
  %tmp_107_neg_8_1 = xor i64 %tmp_107_to_int_8_1, -9223372036854775808
  %tmp_107_8_1 = bitcast i64 %tmp_107_neg_8_1 to double
  %prefact_8_1 = fmul double %tmp_107_8_1, 0x3E86481BDA0ACB48
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_8_1, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_8_1 = fmul double %prefact_8_1, %dx_8_1
  %ax_3_8_1 = fadd double %ax_3_8, %tmp_109_8_1
  %tmp_110_8_1 = fmul double %prefact_8_1, %dy_8_1
  %ay_3_8_1 = fadd double %ay_3_8, %tmp_110_8_1
  %tmp_111_8_1 = fmul double %prefact_8_1, %dz_8_1
  %az_3_8_1 = fadd double %az_3_8, %tmp_111_8_1
  %empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_157)
  %tmp_159 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_8_2 = fsub double %p_24, %p_6
  %dy_8_2 = fsub double %p_25, %p_7
  %dz_8_2 = fsub double %p_26, %p_8
  %tmp_102_8_2 = fmul double %dx_8_2, %dx_8_2
  %tmp_103_8_2 = fmul double %dy_8_2, %dy_8_2
  %tmp_104_8_2 = fadd double %tmp_102_8_2, %tmp_103_8_2
  %tmp_105_8_2 = fmul double %dz_8_2, %dz_8_2
  %pre_sqrt_8_2 = fadd double %tmp_104_8_2, %tmp_105_8_2
  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_8_2, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_8_2 = fmul double %pre_sqrt_8_2, %p_r_8_2
  %tmp_160 = call double @_ssdm_op_DRecip.f64(double %tmp_106_8_2)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_160, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_8_2 = bitcast double %tmp_160 to i64
  %tmp_107_neg_8_2 = xor i64 %tmp_107_to_int_8_2, -9223372036854775808
  %tmp_107_8_2 = bitcast i64 %tmp_107_neg_8_2 to double
  %prefact_8_2 = fmul double %tmp_107_8_2, 0x3EC488B1548664FE
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_8_2, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_8_2 = fmul double %prefact_8_2, %dx_8_2
  %ax_3_8_2 = fadd double %ax_3_8_1, %tmp_109_8_2
  %tmp_110_8_2 = fmul double %prefact_8_2, %dy_8_2
  %ay_3_8_2 = fadd double %ay_3_8_1, %tmp_110_8_2
  %tmp_111_8_2 = fmul double %prefact_8_2, %dz_8_2
  %az_3_8_2 = fadd double %az_3_8_1, %tmp_111_8_2
  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_159)
  %tmp_161 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_8_3 = fsub double %p_24, %p_9
  %dy_8_3 = fsub double %p_25, %p_10
  %dz_8_3 = fsub double %p_26, %p_11
  %tmp_102_8_3 = fmul double %dx_8_3, %dx_8_3
  %tmp_103_8_3 = fmul double %dy_8_3, %dy_8_3
  %tmp_104_8_3 = fadd double %tmp_102_8_3, %tmp_103_8_3
  %tmp_105_8_3 = fmul double %dz_8_3, %dz_8_3
  %pre_sqrt_8_3 = fadd double %tmp_104_8_3, %tmp_105_8_3
  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_8_3, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_8_3 = fmul double %pre_sqrt_8_3, %p_r_8_3
  %tmp_162 = call double @_ssdm_op_DRecip.f64(double %tmp_106_8_3)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_162, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_8_3 = bitcast double %tmp_162 to i64
  %tmp_107_neg_8_3 = xor i64 %tmp_107_to_int_8_3, -9223372036854775808
  %tmp_107_8_3 = bitcast i64 %tmp_107_neg_8_3 to double
  %prefact_8_3 = fmul double %tmp_107_8_3, 0x3EC9814786649F85
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_8_3, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_8_3 = fmul double %prefact_8_3, %dx_8_3
  %ax_3_8_3 = fadd double %ax_3_8_2, %tmp_109_8_3
  %tmp_110_8_3 = fmul double %prefact_8_3, %dy_8_3
  %ay_3_8_3 = fadd double %ay_3_8_2, %tmp_110_8_3
  %tmp_111_8_3 = fmul double %prefact_8_3, %dz_8_3
  %az_3_8_3 = fadd double %az_3_8_2, %tmp_111_8_3
  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_161)
  %tmp_163 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_8_4 = fsub double %p_24, %p_12
  %dy_8_4 = fsub double %p_25, %p_13
  %dz_8_4 = fsub double %p_26, %p_14
  %tmp_102_8_4 = fmul double %dx_8_4, %dx_8_4
  %tmp_103_8_4 = fmul double %dy_8_4, %dy_8_4
  %tmp_104_8_4 = fadd double %tmp_102_8_4, %tmp_103_8_4
  %tmp_105_8_4 = fmul double %dz_8_4, %dz_8_4
  %pre_sqrt_8_4 = fadd double %tmp_104_8_4, %tmp_105_8_4
  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_8_4, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_8_4 = fmul double %pre_sqrt_8_4, %p_r_8_4
  %tmp_164 = call double @_ssdm_op_DRecip.f64(double %tmp_106_8_4)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_164, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_8_4 = bitcast double %tmp_164 to i64
  %tmp_107_neg_8_4 = xor i64 %tmp_107_to_int_8_4, -9223372036854775808
  %tmp_107_8_4 = bitcast i64 %tmp_107_neg_8_4 to double
  %prefact_8_4 = fmul double %tmp_107_8_4, 0x3E95A8363C414D00
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_8_4, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_8_4 = fmul double %prefact_8_4, %dx_8_4
  %ax_3_8_4 = fadd double %ax_3_8_3, %tmp_109_8_4
  %tmp_110_8_4 = fmul double %prefact_8_4, %dy_8_4
  %ay_3_8_4 = fadd double %ay_3_8_3, %tmp_110_8_4
  %tmp_111_8_4 = fmul double %prefact_8_4, %dz_8_4
  %az_3_8_4 = fadd double %az_3_8_3, %tmp_111_8_4
  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_163)
  %tmp_165 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_8_5 = fsub double %p_24, %p_15
  %dy_8_5 = fsub double %p_25, %p_16
  %dz_8_5 = fsub double %p_26, %p_17
  %tmp_102_8_5 = fmul double %dx_8_5, %dx_8_5
  %tmp_103_8_5 = fmul double %dy_8_5, %dy_8_5
  %tmp_104_8_5 = fadd double %tmp_102_8_5, %tmp_103_8_5
  %tmp_105_8_5 = fmul double %dz_8_5, %dz_8_5
  %pre_sqrt_8_5 = fadd double %tmp_104_8_5, %tmp_105_8_5
  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_8_5, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_8_5 = fmul double %pre_sqrt_8_5, %p_r_8_5
  %tmp_166 = call double @_ssdm_op_DRecip.f64(double %tmp_106_8_5)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_166, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_8_5 = bitcast double %tmp_166 to i64
  %tmp_107_neg_8_5 = xor i64 %tmp_107_to_int_8_5, -9223372036854775808
  %tmp_107_8_5 = bitcast i64 %tmp_107_neg_8_5 to double
  %prefact_8_5 = fmul double %tmp_107_8_5, 0x3F4F49600670CC2E
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_8_5, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_8_5 = fmul double %prefact_8_5, %dx_8_5
  %ax_3_8_5 = fadd double %ax_3_8_4, %tmp_109_8_5
  %tmp_110_8_5 = fmul double %prefact_8_5, %dy_8_5
  %ay_3_8_5 = fadd double %ay_3_8_4, %tmp_110_8_5
  %tmp_111_8_5 = fmul double %prefact_8_5, %dz_8_5
  %az_3_8_5 = fadd double %az_3_8_4, %tmp_111_8_5
  %empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_165)
  %tmp_167 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_8_6 = fsub double %p_24, %p_18
  %dy_8_6 = fsub double %p_25, %p_19
  %dz_8_6 = fsub double %p_26, %p_20
  %tmp_102_8_6 = fmul double %dx_8_6, %dx_8_6
  %tmp_103_8_6 = fmul double %dy_8_6, %dy_8_6
  %tmp_104_8_6 = fadd double %tmp_102_8_6, %tmp_103_8_6
  %tmp_105_8_6 = fmul double %dz_8_6, %dz_8_6
  %pre_sqrt_8_6 = fadd double %tmp_104_8_6, %tmp_105_8_6
  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_8_6, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_8_6 = fmul double %pre_sqrt_8_6, %p_r_8_6
  %tmp_168 = call double @_ssdm_op_DRecip.f64(double %tmp_106_8_6)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_168, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_8_6 = bitcast double %tmp_168 to i64
  %tmp_107_neg_8_6 = xor i64 %tmp_107_to_int_8_6, -9223372036854775808
  %tmp_107_8_6 = bitcast i64 %tmp_107_neg_8_6 to double
  %prefact_8_6 = fmul double %tmp_107_8_6, 0x3F32BC5D9D5F6437
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_8_6, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_8_6 = fmul double %prefact_8_6, %dx_8_6
  %ax_3_8_6 = fadd double %ax_3_8_5, %tmp_109_8_6
  %tmp_110_8_6 = fmul double %prefact_8_6, %dy_8_6
  %ay_3_8_6 = fadd double %ay_3_8_5, %tmp_110_8_6
  %tmp_111_8_6 = fmul double %prefact_8_6, %dz_8_6
  %az_3_8_6 = fadd double %az_3_8_5, %tmp_111_8_6
  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_167)
  %tmp_169 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10705)
  %dx_8_7 = fsub double %p_24, %p_21
  %dy_8_7 = fsub double %p_25, %p_22
  %dz_8_7 = fsub double %p_26, %p_23
  %tmp_102_8_7 = fmul double %dx_8_7, %dx_8_7
  %tmp_103_8_7 = fmul double %dy_8_7, %dy_8_7
  %tmp_104_8_7 = fadd double %tmp_102_8_7, %tmp_103_8_7
  %tmp_105_8_7 = fmul double %dz_8_7, %dz_8_7
  %pre_sqrt_8_7 = fadd double %tmp_104_8_7, %tmp_105_8_7
  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %p_r_8_7, [1 x i8]* @p_str10701, [6 x i8]* @p_str10706, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_106_8_7 = fmul double %pre_sqrt_8_7, %p_r_8_7
  %tmp_170 = call double @_ssdm_op_DRecip.f64(double %tmp_106_8_7)
  call void (...)* @_ssdm_op_SpecFUCore(double %tmp_170, [1 x i8]* @p_str10701, [7 x i8]* @p_str10707, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_107_to_int_8_7 = bitcast double %tmp_170 to i64
  %tmp_107_neg_8_7 = xor i64 %tmp_107_to_int_8_7, -9223372036854775808
  %tmp_107_8_7 = bitcast i64 %tmp_107_neg_8_7 to double
  %prefact_8_7 = fmul double %tmp_107_8_7, 0x3F06E445EC9476B8
  call void (...)* @_ssdm_op_SpecFUCore(double %prefact_8_7, [1 x i8]* @p_str10701, [5 x i8]* @p_str10708, [1 x i8]* @p_str10701, i32 -1, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701, [1 x i8]* @p_str10701)
  %tmp_109_8_7 = fmul double %prefact_8_7, %dx_8_7
  %ax_3_8_7 = fadd double %ax_3_8_6, %tmp_109_8_7
  %tmp_110_8_7 = fmul double %prefact_8_7, %dy_8_7
  %ay_3_8_7 = fadd double %ay_3_8_6, %tmp_110_8_7
  %tmp_111_8_7 = fmul double %prefact_8_7, %dz_8_7
  %az_3_8_7 = fadd double %az_3_8_6, %tmp_111_8_7
  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10705, i32 %tmp_169)
  %tmp_72_8 = fmul double %ax_3_8_7, 1.000000e-02
  %tmp_73_8 = fmul double %tmp_72_8, 1.000000e+16
  %p_int_51_load_2 = load i64* @p_int_51, align 8
  %tmp_77_8 = sitofp i64 %p_int_51_load_2 to double
  %tmp_78_8 = fadd double %tmp_77_8, %tmp_73_8
  %tmp_79_8 = call fastcc i64 @__hls_fptosi_double_(double %tmp_78_8)
  store i64 %tmp_79_8, i64* @p_int_51, align 8
  %tmp_80_8 = fmul double %ay_3_8_7, 1.000000e-02
  %tmp_81_8 = fmul double %tmp_80_8, 1.000000e+16
  %p_int_52_load_2 = load i64* @p_int_52, align 8
  %tmp_84_8 = sitofp i64 %p_int_52_load_2 to double
  %tmp_85_8 = fadd double %tmp_84_8, %tmp_81_8
  %tmp_86_8 = call fastcc i64 @__hls_fptosi_double_(double %tmp_85_8)
  store i64 %tmp_86_8, i64* @p_int_52, align 8
  %tmp_87_8 = fmul double %az_3_8_7, 1.000000e-02
  %tmp_88_8 = fmul double %tmp_87_8, 1.000000e+16
  %p_int_53_load_2 = load i64* @p_int_53, align 8
  %tmp_91_8 = sitofp i64 %p_int_53_load_2 to double
  %tmp_92_8 = fadd double %tmp_91_8, %tmp_88_8
  %tmp_93_8 = call fastcc i64 @__hls_fptosi_double_(double %tmp_92_8)
  store i64 %tmp_93_8, i64* @p_int_53, align 8
  %mul_load_1 = load double* @mul, align 8
  %p_int_3_load_2 = load i64* @p_int_3, align 8
  %tmp_171 = sitofp i64 %p_int_3_load_2 to double
  %tmp_172 = fmul double %mul_load_1, %tmp_171
  %tmp_173 = call fastcc i64 @__hls_fptosi_double_(double %tmp_172)
  %p_int_0_load_2 = load i64* @p_int_0, align 8
  %tmp_174 = add nsw i64 %p_int_0_load_2, %tmp_173
  store i64 %tmp_174, i64* @p_int_0, align 8
  %p_int_4_load_2 = load i64* @p_int_4, align 8
  %tmp_175 = sitofp i64 %p_int_4_load_2 to double
  %tmp_176 = fmul double %mul_load_1, %tmp_175
  %tmp_177 = call fastcc i64 @__hls_fptosi_double_(double %tmp_176)
  %p_int_1_load_2 = load i64* @p_int_1, align 8
  %tmp_178 = add nsw i64 %p_int_1_load_2, %tmp_177
  store i64 %tmp_178, i64* @p_int_1, align 8
  %p_int_5_load_2 = load i64* @p_int_5, align 8
  %tmp_179 = sitofp i64 %p_int_5_load_2 to double
  %tmp_180 = fmul double %mul_load_1, %tmp_179
  %tmp_181 = call fastcc i64 @__hls_fptosi_double_(double %tmp_180)
  %p_int_2_load_2 = load i64* @p_int_2, align 8
  %tmp_182 = add nsw i64 %p_int_2_load_2, %tmp_181
  store i64 %tmp_182, i64* @p_int_2, align 8
  %p_int_9_load_2 = load i64* @p_int_9, align 8
  %tmp_51_1 = sitofp i64 %p_int_9_load_2 to double
  %tmp_52_1 = fmul double %mul_load_1, %tmp_51_1
  %tmp_53_1 = call fastcc i64 @__hls_fptosi_double_(double %tmp_52_1)
  %p_int_6_load_2 = load i64* @p_int_6, align 8
  %tmp_55_1 = add nsw i64 %p_int_6_load_2, %tmp_53_1
  store i64 %tmp_55_1, i64* @p_int_6, align 8
  %p_int_10_load_2 = load i64* @p_int_10, align 8
  %tmp_58_1 = sitofp i64 %p_int_10_load_2 to double
  %tmp_59_1 = fmul double %mul_load_1, %tmp_58_1
  %tmp_60_1 = call fastcc i64 @__hls_fptosi_double_(double %tmp_59_1)
  %p_int_7_load_2 = load i64* @p_int_7, align 8
  %tmp_63_1 = add nsw i64 %p_int_7_load_2, %tmp_60_1
  store i64 %tmp_63_1, i64* @p_int_7, align 8
  %p_int_11_load_2 = load i64* @p_int_11, align 8
  %tmp_66_1 = sitofp i64 %p_int_11_load_2 to double
  %tmp_67_1 = fmul double %mul_load_1, %tmp_66_1
  %tmp_68_1 = call fastcc i64 @__hls_fptosi_double_(double %tmp_67_1)
  %p_int_8_load_2 = load i64* @p_int_8, align 8
  %tmp_71_1 = add nsw i64 %p_int_8_load_2, %tmp_68_1
  store i64 %tmp_71_1, i64* @p_int_8, align 8
  %p_int_15_load_2 = load i64* @p_int_15, align 8
  %tmp_51_2 = sitofp i64 %p_int_15_load_2 to double
  %tmp_52_2 = fmul double %mul_load_1, %tmp_51_2
  %tmp_53_2 = call fastcc i64 @__hls_fptosi_double_(double %tmp_52_2)
  %p_int_12_load_2 = load i64* @p_int_12, align 8
  %tmp_55_2 = add nsw i64 %p_int_12_load_2, %tmp_53_2
  store i64 %tmp_55_2, i64* @p_int_12, align 8
  %p_int_16_load_2 = load i64* @p_int_16, align 8
  %tmp_58_2 = sitofp i64 %p_int_16_load_2 to double
  %tmp_59_2 = fmul double %mul_load_1, %tmp_58_2
  %tmp_60_2 = call fastcc i64 @__hls_fptosi_double_(double %tmp_59_2)
  %p_int_13_load_2 = load i64* @p_int_13, align 8
  %tmp_63_2 = add nsw i64 %p_int_13_load_2, %tmp_60_2
  store i64 %tmp_63_2, i64* @p_int_13, align 8
  %p_int_17_load_2 = load i64* @p_int_17, align 8
  %tmp_66_2 = sitofp i64 %p_int_17_load_2 to double
  %tmp_67_2 = fmul double %mul_load_1, %tmp_66_2
  %tmp_68_2 = call fastcc i64 @__hls_fptosi_double_(double %tmp_67_2)
  %p_int_14_load_2 = load i64* @p_int_14, align 8
  %tmp_71_2 = add nsw i64 %p_int_14_load_2, %tmp_68_2
  store i64 %tmp_71_2, i64* @p_int_14, align 8
  %p_int_21_load_2 = load i64* @p_int_21, align 8
  %tmp_51_3 = sitofp i64 %p_int_21_load_2 to double
  %tmp_52_3 = fmul double %mul_load_1, %tmp_51_3
  %tmp_53_3 = call fastcc i64 @__hls_fptosi_double_(double %tmp_52_3)
  %p_int_18_load_2 = load i64* @p_int_18, align 8
  %tmp_55_3 = add nsw i64 %p_int_18_load_2, %tmp_53_3
  store i64 %tmp_55_3, i64* @p_int_18, align 8
  %p_int_22_load_2 = load i64* @p_int_22, align 8
  %tmp_58_3 = sitofp i64 %p_int_22_load_2 to double
  %tmp_59_3 = fmul double %mul_load_1, %tmp_58_3
  %tmp_60_3 = call fastcc i64 @__hls_fptosi_double_(double %tmp_59_3)
  %p_int_19_load_2 = load i64* @p_int_19, align 8
  %tmp_63_3 = add nsw i64 %p_int_19_load_2, %tmp_60_3
  store i64 %tmp_63_3, i64* @p_int_19, align 8
  %p_int_23_load_2 = load i64* @p_int_23, align 8
  %tmp_66_3 = sitofp i64 %p_int_23_load_2 to double
  %tmp_67_3 = fmul double %mul_load_1, %tmp_66_3
  %tmp_68_3 = call fastcc i64 @__hls_fptosi_double_(double %tmp_67_3)
  %p_int_20_load_2 = load i64* @p_int_20, align 8
  %tmp_71_3 = add nsw i64 %p_int_20_load_2, %tmp_68_3
  store i64 %tmp_71_3, i64* @p_int_20, align 8
  %tmp_51_4 = sitofp i64 %tmp_79_4 to double
  %tmp_52_4 = fmul double %mul_load_1, %tmp_51_4
  %tmp_53_4 = call fastcc i64 @__hls_fptosi_double_(double %tmp_52_4)
  %p_int_24_load_2 = load i64* @p_int_24, align 8
  %tmp_55_4 = add nsw i64 %p_int_24_load_2, %tmp_53_4
  store i64 %tmp_55_4, i64* @p_int_24, align 8
  %tmp_58_4 = sitofp i64 %tmp_86_4 to double
  %tmp_59_4 = fmul double %mul_load_1, %tmp_58_4
  %tmp_60_4 = call fastcc i64 @__hls_fptosi_double_(double %tmp_59_4)
  %p_int_25_load_2 = load i64* @p_int_25, align 8
  %tmp_63_4 = add nsw i64 %p_int_25_load_2, %tmp_60_4
  store i64 %tmp_63_4, i64* @p_int_25, align 8
  %tmp_66_4 = sitofp i64 %tmp_93_4 to double
  %tmp_67_4 = fmul double %mul_load_1, %tmp_66_4
  %tmp_68_4 = call fastcc i64 @__hls_fptosi_double_(double %tmp_67_4)
  %p_int_26_load_2 = load i64* @p_int_26, align 8
  %tmp_71_4 = add nsw i64 %p_int_26_load_2, %tmp_68_4
  store i64 %tmp_71_4, i64* @p_int_26, align 8
  %tmp_51_5 = sitofp i64 %tmp_79_5 to double
  %tmp_52_5 = fmul double %mul_load_1, %tmp_51_5
  %tmp_53_5 = call fastcc i64 @__hls_fptosi_double_(double %tmp_52_5)
  %p_int_30_load_2 = load i64* @p_int_30, align 8
  %tmp_55_5 = add nsw i64 %p_int_30_load_2, %tmp_53_5
  store i64 %tmp_55_5, i64* @p_int_30, align 8
  %tmp_58_5 = sitofp i64 %tmp_86_5 to double
  %tmp_59_5 = fmul double %mul_load_1, %tmp_58_5
  %tmp_60_5 = call fastcc i64 @__hls_fptosi_double_(double %tmp_59_5)
  %p_int_31_load_2 = load i64* @p_int_31, align 8
  %tmp_63_5 = add nsw i64 %p_int_31_load_2, %tmp_60_5
  store i64 %tmp_63_5, i64* @p_int_31, align 8
  %tmp_66_5 = sitofp i64 %tmp_93_5 to double
  %tmp_67_5 = fmul double %mul_load_1, %tmp_66_5
  %tmp_68_5 = call fastcc i64 @__hls_fptosi_double_(double %tmp_67_5)
  %p_int_32_load_2 = load i64* @p_int_32, align 8
  %tmp_71_5 = add nsw i64 %p_int_32_load_2, %tmp_68_5
  store i64 %tmp_71_5, i64* @p_int_32, align 8
  %tmp_51_6 = sitofp i64 %tmp_79_6 to double
  %tmp_52_6 = fmul double %mul_load_1, %tmp_51_6
  %tmp_53_6 = call fastcc i64 @__hls_fptosi_double_(double %tmp_52_6)
  %p_int_36_load_2 = load i64* @p_int_36, align 8
  %tmp_55_6 = add nsw i64 %p_int_36_load_2, %tmp_53_6
  store i64 %tmp_55_6, i64* @p_int_36, align 8
  %tmp_58_6 = sitofp i64 %tmp_86_6 to double
  %tmp_59_6 = fmul double %mul_load_1, %tmp_58_6
  %tmp_60_6 = call fastcc i64 @__hls_fptosi_double_(double %tmp_59_6)
  %p_int_37_load_2 = load i64* @p_int_37, align 8
  %tmp_63_6 = add nsw i64 %p_int_37_load_2, %tmp_60_6
  store i64 %tmp_63_6, i64* @p_int_37, align 8
  %tmp_66_6 = sitofp i64 %tmp_93_6 to double
  %tmp_67_6 = fmul double %mul_load_1, %tmp_66_6
  %tmp_68_6 = call fastcc i64 @__hls_fptosi_double_(double %tmp_67_6)
  %p_int_38_load_2 = load i64* @p_int_38, align 8
  %tmp_71_6 = add nsw i64 %p_int_38_load_2, %tmp_68_6
  store i64 %tmp_71_6, i64* @p_int_38, align 8
  %tmp_51_7 = sitofp i64 %tmp_79_7 to double
  %tmp_52_7 = fmul double %mul_load_1, %tmp_51_7
  %tmp_53_7 = call fastcc i64 @__hls_fptosi_double_(double %tmp_52_7)
  %p_int_42_load_2 = load i64* @p_int_42, align 8
  %tmp_55_7 = add nsw i64 %p_int_42_load_2, %tmp_53_7
  store i64 %tmp_55_7, i64* @p_int_42, align 8
  %tmp_58_7 = sitofp i64 %tmp_86_7 to double
  %tmp_59_7 = fmul double %mul_load_1, %tmp_58_7
  %tmp_60_7 = call fastcc i64 @__hls_fptosi_double_(double %tmp_59_7)
  %p_int_43_load_2 = load i64* @p_int_43, align 8
  %tmp_63_7 = add nsw i64 %p_int_43_load_2, %tmp_60_7
  store i64 %tmp_63_7, i64* @p_int_43, align 8
  %tmp_66_7 = sitofp i64 %tmp_93_7 to double
  %tmp_67_7 = fmul double %mul_load_1, %tmp_66_7
  %tmp_68_7 = call fastcc i64 @__hls_fptosi_double_(double %tmp_67_7)
  %p_int_44_load_2 = load i64* @p_int_44, align 8
  %tmp_71_7 = add nsw i64 %p_int_44_load_2, %tmp_68_7
  store i64 %tmp_71_7, i64* @p_int_44, align 8
  %tmp_51_8 = sitofp i64 %tmp_79_8 to double
  %tmp_52_8 = fmul double %mul_load_1, %tmp_51_8
  %tmp_53_8 = call fastcc i64 @__hls_fptosi_double_(double %tmp_52_8)
  %p_int_48_load_2 = load i64* @p_int_48, align 8
  %tmp_55_8 = add nsw i64 %p_int_48_load_2, %tmp_53_8
  store i64 %tmp_55_8, i64* @p_int_48, align 8
  %tmp_58_8 = sitofp i64 %tmp_86_8 to double
  %tmp_59_8 = fmul double %mul_load_1, %tmp_58_8
  %tmp_60_8 = call fastcc i64 @__hls_fptosi_double_(double %tmp_59_8)
  %p_int_49_load_2 = load i64* @p_int_49, align 8
  %tmp_63_8 = add nsw i64 %p_int_49_load_2, %tmp_60_8
  store i64 %tmp_63_8, i64* @p_int_49, align 8
  %tmp_66_8 = sitofp i64 %tmp_93_8 to double
  %tmp_67_8 = fmul double %mul_load_1, %tmp_66_8
  %tmp_68_8 = call fastcc i64 @__hls_fptosi_double_(double %tmp_67_8)
  %p_int_50_load_2 = load i64* @p_int_50, align 8
  %tmp_71_8 = add nsw i64 %p_int_50_load_2, %tmp_68_8
  store i64 %tmp_71_8, i64* @p_int_50, align 8
  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10700, i32 %tmp)
  br label %1

.preheader.0:                                     ; preds = %1
  %p_int_0_load = load i64* @p_int_0, align 8
  %p_int_out_addr = getelementptr [54 x i64]* %p_int_out, i64 0, i64 0
  store i64 %p_int_0_load, i64* %p_int_out_addr, align 8
  %p_int_1_load = load i64* @p_int_1, align 8
  %p_int_out_addr_1 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 1
  store i64 %p_int_1_load, i64* %p_int_out_addr_1, align 8
  %p_int_2_load = load i64* @p_int_2, align 8
  %p_int_out_addr_2 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 2
  store i64 %p_int_2_load, i64* %p_int_out_addr_2, align 8
  %p_int_3_load = load i64* @p_int_3, align 8
  %p_int_out_addr_3 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 3
  store i64 %p_int_3_load, i64* %p_int_out_addr_3, align 8
  %p_int_4_load = load i64* @p_int_4, align 8
  %p_int_out_addr_4 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 4
  store i64 %p_int_4_load, i64* %p_int_out_addr_4, align 8
  %p_int_5_load = load i64* @p_int_5, align 8
  %p_int_out_addr_5 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 5
  store i64 %p_int_5_load, i64* %p_int_out_addr_5, align 8
  %p_int_6_load = load i64* @p_int_6, align 8
  %p_int_out_addr_6 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 6
  store i64 %p_int_6_load, i64* %p_int_out_addr_6, align 8
  %p_int_7_load = load i64* @p_int_7, align 8
  %p_int_out_addr_7 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 7
  store i64 %p_int_7_load, i64* %p_int_out_addr_7, align 8
  %p_int_8_load = load i64* @p_int_8, align 8
  %p_int_out_addr_8 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 8
  store i64 %p_int_8_load, i64* %p_int_out_addr_8, align 8
  %p_int_9_load = load i64* @p_int_9, align 8
  %p_int_out_addr_9 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 9
  store i64 %p_int_9_load, i64* %p_int_out_addr_9, align 8
  %p_int_10_load = load i64* @p_int_10, align 8
  %p_int_out_addr_10 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 10
  store i64 %p_int_10_load, i64* %p_int_out_addr_10, align 8
  %p_int_11_load = load i64* @p_int_11, align 8
  %p_int_out_addr_11 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 11
  store i64 %p_int_11_load, i64* %p_int_out_addr_11, align 8
  %p_int_12_load = load i64* @p_int_12, align 8
  %p_int_out_addr_12 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 12
  store i64 %p_int_12_load, i64* %p_int_out_addr_12, align 8
  %p_int_13_load = load i64* @p_int_13, align 8
  %p_int_out_addr_13 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 13
  store i64 %p_int_13_load, i64* %p_int_out_addr_13, align 8
  %p_int_14_load = load i64* @p_int_14, align 8
  %p_int_out_addr_14 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 14
  store i64 %p_int_14_load, i64* %p_int_out_addr_14, align 8
  %p_int_15_load = load i64* @p_int_15, align 8
  %p_int_out_addr_15 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 15
  store i64 %p_int_15_load, i64* %p_int_out_addr_15, align 8
  %p_int_16_load = load i64* @p_int_16, align 8
  %p_int_out_addr_16 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 16
  store i64 %p_int_16_load, i64* %p_int_out_addr_16, align 8
  %p_int_17_load = load i64* @p_int_17, align 8
  %p_int_out_addr_17 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 17
  store i64 %p_int_17_load, i64* %p_int_out_addr_17, align 8
  %p_int_18_load = load i64* @p_int_18, align 8
  %p_int_out_addr_18 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 18
  store i64 %p_int_18_load, i64* %p_int_out_addr_18, align 8
  %p_int_19_load = load i64* @p_int_19, align 8
  %p_int_out_addr_19 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 19
  store i64 %p_int_19_load, i64* %p_int_out_addr_19, align 8
  %p_int_20_load = load i64* @p_int_20, align 8
  %p_int_out_addr_20 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 20
  store i64 %p_int_20_load, i64* %p_int_out_addr_20, align 8
  %p_int_21_load = load i64* @p_int_21, align 8
  %p_int_out_addr_21 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 21
  store i64 %p_int_21_load, i64* %p_int_out_addr_21, align 8
  %p_int_22_load = load i64* @p_int_22, align 8
  %p_int_out_addr_22 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 22
  store i64 %p_int_22_load, i64* %p_int_out_addr_22, align 8
  %p_int_23_load = load i64* @p_int_23, align 8
  %p_int_out_addr_23 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 23
  store i64 %p_int_23_load, i64* %p_int_out_addr_23, align 8
  %p_int_24_load = load i64* @p_int_24, align 8
  %p_int_out_addr_24 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 24
  store i64 %p_int_24_load, i64* %p_int_out_addr_24, align 8
  %p_int_25_load = load i64* @p_int_25, align 8
  %p_int_out_addr_25 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 25
  store i64 %p_int_25_load, i64* %p_int_out_addr_25, align 8
  %p_int_26_load = load i64* @p_int_26, align 8
  %p_int_out_addr_26 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 26
  store i64 %p_int_26_load, i64* %p_int_out_addr_26, align 8
  %p_int_27_load = load i64* @p_int_27, align 8
  %p_int_out_addr_27 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 27
  store i64 %p_int_27_load, i64* %p_int_out_addr_27, align 8
  %p_int_28_load = load i64* @p_int_28, align 8
  %p_int_out_addr_28 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 28
  store i64 %p_int_28_load, i64* %p_int_out_addr_28, align 8
  %p_int_29_load = load i64* @p_int_29, align 8
  %p_int_out_addr_29 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 29
  store i64 %p_int_29_load, i64* %p_int_out_addr_29, align 8
  %p_int_30_load = load i64* @p_int_30, align 8
  %p_int_out_addr_30 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 30
  store i64 %p_int_30_load, i64* %p_int_out_addr_30, align 8
  %p_int_31_load = load i64* @p_int_31, align 8
  %p_int_out_addr_31 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 31
  store i64 %p_int_31_load, i64* %p_int_out_addr_31, align 8
  %p_int_32_load = load i64* @p_int_32, align 8
  %p_int_out_addr_32 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 32
  store i64 %p_int_32_load, i64* %p_int_out_addr_32, align 8
  %p_int_33_load = load i64* @p_int_33, align 8
  %p_int_out_addr_33 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 33
  store i64 %p_int_33_load, i64* %p_int_out_addr_33, align 8
  %p_int_34_load = load i64* @p_int_34, align 8
  %p_int_out_addr_34 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 34
  store i64 %p_int_34_load, i64* %p_int_out_addr_34, align 8
  %p_int_35_load = load i64* @p_int_35, align 8
  %p_int_out_addr_35 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 35
  store i64 %p_int_35_load, i64* %p_int_out_addr_35, align 8
  %p_int_36_load = load i64* @p_int_36, align 8
  %p_int_out_addr_36 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 36
  store i64 %p_int_36_load, i64* %p_int_out_addr_36, align 8
  %p_int_37_load = load i64* @p_int_37, align 8
  %p_int_out_addr_37 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 37
  store i64 %p_int_37_load, i64* %p_int_out_addr_37, align 8
  %p_int_38_load = load i64* @p_int_38, align 8
  %p_int_out_addr_38 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 38
  store i64 %p_int_38_load, i64* %p_int_out_addr_38, align 8
  %p_int_39_load = load i64* @p_int_39, align 8
  %p_int_out_addr_39 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 39
  store i64 %p_int_39_load, i64* %p_int_out_addr_39, align 8
  %p_int_40_load = load i64* @p_int_40, align 8
  %p_int_out_addr_40 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 40
  store i64 %p_int_40_load, i64* %p_int_out_addr_40, align 8
  %p_int_41_load = load i64* @p_int_41, align 8
  %p_int_out_addr_41 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 41
  store i64 %p_int_41_load, i64* %p_int_out_addr_41, align 8
  %p_int_42_load = load i64* @p_int_42, align 8
  %p_int_out_addr_42 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 42
  store i64 %p_int_42_load, i64* %p_int_out_addr_42, align 8
  %p_int_43_load = load i64* @p_int_43, align 8
  %p_int_out_addr_43 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 43
  store i64 %p_int_43_load, i64* %p_int_out_addr_43, align 8
  %p_int_44_load = load i64* @p_int_44, align 8
  %p_int_out_addr_44 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 44
  store i64 %p_int_44_load, i64* %p_int_out_addr_44, align 8
  %p_int_45_load = load i64* @p_int_45, align 8
  %p_int_out_addr_45 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 45
  store i64 %p_int_45_load, i64* %p_int_out_addr_45, align 8
  %p_int_46_load = load i64* @p_int_46, align 8
  %p_int_out_addr_46 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 46
  store i64 %p_int_46_load, i64* %p_int_out_addr_46, align 8
  %p_int_47_load = load i64* @p_int_47, align 8
  %p_int_out_addr_47 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 47
  store i64 %p_int_47_load, i64* %p_int_out_addr_47, align 8
  %p_int_48_load = load i64* @p_int_48, align 8
  %p_int_out_addr_48 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 48
  store i64 %p_int_48_load, i64* %p_int_out_addr_48, align 8
  %p_int_49_load = load i64* @p_int_49, align 8
  %p_int_out_addr_49 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 49
  store i64 %p_int_49_load, i64* %p_int_out_addr_49, align 8
  %p_int_50_load = load i64* @p_int_50, align 8
  %p_int_out_addr_50 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 50
  store i64 %p_int_50_load, i64* %p_int_out_addr_50, align 8
  %p_int_51_load = load i64* @p_int_51, align 8
  %p_int_out_addr_51 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 51
  store i64 %p_int_51_load, i64* %p_int_out_addr_51, align 8
  %p_int_52_load = load i64* @p_int_52, align 8
  %p_int_out_addr_52 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 52
  store i64 %p_int_52_load, i64* %p_int_out_addr_52, align 8
  %p_int_53_load = load i64* @p_int_53, align 8
  %p_int_out_addr_53 = getelementptr [54 x i64]* %p_int_out, i64 0, i64 53
  store i64 %p_int_53_load, i64* %p_int_out_addr_53, align 8
  ret void
}

define void @astroSim([54 x i64]* %result) nounwind uwtable {
  call void (...)* @_ssdm_op_SpecBitsMap([54 x i64]* %result) nounwind, !map !865
  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @astroSim_str) nounwind
  call fastcc void @janus_run([54 x i64]* %result) nounwind
  ret void
}

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak i32 @_ssdm_op_SpecRegionEnd(...) {
entry:
  ret i32 0
}

define weak i32 @_ssdm_op_SpecRegionBegin(...) {
entry:
  ret i32 0
}

define weak void @_ssdm_op_SpecPipeline(...) nounwind {
entry:
  ret void
}

define weak i32 @_ssdm_op_SpecLoopTripCount(...) {
entry:
  ret i32 0
}

define weak void @_ssdm_op_SpecLoopName(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecFUCore(...) {
entry:
  ret void
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

define weak double @_ssdm_op_Read.ap_auto.double(double) {
entry:
  ret double %0
}

define weak i63 @_ssdm_op_PartSelect.i63.i169.i32.i32(i169, i32, i32) nounwind readnone {
entry:
  %empty = call i169 @llvm.part.select.i169(i169 %0, i32 %1, i32 %2)
  %empty_89 = trunc i169 %empty to i63
  ret i63 %empty_89
}

declare i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64, i32, i32) nounwind readnone

define weak i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64, i32, i32) nounwind readnone {
entry:
  %empty = call i64 @llvm.part.select.i64(i64 %0, i32 %1, i32 %2)
  %empty_90 = trunc i64 %empty to i11
  ret i11 %empty_90
}

define weak double @_ssdm_op_DRecip.f64(double) nounwind readnone {
entry:
  %empty = fdiv double 1.000000e+00, %0
  ret double %empty
}

define weak i1 @_ssdm_op_BitSelect.i1.i64.i32(i64, i32) nounwind readnone {
entry:
  %empty = zext i32 %1 to i64
  %empty_91 = shl i64 1, %empty
  %empty_92 = and i64 %0, %empty_91
  %empty_93 = icmp ne i64 %empty_92, 0
  ret i1 %empty_93
}

define weak i1 @_ssdm_op_BitSelect.i1.i54.i32(i54, i32) nounwind readnone {
entry:
  %empty = zext i32 %1 to i54
  %empty_94 = shl i54 1, %empty
  %empty_95 = and i54 %0, %empty_94
  %empty_96 = icmp ne i54 %empty_95, 0
  ret i1 %empty_96
}

define weak i1 @_ssdm_op_BitSelect.i1.i12.i32(i12, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i12
  %empty_97 = shl i12 1, %empty
  %empty_98 = and i12 %0, %empty_97
  %empty_99 = icmp ne i12 %empty_98, 0
  ret i1 %empty_99
}

define weak i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1, i52, i1) nounwind readnone {
entry:
  %empty = zext i52 %1 to i53
  %empty_100 = zext i1 %2 to i53
  %empty_101 = shl i53 %empty, 1
  %empty_102 = or i53 %empty_101, %empty_100
  %empty_103 = zext i1 %0 to i54
  %empty_104 = zext i53 %empty_102 to i54
  %empty_105 = shl i54 %empty_103, 53
  %empty_106 = or i54 %empty_105, %empty_104
  ret i54 %empty_106
}

define internal fastcc i64 @__hls_fptosi_double_(double %x) nounwind uwtable readnone {
  %x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind
  %p_Val2_s = bitcast double %x_read to i64
  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)
  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind
  %loc_V_1 = trunc i64 %p_Val2_s to i52
  %tmp_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)
  %tmp_i_i_cast = zext i54 %tmp_i_i to i169
  %tmp_i_i_i_cast1 = zext i11 %loc_V to i12
  %sh_assign = add i12 -1023, %tmp_i_i_i_cast1
  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)
  %tmp_1_i_i = sub i11 1023, %loc_V
  %tmp_1_i_i_cast = sext i11 %tmp_1_i_i to i12
  %sh_assign_1 = select i1 %isNeg, i12 %tmp_1_i_i_cast, i12 %sh_assign
  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32
  %tmp_2_i_i = zext i32 %sh_assign_1_cast to i169
  %tmp_2_i_i_cast = zext i32 %sh_assign_1_cast to i54
  %tmp_3_i_i = lshr i54 %tmp_i_i, %tmp_2_i_i_cast
  %tmp_4_i_i = shl i169 %tmp_i_i_cast, %tmp_2_i_i
  %tmp = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_3_i_i, i32 53)
  %tmp_1 = zext i1 %tmp to i63
  %tmp_2 = call i63 @_ssdm_op_PartSelect.i63.i169.i32.i32(i169 %tmp_4_i_i, i32 53, i32 115)
  %p_Val2_2 = select i1 %isNeg, i63 %tmp_1, i63 %tmp_2
  %tmp_6_i_i = zext i63 %p_Val2_2 to i64
  %tmp_9_i_i = sub nsw i64 0, %tmp_6_i_i
  %p_Val2_4 = select i1 %p_Result_s, i64 %tmp_9_i_i, i64 %tmp_6_i_i
  ret i64 %p_Val2_4
}

declare void @_GLOBAL__I_a11547() nounwind section ".text.startup"

declare void @_GLOBAL__I_a() nounwind section ".text.startup"

!opencl.kernels = !{!0, !7, !13, !13, !17, !17, !23, !23, !23, !17, !23, !23, !23, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !33, !33, !36, !17, !38, !38, !17, !40, !17, !17, !17, !45, !45, !47, !47, !49, !17, !17, !17, !52, !38, !38, !17, !55, !17, !17, !17, !57, !57, !59, !59, !61, !17, !17, !17, !17, !17, !63, !17, !17, !17, !17, !65, !65, !66, !68, !68, !70, !70, !72, !33, !33, !36, !63, !65, !65, !66, !70, !70, !74, !33, !33, !36, !63, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !23, !23, !23, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !23, !23, !23, !17, !23, !23, !23, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !17, !76, !76, !76, !76, !79, !79, !79, !79, !81, !81, !81, !82, !76, !76, !76, !76, !79, !79, !79, !79, !81, !81, !81, !81, !83, !86, !17, !17, !17, !92, !38, !38, !17, !95, !95, !97, !17, !17, !17, !99, !99, !17, !17, !101, !68, !68, !17, !103, !104, !104, !17, !106, !106, !108, !106, !106, !108, !110, !38, !38, !116, !17, !17, !17, !118, !38, !38, !17, !17, !17, !52, !38, !38, !55, !17, !17, !17, !57, !57, !59, !59, !120, !17, !17, !108, !108, !17, !122, !124, !127, !127, !130, !130, !133, !133, !137, !139, !139, !17, !17, !17, !17, !141, !143, !143, !17, !17, !130, !144, !144, !65, !65, !66, !70, !70, !146, !148, !148, !146, !150, !150, !152, !154, !154, !17, !17, !155, !157, !157, !130, !130, !158, !158, !152, !155, !157, !157, !17, !130, !160, !160, !162, !163, !163, !165, !17, !122, !162, !167, !167, !169, !169, !17, !17, !17, !17, !17, !17, !17, !17, !83, !171, !17, !17, !17, !92, !173, !173, !175, !17, !99, !99, !17, !17, !177, !103, !179, !179, !17, !181, !181, !183, !181, !181, !183, !110, !185, !17, !17, !17, !187, !38, !38, !120, !17, !17, !183, !183, !148, !148, !146, !83, !189, !17, !17, !17, !92, !38, !38, !17, !191, !191, !193, !17, !99, !99, !17, !17, !195, !103, !197, !197, !17, !199, !199, !201, !199, !199, !201, !110, !203, !17, !17, !17, !205, !38, !38, !120, !17, !17, !201, !201, !148, !148, !146, !83, !207, !17, !17, !17, !92, !38, !38, !17, !209, !209, !211, !17, !99, !99, !17, !17, !213, !103, !215, !215, !17, !217, !217, !219, !217, !217, !219, !110, !221, !17, !17, !17, !223, !38, !38, !120, !17, !17, !219, !219, !148, !148, !146, !225, !227, !17, !229, !229, !231, !229, !229, !231, !233, !17, !17, !17, !235, !38, !38, !17, !237, !239, !241, !241, !120, !17, !17, !231, !231, !17, !122, !124, !243, !243, !130, !130, !245, !245, !247, !249, !249, !17, !17, !17, !17, !250, !252, !252, !17, !17, !130, !253, !253, !65, !65, !66, !70, !70, !255, !257, !257, !255, !259, !259, !260, !262, !262, !17, !17, !263, !265, !265, !130, !130, !266, !266, !260, !263, !265, !265, !130, !268, !268, !162, !270, !270, !272, !17, !274, !274, !17, !17, !17, !17, !225, !275, !277, !277, !279, !277, !277, !279, !281, !17, !17, !17, !283, !38, !38, !120, !17, !17, !279, !279, !257, !257, !255, !225, !285, !287, !287, !289, !287, !287, !289, !291, !17, !17, !17, !293, !38, !38, !120, !17, !17, !289, !289, !257, !257, !255, !225, !295, !297, !297, !299, !297, !297, !299, !301, !17, !17, !17, !303, !38, !38, !120, !17, !17, !299, !299, !257, !257, !255, !305, !307, !17, !309, !311, !312, !312, !314, !312, !312, !314, !316, !17, !17, !17, !318, !38, !38, !17, !320, !321, !323, !323, !120, !17, !17, !314, !314, !17, !122, !124, !325, !325, !130, !130, !327, !327, !329, !331, !331, !17, !17, !17, !332, !334, !334, !17, !130, !335, !335, !65, !65, !66, !70, !70, !337, !339, !339, !337, !341, !341, !342, !344, !344, !17, !17, !345, !347, !347, !130, !130, !348, !348, !342, !345, !347, !347, !17, !130, !350, !350, !162, !352, !352, !354, !17, !356, !356, !17, !17, !17, !17, !17, !305, !358, !360, !360, !362, !360, !360, !362, !364, !17, !17, !366, !38, !38, !120, !17, !17, !362, !362, !339, !339, !337, !305, !368, !370, !370, !372, !370, !370, !372, !374, !17, !17, !17, !376, !38, !38, !120, !17, !17, !372, !372, !339, !339, !337, !305, !378, !380, !380, !382, !380, !380, !382, !384, !17, !17, !17, !386, !38, !38, !120, !17, !17, !382, !382, !339, !339, !337, !83, !388, !17, !17, !17, !17, !390, !390, !392, !392, !394, !396, !396, !17, !122, !162, !398, !398, !99, !99, !17, !400, !103, !402, !402, !17, !106, !106, !108, !106, !106, !108, !110, !83, !404, !17, !17, !17, !17, !406, !406, !70, !70, !408, !410, !410, !17, !122, !162, !412, !412, !99, !99, !17, !414, !103, !416, !416, !17, !181, !181, !183, !17, !181, !181, !183, !110, !83, !418, !17, !17, !17, !17, !420, !420, !422, !422, !424, !426, !426, !17, !122, !162, !428, !428, !99, !99, !17, !430, !103, !432, !432, !17, !199, !199, !201, !17, !199, !199, !201, !110, !83, !434, !17, !17, !17, !17, !436, !436, !438, !438, !440, !442, !442, !17, !122, !162, !444, !444, !99, !99, !17, !446, !103, !448, !448, !17, !217, !217, !219, !17, !217, !217, !219, !110, !225, !450, !229, !229, !231, !229, !229, !231, !225, !452, !277, !277, !279, !277, !277, !279, !225, !454, !287, !287, !289, !287, !287, !289, !225, !456, !297, !297, !299, !297, !297, !299, !305, !458, !312, !312, !314, !312, !312, !314, !305, !460, !360, !360, !362, !360, !360, !362, !305, !462, !370, !370, !372, !370, !370, !372, !305, !464, !380, !380, !382, !380, !380, !382, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !33, !33, !36, !17, !40, !17, !17, !17, !45, !45, !47, !47, !49, !17, !17, !17, !61, !17, !17, !17, !17, !63, !17, !65, !65, !66, !70, !70, !72, !33, !33, !36, !63, !65, !65, !66, !70, !70, !74, !33, !33, !36, !63, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !23, !23, !23, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !23, !23, !23, !17, !23, !23, !23, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29, !17, !29, !29, !29}
!hls.encrypted.func = !{}
!llvm.map.gv = !{!466, !473, !480, !487, !494, !501, !508, !515, !522, !529, !536, !543, !550, !557, !564, !571, !578, !585, !592, !599, !606, !613, !620, !627, !634, !641, !648, !655, !662, !669, !676, !683, !690, !697, !704, !711, !718, !725, !732, !739, !746, !753, !760, !767, !774, !781, !788, !795, !802, !809, !816, !823, !830, !837, !844, !851, !858}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1, i32 1, i32 0, i32 0}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"int64_t*", metadata !"int64_t*", metadata !"double*", metadata !"int", metadata !"double"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !"", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"p_int", metadata !"p_int_out", metadata !"p_mass", metadata !"steps", metadata !"dt"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !12, metadata !6}
!8 = metadata !{metadata !"kernel_arg_addr_space", i32 1}
!9 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none"}
!10 = metadata !{metadata !"kernel_arg_type", metadata !"int64_t*"}
!11 = metadata !{metadata !"kernel_arg_type_qual", metadata !""}
!12 = metadata !{metadata !"kernel_arg_name", metadata !"result"}
!13 = metadata !{null, metadata !14, metadata !9, metadata !15, metadata !11, metadata !16, metadata !6}
!14 = metadata !{metadata !"kernel_arg_addr_space", i32 0}
!15 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<72> &"}
!16 = metadata !{metadata !"kernel_arg_name", metadata !"op"}
!17 = metadata !{null, metadata !18, metadata !19, metadata !20, metadata !21, metadata !22, metadata !6}
!18 = metadata !{metadata !"kernel_arg_addr_space"}
!19 = metadata !{metadata !"kernel_arg_access_qual"}
!20 = metadata !{metadata !"kernel_arg_type"}
!21 = metadata !{metadata !"kernel_arg_type_qual"}
!22 = metadata !{metadata !"kernel_arg_name"}
!23 = metadata !{null, metadata !24, metadata !25, metadata !26, metadata !27, metadata !28, metadata !6}
!24 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0}
!25 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none"}
!26 = metadata !{metadata !"kernel_arg_type", metadata !"char*", metadata !"signed char"}
!27 = metadata !{metadata !"kernel_arg_type_qual", metadata !"const", metadata !""}
!28 = metadata !{metadata !"kernel_arg_name", metadata !"str", metadata !"radix"}
!29 = metadata !{null, metadata !8, metadata !9, metadata !30, metadata !31, metadata !32, metadata !6}
!30 = metadata !{metadata !"kernel_arg_type", metadata !"char*"}
!31 = metadata !{metadata !"kernel_arg_type_qual", metadata !"const"}
!32 = metadata !{metadata !"kernel_arg_name", metadata !"str"}
!33 = metadata !{null, metadata !14, metadata !9, metadata !34, metadata !11, metadata !35, metadata !6}
!34 = metadata !{metadata !"kernel_arg_type", metadata !"double"}
!35 = metadata !{metadata !"kernel_arg_name", metadata !"v"}
!36 = metadata !{null, metadata !14, metadata !9, metadata !34, metadata !11, metadata !37, metadata !6}
!37 = metadata !{metadata !"kernel_arg_name", metadata !"d"}
!38 = metadata !{null, metadata !14, metadata !9, metadata !39, metadata !11, metadata !16, metadata !6}
!39 = metadata !{metadata !"kernel_arg_type", metadata !"int"}
!40 = metadata !{null, metadata !41, metadata !25, metadata !42, metadata !43, metadata !44, metadata !6}
!41 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0}
!42 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<1, false> &", metadata !"const ap_int_base<54, true> &"}
!43 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !""}
!44 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"op2"}
!45 = metadata !{null, metadata !14, metadata !9, metadata !46, metadata !11, metadata !16, metadata !6}
!46 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<54, true> &"}
!47 = metadata !{null, metadata !14, metadata !9, metadata !48, metadata !11, metadata !16, metadata !6}
!48 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<1, false> &"}
!49 = metadata !{null, metadata !14, metadata !9, metadata !50, metadata !11, metadata !51, metadata !6}
!50 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<55, true> &"}
!51 = metadata !{metadata !"kernel_arg_name", metadata !"op2"}
!52 = metadata !{null, metadata !41, metadata !25, metadata !53, metadata !43, metadata !54, metadata !6}
!53 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<11, false> &", metadata !"int"}
!54 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"i_op"}
!55 = metadata !{null, metadata !41, metadata !25, metadata !56, metadata !43, metadata !44, metadata !6}
!56 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<11, false> &", metadata !"const ap_int_base<32, true> &"}
!57 = metadata !{null, metadata !14, metadata !9, metadata !58, metadata !11, metadata !16, metadata !6}
!58 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &"}
!59 = metadata !{null, metadata !14, metadata !9, metadata !60, metadata !11, metadata !16, metadata !6}
!60 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<11, false> &"}
!61 = metadata !{null, metadata !14, metadata !9, metadata !62, metadata !11, metadata !51, metadata !6}
!62 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<33, true> &"}
!63 = metadata !{null, metadata !14, metadata !9, metadata !34, metadata !11, metadata !64, metadata !6}
!64 = metadata !{metadata !"kernel_arg_name", metadata !"pf"}
!65 = metadata !{null, metadata !14, metadata !9, metadata !39, metadata !11, metadata !35, metadata !6}
!66 = metadata !{null, metadata !14, metadata !9, metadata !39, metadata !11, metadata !67, metadata !6}
!67 = metadata !{metadata !"kernel_arg_name", metadata !"b"}
!68 = metadata !{null, metadata !14, metadata !9, metadata !39, metadata !11, metadata !69, metadata !6}
!69 = metadata !{metadata !"kernel_arg_name", metadata !"i_op"}
!70 = metadata !{null, metadata !14, metadata !9, metadata !71, metadata !11, metadata !16, metadata !6}
!71 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<32, 32, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!72 = metadata !{null, metadata !14, metadata !9, metadata !73, metadata !11, metadata !16, metadata !6}
!73 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<25, 1, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!74 = metadata !{null, metadata !14, metadata !9, metadata !75, metadata !11, metadata !16, metadata !6}
!75 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<7, 0, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!76 = metadata !{null, metadata !14, metadata !9, metadata !77, metadata !11, metadata !78, metadata !6}
!77 = metadata !{metadata !"kernel_arg_type", metadata !"half"}
!78 = metadata !{metadata !"kernel_arg_name", metadata !"x"}
!79 = metadata !{null, metadata !14, metadata !9, metadata !80, metadata !11, metadata !78, metadata !6}
!80 = metadata !{metadata !"kernel_arg_type", metadata !"float"}
!81 = metadata !{null, metadata !14, metadata !9, metadata !34, metadata !11, metadata !78, metadata !6}
!82 = metadata !{i64 (double)* @__hls_fptosi_double_, metadata !14, metadata !9, metadata !34, metadata !11, metadata !78, metadata !6}
!83 = metadata !{null, metadata !41, metadata !25, metadata !84, metadata !43, metadata !85, metadata !6}
!84 = metadata !{metadata !"kernel_arg_type", metadata !"double", metadata !"_Bool"}
!85 = metadata !{metadata !"kernel_arg_name", metadata !"x", metadata !"detect_overflow"}
!86 = metadata !{null, metadata !87, metadata !88, metadata !89, metadata !90, metadata !91, metadata !6}
!87 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0, i32 0}
!88 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none"}
!89 = metadata !{metadata !"kernel_arg_type", metadata !"double", metadata !"_Bool", metadata !"typename enable_if<!std::numeric_limits<ulong>::is_signed, _Bool>::type"}
!90 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !""}
!91 = metadata !{metadata !"kernel_arg_name", metadata !"x", metadata !"detect_overflow", metadata !""}
!92 = metadata !{null, metadata !14, metadata !9, metadata !93, metadata !11, metadata !94, metadata !6}
!93 = metadata !{metadata !"kernel_arg_type", metadata !"_Bool"}
!94 = metadata !{metadata !"kernel_arg_name", metadata !"Cnative"}
!95 = metadata !{null, metadata !14, metadata !9, metadata !96, metadata !11, metadata !16, metadata !6}
!96 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<64, 64, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!97 = metadata !{null, metadata !14, metadata !9, metadata !98, metadata !11, metadata !16, metadata !6}
!98 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<64, 64, false, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!99 = metadata !{null, metadata !14, metadata !9, metadata !39, metadata !11, metadata !100, metadata !6}
!100 = metadata !{metadata !"kernel_arg_name", metadata !"val"}
!101 = metadata !{null, metadata !41, metadata !25, metadata !102, metadata !43, metadata !54, metadata !6}
!102 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 65, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &", metadata !"int"}
!103 = metadata !{null, metadata !14, metadata !9, metadata !71, metadata !11, metadata !51, metadata !6}
!104 = metadata !{null, metadata !14, metadata !9, metadata !105, metadata !11, metadata !16, metadata !6}
!105 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 65, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &"}
!106 = metadata !{null, metadata !14, metadata !9, metadata !107, metadata !11, metadata !16, metadata !6}
!107 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<169, 116, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!108 = metadata !{null, metadata !14, metadata !9, metadata !109, metadata !11, metadata !16, metadata !6}
!109 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<169, 116, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!110 = metadata !{null, metadata !111, metadata !112, metadata !113, metadata !114, metadata !115, metadata !6}
!111 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0, i32 0, i32 0}
!112 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!113 = metadata !{metadata !"kernel_arg_type", metadata !"_Bool", metadata !"_Bool", metadata !"_Bool", metadata !"_Bool"}
!114 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !"", metadata !""}
!115 = metadata !{metadata !"kernel_arg_name", metadata !"underflow", metadata !"overflow", metadata !"lD", metadata !"sign"}
!116 = metadata !{null, metadata !41, metadata !25, metadata !117, metadata !43, metadata !44, metadata !6}
!117 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<169, false> &", metadata !"int"}
!118 = metadata !{null, metadata !14, metadata !9, metadata !119, metadata !11, metadata !51, metadata !6}
!119 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<169, false> &"}
!120 = metadata !{null, metadata !14, metadata !9, metadata !39, metadata !11, metadata !121, metadata !6}
!121 = metadata !{metadata !"kernel_arg_name", metadata !"sh"}
!122 = metadata !{null, metadata !14, metadata !9, metadata !123, metadata !11, metadata !100, metadata !6}
!123 = metadata !{metadata !"kernel_arg_type", metadata !"ulong long"}
!124 = metadata !{null, metadata !14, metadata !9, metadata !125, metadata !11, metadata !126, metadata !6}
!125 = metadata !{metadata !"kernel_arg_type", metadata !"uint"}
!126 = metadata !{metadata !"kernel_arg_name", metadata !"index"}
!127 = metadata !{null, metadata !24, metadata !25, metadata !128, metadata !43, metadata !129, metadata !6}
!128 = metadata !{metadata !"kernel_arg_type", metadata !"ap_fixed_base<53, 1, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0>*", metadata !"int"}
!129 = metadata !{metadata !"kernel_arg_name", metadata !"bv", metadata !"index"}
!130 = metadata !{null, metadata !41, metadata !25, metadata !131, metadata !43, metadata !132, metadata !6}
!131 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"int"}
!132 = metadata !{metadata !"kernel_arg_name", metadata !"Hi", metadata !"Lo"}
!133 = metadata !{null, metadata !134, metadata !88, metadata !135, metadata !90, metadata !136, metadata !6}
!134 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0, i32 0}
!135 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<52, false>*", metadata !"int", metadata !"int"}
!136 = metadata !{metadata !"kernel_arg_name", metadata !"bv", metadata !"h", metadata !"l"}
!137 = metadata !{null, metadata !14, metadata !9, metadata !138, metadata !11, metadata !100, metadata !6}
!138 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<52, false> &"}
!139 = metadata !{null, metadata !14, metadata !9, metadata !138, metadata !11, metadata !140, metadata !6}
!140 = metadata !{metadata !"kernel_arg_name", metadata !"ref"}
!141 = metadata !{null, metadata !14, metadata !9, metadata !142, metadata !11, metadata !100, metadata !6}
!142 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<52, false> &"}
!143 = metadata !{null, metadata !14, metadata !9, metadata !142, metadata !11, metadata !16, metadata !6}
!144 = metadata !{null, metadata !134, metadata !88, metadata !145, metadata !90, metadata !136, metadata !6}
!145 = metadata !{metadata !"kernel_arg_type", metadata !"ap_fixed_base<53, 1, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0>*", metadata !"int", metadata !"int"}
!146 = metadata !{null, metadata !14, metadata !9, metadata !147, metadata !11, metadata !16, metadata !6}
!147 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<53, 1, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!148 = metadata !{null, metadata !14, metadata !9, metadata !149, metadata !11, metadata !16, metadata !6}
!149 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<53, 1, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!150 = metadata !{null, metadata !14, metadata !9, metadata !34, metadata !11, metadata !151, metadata !6}
!151 = metadata !{metadata !"kernel_arg_name", metadata !"f"}
!152 = metadata !{null, metadata !14, metadata !9, metadata !153, metadata !11, metadata !100, metadata !6}
!153 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<64, false> &"}
!154 = metadata !{null, metadata !14, metadata !9, metadata !153, metadata !11, metadata !140, metadata !6}
!155 = metadata !{null, metadata !14, metadata !9, metadata !156, metadata !11, metadata !100, metadata !6}
!156 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<64, false> &"}
!157 = metadata !{null, metadata !14, metadata !9, metadata !156, metadata !11, metadata !16, metadata !6}
!158 = metadata !{null, metadata !134, metadata !88, metadata !159, metadata !90, metadata !136, metadata !6}
!159 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<64, false>*", metadata !"int", metadata !"int"}
!160 = metadata !{null, metadata !134, metadata !88, metadata !161, metadata !90, metadata !136, metadata !6}
!161 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<11, false>*", metadata !"int", metadata !"int"}
!162 = metadata !{null, metadata !14, metadata !9, metadata !39, metadata !11, metadata !126, metadata !6}
!163 = metadata !{null, metadata !24, metadata !25, metadata !164, metadata !43, metadata !129, metadata !6}
!164 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<64, false>*", metadata !"int"}
!165 = metadata !{null, metadata !14, metadata !9, metadata !166, metadata !11, metadata !100, metadata !6}
!166 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_bit_ref<64, false> &"}
!167 = metadata !{null, metadata !24, metadata !25, metadata !168, metadata !43, metadata !129, metadata !6}
!168 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<1, false>*", metadata !"int"}
!169 = metadata !{null, metadata !14, metadata !9, metadata !170, metadata !11, metadata !100, metadata !6}
!170 = metadata !{metadata !"kernel_arg_type", metadata !"ulong"}
!171 = metadata !{null, metadata !87, metadata !88, metadata !172, metadata !90, metadata !91, metadata !6}
!172 = metadata !{metadata !"kernel_arg_type", metadata !"double", metadata !"_Bool", metadata !"typename enable_if<!std::numeric_limits<uint>::is_signed, _Bool>::type"}
!173 = metadata !{null, metadata !14, metadata !9, metadata !174, metadata !11, metadata !16, metadata !6}
!174 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<32, 32, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!175 = metadata !{null, metadata !14, metadata !9, metadata !176, metadata !11, metadata !16, metadata !6}
!176 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<32, 32, false, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!177 = metadata !{null, metadata !41, metadata !25, metadata !178, metadata !43, metadata !54, metadata !6}
!178 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 33, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &", metadata !"int"}
!179 = metadata !{null, metadata !14, metadata !9, metadata !180, metadata !11, metadata !16, metadata !6}
!180 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 33, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &"}
!181 = metadata !{null, metadata !14, metadata !9, metadata !182, metadata !11, metadata !16, metadata !6}
!182 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<137, 84, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!183 = metadata !{null, metadata !14, metadata !9, metadata !184, metadata !11, metadata !16, metadata !6}
!184 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<137, 84, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!185 = metadata !{null, metadata !41, metadata !25, metadata !186, metadata !43, metadata !44, metadata !6}
!186 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<137, false> &", metadata !"int"}
!187 = metadata !{null, metadata !14, metadata !9, metadata !188, metadata !11, metadata !51, metadata !6}
!188 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<137, false> &"}
!189 = metadata !{null, metadata !87, metadata !88, metadata !190, metadata !90, metadata !91, metadata !6}
!190 = metadata !{metadata !"kernel_arg_type", metadata !"double", metadata !"_Bool", metadata !"typename enable_if<!std::numeric_limits<ushort>::is_signed, _Bool>::type"}
!191 = metadata !{null, metadata !14, metadata !9, metadata !192, metadata !11, metadata !16, metadata !6}
!192 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<16, 16, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!193 = metadata !{null, metadata !14, metadata !9, metadata !194, metadata !11, metadata !16, metadata !6}
!194 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<16, 16, false, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!195 = metadata !{null, metadata !41, metadata !25, metadata !196, metadata !43, metadata !54, metadata !6}
!196 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 17, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &", metadata !"int"}
!197 = metadata !{null, metadata !14, metadata !9, metadata !198, metadata !11, metadata !16, metadata !6}
!198 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 17, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &"}
!199 = metadata !{null, metadata !14, metadata !9, metadata !200, metadata !11, metadata !16, metadata !6}
!200 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<121, 68, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!201 = metadata !{null, metadata !14, metadata !9, metadata !202, metadata !11, metadata !16, metadata !6}
!202 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<121, 68, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!203 = metadata !{null, metadata !41, metadata !25, metadata !204, metadata !43, metadata !44, metadata !6}
!204 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<121, false> &", metadata !"int"}
!205 = metadata !{null, metadata !14, metadata !9, metadata !206, metadata !11, metadata !51, metadata !6}
!206 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<121, false> &"}
!207 = metadata !{null, metadata !87, metadata !88, metadata !208, metadata !90, metadata !91, metadata !6}
!208 = metadata !{metadata !"kernel_arg_type", metadata !"double", metadata !"_Bool", metadata !"typename enable_if<!std::numeric_limits<uchar>::is_signed, _Bool>::type"}
!209 = metadata !{null, metadata !14, metadata !9, metadata !210, metadata !11, metadata !16, metadata !6}
!210 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<8, 8, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!211 = metadata !{null, metadata !14, metadata !9, metadata !212, metadata !11, metadata !16, metadata !6}
!212 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<8, 8, false, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!213 = metadata !{null, metadata !41, metadata !25, metadata !214, metadata !43, metadata !54, metadata !6}
!214 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 9, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &", metadata !"int"}
!215 = metadata !{null, metadata !14, metadata !9, metadata !216, metadata !11, metadata !16, metadata !6}
!216 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 9, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &"}
!217 = metadata !{null, metadata !14, metadata !9, metadata !218, metadata !11, metadata !16, metadata !6}
!218 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<113, 60, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!219 = metadata !{null, metadata !14, metadata !9, metadata !220, metadata !11, metadata !16, metadata !6}
!220 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<113, 60, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!221 = metadata !{null, metadata !41, metadata !25, metadata !222, metadata !43, metadata !44, metadata !6}
!222 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<113, false> &", metadata !"int"}
!223 = metadata !{null, metadata !14, metadata !9, metadata !224, metadata !11, metadata !51, metadata !6}
!224 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<113, false> &"}
!225 = metadata !{null, metadata !41, metadata !25, metadata !226, metadata !43, metadata !85, metadata !6}
!226 = metadata !{metadata !"kernel_arg_type", metadata !"float", metadata !"_Bool"}
!227 = metadata !{null, metadata !87, metadata !88, metadata !228, metadata !90, metadata !91, metadata !6}
!228 = metadata !{metadata !"kernel_arg_type", metadata !"float", metadata !"_Bool", metadata !"typename enable_if<!std::numeric_limits<ulong>::is_signed, _Bool>::type"}
!229 = metadata !{null, metadata !14, metadata !9, metadata !230, metadata !11, metadata !16, metadata !6}
!230 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<111, 87, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!231 = metadata !{null, metadata !14, metadata !9, metadata !232, metadata !11, metadata !16, metadata !6}
!232 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<111, 87, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!233 = metadata !{null, metadata !41, metadata !25, metadata !234, metadata !43, metadata !44, metadata !6}
!234 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<111, false> &", metadata !"int"}
!235 = metadata !{null, metadata !14, metadata !9, metadata !236, metadata !11, metadata !51, metadata !6}
!236 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<111, false> &"}
!237 = metadata !{null, metadata !41, metadata !25, metadata !238, metadata !43, metadata !54, metadata !6}
!238 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<8, false> &", metadata !"int"}
!239 = metadata !{null, metadata !41, metadata !25, metadata !240, metadata !43, metadata !44, metadata !6}
!240 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<8, false> &", metadata !"const ap_int_base<32, true> &"}
!241 = metadata !{null, metadata !14, metadata !9, metadata !242, metadata !11, metadata !16, metadata !6}
!242 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<8, false> &"}
!243 = metadata !{null, metadata !24, metadata !25, metadata !244, metadata !43, metadata !129, metadata !6}
!244 = metadata !{metadata !"kernel_arg_type", metadata !"ap_fixed_base<24, 1, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0>*", metadata !"int"}
!245 = metadata !{null, metadata !134, metadata !88, metadata !246, metadata !90, metadata !136, metadata !6}
!246 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<23, false>*", metadata !"int", metadata !"int"}
!247 = metadata !{null, metadata !14, metadata !9, metadata !248, metadata !11, metadata !100, metadata !6}
!248 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<23, false> &"}
!249 = metadata !{null, metadata !14, metadata !9, metadata !248, metadata !11, metadata !140, metadata !6}
!250 = metadata !{null, metadata !14, metadata !9, metadata !251, metadata !11, metadata !100, metadata !6}
!251 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<23, false> &"}
!252 = metadata !{null, metadata !14, metadata !9, metadata !251, metadata !11, metadata !16, metadata !6}
!253 = metadata !{null, metadata !134, metadata !88, metadata !254, metadata !90, metadata !136, metadata !6}
!254 = metadata !{metadata !"kernel_arg_type", metadata !"ap_fixed_base<24, 1, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0>*", metadata !"int", metadata !"int"}
!255 = metadata !{null, metadata !14, metadata !9, metadata !256, metadata !11, metadata !16, metadata !6}
!256 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<24, 1, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!257 = metadata !{null, metadata !14, metadata !9, metadata !258, metadata !11, metadata !16, metadata !6}
!258 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<24, 1, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!259 = metadata !{null, metadata !14, metadata !9, metadata !80, metadata !11, metadata !151, metadata !6}
!260 = metadata !{null, metadata !14, metadata !9, metadata !261, metadata !11, metadata !100, metadata !6}
!261 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<32, false> &"}
!262 = metadata !{null, metadata !14, metadata !9, metadata !261, metadata !11, metadata !140, metadata !6}
!263 = metadata !{null, metadata !14, metadata !9, metadata !264, metadata !11, metadata !100, metadata !6}
!264 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, false> &"}
!265 = metadata !{null, metadata !14, metadata !9, metadata !264, metadata !11, metadata !16, metadata !6}
!266 = metadata !{null, metadata !134, metadata !88, metadata !267, metadata !90, metadata !136, metadata !6}
!267 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, false>*", metadata !"int", metadata !"int"}
!268 = metadata !{null, metadata !134, metadata !88, metadata !269, metadata !90, metadata !136, metadata !6}
!269 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<8, false>*", metadata !"int", metadata !"int"}
!270 = metadata !{null, metadata !24, metadata !25, metadata !271, metadata !43, metadata !129, metadata !6}
!271 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, false>*", metadata !"int"}
!272 = metadata !{null, metadata !14, metadata !9, metadata !273, metadata !11, metadata !100, metadata !6}
!273 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_bit_ref<32, false> &"}
!274 = metadata !{null, metadata !14, metadata !9, metadata !125, metadata !11, metadata !100, metadata !6}
!275 = metadata !{null, metadata !87, metadata !88, metadata !276, metadata !90, metadata !91, metadata !6}
!276 = metadata !{metadata !"kernel_arg_type", metadata !"float", metadata !"_Bool", metadata !"typename enable_if<!std::numeric_limits<uint>::is_signed, _Bool>::type"}
!277 = metadata !{null, metadata !14, metadata !9, metadata !278, metadata !11, metadata !16, metadata !6}
!278 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<79, 55, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!279 = metadata !{null, metadata !14, metadata !9, metadata !280, metadata !11, metadata !16, metadata !6}
!280 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<79, 55, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!281 = metadata !{null, metadata !41, metadata !25, metadata !282, metadata !43, metadata !44, metadata !6}
!282 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<79, false> &", metadata !"int"}
!283 = metadata !{null, metadata !14, metadata !9, metadata !284, metadata !11, metadata !51, metadata !6}
!284 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<79, false> &"}
!285 = metadata !{null, metadata !87, metadata !88, metadata !286, metadata !90, metadata !91, metadata !6}
!286 = metadata !{metadata !"kernel_arg_type", metadata !"float", metadata !"_Bool", metadata !"typename enable_if<!std::numeric_limits<ushort>::is_signed, _Bool>::type"}
!287 = metadata !{null, metadata !14, metadata !9, metadata !288, metadata !11, metadata !16, metadata !6}
!288 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<63, 39, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!289 = metadata !{null, metadata !14, metadata !9, metadata !290, metadata !11, metadata !16, metadata !6}
!290 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<63, 39, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!291 = metadata !{null, metadata !41, metadata !25, metadata !292, metadata !43, metadata !44, metadata !6}
!292 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<63, false> &", metadata !"int"}
!293 = metadata !{null, metadata !14, metadata !9, metadata !294, metadata !11, metadata !51, metadata !6}
!294 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<63, false> &"}
!295 = metadata !{null, metadata !87, metadata !88, metadata !296, metadata !90, metadata !91, metadata !6}
!296 = metadata !{metadata !"kernel_arg_type", metadata !"float", metadata !"_Bool", metadata !"typename enable_if<!std::numeric_limits<uchar>::is_signed, _Bool>::type"}
!297 = metadata !{null, metadata !14, metadata !9, metadata !298, metadata !11, metadata !16, metadata !6}
!298 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<55, 31, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!299 = metadata !{null, metadata !14, metadata !9, metadata !300, metadata !11, metadata !16, metadata !6}
!300 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<55, 31, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!301 = metadata !{null, metadata !41, metadata !25, metadata !302, metadata !43, metadata !44, metadata !6}
!302 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<55, false> &", metadata !"int"}
!303 = metadata !{null, metadata !14, metadata !9, metadata !304, metadata !11, metadata !51, metadata !6}
!304 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<55, false> &"}
!305 = metadata !{null, metadata !41, metadata !25, metadata !306, metadata !43, metadata !85, metadata !6}
!306 = metadata !{metadata !"kernel_arg_type", metadata !"half", metadata !"_Bool"}
!307 = metadata !{null, metadata !87, metadata !88, metadata !308, metadata !90, metadata !91, metadata !6}
!308 = metadata !{metadata !"kernel_arg_type", metadata !"half", metadata !"_Bool", metadata !"typename enable_if<!std::numeric_limits<ulong>::is_signed, _Bool>::type"}
!309 = metadata !{null, metadata !41, metadata !25, metadata !310, metadata !43, metadata !44, metadata !6}
!310 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<5, false> &", metadata !"int"}
!311 = metadata !{null, metadata !14, metadata !9, metadata !58, metadata !11, metadata !51, metadata !6}
!312 = metadata !{null, metadata !14, metadata !9, metadata !313, metadata !11, metadata !16, metadata !6}
!313 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<85, 74, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!314 = metadata !{null, metadata !14, metadata !9, metadata !315, metadata !11, metadata !16, metadata !6}
!315 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<85, 74, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!316 = metadata !{null, metadata !41, metadata !25, metadata !317, metadata !43, metadata !44, metadata !6}
!317 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<85, false> &", metadata !"int"}
!318 = metadata !{null, metadata !14, metadata !9, metadata !319, metadata !11, metadata !51, metadata !6}
!319 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<85, false> &"}
!320 = metadata !{null, metadata !41, metadata !25, metadata !310, metadata !43, metadata !54, metadata !6}
!321 = metadata !{null, metadata !41, metadata !25, metadata !322, metadata !43, metadata !44, metadata !6}
!322 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<5, false> &", metadata !"const ap_int_base<32, true> &"}
!323 = metadata !{null, metadata !14, metadata !9, metadata !324, metadata !11, metadata !16, metadata !6}
!324 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<5, false> &"}
!325 = metadata !{null, metadata !24, metadata !25, metadata !326, metadata !43, metadata !129, metadata !6}
!326 = metadata !{metadata !"kernel_arg_type", metadata !"ap_fixed_base<11, 1, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0>*", metadata !"int"}
!327 = metadata !{null, metadata !134, metadata !88, metadata !328, metadata !90, metadata !136, metadata !6}
!328 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<10, false>*", metadata !"int", metadata !"int"}
!329 = metadata !{null, metadata !14, metadata !9, metadata !330, metadata !11, metadata !100, metadata !6}
!330 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<10, false> &"}
!331 = metadata !{null, metadata !14, metadata !9, metadata !330, metadata !11, metadata !140, metadata !6}
!332 = metadata !{null, metadata !14, metadata !9, metadata !333, metadata !11, metadata !100, metadata !6}
!333 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<10, false> &"}
!334 = metadata !{null, metadata !14, metadata !9, metadata !333, metadata !11, metadata !16, metadata !6}
!335 = metadata !{null, metadata !134, metadata !88, metadata !336, metadata !90, metadata !136, metadata !6}
!336 = metadata !{metadata !"kernel_arg_type", metadata !"ap_fixed_base<11, 1, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0>*", metadata !"int", metadata !"int"}
!337 = metadata !{null, metadata !14, metadata !9, metadata !338, metadata !11, metadata !16, metadata !6}
!338 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<11, 1, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!339 = metadata !{null, metadata !14, metadata !9, metadata !340, metadata !11, metadata !16, metadata !6}
!340 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<11, 1, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!341 = metadata !{null, metadata !14, metadata !9, metadata !77, metadata !11, metadata !151, metadata !6}
!342 = metadata !{null, metadata !14, metadata !9, metadata !343, metadata !11, metadata !100, metadata !6}
!343 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<16, false> &"}
!344 = metadata !{null, metadata !14, metadata !9, metadata !343, metadata !11, metadata !140, metadata !6}
!345 = metadata !{null, metadata !14, metadata !9, metadata !346, metadata !11, metadata !100, metadata !6}
!346 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<16, false> &"}
!347 = metadata !{null, metadata !14, metadata !9, metadata !346, metadata !11, metadata !16, metadata !6}
!348 = metadata !{null, metadata !134, metadata !88, metadata !349, metadata !90, metadata !136, metadata !6}
!349 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<16, false>*", metadata !"int", metadata !"int"}
!350 = metadata !{null, metadata !134, metadata !88, metadata !351, metadata !90, metadata !136, metadata !6}
!351 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<5, false>*", metadata !"int", metadata !"int"}
!352 = metadata !{null, metadata !24, metadata !25, metadata !353, metadata !43, metadata !129, metadata !6}
!353 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<16, false>*", metadata !"int"}
!354 = metadata !{null, metadata !14, metadata !9, metadata !355, metadata !11, metadata !100, metadata !6}
!355 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_bit_ref<16, false> &"}
!356 = metadata !{null, metadata !14, metadata !9, metadata !357, metadata !11, metadata !100, metadata !6}
!357 = metadata !{metadata !"kernel_arg_type", metadata !"ushort"}
!358 = metadata !{null, metadata !87, metadata !88, metadata !359, metadata !90, metadata !91, metadata !6}
!359 = metadata !{metadata !"kernel_arg_type", metadata !"half", metadata !"_Bool", metadata !"typename enable_if<!std::numeric_limits<uint>::is_signed, _Bool>::type"}
!360 = metadata !{null, metadata !14, metadata !9, metadata !361, metadata !11, metadata !16, metadata !6}
!361 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<53, 42, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!362 = metadata !{null, metadata !14, metadata !9, metadata !363, metadata !11, metadata !16, metadata !6}
!363 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<53, 42, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!364 = metadata !{null, metadata !41, metadata !25, metadata !365, metadata !43, metadata !44, metadata !6}
!365 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<53, false> &", metadata !"int"}
!366 = metadata !{null, metadata !14, metadata !9, metadata !367, metadata !11, metadata !51, metadata !6}
!367 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<53, false> &"}
!368 = metadata !{null, metadata !87, metadata !88, metadata !369, metadata !90, metadata !91, metadata !6}
!369 = metadata !{metadata !"kernel_arg_type", metadata !"half", metadata !"_Bool", metadata !"typename enable_if<!std::numeric_limits<ushort>::is_signed, _Bool>::type"}
!370 = metadata !{null, metadata !14, metadata !9, metadata !371, metadata !11, metadata !16, metadata !6}
!371 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<37, 26, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!372 = metadata !{null, metadata !14, metadata !9, metadata !373, metadata !11, metadata !16, metadata !6}
!373 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<37, 26, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!374 = metadata !{null, metadata !41, metadata !25, metadata !375, metadata !43, metadata !44, metadata !6}
!375 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<37, false> &", metadata !"int"}
!376 = metadata !{null, metadata !14, metadata !9, metadata !377, metadata !11, metadata !51, metadata !6}
!377 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<37, false> &"}
!378 = metadata !{null, metadata !87, metadata !88, metadata !379, metadata !90, metadata !91, metadata !6}
!379 = metadata !{metadata !"kernel_arg_type", metadata !"half", metadata !"_Bool", metadata !"typename enable_if<!std::numeric_limits<uchar>::is_signed, _Bool>::type"}
!380 = metadata !{null, metadata !14, metadata !9, metadata !381, metadata !11, metadata !16, metadata !6}
!381 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<29, 18, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!382 = metadata !{null, metadata !14, metadata !9, metadata !383, metadata !11, metadata !16, metadata !6}
!383 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<29, 18, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!384 = metadata !{null, metadata !41, metadata !25, metadata !385, metadata !43, metadata !44, metadata !6}
!385 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<29, false> &", metadata !"int"}
!386 = metadata !{null, metadata !14, metadata !9, metadata !387, metadata !11, metadata !51, metadata !6}
!387 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<29, false> &"}
!388 = metadata !{null, metadata !87, metadata !88, metadata !389, metadata !90, metadata !91, metadata !6}
!389 = metadata !{metadata !"kernel_arg_type", metadata !"double", metadata !"_Bool", metadata !"typename enable_if<std::numeric_limits<long>::is_signed, _Bool>::type"}
!390 = metadata !{null, metadata !14, metadata !9, metadata !391, metadata !11, metadata !16, metadata !6}
!391 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<63, 63, false, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!392 = metadata !{null, metadata !14, metadata !9, metadata !393, metadata !11, metadata !16, metadata !6}
!393 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<64, 64, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!394 = metadata !{null, metadata !14, metadata !9, metadata !395, metadata !11, metadata !16, metadata !6}
!395 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<64, 64, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!396 = metadata !{null, metadata !14, metadata !9, metadata !397, metadata !11, metadata !16, metadata !6}
!397 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<63, 63, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!398 = metadata !{null, metadata !24, metadata !25, metadata !399, metadata !43, metadata !129, metadata !6}
!399 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<64, true>*", metadata !"int"}
!400 = metadata !{null, metadata !41, metadata !25, metadata !401, metadata !43, metadata !54, metadata !6}
!401 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 64, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &", metadata !"int"}
!402 = metadata !{null, metadata !14, metadata !9, metadata !403, metadata !11, metadata !16, metadata !6}
!403 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 64, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &"}
!404 = metadata !{null, metadata !87, metadata !88, metadata !405, metadata !90, metadata !91, metadata !6}
!405 = metadata !{metadata !"kernel_arg_type", metadata !"double", metadata !"_Bool", metadata !"typename enable_if<std::numeric_limits<int>::is_signed, _Bool>::type"}
!406 = metadata !{null, metadata !14, metadata !9, metadata !407, metadata !11, metadata !16, metadata !6}
!407 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<31, 31, false, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!408 = metadata !{null, metadata !14, metadata !9, metadata !409, metadata !11, metadata !16, metadata !6}
!409 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<32, 32, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!410 = metadata !{null, metadata !14, metadata !9, metadata !411, metadata !11, metadata !16, metadata !6}
!411 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<31, 31, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!412 = metadata !{null, metadata !24, metadata !25, metadata !413, metadata !43, metadata !129, metadata !6}
!413 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, true>*", metadata !"int"}
!414 = metadata !{null, metadata !41, metadata !25, metadata !415, metadata !43, metadata !54, metadata !6}
!415 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 32, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &", metadata !"int"}
!416 = metadata !{null, metadata !14, metadata !9, metadata !417, metadata !11, metadata !16, metadata !6}
!417 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 32, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &"}
!418 = metadata !{null, metadata !87, metadata !88, metadata !419, metadata !90, metadata !91, metadata !6}
!419 = metadata !{metadata !"kernel_arg_type", metadata !"double", metadata !"_Bool", metadata !"typename enable_if<std::numeric_limits<short>::is_signed, _Bool>::type"}
!420 = metadata !{null, metadata !14, metadata !9, metadata !421, metadata !11, metadata !16, metadata !6}
!421 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<15, 15, false, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!422 = metadata !{null, metadata !14, metadata !9, metadata !423, metadata !11, metadata !16, metadata !6}
!423 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<16, 16, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!424 = metadata !{null, metadata !14, metadata !9, metadata !425, metadata !11, metadata !16, metadata !6}
!425 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<16, 16, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!426 = metadata !{null, metadata !14, metadata !9, metadata !427, metadata !11, metadata !16, metadata !6}
!427 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<15, 15, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!428 = metadata !{null, metadata !24, metadata !25, metadata !429, metadata !43, metadata !129, metadata !6}
!429 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<16, true>*", metadata !"int"}
!430 = metadata !{null, metadata !41, metadata !25, metadata !431, metadata !43, metadata !54, metadata !6}
!431 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 16, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &", metadata !"int"}
!432 = metadata !{null, metadata !14, metadata !9, metadata !433, metadata !11, metadata !16, metadata !6}
!433 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 16, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &"}
!434 = metadata !{null, metadata !87, metadata !88, metadata !435, metadata !90, metadata !91, metadata !6}
!435 = metadata !{metadata !"kernel_arg_type", metadata !"double", metadata !"_Bool", metadata !"typename enable_if<std::numeric_limits<signed char>::is_signed, _Bool>::type"}
!436 = metadata !{null, metadata !14, metadata !9, metadata !437, metadata !11, metadata !16, metadata !6}
!437 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<7, 7, false, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!438 = metadata !{null, metadata !14, metadata !9, metadata !439, metadata !11, metadata !16, metadata !6}
!439 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<8, 8, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!440 = metadata !{null, metadata !14, metadata !9, metadata !441, metadata !11, metadata !16, metadata !6}
!441 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<8, 8, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!442 = metadata !{null, metadata !14, metadata !9, metadata !443, metadata !11, metadata !16, metadata !6}
!443 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<7, 7, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!444 = metadata !{null, metadata !24, metadata !25, metadata !445, metadata !43, metadata !129, metadata !6}
!445 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<8, true>*", metadata !"int"}
!446 = metadata !{null, metadata !41, metadata !25, metadata !447, metadata !43, metadata !54, metadata !6}
!447 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 8, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &", metadata !"int"}
!448 = metadata !{null, metadata !14, metadata !9, metadata !449, metadata !11, metadata !16, metadata !6}
!449 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<1, 8, false, (enum ap_q_mode)5, (enum ap_o_mode)0, 0> &"}
!450 = metadata !{null, metadata !87, metadata !88, metadata !451, metadata !90, metadata !91, metadata !6}
!451 = metadata !{metadata !"kernel_arg_type", metadata !"float", metadata !"_Bool", metadata !"typename enable_if<std::numeric_limits<long>::is_signed, _Bool>::type"}
!452 = metadata !{null, metadata !87, metadata !88, metadata !453, metadata !90, metadata !91, metadata !6}
!453 = metadata !{metadata !"kernel_arg_type", metadata !"float", metadata !"_Bool", metadata !"typename enable_if<std::numeric_limits<int>::is_signed, _Bool>::type"}
!454 = metadata !{null, metadata !87, metadata !88, metadata !455, metadata !90, metadata !91, metadata !6}
!455 = metadata !{metadata !"kernel_arg_type", metadata !"float", metadata !"_Bool", metadata !"typename enable_if<std::numeric_limits<short>::is_signed, _Bool>::type"}
!456 = metadata !{null, metadata !87, metadata !88, metadata !457, metadata !90, metadata !91, metadata !6}
!457 = metadata !{metadata !"kernel_arg_type", metadata !"float", metadata !"_Bool", metadata !"typename enable_if<std::numeric_limits<signed char>::is_signed, _Bool>::type"}
!458 = metadata !{null, metadata !87, metadata !88, metadata !459, metadata !90, metadata !91, metadata !6}
!459 = metadata !{metadata !"kernel_arg_type", metadata !"half", metadata !"_Bool", metadata !"typename enable_if<std::numeric_limits<long>::is_signed, _Bool>::type"}
!460 = metadata !{null, metadata !87, metadata !88, metadata !461, metadata !90, metadata !91, metadata !6}
!461 = metadata !{metadata !"kernel_arg_type", metadata !"half", metadata !"_Bool", metadata !"typename enable_if<std::numeric_limits<int>::is_signed, _Bool>::type"}
!462 = metadata !{null, metadata !87, metadata !88, metadata !463, metadata !90, metadata !91, metadata !6}
!463 = metadata !{metadata !"kernel_arg_type", metadata !"half", metadata !"_Bool", metadata !"typename enable_if<std::numeric_limits<short>::is_signed, _Bool>::type"}
!464 = metadata !{null, metadata !87, metadata !88, metadata !465, metadata !90, metadata !91, metadata !6}
!465 = metadata !{metadata !"kernel_arg_type", metadata !"half", metadata !"_Bool", metadata !"typename enable_if<std::numeric_limits<signed char>::is_signed, _Bool>::type"}
!466 = metadata !{metadata !467, [54 x i64]* @p_int}
!467 = metadata !{metadata !468}
!468 = metadata !{i32 0, i32 63, metadata !469}
!469 = metadata !{metadata !470}
!470 = metadata !{metadata !"p_int", metadata !471, metadata !"long int", i32 0, i32 63}
!471 = metadata !{metadata !472}
!472 = metadata !{i32 0, i32 53, i32 1}
!473 = metadata !{metadata !474, double* @mul}
!474 = metadata !{metadata !475}
!475 = metadata !{i32 0, i32 63, metadata !476}
!476 = metadata !{metadata !477}
!477 = metadata !{metadata !"mul", metadata !478, metadata !"double", i32 0, i32 63}
!478 = metadata !{metadata !479}
!479 = metadata !{i32 0, i32 0, i32 1}
!480 = metadata !{metadata !481, [2 x i32]* @llvm_global_ctors_0}
!481 = metadata !{metadata !482}
!482 = metadata !{i32 0, i32 31, metadata !483}
!483 = metadata !{metadata !484}
!484 = metadata !{metadata !"llvm.global_ctors.0", metadata !485, metadata !"", i32 0, i32 31}
!485 = metadata !{metadata !486}
!486 = metadata !{i32 0, i32 1, i32 1}
!487 = metadata !{metadata !488, i64* @p_int_0}
!488 = metadata !{metadata !489}
!489 = metadata !{i32 0, i32 63, metadata !490}
!490 = metadata !{metadata !491}
!491 = metadata !{metadata !"p_int", metadata !492, metadata !"long int", i32 0, i32 63}
!492 = metadata !{metadata !493}
!493 = metadata !{i32 0, i32 0, i32 2}
!494 = metadata !{metadata !495, i64* @p_int_1}
!495 = metadata !{metadata !496}
!496 = metadata !{i32 0, i32 63, metadata !497}
!497 = metadata !{metadata !498}
!498 = metadata !{metadata !"p_int", metadata !499, metadata !"long int", i32 0, i32 63}
!499 = metadata !{metadata !500}
!500 = metadata !{i32 1, i32 1, i32 2}
!501 = metadata !{metadata !502, i64* @p_int_2}
!502 = metadata !{metadata !503}
!503 = metadata !{i32 0, i32 63, metadata !504}
!504 = metadata !{metadata !505}
!505 = metadata !{metadata !"p_int", metadata !506, metadata !"long int", i32 0, i32 63}
!506 = metadata !{metadata !507}
!507 = metadata !{i32 2, i32 2, i32 2}
!508 = metadata !{metadata !509, i64* @p_int_3}
!509 = metadata !{metadata !510}
!510 = metadata !{i32 0, i32 63, metadata !511}
!511 = metadata !{metadata !512}
!512 = metadata !{metadata !"p_int", metadata !513, metadata !"long int", i32 0, i32 63}
!513 = metadata !{metadata !514}
!514 = metadata !{i32 3, i32 3, i32 2}
!515 = metadata !{metadata !516, i64* @p_int_4}
!516 = metadata !{metadata !517}
!517 = metadata !{i32 0, i32 63, metadata !518}
!518 = metadata !{metadata !519}
!519 = metadata !{metadata !"p_int", metadata !520, metadata !"long int", i32 0, i32 63}
!520 = metadata !{metadata !521}
!521 = metadata !{i32 4, i32 4, i32 2}
!522 = metadata !{metadata !523, i64* @p_int_5}
!523 = metadata !{metadata !524}
!524 = metadata !{i32 0, i32 63, metadata !525}
!525 = metadata !{metadata !526}
!526 = metadata !{metadata !"p_int", metadata !527, metadata !"long int", i32 0, i32 63}
!527 = metadata !{metadata !528}
!528 = metadata !{i32 5, i32 5, i32 2}
!529 = metadata !{metadata !530, i64* @p_int_6}
!530 = metadata !{metadata !531}
!531 = metadata !{i32 0, i32 63, metadata !532}
!532 = metadata !{metadata !533}
!533 = metadata !{metadata !"p_int", metadata !534, metadata !"long int", i32 0, i32 63}
!534 = metadata !{metadata !535}
!535 = metadata !{i32 6, i32 6, i32 2}
!536 = metadata !{metadata !537, i64* @p_int_7}
!537 = metadata !{metadata !538}
!538 = metadata !{i32 0, i32 63, metadata !539}
!539 = metadata !{metadata !540}
!540 = metadata !{metadata !"p_int", metadata !541, metadata !"long int", i32 0, i32 63}
!541 = metadata !{metadata !542}
!542 = metadata !{i32 7, i32 7, i32 2}
!543 = metadata !{metadata !544, i64* @p_int_8}
!544 = metadata !{metadata !545}
!545 = metadata !{i32 0, i32 63, metadata !546}
!546 = metadata !{metadata !547}
!547 = metadata !{metadata !"p_int", metadata !548, metadata !"long int", i32 0, i32 63}
!548 = metadata !{metadata !549}
!549 = metadata !{i32 8, i32 8, i32 2}
!550 = metadata !{metadata !551, i64* @p_int_9}
!551 = metadata !{metadata !552}
!552 = metadata !{i32 0, i32 63, metadata !553}
!553 = metadata !{metadata !554}
!554 = metadata !{metadata !"p_int", metadata !555, metadata !"long int", i32 0, i32 63}
!555 = metadata !{metadata !556}
!556 = metadata !{i32 9, i32 9, i32 2}
!557 = metadata !{metadata !558, i64* @p_int_10}
!558 = metadata !{metadata !559}
!559 = metadata !{i32 0, i32 63, metadata !560}
!560 = metadata !{metadata !561}
!561 = metadata !{metadata !"p_int", metadata !562, metadata !"long int", i32 0, i32 63}
!562 = metadata !{metadata !563}
!563 = metadata !{i32 10, i32 10, i32 2}
!564 = metadata !{metadata !565, i64* @p_int_11}
!565 = metadata !{metadata !566}
!566 = metadata !{i32 0, i32 63, metadata !567}
!567 = metadata !{metadata !568}
!568 = metadata !{metadata !"p_int", metadata !569, metadata !"long int", i32 0, i32 63}
!569 = metadata !{metadata !570}
!570 = metadata !{i32 11, i32 11, i32 2}
!571 = metadata !{metadata !572, i64* @p_int_12}
!572 = metadata !{metadata !573}
!573 = metadata !{i32 0, i32 63, metadata !574}
!574 = metadata !{metadata !575}
!575 = metadata !{metadata !"p_int", metadata !576, metadata !"long int", i32 0, i32 63}
!576 = metadata !{metadata !577}
!577 = metadata !{i32 12, i32 12, i32 2}
!578 = metadata !{metadata !579, i64* @p_int_13}
!579 = metadata !{metadata !580}
!580 = metadata !{i32 0, i32 63, metadata !581}
!581 = metadata !{metadata !582}
!582 = metadata !{metadata !"p_int", metadata !583, metadata !"long int", i32 0, i32 63}
!583 = metadata !{metadata !584}
!584 = metadata !{i32 13, i32 13, i32 2}
!585 = metadata !{metadata !586, i64* @p_int_14}
!586 = metadata !{metadata !587}
!587 = metadata !{i32 0, i32 63, metadata !588}
!588 = metadata !{metadata !589}
!589 = metadata !{metadata !"p_int", metadata !590, metadata !"long int", i32 0, i32 63}
!590 = metadata !{metadata !591}
!591 = metadata !{i32 14, i32 14, i32 2}
!592 = metadata !{metadata !593, i64* @p_int_15}
!593 = metadata !{metadata !594}
!594 = metadata !{i32 0, i32 63, metadata !595}
!595 = metadata !{metadata !596}
!596 = metadata !{metadata !"p_int", metadata !597, metadata !"long int", i32 0, i32 63}
!597 = metadata !{metadata !598}
!598 = metadata !{i32 15, i32 15, i32 2}
!599 = metadata !{metadata !600, i64* @p_int_16}
!600 = metadata !{metadata !601}
!601 = metadata !{i32 0, i32 63, metadata !602}
!602 = metadata !{metadata !603}
!603 = metadata !{metadata !"p_int", metadata !604, metadata !"long int", i32 0, i32 63}
!604 = metadata !{metadata !605}
!605 = metadata !{i32 16, i32 16, i32 2}
!606 = metadata !{metadata !607, i64* @p_int_17}
!607 = metadata !{metadata !608}
!608 = metadata !{i32 0, i32 63, metadata !609}
!609 = metadata !{metadata !610}
!610 = metadata !{metadata !"p_int", metadata !611, metadata !"long int", i32 0, i32 63}
!611 = metadata !{metadata !612}
!612 = metadata !{i32 17, i32 17, i32 2}
!613 = metadata !{metadata !614, i64* @p_int_18}
!614 = metadata !{metadata !615}
!615 = metadata !{i32 0, i32 63, metadata !616}
!616 = metadata !{metadata !617}
!617 = metadata !{metadata !"p_int", metadata !618, metadata !"long int", i32 0, i32 63}
!618 = metadata !{metadata !619}
!619 = metadata !{i32 18, i32 18, i32 2}
!620 = metadata !{metadata !621, i64* @p_int_19}
!621 = metadata !{metadata !622}
!622 = metadata !{i32 0, i32 63, metadata !623}
!623 = metadata !{metadata !624}
!624 = metadata !{metadata !"p_int", metadata !625, metadata !"long int", i32 0, i32 63}
!625 = metadata !{metadata !626}
!626 = metadata !{i32 19, i32 19, i32 2}
!627 = metadata !{metadata !628, i64* @p_int_20}
!628 = metadata !{metadata !629}
!629 = metadata !{i32 0, i32 63, metadata !630}
!630 = metadata !{metadata !631}
!631 = metadata !{metadata !"p_int", metadata !632, metadata !"long int", i32 0, i32 63}
!632 = metadata !{metadata !633}
!633 = metadata !{i32 20, i32 20, i32 2}
!634 = metadata !{metadata !635, i64* @p_int_21}
!635 = metadata !{metadata !636}
!636 = metadata !{i32 0, i32 63, metadata !637}
!637 = metadata !{metadata !638}
!638 = metadata !{metadata !"p_int", metadata !639, metadata !"long int", i32 0, i32 63}
!639 = metadata !{metadata !640}
!640 = metadata !{i32 21, i32 21, i32 2}
!641 = metadata !{metadata !642, i64* @p_int_22}
!642 = metadata !{metadata !643}
!643 = metadata !{i32 0, i32 63, metadata !644}
!644 = metadata !{metadata !645}
!645 = metadata !{metadata !"p_int", metadata !646, metadata !"long int", i32 0, i32 63}
!646 = metadata !{metadata !647}
!647 = metadata !{i32 22, i32 22, i32 2}
!648 = metadata !{metadata !649, i64* @p_int_23}
!649 = metadata !{metadata !650}
!650 = metadata !{i32 0, i32 63, metadata !651}
!651 = metadata !{metadata !652}
!652 = metadata !{metadata !"p_int", metadata !653, metadata !"long int", i32 0, i32 63}
!653 = metadata !{metadata !654}
!654 = metadata !{i32 23, i32 23, i32 2}
!655 = metadata !{metadata !656, i64* @p_int_24}
!656 = metadata !{metadata !657}
!657 = metadata !{i32 0, i32 63, metadata !658}
!658 = metadata !{metadata !659}
!659 = metadata !{metadata !"p_int", metadata !660, metadata !"long int", i32 0, i32 63}
!660 = metadata !{metadata !661}
!661 = metadata !{i32 24, i32 24, i32 2}
!662 = metadata !{metadata !663, i64* @p_int_25}
!663 = metadata !{metadata !664}
!664 = metadata !{i32 0, i32 63, metadata !665}
!665 = metadata !{metadata !666}
!666 = metadata !{metadata !"p_int", metadata !667, metadata !"long int", i32 0, i32 63}
!667 = metadata !{metadata !668}
!668 = metadata !{i32 25, i32 25, i32 2}
!669 = metadata !{metadata !670, i64* @p_int_26}
!670 = metadata !{metadata !671}
!671 = metadata !{i32 0, i32 63, metadata !672}
!672 = metadata !{metadata !673}
!673 = metadata !{metadata !"p_int", metadata !674, metadata !"long int", i32 0, i32 63}
!674 = metadata !{metadata !675}
!675 = metadata !{i32 26, i32 26, i32 2}
!676 = metadata !{metadata !677, i64* @p_int_27}
!677 = metadata !{metadata !678}
!678 = metadata !{i32 0, i32 63, metadata !679}
!679 = metadata !{metadata !680}
!680 = metadata !{metadata !"p_int", metadata !681, metadata !"long int", i32 0, i32 63}
!681 = metadata !{metadata !682}
!682 = metadata !{i32 27, i32 27, i32 2}
!683 = metadata !{metadata !684, i64* @p_int_28}
!684 = metadata !{metadata !685}
!685 = metadata !{i32 0, i32 63, metadata !686}
!686 = metadata !{metadata !687}
!687 = metadata !{metadata !"p_int", metadata !688, metadata !"long int", i32 0, i32 63}
!688 = metadata !{metadata !689}
!689 = metadata !{i32 28, i32 28, i32 2}
!690 = metadata !{metadata !691, i64* @p_int_29}
!691 = metadata !{metadata !692}
!692 = metadata !{i32 0, i32 63, metadata !693}
!693 = metadata !{metadata !694}
!694 = metadata !{metadata !"p_int", metadata !695, metadata !"long int", i32 0, i32 63}
!695 = metadata !{metadata !696}
!696 = metadata !{i32 29, i32 29, i32 2}
!697 = metadata !{metadata !698, i64* @p_int_30}
!698 = metadata !{metadata !699}
!699 = metadata !{i32 0, i32 63, metadata !700}
!700 = metadata !{metadata !701}
!701 = metadata !{metadata !"p_int", metadata !702, metadata !"long int", i32 0, i32 63}
!702 = metadata !{metadata !703}
!703 = metadata !{i32 30, i32 30, i32 2}
!704 = metadata !{metadata !705, i64* @p_int_31}
!705 = metadata !{metadata !706}
!706 = metadata !{i32 0, i32 63, metadata !707}
!707 = metadata !{metadata !708}
!708 = metadata !{metadata !"p_int", metadata !709, metadata !"long int", i32 0, i32 63}
!709 = metadata !{metadata !710}
!710 = metadata !{i32 31, i32 31, i32 2}
!711 = metadata !{metadata !712, i64* @p_int_32}
!712 = metadata !{metadata !713}
!713 = metadata !{i32 0, i32 63, metadata !714}
!714 = metadata !{metadata !715}
!715 = metadata !{metadata !"p_int", metadata !716, metadata !"long int", i32 0, i32 63}
!716 = metadata !{metadata !717}
!717 = metadata !{i32 32, i32 32, i32 2}
!718 = metadata !{metadata !719, i64* @p_int_33}
!719 = metadata !{metadata !720}
!720 = metadata !{i32 0, i32 63, metadata !721}
!721 = metadata !{metadata !722}
!722 = metadata !{metadata !"p_int", metadata !723, metadata !"long int", i32 0, i32 63}
!723 = metadata !{metadata !724}
!724 = metadata !{i32 33, i32 33, i32 2}
!725 = metadata !{metadata !726, i64* @p_int_34}
!726 = metadata !{metadata !727}
!727 = metadata !{i32 0, i32 63, metadata !728}
!728 = metadata !{metadata !729}
!729 = metadata !{metadata !"p_int", metadata !730, metadata !"long int", i32 0, i32 63}
!730 = metadata !{metadata !731}
!731 = metadata !{i32 34, i32 34, i32 2}
!732 = metadata !{metadata !733, i64* @p_int_35}
!733 = metadata !{metadata !734}
!734 = metadata !{i32 0, i32 63, metadata !735}
!735 = metadata !{metadata !736}
!736 = metadata !{metadata !"p_int", metadata !737, metadata !"long int", i32 0, i32 63}
!737 = metadata !{metadata !738}
!738 = metadata !{i32 35, i32 35, i32 2}
!739 = metadata !{metadata !740, i64* @p_int_36}
!740 = metadata !{metadata !741}
!741 = metadata !{i32 0, i32 63, metadata !742}
!742 = metadata !{metadata !743}
!743 = metadata !{metadata !"p_int", metadata !744, metadata !"long int", i32 0, i32 63}
!744 = metadata !{metadata !745}
!745 = metadata !{i32 36, i32 36, i32 2}
!746 = metadata !{metadata !747, i64* @p_int_37}
!747 = metadata !{metadata !748}
!748 = metadata !{i32 0, i32 63, metadata !749}
!749 = metadata !{metadata !750}
!750 = metadata !{metadata !"p_int", metadata !751, metadata !"long int", i32 0, i32 63}
!751 = metadata !{metadata !752}
!752 = metadata !{i32 37, i32 37, i32 2}
!753 = metadata !{metadata !754, i64* @p_int_38}
!754 = metadata !{metadata !755}
!755 = metadata !{i32 0, i32 63, metadata !756}
!756 = metadata !{metadata !757}
!757 = metadata !{metadata !"p_int", metadata !758, metadata !"long int", i32 0, i32 63}
!758 = metadata !{metadata !759}
!759 = metadata !{i32 38, i32 38, i32 2}
!760 = metadata !{metadata !761, i64* @p_int_39}
!761 = metadata !{metadata !762}
!762 = metadata !{i32 0, i32 63, metadata !763}
!763 = metadata !{metadata !764}
!764 = metadata !{metadata !"p_int", metadata !765, metadata !"long int", i32 0, i32 63}
!765 = metadata !{metadata !766}
!766 = metadata !{i32 39, i32 39, i32 2}
!767 = metadata !{metadata !768, i64* @p_int_40}
!768 = metadata !{metadata !769}
!769 = metadata !{i32 0, i32 63, metadata !770}
!770 = metadata !{metadata !771}
!771 = metadata !{metadata !"p_int", metadata !772, metadata !"long int", i32 0, i32 63}
!772 = metadata !{metadata !773}
!773 = metadata !{i32 40, i32 40, i32 2}
!774 = metadata !{metadata !775, i64* @p_int_41}
!775 = metadata !{metadata !776}
!776 = metadata !{i32 0, i32 63, metadata !777}
!777 = metadata !{metadata !778}
!778 = metadata !{metadata !"p_int", metadata !779, metadata !"long int", i32 0, i32 63}
!779 = metadata !{metadata !780}
!780 = metadata !{i32 41, i32 41, i32 2}
!781 = metadata !{metadata !782, i64* @p_int_42}
!782 = metadata !{metadata !783}
!783 = metadata !{i32 0, i32 63, metadata !784}
!784 = metadata !{metadata !785}
!785 = metadata !{metadata !"p_int", metadata !786, metadata !"long int", i32 0, i32 63}
!786 = metadata !{metadata !787}
!787 = metadata !{i32 42, i32 42, i32 2}
!788 = metadata !{metadata !789, i64* @p_int_43}
!789 = metadata !{metadata !790}
!790 = metadata !{i32 0, i32 63, metadata !791}
!791 = metadata !{metadata !792}
!792 = metadata !{metadata !"p_int", metadata !793, metadata !"long int", i32 0, i32 63}
!793 = metadata !{metadata !794}
!794 = metadata !{i32 43, i32 43, i32 2}
!795 = metadata !{metadata !796, i64* @p_int_44}
!796 = metadata !{metadata !797}
!797 = metadata !{i32 0, i32 63, metadata !798}
!798 = metadata !{metadata !799}
!799 = metadata !{metadata !"p_int", metadata !800, metadata !"long int", i32 0, i32 63}
!800 = metadata !{metadata !801}
!801 = metadata !{i32 44, i32 44, i32 2}
!802 = metadata !{metadata !803, i64* @p_int_45}
!803 = metadata !{metadata !804}
!804 = metadata !{i32 0, i32 63, metadata !805}
!805 = metadata !{metadata !806}
!806 = metadata !{metadata !"p_int", metadata !807, metadata !"long int", i32 0, i32 63}
!807 = metadata !{metadata !808}
!808 = metadata !{i32 45, i32 45, i32 2}
!809 = metadata !{metadata !810, i64* @p_int_46}
!810 = metadata !{metadata !811}
!811 = metadata !{i32 0, i32 63, metadata !812}
!812 = metadata !{metadata !813}
!813 = metadata !{metadata !"p_int", metadata !814, metadata !"long int", i32 0, i32 63}
!814 = metadata !{metadata !815}
!815 = metadata !{i32 46, i32 46, i32 2}
!816 = metadata !{metadata !817, i64* @p_int_47}
!817 = metadata !{metadata !818}
!818 = metadata !{i32 0, i32 63, metadata !819}
!819 = metadata !{metadata !820}
!820 = metadata !{metadata !"p_int", metadata !821, metadata !"long int", i32 0, i32 63}
!821 = metadata !{metadata !822}
!822 = metadata !{i32 47, i32 47, i32 2}
!823 = metadata !{metadata !824, i64* @p_int_48}
!824 = metadata !{metadata !825}
!825 = metadata !{i32 0, i32 63, metadata !826}
!826 = metadata !{metadata !827}
!827 = metadata !{metadata !"p_int", metadata !828, metadata !"long int", i32 0, i32 63}
!828 = metadata !{metadata !829}
!829 = metadata !{i32 48, i32 48, i32 2}
!830 = metadata !{metadata !831, i64* @p_int_49}
!831 = metadata !{metadata !832}
!832 = metadata !{i32 0, i32 63, metadata !833}
!833 = metadata !{metadata !834}
!834 = metadata !{metadata !"p_int", metadata !835, metadata !"long int", i32 0, i32 63}
!835 = metadata !{metadata !836}
!836 = metadata !{i32 49, i32 49, i32 2}
!837 = metadata !{metadata !838, i64* @p_int_50}
!838 = metadata !{metadata !839}
!839 = metadata !{i32 0, i32 63, metadata !840}
!840 = metadata !{metadata !841}
!841 = metadata !{metadata !"p_int", metadata !842, metadata !"long int", i32 0, i32 63}
!842 = metadata !{metadata !843}
!843 = metadata !{i32 50, i32 50, i32 2}
!844 = metadata !{metadata !845, i64* @p_int_51}
!845 = metadata !{metadata !846}
!846 = metadata !{i32 0, i32 63, metadata !847}
!847 = metadata !{metadata !848}
!848 = metadata !{metadata !"p_int", metadata !849, metadata !"long int", i32 0, i32 63}
!849 = metadata !{metadata !850}
!850 = metadata !{i32 51, i32 51, i32 2}
!851 = metadata !{metadata !852, i64* @p_int_52}
!852 = metadata !{metadata !853}
!853 = metadata !{i32 0, i32 63, metadata !854}
!854 = metadata !{metadata !855}
!855 = metadata !{metadata !"p_int", metadata !856, metadata !"long int", i32 0, i32 63}
!856 = metadata !{metadata !857}
!857 = metadata !{i32 52, i32 52, i32 2}
!858 = metadata !{metadata !859, i64* @p_int_53}
!859 = metadata !{metadata !860}
!860 = metadata !{i32 0, i32 63, metadata !861}
!861 = metadata !{metadata !862}
!862 = metadata !{metadata !"p_int", metadata !863, metadata !"long int", i32 0, i32 63}
!863 = metadata !{metadata !864}
!864 = metadata !{i32 53, i32 53, i32 2}
!865 = metadata !{metadata !866}
!866 = metadata !{i32 0, i32 63, metadata !867}
!867 = metadata !{metadata !868}
!868 = metadata !{metadata !"result", metadata !471, metadata !"long int", i32 0, i32 63}
