// Seed: 1431383214
module module_0;
  wire id_1, id_2, id_3, id_4, id_5, id_6;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1  id_0,
    input  wor   id_1,
    output tri   id_2,
    output uwire id_3
);
  module_0 modCall_1 ();
  wire id_5;
  wire id_6;
endmodule
