// Seed: 4054423218
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4
);
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply0 id_2,
    input supply0 id_3,
    output supply0 id_4
    , id_24,
    input tri0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output uwire id_9,
    output wor id_10,
    input wor id_11,
    inout supply1 id_12,
    input tri1 id_13,
    output wire id_14,
    input wor id_15,
    input wire id_16,
    input uwire id_17,
    input wire id_18,
    output uwire id_19,
    output uwire id_20,
    input wor id_21,
    output supply0 id_22
);
  assign id_12 = 1;
  module_0(
      id_22, id_18, id_13, id_13, id_12
  );
  assign id_19 = 1;
endmodule
