** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=5e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=7e-6 W=44e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=5e-6 W=5e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=6e-6 W=15e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=3e-6 W=5e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=3e-6 W=328e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=15e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=3e-6 W=4e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=15e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=5e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=7e-6 W=22e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=129e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=5e-6 W=52e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=6e-6 W=207e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=5e-6 W=52e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=10e-6 W=10e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=10e-6 W=10e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 91 dB
** Power consumption: 3.98601 mW
** Area: 3949 (mu_m)^2
** Transit frequency: 3.83001 MHz
** Transit frequency with error factor: 3.82858 MHz
** Slew rate: 4.22995 V/mu_s
** Phase margin: 79.6412Â°
** CMRR: 98 dB
** negPSRR: 101 dB
** posPSRR: 96 dB
** VoutMax: 4.47001 V
** VoutMin: 0.260001 V
** VcmMax: 4.88001 V
** VcmMin: 1.44001 V


** Expected Currents: 
** NormalTransistorNmos: 7.84801 muA
** NormalTransistorNmos: 10.0071 muA
** NormalTransistorPmos: -110.374 muA
** NormalTransistorPmos: -4.90499 muA
** NormalTransistorPmos: -4.90599 muA
** NormalTransistorPmos: -4.90499 muA
** NormalTransistorPmos: -4.90599 muA
** NormalTransistorNmos: 9.80901 muA
** NormalTransistorNmos: 9.81001 muA
** NormalTransistorNmos: 4.90401 muA
** NormalTransistorNmos: 4.90401 muA
** NormalTransistorNmos: 649.152 muA
** NormalTransistorPmos: -649.151 muA
** DiodeTransistorNmos: 110.375 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -7.84899 muA
** DiodeTransistorPmos: -10.0079 muA


** Expected Voltages: 
** ibias: 0.670001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.90801  V
** outVoltageBiasXXnXX1: 0.862001  V
** outVoltageBiasXXpXX0: 4.01501  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.91001  V
** innerStageBias: 0.265001  V
** innerTransistorStack1Load1: 4.41201  V
** innerTransistorStack2Load1: 4.41201  V
** sourceTransconductance: 1.91901  V


.END