// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "08/29/2021 02:04:54"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clock,
	rst,
	ena,
	button1_val,
	button2_val,
	button1_sel,
	button2_sel,
	clkLED,
	m1_busy,
	m2_busy,
	slave_ready,
	display1_pin,
	display2_pin,
	display3_pin,
	display4_pin,
	display5_pin,
	display6_pin,
	display7_pin,
	display8_pin);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clock;
input 	rst;
input 	ena;
input 	button1_val;
input 	button2_val;
input 	button1_sel;
input 	button2_sel;
output 	clkLED;
output 	m1_busy;
output 	m2_busy;
output 	slave_ready;
output 	[6:0] display1_pin;
output 	[6:0] display2_pin;
output 	[6:0] display3_pin;
output 	[6:0] display4_pin;
output 	[6:0] display5_pin;
output 	[6:0] display6_pin;
output 	[6:0] display7_pin;
output 	[6:0] display8_pin;

// Design Ports Information
// clkLED	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1_busy	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2_busy	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_ready	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ena	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button1_val	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button1_sel	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button2_val	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button2_sel	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \CLK_DIV|Add0~0_combout ;
wire \CLK_DIV|count~0_combout ;
wire \ena~input_o ;
wire \CLK_DIV|Add0~1 ;
wire \CLK_DIV|Add0~2_combout ;
wire \CLK_DIV|Add0~3 ;
wire \CLK_DIV|Add0~4_combout ;
wire \CLK_DIV|Add0~5 ;
wire \CLK_DIV|Add0~6_combout ;
wire \CLK_DIV|Add0~7 ;
wire \CLK_DIV|Add0~8_combout ;
wire \CLK_DIV|Add0~9 ;
wire \CLK_DIV|Add0~10_combout ;
wire \CLK_DIV|Add0~11 ;
wire \CLK_DIV|Add0~12_combout ;
wire \CLK_DIV|Add0~13 ;
wire \CLK_DIV|Add0~14_combout ;
wire \CLK_DIV|count~1_combout ;
wire \CLK_DIV|Add0~15 ;
wire \CLK_DIV|Add0~16_combout ;
wire \CLK_DIV|Add0~17 ;
wire \CLK_DIV|Add0~18_combout ;
wire \CLK_DIV|Add0~19 ;
wire \CLK_DIV|Add0~20_combout ;
wire \CLK_DIV|Add0~21 ;
wire \CLK_DIV|Add0~22_combout ;
wire \CLK_DIV|Add0~23 ;
wire \CLK_DIV|Add0~24_combout ;
wire \CLK_DIV|count~2_combout ;
wire \CLK_DIV|Add0~25 ;
wire \CLK_DIV|Add0~26_combout ;
wire \CLK_DIV|count~3_combout ;
wire \CLK_DIV|Add0~27 ;
wire \CLK_DIV|Add0~28_combout ;
wire \CLK_DIV|count~4_combout ;
wire \CLK_DIV|Add0~29 ;
wire \CLK_DIV|Add0~30_combout ;
wire \CLK_DIV|count~5_combout ;
wire \CLK_DIV|Add0~31 ;
wire \CLK_DIV|Add0~32_combout ;
wire \CLK_DIV|Add0~33 ;
wire \CLK_DIV|Add0~34_combout ;
wire \CLK_DIV|count~6_combout ;
wire \CLK_DIV|Add0~35 ;
wire \CLK_DIV|Add0~36_combout ;
wire \CLK_DIV|Add0~37 ;
wire \CLK_DIV|Add0~38_combout ;
wire \CLK_DIV|count~7_combout ;
wire \CLK_DIV|Add0~39 ;
wire \CLK_DIV|Add0~40_combout ;
wire \CLK_DIV|count~8_combout ;
wire \CLK_DIV|Add0~41 ;
wire \CLK_DIV|Add0~42_combout ;
wire \CLK_DIV|count~9_combout ;
wire \CLK_DIV|Add0~43 ;
wire \CLK_DIV|Add0~44_combout ;
wire \CLK_DIV|count~10_combout ;
wire \CLK_DIV|Add0~45 ;
wire \CLK_DIV|Add0~46_combout ;
wire \CLK_DIV|count~11_combout ;
wire \CLK_DIV|Equal0~6_combout ;
wire \CLK_DIV|Equal0~2_combout ;
wire \CLK_DIV|Equal0~0_combout ;
wire \CLK_DIV|Equal0~1_combout ;
wire \CLK_DIV|Equal0~3_combout ;
wire \CLK_DIV|Equal0~4_combout ;
wire \CLK_DIV|Add0~47 ;
wire \CLK_DIV|Add0~48_combout ;
wire \CLK_DIV|Add0~49 ;
wire \CLK_DIV|Add0~50_combout ;
wire \CLK_DIV|count~12_combout ;
wire \CLK_DIV|Add0~51 ;
wire \CLK_DIV|Add0~52_combout ;
wire \CLK_DIV|Add0~53 ;
wire \CLK_DIV|Add0~54_combout ;
wire \CLK_DIV|Equal0~7_combout ;
wire \CLK_DIV|Equal0~5_combout ;
wire \CLK_DIV|Equal0~8_combout ;
wire \CLK_DIV|clk~0_combout ;
wire \CLK_DIV|clk~q ;
wire \CLK_DIV|clk~clkctrl_outclk ;
wire \button1_val~input_o ;
wire \MASTER1|BUTTON_EVENT1|Selector0~0_combout ;
wire \rst~input_o ;
wire \MASTER1|BUTTON_EVENT1|state.00~q ;
wire \button1_sel~input_o ;
wire \MASTER1|BUTTON_EVENT1|Selector2~0_combout ;
wire \MASTER1|BUTTON_EVENT1|Selector3~1_combout ;
wire \MASTER1|BUTTON_EVENT1|Selector3~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~34_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~41_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ;
wire \BUS|Bus_Arbiter1|arbiter_state~13_combout ;
wire \BUS|Bus_Arbiter1|Selector0~0_combout ;
wire \BUS|Bus_Arbiter1|slave_addr_state.00~q ;
wire \BUS|Bus_Arbiter1|rx_m1_slave[0]~0_combout ;
wire \BUS|Bus_Arbiter1|slave_addr_state.addr1~feeder_combout ;
wire \BUS|Bus_Arbiter1|slave_addr_state.addr1~q ;
wire \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder_combout ;
wire \BUS|Bus_Arbiter1|slave_addr_state.addr2~q ;
wire \BUS|Bus_Arbiter1|Selector1~0_combout ;
wire \BUS|Bus_Arbiter1|slave_sel_done~q ;
wire \BUS|Bus_Arbiter1|Selector3~0_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector6~0_combout ;
wire \BUS|Bus_Arbiter1|Selector6~1_combout ;
wire \BUS|Bus_Arbiter1|arbiter_busy~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~36_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~103_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ;
wire \button2_val~input_o ;
wire \MASTER2|BUTTON_EVENT1|Selector0~0_combout ;
wire \MASTER2|BUTTON_EVENT1|state.00~q ;
wire \MASTER2|BUTTON_EVENT1|Selector3~1_combout ;
wire \MASTER2|BUTTON_EVENT1|Selector3~0_combout ;
wire \button2_sel~input_o ;
wire \MASTER2|BUTTON_EVENT1|Selector2~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout ;
wire \BUS|Bus_Arbiter1|bus_grant[1]~feeder_combout ;
wire \BUS|Bus_Arbiter1|bus_grant[1]~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ;
wire \BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ;
wire \BUS|Bus_Arbiter1|rx_m2_slave[1]~feeder_combout ;
wire \BUS|Bus_Arbiter1|Selector12~0_combout ;
wire \BUS|Bus_Arbiter1|bus_grant[0]~1_combout ;
wire \BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder_combout ;
wire \BUS|Bus_Arbiter1|Selector13~0_combout ;
wire \BUS|Bus_mux1|m1_rx_data~1_combout ;
wire \BUS|Bus_mux1|m1_rx_data~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector44~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|master_ready~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ;
wire \BUS|Bus_mux1|m2_rx_data~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ;
wire \BUS|Bus_mux1|s2_master_valid~combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1]~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q ;
wire \SLAVE_2K1|SLAVE_PORT|read_en_in1~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|read_en_in1~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|read_en_in1~q ;
wire \SLAVE_2K1|SLAVE_PORT|read_en_in~combout ;
wire \SLAVE_2K1|SLAVE_PORT|Selector2~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|state.01~q ;
wire \SLAVE_2K1|SLAVE_PORT|Selector1~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|state.SPLIT~q ;
wire \SLAVE_2K1|SLAVE_PORT|Selector0~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|slave_valid~q ;
wire \BUS|Bus_mux1|m1_rx_data~0_combout ;
wire \BUS|Bus_mux1|m2_rx_data~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ;
wire \SLAVE_4K|SLAVE_PORT|read_en_in1~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3]~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~4_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~5_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7_combout ;
wire \BUS|Bus_mux1|s1_master_valid~0_combout ;
wire \BUS|Bus_mux1|s1_master_valid~combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~8_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|temp_signal~combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ;
wire \SLAVE_4K|SLAVE_PORT|read_en_in1~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|read_en_in1~q ;
wire \SLAVE_4K|SLAVE_PORT|read_en_in~combout ;
wire \SLAVE_4K|SLAVE_PORT|Selector2~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|state.01~q ;
wire \SLAVE_4K|SLAVE_PORT|Selector1~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|state.SPLIT~q ;
wire \SLAVE_4K|SLAVE_PORT|Selector0~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|slave_valid~q ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector44~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|master_ready~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ;
wire \BUS|Bus_mux1|m2_rx_data~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~10_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~6_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ;
wire \SLAVE_2K2|SLAVE_PORT|read_en_in1~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|read_en_in1~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|read_en_in1~q ;
wire \SLAVE_2K2|SLAVE_PORT|read_en_in~combout ;
wire \SLAVE_2K2|SLAVE_PORT|Selector2~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|state.01~q ;
wire \SLAVE_2K2|SLAVE_PORT|Selector1~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|state.SPLIT~q ;
wire \SLAVE_2K2|SLAVE_PORT|Selector0~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|slave_valid~q ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~93 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~7_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~8_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~5_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ;
wire \MASTER2|MASTER_PORT|trans_done~0_combout ;
wire \BUS|Bus_Arbiter1|Selector2~2_combout ;
wire \BUS|Bus_Arbiter1|m2_grant~0_combout ;
wire \BUS|Bus_Arbiter1|m2_grant~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ;
wire \SLAVE_4K|SLAVE_PORT|slave_ready~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~108_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~104_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~100_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~101_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~102_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~109_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~106_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~37 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~38_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~39 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~40_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~41 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~42_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~43 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~44_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~45 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~46_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~47 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~48_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~49 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~50_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~51 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~52_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~53 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~54_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~55 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~56_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~57 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~58_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~59 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~60_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~61 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~62_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~63 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~64_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~65 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~66_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~67 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~68_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~69 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~70_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~71 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~72_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~73 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~74_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~75 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~76_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~77 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~78_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~79 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~80_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~81 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~82_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~83 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~84_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~85 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~86_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~87 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~88_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~89 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~90_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~91 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~92_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~93 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~94_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~95 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~96_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~97 ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~98_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ;
wire \BUS|Bus_mux1|s3_master_valid~combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~36_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~38_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~39_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~37_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~42_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~43_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~108_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~35 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~45_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~46 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~47_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~48 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~49_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~50 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~51_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~52 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~53_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~54 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~55_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~56 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~57_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~58 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~59_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~60 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~61_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~62 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~63_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~64 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~65_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~66 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~67_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~68 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~69_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~70 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~71_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~72 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~73_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~74 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~75_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~76 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~77_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~78 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~79_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~80 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~81_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~82 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~83_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~84 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~85_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~86 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~87_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~88 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~89_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~90 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~91_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~92 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~93_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~94 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~95_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~96 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~97_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~98 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~99_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~100 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~101_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~102 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~103_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~104 ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~107_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~8_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~93 ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~6_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~5_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~7_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector43~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ;
wire \MASTER1|MASTER_PORT|trans_done~0_combout ;
wire \BUS|Bus_Arbiter1|Selector5~0_combout ;
wire \BUS|Bus_Arbiter1|Selector7~0_combout ;
wire \BUS|Bus_Arbiter1|Selector7~1_combout ;
wire \BUS|Bus_Arbiter1|Selector7~2_combout ;
wire \BUS|Bus_Arbiter1|bus_busy~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ;
wire \BUS|Bus_Arbiter1|Selector2~3_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector4~0_combout ;
wire \BUS|Bus_Arbiter1|Selector4~1_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector5~1_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector10~0_combout ;
wire \BUS|Bus_Arbiter1|m1_grant~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ;
wire \m1_button1~0_combout ;
wire \MASTER1|BUTTON_EVENT1|data_out[3]~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ;
wire \MASTER1|BUTTON_EVENT1|address[0]~feeder_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout ;
wire \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout ;
wire \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout ;
wire \DISPLAY7|display|io_seven[0]~0_combout ;
wire \DISPLAY7|display|io_seven[1]~1_combout ;
wire \DISPLAY7|display|io_seven[2]~2_combout ;
wire \DISPLAY7|display|io_seven[3]~3_combout ;
wire \DISPLAY7|display|io_seven[4]~4_combout ;
wire \DISPLAY7|display|io_seven[5]~5_combout ;
wire \DISPLAY7|display|io_seven[6]~6_combout ;
wire \DISPLAY8|display|io_seven[0]~0_combout ;
wire \DISPLAY8|display|io_seven[1]~1_combout ;
wire \DISPLAY8|display|io_seven[2]~2_combout ;
wire \DISPLAY8|display|io_seven[3]~3_combout ;
wire \DISPLAY8|display|io_seven[4]~4_combout ;
wire \DISPLAY8|display|io_seven[5]~5_combout ;
wire \DISPLAY8|display|io_seven[6]~6_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q ;
wire \SLAVE_4K|SLAVE_PORT|write_en_in1~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|write_en_in1~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|write_en_in1~q ;
wire \SLAVE_4K|SLAVE_PORT|write_en_in~combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ;
wire \m2_button1~0_combout ;
wire \MASTER2|BUTTON_EVENT1|data_out[3]~0_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ;
wire \MASTER2|BUTTON_EVENT1|address[0]~feeder_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ;
wire \BUS|Bus_mux1|s1_rx_data~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~3_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~2_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~4_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~5_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~6_combout ;
wire \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~1_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~3_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~2_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~4_combout ;
wire \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ;
wire \BUS|Bus_mux1|s1_rx_address~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~8_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~9_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~10_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~6_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3_combout ;
wire \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~4_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|write_en_in1~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|write_en_in1~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|write_en_in1~q ;
wire \SLAVE_2K1|SLAVE_PORT|write_en_in~combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \BUS|Bus_mux1|s2_rx_data~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6_combout ;
wire \BUS|Bus_mux1|s2_rx_address~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~3_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~4_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~5_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~6_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~7_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~8_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ;
wire \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|write_en_in1~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|write_en_in1~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|write_en_in1~q ;
wire \SLAVE_2K2|SLAVE_PORT|write_en_in~combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \BUS|Bus_mux1|s3_rx_data~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4_combout ;
wire \BUS|Bus_mux1|s3_rx_address~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~9_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~10_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~11_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~12_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~13_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ;
wire \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [31:0] \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count ;
wire [1:0] \BUS|Bus_Arbiter1|rx_m2_slave ;
wire [7:0] \MASTER2|BUTTON_EVENT1|data_out ;
wire [3:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [31:0] \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count ;
wire [7:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [3:0] \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter ;
wire [11:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [4:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [4:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [11:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [7:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [7:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [1:0] \MASTER1|BUTTON_EVENT1|instruction ;
wire [7:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [11:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [4:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [31:0] \MASTER1|MASTER_PORT|MASTER_IN_PORT|count ;
wire [31:0] \MASTER2|MASTER_PORT|MASTER_IN_PORT|count ;
wire [6:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [1:0] \BUS|Bus_Arbiter1|slave_sel ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [7:0] \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data ;
wire [1:0] \BUS|Bus_Arbiter1|bus_grant ;
wire [5:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [1:0] \BUS|Bus_Arbiter1|rx_m1_slave ;
wire [3:0] \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter ;
wire [3:0] \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter ;
wire [3:0] \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter ;
wire [11:0] \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address ;
wire [6:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [6:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter ;
wire [27:0] \CLK_DIV|count ;
wire [11:0] \MASTER1|BUTTON_EVENT1|address ;
wire [7:0] \MASTER1|BUTTON_EVENT1|data_out ;
wire [7:0] \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data ;
wire [1:0] \MASTER2|BUTTON_EVENT1|instruction ;
wire [3:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [11:0] \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address ;
wire [7:0] \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data ;
wire [11:0] \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address ;
wire [3:0] \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter ;
wire [11:0] \MASTER2|BUTTON_EVENT1|address ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [1:0] \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1];

assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];
assign \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1];

assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];
assign \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1];

assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];
assign \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1];

// Location: FF_X50_Y34_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y35_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y35_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \clkLED~output (
	.i(\CLK_DIV|clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clkLED),
	.obar());
// synopsys translate_off
defparam \clkLED~output .bus_hold = "false";
defparam \clkLED~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \m1_busy~output (
	.i(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m1_busy),
	.obar());
// synopsys translate_off
defparam \m1_busy~output .bus_hold = "false";
defparam \m1_busy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \m2_busy~output (
	.i(!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|temp_signal~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m2_busy),
	.obar());
// synopsys translate_off
defparam \m2_busy~output .bus_hold = "false";
defparam \m2_busy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \slave_ready~output (
	.i(\SLAVE_4K|SLAVE_PORT|slave_ready~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_ready),
	.obar());
// synopsys translate_off
defparam \slave_ready~output .bus_hold = "false";
defparam \slave_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \display1_pin[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[0]),
	.obar());
// synopsys translate_off
defparam \display1_pin[0]~output .bus_hold = "false";
defparam \display1_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \display1_pin[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[1]),
	.obar());
// synopsys translate_off
defparam \display1_pin[1]~output .bus_hold = "false";
defparam \display1_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \display1_pin[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[2]),
	.obar());
// synopsys translate_off
defparam \display1_pin[2]~output .bus_hold = "false";
defparam \display1_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \display1_pin[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[3]),
	.obar());
// synopsys translate_off
defparam \display1_pin[3]~output .bus_hold = "false";
defparam \display1_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \display1_pin[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[4]),
	.obar());
// synopsys translate_off
defparam \display1_pin[4]~output .bus_hold = "false";
defparam \display1_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \display1_pin[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[5]),
	.obar());
// synopsys translate_off
defparam \display1_pin[5]~output .bus_hold = "false";
defparam \display1_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \display1_pin[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1_pin[6]),
	.obar());
// synopsys translate_off
defparam \display1_pin[6]~output .bus_hold = "false";
defparam \display1_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \display2_pin[0]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[0]),
	.obar());
// synopsys translate_off
defparam \display2_pin[0]~output .bus_hold = "false";
defparam \display2_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \display2_pin[1]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[1]),
	.obar());
// synopsys translate_off
defparam \display2_pin[1]~output .bus_hold = "false";
defparam \display2_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \display2_pin[2]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[2]),
	.obar());
// synopsys translate_off
defparam \display2_pin[2]~output .bus_hold = "false";
defparam \display2_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \display2_pin[3]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[3]),
	.obar());
// synopsys translate_off
defparam \display2_pin[3]~output .bus_hold = "false";
defparam \display2_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \display2_pin[4]~output (
	.i(!\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[4]),
	.obar());
// synopsys translate_off
defparam \display2_pin[4]~output .bus_hold = "false";
defparam \display2_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \display2_pin[5]~output (
	.i(!\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[5]),
	.obar());
// synopsys translate_off
defparam \display2_pin[5]~output .bus_hold = "false";
defparam \display2_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \display2_pin[6]~output (
	.i(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2_pin[6]),
	.obar());
// synopsys translate_off
defparam \display2_pin[6]~output .bus_hold = "false";
defparam \display2_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \display3_pin[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[0]),
	.obar());
// synopsys translate_off
defparam \display3_pin[0]~output .bus_hold = "false";
defparam \display3_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \display3_pin[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[1]),
	.obar());
// synopsys translate_off
defparam \display3_pin[1]~output .bus_hold = "false";
defparam \display3_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \display3_pin[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[2]),
	.obar());
// synopsys translate_off
defparam \display3_pin[2]~output .bus_hold = "false";
defparam \display3_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \display3_pin[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[3]),
	.obar());
// synopsys translate_off
defparam \display3_pin[3]~output .bus_hold = "false";
defparam \display3_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \display3_pin[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[4]),
	.obar());
// synopsys translate_off
defparam \display3_pin[4]~output .bus_hold = "false";
defparam \display3_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \display3_pin[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[5]),
	.obar());
// synopsys translate_off
defparam \display3_pin[5]~output .bus_hold = "false";
defparam \display3_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \display3_pin[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3_pin[6]),
	.obar());
// synopsys translate_off
defparam \display3_pin[6]~output .bus_hold = "false";
defparam \display3_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \display4_pin[0]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[0]),
	.obar());
// synopsys translate_off
defparam \display4_pin[0]~output .bus_hold = "false";
defparam \display4_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \display4_pin[1]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[1]),
	.obar());
// synopsys translate_off
defparam \display4_pin[1]~output .bus_hold = "false";
defparam \display4_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \display4_pin[2]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[2]),
	.obar());
// synopsys translate_off
defparam \display4_pin[2]~output .bus_hold = "false";
defparam \display4_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \display4_pin[3]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[3]),
	.obar());
// synopsys translate_off
defparam \display4_pin[3]~output .bus_hold = "false";
defparam \display4_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \display4_pin[4]~output (
	.i(!\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[4]),
	.obar());
// synopsys translate_off
defparam \display4_pin[4]~output .bus_hold = "false";
defparam \display4_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \display4_pin[5]~output (
	.i(!\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[5]),
	.obar());
// synopsys translate_off
defparam \display4_pin[5]~output .bus_hold = "false";
defparam \display4_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \display4_pin[6]~output (
	.i(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4_pin[6]),
	.obar());
// synopsys translate_off
defparam \display4_pin[6]~output .bus_hold = "false";
defparam \display4_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \display5_pin[0]~output (
	.i(!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[0]),
	.obar());
// synopsys translate_off
defparam \display5_pin[0]~output .bus_hold = "false";
defparam \display5_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \display5_pin[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[1]),
	.obar());
// synopsys translate_off
defparam \display5_pin[1]~output .bus_hold = "false";
defparam \display5_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \display5_pin[2]~output (
	.i(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[2]),
	.obar());
// synopsys translate_off
defparam \display5_pin[2]~output .bus_hold = "false";
defparam \display5_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \display5_pin[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[3]),
	.obar());
// synopsys translate_off
defparam \display5_pin[3]~output .bus_hold = "false";
defparam \display5_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \display5_pin[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[4]),
	.obar());
// synopsys translate_off
defparam \display5_pin[4]~output .bus_hold = "false";
defparam \display5_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \display5_pin[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[5]),
	.obar());
// synopsys translate_off
defparam \display5_pin[5]~output .bus_hold = "false";
defparam \display5_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \display5_pin[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5_pin[6]),
	.obar());
// synopsys translate_off
defparam \display5_pin[6]~output .bus_hold = "false";
defparam \display5_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \display6_pin[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[0]),
	.obar());
// synopsys translate_off
defparam \display6_pin[0]~output .bus_hold = "false";
defparam \display6_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \display6_pin[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[1]),
	.obar());
// synopsys translate_off
defparam \display6_pin[1]~output .bus_hold = "false";
defparam \display6_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \display6_pin[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[2]),
	.obar());
// synopsys translate_off
defparam \display6_pin[2]~output .bus_hold = "false";
defparam \display6_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \display6_pin[3]~output (
	.i(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[3]),
	.obar());
// synopsys translate_off
defparam \display6_pin[3]~output .bus_hold = "false";
defparam \display6_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \display6_pin[4]~output (
	.i(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[4]),
	.obar());
// synopsys translate_off
defparam \display6_pin[4]~output .bus_hold = "false";
defparam \display6_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \display6_pin[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[5]),
	.obar());
// synopsys translate_off
defparam \display6_pin[5]~output .bus_hold = "false";
defparam \display6_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \display6_pin[6]~output (
	.i(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display6_pin[6]),
	.obar());
// synopsys translate_off
defparam \display6_pin[6]~output .bus_hold = "false";
defparam \display6_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \display7_pin[0]~output (
	.i(\DISPLAY7|display|io_seven[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[0]),
	.obar());
// synopsys translate_off
defparam \display7_pin[0]~output .bus_hold = "false";
defparam \display7_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \display7_pin[1]~output (
	.i(\DISPLAY7|display|io_seven[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[1]),
	.obar());
// synopsys translate_off
defparam \display7_pin[1]~output .bus_hold = "false";
defparam \display7_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \display7_pin[2]~output (
	.i(!\DISPLAY7|display|io_seven[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[2]),
	.obar());
// synopsys translate_off
defparam \display7_pin[2]~output .bus_hold = "false";
defparam \display7_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \display7_pin[3]~output (
	.i(\DISPLAY7|display|io_seven[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[3]),
	.obar());
// synopsys translate_off
defparam \display7_pin[3]~output .bus_hold = "false";
defparam \display7_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \display7_pin[4]~output (
	.i(\DISPLAY7|display|io_seven[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[4]),
	.obar());
// synopsys translate_off
defparam \display7_pin[4]~output .bus_hold = "false";
defparam \display7_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \display7_pin[5]~output (
	.i(\DISPLAY7|display|io_seven[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[5]),
	.obar());
// synopsys translate_off
defparam \display7_pin[5]~output .bus_hold = "false";
defparam \display7_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \display7_pin[6]~output (
	.i(!\DISPLAY7|display|io_seven[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display7_pin[6]),
	.obar());
// synopsys translate_off
defparam \display7_pin[6]~output .bus_hold = "false";
defparam \display7_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \display8_pin[0]~output (
	.i(\DISPLAY8|display|io_seven[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[0]),
	.obar());
// synopsys translate_off
defparam \display8_pin[0]~output .bus_hold = "false";
defparam \display8_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \display8_pin[1]~output (
	.i(\DISPLAY8|display|io_seven[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[1]),
	.obar());
// synopsys translate_off
defparam \display8_pin[1]~output .bus_hold = "false";
defparam \display8_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \display8_pin[2]~output (
	.i(!\DISPLAY8|display|io_seven[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[2]),
	.obar());
// synopsys translate_off
defparam \display8_pin[2]~output .bus_hold = "false";
defparam \display8_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \display8_pin[3]~output (
	.i(\DISPLAY8|display|io_seven[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[3]),
	.obar());
// synopsys translate_off
defparam \display8_pin[3]~output .bus_hold = "false";
defparam \display8_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \display8_pin[4]~output (
	.i(\DISPLAY8|display|io_seven[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[4]),
	.obar());
// synopsys translate_off
defparam \display8_pin[4]~output .bus_hold = "false";
defparam \display8_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \display8_pin[5]~output (
	.i(\DISPLAY8|display|io_seven[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[5]),
	.obar());
// synopsys translate_off
defparam \display8_pin[5]~output .bus_hold = "false";
defparam \display8_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \display8_pin[6]~output (
	.i(!\DISPLAY8|display|io_seven[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display8_pin[6]),
	.obar());
// synopsys translate_off
defparam \display8_pin[6]~output .bus_hold = "false";
defparam \display8_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N4
cycloneive_lcell_comb \CLK_DIV|Add0~0 (
// Equation(s):
// \CLK_DIV|Add0~0_combout  = \CLK_DIV|count [0] $ (VCC)
// \CLK_DIV|Add0~1  = CARRY(\CLK_DIV|count [0])

	.dataa(\CLK_DIV|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CLK_DIV|Add0~0_combout ),
	.cout(\CLK_DIV|Add0~1 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~0 .lut_mask = 16'h55AA;
defparam \CLK_DIV|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N2
cycloneive_lcell_comb \CLK_DIV|count~0 (
// Equation(s):
// \CLK_DIV|count~0_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Equal0~8_combout ),
	.datad(\CLK_DIV|Add0~0_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~0 .lut_mask = 16'h0F00;
defparam \CLK_DIV|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \ena~input (
	.i(ena),
	.ibar(gnd),
	.o(\ena~input_o ));
// synopsys translate_off
defparam \ena~input .bus_hold = "false";
defparam \ena~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y16_N3
dffeas \CLK_DIV|count[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[0] .is_wysiwyg = "true";
defparam \CLK_DIV|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N6
cycloneive_lcell_comb \CLK_DIV|Add0~2 (
// Equation(s):
// \CLK_DIV|Add0~2_combout  = (\CLK_DIV|count [1] & (!\CLK_DIV|Add0~1 )) # (!\CLK_DIV|count [1] & ((\CLK_DIV|Add0~1 ) # (GND)))
// \CLK_DIV|Add0~3  = CARRY((!\CLK_DIV|Add0~1 ) # (!\CLK_DIV|count [1]))

	.dataa(\CLK_DIV|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~1 ),
	.combout(\CLK_DIV|Add0~2_combout ),
	.cout(\CLK_DIV|Add0~3 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~2 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y16_N7
dffeas \CLK_DIV|count[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[1] .is_wysiwyg = "true";
defparam \CLK_DIV|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N8
cycloneive_lcell_comb \CLK_DIV|Add0~4 (
// Equation(s):
// \CLK_DIV|Add0~4_combout  = (\CLK_DIV|count [2] & (\CLK_DIV|Add0~3  $ (GND))) # (!\CLK_DIV|count [2] & (!\CLK_DIV|Add0~3  & VCC))
// \CLK_DIV|Add0~5  = CARRY((\CLK_DIV|count [2] & !\CLK_DIV|Add0~3 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~3 ),
	.combout(\CLK_DIV|Add0~4_combout ),
	.cout(\CLK_DIV|Add0~5 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~4 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y16_N9
dffeas \CLK_DIV|count[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[2] .is_wysiwyg = "true";
defparam \CLK_DIV|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N10
cycloneive_lcell_comb \CLK_DIV|Add0~6 (
// Equation(s):
// \CLK_DIV|Add0~6_combout  = (\CLK_DIV|count [3] & (!\CLK_DIV|Add0~5 )) # (!\CLK_DIV|count [3] & ((\CLK_DIV|Add0~5 ) # (GND)))
// \CLK_DIV|Add0~7  = CARRY((!\CLK_DIV|Add0~5 ) # (!\CLK_DIV|count [3]))

	.dataa(\CLK_DIV|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~5 ),
	.combout(\CLK_DIV|Add0~6_combout ),
	.cout(\CLK_DIV|Add0~7 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~6 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y16_N11
dffeas \CLK_DIV|count[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[3] .is_wysiwyg = "true";
defparam \CLK_DIV|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N12
cycloneive_lcell_comb \CLK_DIV|Add0~8 (
// Equation(s):
// \CLK_DIV|Add0~8_combout  = (\CLK_DIV|count [4] & (\CLK_DIV|Add0~7  $ (GND))) # (!\CLK_DIV|count [4] & (!\CLK_DIV|Add0~7  & VCC))
// \CLK_DIV|Add0~9  = CARRY((\CLK_DIV|count [4] & !\CLK_DIV|Add0~7 ))

	.dataa(\CLK_DIV|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~7 ),
	.combout(\CLK_DIV|Add0~8_combout ),
	.cout(\CLK_DIV|Add0~9 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~8 .lut_mask = 16'hA50A;
defparam \CLK_DIV|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y16_N13
dffeas \CLK_DIV|count[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[4] .is_wysiwyg = "true";
defparam \CLK_DIV|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N14
cycloneive_lcell_comb \CLK_DIV|Add0~10 (
// Equation(s):
// \CLK_DIV|Add0~10_combout  = (\CLK_DIV|count [5] & (!\CLK_DIV|Add0~9 )) # (!\CLK_DIV|count [5] & ((\CLK_DIV|Add0~9 ) # (GND)))
// \CLK_DIV|Add0~11  = CARRY((!\CLK_DIV|Add0~9 ) # (!\CLK_DIV|count [5]))

	.dataa(gnd),
	.datab(\CLK_DIV|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~9 ),
	.combout(\CLK_DIV|Add0~10_combout ),
	.cout(\CLK_DIV|Add0~11 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~10 .lut_mask = 16'h3C3F;
defparam \CLK_DIV|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y16_N15
dffeas \CLK_DIV|count[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[5] .is_wysiwyg = "true";
defparam \CLK_DIV|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N16
cycloneive_lcell_comb \CLK_DIV|Add0~12 (
// Equation(s):
// \CLK_DIV|Add0~12_combout  = (\CLK_DIV|count [6] & (\CLK_DIV|Add0~11  $ (GND))) # (!\CLK_DIV|count [6] & (!\CLK_DIV|Add0~11  & VCC))
// \CLK_DIV|Add0~13  = CARRY((\CLK_DIV|count [6] & !\CLK_DIV|Add0~11 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~11 ),
	.combout(\CLK_DIV|Add0~12_combout ),
	.cout(\CLK_DIV|Add0~13 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~12 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y16_N17
dffeas \CLK_DIV|count[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[6] .is_wysiwyg = "true";
defparam \CLK_DIV|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N18
cycloneive_lcell_comb \CLK_DIV|Add0~14 (
// Equation(s):
// \CLK_DIV|Add0~14_combout  = (\CLK_DIV|count [7] & (!\CLK_DIV|Add0~13 )) # (!\CLK_DIV|count [7] & ((\CLK_DIV|Add0~13 ) # (GND)))
// \CLK_DIV|Add0~15  = CARRY((!\CLK_DIV|Add0~13 ) # (!\CLK_DIV|count [7]))

	.dataa(\CLK_DIV|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~13 ),
	.combout(\CLK_DIV|Add0~14_combout ),
	.cout(\CLK_DIV|Add0~15 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~14 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N12
cycloneive_lcell_comb \CLK_DIV|count~1 (
// Equation(s):
// \CLK_DIV|count~1_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Equal0~8_combout ),
	.datad(\CLK_DIV|Add0~14_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~1 .lut_mask = 16'h0F00;
defparam \CLK_DIV|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y16_N13
dffeas \CLK_DIV|count[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[7] .is_wysiwyg = "true";
defparam \CLK_DIV|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N20
cycloneive_lcell_comb \CLK_DIV|Add0~16 (
// Equation(s):
// \CLK_DIV|Add0~16_combout  = (\CLK_DIV|count [8] & (\CLK_DIV|Add0~15  $ (GND))) # (!\CLK_DIV|count [8] & (!\CLK_DIV|Add0~15  & VCC))
// \CLK_DIV|Add0~17  = CARRY((\CLK_DIV|count [8] & !\CLK_DIV|Add0~15 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~15 ),
	.combout(\CLK_DIV|Add0~16_combout ),
	.cout(\CLK_DIV|Add0~17 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~16 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y16_N21
dffeas \CLK_DIV|count[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[8] .is_wysiwyg = "true";
defparam \CLK_DIV|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N22
cycloneive_lcell_comb \CLK_DIV|Add0~18 (
// Equation(s):
// \CLK_DIV|Add0~18_combout  = (\CLK_DIV|count [9] & (!\CLK_DIV|Add0~17 )) # (!\CLK_DIV|count [9] & ((\CLK_DIV|Add0~17 ) # (GND)))
// \CLK_DIV|Add0~19  = CARRY((!\CLK_DIV|Add0~17 ) # (!\CLK_DIV|count [9]))

	.dataa(\CLK_DIV|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~17 ),
	.combout(\CLK_DIV|Add0~18_combout ),
	.cout(\CLK_DIV|Add0~19 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~18 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y16_N23
dffeas \CLK_DIV|count[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[9] .is_wysiwyg = "true";
defparam \CLK_DIV|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N24
cycloneive_lcell_comb \CLK_DIV|Add0~20 (
// Equation(s):
// \CLK_DIV|Add0~20_combout  = (\CLK_DIV|count [10] & (\CLK_DIV|Add0~19  $ (GND))) # (!\CLK_DIV|count [10] & (!\CLK_DIV|Add0~19  & VCC))
// \CLK_DIV|Add0~21  = CARRY((\CLK_DIV|count [10] & !\CLK_DIV|Add0~19 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~19 ),
	.combout(\CLK_DIV|Add0~20_combout ),
	.cout(\CLK_DIV|Add0~21 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~20 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y16_N25
dffeas \CLK_DIV|count[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[10] .is_wysiwyg = "true";
defparam \CLK_DIV|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N26
cycloneive_lcell_comb \CLK_DIV|Add0~22 (
// Equation(s):
// \CLK_DIV|Add0~22_combout  = (\CLK_DIV|count [11] & (!\CLK_DIV|Add0~21 )) # (!\CLK_DIV|count [11] & ((\CLK_DIV|Add0~21 ) # (GND)))
// \CLK_DIV|Add0~23  = CARRY((!\CLK_DIV|Add0~21 ) # (!\CLK_DIV|count [11]))

	.dataa(\CLK_DIV|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~21 ),
	.combout(\CLK_DIV|Add0~22_combout ),
	.cout(\CLK_DIV|Add0~23 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~22 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y16_N27
dffeas \CLK_DIV|count[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[11] .is_wysiwyg = "true";
defparam \CLK_DIV|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N28
cycloneive_lcell_comb \CLK_DIV|Add0~24 (
// Equation(s):
// \CLK_DIV|Add0~24_combout  = (\CLK_DIV|count [12] & (\CLK_DIV|Add0~23  $ (GND))) # (!\CLK_DIV|count [12] & (!\CLK_DIV|Add0~23  & VCC))
// \CLK_DIV|Add0~25  = CARRY((\CLK_DIV|count [12] & !\CLK_DIV|Add0~23 ))

	.dataa(\CLK_DIV|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~23 ),
	.combout(\CLK_DIV|Add0~24_combout ),
	.cout(\CLK_DIV|Add0~25 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~24 .lut_mask = 16'hA50A;
defparam \CLK_DIV|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N16
cycloneive_lcell_comb \CLK_DIV|count~2 (
// Equation(s):
// \CLK_DIV|count~2_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Equal0~8_combout ),
	.datad(\CLK_DIV|Add0~24_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~2 .lut_mask = 16'h0F00;
defparam \CLK_DIV|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y16_N17
dffeas \CLK_DIV|count[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[12] .is_wysiwyg = "true";
defparam \CLK_DIV|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N30
cycloneive_lcell_comb \CLK_DIV|Add0~26 (
// Equation(s):
// \CLK_DIV|Add0~26_combout  = (\CLK_DIV|count [13] & (!\CLK_DIV|Add0~25 )) # (!\CLK_DIV|count [13] & ((\CLK_DIV|Add0~25 ) # (GND)))
// \CLK_DIV|Add0~27  = CARRY((!\CLK_DIV|Add0~25 ) # (!\CLK_DIV|count [13]))

	.dataa(\CLK_DIV|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~25 ),
	.combout(\CLK_DIV|Add0~26_combout ),
	.cout(\CLK_DIV|Add0~27 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~26 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N26
cycloneive_lcell_comb \CLK_DIV|count~3 (
// Equation(s):
// \CLK_DIV|count~3_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~26_combout )

	.dataa(gnd),
	.datab(\CLK_DIV|Equal0~8_combout ),
	.datac(\CLK_DIV|Add0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CLK_DIV|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~3 .lut_mask = 16'h3030;
defparam \CLK_DIV|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y16_N27
dffeas \CLK_DIV|count[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[13] .is_wysiwyg = "true";
defparam \CLK_DIV|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N0
cycloneive_lcell_comb \CLK_DIV|Add0~28 (
// Equation(s):
// \CLK_DIV|Add0~28_combout  = (\CLK_DIV|count [14] & (\CLK_DIV|Add0~27  $ (GND))) # (!\CLK_DIV|count [14] & (!\CLK_DIV|Add0~27  & VCC))
// \CLK_DIV|Add0~29  = CARRY((\CLK_DIV|count [14] & !\CLK_DIV|Add0~27 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~27 ),
	.combout(\CLK_DIV|Add0~28_combout ),
	.cout(\CLK_DIV|Add0~29 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~28 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N24
cycloneive_lcell_comb \CLK_DIV|count~4 (
// Equation(s):
// \CLK_DIV|count~4_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~28_combout )

	.dataa(\CLK_DIV|Equal0~8_combout ),
	.datab(gnd),
	.datac(\CLK_DIV|Add0~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CLK_DIV|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~4 .lut_mask = 16'h5050;
defparam \CLK_DIV|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y15_N25
dffeas \CLK_DIV|count[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[14] .is_wysiwyg = "true";
defparam \CLK_DIV|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N2
cycloneive_lcell_comb \CLK_DIV|Add0~30 (
// Equation(s):
// \CLK_DIV|Add0~30_combout  = (\CLK_DIV|count [15] & (!\CLK_DIV|Add0~29 )) # (!\CLK_DIV|count [15] & ((\CLK_DIV|Add0~29 ) # (GND)))
// \CLK_DIV|Add0~31  = CARRY((!\CLK_DIV|Add0~29 ) # (!\CLK_DIV|count [15]))

	.dataa(\CLK_DIV|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~29 ),
	.combout(\CLK_DIV|Add0~30_combout ),
	.cout(\CLK_DIV|Add0~31 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~30 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N26
cycloneive_lcell_comb \CLK_DIV|count~5 (
// Equation(s):
// \CLK_DIV|count~5_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Equal0~8_combout ),
	.datad(\CLK_DIV|Add0~30_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~5 .lut_mask = 16'h0F00;
defparam \CLK_DIV|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y15_N27
dffeas \CLK_DIV|count[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[15] .is_wysiwyg = "true";
defparam \CLK_DIV|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N4
cycloneive_lcell_comb \CLK_DIV|Add0~32 (
// Equation(s):
// \CLK_DIV|Add0~32_combout  = (\CLK_DIV|count [16] & (\CLK_DIV|Add0~31  $ (GND))) # (!\CLK_DIV|count [16] & (!\CLK_DIV|Add0~31  & VCC))
// \CLK_DIV|Add0~33  = CARRY((\CLK_DIV|count [16] & !\CLK_DIV|Add0~31 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~31 ),
	.combout(\CLK_DIV|Add0~32_combout ),
	.cout(\CLK_DIV|Add0~33 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~32 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y15_N5
dffeas \CLK_DIV|count[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[16] .is_wysiwyg = "true";
defparam \CLK_DIV|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N6
cycloneive_lcell_comb \CLK_DIV|Add0~34 (
// Equation(s):
// \CLK_DIV|Add0~34_combout  = (\CLK_DIV|count [17] & (!\CLK_DIV|Add0~33 )) # (!\CLK_DIV|count [17] & ((\CLK_DIV|Add0~33 ) # (GND)))
// \CLK_DIV|Add0~35  = CARRY((!\CLK_DIV|Add0~33 ) # (!\CLK_DIV|count [17]))

	.dataa(\CLK_DIV|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~33 ),
	.combout(\CLK_DIV|Add0~34_combout ),
	.cout(\CLK_DIV|Add0~35 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~34 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N14
cycloneive_lcell_comb \CLK_DIV|count~6 (
// Equation(s):
// \CLK_DIV|count~6_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Equal0~8_combout ),
	.datad(\CLK_DIV|Add0~34_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~6 .lut_mask = 16'h0F00;
defparam \CLK_DIV|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y15_N15
dffeas \CLK_DIV|count[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[17] .is_wysiwyg = "true";
defparam \CLK_DIV|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N8
cycloneive_lcell_comb \CLK_DIV|Add0~36 (
// Equation(s):
// \CLK_DIV|Add0~36_combout  = (\CLK_DIV|count [18] & (\CLK_DIV|Add0~35  $ (GND))) # (!\CLK_DIV|count [18] & (!\CLK_DIV|Add0~35  & VCC))
// \CLK_DIV|Add0~37  = CARRY((\CLK_DIV|count [18] & !\CLK_DIV|Add0~35 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~35 ),
	.combout(\CLK_DIV|Add0~36_combout ),
	.cout(\CLK_DIV|Add0~37 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~36 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y15_N9
dffeas \CLK_DIV|count[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[18] .is_wysiwyg = "true";
defparam \CLK_DIV|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N10
cycloneive_lcell_comb \CLK_DIV|Add0~38 (
// Equation(s):
// \CLK_DIV|Add0~38_combout  = (\CLK_DIV|count [19] & (!\CLK_DIV|Add0~37 )) # (!\CLK_DIV|count [19] & ((\CLK_DIV|Add0~37 ) # (GND)))
// \CLK_DIV|Add0~39  = CARRY((!\CLK_DIV|Add0~37 ) # (!\CLK_DIV|count [19]))

	.dataa(\CLK_DIV|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~37 ),
	.combout(\CLK_DIV|Add0~38_combout ),
	.cout(\CLK_DIV|Add0~39 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~38 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N8
cycloneive_lcell_comb \CLK_DIV|count~7 (
// Equation(s):
// \CLK_DIV|count~7_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~38_combout )

	.dataa(\CLK_DIV|Equal0~8_combout ),
	.datab(gnd),
	.datac(\CLK_DIV|Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CLK_DIV|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~7 .lut_mask = 16'h5050;
defparam \CLK_DIV|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y15_N9
dffeas \CLK_DIV|count[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[19] .is_wysiwyg = "true";
defparam \CLK_DIV|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N12
cycloneive_lcell_comb \CLK_DIV|Add0~40 (
// Equation(s):
// \CLK_DIV|Add0~40_combout  = (\CLK_DIV|count [20] & (\CLK_DIV|Add0~39  $ (GND))) # (!\CLK_DIV|count [20] & (!\CLK_DIV|Add0~39  & VCC))
// \CLK_DIV|Add0~41  = CARRY((\CLK_DIV|count [20] & !\CLK_DIV|Add0~39 ))

	.dataa(\CLK_DIV|count [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~39 ),
	.combout(\CLK_DIV|Add0~40_combout ),
	.cout(\CLK_DIV|Add0~41 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~40 .lut_mask = 16'hA50A;
defparam \CLK_DIV|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N2
cycloneive_lcell_comb \CLK_DIV|count~8 (
// Equation(s):
// \CLK_DIV|count~8_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~40_combout )

	.dataa(\CLK_DIV|Equal0~8_combout ),
	.datab(gnd),
	.datac(\CLK_DIV|Add0~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CLK_DIV|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~8 .lut_mask = 16'h5050;
defparam \CLK_DIV|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y15_N3
dffeas \CLK_DIV|count[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[20] .is_wysiwyg = "true";
defparam \CLK_DIV|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N14
cycloneive_lcell_comb \CLK_DIV|Add0~42 (
// Equation(s):
// \CLK_DIV|Add0~42_combout  = (\CLK_DIV|count [21] & (!\CLK_DIV|Add0~41 )) # (!\CLK_DIV|count [21] & ((\CLK_DIV|Add0~41 ) # (GND)))
// \CLK_DIV|Add0~43  = CARRY((!\CLK_DIV|Add0~41 ) # (!\CLK_DIV|count [21]))

	.dataa(\CLK_DIV|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~41 ),
	.combout(\CLK_DIV|Add0~42_combout ),
	.cout(\CLK_DIV|Add0~43 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~42 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N12
cycloneive_lcell_comb \CLK_DIV|count~9 (
// Equation(s):
// \CLK_DIV|count~9_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~42_combout )

	.dataa(\CLK_DIV|Equal0~8_combout ),
	.datab(gnd),
	.datac(\CLK_DIV|Add0~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CLK_DIV|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~9 .lut_mask = 16'h5050;
defparam \CLK_DIV|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y15_N13
dffeas \CLK_DIV|count[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[21] .is_wysiwyg = "true";
defparam \CLK_DIV|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N16
cycloneive_lcell_comb \CLK_DIV|Add0~44 (
// Equation(s):
// \CLK_DIV|Add0~44_combout  = (\CLK_DIV|count [22] & (\CLK_DIV|Add0~43  $ (GND))) # (!\CLK_DIV|count [22] & (!\CLK_DIV|Add0~43  & VCC))
// \CLK_DIV|Add0~45  = CARRY((\CLK_DIV|count [22] & !\CLK_DIV|Add0~43 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~43 ),
	.combout(\CLK_DIV|Add0~44_combout ),
	.cout(\CLK_DIV|Add0~45 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~44 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N6
cycloneive_lcell_comb \CLK_DIV|count~10 (
// Equation(s):
// \CLK_DIV|count~10_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Equal0~8_combout ),
	.datad(\CLK_DIV|Add0~44_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~10 .lut_mask = 16'h0F00;
defparam \CLK_DIV|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y15_N7
dffeas \CLK_DIV|count[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[22] .is_wysiwyg = "true";
defparam \CLK_DIV|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N18
cycloneive_lcell_comb \CLK_DIV|Add0~46 (
// Equation(s):
// \CLK_DIV|Add0~46_combout  = (\CLK_DIV|count [23] & (!\CLK_DIV|Add0~45 )) # (!\CLK_DIV|count [23] & ((\CLK_DIV|Add0~45 ) # (GND)))
// \CLK_DIV|Add0~47  = CARRY((!\CLK_DIV|Add0~45 ) # (!\CLK_DIV|count [23]))

	.dataa(\CLK_DIV|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~45 ),
	.combout(\CLK_DIV|Add0~46_combout ),
	.cout(\CLK_DIV|Add0~47 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~46 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N0
cycloneive_lcell_comb \CLK_DIV|count~11 (
// Equation(s):
// \CLK_DIV|count~11_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Equal0~8_combout ),
	.datad(\CLK_DIV|Add0~46_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~11_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~11 .lut_mask = 16'h0F00;
defparam \CLK_DIV|count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y15_N1
dffeas \CLK_DIV|count[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[23] .is_wysiwyg = "true";
defparam \CLK_DIV|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N10
cycloneive_lcell_comb \CLK_DIV|Equal0~6 (
// Equation(s):
// \CLK_DIV|Equal0~6_combout  = (\CLK_DIV|count [21] & (\CLK_DIV|count [23] & (\CLK_DIV|count [22] & \CLK_DIV|count [20])))

	.dataa(\CLK_DIV|count [21]),
	.datab(\CLK_DIV|count [23]),
	.datac(\CLK_DIV|count [22]),
	.datad(\CLK_DIV|count [20]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~6 .lut_mask = 16'h8000;
defparam \CLK_DIV|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N6
cycloneive_lcell_comb \CLK_DIV|Equal0~2 (
// Equation(s):
// \CLK_DIV|Equal0~2_combout  = (!\CLK_DIV|count [10] & (!\CLK_DIV|count [9] & (!\CLK_DIV|count [8] & !\CLK_DIV|count [11])))

	.dataa(\CLK_DIV|count [10]),
	.datab(\CLK_DIV|count [9]),
	.datac(\CLK_DIV|count [8]),
	.datad(\CLK_DIV|count [11]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~2 .lut_mask = 16'h0001;
defparam \CLK_DIV|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N0
cycloneive_lcell_comb \CLK_DIV|Equal0~0 (
// Equation(s):
// \CLK_DIV|Equal0~0_combout  = (!\CLK_DIV|count [3] & (!\CLK_DIV|count [1] & (!\CLK_DIV|count [2] & !\CLK_DIV|count [0])))

	.dataa(\CLK_DIV|count [3]),
	.datab(\CLK_DIV|count [1]),
	.datac(\CLK_DIV|count [2]),
	.datad(\CLK_DIV|count [0]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~0 .lut_mask = 16'h0001;
defparam \CLK_DIV|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N2
cycloneive_lcell_comb \CLK_DIV|Equal0~1 (
// Equation(s):
// \CLK_DIV|Equal0~1_combout  = (\CLK_DIV|count [7] & (!\CLK_DIV|count [6] & (!\CLK_DIV|count [5] & !\CLK_DIV|count [4])))

	.dataa(\CLK_DIV|count [7]),
	.datab(\CLK_DIV|count [6]),
	.datac(\CLK_DIV|count [5]),
	.datad(\CLK_DIV|count [4]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~1 .lut_mask = 16'h0002;
defparam \CLK_DIV|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N4
cycloneive_lcell_comb \CLK_DIV|Equal0~3 (
// Equation(s):
// \CLK_DIV|Equal0~3_combout  = (\CLK_DIV|count [15] & (\CLK_DIV|count [14] & (\CLK_DIV|count [12] & \CLK_DIV|count [13])))

	.dataa(\CLK_DIV|count [15]),
	.datab(\CLK_DIV|count [14]),
	.datac(\CLK_DIV|count [12]),
	.datad(\CLK_DIV|count [13]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~3 .lut_mask = 16'h8000;
defparam \CLK_DIV|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N4
cycloneive_lcell_comb \CLK_DIV|Equal0~4 (
// Equation(s):
// \CLK_DIV|Equal0~4_combout  = (\CLK_DIV|Equal0~2_combout  & (\CLK_DIV|Equal0~0_combout  & (\CLK_DIV|Equal0~1_combout  & \CLK_DIV|Equal0~3_combout )))

	.dataa(\CLK_DIV|Equal0~2_combout ),
	.datab(\CLK_DIV|Equal0~0_combout ),
	.datac(\CLK_DIV|Equal0~1_combout ),
	.datad(\CLK_DIV|Equal0~3_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~4 .lut_mask = 16'h8000;
defparam \CLK_DIV|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N20
cycloneive_lcell_comb \CLK_DIV|Add0~48 (
// Equation(s):
// \CLK_DIV|Add0~48_combout  = (\CLK_DIV|count [24] & (\CLK_DIV|Add0~47  $ (GND))) # (!\CLK_DIV|count [24] & (!\CLK_DIV|Add0~47  & VCC))
// \CLK_DIV|Add0~49  = CARRY((\CLK_DIV|count [24] & !\CLK_DIV|Add0~47 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~47 ),
	.combout(\CLK_DIV|Add0~48_combout ),
	.cout(\CLK_DIV|Add0~49 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~48 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y15_N21
dffeas \CLK_DIV|count[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[24] .is_wysiwyg = "true";
defparam \CLK_DIV|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N22
cycloneive_lcell_comb \CLK_DIV|Add0~50 (
// Equation(s):
// \CLK_DIV|Add0~50_combout  = (\CLK_DIV|count [25] & (!\CLK_DIV|Add0~49 )) # (!\CLK_DIV|count [25] & ((\CLK_DIV|Add0~49 ) # (GND)))
// \CLK_DIV|Add0~51  = CARRY((!\CLK_DIV|Add0~49 ) # (!\CLK_DIV|count [25]))

	.dataa(gnd),
	.datab(\CLK_DIV|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~49 ),
	.combout(\CLK_DIV|Add0~50_combout ),
	.cout(\CLK_DIV|Add0~51 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~50 .lut_mask = 16'h3C3F;
defparam \CLK_DIV|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N28
cycloneive_lcell_comb \CLK_DIV|count~12 (
// Equation(s):
// \CLK_DIV|count~12_combout  = (!\CLK_DIV|Equal0~8_combout  & \CLK_DIV|Add0~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK_DIV|Equal0~8_combout ),
	.datad(\CLK_DIV|Add0~50_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|count~12_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count~12 .lut_mask = 16'h0F00;
defparam \CLK_DIV|count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y15_N29
dffeas \CLK_DIV|count[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[25] .is_wysiwyg = "true";
defparam \CLK_DIV|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N24
cycloneive_lcell_comb \CLK_DIV|Add0~52 (
// Equation(s):
// \CLK_DIV|Add0~52_combout  = (\CLK_DIV|count [26] & (\CLK_DIV|Add0~51  $ (GND))) # (!\CLK_DIV|count [26] & (!\CLK_DIV|Add0~51  & VCC))
// \CLK_DIV|Add0~53  = CARRY((\CLK_DIV|count [26] & !\CLK_DIV|Add0~51 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|Add0~51 ),
	.combout(\CLK_DIV|Add0~52_combout ),
	.cout(\CLK_DIV|Add0~53 ));
// synopsys translate_off
defparam \CLK_DIV|Add0~52 .lut_mask = 16'hC30C;
defparam \CLK_DIV|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y15_N25
dffeas \CLK_DIV|count[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[26] .is_wysiwyg = "true";
defparam \CLK_DIV|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N26
cycloneive_lcell_comb \CLK_DIV|Add0~54 (
// Equation(s):
// \CLK_DIV|Add0~54_combout  = \CLK_DIV|count [27] $ (\CLK_DIV|Add0~53 )

	.dataa(\CLK_DIV|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CLK_DIV|Add0~53 ),
	.combout(\CLK_DIV|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Add0~54 .lut_mask = 16'h5A5A;
defparam \CLK_DIV|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y15_N27
dffeas \CLK_DIV|count[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[27] .is_wysiwyg = "true";
defparam \CLK_DIV|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N30
cycloneive_lcell_comb \CLK_DIV|Equal0~7 (
// Equation(s):
// \CLK_DIV|Equal0~7_combout  = (\CLK_DIV|count [25] & (!\CLK_DIV|count [26] & (!\CLK_DIV|count [27] & !\CLK_DIV|count [24])))

	.dataa(\CLK_DIV|count [25]),
	.datab(\CLK_DIV|count [26]),
	.datac(\CLK_DIV|count [27]),
	.datad(\CLK_DIV|count [24]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~7 .lut_mask = 16'h0002;
defparam \CLK_DIV|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N28
cycloneive_lcell_comb \CLK_DIV|Equal0~5 (
// Equation(s):
// \CLK_DIV|Equal0~5_combout  = (\CLK_DIV|count [17] & (!\CLK_DIV|count [16] & (!\CLK_DIV|count [18] & \CLK_DIV|count [19])))

	.dataa(\CLK_DIV|count [17]),
	.datab(\CLK_DIV|count [16]),
	.datac(\CLK_DIV|count [18]),
	.datad(\CLK_DIV|count [19]),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~5 .lut_mask = 16'h0200;
defparam \CLK_DIV|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N22
cycloneive_lcell_comb \CLK_DIV|Equal0~8 (
// Equation(s):
// \CLK_DIV|Equal0~8_combout  = (\CLK_DIV|Equal0~6_combout  & (\CLK_DIV|Equal0~4_combout  & (\CLK_DIV|Equal0~7_combout  & \CLK_DIV|Equal0~5_combout )))

	.dataa(\CLK_DIV|Equal0~6_combout ),
	.datab(\CLK_DIV|Equal0~4_combout ),
	.datac(\CLK_DIV|Equal0~7_combout ),
	.datad(\CLK_DIV|Equal0~5_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|Equal0~8 .lut_mask = 16'h8000;
defparam \CLK_DIV|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N0
cycloneive_lcell_comb \CLK_DIV|clk~0 (
// Equation(s):
// \CLK_DIV|clk~0_combout  = \CLK_DIV|Equal0~8_combout  $ (\CLK_DIV|clk~q )

	.dataa(gnd),
	.datab(\CLK_DIV|Equal0~8_combout ),
	.datac(\CLK_DIV|clk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CLK_DIV|clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|clk~0 .lut_mask = 16'h3C3C;
defparam \CLK_DIV|clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y16_N1
dffeas \CLK_DIV|clk (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ena~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|clk .is_wysiwyg = "true";
defparam \CLK_DIV|clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \CLK_DIV|clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK_DIV|clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_DIV|clk~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK_DIV|clk~clkctrl .clock_type = "global clock";
defparam \CLK_DIV|clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \button1_val~input (
	.i(button1_val),
	.ibar(gnd),
	.o(\button1_val~input_o ));
// synopsys translate_off
defparam \button1_val~input .bus_hold = "false";
defparam \button1_val~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N12
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|Selector0~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|Selector0~0_combout  = (\MASTER1|BUTTON_EVENT1|state.00~q  & (!\MASTER1|MASTER_PORT|trans_done~0_combout )) # (!\MASTER1|BUTTON_EVENT1|state.00~q  & ((!\button1_val~input_o )))

	.dataa(\MASTER1|MASTER_PORT|trans_done~0_combout ),
	.datab(gnd),
	.datac(\MASTER1|BUTTON_EVENT1|state.00~q ),
	.datad(\button1_val~input_o ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|Selector0~0 .lut_mask = 16'h505F;
defparam \MASTER1|BUTTON_EVENT1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y33_N13
dffeas \MASTER1|BUTTON_EVENT1|state.00 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|state.00 .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|state.00 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \button1_sel~input (
	.i(button1_sel),
	.ibar(gnd),
	.o(\button1_sel~input_o ));
// synopsys translate_off
defparam \button1_sel~input .bus_hold = "false";
defparam \button1_sel~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N8
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|Selector2~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|Selector2~0_combout  = (!\MASTER1|BUTTON_EVENT1|state.00~q  & (\button1_sel~input_o  & !\button1_val~input_o ))

	.dataa(\MASTER1|BUTTON_EVENT1|state.00~q ),
	.datab(\button1_sel~input_o ),
	.datac(gnd),
	.datad(\button1_val~input_o ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|Selector2~0 .lut_mask = 16'h0044;
defparam \MASTER1|BUTTON_EVENT1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N10
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|Selector3~1 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|Selector3~1_combout  = (\MASTER1|MASTER_PORT|trans_done~0_combout ) # (!\MASTER1|BUTTON_EVENT1|state.00~q )

	.dataa(\MASTER1|BUTTON_EVENT1|state.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|trans_done~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|Selector3~1 .lut_mask = 16'hFF55;
defparam \MASTER1|BUTTON_EVENT1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N9
dffeas \MASTER1|BUTTON_EVENT1|instruction[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|instruction[0] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|instruction[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N6
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|Selector3~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|Selector3~0_combout  = (!\MASTER1|BUTTON_EVENT1|state.00~q  & !\button1_val~input_o )

	.dataa(\MASTER1|BUTTON_EVENT1|state.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\button1_val~input_o ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|Selector3~0 .lut_mask = 16'h0055;
defparam \MASTER1|BUTTON_EVENT1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N11
dffeas \MASTER1|BUTTON_EVENT1|instruction[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER1|BUTTON_EVENT1|Selector3~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER1|BUTTON_EVENT1|Selector3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|instruction[1] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|instruction[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~34 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~34_combout  = \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] $ (VCC)
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~35  = CARRY(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0])

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~34_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~35 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~34 .lut_mask = 16'h33CC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7 .lut_mask = 16'h0003;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8 .lut_mask = 16'hC000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y35_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y35_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y35_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y35_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4 .lut_mask = 16'h8000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count 
// [0])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 .lut_mask = 16'h1555;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (!\BUS|Bus_Arbiter1|m1_grant~q  & \BUS|Bus_Arbiter1|bus_busy~q ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~1 .lut_mask = 16'h2200;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout  = ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1])))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3])

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9 .lut_mask = 16'h1F3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 .lut_mask = 16'h1555;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3] & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2])) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 .lut_mask = 16'h070F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 .lut_mask = 16'hC000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  
// & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .lut_mask = 16'hA0E0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10 .lut_mask = 16'hA000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 .lut_mask = 16'hC0C8;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N17
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 .lut_mask = 16'h000C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout  = (!\MASTER1|BUTTON_EVENT1|instruction [0] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout )))

	.dataa(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0 .lut_mask = 16'h5544;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N17
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 .lut_mask = 16'h0F00;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ) # ((\MASTER1|BUTTON_EVENT1|instruction [0] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.datac(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 .lut_mask = 16'hFAEA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~41 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~41_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q  & !\MASTER1|BUTTON_EVENT1|instruction [1])

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datac(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~41 .lut_mask = 16'h0303;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~41_combout  & ((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~41_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0 .lut_mask = 16'h0105;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N9
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000 .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ) # (!\MASTER1|BUTTON_EVENT1|instruction [1])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datac(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~3 .lut_mask = 16'h4545;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q  & ((\BUS|Bus_Arbiter1|bus_busy~q ) # ((\BUS|Bus_Arbiter1|arbiter_busy~q ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q 
// ))))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~0 .lut_mask = 16'hC8CC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q  & 
// \MASTER1|BUTTON_EVENT1|instruction [1])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datad(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 .lut_mask = 16'hEFEE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N25
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout  = ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .lut_mask = 16'hF7F5;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N29
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N30
cycloneive_lcell_comb \BUS|Bus_Arbiter1|arbiter_state~13 (
// Equation(s):
// \BUS|Bus_Arbiter1|arbiter_state~13_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q )

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|arbiter_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state~13 .lut_mask = 16'hFCFC;
defparam \BUS|Bus_Arbiter1|arbiter_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N14
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector0~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector0~0_combout  = (!\BUS|Bus_Arbiter1|slave_addr_state.addr2~q  & ((\BUS|Bus_Arbiter1|slave_addr_state.00~q ) # ((\BUS|Bus_Arbiter1|arbiter_state~13_combout  & !\BUS|Bus_Arbiter1|arbiter_busy~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state~13_combout ),
	.datab(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datac(\BUS|Bus_Arbiter1|slave_addr_state.00~q ),
	.datad(\BUS|Bus_Arbiter1|slave_addr_state.addr2~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector0~0 .lut_mask = 16'h00F2;
defparam \BUS|Bus_Arbiter1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y32_N15
dffeas \BUS|Bus_Arbiter1|slave_addr_state.00 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_addr_state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_addr_state.00 .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_addr_state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N16
cycloneive_lcell_comb \BUS|Bus_Arbiter1|rx_m1_slave[0]~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|rx_m1_slave[0]~0_combout  = (!\BUS|Bus_Arbiter1|slave_addr_state.00~q  & (!\BUS|Bus_Arbiter1|arbiter_busy~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datab(\BUS|Bus_Arbiter1|slave_addr_state.00~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|rx_m1_slave[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m1_slave[0]~0 .lut_mask = 16'h0302;
defparam \BUS|Bus_Arbiter1|rx_m1_slave[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N28
cycloneive_lcell_comb \BUS|Bus_Arbiter1|slave_addr_state.addr1~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|slave_addr_state.addr1~feeder_combout  = \BUS|Bus_Arbiter1|rx_m1_slave[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|rx_m1_slave[0]~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|slave_addr_state.addr1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr1~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y32_N29
dffeas \BUS|Bus_Arbiter1|slave_addr_state.addr1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|slave_addr_state.addr1~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr1 .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N10
cycloneive_lcell_comb \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder_combout  = \BUS|Bus_Arbiter1|slave_addr_state.addr1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y32_N11
dffeas \BUS|Bus_Arbiter1|slave_addr_state.addr2 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_addr_state.addr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr2 .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N4
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector1~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector1~0_combout  = (\BUS|Bus_Arbiter1|slave_addr_state.addr2~q ) # ((\BUS|Bus_Arbiter1|slave_sel_done~q  & \BUS|Bus_Arbiter1|slave_addr_state.addr1~q ))

	.dataa(\BUS|Bus_Arbiter1|slave_addr_state.addr2~q ),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datad(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector1~0 .lut_mask = 16'hFAAA;
defparam \BUS|Bus_Arbiter1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y32_N5
dffeas \BUS|Bus_Arbiter1|slave_sel_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel_done .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_sel_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N6
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector3~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector3~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q  & (((\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q  & !\BUS|Bus_Arbiter1|slave_sel_done~q )))) # (!\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q  & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # ((\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q  & !\BUS|Bus_Arbiter1|slave_sel_done~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector3~0 .lut_mask = 16'h44F4;
defparam \BUS|Bus_Arbiter1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N7
dffeas \BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N2
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector6~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector6~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ) # ((!\BUS|Bus_Arbiter1|slave_sel_done~q  & ((\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ) # (\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q 
// ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector6~0 .lut_mask = 16'hF0FE;
defparam \BUS|Bus_Arbiter1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N20
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector6~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector6~1_combout  = (\BUS|Bus_Arbiter1|arbiter_state~13_combout  & (((\BUS|Bus_Arbiter1|Selector6~0_combout  & \BUS|Bus_Arbiter1|arbiter_busy~q )) # (!\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ))) # 
// (!\BUS|Bus_Arbiter1|arbiter_state~13_combout  & (\BUS|Bus_Arbiter1|Selector6~0_combout  & (\BUS|Bus_Arbiter1|arbiter_busy~q )))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state~13_combout ),
	.datab(\BUS|Bus_Arbiter1|Selector6~0_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector6~1 .lut_mask = 16'hC0EA;
defparam \BUS|Bus_Arbiter1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N21
dffeas \BUS|Bus_Arbiter1|arbiter_busy (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_busy .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout  = (!\BUS|Bus_Arbiter1|arbiter_busy~q  & (!\BUS|Bus_Arbiter1|bus_busy~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q )))

	.dataa(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datab(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~0 .lut_mask = 16'h1000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout )))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~1 .lut_mask = 16'h3330;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N11
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout  = (\BUS|Bus_Arbiter1|bus_busy~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .lut_mask = 16'hF800;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N9
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & 
// !\BUS|Bus_Arbiter1|bus_busy~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .lut_mask = 16'hC0E0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ) # ((!\BUS|Bus_Arbiter1|bus_busy~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1 .lut_mask = 16'hFF0E;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N7
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~36 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~36_combout  = \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] $ (VCC)
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~37  = CARRY(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0])

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~36_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~37 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~36 .lut_mask = 16'h33CC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout  = (!\BUS|Bus_Arbiter1|bus_busy~q  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1 .lut_mask = 16'h0F00;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y32_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29])

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10 .lut_mask = 16'h0303;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y32_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y32_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y32_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11 .lut_mask = 16'h0080;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~2_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4 .lut_mask = 16'h8000;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout  = ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2] & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1])))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3])

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8 .lut_mask = 16'h337F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 .lut_mask = 16'h070F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y32_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7 .lut_mask = 16'h0010;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9 .lut_mask = 16'h8000;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3] & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0])) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 .lut_mask = 16'h1333;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 .lut_mask = 16'h8000;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 .lut_mask = 16'hC0C8;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y31_N29
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 .lut_mask = 16'h000C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~103 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~103_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~103_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~103 .lut_mask = 16'h0002;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~103_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~103_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .lut_mask = 16'hFFF8;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y31_N9
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \button2_val~input (
	.i(button2_val),
	.ibar(gnd),
	.o(\button2_val~input_o ));
// synopsys translate_off
defparam \button2_val~input .bus_hold = "false";
defparam \button2_val~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N10
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|Selector0~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|Selector0~0_combout  = (\MASTER2|BUTTON_EVENT1|state.00~q  & ((!\MASTER2|MASTER_PORT|trans_done~0_combout ))) # (!\MASTER2|BUTTON_EVENT1|state.00~q  & (!\button2_val~input_o ))

	.dataa(gnd),
	.datab(\button2_val~input_o ),
	.datac(\MASTER2|BUTTON_EVENT1|state.00~q ),
	.datad(\MASTER2|MASTER_PORT|trans_done~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|Selector0~0 .lut_mask = 16'h03F3;
defparam \MASTER2|BUTTON_EVENT1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y33_N11
dffeas \MASTER2|BUTTON_EVENT1|state.00 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|state.00 .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N20
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|Selector3~1 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|Selector3~1_combout  = (!\button2_val~input_o  & !\MASTER2|BUTTON_EVENT1|state.00~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button2_val~input_o ),
	.datad(\MASTER2|BUTTON_EVENT1|state.00~q ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|Selector3~1 .lut_mask = 16'h000F;
defparam \MASTER2|BUTTON_EVENT1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N8
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|Selector3~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|Selector3~0_combout  = (\MASTER2|MASTER_PORT|trans_done~0_combout ) # (!\MASTER2|BUTTON_EVENT1|state.00~q )

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|trans_done~0_combout ),
	.datac(gnd),
	.datad(\MASTER2|BUTTON_EVENT1|state.00~q ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|Selector3~0 .lut_mask = 16'hCCFF;
defparam \MASTER2|BUTTON_EVENT1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y33_N9
dffeas \MASTER2|BUTTON_EVENT1|instruction[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER2|BUTTON_EVENT1|Selector3~1_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MASTER2|BUTTON_EVENT1|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|instruction[1] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|instruction[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \button2_sel~input (
	.i(button2_sel),
	.ibar(gnd),
	.o(\button2_sel~input_o ));
// synopsys translate_off
defparam \button2_sel~input .bus_hold = "false";
defparam \button2_sel~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N4
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|Selector2~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|Selector2~0_combout  = (!\MASTER2|BUTTON_EVENT1|state.00~q  & (!\button2_val~input_o  & \button2_sel~input_o ))

	.dataa(\MASTER2|BUTTON_EVENT1|state.00~q ),
	.datab(gnd),
	.datac(\button2_val~input_o ),
	.datad(\button2_sel~input_o ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|Selector2~0 .lut_mask = 16'h0500;
defparam \MASTER2|BUTTON_EVENT1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y33_N5
dffeas \MASTER2|BUTTON_EVENT1|instruction[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|instruction[0] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|instruction[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout  = \MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0] $ (VCC)
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33  = CARRY(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0])

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32 .lut_mask = 16'h33CC;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q  & (\MASTER2|BUTTON_EVENT1|instruction [0] & \MASTER2|BUTTON_EVENT1|instruction [1]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.datab(gnd),
	.datac(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~2 .lut_mask = 16'hA000;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ) # (\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~2_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~0_combout ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0 .lut_mask = 16'h5550;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N23
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000 .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N26
cycloneive_lcell_comb \BUS|Bus_Arbiter1|bus_grant[1]~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|bus_grant[1]~feeder_combout  = \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|bus_grant[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[1]~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|bus_grant[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N0
cycloneive_lcell_comb \BUS|Bus_Arbiter1|bus_grant[1]~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|bus_grant[1]~0_combout  = (\BUS|Bus_Arbiter1|slave_sel_done~q  & (!\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & \BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ))

	.dataa(gnd),
	.datab(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|bus_grant[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[1]~0 .lut_mask = 16'h0C00;
defparam \BUS|Bus_Arbiter1|bus_grant[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y32_N27
dffeas \BUS|Bus_Arbiter1|bus_grant[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|bus_grant[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|bus_grant[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|bus_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|bus_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout  = ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4 .lut_mask = 16'hFDFD;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1 .lut_mask = 16'h0004;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & ((\BUS|Bus_Arbiter1|m1_grant~q ) # (!\BUS|Bus_Arbiter1|bus_busy~q 
// ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ),
	.datab(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2 .lut_mask = 16'hEFAA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~41_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~41_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3 .lut_mask = 16'hAAA8;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5 .lut_mask = 16'hFF04;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N10
cycloneive_lcell_comb \BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder_combout  = \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y32_N11
dffeas \BUS|Bus_Arbiter1|rx_m1_slave[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|rx_m1_slave [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m1_slave[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|rx_m1_slave[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout  = (\BUS|Bus_Arbiter1|bus_busy~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & !\BUS|Bus_Arbiter1|m2_grant~q ))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~1 .lut_mask = 16'h0808;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q  & !\MASTER2|BUTTON_EVENT1|instruction [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 .lut_mask = 16'h000F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q )

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 .lut_mask = 16'h5050;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .lut_mask = 16'hF040;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ) # ((\MASTER2|BUTTON_EVENT1|instruction [0] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.datac(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 .lut_mask = 16'hFAEA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y31_N13
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout  = (!\MASTER2|BUTTON_EVENT1|instruction [0] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout )))

	.dataa(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0 .lut_mask = 16'h5454;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y31_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q  & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0 .lut_mask = 16'h0013;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y31_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000 .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ) # (!\MASTER2|BUTTON_EVENT1|instruction [1])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~3 .lut_mask = 16'h5055;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3 .lut_mask = 16'hFFCF;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q  & ((\BUS|Bus_Arbiter1|bus_busy~q ) # ((\BUS|Bus_Arbiter1|arbiter_busy~q ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q 
// ))))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~0 .lut_mask = 16'hEF00;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q  & 
// \MASTER2|BUTTON_EVENT1|instruction [1])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 .lut_mask = 16'hEFEE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y31_N27
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0 .lut_mask = 16'h0002;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & ((\BUS|Bus_Arbiter1|m2_grant~q ) # (!\BUS|Bus_Arbiter1|bus_busy~q 
// ))))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1 .lut_mask = 16'hFFC4;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2 .lut_mask = 16'hAAA8;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~3_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~2_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4 .lut_mask = 16'hCCCE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y31_N7
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector46~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N24
cycloneive_lcell_comb \BUS|Bus_Arbiter1|rx_m2_slave[1]~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|rx_m2_slave[1]~feeder_combout  = \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|rx_m2_slave[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m2_slave[1]~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|rx_m2_slave[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y32_N25
dffeas \BUS|Bus_Arbiter1|rx_m2_slave[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|rx_m2_slave[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|rx_m2_slave [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m2_slave[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|rx_m2_slave[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N28
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector12~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector12~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & ((\BUS|Bus_Arbiter1|rx_m2_slave [1]))) # (!\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & (\BUS|Bus_Arbiter1|rx_m1_slave [1]))

	.dataa(\BUS|Bus_Arbiter1|rx_m1_slave [1]),
	.datab(\BUS|Bus_Arbiter1|rx_m2_slave [1]),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector12~0 .lut_mask = 16'hCCAA;
defparam \BUS|Bus_Arbiter1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y32_N29
dffeas \BUS|Bus_Arbiter1|slave_sel[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|bus_grant[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_sel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N22
cycloneive_lcell_comb \BUS|Bus_Arbiter1|bus_grant[0]~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|bus_grant[0]~1_combout  = !\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|bus_grant[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[0]~1 .lut_mask = 16'h00FF;
defparam \BUS|Bus_Arbiter1|bus_grant[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y32_N23
dffeas \BUS|Bus_Arbiter1|bus_grant[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|bus_grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|bus_grant[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|bus_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|bus_grant[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N19
dffeas \BUS|Bus_Arbiter1|rx_m1_slave[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BUS|Bus_Arbiter1|rx_m1_slave[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|rx_m1_slave [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m1_slave[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|rx_m1_slave[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N24
cycloneive_lcell_comb \BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder_combout  = \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y32_N25
dffeas \BUS|Bus_Arbiter1|rx_m2_slave[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|rx_m1_slave[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|rx_m2_slave [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m2_slave[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|rx_m2_slave[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N0
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector13~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector13~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & ((\BUS|Bus_Arbiter1|rx_m2_slave [0]))) # (!\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & (\BUS|Bus_Arbiter1|rx_m1_slave [0]))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|rx_m1_slave [0]),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|rx_m2_slave [0]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector13~0 .lut_mask = 16'hEE44;
defparam \BUS|Bus_Arbiter1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y32_N1
dffeas \BUS|Bus_Arbiter1|slave_sel[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|bus_grant[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_sel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N4
cycloneive_lcell_comb \BUS|Bus_mux1|m1_rx_data~1 (
// Equation(s):
// \BUS|Bus_mux1|m1_rx_data~1_combout  = (!\BUS|Bus_Arbiter1|bus_grant [1] & (\BUS|Bus_Arbiter1|slave_sel [1] & (\BUS|Bus_Arbiter1|bus_grant [0] & \BUS|Bus_Arbiter1|slave_sel [0])))

	.dataa(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datab(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datac(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m1_rx_data~1 .lut_mask = 16'h4000;
defparam \BUS|Bus_mux1|m1_rx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N14
cycloneive_lcell_comb \BUS|Bus_mux1|m1_rx_data~2 (
// Equation(s):
// \BUS|Bus_mux1|m1_rx_data~2_combout  = (!\BUS|Bus_Arbiter1|bus_grant [1] & (\BUS|Bus_Arbiter1|slave_sel [1] & (\BUS|Bus_Arbiter1|bus_grant [0] & !\BUS|Bus_Arbiter1|slave_sel [0])))

	.dataa(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datab(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datac(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m1_rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m1_rx_data~2 .lut_mask = 16'h0040;
defparam \BUS|Bus_mux1|m1_rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q  & (((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q  & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout )))) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~2_combout ) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q  & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~2_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0 .lut_mask = 16'h44F4;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N21
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector44~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector44~0_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector44~0 .lut_mask = 16'hA0F0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N9
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|master_ready (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|master_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|master_ready .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|master_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ) # 
// (\MASTER2|BUTTON_EVENT1|instruction [1]))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 .lut_mask = 16'h1110;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y31_N31
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N20
cycloneive_lcell_comb \BUS|Bus_mux1|m2_rx_data~1 (
// Equation(s):
// \BUS|Bus_mux1|m2_rx_data~1_combout  = (\BUS|Bus_Arbiter1|bus_grant [1] & (\BUS|Bus_Arbiter1|slave_sel [1] & (!\BUS|Bus_Arbiter1|bus_grant [0] & !\BUS|Bus_Arbiter1|slave_sel [0])))

	.dataa(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datab(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datac(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m2_rx_data~1 .lut_mask = 16'h0008;
defparam \BUS|Bus_mux1|m2_rx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N0
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|master_ready~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q  & (\BUS|Bus_mux1|m2_rx_data~1_combout  & !\BUS|Bus_mux1|m1_rx_data~2_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|master_ready~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.datac(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.datad(\BUS|Bus_mux1|m1_rx_data~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .lut_mask = 16'h0010;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N10
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  = (\SLAVE_2K1|SLAVE_PORT|slave_valid~q  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ) # ((\BUS|Bus_mux1|m1_rx_data~2_combout  & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~2_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .lut_mask = 16'hE0C0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N28
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout  = (\rst~input_o  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout )) # (!\rst~input_o  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done .lut_mask = 16'hAFA0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & \rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 .lut_mask = 16'hF000;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & (\rst~input_o  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & 
// !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9 .lut_mask = 16'h0008;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] $ 
// (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6 .lut_mask = 16'h0440;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~1_combout  = \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] $ (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])))

	.dataa(gnd),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~1 .lut_mask = 16'h3CF0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & (\rst~input_o  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & 
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~1_combout )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8 .lut_mask = 16'h4000;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout  = \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] $ (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~0 .lut_mask = 16'h78F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout  & (\rst~input_o  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & 
// !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout ),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7 .lut_mask = 16'h0080;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N5
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]) # ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 .lut_mask = 16'hE0A0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & \BUS|Bus_mux1|m2_rx_data~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datad(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~0 .lut_mask = 16'hF000;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0_combout  = ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & \BUS|Bus_Arbiter1|m1_grant~q )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0 .lut_mask = 16'hA0FF;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N4
cycloneive_lcell_comb \BUS|Bus_mux1|s2_master_valid (
// Equation(s):
// \BUS|Bus_mux1|s2_master_valid~combout  = (\BUS|Bus_mux1|m1_rx_data~2_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ))) # (!\BUS|Bus_mux1|m1_rx_data~2_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s2_master_valid~combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s2_master_valid .lut_mask = 16'hCACA;
defparam \BUS|Bus_mux1|s2_master_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N2
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & (((!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout )))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  & ((\BUS|Bus_mux1|s2_master_valid~combout ))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\BUS|Bus_mux1|s2_master_valid~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7 .lut_mask = 16'h3A30;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N3
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N16
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0_combout  = (\rst~input_o  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ) # ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  & \BUS|Bus_mux1|s2_master_valid~combout ))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datac(\rst~input_o ),
	.datad(\BUS|Bus_mux1|s2_master_valid~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0 .lut_mask = 16'hE0C0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N17
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1]~2 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1]~2_combout  = (\rst~input_o  & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1]~2 .lut_mask = 16'hF000;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N20
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  = (\rst~input_o  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]))

	.dataa(\rst~input_o ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .lut_mask = 16'h0808;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N21
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout  = (\rst~input_o  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] $ (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter 
// [1]))))

	.dataa(\rst~input_o ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 .lut_mask = 16'h2800;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N11
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1]~2_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] $ (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & 
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1]~2_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 .lut_mask = 16'h28A0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N9
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N26
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~7 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (((!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2])))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~7 .lut_mask = 16'h2AAA;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout ) # ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & 
// \BUS|Bus_mux1|s2_master_valid~combout )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datad(\BUS|Bus_mux1|s2_master_valid~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 .lut_mask = 16'hCECC;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N25
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N14
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0_combout  = (\rst~input_o  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ) # ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  & \BUS|Bus_mux1|s2_master_valid~combout ))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datac(\rst~input_o ),
	.datad(\BUS|Bus_mux1|s2_master_valid~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0 .lut_mask = 16'hE0C0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N15
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N18
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q )

	.dataa(gnd),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready .lut_mask = 16'h0303;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N6
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~combout  = LCELL((\CLK_DIV|clk~q ) # (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  & \BUS|Bus_mux1|s2_master_valid~combout )) # (!\rst~input_o )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.datab(\CLK_DIV|clk~q ),
	.datac(\rst~input_o ),
	.datad(\BUS|Bus_mux1|s2_master_valid~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event .lut_mask = 16'hEFCF;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl .clock_type = "global clock";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N28
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q )

	.dataa(gnd),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.datac(gnd),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1 .lut_mask = 16'hCC00;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N29
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (\BUS|Bus_Arbiter1|m2_grant~q  & \MASTER2|BUTTON_EVENT1|instruction [0]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 .lut_mask = 16'hC000;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~0 .lut_mask = 16'hAA02;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~1 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y31_N21
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout  = (\MASTER1|BUTTON_EVENT1|instruction [0] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & \BUS|Bus_Arbiter1|m1_grant~q ))

	.dataa(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\BUS|Bus_Arbiter1|m1_grant~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 .lut_mask = 16'hA000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .lut_mask = 16'h1555;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~0 .lut_mask = 16'h0011;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~0_combout  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~0 .lut_mask = 16'h04CC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N9
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N0
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|read_en_in1~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|read_en_in1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~2_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q )))) # (!\BUS|Bus_mux1|m1_rx_data~2_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q  & 
// ((\BUS|Bus_mux1|m2_rx_data~1_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.datab(\BUS|Bus_mux1|m1_rx_data~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.datad(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|read_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in1~0 .lut_mask = 16'hE2C0;
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N12
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|read_en_in1~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|read_en_in1~1_combout  = (!\SLAVE_2K1|SLAVE_PORT|slave_valid~q  & ((\SLAVE_2K1|SLAVE_PORT|read_en_in1~q  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q )) # (!\SLAVE_2K1|SLAVE_PORT|read_en_in1~q  & 
// ((\SLAVE_2K1|SLAVE_PORT|read_en_in1~0_combout )))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datab(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|read_en_in1~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|read_en_in1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|read_en_in1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in1~1 .lut_mask = 16'h1310;
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N13
dffeas \SLAVE_2K1|SLAVE_PORT|read_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|read_en_in1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|read_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N22
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|read_en_in (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|read_en_in~combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & \SLAVE_2K1|SLAVE_PORT|read_en_in1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|read_en_in1~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|read_en_in~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in .lut_mask = 16'hF000;
defparam \SLAVE_2K1|SLAVE_PORT|read_en_in .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N16
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|Selector2~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|Selector2~0_combout  = (\SLAVE_2K1|SLAVE_PORT|read_en_in~combout  & (((!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout )) # (!\SLAVE_2K1|SLAVE_PORT|slave_valid~q ))) # (!\SLAVE_2K1|SLAVE_PORT|read_en_in~combout  & 
// (\SLAVE_2K1|SLAVE_PORT|state.01~q  & ((!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ) # (!\SLAVE_2K1|SLAVE_PORT|slave_valid~q ))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|read_en_in~combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|state.01~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|Selector2~0 .lut_mask = 16'h32FA;
defparam \SLAVE_2K1|SLAVE_PORT|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N17
dffeas \SLAVE_2K1|SLAVE_PORT|state.01 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|state.01 .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|Selector1~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|Selector1~0_combout  = (!\SLAVE_2K1|SLAVE_PORT|state.01~q  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & \SLAVE_2K1|SLAVE_PORT|read_en_in1~q ))

	.dataa(gnd),
	.datab(\SLAVE_2K1|SLAVE_PORT|state.01~q ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|read_en_in1~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|Selector1~0 .lut_mask = 16'h3000;
defparam \SLAVE_2K1|SLAVE_PORT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N25
dffeas \SLAVE_2K1|SLAVE_PORT|state.SPLIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|state.SPLIT .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N14
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|Selector0~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|Selector0~0_combout  = (\SLAVE_2K1|SLAVE_PORT|state.SPLIT~q ) # ((!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout  & \SLAVE_2K1|SLAVE_PORT|slave_valid~q ))

	.dataa(gnd),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|state.SPLIT~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|Selector0~0 .lut_mask = 16'hFF30;
defparam \SLAVE_2K1|SLAVE_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N15
dffeas \SLAVE_2K1|SLAVE_PORT|slave_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|slave_valid .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|slave_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N2
cycloneive_lcell_comb \BUS|Bus_mux1|m1_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|m1_rx_data~0_combout  = (!\BUS|Bus_Arbiter1|bus_grant [1] & (!\BUS|Bus_Arbiter1|slave_sel [1] & (\BUS|Bus_Arbiter1|bus_grant [0] & \BUS|Bus_Arbiter1|slave_sel [0])))

	.dataa(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datab(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datac(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m1_rx_data~0 .lut_mask = 16'h1000;
defparam \BUS|Bus_mux1|m1_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N8
cycloneive_lcell_comb \BUS|Bus_mux1|m2_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|m2_rx_data~0_combout  = (\BUS|Bus_Arbiter1|bus_grant [1] & (!\BUS|Bus_Arbiter1|slave_sel [1] & (!\BUS|Bus_Arbiter1|bus_grant [0] & \BUS|Bus_Arbiter1|slave_sel [0])))

	.dataa(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datab(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datac(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m2_rx_data~0 .lut_mask = 16'h0200;
defparam \BUS|Bus_mux1|m2_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N8
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout  = (!\BUS|Bus_mux1|m1_rx_data~0_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q  & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|master_ready~q  & \BUS|Bus_mux1|m2_rx_data~0_combout )))

	.dataa(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|master_ready~q ),
	.datad(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .lut_mask = 16'h0100;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N2
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout  = (\SLAVE_4K|SLAVE_PORT|slave_valid~q  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ) # ((\BUS|Bus_mux1|m1_rx_data~0_combout  & \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout 
// ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2 .lut_mask = 16'hE0C0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N0
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout  = (\rst~input_o  & (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout )) # (!\rst~input_o  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout )))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout ),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done .lut_mask = 16'hBB88;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N30
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|read_en_in1~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|read_en_in1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q )))) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q  & 
// ((\BUS|Bus_mux1|m2_rx_data~0_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.datab(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.datad(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|read_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|read_en_in1~0 .lut_mask = 16'hE2C0;
defparam \SLAVE_4K|SLAVE_PORT|read_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N18
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (\rst~input_o  & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .lut_mask = 16'h3000;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N25
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N30
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout  = (\rst~input_o  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] $ (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]))))

	.dataa(\rst~input_o ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 .lut_mask = 16'h2800;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N31
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N12
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3]~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3]~2_combout  = (\rst~input_o  & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3]~2 .lut_mask = 16'hF000;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N20
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3]~2_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] $ (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3]~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 .lut_mask = 16'h7800;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N21
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N0
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~7 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~7 .lut_mask = 16'h7F00;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N24
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout ) # ((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|temp_signal~combout ))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|temp_signal~combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 .lut_mask = 16'hCCCF;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N25
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N26
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0_combout  = (\rst~input_o  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|temp_signal~combout )))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datac(\rst~input_o ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|temp_signal~combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0 .lut_mask = 16'hC0F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N27
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0 .lut_mask = 16'h000F;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & \rst~input_o )

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0 .lut_mask = 16'hCC00;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~4 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~4_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  $ 
// (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~4 .lut_mask = 16'h1200;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N29
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout  & (((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1 .lut_mask = 16'h5700;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2 .lut_mask = 16'h0F00;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N17
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~5 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~5_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] $ 
// (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] $ (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~5 .lut_mask = 16'h152A;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~5_combout  & ((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~5_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6 .lut_mask = 16'h2A00;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N23
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 .lut_mask = 16'hF000;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & 
// !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3])) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3 .lut_mask = 16'h1800;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N19
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7_combout  = ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ) # (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2])))) # (!\rst~input_o )

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datac(\rst~input_o ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7 .lut_mask = 16'hAF8F;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N24
cycloneive_lcell_comb \BUS|Bus_mux1|s1_master_valid~0 (
// Equation(s):
// \BUS|Bus_mux1|s1_master_valid~0_combout  = (\BUS|Bus_mux1|m2_rx_data~0_combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q )

	.dataa(gnd),
	.datab(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s1_master_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s1_master_valid~0 .lut_mask = 16'hC0C0;
defparam \BUS|Bus_mux1|s1_master_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N20
cycloneive_lcell_comb \BUS|Bus_mux1|s1_master_valid (
// Equation(s):
// \BUS|Bus_mux1|s1_master_valid~combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q )) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & ((\BUS|Bus_mux1|s1_master_valid~0_combout )))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datac(\BUS|Bus_mux1|s1_master_valid~0_combout ),
	.datad(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s1_master_valid~combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s1_master_valid .lut_mask = 16'hCCF0;
defparam \BUS|Bus_mux1|s1_master_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~8 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~8_combout  = ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ) # (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q )) # (!\rst~input_o )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~8 .lut_mask = 16'hFFF3;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N14
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7_combout )) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & 
// (((\BUS|Bus_mux1|s1_master_valid~combout  & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~8_combout ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7_combout ),
	.datab(\BUS|Bus_mux1|s1_master_valid~combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~8_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9 .lut_mask = 16'h505C;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N15
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~1_combout  = (\rst~input_o  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ) # ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0_combout  & \BUS|Bus_mux1|s1_master_valid~combout ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0_combout ),
	.datab(\rst~input_o ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\BUS|Bus_mux1|s1_master_valid~combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~1 .lut_mask = 16'hC8C0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N25
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|temp_signal (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|temp_signal~combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ) # ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ) # (!\BUS|Bus_mux1|s1_master_valid~combout ))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\BUS|Bus_mux1|s1_master_valid~combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|temp_signal~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|temp_signal .lut_mask = 16'hFCFF;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|temp_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N14
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~combout  = LCELL(((\CLK_DIV|clk~q ) # (!\rst~input_o )) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|temp_signal~combout ))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|temp_signal~combout ),
	.datac(\rst~input_o ),
	.datad(\CLK_DIV|clk~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event .lut_mask = 16'hFF3F;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl .clock_type = "global clock";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ) # 
// (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 .lut_mask = 16'hE000;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|read_en_in1~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|read_en_in1~1_combout  = (!\SLAVE_4K|SLAVE_PORT|slave_valid~q  & ((\SLAVE_4K|SLAVE_PORT|read_en_in1~q  & ((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ))) # (!\SLAVE_4K|SLAVE_PORT|read_en_in1~q  & 
// (\SLAVE_4K|SLAVE_PORT|read_en_in1~0_combout ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|read_en_in1~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datac(\SLAVE_4K|SLAVE_PORT|read_en_in1~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|read_en_in1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|read_en_in1~1 .lut_mask = 16'h003A;
defparam \SLAVE_4K|SLAVE_PORT|read_en_in1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N13
dffeas \SLAVE_4K|SLAVE_PORT|read_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|read_en_in1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|read_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|read_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|read_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|read_en_in (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|read_en_in~combout  = (\SLAVE_4K|SLAVE_PORT|read_en_in1~q  & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q )

	.dataa(\SLAVE_4K|SLAVE_PORT|read_en_in1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|read_en_in~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|read_en_in .lut_mask = 16'hAA00;
defparam \SLAVE_4K|SLAVE_PORT|read_en_in .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|Selector2~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|Selector2~0_combout  = (\SLAVE_4K|SLAVE_PORT|read_en_in~combout  & (((!\SLAVE_4K|SLAVE_PORT|slave_valid~q )) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ))) # (!\SLAVE_4K|SLAVE_PORT|read_en_in~combout  & 
// (\SLAVE_4K|SLAVE_PORT|state.01~q  & ((!\SLAVE_4K|SLAVE_PORT|slave_valid~q ) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ))))

	.dataa(\SLAVE_4K|SLAVE_PORT|read_en_in~combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|state.01~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|Selector2~0 .lut_mask = 16'h32FA;
defparam \SLAVE_4K|SLAVE_PORT|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N31
dffeas \SLAVE_4K|SLAVE_PORT|state.01 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|state.01 .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|Selector1~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|Selector1~0_combout  = (\SLAVE_4K|SLAVE_PORT|read_en_in1~q  & (!\SLAVE_4K|SLAVE_PORT|state.01~q  & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ))

	.dataa(\SLAVE_4K|SLAVE_PORT|read_en_in1~q ),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|state.01~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|Selector1~0 .lut_mask = 16'h0A00;
defparam \SLAVE_4K|SLAVE_PORT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N7
dffeas \SLAVE_4K|SLAVE_PORT|state.SPLIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|state.SPLIT .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|Selector0~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|Selector0~0_combout  = (\SLAVE_4K|SLAVE_PORT|state.SPLIT~q ) # ((!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout  & \SLAVE_4K|SLAVE_PORT|slave_valid~q ))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|state.SPLIT~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|Selector0~0 .lut_mask = 16'hFF30;
defparam \SLAVE_4K|SLAVE_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N3
dffeas \SLAVE_4K|SLAVE_PORT|slave_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|slave_valid .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|slave_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0_combout  = (\SLAVE_2K1|SLAVE_PORT|slave_valid~q  & ((\BUS|Bus_mux1|m1_rx_data~2_combout ) # ((\BUS|Bus_mux1|m1_rx_data~0_combout  & \SLAVE_4K|SLAVE_PORT|slave_valid~q )))) # 
// (!\SLAVE_2K1|SLAVE_PORT|slave_valid~q  & (\BUS|Bus_mux1|m1_rx_data~0_combout  & (\SLAVE_4K|SLAVE_PORT|slave_valid~q )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.datab(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.datad(\BUS|Bus_mux1|m1_rx_data~2_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0 .lut_mask = 16'hEAC0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|master_ready~q  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ) # ((\SLAVE_2K2|SLAVE_PORT|slave_valid~q  & \BUS|Bus_mux1|m1_rx_data~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|master_ready~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1 .lut_mask = 16'h00EA;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector44~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector44~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q )))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector44~0 .lut_mask = 16'hC0F0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N21
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|master_ready (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|master_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|master_ready .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|master_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ) # 
// (\MASTER1|BUTTON_EVENT1|instruction [1]))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datad(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 .lut_mask = 16'h1110;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N22
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|master_ready~q  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready~q )

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|master_ready~q ),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .lut_mask = 16'h0033;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N30
cycloneive_lcell_comb \BUS|Bus_mux1|m2_rx_data~2 (
// Equation(s):
// \BUS|Bus_mux1|m2_rx_data~2_combout  = (\BUS|Bus_Arbiter1|bus_grant [1] & (\BUS|Bus_Arbiter1|slave_sel [1] & (!\BUS|Bus_Arbiter1|bus_grant [0] & \BUS|Bus_Arbiter1|slave_sel [0])))

	.dataa(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datab(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datac(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m2_rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m2_rx_data~2 .lut_mask = 16'h0800;
defparam \BUS|Bus_mux1|m2_rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N20
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout  = (\BUS|Bus_mux1|m2_rx_data~2_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q  & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|master_ready~q  & !\BUS|Bus_mux1|m1_rx_data~1_combout )))

	.dataa(\BUS|Bus_mux1|m2_rx_data~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|master_ready~q ),
	.datad(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .lut_mask = 16'h0002;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N20
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  = (\SLAVE_2K2|SLAVE_PORT|slave_valid~q  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ) # ((\BUS|Bus_mux1|m1_rx_data~1_combout  & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .lut_mask = 16'hCC80;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N16
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout  = (\rst~input_o  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout )) # (!\rst~input_o  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done .lut_mask = 16'hF3C0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N10
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & (((!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout )))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  & (\BUS|Bus_mux1|s3_master_valid~combout )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.datab(\BUS|Bus_mux1|s3_master_valid~combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7 .lut_mask = 16'h08F8;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N11
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N16
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~10 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~10_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & (\rst~input_o  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & 
// !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~10 .lut_mask = 16'h0008;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N17
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N28
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~6 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~6_combout  = (\rst~input_o  & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~6 .lut_mask = 16'hCC00;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N2
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~6_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] $ 
// (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~6_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7 .lut_mask = 16'h1200;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N3
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N30
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~1_combout  = \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] $ (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])))

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~1 .lut_mask = 16'h3FC0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N14
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & (\rst~input_o  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~1_combout  & 
// !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~1_combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9 .lut_mask = 16'h0080;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N15
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout  = \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] $ (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~0 .lut_mask = 16'h6AAA;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout  & (\rst~input_o  & 
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout ),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8 .lut_mask = 16'h4000;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N13
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]) # ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & 
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 .lut_mask = 16'hAA80;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N4
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout  & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q )

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~0_combout ),
	.datac(gnd),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1 .lut_mask = 16'hCC00;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N5
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N10
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|read_en_in1~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|read_en_in1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~1_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q )) # (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q  & 
// \BUS|Bus_mux1|m2_rx_data~2_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~q ),
	.datac(\BUS|Bus_mux1|m2_rx_data~2_combout ),
	.datad(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|read_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in1~0 .lut_mask = 16'hAAC0;
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N8
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|read_en_in1~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|read_en_in1~1_combout  = (!\SLAVE_2K2|SLAVE_PORT|slave_valid~q  & ((\SLAVE_2K2|SLAVE_PORT|read_en_in1~q  & ((!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ))) # (!\SLAVE_2K2|SLAVE_PORT|read_en_in1~q  & 
// (\SLAVE_2K2|SLAVE_PORT|read_en_in1~0_combout ))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|read_en_in1~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|read_en_in1~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|read_en_in1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in1~1 .lut_mask = 16'h003A;
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N9
dffeas \SLAVE_2K2|SLAVE_PORT|read_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|read_en_in1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|read_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N26
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|read_en_in (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|read_en_in~combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & \SLAVE_2K2|SLAVE_PORT|read_en_in1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|read_en_in1~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|read_en_in~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in .lut_mask = 16'hF000;
defparam \SLAVE_2K2|SLAVE_PORT|read_en_in .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N28
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|Selector2~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|Selector2~0_combout  = (\SLAVE_2K2|SLAVE_PORT|read_en_in~combout  & (((!\SLAVE_2K2|SLAVE_PORT|slave_valid~q )) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ))) # (!\SLAVE_2K2|SLAVE_PORT|read_en_in~combout  & 
// (\SLAVE_2K2|SLAVE_PORT|state.01~q  & ((!\SLAVE_2K2|SLAVE_PORT|slave_valid~q ) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|read_en_in~combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|state.01~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|Selector2~0 .lut_mask = 16'h32FA;
defparam \SLAVE_2K2|SLAVE_PORT|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N29
dffeas \SLAVE_2K2|SLAVE_PORT|state.01 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|state.01 .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N12
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|Selector1~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|Selector1~0_combout  = (!\SLAVE_2K2|SLAVE_PORT|state.01~q  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & \SLAVE_2K2|SLAVE_PORT|read_en_in1~q ))

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|state.01~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|read_en_in1~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|Selector1~0 .lut_mask = 16'h3000;
defparam \SLAVE_2K2|SLAVE_PORT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N13
dffeas \SLAVE_2K2|SLAVE_PORT|state.SPLIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|state.SPLIT .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N2
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|Selector0~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|Selector0~0_combout  = (\SLAVE_2K2|SLAVE_PORT|state.SPLIT~q ) # ((!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout  & \SLAVE_2K2|SLAVE_PORT|slave_valid~q ))

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_done~combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|state.SPLIT~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|Selector0~0 .lut_mask = 16'hFF30;
defparam \SLAVE_2K2|SLAVE_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N3
dffeas \SLAVE_2K2|SLAVE_PORT|slave_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|slave_valid .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|slave_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0_combout  = (\SLAVE_2K1|SLAVE_PORT|slave_valid~q  & ((\BUS|Bus_mux1|m2_rx_data~1_combout ) # ((\SLAVE_4K|SLAVE_PORT|slave_valid~q  & \BUS|Bus_mux1|m2_rx_data~0_combout )))) # 
// (!\SLAVE_2K1|SLAVE_PORT|slave_valid~q  & (\SLAVE_4K|SLAVE_PORT|slave_valid~q  & ((\BUS|Bus_mux1|m2_rx_data~0_combout ))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|slave_valid~q ),
	.datab(\SLAVE_4K|SLAVE_PORT|slave_valid~q ),
	.datac(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.datad(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0 .lut_mask = 16'hECA0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|master_ready~q  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ) # ((\SLAVE_2K2|SLAVE_PORT|slave_valid~q  & \BUS|Bus_mux1|m2_rx_data~2_combout ))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|slave_valid~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~0_combout ),
	.datac(\BUS|Bus_mux1|m2_rx_data~2_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|master_ready~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1 .lut_mask = 16'h00EC;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout  & (((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ) # (\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~2_combout )))) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout  & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ) # (\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~2_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97 .lut_mask = 16'hBBB0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N13
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [23] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [23] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [23]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N15
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N17
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [25] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [25] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [25]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N19
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [26] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [26] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [26] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N21
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [27] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [27] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [27]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N23
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N25
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N27
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~93  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~93 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N29
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout  = \MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31] $ (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~93 )

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[30]~93 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94 .lut_mask = 16'h5A5A;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N31
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~10 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]) # (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~10 .lut_mask = 16'hFFF0;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & 
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout )))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout  & (((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0 .lut_mask = 16'hF888;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N25
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout  = ((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout  & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31] & \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ))) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q )

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96 .lut_mask = 16'h5755;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y36_N1
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N3
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N5
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N7
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [4] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [4] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [4] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N9
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N11
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N13
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [7] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [7] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [7]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N15
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [8] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [8] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [8] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N17
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [9] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [9] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [9]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N19
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N21
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [11] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [11] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [11]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N23
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [12] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [12] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [12] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N25
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N27
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N29
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N31
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N1
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [17] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [17] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [17]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N3
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N5
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69 )) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19] & 
// ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71  = CARRY((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N7
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [20] & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [20] & 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71  & VCC))
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73  = CARRY((\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [20] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N9
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y35_N11
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~96_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count[24]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~6 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~6_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [20] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count 
// [23])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [21]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [22]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [20]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [23]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~6 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3] & (((!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]) # (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0])) # 
// (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [3]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~0 .lut_mask = 16'h1333;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~2_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [11] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [9] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count 
// [8])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [11]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [9]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [10]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [8]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~2 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [4] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count 
// [7])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [5]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [6]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [4]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [7]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~1 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~3_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count 
// [12])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [15]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [14]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [13]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [12]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~3 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~4_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~0_combout  & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~2_combout  & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~1_combout  & 
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~3_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~0_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~2_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~1_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~4 .lut_mask = 16'h8000;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~7 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~7_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [27] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [26] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count 
// [25])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [27]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [26]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [24]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [25]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~7 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~8 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~8_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29] & 
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~7_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [30]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [28]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [29]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~7_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~8 .lut_mask = 16'h0100;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~5_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18] & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16] & !\MASTER2|MASTER_PORT|MASTER_IN_PORT|count 
// [17])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [19]),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [18]),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [16]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [17]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~5 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~9 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~6_combout  & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~4_combout  & (\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~8_combout  & 
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~5_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~6_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~4_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~8_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~5_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~9 .lut_mask = 16'h8000;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout  & (!\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31] & \MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~0 .lut_mask = 16'h0300;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~1_combout  = (\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q  & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ) # 
// (\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~0_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~1 .lut_mask = 16'hFAEA;
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N3
dffeas \MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_IN_PORT|Selector43~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|trans_done~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|trans_done~0_combout  = (\MASTER2|BUTTON_EVENT1|instruction [1] & ((\MASTER2|BUTTON_EVENT1|instruction [0] & ((\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ))) # (!\MASTER2|BUTTON_EVENT1|instruction [0] & 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.datab(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.datac(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.datad(\MASTER2|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|trans_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|trans_done~0 .lut_mask = 16'hC808;
defparam \MASTER2|MASTER_PORT|trans_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N8
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector2~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector2~2_combout  = (\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & ((\MASTER1|MASTER_PORT|trans_done~0_combout ) # (\MASTER2|MASTER_PORT|trans_done~0_combout )))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|trans_done~0_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datad(\MASTER2|MASTER_PORT|trans_done~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector2~2 .lut_mask = 16'hF0C0;
defparam \BUS|Bus_Arbiter1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N10
cycloneive_lcell_comb \BUS|Bus_Arbiter1|m2_grant~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|m2_grant~0_combout  = (\BUS|Bus_Arbiter1|Selector2~2_combout ) # ((\BUS|Bus_Arbiter1|slave_sel_done~q  & ((\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ) # (\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|Selector2~2_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|m2_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|m2_grant~0 .lut_mask = 16'hFECC;
defparam \BUS|Bus_Arbiter1|m2_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N11
dffeas \BUS|Bus_Arbiter1|m2_grant (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BUS|Bus_Arbiter1|m2_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|m2_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|m2_grant .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|m2_grant .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count 
// [2])))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 .lut_mask = 16'h070F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout  = (\BUS|Bus_Arbiter1|bus_busy~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ))))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .lut_mask = 16'hA8A0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y31_N27
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout  = (!\BUS|Bus_Arbiter1|bus_busy~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & !\BUS|Bus_Arbiter1|m2_grant~q ))))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .lut_mask = 16'h5504;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~2 .lut_mask = 16'hFECC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y31_N9
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector36~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N6
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout  = (\rst~input_o  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout )) # (!\rst~input_o  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .lut_mask = 16'h3F0C;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  = (\rst~input_o  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .lut_mask = 16'h0A00;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N21
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~2_combout  = (\rst~input_o  & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~2 .lut_mask = 16'hAA00;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout  = (\rst~input_o  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] $ (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter 
// [1]))))

	.dataa(\rst~input_o ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 .lut_mask = 16'h2800;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N31
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~2_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] $ (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & 
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~2_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 .lut_mask = 16'h28A0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N27
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~7 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (((!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2])) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~7 .lut_mask = 16'h7F00;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N24
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout ) # ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  & (\BUS|Bus_mux1|s3_master_valid~combout  & 
// !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.datab(\BUS|Bus_mux1|s3_master_valid~combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~7_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 .lut_mask = 16'hFF08;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N25
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N22
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0_combout  = (\rst~input_o  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ) # ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  & \BUS|Bus_mux1|s3_master_valid~combout ))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.datab(\rst~input_o ),
	.datac(\BUS|Bus_mux1|s3_master_valid~combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0 .lut_mask = 16'hCC80;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N23
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3 .lut_mask = 16'h0200;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N18
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout  = (\rst~input_o  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout )) # (!\rst~input_o  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .lut_mask = 16'h5F50;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~1 .lut_mask = 16'h0400;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout  = (\rst~input_o  & (!\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout )) # (!\rst~input_o  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout )))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|handshake~2_combout ),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .lut_mask = 16'h7744;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|slave_ready~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|slave_ready~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout  & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|slave_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|slave_ready~0 .lut_mask = 16'h000A;
defparam \SLAVE_4K|SLAVE_PORT|slave_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ) # ((\SLAVE_4K|SLAVE_PORT|slave_ready~0_combout  & 
// \BUS|Bus_mux1|s1_master_valid~0_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|slave_ready~0_combout ),
	.datad(\BUS|Bus_mux1|s1_master_valid~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4 .lut_mask = 16'hFEEE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & ((\BUS|Bus_Arbiter1|m2_grant~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~2 .lut_mask = 16'h88F8;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y31_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector37~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0 .lut_mask = 16'hFEFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~108 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~108_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~108_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~108 .lut_mask = 16'h0004;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~104 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~104_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~104_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~104 .lut_mask = 16'hFA00;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~100 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~100_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~100_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~100 .lut_mask = 16'h0504;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~101 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~101_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~101_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~101 .lut_mask = 16'hFC30;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~102 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~102_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~100_combout  & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~101_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~100_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~101_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~102_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~102 .lut_mask = 16'h2AAA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~108_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~104_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~102_combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~103_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~108_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~104_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~102_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~103_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105 .lut_mask = 16'hAAA8;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~109 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~109_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & 
// ((\BUS|Bus_Arbiter1|bus_busy~q ) # ((\BUS|Bus_Arbiter1|m2_grant~q ))))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~109_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~109 .lut_mask = 16'hF0EE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~1 .lut_mask = 16'h0055;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~106 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~106_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~1_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~109_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q  & ((\MASTER2|BUTTON_EVENT1|instruction [1]))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~109_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~1_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [1]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~106_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~106 .lut_mask = 16'hEFEC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~106_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~106_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107 .lut_mask = 16'h0002;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y33_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~38 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~38_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~37 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~37 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~39  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~37 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[0]~37 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~38_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~39 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~38 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N3
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~40 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~40_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~39  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~39  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~41  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~39 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[1]~39 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~40_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~41 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~40 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N5
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~42 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~42_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~41 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~41 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~43  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~41 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[2]~41 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~42_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~43 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~42 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N7
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~44 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~44_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~43  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~43  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~45  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~43 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[3]~43 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~44_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~45 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~44 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N9
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~46 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~46_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~45 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~45 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~47  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~45 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[4]~45 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~46_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~47 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~46 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N11
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~48 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~48_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~47  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~47  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~49  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~47 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[5]~47 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~48_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~49 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~48 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N13
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~50 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~50_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~49 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~49 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~51  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~49 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[6]~49 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~50_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~51 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~50 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N15
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~52 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~52_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~51  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~51  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~53  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~51 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[7]~51 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~52_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~53 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~52 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~54 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~54_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~53 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~53 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~55  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~53 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[8]~53 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~54_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~55 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~54 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~56 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~56_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~55  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~55  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~57  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~55 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[9]~55 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~56_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~57 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~56 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N21
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~58 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~58_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~57 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~57 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~59  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~57 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[10]~57 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~58_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~59 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~58 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N23
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~60 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~60_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~59  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~59  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~61  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~59 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[11]~59 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~60_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~61 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~60 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N25
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~62 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~62_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~61 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~61 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~63  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~61 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[12]~61 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~62_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~63 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~62 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N27
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~64 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~64_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~63  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~63  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~65  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~63 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[13]~63 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~64_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~65 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~64 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N29
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~66 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~66_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~65 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~65 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~67  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~65 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[14]~65 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~66_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~67 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~66 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y33_N31
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~68 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~68_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~67  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~67  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~69  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~67 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[15]~67 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~68_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~69 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~68 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~70 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~70_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~69 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~69 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~71  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~69 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[16]~69 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~70_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~71 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~70 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N3
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~72 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~72_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~71  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~71  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~73  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~71 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[17]~71 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~72_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~73 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~72 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N5
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~74 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~74_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~73 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~73 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~75  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~73 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[18]~73 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~74_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~75 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~74 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N7
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~76 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~76_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~75  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~75  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~77  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~75 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[19]~75 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~76_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~77 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~76 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N9
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~78 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~78_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~77 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~77 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~79  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~77 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[20]~77 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~78_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~79 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~78 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N11
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~80 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~80_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~79  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~79  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~81  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~79 ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[21]~79 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~80_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~81 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~80 .lut_mask = 16'hA50A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N13
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~82 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~82_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~81 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~81 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~83  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~81 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[22]~81 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~82_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~83 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~82 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N15
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~84 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~84_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~83  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~83  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~85  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~83 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[23]~83 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~84_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~85 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~84 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~86 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~86_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~85 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~85 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~87  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~85 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[24]~85 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~86_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~87 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~86 .lut_mask = 16'h3C3F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N20
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~88 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~88_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~87  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~87  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~89  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~87 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[25]~87 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~88_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~89 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~88 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N21
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N22
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~90 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~90_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~89 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~89 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~91  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~89 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[26]~89 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~90_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~91 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~90 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N23
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~92 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~92_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~91  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~91  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~93  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~91 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[27]~91 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~92_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~93 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~92 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N25
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~94 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~94_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29] & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~93 )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29] & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~93 ) # (GND)))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~95  = CARRY((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~93 ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[28]~93 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~94_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~95 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~94 .lut_mask = 16'h5A5F;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N27
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~96 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~96_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~95  $ (GND))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~95  & VCC))
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~97  = CARRY((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~95 ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[29]~95 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~96_combout ),
	.cout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~97 ));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~96 .lut_mask = 16'hC30C;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N29
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N30
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~98 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~98_combout  = \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31] $ (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~97 )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~97 ),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~98_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~98 .lut_mask = 16'h5A5A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y32_N31
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31]~98_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~105_combout ),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[30]~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31] .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q )

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0 .lut_mask = 16'hCC00;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .lut_mask = 16'hFFE0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y31_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 .lut_mask = 16'hF200;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y31_N3
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N12
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~2_combout  = ((\BUS|Bus_Arbiter1|m2_grant~q  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datab(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~2 .lut_mask = 16'hDD55;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y31_N1
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector47~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & \BUS|Bus_mux1|m2_rx_data~2_combout )

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datac(\BUS|Bus_mux1|m2_rx_data~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2 .lut_mask = 16'hC0C0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N8
cycloneive_lcell_comb \BUS|Bus_mux1|s3_master_valid (
// Equation(s):
// \BUS|Bus_mux1|s3_master_valid~combout  = (\BUS|Bus_mux1|m1_rx_data~1_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ))) # (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.datac(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s3_master_valid~combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s3_master_valid .lut_mask = 16'hFC0C;
defparam \BUS|Bus_mux1|s3_master_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N12
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~combout  = LCELL(((\CLK_DIV|clk~q ) # ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  & \BUS|Bus_mux1|s3_master_valid~combout ))) # (!\rst~input_o ))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.datab(\rst~input_o ),
	.datac(\BUS|Bus_mux1|s3_master_valid~combout ),
	.datad(\CLK_DIV|clk~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event .lut_mask = 16'hFFB3;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl .clock_type = "global clock";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N0
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0_combout  = (\rst~input_o  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ) # ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  & \BUS|Bus_mux1|s3_master_valid~combout ))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.datab(\rst~input_o ),
	.datac(\BUS|Bus_mux1|s3_master_valid~combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0 .lut_mask = 16'hCC80;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N1
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N26
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q )

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready .lut_mask = 16'h0303;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & (\BUS|Bus_mux1|m1_rx_data~1_combout  & 
// \SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~0 .lut_mask = 16'h8000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout  & (\BUS|Bus_mux1|m1_rx_data~2_combout  & 
// \SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|slave_ready~combout ),
	.datac(\BUS|Bus_mux1|m1_rx_data~2_combout ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~2 .lut_mask = 16'h8000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & (\SLAVE_4K|SLAVE_PORT|slave_ready~0_combout  & \BUS|Bus_mux1|m1_rx_data~0_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datac(\SLAVE_4K|SLAVE_PORT|slave_ready~0_combout ),
	.datad(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~1 .lut_mask = 16'hC000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 .lut_mask = 16'h0100;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & \BUS|Bus_Arbiter1|m1_grant~q ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|m1_grant~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~1 .lut_mask = 16'hEECC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N13
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0 .lut_mask = 16'hFEFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~36 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~36_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~36 .lut_mask = 16'h0010;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~38 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~38_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~38 .lut_mask = 16'h0504;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~7_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~6_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~5_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11 .lut_mask = 16'h8000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~39 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~39_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout )))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~11_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~39 .lut_mask = 16'hAC00;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q )

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0 .lut_mask = 16'h0033;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout )) 
// # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~8_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~4_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 .lut_mask = 16'h2AAA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~37 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~37_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector46~0_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~37 .lut_mask = 16'hD5C0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~36_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~37_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~38_combout  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~39_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~36_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~38_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~39_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~37_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40 .lut_mask = 16'hAA08;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0 .lut_mask = 16'hFE00;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~42 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~42_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q  & (((\BUS|Bus_Arbiter1|m1_grant~q ) # (\BUS|Bus_Arbiter1|bus_busy~q )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q  & 
// (\MASTER1|BUTTON_EVENT1|instruction [1]))

	.dataa(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.datab(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~42 .lut_mask = 16'hFACA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~43 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~43_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ) # ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~42_combout )))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~42_combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~42_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~43 .lut_mask = 16'h8F8A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~108 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~108_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ) # ((!\MASTER1|BUTTON_EVENT1|instruction [1] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q )))

	.dataa(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~108_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~108 .lut_mask = 16'hFFCD;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~108_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout )) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~43_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.0000~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~43_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~108_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44 .lut_mask = 16'h008F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y35_N1
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~45 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~45_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~35 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~35 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~46  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~35 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[0]~35 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~45_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~46 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~45 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N3
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~45_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~47 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~47_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~46  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~46  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~48  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~46 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[1]~46 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~47_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~48 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~47 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N5
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~47_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~49 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~49_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~48 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~48 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~50  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~48 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[2]~48 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~49_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~50 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~49 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N7
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~49_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~51 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~51_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~50  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~50  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~52  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~50 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[3]~50 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~51_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~52 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~51 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N9
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~51_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~53 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~53_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~52 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~52 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~54  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~52 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[4]~52 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~53_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~54 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~53 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N11
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~53_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~55 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~55_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~54  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~54  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~56  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~54 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[5]~54 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~55_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~56 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~55 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N13
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~55_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~57 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~57_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~56 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~56 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~58  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~56 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[6]~56 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~57_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~58 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~57 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N15
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~57_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~59 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~59_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~58  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~58  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~60  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~58 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[7]~58 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~59_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~60 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~59 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N17
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~59_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~61 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~61_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~60 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~60 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~62  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~60 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[8]~60 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~61_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~62 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~61 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~61_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~63 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~63_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~62  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~62  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~64  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~62 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[9]~62 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~63_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~64 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~63 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N21
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~63_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~65 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~65_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~64 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~64 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~66  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~64 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[10]~64 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~65_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~66 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~65 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N23
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~65_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~67 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~67_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~66  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~66  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~68  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~66 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[11]~66 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~67_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~68 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~67 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N25
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~67_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~69 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~69_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~68 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~68 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~70  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~68 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[12]~68 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~69_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~70 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~69 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~69_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~71 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~71_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~70  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~70  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~72  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~70 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[13]~70 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~71_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~72 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~71 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N29
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~71_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~73 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~73_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~72 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~72 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~74  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~72 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[14]~72 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~73_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~74 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~73 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N31
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~73_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~75 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~75_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~74  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~74  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~76  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~74 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[15]~74 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~75_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~76 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~75 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N1
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~75_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~77 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~77_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~76 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~76 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~78  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~76 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[16]~76 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~77_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~78 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~77 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N3
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~77_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~79 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~79_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~78  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~78  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~80  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~78 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[17]~78 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~79_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~80 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~79 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N5
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~79_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~81 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~81_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~80 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~80 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~82  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~80 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[18]~80 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~81_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~82 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~81 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N7
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~81_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~83 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~83_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~82  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~82  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~84  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~82 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[19]~82 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~83_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~84 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~83 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N9
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~83_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~85 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~85_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~84 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~84 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~86  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~84 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[20]~84 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~85_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~86 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~85 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N11
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~85_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~87 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~87_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~86  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~86  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~88  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~86 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~86 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~87_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~88 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~87 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N13
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~87_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~89 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~89_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~88 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~88 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~90  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~88 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[22]~88 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~89_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~90 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~89 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N15
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~89_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~91 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~91_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~90  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~90  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~92  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~90 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[23]~90 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~91_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~92 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~91 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N17
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~91_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~93 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~93_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~92 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~92 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~94  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~92 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[24]~92 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~93_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~94 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~93 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~93_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~95 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~95_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~94  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~94  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~96  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~94 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[25]~94 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~95_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~96 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~95 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N21
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~95_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~97 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~97_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~96 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~96 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~98  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~96 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[26]~96 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~97_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~98 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~97 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N23
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~97_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~99 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~99_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~98  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~98  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~100  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~98 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[27]~98 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~99_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~100 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~99 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N25
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~99_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~101 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~101_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~100 )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~100 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~102  = CARRY((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~100 ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[28]~100 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~101_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~102 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~101 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N27
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~101_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~103 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~103_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~102  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30] & 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~102  & VCC))
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~104  = CARRY((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30] & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~102 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[29]~102 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~103_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~104 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~103 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N29
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~103_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105_combout  = \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] $ (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~104 )

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[30]~104 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105 .lut_mask = 16'h5A5A;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y34_N31
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31]~105_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~40_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .lut_mask = 16'hFCEC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N3
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  
// & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 .lut_mask = 16'hF200;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N3
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~107 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~107_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31] & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|LessThan2~10_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~107_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~107 .lut_mask = 16'h0002;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~107_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count[21]~107_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3 .lut_mask = 16'hFFEC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N19
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2_combout  = (\MASTER1|BUTTON_EVENT1|instruction [0] & (\MASTER1|BUTTON_EVENT1|instruction [1] & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ))

	.dataa(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.datab(gnd),
	.datac(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2 .lut_mask = 16'hA000;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout  = \MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0] $ (VCC)
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33  = CARRY(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0])

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32 .lut_mask = 16'h33CC;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout  = ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q )

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96 .lut_mask = 16'h0FCF;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2_combout  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ) # ((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q )))) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2_combout  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97 .lut_mask = 16'hC8FA;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y37_N1
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[0]~33 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N3
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[1]~35 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N5
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [3] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [3] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [3]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[2]~37 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N7
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[3]~39 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N9
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [5] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [5] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [5]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[4]~41 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N11
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[5]~43 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N13
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[6]~45 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N15
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [8] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [8] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [8] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[7]~47 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N17
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[8]~49 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N19
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[9]~51 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N21
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[10]~53 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N23
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y37_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~2_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count 
// [8])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [11]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [9]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [10]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [8]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~2 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y37_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [3] & (((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0])) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [2]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [3]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [0]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [1]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~0 .lut_mask = 16'h1333;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [12] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [12] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [12] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[11]~55 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N25
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[12]~57 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N27
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [14] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [14] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [14] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[13]~59 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N29
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[14]~61 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y37_N31
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y37_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~3_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [14] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count 
// [12])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [13]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [14]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [15]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [12]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~3 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y37_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~1_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count 
// [5])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [7]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [6]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [4]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [5]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~1 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y37_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~4_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~2_combout  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~0_combout  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~3_combout  & 
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~1_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~2_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~3_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~4 .lut_mask = 16'h8000;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[15]~63 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N1
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N2
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [17] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [17] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [17]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[16]~65 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N3
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[17]~67 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N5
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [19] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [19] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [19]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[18]~69 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N7
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [20] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [20] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [20] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[19]~71 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N9
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~73 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N11
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[21]~75 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76 .lut_mask = 16'hA50A;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N13
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[22]~77 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N15
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N16
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [24] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [24] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [24] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[23]~79 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N17
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N18
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [25] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [25] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [25]))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[24]~81 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82 .lut_mask = 16'h3C3F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N19
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[25]~83 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N21
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[26]~85 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N23
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~8 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~8_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [24] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count 
// [25])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [24]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [27]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [26]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [25]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~8 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[27]~87 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N25
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89 )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29] & 
// ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ) # (GND)))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91  = CARRY((!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29]))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[28]~89 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90 .lut_mask = 16'h5A5F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N27
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [30] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91  $ (GND))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [30] & 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91  & VCC))
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~93  = CARRY((\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [30] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[29]~91 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout ),
	.cout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~93 ));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92 .lut_mask = 16'hC30C;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N29
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~9 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~8_combout  & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [30] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29] & 
// !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~8_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [30]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [29]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [28]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~9 .lut_mask = 16'h0002;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout  = \MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31] $ (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~93 )

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[30]~93 ),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94 .lut_mask = 16'h5A5A;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y36_N31
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~96_combout ),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31] .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N10
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~6 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~6_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count 
// [20])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [22]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [21]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [23]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [20]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~6 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~5 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~5_combout  = (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16] & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [16]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [17]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~5 .lut_mask = 16'h000F;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~7 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~7_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~6_combout  & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [19] & (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18] & 
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~5_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~6_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [19]),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [18]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~5_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~7 .lut_mask = 16'h0200;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N20
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31]) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~4_combout  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout  & 
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~7_combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~4_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~9_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|count [31]),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~7_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10 .lut_mask = 16'hF8F0;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N28
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & 
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout )))) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q  & (((\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & \MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0 .lut_mask = 16'hF888;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N29
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2_combout  & (((\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout )) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ))) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2_combout  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0 .lut_mask = 16'hFA32;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N27
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000 .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q  & (((\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q  & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout )))) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q  & ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2_combout ) # ((\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q  & !\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.000~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|always0~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0 .lut_mask = 16'h44F4;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N7
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector43~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector43~0_combout  = (\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & (((\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ) # (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout )))) # 
// (!\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q  & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|state.RECEIVE_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_IN_PORT|LessThan2~10_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector43~0 .lut_mask = 16'hE0EC;
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N9
dffeas \MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_IN_PORT|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|trans_done~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|trans_done~0_combout  = (\MASTER1|BUTTON_EVENT1|instruction [1] & ((\MASTER1|BUTTON_EVENT1|instruction [0] & (\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q )) # (!\MASTER1|BUTTON_EVENT1|instruction [0] & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q )))))

	.dataa(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.datab(\MASTER1|MASTER_PORT|MASTER_IN_PORT|rx_done~q ),
	.datac(\MASTER1|BUTTON_EVENT1|instruction [1]),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|trans_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|trans_done~0 .lut_mask = 16'hD080;
defparam \MASTER1|MASTER_PORT|trans_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N28
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector5~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector5~0_combout  = (!\MASTER1|MASTER_PORT|trans_done~0_combout  & (\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & !\MASTER2|MASTER_PORT|trans_done~0_combout ))

	.dataa(gnd),
	.datab(\MASTER1|MASTER_PORT|trans_done~0_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datad(\MASTER2|MASTER_PORT|trans_done~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector5~0 .lut_mask = 16'h0030;
defparam \BUS|Bus_Arbiter1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N30
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector7~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector7~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q  & (((\BUS|Bus_Arbiter1|bus_busy~q ) # (\BUS|Bus_Arbiter1|slave_sel_done~q )))) # (!\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q  & 
// (\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & ((\BUS|Bus_Arbiter1|bus_busy~q ) # (\BUS|Bus_Arbiter1|slave_sel_done~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector7~0 .lut_mask = 16'hEEE0;
defparam \BUS|Bus_Arbiter1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N16
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector7~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector7~1_combout  = (!\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q  & (\BUS|Bus_Arbiter1|bus_busy~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector7~1 .lut_mask = 16'h5040;
defparam \BUS|Bus_Arbiter1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N26
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector7~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector7~2_combout  = (\BUS|Bus_Arbiter1|Selector5~0_combout ) # ((\BUS|Bus_Arbiter1|Selector7~0_combout ) # (\BUS|Bus_Arbiter1|Selector7~1_combout ))

	.dataa(gnd),
	.datab(\BUS|Bus_Arbiter1|Selector5~0_combout ),
	.datac(\BUS|Bus_Arbiter1|Selector7~0_combout ),
	.datad(\BUS|Bus_Arbiter1|Selector7~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector7~2 .lut_mask = 16'hFFFC;
defparam \BUS|Bus_Arbiter1|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N27
dffeas \BUS|Bus_Arbiter1|bus_busy (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|bus_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_busy .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|bus_busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout  = (!\BUS|Bus_Arbiter1|bus_busy~q  & (!\BUS|Bus_Arbiter1|arbiter_busy~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q )))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~0 .lut_mask = 16'h1000;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N28
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~1_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q )))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~1 .lut_mask = 16'h00FC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y31_N29
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N2
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ) # (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout )) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout ))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector34~3_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .lut_mask = 16'hCFEF;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y31_N3
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N6
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector2~3 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector2~3_combout  = (!\BUS|Bus_Arbiter1|Selector2~2_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # (\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q 
// ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|Selector2~2_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector2~3 .lut_mask = 16'h00FE;
defparam \BUS|Bus_Arbiter1|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y31_N7
dffeas \BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N18
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector4~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector4~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & !\BUS|Bus_Arbiter1|slave_sel_done~q )

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector4~0 .lut_mask = 16'h00AA;
defparam \BUS|Bus_Arbiter1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N12
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector4~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector4~1_combout  = (\BUS|Bus_Arbiter1|Selector4~0_combout ) # ((!\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q )))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.IDLE_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|Selector4~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector4~1 .lut_mask = 16'hCDCC;
defparam \BUS|Bus_Arbiter1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N13
dffeas \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N22
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector5~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector5~1_combout  = (\BUS|Bus_Arbiter1|Selector5~0_combout ) # ((\BUS|Bus_Arbiter1|slave_sel_done~q  & ((\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ) # (\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|Selector5~0_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector5~1 .lut_mask = 16'hFECC;
defparam \BUS|Bus_Arbiter1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N23
dffeas \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N24
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector10~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector10~0_combout  = (!\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & !\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector10~0 .lut_mask = 16'h000F;
defparam \BUS|Bus_Arbiter1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N25
dffeas \BUS|Bus_Arbiter1|m1_grant (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|m2_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|m1_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|m1_grant .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|m1_grant .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N4
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout  = (!\BUS|Bus_Arbiter1|m1_grant~q  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )

	.dataa(gnd),
	.datab(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datac(gnd),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~1 .lut_mask = 16'h3300;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N26
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  
// & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~0 .lut_mask = 16'h0001;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N30
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2 .lut_mask = 16'hAAA8;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # ((\BUS|Bus_Arbiter1|m1_grant~q  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3 .lut_mask = 16'hFFEA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N10
cycloneive_lcell_comb \m1_button1~0 (
// Equation(s):
// \m1_button1~0_combout  = (\button1_sel~input_o ) # (\button1_val~input_o )

	.dataa(gnd),
	.datab(\button1_sel~input_o ),
	.datac(\button1_val~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1_button1~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1_button1~0 .lut_mask = 16'hFCFC;
defparam \m1_button1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N12
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|data_out[3]~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|data_out[3]~0_combout  = !\m1_button1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1_button1~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|data_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[3]~0 .lut_mask = 16'h00FF;
defparam \MASTER1|BUTTON_EVENT1|data_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y34_N13
dffeas \MASTER1|BUTTON_EVENT1|data_out[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|data_out[3]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[3] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & \MASTER1|BUTTON_EVENT1|data_out [3]))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2] & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0])))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datad(\MASTER1|BUTTON_EVENT1|data_out [3]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 .lut_mask = 16'h2404;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y34_N11
dffeas \MASTER1|BUTTON_EVENT1|data_out[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\m1_button1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|data_out[4] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N16
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|address[0]~feeder (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|address[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[0]~feeder .lut_mask = 16'hFFFF;
defparam \MASTER1|BUTTON_EVENT1|address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y34_N17
dffeas \MASTER1|BUTTON_EVENT1|address[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|BUTTON_EVENT1|address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|BUTTON_EVENT1|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|BUTTON_EVENT1|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|address[0] .is_wysiwyg = "true";
defparam \MASTER1|BUTTON_EVENT1|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N8
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  & ((\MASTER1|BUTTON_EVENT1|data_out [4]) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0])))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0] & \MASTER1|BUTTON_EVENT1|address [0]))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ),
	.datab(\MASTER1|BUTTON_EVENT1|data_out [4]),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datad(\MASTER1|BUTTON_EVENT1|address [0]),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 .lut_mask = 16'hADA8;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~4_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~4 .lut_mask = 16'hFEAA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N1
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector51~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N24
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3 .lut_mask = 16'hFFF0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N0
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0_combout ) # (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2 .lut_mask = 16'hFFF0;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N30
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  $ 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout )))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0 .lut_mask = 16'h8009;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N8
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  $ (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout )))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1 .lut_mask = 16'h9114;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N10
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2 .lut_mask = 16'h1210;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N28
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout )))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  $ (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3 .lut_mask = 16'h2409;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N22
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout )))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & 
// ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout )))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4 .lut_mask = 16'hF372;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N16
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & 
// !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout )) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5 .lut_mask = 16'hF1F7;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N18
cycloneive_lcell_comb \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6 (
// Equation(s):
// \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout  = (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ))) # 
// (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & \MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.cin(gnd),
	.combout(\MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6 .lut_mask = 16'h040A;
defparam \MASTER1|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N0
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3 .lut_mask = 16'hFFF0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0_combout )

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.READ_WAIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2 .lut_mask = 16'hFFAA;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N18
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout  $ 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0 .lut_mask = 16'h8009;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N28
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  $ (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout )))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1 .lut_mask = 16'h9112;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N22
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout )))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2 .lut_mask = 16'h1140;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N24
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  $ 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3 .lut_mask = 16'h4029;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N26
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout )))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4 .lut_mask = 16'hF754;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N20
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & 
// !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout )) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5 .lut_mask = 16'hFF17;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N30
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr3~combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr1~combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr2~combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|WideOr0~combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6 .lut_mask = 16'h002C;
defparam \MASTER2|BUTTON_EVENT1|DISPLAY2|display|io_seven[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N26
cycloneive_lcell_comb \DISPLAY7|display|io_seven[0]~0 (
// Equation(s):
// \DISPLAY7|display|io_seven[0]~0_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] $ (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2])))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\DISPLAY7|display|io_seven[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY7|display|io_seven[0]~0 .lut_mask = 16'h030C;
defparam \DISPLAY7|display|io_seven[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N28
cycloneive_lcell_comb \DISPLAY7|display|io_seven[1]~1 (
// Equation(s):
// \DISPLAY7|display|io_seven[1]~1_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] $ (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\DISPLAY7|display|io_seven[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY7|display|io_seven[1]~1 .lut_mask = 16'h3C00;
defparam \DISPLAY7|display|io_seven[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N30
cycloneive_lcell_comb \DISPLAY7|display|io_seven[2]~2 (
// Equation(s):
// \DISPLAY7|display|io_seven[2]~2_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]) # ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\DISPLAY7|display|io_seven[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY7|display|io_seven[2]~2 .lut_mask = 16'hFFCF;
defparam \DISPLAY7|display|io_seven[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N24
cycloneive_lcell_comb \DISPLAY7|display|io_seven[3]~3 (
// Equation(s):
// \DISPLAY7|display|io_seven[3]~3_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] $ (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISPLAY7|display|io_seven[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY7|display|io_seven[3]~3 .lut_mask = 16'h9494;
defparam \DISPLAY7|display|io_seven[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N8
cycloneive_lcell_comb \DISPLAY7|display|io_seven[4]~4 (
// Equation(s):
// \DISPLAY7|display|io_seven[4]~4_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]) # ((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\DISPLAY7|display|io_seven[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY7|display|io_seven[4]~4 .lut_mask = 16'hCFCC;
defparam \DISPLAY7|display|io_seven[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N2
cycloneive_lcell_comb \DISPLAY7|display|io_seven[5]~5 (
// Equation(s):
// \DISPLAY7|display|io_seven[5]~5_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\DISPLAY7|display|io_seven[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY7|display|io_seven[5]~5 .lut_mask = 16'hC0FC;
defparam \DISPLAY7|display|io_seven[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N12
cycloneive_lcell_comb \DISPLAY7|display|io_seven[6]~6 (
// Equation(s):
// \DISPLAY7|display|io_seven[6]~6_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & ((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2])))

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\DISPLAY7|display|io_seven[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY7|display|io_seven[6]~6 .lut_mask = 16'h3FF0;
defparam \DISPLAY7|display|io_seven[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N16
cycloneive_lcell_comb \DISPLAY8|display|io_seven[0]~0 (
// Equation(s):
// \DISPLAY8|display|io_seven[0]~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] $ 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] $ 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\DISPLAY8|display|io_seven[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY8|display|io_seven[0]~0 .lut_mask = 16'h2086;
defparam \DISPLAY8|display|io_seven[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N26
cycloneive_lcell_comb \DISPLAY8|display|io_seven[1]~1 (
// Equation(s):
// \DISPLAY8|display|io_seven[1]~1_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & 
// (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] $ (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\DISPLAY8|display|io_seven[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY8|display|io_seven[1]~1 .lut_mask = 16'hE448;
defparam \DISPLAY8|display|io_seven[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N20
cycloneive_lcell_comb \DISPLAY8|display|io_seven[2]~2 (
// Equation(s):
// \DISPLAY8|display|io_seven[2]~2_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]) # ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\DISPLAY8|display|io_seven[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY8|display|io_seven[2]~2 .lut_mask = 16'h3EBF;
defparam \DISPLAY8|display|io_seven[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N22
cycloneive_lcell_comb \DISPLAY8|display|io_seven[3]~3 (
// Equation(s):
// \DISPLAY8|display|io_seven[3]~3_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2])) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] $ (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\DISPLAY8|display|io_seven[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY8|display|io_seven[3]~3 .lut_mask = 16'h9806;
defparam \DISPLAY8|display|io_seven[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N0
cycloneive_lcell_comb \DISPLAY8|display|io_seven[4]~4 (
// Equation(s):
// \DISPLAY8|display|io_seven[4]~4_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3])))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & ((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & 
// (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\DISPLAY8|display|io_seven[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY8|display|io_seven[4]~4 .lut_mask = 16'h0A2E;
defparam \DISPLAY8|display|io_seven[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N18
cycloneive_lcell_comb \DISPLAY8|display|io_seven[5]~5 (
// Equation(s):
// \DISPLAY8|display|io_seven[5]~5_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] $ (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\DISPLAY8|display|io_seven[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY8|display|io_seven[5]~5 .lut_mask = 16'h0B82;
defparam \DISPLAY8|display|io_seven[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N28
cycloneive_lcell_comb \DISPLAY8|display|io_seven[6]~6 (
// Equation(s):
// \DISPLAY8|display|io_seven[6]~6_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]) # (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] $ 
// (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]) # (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] $ 
// (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\DISPLAY8|display|io_seven[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY8|display|io_seven[6]~6 .lut_mask = 16'hF7BC;
defparam \DISPLAY8|display|io_seven[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G2
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hA8A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hAA88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10 .lut_mask = 16'hDF80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N4
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 (
	.dataa(gnd),
	.datab(\~QIC_CREATED_GND~I_combout ),
	.datac(\~QIC_CREATED_GND~I_combout ),
	.datad(\~QIC_CREATED_GND~I_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11 .lut_mask = 16'hE4CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'h3C3F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .lut_mask = 16'hC30C;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .lut_mask = 16'h3C3F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .lut_mask = 16'hC30C;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .lut_mask = 16'h3C3F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .lut_mask = 16'hC30C;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .lut_mask = 16'h3C3F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .lut_mask = 16'hA50A;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .lut_mask = 16'h5A5F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .lut_mask = 16'hA50A;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .lut_mask = 16'h5A5A;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'hF080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .lut_mask = 16'h4040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 16'hF040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16 .lut_mask = 16'h0C22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17 .lut_mask = 16'h1300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12 .lut_mask = 16'hFFE0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0080;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0080;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h000F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'hFFF7;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h52D2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N19
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N23
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N13
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14 .lut_mask = 16'hFFFC;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N23
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N21
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N19
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N17
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N15
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N13
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N11
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N9
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N7
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N5
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N3
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N1
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFAFA;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N25
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .lut_mask = 16'hC30C;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .lut_mask = 16'hC30C;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .lut_mask = 16'hA50A;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .lut_mask = 16'hA50A;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .lut_mask = 16'h5A5F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .lut_mask = 16'hA50A;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .lut_mask = 16'h5A5A;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22 .lut_mask = 16'hF080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23 .lut_mask = 16'hE0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14 .lut_mask = 16'h207F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19 .lut_mask = 16'h004C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0080;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0080;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0303;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'hFFBF;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N25
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h43F0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h34F0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N31
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h2000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14 .lut_mask = 16'hFFFC;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N23
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N21
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N15
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N13
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N11
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N9
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N7
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N17
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .lut_mask = 16'hE0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 .lut_mask = 16'hB0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFCFC;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13 .lut_mask = 16'h3044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18 .lut_mask = 16'h0222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'hAAE4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hCAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 16'hEEE4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .lut_mask = 16'hE400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 16'h0500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hB830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y36_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .lut_mask = 16'h7430;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 .lut_mask = 16'hE040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N17
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N3
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N19
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N13
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24 .lut_mask = 16'hEE30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .lut_mask = 16'hC30C;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h2000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h000F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'hFDFF;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h703C;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N21
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h34F0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N31
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h700F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N1
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0800;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'hFFFC;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N7
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .lut_mask = 16'hC30C;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N9
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N11
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .lut_mask = 16'hC30C;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .lut_mask = 16'hA50A;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .lut_mask = 16'h5A5F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .lut_mask = 16'hA50A;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .lut_mask = 16'h5A5A;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N23
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N21
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N19
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N17
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N15
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N13
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N29
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N21
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25 .lut_mask = 16'hE4AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N19
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22 .lut_mask = 16'hFA44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23 .lut_mask = 16'hACF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20 .lut_mask = 16'hAAD8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N9
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21 .lut_mask = 16'hE4AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 .lut_mask = 16'hFA44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N31
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N31
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19 .lut_mask = 16'hE4AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.datab(gnd),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF50;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N1
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hBABA;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N25
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF30;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N1
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hF0CA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hACF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N1
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N3
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N5
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.asdata(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N21
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .lut_mask = 16'hEE50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N13
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .lut_mask = 16'hEC2C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N3
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 16'hFC22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N19
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N11
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .lut_mask = 16'hDA8A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h5151;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hFAF2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y33_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y33_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .lut_mask = 16'hFF04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'hB566;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h09C4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'hFF5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'h4D48;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'hBEF2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'hFCAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hCC55;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'hF00A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h10D1;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hFC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'h5454;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N11
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N18
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (\BUS|Bus_Arbiter1|m2_grant~q  & !\MASTER2|BUTTON_EVENT1|instruction [0]))

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datad(\MASTER2|BUTTON_EVENT1|instruction [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0 .lut_mask = 16'h00C0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y31_N19
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|read_en~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N6
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout  = (!\MASTER1|BUTTON_EVENT1|instruction [0] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & \BUS|Bus_Arbiter1|m1_grant~q ))

	.dataa(\MASTER1|BUTTON_EVENT1|instruction [0]),
	.datab(gnd),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\BUS|Bus_Arbiter1|m1_grant~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0 .lut_mask = 16'h5000;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N7
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N26
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|write_en_in1~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|write_en_in1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q )))) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & (\BUS|Bus_mux1|m2_rx_data~0_combout  & 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q )))

	.dataa(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|write_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|write_en_in1~0 .lut_mask = 16'hF808;
defparam \SLAVE_4K|SLAVE_PORT|write_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|write_en_in1~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|write_en_in1~1_combout  = (\SLAVE_4K|SLAVE_PORT|write_en_in1~q  & ((!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ))) # (!\SLAVE_4K|SLAVE_PORT|write_en_in1~q  & (\SLAVE_4K|SLAVE_PORT|write_en_in1~0_combout ))

	.dataa(\SLAVE_4K|SLAVE_PORT|write_en_in1~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datac(\SLAVE_4K|SLAVE_PORT|write_en_in1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|write_en_in1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|write_en_in1~1 .lut_mask = 16'h3A3A;
defparam \SLAVE_4K|SLAVE_PORT|write_en_in1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N9
dffeas \SLAVE_4K|SLAVE_PORT|write_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|write_en_in1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|write_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|write_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|write_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|write_en_in (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|write_en_in~combout  = (\SLAVE_4K|SLAVE_PORT|write_en_in1~q  & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|write_en_in1~q ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|write_en_in~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|write_en_in .lut_mask = 16'hF000;
defparam \SLAVE_4K|SLAVE_PORT|write_en_in .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N6
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q 
//  & \BUS|Bus_Arbiter1|m2_grant~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3 .lut_mask = 16'hFFF8;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N8
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout  = (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q 
//  & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q )))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~0 .lut_mask = 16'h0001;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N10
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ) # ((!\BUS|Bus_Arbiter1|m2_grant~q  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ))

	.dataa(gnd),
	.datab(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~1 .lut_mask = 16'hF3F0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N4
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ) # ((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2 .lut_mask = 16'h8C88;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N10
cycloneive_lcell_comb \m2_button1~0 (
// Equation(s):
// \m2_button1~0_combout  = (\button2_val~input_o ) # (\button2_sel~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button2_val~input_o ),
	.datad(\button2_sel~input_o ),
	.cin(gnd),
	.combout(\m2_button1~0_combout ),
	.cout());
// synopsys translate_off
defparam \m2_button1~0 .lut_mask = 16'hFFF0;
defparam \m2_button1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y33_N11
dffeas \MASTER2|BUTTON_EVENT1|data_out[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\m2_button1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[4] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N12
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|data_out[3]~0 (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|data_out[3]~0_combout  = !\m2_button1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m2_button1~0_combout ),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|data_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[3]~0 .lut_mask = 16'h00FF;
defparam \MASTER2|BUTTON_EVENT1|data_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y33_N13
dffeas \MASTER2|BUTTON_EVENT1|data_out[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|data_out[3]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|data_out[3] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & (\MASTER2|BUTTON_EVENT1|data_out [3] & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & !\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1] & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\MASTER2|BUTTON_EVENT1|data_out [3]),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 .lut_mask = 16'h0580;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N8
cycloneive_lcell_comb \MASTER2|BUTTON_EVENT1|address[0]~feeder (
// Equation(s):
// \MASTER2|BUTTON_EVENT1|address[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|BUTTON_EVENT1|address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[0]~feeder .lut_mask = 16'hFFFF;
defparam \MASTER2|BUTTON_EVENT1|address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y33_N9
dffeas \MASTER2|BUTTON_EVENT1|address[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|BUTTON_EVENT1|address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MASTER2|BUTTON_EVENT1|Selector3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|BUTTON_EVENT1|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|BUTTON_EVENT1|address[0] .is_wysiwyg = "true";
defparam \MASTER2|BUTTON_EVENT1|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  & ((\MASTER2|BUTTON_EVENT1|data_out [4]) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0])))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0] & \MASTER2|BUTTON_EVENT1|address [0]))))

	.dataa(\MASTER2|BUTTON_EVENT1|data_out [4]),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datad(\MASTER2|BUTTON_EVENT1|address [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 .lut_mask = 16'hCBC8;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N16
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~3_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~2_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~4 .lut_mask = 16'hFECC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y31_N17
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector51~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N2
cycloneive_lcell_comb \BUS|Bus_mux1|s1_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|s1_rx_data~0_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q )))) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & (\BUS|Bus_mux1|m2_rx_data~0_combout  & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datab(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s1_rx_data~0 .lut_mask = 16'hE4A0;
defparam \BUS|Bus_mux1|s1_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N16
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [0])) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & ((\BUS|Bus_mux1|s1_rx_data~0_combout 
// )))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.datab(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0 .lut_mask = 16'hACAC;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N6
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [0]))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout )))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 .lut_mask = 16'hF0D8;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N7
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N6
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout  & 
// !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 .lut_mask = 16'h0010;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N24
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~3 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~3_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (((!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q )) # 
// (!\BUS|Bus_Arbiter1|m2_grant~q ))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datac(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~3 .lut_mask = 16'h3B0A;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y31_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~2 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~2_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q )

	.dataa(gnd),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~2 .lut_mask = 16'hFCFC;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N26
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~4 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~4_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & ((\BUS|Bus_Arbiter1|m2_grant~q ) # ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & 
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q 
// ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datac(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~4 .lut_mask = 16'hECA0;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~5 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~5_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q  & (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~3_combout  & ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~2_combout ) # 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~4_combout )))) # (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~2_combout ) # (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~4_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~3_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~2_combout ),
	.datad(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~4_combout ),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~5 .lut_mask = 16'h7770;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N14
cycloneive_lcell_comb \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~6 (
// Equation(s):
// \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~6_combout  = (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~5_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout  & ((\MASTER2|BUTTON_EVENT1|address [0])))) # 
// (!\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~5_combout  & (((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~5_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datad(\MASTER2|BUTTON_EVENT1|address [0]),
	.cin(gnd),
	.combout(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~6 .lut_mask = 16'hD850;
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y33_N15
dffeas \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|Selector50~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address .is_wysiwyg = "true";
defparam \MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~1 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~1_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\BUS|Bus_Arbiter1|m1_grant~q  & 
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR~q ),
	.datab(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~1 .lut_mask = 16'hFFEA;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N22
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~3 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~3_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & !\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~1_combout )) # 
// (!\BUS|Bus_Arbiter1|m1_grant~q ))) # (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & ((!\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~1_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~1_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~3 .lut_mask = 16'h0A3B;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N12
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~2 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~2_combout  = (\MASTER1|BUTTON_EVENT1|address [0] & (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~1_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ))))

	.dataa(\MASTER1|BUTTON_EVENT1|address [0]),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~1_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~0_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Mux0~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~2 .lut_mask = 16'hA800;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N14
cycloneive_lcell_comb \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~4 (
// Equation(s):
// \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~4_combout  = (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~2_combout ) # ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q  & ((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~3_combout ) # 
// (\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ))))

	.dataa(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~3_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~2_combout ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ),
	.cin(gnd),
	.combout(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~4 .lut_mask = 16'hFCEC;
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N15
dffeas \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|Selector50~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address .is_wysiwyg = "true";
defparam \MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N8
cycloneive_lcell_comb \BUS|Bus_mux1|s1_rx_address~0 (
// Equation(s):
// \BUS|Bus_mux1|s1_rx_address~0_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q )))) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q  & 
// ((\BUS|Bus_mux1|m2_rx_data~0_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datac(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.datad(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s1_rx_address~0 .lut_mask = 16'hCCA0;
defparam \BUS|Bus_mux1|s1_rx_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N30
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0])) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & ((\BUS|Bus_mux1|s1_rx_address~0_combout ))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.datad(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0 .lut_mask = 16'hF2D0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N31
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout )))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 .lut_mask = 16'h0400;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~1_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & 
// ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & (\BUS|Bus_mux1|s1_rx_address~0_combout )) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1])))))

	.dataa(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~1 .lut_mask = 16'hE2F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N7
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N24
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~2_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~2 .lut_mask = 16'h0100;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N8
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~2_combout  & ((\BUS|Bus_mux1|s1_rx_address~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~2_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~2_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2]),
	.datad(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N9
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & 
// ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3]))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\BUS|Bus_mux1|s1_rx_address~0_combout ))))

	.dataa(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 .lut_mask = 16'hFE02;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5 .lut_mask = 16'hD8F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N1
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N10
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & ((\BUS|Bus_mux1|s1_rx_address~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4]),
	.datad(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N11
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & (\BUS|Bus_mux1|s1_rx_address~0_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5]))))

	.dataa(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7 .lut_mask = 16'hB8F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N27
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N2
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8 .lut_mask = 16'h0400;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N12
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8_combout  & ((\BUS|Bus_mux1|s1_rx_address~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6]),
	.datad(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N13
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & 
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout )))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 .lut_mask = 16'h4000;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  & (\BUS|Bus_mux1|s1_rx_address~0_combout )) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  & 
// ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7])))

	.dataa(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10 .lut_mask = 16'hAAF0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N21
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\rst~input_o  & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q )))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 .lut_mask = 16'h2000;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 .lut_mask = 16'h0505;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & ((\BUS|Bus_mux1|s1_rx_address~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8]),
	.datad(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N17
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 .lut_mask = 16'h5050;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & ((\BUS|Bus_mux1|s1_rx_address~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9]),
	.datad(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(gnd),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 .lut_mask = 16'h0A0A;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & ((\BUS|Bus_mux1|s1_rx_address~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10]),
	.datad(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N21
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\BUS|Bus_mux1|s1_rx_address~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11]),
	.datad(\BUS|Bus_mux1|s1_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N31
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N10
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (\rst~input_o  & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .lut_mask = 16'h4000;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N8
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [1])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & 
// ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [1])))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2 .lut_mask = 16'hE4F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N9
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\SLAVE_4K|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_4K|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [1],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [0]}),
	.portaaddr({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "4KBRAM.mif";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "clear0";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000300030003;
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N20
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & ((\BUS|Bus_mux1|s1_rx_data~0_combout ))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data 
// [6]))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.datab(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datac(gnd),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7 .lut_mask = 16'hCCAA;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N10
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~8 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~8_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~8 .lut_mask = 16'hD8F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N11
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N28
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~9 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~9_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & ((\BUS|Bus_mux1|s1_rx_data~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [7])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [7]))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.datab(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~9 .lut_mask = 16'hCAAA;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N2
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~10 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~10_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3]~2_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~9_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3]~2_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3]~2_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~9_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~10 .lut_mask = 16'hD8F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N3
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\SLAVE_4K|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_4K|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [7],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [6]}),
	.portaaddr({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "4KBRAM.mif";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "clear0";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010003;
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFE04;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .lut_mask = 16'hFFF3;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N25
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE04;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N15
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N0
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & !\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .lut_mask = 16'h0C0C;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N22
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datab(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 .lut_mask = 16'hD8F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N23
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N16
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (\rst~input_o  & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .lut_mask = 16'h8000;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N22
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~6 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~6_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [5])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & 
// ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [5])))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~6 .lut_mask = 16'hE4F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N23
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\SLAVE_4K|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_4K|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [5],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [4]}),
	.portaaddr({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "4KBRAM.mif";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "clear0";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000300030003;
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE04;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N29
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE04;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N27
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N4
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  = (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])

	.dataa(gnd),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .lut_mask = 16'h3030;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N18
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & ((\BUS|Bus_mux1|s1_rx_data~0_combout ))) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [2])))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [2]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datab(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.datad(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3 .lut_mask = 16'hF870;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N19
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N4
cycloneive_lcell_comb \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~4 (
// Equation(s):
// \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~4_combout  = (\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # 
// (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & ((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [3]))))) # (!\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (((\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [3]))))

	.dataa(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datac(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.datad(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~4 .lut_mask = 16'hD8F0;
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N5
dffeas \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3] (
	.clk(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\SLAVE_4K|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_4K|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [3],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|data [2]}),
	.portaaddr({\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_4K|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "4KBRAM.mif";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "clear0";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000300030003;
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE04;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N1
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE04;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N7
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hCDC8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N17
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hF1E0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N23
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h0ACC;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h5A5F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N6
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h00F0;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10 .lut_mask = 16'hFF20;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N25
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y35_N27
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(gnd),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y35_N29
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y35_N31
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9 .lut_mask = 16'hFFBF;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .lut_mask = 16'h88F8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N23
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h55A8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0400;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h5540;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h5051;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h0404;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'hD972;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(gnd),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0FFA;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h2204;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h8D88;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h0AAA;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6 .lut_mask = 16'hFFA8;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N23
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h00D1;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N5
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h00EA;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N11
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h3222;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N25
dffeas \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
cycloneive_lcell_comb \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hE4E4;
defparam \SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24 .lut_mask = 16'hFF20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y34_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFF01;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y34_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y34_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y34_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'hFB10;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h7007;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'hEFEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hECCE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .lut_mask = 16'h008D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18 .lut_mask = 16'hFFA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'hAE04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20 .lut_mask = 16'h0CCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'hF404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .lut_mask = 16'h2A2A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h7000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h0F08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hAA00;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h00F0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 .lut_mask = 16'hAEAA;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N21
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y32_N23
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y32_N25
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y32_N27
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N6
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'hFFBF;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 .lut_mask = 16'hDC50;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N19
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h5051;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h0300;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'hD972;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h3F3C;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h2204;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'hA0E4;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N28
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h7700;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N22
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6 .lut_mask = 16'hEEEA;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N29
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N26
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h00C5;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N27
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N10
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h00EC;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N11
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0040;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h55A8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h5444;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h00EC;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N25
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hB8B8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N11
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N4
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|write_en_in1~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|write_en_in1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~2_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q )))) # (!\BUS|Bus_mux1|m1_rx_data~2_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q  & 
// (\BUS|Bus_mux1|m2_rx_data~1_combout )))

	.dataa(\BUS|Bus_mux1|m1_rx_data~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datac(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.datad(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|write_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in1~0 .lut_mask = 16'hEA40;
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|write_en_in1~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|write_en_in1~1_combout  = (\SLAVE_2K1|SLAVE_PORT|write_en_in1~q  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q )) # (!\SLAVE_2K1|SLAVE_PORT|write_en_in1~q  & ((\SLAVE_2K1|SLAVE_PORT|write_en_in1~0_combout )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|write_en_in1~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|write_en_in1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|write_en_in1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in1~1 .lut_mask = 16'h5F50;
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N25
dffeas \SLAVE_2K1|SLAVE_PORT|write_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|write_en_in1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|write_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N26
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|write_en_in (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|write_en_in~combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & \SLAVE_2K1|SLAVE_PORT|write_en_in1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datad(\SLAVE_2K1|SLAVE_PORT|write_en_in1~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|write_en_in~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in .lut_mask = 16'hF000;
defparam \SLAVE_2K1|SLAVE_PORT|write_en_in .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N28
cycloneive_lcell_comb \BUS|Bus_mux1|s2_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|s2_rx_data~0_combout  = (\BUS|Bus_mux1|m1_rx_data~2_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q )))) # (!\BUS|Bus_mux1|m1_rx_data~2_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q  & 
// ((\BUS|Bus_mux1|m2_rx_data~1_combout ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datad(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s2_rx_data~0 .lut_mask = 16'hE4A0;
defparam \BUS|Bus_mux1|s2_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (\rst~input_o  & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .lut_mask = 16'h2000;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))

	.dataa(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6 .lut_mask = 16'hB8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N2
cycloneive_lcell_comb \BUS|Bus_mux1|s2_rx_address~0 (
// Equation(s):
// \BUS|Bus_mux1|s2_rx_address~0_combout  = (\BUS|Bus_mux1|m1_rx_data~2_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q )))) # (!\BUS|Bus_mux1|m1_rx_data~2_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q  & 
// ((\BUS|Bus_mux1|m2_rx_data~1_combout ))))

	.dataa(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~2_combout ),
	.datad(\BUS|Bus_mux1|m2_rx_data~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s2_rx_address~0 .lut_mask = 16'hCAC0;
defparam \BUS|Bus_mux1|s2_rx_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0])) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0])) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\BUS|Bus_mux1|s2_rx_address~0_combout )))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.datac(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0 .lut_mask = 16'hCCD8;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\rst~input_o  & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 .lut_mask = 16'h4040;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout )))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 .lut_mask = 16'hF0B8;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1])) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & 
// ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\BUS|Bus_mux1|s2_rx_address~0_combout ))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1]),
	.datac(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 .lut_mask = 16'hD8CC;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~3 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~3_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1]))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout )))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~3 .lut_mask = 16'hF0B8;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N19
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~4 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~4_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2])) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & 
// ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2])) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\BUS|Bus_mux1|s2_rx_address~0_combout )))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2]),
	.datac(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~4 .lut_mask = 16'hCCD8;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~5 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~5_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~4_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~4_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~5 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & 
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 .lut_mask = 16'h0800;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~6 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~6_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & 
// ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3])))

	.dataa(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~6 .lut_mask = 16'hAAF0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N9
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 .lut_mask = 16'h0055;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & (\rst~input_o  & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2])))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 .lut_mask = 16'h0800;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~7 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~7_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~7 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(gnd),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 .lut_mask = 16'hCC00;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~8 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~8_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5]))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\BUS|Bus_mux1|s2_rx_address~0_combout )))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~8 .lut_mask = 16'hF0D8;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 .lut_mask = 16'h00AA;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N3
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N5
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & (\rst~input_o  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2])))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datab(\rst~input_o ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 .lut_mask = 16'h0080;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & 
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 .lut_mask = 16'h4000;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9])))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9])))))

	.dataa(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12 .lut_mask = 16'hE2F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & (\BUS|Bus_mux1|s2_rx_address~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\BUS|Bus_mux1|s2_rx_address~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N27
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7 .lut_mask = 16'hF780;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1]~2_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7_combout ))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [7])))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1]~2_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1]~2_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8 .lut_mask = 16'hF870;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N5
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\SLAVE_2K1|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K1|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [7],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [6]}),
	.portaaddr({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "slave_4k:SLAVE_2K1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010003;
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hCCCA;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1 (
	.dataa(gnd),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1 .lut_mask = 16'hFFF3;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N5
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE04;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N19
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (\rst~input_o  & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5 .lut_mask = 16'h1000;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))

	.dataa(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4 .lut_mask = 16'hB8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N3
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (\rst~input_o  & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6 .lut_mask = 16'h8000;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [5]))) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (\BUS|Bus_mux1|s2_rx_data~0_combout )))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [5]))))

	.dataa(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5 .lut_mask = 16'hF0B8;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N15
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\SLAVE_2K1|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K1|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [5],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [4]}),
	.portaaddr({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "slave_4k:SLAVE_2K1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000300030003;
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE04;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N9
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE04;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N15
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [2])))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & 
// ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [2])))))

	.dataa(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2 .lut_mask = 16'hE2F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (\rst~input_o  & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .lut_mask = 16'h8000;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [3])))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & 
// ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [3])))))

	.dataa(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3 .lut_mask = 16'hE2F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N31
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\SLAVE_2K1|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K1|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [3],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [2]}),
	.portaaddr({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "slave_4k:SLAVE_2K1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000300030003;
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF0E4;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N13
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE04;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N27
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & !\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2])

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(gnd),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .lut_mask = 16'h0505;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N25
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  = (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\rst~input_o  & \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )))

	.dataa(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .lut_mask = 16'h1000;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1 (
// Equation(s):
// \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1_combout  = (\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & ((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [1]))))) # (!\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (((\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [1]))))

	.dataa(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datab(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.datad(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1 .lut_mask = 16'hB8F0;
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N13
dffeas \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1] (
	.clk(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\SLAVE_2K1|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K1|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [1],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|data [0]}),
	.portaaddr({\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K1|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "slave_4k:SLAVE_2K1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000300030003;
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFE04;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N3
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE04;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N17
dffeas \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datab(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h7340;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hF3C0;
defparam \SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h00AA;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 .lut_mask = 16'hFF08;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N29
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'hFDFF;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 .lut_mask = 16'hCE0A;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N23
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h0A10;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h88B8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h5F00;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6 .lut_mask = 16'hFFA8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N7
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'hE54E;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(gnd),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h3F3C;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h2023;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N13
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h0A0B;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h0500;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h3320;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h3C2C;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0040;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h3320;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h3320;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N9
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N30
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|write_en_in1~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|write_en_in1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~1_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q )))) # (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q  & 
// ((\BUS|Bus_mux1|m2_rx_data~2_combout ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datad(\BUS|Bus_mux1|m2_rx_data~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|write_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in1~0 .lut_mask = 16'hE4A0;
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N22
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|write_en_in1~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|write_en_in1~1_combout  = (\SLAVE_2K2|SLAVE_PORT|write_en_in1~q  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q )) # (!\SLAVE_2K2|SLAVE_PORT|write_en_in1~q  & ((\SLAVE_2K2|SLAVE_PORT|write_en_in1~0_combout )))

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|write_en_in1~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|write_en_in1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|write_en_in1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in1~1 .lut_mask = 16'h3F30;
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N23
dffeas \SLAVE_2K2|SLAVE_PORT|write_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|write_en_in1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|write_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N18
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|write_en_in (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|write_en_in~combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q  & \SLAVE_2K2|SLAVE_PORT|write_en_in1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_done~q ),
	.datad(\SLAVE_2K2|SLAVE_PORT|write_en_in1~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|write_en_in~combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in .lut_mask = 16'hF000;
defparam \SLAVE_2K2|SLAVE_PORT|write_en_in .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N30
cycloneive_lcell_comb \BUS|Bus_mux1|s3_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|s3_rx_data~0_combout  = (\BUS|Bus_mux1|m1_rx_data~1_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q )))) # (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (\BUS|Bus_mux1|m2_rx_data~2_combout  & 
// (\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q )))

	.dataa(\BUS|Bus_mux1|m2_rx_data~2_combout ),
	.datab(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datac(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datad(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s3_rx_data~0 .lut_mask = 16'hF088;
defparam \BUS|Bus_mux1|s3_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout  = (\rst~input_o  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )))

	.dataa(\rst~input_o ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5 .lut_mask = 16'h0200;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout  & (\BUS|Bus_mux1|s3_rx_data~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))

	.dataa(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4 .lut_mask = 16'hB8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N5
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N12
cycloneive_lcell_comb \BUS|Bus_mux1|s3_rx_address~0 (
// Equation(s):
// \BUS|Bus_mux1|s3_rx_address~0_combout  = (\BUS|Bus_mux1|m1_rx_data~1_combout  & (((\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q )))) # (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (\BUS|Bus_mux1|m2_rx_data~2_combout  & 
// ((\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ))))

	.dataa(\BUS|Bus_mux1|m2_rx_data~2_combout ),
	.datab(\MASTER1|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datac(\MASTER2|MASTER_PORT|MASTER_OUT_PORT|tx_address~q ),
	.datad(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s3_rx_address~0 .lut_mask = 16'hCCA0;
defparam \BUS|Bus_mux1|s3_rx_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\BUS|Bus_mux1|s3_rx_address~0_combout ))))

	.dataa(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0 .lut_mask = 16'hCCCA;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\rst~input_o  & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 .lut_mask = 16'h5000;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & 
// ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout )) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0])))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 .lut_mask = 16'hE2F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N1
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 .lut_mask = 16'h0400;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & ((\BUS|Bus_mux1|s3_rx_address~0_combout ))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout  & 
// (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1]))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1]),
	.datad(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 .lut_mask = 16'hFA50;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N1
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 .lut_mask = 16'h1000;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & ((\BUS|Bus_mux1|s3_rx_address~0_combout ))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout  & 
// (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2]))

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~2_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2]),
	.datad(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 .lut_mask = 16'hFC30;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N11
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & 
// ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3])))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 .lut_mask = 16'hFB40;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5 .lut_mask = 16'hF870;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N3
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 .lut_mask = 16'h0505;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\rst~input_o  & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 .lut_mask = 16'h2000;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N13
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])

	.dataa(gnd),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 .lut_mask = 16'hC0C0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5])) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & ((\BUS|Bus_mux1|s3_rx_address~0_combout ))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5]),
	.datad(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7 .lut_mask = 16'hF2D0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N7
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 .lut_mask = 16'h5050;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & (\BUS|Bus_mux1|s3_rx_address~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.datab(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N9
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~9 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~9_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & ((\BUS|Bus_mux1|s3_rx_address~0_combout ))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~5_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7]),
	.datad(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~9 .lut_mask = 16'hF870;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N3
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\rst~input_o  & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datac(\rst~input_o ),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 .lut_mask = 16'h4000;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~10 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~10_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  & ((\BUS|Bus_mux1|s3_rx_address~0_combout ))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~3_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8]),
	.datad(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~10 .lut_mask = 16'hF870;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N21
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(gnd),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 .lut_mask = 16'h8800;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~11 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~11_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9])) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & ((\BUS|Bus_mux1|s3_rx_address~0_combout ))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9]),
	.datad(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~11 .lut_mask = 16'hF2D0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N31
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~12 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~12_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & ((\BUS|Bus_mux1|s3_rx_address~0_combout ))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~7_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~6_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10]),
	.datad(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~12 .lut_mask = 16'hF870;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N17
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~13 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~13_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & ((\BUS|Bus_mux1|s3_rx_address~0_combout ))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder0~8_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11]),
	.datad(\BUS|Bus_mux1|s3_rx_address~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~13 .lut_mask = 16'hF870;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N27
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & \rst~input_o )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6 .lut_mask = 16'h8000;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [5])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & 
// ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout  & ((\BUS|Bus_mux1|s3_rx_data~0_combout ))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [5]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.datad(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5 .lut_mask = 16'hF4B0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N9
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  = (\rst~input_o  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )))

	.dataa(\rst~input_o ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .lut_mask = 16'h0800;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (\BUS|Bus_mux1|s3_rx_data~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))

	.dataa(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6 .lut_mask = 16'hB8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N7
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & ((\BUS|Bus_mux1|s3_rx_data~0_combout ))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [7])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [7]))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7 .lut_mask = 16'hEC4C;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~2_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~2_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~2_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~7_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8 .lut_mask = 16'hD8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N29
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\SLAVE_2K2|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K2|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [7],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [6]}),
	.portaaddr({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "slave_4k:SLAVE_2K2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010003;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFE04;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hFBFB;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE04;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\SLAVE_2K2|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K2|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [5],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [4]}),
	.portaaddr({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "slave_4k:SLAVE_2K2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000300030003;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE04;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N7
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hCDC8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N29
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [2])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & 
// ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (\BUS|Bus_mux1|s3_rx_data~0_combout )) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [2])))))

	.dataa(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2 .lut_mask = 16'hE2F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N17
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  = (\rst~input_o  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )))

	.dataa(\rst~input_o ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .lut_mask = 16'h8000;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [3])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & 
// ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & (\BUS|Bus_mux1|s3_rx_data~0_combout )) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [3])))))

	.dataa(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3 .lut_mask = 16'hE2F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N19
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\SLAVE_2K2|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K2|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [3],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [2]}),
	.portaaddr({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "slave_4k:SLAVE_2K2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000300030003;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE04;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE04;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  = (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & !\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(gnd),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .lut_mask = 16'h0505;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & (\BUS|Bus_mux1|s3_rx_data~0_combout )) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))

	.dataa(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.datad(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0 .lut_mask = 16'hB8F0;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N1
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & \rst~input_o )))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .lut_mask = 16'h0200;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1 (
// Equation(s):
// \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1_combout  = (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & ((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & ((\BUS|Bus_mux1|s3_rx_data~0_combout ))) # 
// (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & (\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [1])))) # (!\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & (((\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [1]))))

	.dataa(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datab(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.datac(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.datad(\BUS|Bus_mux1|s3_rx_data~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1 .lut_mask = 16'hF870;
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N13
dffeas \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1] (
	.clk(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|trig_event~clkctrl_outclk ),
	.d(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\SLAVE_2K2|SLAVE_PORT|write_en_in~combout ),
	.portare(\SLAVE_2K2|SLAVE_PORT|read_en_in~combout ),
	.portaaddrstall(gnd),
	.portbwe(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_DIV|clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [1],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|data [0]}),
	.portaaddr({\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [11],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [10],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [9],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [8],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [7],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [6],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [5],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [4],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [3],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [2],
\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [1],\SLAVE_2K2|SLAVE_PORT|SLAVE_IN_PORT|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "4KBRAM.mif";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "slave_4k:SLAVE_2K2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "clear0";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000300030003;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFE04;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE02;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h22F0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datab(gnd),
	.datac(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.cin(gnd),
	.combout(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hAAF0;
defparam \SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\SLAVE_2K1|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datad(\SLAVE_2K2|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hC840;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\SLAVE_4K|BRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hFFEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hFEEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
