

.PHONY : TARGET0
TARGET0 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode01.S/Reference-sail_c_simulator.signature ref.elf > Smode_pages_in_Smode01.log 2>&1;riscv_isac --verbose info coverage -d                         -t Smode_pages_in_Smode01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l Smode_page_in_Smode01;

.PHONY : TARGET1
TARGET1 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode02.S/Reference-sail_c_simulator.signature ref.elf > Smode_pages_in_Smode02.log 2>&1;riscv_isac --verbose info coverage -d                         -t Smode_pages_in_Smode02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l Smode_page_in_Smode02;

.PHONY : TARGET2
TARGET2 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode03.S/Reference-sail_c_simulator.signature ref.elf > Smode_pages_in_Smode03.log 2>&1;riscv_isac --verbose info coverage -d                         -t Smode_pages_in_Smode03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l Smode_page_in_Smode03;

.PHONY : TARGET3
TARGET3 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode04.S/Reference-sail_c_simulator.signature ref.elf > Smode_pages_in_Smode04.log 2>&1;riscv_isac --verbose info coverage -d                         -t Smode_pages_in_Smode04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l Smode_page_in_Smode04;

.PHONY : TARGET4
TARGET4 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode05.S/Reference-sail_c_simulator.signature ref.elf > Smode_pages_in_Smode05.log 2>&1;riscv_isac --verbose info coverage -d                         -t Smode_pages_in_Smode05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l Smode_page_in_Smode05;

.PHONY : TARGET5
TARGET5 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode06.S/Reference-sail_c_simulator.signature ref.elf > Smode_pages_in_Smode06.log 2>&1;riscv_isac --verbose info coverage -d                         -t Smode_pages_in_Smode06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l Smode_page_in_Smode06;

.PHONY : TARGET6
TARGET6 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode07.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode07.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode07.S/Reference-sail_c_simulator.signature ref.elf > Smode_pages_in_Smode07.log 2>&1;riscv_isac --verbose info coverage -d                         -t Smode_pages_in_Smode07.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l Smode_page_in_Smode07;

.PHONY : TARGET7
TARGET7 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode08.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode08.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode08.S/Reference-sail_c_simulator.signature ref.elf > Smode_pages_in_Smode08.log 2>&1;riscv_isac --verbose info coverage -d                         -t Smode_pages_in_Smode08.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l Smode_page_in_Smode08;

.PHONY : TARGET8
TARGET8 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode09.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode09.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode09.S/Reference-sail_c_simulator.signature ref.elf > Smode_pages_in_Smode09.log 2>&1;riscv_isac --verbose info coverage -d                         -t Smode_pages_in_Smode09.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l Smode_page_in_Smode09;

.PHONY : TARGET9
TARGET9 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit01.S/Reference-sail_c_simulator.signature ref.elf > access_bit01.log 2>&1;riscv_isac --verbose info coverage -d                         -t access_bit01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l access_bit01;

.PHONY : TARGET10
TARGET10 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit02.S/Reference-sail_c_simulator.signature ref.elf > access_bit02.log 2>&1;riscv_isac --verbose info coverage -d                         -t access_bit02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l access_bit02;

.PHONY : TARGET11
TARGET11 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit03.S/Reference-sail_c_simulator.signature ref.elf > access_bit03.log 2>&1;riscv_isac --verbose info coverage -d                         -t access_bit03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l access_bit03;

.PHONY : TARGET12
TARGET12 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit04.S/Reference-sail_c_simulator.signature ref.elf > access_bit04.log 2>&1;riscv_isac --verbose info coverage -d                         -t access_bit04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l access_bit04;

.PHONY : TARGET13
TARGET13 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit05.S/Reference-sail_c_simulator.signature ref.elf > access_bit05.log 2>&1;riscv_isac --verbose info coverage -d                         -t access_bit05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l access_bit05;

.PHONY : TARGET14
TARGET14 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit06.S/Reference-sail_c_simulator.signature ref.elf > access_bit06.log 2>&1;riscv_isac --verbose info coverage -d                         -t access_bit06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l access_bit06;

.PHONY : TARGET15
TARGET15 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit07.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit07.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit07.S/Reference-sail_c_simulator.signature ref.elf > access_bit07.log 2>&1;riscv_isac --verbose info coverage -d                         -t access_bit07.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l access_bit07;

.PHONY : TARGET16
TARGET16 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit08.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit08.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit08.S/Reference-sail_c_simulator.signature ref.elf > access_bit08.log 2>&1;riscv_isac --verbose info coverage -d                         -t access_bit08.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l access_bit08;

.PHONY : TARGET17
TARGET17 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit09.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit09.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit09.S/Reference-sail_c_simulator.signature ref.elf > access_bit09.log 2>&1;riscv_isac --verbose info coverage -d                         -t access_bit09.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l access_bit09;

.PHONY : TARGET18
TARGET18 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit10.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit10.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit10.S/Reference-sail_c_simulator.signature ref.elf > access_bit10.log 2>&1;riscv_isac --verbose info coverage -d                         -t access_bit10.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l access_bit10;

.PHONY : TARGET19
TARGET19 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit11.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit11.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit11.S/Reference-sail_c_simulator.signature ref.elf > access_bit11.log 2>&1;riscv_isac --verbose info coverage -d                         -t access_bit11.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l access_bit11;

.PHONY : TARGET20
TARGET20 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit12.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit12.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit12.S/Reference-sail_c_simulator.signature ref.elf > access_bit12.log 2>&1;riscv_isac --verbose info coverage -d                         -t access_bit12.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l access_bit12;

.PHONY : TARGET21
TARGET21 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit01.S/Reference-sail_c_simulator.signature ref.elf > dirty_bit01.log 2>&1;riscv_isac --verbose info coverage -d                         -t dirty_bit01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l dirty_bit01;

.PHONY : TARGET22
TARGET22 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit02.S/Reference-sail_c_simulator.signature ref.elf > dirty_bit02.log 2>&1;riscv_isac --verbose info coverage -d                         -t dirty_bit02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l dirty_bit02;

.PHONY : TARGET23
TARGET23 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit03.S/Reference-sail_c_simulator.signature ref.elf > dirty_bit03.log 2>&1;riscv_isac --verbose info coverage -d                         -t dirty_bit03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l dirty_bit03;

.PHONY : TARGET24
TARGET24 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit04.S/Reference-sail_c_simulator.signature ref.elf > dirty_bit04.log 2>&1;riscv_isac --verbose info coverage -d                         -t dirty_bit04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l dirty_bit04;

.PHONY : TARGET25
TARGET25 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit05.S/Reference-sail_c_simulator.signature ref.elf > dirty_bit05.log 2>&1;riscv_isac --verbose info coverage -d                         -t dirty_bit05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l dirty_bit05;

.PHONY : TARGET26
TARGET26 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit06.S/Reference-sail_c_simulator.signature ref.elf > dirty_bit06.log 2>&1;riscv_isac --verbose info coverage -d                         -t dirty_bit06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l dirty_bit06;

.PHONY : TARGET27
TARGET27 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte01.S/Reference-sail_c_simulator.signature ref.elf > invalid_pte01.log 2>&1;riscv_isac --verbose info coverage -d                         -t invalid_pte01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l invalid_PTE01;

.PHONY : TARGET28
TARGET28 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte02.S/Reference-sail_c_simulator.signature ref.elf > invalid_pte02.log 2>&1;riscv_isac --verbose info coverage -d                         -t invalid_pte02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l invalid_PTE02;

.PHONY : TARGET29
TARGET29 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte03.S/Reference-sail_c_simulator.signature ref.elf > invalid_pte03.log 2>&1;riscv_isac --verbose info coverage -d                         -t invalid_pte03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l invalid_PTE03;

.PHONY : TARGET30
TARGET30 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte04.S/Reference-sail_c_simulator.signature ref.elf > invalid_pte04.log 2>&1;riscv_isac --verbose info coverage -d                         -t invalid_pte04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l invalid_PTE04;

.PHONY : TARGET31
TARGET31 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte05.S/Reference-sail_c_simulator.signature ref.elf > invalid_pte05.log 2>&1;riscv_isac --verbose info coverage -d                         -t invalid_pte05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l invalid_PTE05;

.PHONY : TARGET32
TARGET32 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte06.S/Reference-sail_c_simulator.signature ref.elf > invalid_pte06.log 2>&1;riscv_isac --verbose info coverage -d                         -t invalid_pte06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l invalid_PTE06;

.PHONY : TARGET33
TARGET33 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte07.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte07.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte07.S/Reference-sail_c_simulator.signature ref.elf > invalid_pte07.log 2>&1;riscv_isac --verbose info coverage -d                         -t invalid_pte07.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l invalid_PTE07;

.PHONY : TARGET34
TARGET34 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte08.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte08.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte08.S/Reference-sail_c_simulator.signature ref.elf > invalid_pte08.log 2>&1;riscv_isac --verbose info coverage -d                         -t invalid_pte08.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l invalid_PTE08;

.PHONY : TARGET35
TARGET35 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte09.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte09.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte09.S/Reference-sail_c_simulator.signature ref.elf > invalid_pte09.log 2>&1;riscv_isac --verbose info coverage -d                         -t invalid_pte09.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l invalid_PTE09;

.PHONY : TARGET36
TARGET36 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte10.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte10.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte10.S/Reference-sail_c_simulator.signature ref.elf > invalid_pte10.log 2>&1;riscv_isac --verbose info coverage -d                         -t invalid_pte10.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l invalid_PTE10;

.PHONY : TARGET37
TARGET37 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte11.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte11.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte11.S/Reference-sail_c_simulator.signature ref.elf > invalid_pte11.log 2>&1;riscv_isac --verbose info coverage -d                         -t invalid_pte11.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l invalid_PTE11;

.PHONY : TARGET38
TARGET38 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte12.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte12.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte12.S/Reference-sail_c_simulator.signature ref.elf > invalid_pte12.log 2>&1;riscv_isac --verbose info coverage -d                         -t invalid_pte12.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l invalid_PTE12;

.PHONY : TARGET39
TARGET39 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage01.S/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage01.log 2>&1;riscv_isac --verbose info coverage -d                         -t misaligned_superpage01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l misaligned_superpage01;

.PHONY : TARGET40
TARGET40 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage02.S/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage02.log 2>&1;riscv_isac --verbose info coverage -d                         -t misaligned_superpage02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l misaligned_superpage02;

.PHONY : TARGET41
TARGET41 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage03.S/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage03.log 2>&1;riscv_isac --verbose info coverage -d                         -t misaligned_superpage03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l misaligned_superpage03;

.PHONY : TARGET42
TARGET42 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage04.S/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage04.log 2>&1;riscv_isac --verbose info coverage -d                         -t misaligned_superpage04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l misaligned_superpage04;

.PHONY : TARGET43
TARGET43 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage05.S/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage05.log 2>&1;riscv_isac --verbose info coverage -d                         -t misaligned_superpage05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l misaligned_superpage05;

.PHONY : TARGET44
TARGET44 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage06.S/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage06.log 2>&1;riscv_isac --verbose info coverage -d                         -t misaligned_superpage06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l misaligned_superpage06;

.PHONY : TARGET45
TARGET45 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage07.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage07.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage07.S/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage07.log 2>&1;riscv_isac --verbose info coverage -d                         -t misaligned_superpage07.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l misaligned_superpage07;

.PHONY : TARGET46
TARGET46 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage08.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage08.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage08.S/Reference-sail_c_simulator.signature ref.elf > misaligned_superpage08.log 2>&1;riscv_isac --verbose info coverage -d                         -t misaligned_superpage08.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l misaligned_superpage08;

.PHONY : TARGET47
TARGET47 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set01.S/Reference-sail_c_simulator.signature ref.elf > mxr_set01.log 2>&1;riscv_isac --verbose info coverage -d                         -t mxr_set01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l mxr_set01;

.PHONY : TARGET48
TARGET48 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set02.S/Reference-sail_c_simulator.signature ref.elf > mxr_set02.log 2>&1;riscv_isac --verbose info coverage -d                         -t mxr_set02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l mxr_set02;

.PHONY : TARGET49
TARGET49 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set03.S/Reference-sail_c_simulator.signature ref.elf > mxr_set03.log 2>&1;riscv_isac --verbose info coverage -d                         -t mxr_set03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l mxr_set03;

.PHONY : TARGET50
TARGET50 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set04.S/Reference-sail_c_simulator.signature ref.elf > mxr_set04.log 2>&1;riscv_isac --verbose info coverage -d                         -t mxr_set04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l mxr_set04;

.PHONY : TARGET51
TARGET51 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set05.S/Reference-sail_c_simulator.signature ref.elf > mxr_set05.log 2>&1;riscv_isac --verbose info coverage -d                         -t mxr_set05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l mxr_set05;

.PHONY : TARGET52
TARGET52 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set06.S/Reference-sail_c_simulator.signature ref.elf > mxr_set06.log 2>&1;riscv_isac --verbose info coverage -d                         -t mxr_set06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l mxr_set06;

.PHONY : TARGET53
TARGET53 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset01.S/Reference-sail_c_simulator.signature ref.elf > mxr_unset01.log 2>&1;riscv_isac --verbose info coverage -d                         -t mxr_unset01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l mxr_unset01;

.PHONY : TARGET54
TARGET54 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset02.S/Reference-sail_c_simulator.signature ref.elf > mxr_unset02.log 2>&1;riscv_isac --verbose info coverage -d                         -t mxr_unset02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l mxr_unset02;

.PHONY : TARGET55
TARGET55 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset03.S/Reference-sail_c_simulator.signature ref.elf > mxr_unset03.log 2>&1;riscv_isac --verbose info coverage -d                         -t mxr_unset03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l mxr_unset03;

.PHONY : TARGET56
TARGET56 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset04.S/Reference-sail_c_simulator.signature ref.elf > mxr_unset04.log 2>&1;riscv_isac --verbose info coverage -d                         -t mxr_unset04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l mxr_unset04;

.PHONY : TARGET57
TARGET57 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset05.S/Reference-sail_c_simulator.signature ref.elf > mxr_unset05.log 2>&1;riscv_isac --verbose info coverage -d                         -t mxr_unset05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l mxr_unset05;

.PHONY : TARGET58
TARGET58 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset06.S/Reference-sail_c_simulator.signature ref.elf > mxr_unset06.log 2>&1;riscv_isac --verbose info coverage -d                         -t mxr_unset06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l mxr_unset06;

.PHONY : TARGET59
TARGET59 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/non_leaf_pte/non_leaf_pte01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/non_leaf_pte/non_leaf_pte01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/non_leaf_pte/non_leaf_pte01.S/Reference-sail_c_simulator.signature ref.elf > non_leaf_pte01.log 2>&1;riscv_isac --verbose info coverage -d                         -t non_leaf_pte01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l nonleaf_pte01;

.PHONY : TARGET60
TARGET60 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/non_leaf_pte/non_leaf_pte02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/non_leaf_pte/non_leaf_pte02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/non_leaf_pte/non_leaf_pte02.S/Reference-sail_c_simulator.signature ref.elf > non_leaf_pte02.log 2>&1;riscv_isac --verbose info coverage -d                         -t non_leaf_pte02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l nonleaf_pte02;

.PHONY : TARGET61
TARGET61 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/non_leaf_pte/non_leaf_pte03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/non_leaf_pte/non_leaf_pte03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/non_leaf_pte/non_leaf_pte03.S/Reference-sail_c_simulator.signature ref.elf > non_leaf_pte03.log 2>&1;riscv_isac --verbose info coverage -d                         -t non_leaf_pte03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l nonleaf_pte03;

.PHONY : TARGET62
TARGET62 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa01.S/Reference-sail_c_simulator.signature ref.elf > pmp_pa01.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pa01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pa01;

.PHONY : TARGET63
TARGET63 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa02.S/Reference-sail_c_simulator.signature ref.elf > pmp_pa02.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pa02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pa02;

.PHONY : TARGET64
TARGET64 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa03.S/Reference-sail_c_simulator.signature ref.elf > pmp_pa03.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pa03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pa03;

.PHONY : TARGET65
TARGET65 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa04.S/Reference-sail_c_simulator.signature ref.elf > pmp_pa04.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pa04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pa04;

.PHONY : TARGET66
TARGET66 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa05.S/Reference-sail_c_simulator.signature ref.elf > pmp_pa05.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pa05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pa05;

.PHONY : TARGET67
TARGET67 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa06.S/Reference-sail_c_simulator.signature ref.elf > pmp_pa06.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pa06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pa06;

.PHONY : TARGET68
TARGET68 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte01.S/Reference-sail_c_simulator.signature ref.elf > pmp_pte01.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pte01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pte01;

.PHONY : TARGET69
TARGET69 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte02.S/Reference-sail_c_simulator.signature ref.elf > pmp_pte02.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pte02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pte02;

.PHONY : TARGET70
TARGET70 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte03.S/Reference-sail_c_simulator.signature ref.elf > pmp_pte03.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pte03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pte03;

.PHONY : TARGET71
TARGET71 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte04.S/Reference-sail_c_simulator.signature ref.elf > pmp_pte04.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pte04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pte04;

.PHONY : TARGET72
TARGET72 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte05.S/Reference-sail_c_simulator.signature ref.elf > pmp_pte05.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pte05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pte05;

.PHONY : TARGET73
TARGET73 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte06.S/Reference-sail_c_simulator.signature ref.elf > pmp_pte06.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pte06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pte06;

.PHONY : TARGET74
TARGET74 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte07.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte07.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte07.S/Reference-sail_c_simulator.signature ref.elf > pmp_pte07.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pte07.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pte07;

.PHONY : TARGET75
TARGET75 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte08.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte08.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte08.S/Reference-sail_c_simulator.signature ref.elf > pmp_pte08.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pte08.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pte08;

.PHONY : TARGET76
TARGET76 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte09.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte09.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte09.S/Reference-sail_c_simulator.signature ref.elf > pmp_pte09.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pte09.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pte09;

.PHONY : TARGET77
TARGET77 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte10.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte10.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte10.S/Reference-sail_c_simulator.signature ref.elf > pmp_pte10.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pte10.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pte10;

.PHONY : TARGET78
TARGET78 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte11.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte11.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte11.S/Reference-sail_c_simulator.signature ref.elf > pmp_pte11.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pte11.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pte11;

.PHONY : TARGET79
TARGET79 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte12.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte12.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte12.S/Reference-sail_c_simulator.signature ref.elf > pmp_pte12.log 2>&1;riscv_isac --verbose info coverage -d                         -t pmp_pte12.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l pmp_pte12;

.PHONY : TARGET80
TARGET80 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx01.S/Reference-sail_c_simulator.signature ref.elf > reserved_rwx01.log 2>&1;riscv_isac --verbose info coverage -d                         -t reserved_rwx01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l reserved_rwx01;

.PHONY : TARGET81
TARGET81 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx02.S/Reference-sail_c_simulator.signature ref.elf > reserved_rwx02.log 2>&1;riscv_isac --verbose info coverage -d                         -t reserved_rwx02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l reserved_rwx02;

.PHONY : TARGET82
TARGET82 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx03.S/Reference-sail_c_simulator.signature ref.elf > reserved_rwx03.log 2>&1;riscv_isac --verbose info coverage -d                         -t reserved_rwx03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l reserved_rwx03;

.PHONY : TARGET83
TARGET83 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx04.S/Reference-sail_c_simulator.signature ref.elf > reserved_rwx04.log 2>&1;riscv_isac --verbose info coverage -d                         -t reserved_rwx04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l reserved_rwx04;

.PHONY : TARGET84
TARGET84 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx05.S/Reference-sail_c_simulator.signature ref.elf > reserved_rwx05.log 2>&1;riscv_isac --verbose info coverage -d                         -t reserved_rwx05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l reserved_rwx05;

.PHONY : TARGET85
TARGET85 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx06.S/Reference-sail_c_simulator.signature ref.elf > reserved_rwx06.log 2>&1;riscv_isac --verbose info coverage -d                         -t reserved_rwx06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l reserved_rwx06;

.PHONY : TARGET86
TARGET86 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx07.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx07.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx07.S/Reference-sail_c_simulator.signature ref.elf > reserved_rwx07.log 2>&1;riscv_isac --verbose info coverage -d                         -t reserved_rwx07.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l reserved_rwx07;

.PHONY : TARGET87
TARGET87 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx08.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx08.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx08.S/Reference-sail_c_simulator.signature ref.elf > reserved_rwx08.log 2>&1;riscv_isac --verbose info coverage -d                         -t reserved_rwx08.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l reserved_rwx08;

.PHONY : TARGET88
TARGET88 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx09.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx09.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx09.S/Reference-sail_c_simulator.signature ref.elf > reserved_rwx09.log 2>&1;riscv_isac --verbose info coverage -d                         -t reserved_rwx09.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l reserved_rwx09;

.PHONY : TARGET89
TARGET89 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set01.S/Reference-sail_c_simulator.signature ref.elf > sum_set01.log 2>&1;riscv_isac --verbose info coverage -d                         -t sum_set01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l sum_set01;

.PHONY : TARGET90
TARGET90 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set02.S/Reference-sail_c_simulator.signature ref.elf > sum_set02.log 2>&1;riscv_isac --verbose info coverage -d                         -t sum_set02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l sum_set02;

.PHONY : TARGET91
TARGET91 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set03.S/Reference-sail_c_simulator.signature ref.elf > sum_set03.log 2>&1;riscv_isac --verbose info coverage -d                         -t sum_set03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l sum_set03;

.PHONY : TARGET92
TARGET92 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set04.S/Reference-sail_c_simulator.signature ref.elf > sum_set04.log 2>&1;riscv_isac --verbose info coverage -d                         -t sum_set04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l sum_set04;

.PHONY : TARGET93
TARGET93 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set05.S/Reference-sail_c_simulator.signature ref.elf > sum_set05.log 2>&1;riscv_isac --verbose info coverage -d                         -t sum_set05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l sum_set05;

.PHONY : TARGET94
TARGET94 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set06.S/Reference-sail_c_simulator.signature ref.elf > sum_set06.log 2>&1;riscv_isac --verbose info coverage -d                         -t sum_set06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l sum_set06;

.PHONY : TARGET95
TARGET95 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset01.S/Reference-sail_c_simulator.signature ref.elf > sum_unset01.log 2>&1;riscv_isac --verbose info coverage -d                         -t sum_unset01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l sum_unset01;

.PHONY : TARGET96
TARGET96 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset02.S/Reference-sail_c_simulator.signature ref.elf > sum_unset02.log 2>&1;riscv_isac --verbose info coverage -d                         -t sum_unset02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l sum_unset02;

.PHONY : TARGET97
TARGET97 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset03.S/Reference-sail_c_simulator.signature ref.elf > sum_unset03.log 2>&1;riscv_isac --verbose info coverage -d                         -t sum_unset03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l sum_unset03;

.PHONY : TARGET98
TARGET98 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset04.S/Reference-sail_c_simulator.signature ref.elf > sum_unset04.log 2>&1;riscv_isac --verbose info coverage -d                         -t sum_unset04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l sum_unset04;

.PHONY : TARGET99
TARGET99 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset05.S/Reference-sail_c_simulator.signature ref.elf > sum_unset05.log 2>&1;riscv_isac --verbose info coverage -d                         -t sum_unset05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l sum_unset05;

.PHONY : TARGET100
TARGET100 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset06.S/Reference-sail_c_simulator.signature ref.elf > sum_unset06.log 2>&1;riscv_isac --verbose info coverage -d                         -t sum_unset06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l sum_unset06;

.PHONY : TARGET101
TARGET101 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set01.S/Reference-sail_c_simulator.signature ref.elf > ubit_set01.log 2>&1;riscv_isac --verbose info coverage -d                         -t ubit_set01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l ubit_set01;

.PHONY : TARGET102
TARGET102 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set02.S/Reference-sail_c_simulator.signature ref.elf > ubit_set02.log 2>&1;riscv_isac --verbose info coverage -d                         -t ubit_set02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l ubit_set02;

.PHONY : TARGET103
TARGET103 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set03.S/Reference-sail_c_simulator.signature ref.elf > ubit_set03.log 2>&1;riscv_isac --verbose info coverage -d                         -t ubit_set03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l ubit_set03;

.PHONY : TARGET104
TARGET104 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set04.S/Reference-sail_c_simulator.signature ref.elf > ubit_set04.log 2>&1;riscv_isac --verbose info coverage -d                         -t ubit_set04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l ubit_set04;

.PHONY : TARGET105
TARGET105 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set05.S/Reference-sail_c_simulator.signature ref.elf > ubit_set05.log 2>&1;riscv_isac --verbose info coverage -d                         -t ubit_set05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l ubit_set05;

.PHONY : TARGET106
TARGET106 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set06.S/Reference-sail_c_simulator.signature ref.elf > ubit_set06.log 2>&1;riscv_isac --verbose info coverage -d                         -t ubit_set06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l ubit_set06;

.PHONY : TARGET107
TARGET107 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset01.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset01.S/Reference-sail_c_simulator.signature ref.elf > ubit_unset01.log 2>&1;riscv_isac --verbose info coverage -d                         -t ubit_unset01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l ubit_unset01;

.PHONY : TARGET108
TARGET108 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset02.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset02.S/Reference-sail_c_simulator.signature ref.elf > ubit_unset02.log 2>&1;riscv_isac --verbose info coverage -d                         -t ubit_unset02.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l ubit_unset02;

.PHONY : TARGET109
TARGET109 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset03.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset03.S/Reference-sail_c_simulator.signature ref.elf > ubit_unset03.log 2>&1;riscv_isac --verbose info coverage -d                         -t ubit_unset03.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l ubit_unset03;

.PHONY : TARGET110
TARGET110 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset04.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset04.S/Reference-sail_c_simulator.signature ref.elf > ubit_unset04.log 2>&1;riscv_isac --verbose info coverage -d                         -t ubit_unset04.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l ubit_unset04;

.PHONY : TARGET111
TARGET111 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset05.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset05.S/Reference-sail_c_simulator.signature ref.elf > ubit_unset05.log 2>&1;riscv_isac --verbose info coverage -d                         -t ubit_unset05.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l ubit_unset05;

.PHONY : TARGET112
TARGET112 :
	@cd /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset06.S;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/my-github/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/my-github/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset06.S/Reference-sail_c_simulator.signature ref.elf > ubit_unset06.log 2>&1;riscv_isac --verbose info coverage -d                         -t ubit_unset06.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         -e ref.elf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/dataset.cgf -c /home/ammar/Documents/my-github/riscv-ctg/sample_cgfs/sv39.cgf -x64   -l ubit_unset06;