<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='13951' type='13936'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='21309'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='35762'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='976' macro='1' c='_ZN4llvm22EmitAnyX86InstCommentsEPKNS_6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='687'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='13927' u='r' c='_ZN12_GLOBAL__N_111X86FastISel35fastEmit_X86ISD_UNPCKH_MVT_v4i32_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='236791' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='236791' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2802'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5023' c='_ZL17hasUndefRegUpdatejjb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='7001'/>
