<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p325" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_325{left:652px;bottom:933px;letter-spacing:0.1px;word-spacing:-1.75px;}
#t2_325{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_325{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_325{left:705px;bottom:51px;letter-spacing:0.12px;}
#t5_325{left:160px;bottom:878px;letter-spacing:0.14px;}
#t6_325{left:160px;bottom:851px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t7_325{left:160px;bottom:836px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#t8_325{left:160px;bottom:822px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#t9_325{left:160px;bottom:807px;letter-spacing:-0.24px;word-spacing:0.03px;}
#ta_325{left:160px;bottom:792px;letter-spacing:-0.23px;word-spacing:-0.03px;}
#tb_325{left:356px;bottom:792px;letter-spacing:-0.24px;}
#tc_325{left:184px;bottom:777px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#td_325{left:184px;bottom:763px;letter-spacing:-0.24px;}
#te_325{left:160px;bottom:748px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tf_325{left:184px;bottom:733px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tg_325{left:184px;bottom:718px;letter-spacing:-0.24px;word-spacing:0.03px;}
#th_325{left:356px;bottom:718px;letter-spacing:-0.23px;}
#ti_325{left:208px;bottom:704px;letter-spacing:-0.24px;word-spacing:-0.02px;}
#tj_325{left:208px;bottom:689px;letter-spacing:-0.24px;}
#tk_325{left:160px;bottom:674px;letter-spacing:-0.25px;}
#tl_325{left:184px;bottom:660px;letter-spacing:-0.24px;}
#tm_325{left:160px;bottom:645px;letter-spacing:-0.24px;word-spacing:0.01px;}
#tn_325{left:160px;bottom:617px;letter-spacing:-0.1px;}
#to_325{left:197px;bottom:618px;letter-spacing:-0.24px;}
#tp_325{left:278px;bottom:617px;letter-spacing:-0.11px;}
#tq_325{left:301px;bottom:618px;letter-spacing:-0.24px;}
#tr_325{left:370px;bottom:617px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#ts_325{left:540px;bottom:617px;letter-spacing:-0.15px;}
#tt_325{left:160px;bottom:600px;letter-spacing:-0.12px;}
#tu_325{left:210px;bottom:600px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_325{left:160px;bottom:571px;}
#tw_325{left:197px;bottom:572px;letter-spacing:-0.24px;}
#tx_325{left:414px;bottom:571px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ty_325{left:197px;bottom:554px;letter-spacing:-0.1px;}
#tz_325{left:160px;bottom:525px;}
#t10_325{left:197px;bottom:526px;letter-spacing:-0.22px;}
#t11_325{left:212px;bottom:525px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t12_325{left:346px;bottom:526px;letter-spacing:-0.22px;}
#t13_325{left:367px;bottom:525px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t14_325{left:197px;bottom:509px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t15_325{left:276px;bottom:509px;letter-spacing:-0.27px;}
#t16_325{left:297px;bottom:509px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t17_325{left:160px;bottom:466px;letter-spacing:0.15px;}
#t18_325{left:160px;bottom:437px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t19_325{left:247px;bottom:437px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1a_325{left:633px;bottom:437px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1b_325{left:247px;bottom:420px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1c_325{left:372px;bottom:420px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1d_325{left:160px;bottom:391px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1e_325{left:247px;bottom:368px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1f_325{left:247px;bottom:351px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1g_325{left:478px;bottom:352px;letter-spacing:-0.27px;}
#t1h_325{left:499px;bottom:351px;letter-spacing:-0.12px;}
#t1i_325{left:160px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1j_325{left:247px;bottom:322px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1k_325{left:664px;bottom:323px;letter-spacing:-0.22px;}
#t1l_325{left:686px;bottom:322px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t1m_325{left:247px;bottom:305px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t1n_325{left:247px;bottom:289px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1o_325{left:160px;bottom:259px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t1p_325{left:247px;bottom:237px;letter-spacing:-0.27px;}
#t1q_325{left:268px;bottom:237px;letter-spacing:-0.1px;}
#t1r_325{left:281px;bottom:238px;letter-spacing:-0.01px;}
#t1s_325{left:374px;bottom:237px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_325{left:295px;bottom:208px;letter-spacing:0.13px;}
#t1u_325{left:247px;bottom:188px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1v_325{left:328px;bottom:189px;letter-spacing:-0.22px;}
#t1w_325{left:350px;bottom:188px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1x_325{left:247px;bottom:171px;letter-spacing:-0.11px;}
#t1y_325{left:160px;bottom:125px;letter-spacing:-0.12px;}
#t1z_325{left:247px;bottom:125px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t20_325{left:455px;bottom:126px;letter-spacing:-0.22px;}
#t21_325{left:476px;bottom:125px;letter-spacing:-0.15px;word-spacing:0.07px;}

.s1_325{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_325{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_325{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_325{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s5_325{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s6_325{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_325{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s8_325{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s9_325{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.t.v0_325{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts325" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg325Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg325" style="-webkit-user-select: none;"><object width="825" height="990" data="325/325.svg" type="image/svg+xml" id="pdf325" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_325" class="t s1_325">ARM Instructions </span>
<span id="t2_325" class="t s2_325">ARM DDI 0100I </span><span id="t3_325" class="t s1_325">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_325" class="t s2_325">A4-175 </span>
<span id="t5_325" class="t s3_325">Operation </span>
<span id="t6_325" class="t v0_325 s4_325">MemoryAccess(B-bit, E-bit) </span>
<span id="t7_325" class="t v0_325 s4_325">processor_id = ExecutingProcessor() </span>
<span id="t8_325" class="t v0_325 s4_325">address = start_address </span>
<span id="t9_325" class="t v0_325 s4_325">Memory[address,4] = R14 </span>
<span id="ta_325" class="t v0_325 s4_325">if Shared(address) then </span><span id="tb_325" class="t v0_325 s4_325">/* from ARMv6 */ </span>
<span id="tc_325" class="t v0_325 s4_325">physical_address = TLB(address) </span>
<span id="td_325" class="t v0_325 s4_325">ClearExclusiveByAddress(physical_address,processor_id,4) </span>
<span id="te_325" class="t v0_325 s4_325">if CurrentModeHasSPSR() then </span>
<span id="tf_325" class="t v0_325 s4_325">Memory[address+4,4] = SPSR </span>
<span id="tg_325" class="t v0_325 s4_325">if Shared(address+4) then </span><span id="th_325" class="t v0_325 s4_325">/* from ARMv6 */ </span>
<span id="ti_325" class="t v0_325 s4_325">physical_address = TLB(address+4) </span>
<span id="tj_325" class="t v0_325 s4_325">ClearExclusiveByAddress(physical_address,processor_id,4) </span>
<span id="tk_325" class="t v0_325 s4_325">else </span>
<span id="tl_325" class="t v0_325 s4_325">UNPREDICTABLE </span>
<span id="tm_325" class="t v0_325 s4_325">assert end_address == address + 8 </span>
<span id="tn_325" class="t s5_325">where </span><span id="to_325" class="t v0_325 s4_325">start_address </span><span id="tp_325" class="t s5_325">and </span><span id="tq_325" class="t v0_325 s4_325">end_address </span><span id="tr_325" class="t s5_325">are determined as described in </span><span id="ts_325" class="t s6_325">Addressing Mode 4 - Load and Store </span>
<span id="tt_325" class="t s6_325">Multiple </span><span id="tu_325" class="t s5_325">on page A5-41, with the following modifications: </span>
<span id="tv_325" class="t s5_325">• </span><span id="tw_325" class="t v0_325 s4_325">Number_Of_Set_Bits_in(register_list) </span><span id="tx_325" class="t s5_325">evaluates to 2, rather than depending on bits[15:0] of the </span>
<span id="ty_325" class="t s5_325">instruction. </span>
<span id="tz_325" class="t s5_325">• </span><span id="t10_325" class="t v0_325 s4_325">Rn </span><span id="t11_325" class="t s5_325">is the banked version of </span><span id="t12_325" class="t v0_325 s4_325">R13 </span><span id="t13_325" class="t s5_325">belonging to the mode specified by the instruction, rather than being </span>
<span id="t14_325" class="t s5_325">the version of </span><span id="t15_325" class="t v0_325 s4_325">R13 </span><span id="t16_325" class="t s5_325">of the current mode. </span>
<span id="t17_325" class="t s3_325">Notes </span>
<span id="t18_325" class="t s7_325">Data Abort </span><span id="t19_325" class="t s5_325">For details of the effects of this instruction if a Data Abort occurs, see </span><span id="t1a_325" class="t s6_325">Data Abort (data </span>
<span id="t1b_325" class="t s6_325">access memory abort) </span><span id="t1c_325" class="t s5_325">on page A2-21. </span>
<span id="t1d_325" class="t s7_325">Non word-aligned addresses </span>
<span id="t1e_325" class="t s5_325">In ARMv6, an address with bits[1:0] != 0b00 causes an alignment exception if CP15 </span>
<span id="t1f_325" class="t s5_325">register 1 bits U==1 or A==1. Otherwise, </span><span id="t1g_325" class="t v0_325 s4_325">SRS </span><span id="t1h_325" class="t s5_325">behaves as if bits[1:0] are 0b00. </span>
<span id="t1i_325" class="t s7_325">Time order </span><span id="t1j_325" class="t s5_325">The time order of the accesses to individual words of memory generated by </span><span id="t1k_325" class="t v0_325 s4_325">SRS </span><span id="t1l_325" class="t s5_325">is not </span>
<span id="t1m_325" class="t s5_325">architecturally defined. Do not use this instruction on memory-mapped I/O locations where </span>
<span id="t1n_325" class="t s5_325">access order matters. </span>
<span id="t1o_325" class="t s7_325">User and System modes </span>
<span id="t1p_325" class="t v0_325 s4_325">SRS </span><span id="t1q_325" class="t s5_325">is </span><span id="t1r_325" class="t s8_325">UNPREDICTABLE </span><span id="t1s_325" class="t s5_325">in User and System modes, because they do not have SPSRs. </span>
<span id="t1t_325" class="t s9_325">Note </span>
<span id="t1u_325" class="t s5_325">In User mode, </span><span id="t1v_325" class="t v0_325 s4_325">SRS </span><span id="t1w_325" class="t s5_325">must not give access to any banked registers belonging to other modes. </span>
<span id="t1x_325" class="t s5_325">This would constitute a security hole. </span>
<span id="t1y_325" class="t s7_325">Condition </span><span id="t1z_325" class="t s5_325">Unlike most other ARM instructions, </span><span id="t20_325" class="t v0_325 s4_325">SRS </span><span id="t21_325" class="t s5_325">cannot be executed conditionally. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
