#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Fri Oct  4 13:20:38 2024
# Process ID: 26320
# Current directory: C:/Projects/ERN24004/Projects/PYNQ/03_Fir/Fir
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23532 C:\Projects\ERN24004\Projects\PYNQ\03_Fir\Fir\Fir.xpr
# Log file: C:/Projects/ERN24004/Projects/PYNQ/03_Fir/Fir/vivado.log
# Journal file: C:/Projects/ERN24004/Projects/PYNQ/03_Fir/Fir\vivado.jou
# Running On        :DonGun
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34124 MB
# Swap memory       :2147 MB
# Total Virtual     :36272 MB
# Available Virtual :17617 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/ERN24004/Projects/PYNQ/03_Fir/Fir/Fir.xpr
open_bd_design {C:/Projects/ERN24004/Projects/PYNQ/03_Fir/Fir/Fir.srcs/sources_1/bd/Fir_filter/Fir_filter.bd}
update_compile_order -fileset sources_1
save_project_as Fir C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir -force
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_quad_spi_0/AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {shield_spi ( Shield SPI on J7 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_quad_spi_0/ext_spi_clk]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/constrs_1
file mkdir C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/constrs_1/new
close [ open C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/constrs_1/new/coraz7.xdc w ]
add_files -fileset constrs_1 C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/constrs_1/new/coraz7.xdc
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_bd_tcl -force C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir_filter.tcl
file copy -force C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.runs/impl_1/Fir_filter_wrapper.bit C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/fir/fir.bit
regenerate_bd_layout -routing
