================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat Nov 29 19:25:48 +0100 2025
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         HLS_Logistic3f
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  artixuplus
    * Target device:   xcau20p-sfvb784-2-i


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  3 ns
    * C-Synthesis target clock:    4 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              9479
FF:               15924
DSP:              83
BRAM:             4
URAM:             0
SRL:              793


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 3.000       |
| Post-Synthesis | 1.844       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+---------------------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                    | LUT  | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                    | 9479 | 15924 | 83  | 4    |      |     |        |      |         |          |        |
|   (inst)                                                | 41   | 1504  |     |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_13_full_dsp_1_U12                   | 970  | 936   | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_13_full_dsp_1_U13                   | 858  | 936   | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_13_full_dsp_1_U14                   | 695  | 936   | 3   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U15                    | 250  | 582   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U16                    | 310  | 570   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U17                    | 239  | 551   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U18                    | 202  | 529   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U19                    | 168  | 518   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U20                    | 169  | 518   | 8   |      |      |     |        |      |         |          |        |
|   grp_predict_model_Pipeline_3_fu_168                   | 145  | 339   |     |      |      |     |        |      |         |          |        |
|     (grp_predict_model_Pipeline_3_fu_168)               | 58   | 209   |     |      |      |     |        |      |         |          |        |
|     dcmp_64ns_64ns_1_2_no_dsp_1_U8                      | 83   | 128   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |      |       |     |      |      |     |        |      |         |          |        |
|   grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157     | 2032 | 1644  | 26  |      |      |     |        |      |         |          |        |
|     (grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157) | 16   | 74    |     |      |      |     |        |      |         |          |        |
|     dexp_64ns_64ns_64_39_full_dsp_1_U1                  | 2010 | 1568  | 26  |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |      |       |     |      |      |     |        |      |         |          |        |
|   grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162     | 3309 | 6361  |     |      |      |     |        |      |         |          |        |
|     (grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162) | 48   | 197   |     |      |      |     |        |      |         |          |        |
|     ddiv_64ns_64ns_64_59_no_dsp_1_U4                    | 3248 | 6162  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |      |       |     |      |      |     |        |      |         |          |        |
|   y_U                                                   | 91   |       |     | 4    |      |     |        |      |         |          |        |
+---------------------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 8.70%  | OK     |
| FD                                                        | 50%       | 7.30%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.79%  | OK     |
| CARRY8                                                    | 25%       | 2.26%  | OK     |
| MUXF7                                                     | 15%       | 0.48%  | OK     |
| DSP                                                       | 80%       | 9.22%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 5.11%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2044      | 61     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.28   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+---------------------+---------------------+---------------------+
| Path  |               SLACK | STARTPOINT PIN                                                                                                                                                                                                                                                                 | ENDPOINT PIN                                                                                                                                                                                                                               | LOGIC LEVELS | MAX FANOUT |      DATAPATH DELAY |      DATAPATH LOGIC |        DATAPATH NET |
|       |                     |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                            |              |            |                     |               DELAY |               DELAY |
+-------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+---------------------+---------------------+---------------------+
| Path1 | 1.15564465522766113 | y_U/ram_reg_bram_1/CLKARDCLK                                                                                                                                                                                                                                                   | grp_predict_model_Pipeline_3_fu_168/icmp_ln43_1_reg_303_reg[0]/D                                                                                                                                                                           |            3 |          6 | 1.77900016307830811 | 1.22500014305114746 | 0.55400002002716064 |
| Path2 | 1.18964457511901855 | grp_predict_model_Pipeline_3_fu_168/ap_CS_fsm_reg[1]/C                                                                                                                                                                                                                         | y_U/ram_reg_bram_0/ADDRARDADDR[6]                                                                                                                                                                                                          |            5 |         77 | 1.49900007247924805 | 0.28199997544288635 | 1.21699988842010498 |
| Path3 | 1.18964457511901855 | grp_predict_model_Pipeline_3_fu_168/ap_CS_fsm_reg[1]/C                                                                                                                                                                                                                         | y_U/ram_reg_bram_1/ADDRARDADDR[6]                                                                                                                                                                                                          |            5 |         77 | 1.49900007247924805 | 0.28199997544288635 | 1.21699988842010498 |
| Path4 | 1.19464480876922607 | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/R  |            4 |         51 | 1.65700006484985352 | 0.56199997663497925 | 1.09500002861022949 |
| Path5 | 1.19464480876922607 | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]/R |            4 |         51 | 1.65700006484985352 | 0.56199997663497925 | 1.09500002861022949 |
+-------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+---------------------+---------------------+---------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                                                                                                                                                                                            | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | y_U/ram_reg_bram_1                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | y_U/icmp_ln43_1_reg_303[0]_i_8                                                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | y_U/icmp_ln43_1_reg_303[0]_i_2                                                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | y_U/icmp_ln43_1_reg_303[0]_i_1                                                                                                                                                                                                                                                                         | CLB.LUT.LUT5           |
    | grp_predict_model_Pipeline_3_fu_168/icmp_ln43_1_reg_303_reg[0]                                                                                                                                                                                                                                         | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/ap_CS_fsm_reg[1]                                                                                                                                                                                                                                                   | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_3                                                                                                                                                                                                                                         | CLB.LUT.LUT2           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_2                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[4]_i_1                                                                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/ram_reg_bram_0_i_54                                                                                                                                                                                                                                                | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_4                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | y_U/ram_reg_bram_0                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_predict_model_Pipeline_3_fu_168/ap_CS_fsm_reg[1]                                                                                                                                                                                                                                                   | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_3                                                                                                                                                                                                                                         | CLB.LUT.LUT2           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_2                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[4]_i_1                                                                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/ram_reg_bram_0_i_54                                                                                                                                                                                                                                                | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_4                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | y_U/ram_reg_bram_1                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__0                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]                                                                | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__0                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]                                                               | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                                                                                                                                                                                            | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | y_U/ram_reg_bram_1                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | y_U/icmp_ln43_1_reg_303[0]_i_8                                                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | y_U/icmp_ln43_1_reg_303[0]_i_2                                                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | y_U/icmp_ln43_1_reg_303[0]_i_1                                                                                                                                                                                                                                                                         | CLB.LUT.LUT5           |
    | grp_predict_model_Pipeline_3_fu_168/icmp_ln43_1_reg_303_reg[0]                                                                                                                                                                                                                                         | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/ap_CS_fsm_reg[1]                                                                                                                                                                                                                                                   | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_3                                                                                                                                                                                                                                         | CLB.LUT.LUT2           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_2                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[4]_i_1                                                                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/ram_reg_bram_0_i_54                                                                                                                                                                                                                                                | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_4                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | y_U/ram_reg_bram_0                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_predict_model_Pipeline_3_fu_168/ap_CS_fsm_reg[1]                                                                                                                                                                                                                                                   | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_3                                                                                                                                                                                                                                         | CLB.LUT.LUT2           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_2                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[4]_i_1                                                                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/ram_reg_bram_0_i_54                                                                                                                                                                                                                                                | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_4                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | y_U/ram_reg_bram_1                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__0                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]                                                                | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__0                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]                                                               | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                                                                                                                                                                                            | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | y_U/ram_reg_bram_1                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | y_U/icmp_ln43_1_reg_303[0]_i_8                                                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | y_U/icmp_ln43_1_reg_303[0]_i_2                                                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | y_U/icmp_ln43_1_reg_303[0]_i_1                                                                                                                                                                                                                                                                         | CLB.LUT.LUT5           |
    | grp_predict_model_Pipeline_3_fu_168/icmp_ln43_1_reg_303_reg[0]                                                                                                                                                                                                                                         | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/ap_CS_fsm_reg[1]                                                                                                                                                                                                                                                   | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_3                                                                                                                                                                                                                                         | CLB.LUT.LUT2           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_2                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[4]_i_1                                                                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/ram_reg_bram_0_i_54                                                                                                                                                                                                                                                | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_4                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | y_U/ram_reg_bram_0                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_predict_model_Pipeline_3_fu_168/ap_CS_fsm_reg[1]                                                                                                                                                                                                                                                   | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_3                                                                                                                                                                                                                                         | CLB.LUT.LUT2           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_2                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[4]_i_1                                                                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/ram_reg_bram_0_i_54                                                                                                                                                                                                                                                | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_4                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | y_U/ram_reg_bram_1                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__0                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]                                                                | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__0                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]                                                               | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                                                                                                                                                                                            | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | y_U/ram_reg_bram_1                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | y_U/icmp_ln43_1_reg_303[0]_i_8                                                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | y_U/icmp_ln43_1_reg_303[0]_i_2                                                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | y_U/icmp_ln43_1_reg_303[0]_i_1                                                                                                                                                                                                                                                                         | CLB.LUT.LUT5           |
    | grp_predict_model_Pipeline_3_fu_168/icmp_ln43_1_reg_303_reg[0]                                                                                                                                                                                                                                         | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/ap_CS_fsm_reg[1]                                                                                                                                                                                                                                                   | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_3                                                                                                                                                                                                                                         | CLB.LUT.LUT2           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_2                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[4]_i_1                                                                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/ram_reg_bram_0_i_54                                                                                                                                                                                                                                                | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_4                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | y_U/ram_reg_bram_0                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_predict_model_Pipeline_3_fu_168/ap_CS_fsm_reg[1]                                                                                                                                                                                                                                                   | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_3                                                                                                                                                                                                                                         | CLB.LUT.LUT2           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_2                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[4]_i_1                                                                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/ram_reg_bram_0_i_54                                                                                                                                                                                                                                                | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_4                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | y_U/ram_reg_bram_1                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__0                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]                                                                | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__0                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]                                                               | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                                                                                                                                                                                            | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | y_U/ram_reg_bram_1                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | y_U/icmp_ln43_1_reg_303[0]_i_8                                                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | y_U/icmp_ln43_1_reg_303[0]_i_2                                                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | y_U/icmp_ln43_1_reg_303[0]_i_1                                                                                                                                                                                                                                                                         | CLB.LUT.LUT5           |
    | grp_predict_model_Pipeline_3_fu_168/icmp_ln43_1_reg_303_reg[0]                                                                                                                                                                                                                                         | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/ap_CS_fsm_reg[1]                                                                                                                                                                                                                                                   | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_3                                                                                                                                                                                                                                         | CLB.LUT.LUT2           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_2                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[4]_i_1                                                                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/ram_reg_bram_0_i_54                                                                                                                                                                                                                                                | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_4                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | y_U/ram_reg_bram_0                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_predict_model_Pipeline_3_fu_168/ap_CS_fsm_reg[1]                                                                                                                                                                                                                                                   | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_3                                                                                                                                                                                                                                         | CLB.LUT.LUT2           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[34]_i_2                                                                                                                                                                                                                                         | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/p_result_2_reg_264[4]_i_1                                                                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_3_fu_168/ram_reg_bram_0_i_54                                                                                                                                                                                                                                                | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_4                                                                                                                                                                                          | CLB.LUT.LUT6           |
    | y_U/ram_reg_bram_1                                                                                                                                                                                                                                                                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__0                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]                                                                | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__0                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157/dexp_64ns_64ns_64_39_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_39_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]                                                               | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------+
| Report Type              | Report Location                                                      |
+--------------------------+----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/predict_model_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/predict_model_failfast_synth.rpt                 |
| power                    | impl/verilog/report/predict_model_power_synth.rpt                    |
| timing                   | impl/verilog/report/predict_model_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/predict_model_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/predict_model_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/predict_model_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------------+


