$date
	Tue Jun  9 01:19:19 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module EncDecTB $end
$scope module uut2 $end
$var wire 1 ! CLK $end
$var wire 8 " inp [7:0] $end
$var wire 3 # key [2:0] $end
$var wire 8 $ out [7:0] $end
$var wire 1 % select $end
$var reg 16 & intmidVal [15:0] $end
$var reg 3 ' nextstate [2:0] $end
$var reg 3 ( state [2:0] $end
$scope module uut $end
$var wire 8 ) divider [7:0] $end
$var wire 8 * mod [7:0] $end
$var wire 16 + number [15:0] $end
$var reg 8 , divTemp [7:0] $end
$var reg 8 - modTemp [7:0] $end
$var reg 16 . numTemp [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
bx +
bx *
b10000000 )
b0 (
b0 '
bx &
0%
bx $
b11 #
b1000001 "
0!
$end
#1
b1 '
1!
#2
0!
#3
b1 (
1!
#4
0!
#5
b10 '
1!
#6
0!
#7
b10 (
1!
#8
0!
#9
b100 '
b1000100 -
b1000100 $
b1000100 *
b0 .
b0 ,
b1000100 &
b1000100 +
1!
#10
0!
#11
b100 (
1!
#12
0!
#13
b0 '
1!
#14
0!
#15
b0 (
1!
#16
0!
#17
b1 '
1!
#18
0!
#19
b1 (
1!
#20
0!
1%
#21
b11 '
1!
#22
0!
#23
b11 (
1!
#24
0!
#25
b100 '
b111110 -
b111110 $
b111110 *
b111110 &
b111110 +
1!
#26
0!
#27
b100 (
1!
#28
0!
#29
b0 '
1!
#30
0!
#31
b0 (
1!
#32
0!
#33
b1 '
1!
#34
0!
#35
b1 (
1!
#36
0!
#37
b11 '
1!
#38
0!
#39
b11 (
1!
#40
0!
0%
b1100011 "
#41
b100 '
b1100000 -
b1100000 $
b1100000 *
b1100000 &
b1100000 +
1!
#42
0!
#43
b100 (
1!
#44
0!
#45
b0 '
1!
#46
0!
#47
b0 (
1!
#48
0!
#49
b1 '
1!
#50
0!
#51
b1 (
1!
#52
0!
#53
b10 '
1!
#54
0!
#55
b10 (
1!
#56
0!
#57
b100 '
b1100110 -
b1100110 $
b1100110 *
b1100110 &
b1100110 +
1!
#58
0!
#59
b100 (
1!
#60
0!
1%
#61
b0 '
1!
#62
0!
#63
b0 (
1!
#64
0!
#65
b1 '
1!
#66
0!
#67
b1 (
1!
#68
0!
#69
b11 '
1!
#70
0!
#71
b11 (
1!
#72
0!
#73
b100 '
b1100000 -
b1100000 $
b1100000 *
b1100000 &
b1100000 +
1!
#74
0!
#75
b100 (
1!
#76
0!
#77
b0 '
1!
#78
0!
#79
b0 (
1!
#80
0!
