Release 6.1.03i - xst G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.07 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.07 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: mealy.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : mealy.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : mealy
Output Format                      : NGC
Target Device                      : xc3s50-4-pq208

---- Source Options
Top Module Name                    : mealy
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : mealy.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mealy.v"
Module <mealy> compiled
No errors in compilation
Analysis of file <mealy.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mealy>.
Module <mealy> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mealy>.
    Related source file is mealy.v.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <mealy> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state_reg> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mealy> ...
Loading device for application Xst from file '3s50.nph' in environment C:/XilinxISE6.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mealy, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mealy.ngr
Top Level Output File Name         : mealy
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 6
#      LUT2                        : 2
#      LUT3_L                      : 4
# FlipFlops/Latches                : 4
#      FDC                         : 3
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-4 

 Number of Slices:                       3  out of    768     0%  
 Number of Slice Flip Flops:             4  out of   1536     0%  
 Number of 4 input LUTs:                 6  out of   1536     0%  
 Number of bonded IOBs:                  4  out of    124     3%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.470ns (Maximum Frequency: 404.858MHz)
   Minimum input arrival time before clock: 3.343ns
   Maximum output required time after clock: 7.620ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               2.470ns (Levels of Logic = 1)
  Source:            state_reg_FFd2 (FF)
  Destination:       state_reg_FFd4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_reg_FFd2 to state_reg_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.619   0.629  state_reg_FFd2 (state_reg_FFd2)
     LUT3_L:I2->LO         1   0.720   0.000  state_reg_FFd1-In1 (state_reg_FFd1-In)
     FDC:D                     0.502          state_reg_FFd1
    ----------------------------------------
    Total                      2.470ns (1.841ns logic, 0.629ns route)
                                       (74.5% logic, 25.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              3.343ns (Levels of Logic = 2)
  Source:            up (PAD)
  Destination:       state_reg_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: up to state_reg_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.492   0.629  up_IBUF (up_IBUF)
     LUT3_L:I0->LO         1   0.720   0.000  state_reg_FFd1-In1 (state_reg_FFd1-In)
     FDC:D                     0.502          state_reg_FFd1
    ----------------------------------------
    Total                      3.343ns (2.714ns logic, 0.629ns route)
                                       (81.2% logic, 18.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              7.620ns (Levels of Logic = 2)
  Source:            state_reg_FFd2 (FF)
  Destination:       W<1> (PAD)
  Source Clock:      clk rising

  Data Path: state_reg_FFd2 to W<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.619   0.629  state_reg_FFd2 (state_reg_FFd2)
     LUT2:I1->O            1   0.720   0.240  _n00041 (W_0_OBUF)
     OBUF:I->O                 5.412          W_0_OBUF (W<0>)
    ----------------------------------------
    Total                      7.620ns (6.751ns logic, 0.869ns route)
                                       (88.6% logic, 11.4% route)

=========================================================================
CPU : 1.19 / 1.31 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 116920 kilobytes


