/********************************************************************
* Copyright (C) 2024 Texas Instruments Incorporated.
*
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef CSLR__INTERRUPT_POLARITY_H_
#define CSLR__INTERRUPT_POLARITY_H_

#ifdef __cplusplus
extern "C"
{
#endif



#define CSL_INTR_POL_LEVEL     (0U)
#define CSL_INTR_POL_PULSE     (1U)
#define CSL_INTR_POL_DCC4_BUS_INTR_ERR_LEVEL                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DCC4_BUS_INTR_ERR_PULSE                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DCC4_BUS_INTR_DONE_LEVEL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_I2C0_BUS_POINTRREQ                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_I2C0_BUS_POINTRPEND                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_I2C0_BUS_PORDMARXREQ                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_I2C0_BUS_PODMARXPEND                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_I2C0_BUS_PORDMATXREQ                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_I2C0_BUS_PODMATXPEND                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_I2C0_BUS_CLKSTOP_WAKEUP                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMER5_BUS_INTR_REQ                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER5_BUS_INTR_PEND                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DCC6_BUS_INTR_ERR_LEVEL                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DCC6_BUS_INTR_ERR_PULSE                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DCC6_BUS_INTR_DONE_LEVEL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_ALLINT_0                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_ALLINT_0                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_WKUP_COMMON_CS1_CLKSTOP_REQ (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU_COMMON_CS1_CLKSTOP_REQ  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU_MCAN_0_CS1_CLKSTOP_REQ  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU_MCAN_1_CS1_CLKSTOP_REQ  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU_OSPI_0_CS1_CLKSTOP_REQ  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU_OSPI_1_CS1_CLKSTOP_REQ  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU_HYPERBUS_CS1_CLKSTOP_REQ         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU_DEBUG_CS1_CLKSTOP_REQ   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU_R5_0_CS1_CLKSTOP_REQ    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU_R5_1_CS1_CLKSTOP_REQ    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_DMSC_CS1_CLKSTOP_REQ        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_WKUP2MCU_CS1_CLKSTOP_REQ    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_WKUP2MAIN_INFRA_CS1_CLKSTOP_REQ      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_DEBUG2DMSC_CS1_CLKSTOP_REQ  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_WKUP_RESERVE_CS1_CLKSTOP_REQ         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU2MAIN_INFRA_CS1_CLKSTOP_REQ       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU2MAIN_CS1_CLKSTOP_REQ    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU2WKUP_CS1_CLKSTOP_REQ    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MAIN2MCU_CS1_CLKSTOP_REQ    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU_TEST_CS1_CLKSTOP_REQ    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_PSC0_BUS_PSC_MOD_WKLP_MCU_RESERVE_CS1_CLKSTOP_REQ (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CBASS0_BUS_LPSC_PER_COMMON_EXP                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CBASS0_BUS_LPSC_PER_COMMON_ERR_INTR_0                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CBASS0_BUS_LPSC_PER_COMMON_ERR_INTR_PLS                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DEBUGSS0_BUS_CTM_PULSE                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DEBUGSS0_BUS_CTM_LEVEL                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DEBUGSS0_BUS_AQCMPINTR_PULSE                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DEBUGSS0_BUS_AQCMPINTR_LEVEL                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DEBUGSS0_BUS_DAVDMA_PULSE                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DEBUGSS0_BUS_DAVDMA_LEVEL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMER6_BUS_INTR_REQ                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER6_BUS_INTR_PEND                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_EHRPWM4_BUS_EPWM_ETINT                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_EHRPWM4_BUS_EPWM_TRIPZINT                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DCC0_BUS_INTR_ERR_LEVEL                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DCC0_BUS_INTR_ERR_PULSE                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DCC0_BUS_INTR_DONE_LEVEL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ELM0_BUS_ELM_POROCPSINTERRUPT_LVL                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_DCC2_BUS_INTR_ERR_LEVEL                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_DCC2_BUS_INTR_ERR_PULSE                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_DCC2_BUS_INTR_DONE_LEVEL                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_USART0_BUS_USART_IRQ                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_USART0_BUS_USART_DMA_0                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_USART0_BUS_USART_DMA_1                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_USART0_BUS_USART_RXTIME_OUT                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_USART0_BUS_USART_EOF                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_USART0_BUS_CLKSTOP_WAKEUP                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_SA2_UL0_BUS_SA_UL_TRNG                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_SA2_UL0_BUS_SA_UL_PKA                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_SA2_UL0_BUS_SA_UL_ECC_UNCORR_PULSE                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_SA2_UL0_BUS_SA_UL_ECC_UNCORR_LEVEL                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_SA2_UL0_BUS_SA_UL_ECC_CORR_PULSE                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_SA2_UL0_BUS_SA_UL_ECC_CORR_LEVEL                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_SA2_UL0_BUS_SECURITY                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CAL0_BUS_INT_LVDSRX1_P                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CAL0_BUS_INT_LVDSRX2_P                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CAL0_BUS_INT_LVDSRX3_P                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CAL0_BUS_INT_LVDSRX4_P                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CAL0_BUS_INT_CAL_L                                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PBIST0_BUS_DFT_PBIST_CPU                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PBIST0_BUS_DFT_PBIST_SAFETY_ERROR                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DCC5_BUS_INTR_ERR_LEVEL                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DCC5_BUS_INTR_ERR_PULSE                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DCC5_BUS_INTR_DONE_LEVEL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMER7_BUS_INTR_REQ                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER7_BUS_INTR_PEND                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_DCC0_BUS_INTR_ERR_LEVEL                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_DCC0_BUS_INTR_ERR_PULSE                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_DCC0_BUS_INTR_DONE_LEVEL                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_NBSS_DEFAULT_EXP                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_MODSS_DEFAULT_EXP                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_0                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_1                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_2                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_3                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_4                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_5                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_6                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_7                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_8                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_9                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_10                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_11                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_12                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_13                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_14                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_15                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_16                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_17                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_18                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_19                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_20                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_21                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_22                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_23                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_24                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_25                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_26                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_27                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_28                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_29                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_30                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_31                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_32                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_33                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_34                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_35                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_36                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_37                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_38                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_39                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_40                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_41                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_42                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_43                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_44                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_45                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_46                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_47                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_48                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_49                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_50                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_51                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_52                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_53                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_54                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_55                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_56                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_57                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_58                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_59                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_60                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_61                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_62                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_63                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_64                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_65                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_66                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_67                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_68                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_69                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_70                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_71                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_72                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_73                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_74                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_75                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_76                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_77                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_78                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_79                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_80                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_81                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_82                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_83                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_84                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_85                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_86                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_87                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_88                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_89                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_90                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_91                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_92                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_93                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_94                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_95                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_96                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_97                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_98                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_99                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_100                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_101                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_102                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_103                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_104                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_105                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_106                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_107                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_108                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_109                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_110                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_111                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_112                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_113                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_114                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_115                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_116                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_117                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_118                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_119                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_120                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_121                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_122                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_123                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_124                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_125                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_126                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_A53_PEND_127                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G0_PEND_0                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G0_PEND_1                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G0_PEND_2                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G0_PEND_3                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G0_PEND_4                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G0_PEND_5                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G0_PEND_6                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G0_PEND_7                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G1_PEND_0                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G1_PEND_1                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G1_PEND_2                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G1_PEND_3                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G1_PEND_4                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G1_PEND_5                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G1_PEND_6                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G1_PEND_7                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G2_PEND_0                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G2_PEND_1                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G2_PEND_2                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G2_PEND_3                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G2_PEND_4                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G2_PEND_5                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G2_PEND_6                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_ICSS_G2_PEND_7                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_NBSS_ECC_DED_PULSE                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_NAVSS0_BUS_NBSS_ECC_DED_PEND                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_NBSS_ECC_SEC_PULSE                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_NAVSS0_BUS_NBSS_ECC_SEC_PEND                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_UDMASS_ECC_DED_PULSE                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_NAVSS0_BUS_UDMASS_ECC_DED_PEND                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_UDMASS_ECC_SEC_PULSE                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_NAVSS0_BUS_UDMASS_ECC_SEC_PEND                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_MODSS_ECC_DED_PULSE                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_NAVSS0_BUS_MODSS_ECC_DED_PEND                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_MODSS_ECC_SEC_PULSE                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_NAVSS0_BUS_MODSS_ECC_SEC_PEND                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_NAVSS0_BUS_CPTS0_COMP                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_NAVSS0_BUS_CPTS0_GENF0                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_NAVSS0_BUS_CPTS0_GENF1                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_NAVSS0_BUS_CPTS0_GENF2                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_NAVSS0_BUS_CPTS0_GENF3                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_NAVSS0_BUS_CPTS0_GENF4                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_NAVSS0_BUS_CPTS0_GENF5                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_NAVSS0_BUS_CPTS0_SYNC                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DSS0_BUS_DISPC_INTR_REQ_0                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DSS0_BUS_DISPC_INTR_REQ_1                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DSS0_BUS_DISPC_INTR_REQ_PULSE_0                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DSS0_BUS_DISPC_INTR_REQ_PULSE_1                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPMC0_BUS_GPMC_SDMAREQ                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GPMC0_BUS_GPMC_SINTERRUPT                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_TIMER0_BUS_INTR_REQ                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_TIMER0_BUS_INTR_PEND                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MMCSD1_BUS_EMMCSDSS_TXMEM_CORR_ERR_PLS                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MMCSD1_BUS_EMMCSDSS_TXMEM_CORR_ERR_LVL                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MMCSD1_BUS_EMMCSDSS_TXMEM_UNCORR_ERR_PLS              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MMCSD1_BUS_EMMCSDSS_TXMEM_UNCORR_ERR_LVL              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MMCSD1_BUS_EMMCSDSS_RXMEM_CORR_ERR_PLS                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MMCSD1_BUS_EMMCSDSS_RXMEM_CORR_ERR_LVL                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MMCSD1_BUS_EMMCSDSS_RXMEM_UNCORR_ERR_PLS              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MMCSD1_BUS_EMMCSDSS_RXMEM_UNCORR_ERR_LVL              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MMCSD1_BUS_EMMCSDSS_INTR                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_DCC1_BUS_INTR_ERR_LEVEL                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_DCC1_BUS_INTR_ERR_PULSE                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_DCC1_BUS_INTR_DONE_LEVEL                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMER8_BUS_INTR_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER8_BUS_INTR_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_ECC_SEC_0                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_USB3SS1_BUS_ECC_DED_0                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_USB3SS1_BUS_ECC_SEC_LVL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_ECC_DED_LVL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_PME_GEN_LVL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_OTG_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_ADP_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_BC_LVL                                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_MISC_0                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_USB3SS1_BUS_MISC_LVL                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I00_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I01_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I02_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I03_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I04_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I05_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I06_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I07_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I08_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I09_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I10_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I11_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I12_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I13_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I14_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS1_BUS_I15_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCSPI0_BUS_DMA_READ_EVENT_0                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI0_BUS_DMA_READ_EVENT_1                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI0_BUS_DMA_READ_EVENT_2                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI0_BUS_DMA_READ_EVENT_3                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI0_BUS_DMA_WRITE_EVENT_0                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI0_BUS_DMA_WRITE_EVENT_1                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI0_BUS_DMA_WRITE_EVENT_2                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI0_BUS_DMA_WRITE_EVENT_3                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI0_BUS_INTR_SPI                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_USART0_BUS_USART_IRQ                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_USART0_BUS_USART_DMA_0                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_USART0_BUS_USART_DMA_1                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_USART0_BUS_USART_RXTIME_OUT                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_USART0_BUS_USART_EOF                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_USART0_BUS_CLKSTOP_WAKEUP                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CBASS_INFRA0_BUS_LPSC_MAIN_INFRA_EXP                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CBASS_INFRA0_BUS_LPSC_MAIN_INFRA_ERR_INTR_0           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CBASS_INFRA0_BUS_LPSC_MAIN_INFRA_ERR_INTR_PLS         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DCC1_BUS_INTR_ERR_LEVEL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DCC1_BUS_INTR_ERR_PULSE                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DCC1_BUS_INTR_DONE_LEVEL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI1_BUS_DMA_EVENT_0                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_RTI1_BUS_DMA_EVENT_1                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_RTI1_BUS_DMA_EVENT_2                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_RTI1_BUS_DMA_EVENT_3                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_RTI1_BUS_INTR_RTI_0                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI1_BUS_INTR_RTI_1                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI1_BUS_INTR_RTI_2                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI1_BUS_INTR_RTI_3                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI1_BUS_INTR_OVERFLOW_0                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI1_BUS_INTR_OVERFLOW_1                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI1_BUS_INTR_TIMEBASE                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI1_BUS_INTR_WWD                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER2_BUS_INTR_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER2_BUS_INTR_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_TIMER1_BUS_INTR_REQ                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_TIMER1_BUS_INTR_PEND                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSRAM0_BUS_ECC_UNCORR_PULSE                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PSRAM0_BUS_ECC_UNCORR_LEVEL                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSRAM0_BUS_ECC_CORR_PULSE                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PSRAM0_BUS_ECC_CORR_LEVEL                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCASP0_BUS_XMIT_DMA_EVENT_REQ                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCASP0_BUS_XMIT_DMA_EVENT_PEND                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCASP0_BUS_REC_DMA_EVENT_REQ                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCASP0_BUS_REC_DMA_EVENT_PEND                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCASP0_BUS_XMIT_INTR_REQ                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCASP0_BUS_XMIT_INTR_PEND                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCASP0_BUS_REC_INTR_REQ                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCASP0_BUS_REC_INTR_PEND                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU0_EXP_INTR_PLS                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU0_EXP_INTR_0                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU1_EXP_INTR_PLS                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU1_EXP_INTR_0                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU0_PMU                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU0_VALFIQ                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU0_VALIRQ                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU0_CTI                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU0_ECC_CORRECTED_LEVEL               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU0_ECC_UNCORRECTED_LEVEL             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU0_ECC_CORRECTED_PULSE               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU0_ECC_UNCORRECTED_PULSE             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU1_PMU                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU1_VALFIQ                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU1_VALIRQ                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU1_CTI                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU1_ECC_CORRECTED_LEVEL               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU1_ECC_UNCORRECTED_LEVEL             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU1_ECC_CORRECTED_PULSE               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU1_ECC_UNCORRECTED_PULSE             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU_MISCOMPARE_LEVEL                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CPU_MISCOMPARE_PULSE                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_SELFTEST_ERR_PULSE                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_COMPARE_ERR_PULSE                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_BUS_MONITOR_ERR_PULSE                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_VIM_COMPARE_ERR_PULSE                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_COMMRX_LEVEL_0                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_COMMTX_LEVEL_0                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_COMMRX_PULSE_0                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_COMMTX_PULSE_0                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_COMMRX_LEVEL_1                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_COMMTX_LEVEL_1                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_COMMRX_PULSE_1                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_COMMTX_PULSE_1                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ARMSS0_BUS_CCM_COMPARE_STAT_PULSE_INTR            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CCDEBUGSS0_BUS_AQCMPINTR_PULSE                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CCDEBUGSS0_BUS_AQCMPINTR_LEVEL                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CCDEBUGSS0_BUS_DAVDMA_PULSE                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CCDEBUGSS0_BUS_DAVDMA_LEVEL                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_CTRL_MMR0_BUS_ACCESS_ERR                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_ECC_SEC_0                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_USB3SS0_BUS_ECC_DED_0                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_USB3SS0_BUS_ECC_SEC_LVL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_ECC_DED_LVL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_PME_GEN_LVL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_OTG_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_ADP_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_BC_LVL                                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_MISC_0                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_USB3SS0_BUS_MISC_LVL                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I00_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I01_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I02_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I03_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I04_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I05_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I06_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I07_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I08_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I09_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I10_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I11_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I12_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I13_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I14_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USB3SS0_BUS_I15_LVL                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCSPI2_BUS_DMA_READ_EVENT_0                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI2_BUS_DMA_READ_EVENT_1                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI2_BUS_DMA_READ_EVENT_2                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI2_BUS_DMA_READ_EVENT_3                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI2_BUS_DMA_WRITE_EVENT_0                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI2_BUS_DMA_WRITE_EVENT_1                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI2_BUS_DMA_WRITE_EVENT_2                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI2_BUS_DMA_WRITE_EVENT_3                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI2_BUS_INTR_SPI                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CBASS_FW0_BUS_LPSC_MCU_COMMON_ERR_INTR_0          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CBASS_FW0_BUS_LPSC_MCU_COMMON_ERR_INTR_PLS        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI2_BUS_DMA_READ_EVENT_0                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI2_BUS_DMA_READ_EVENT_1                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI2_BUS_DMA_READ_EVENT_2                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI2_BUS_DMA_READ_EVENT_3                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI2_BUS_DMA_WRITE_EVENT_0                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI2_BUS_DMA_WRITE_EVENT_1                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI2_BUS_DMA_WRITE_EVENT_2                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI2_BUS_DMA_WRITE_EVENT_3                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI2_BUS_INTR_SPI                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCSPI0_BUS_DMA_READ_EVENT_0                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI0_BUS_DMA_READ_EVENT_1                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI0_BUS_DMA_READ_EVENT_2                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI0_BUS_DMA_READ_EVENT_3                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI0_BUS_DMA_WRITE_EVENT_0                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI0_BUS_DMA_WRITE_EVENT_1                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI0_BUS_DMA_WRITE_EVENT_2                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI0_BUS_DMA_WRITE_EVENT_3                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI0_BUS_INTR_SPI                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_TIMER2_BUS_INTR_REQ                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_TIMER2_BUS_INTR_PEND                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CPSW0_BUS_STAT_PEND                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CPSW0_BUS_STAT_PULSE                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_CPSW0_BUS_EVNT_PEND                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CPSW0_BUS_EVNT_PULSE                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_CPSW0_BUS_MDIO_PEND                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CPSW0_BUS_MDIO_PULSE                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_CPSW0_BUS_ECC_DED_PEND                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CPSW0_BUS_ECC_DED_PULSE                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_CPSW0_BUS_ECC_SEC_PEND                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CPSW0_BUS_ECC_SEC_PULSE                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_CPSW0_BUS_CPTS_GENF0                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_CPSW0_BUS_CPTS_GENF1                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_CPSW0_BUS_CPTS_SYNC                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_CPSW0_BUS_CPTS_COMP                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_EHRPWM1_BUS_EPWM_ETINT                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_EHRPWM1_BUS_EPWM_TRIPZINT                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ADC1_BUS_GEN_LEVEL                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ADC1_BUS_GEN_PULSE                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ADC1_BUS_ECC_CORRECTED_ERR_PULSE                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ADC1_BUS_ECC_CORRECTED_ERR_LEVEL                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ADC1_BUS_ECC_UNCORRECTED_ERR_PULSE                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ADC1_BUS_ECC_UNCORRECTED_ERR_LEVEL                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ADC1_BUS_FIFO0_LEVEL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ADC1_BUS_FIFO0_PULSE                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ADC1_BUS_FIFO1_LEVEL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ADC1_BUS_FIFO1_PULSE                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_0                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_1                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_2                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_3                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_4                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_5                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_6                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_7                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_8                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_9                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_10                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_11                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_12                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_13                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_14                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_15                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_16                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_17                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_18                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_19                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_20                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_21                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_22                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_23                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_24                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_25                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_26                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_27                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_28                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_29                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_30                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_31                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_32                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_33                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_34                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_35                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_36                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_37                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_38                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_39                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_40                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_41                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_42                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_43                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_44                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_45                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_46                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_47                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_48                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_49                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_50                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_51                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_52                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_53                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_54                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_55                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_56                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_57                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_58                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_59                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_60                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_61                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_62                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_63                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_64                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_65                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_66                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_67                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_68                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_69                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_70                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_71                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_72                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_73                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_74                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_75                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_76                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_77                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_78                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_79                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_80                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_81                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_82                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_83                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_84                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_85                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_86                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_87                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_88                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_89                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_90                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_91                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_92                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_93                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_94                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_95                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_96                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_97                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_98                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_99                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_100                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_101                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_102                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_103                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_104                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_105                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_106                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_107                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_108                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_109                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_110                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_111                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_112                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_113                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_114                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_115                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_116                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_117                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_118                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_119                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_120                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_121                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_122                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_123                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_124                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_125                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_126                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_IA_PEND_127                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_SEC_OUT_0                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_SEC_OUT_1                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_RAT_EXP                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_AES_SINTREQUEST_P                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_AES_SINTREQUEST_S                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_ECC_AGGR_UNCORRECT                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_ECC_AGGR_CORRECT                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_ECC_AGGR_LVL_UNCORRECT                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_ECC_AGGR_LVL_CORRECT                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_DMTIMER_INTR_0                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_DMTIMER_INTR_1                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_DMTIMER_INTR_2                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_DMTIMER_INTR_3                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_DBG_AUTH                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_RTI_WDG_0                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_RTI_WDG_1                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_RTI_WDG_2                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_RTI_WDG_3                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_DMSC0_BUS_RTI_WDG_4                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_EHRPWM0_BUS_EPWM_ETINT                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_EHRPWM0_BUS_EPWM_TRIPZINT                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GIC0_BUS_AXIM_ERR                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GIC0_BUS_ECC_FATAL                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GIC0_BUS_ECC_AGGR_UNCORR_PULSE                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GIC0_BUS_ECC_AGGR_UNCORR_LEVEL                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GIC0_BUS_ECC_AGGR_CORR_PULSE                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GIC0_BUS_ECC_AGGR_CORR_LEVEL                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GIC0_BUS_GIC_PWR0_WAKE_REQUEST_0                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GIC0_BUS_GIC_PWR0_WAKE_REQUEST_1                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GIC0_BUS_GIC_PWR1_WAKE_REQUEST_0                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GIC0_BUS_GIC_PWR1_WAKE_REQUEST_1                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_DEBUGSS0_BUS_CTM_PULSE                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_DEBUGSS0_BUS_CTM_LEVEL                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_DEBUGSS0_BUS_AQCMPINTR_PULSE                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_DEBUGSS0_BUS_AQCMPINTR_LEVEL                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_DEBUGSS0_BUS_DAVDMA_PULSE                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_DEBUGSS0_BUS_DAVDMA_LEVEL                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ADC0_BUS_GEN_LEVEL                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ADC0_BUS_GEN_PULSE                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ADC0_BUS_ECC_CORRECTED_ERR_PULSE                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ADC0_BUS_ECC_CORRECTED_ERR_LEVEL                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ADC0_BUS_ECC_UNCORRECTED_ERR_PULSE                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ADC0_BUS_ECC_UNCORRECTED_ERR_LEVEL                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ADC0_BUS_FIFO0_LEVEL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ADC0_BUS_FIFO0_PULSE                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ADC0_BUS_FIFO1_LEVEL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ADC0_BUS_FIFO1_PULSE                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_USART1_BUS_USART_IRQ                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART1_BUS_USART_DMA_0                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART1_BUS_USART_DMA_1                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART1_BUS_USART_RXTIME_OUT                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART1_BUS_USART_EOF                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART1_BUS_CLKSTOP_WAKEUP                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_EQEP0_BUS_EQEP_INT                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_0                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_1                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_2                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_3                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_4                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_5                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_6                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_7                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_8                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_9                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_10                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_11                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_12                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_13                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_14                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_15                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_16                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_17                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_18                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_19                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_20                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_21                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_22                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_23                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_24                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_25                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_26                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_27                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_28                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_29                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_30                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_31                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_32                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_33                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_34                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_35                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_36                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_37                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_38                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_39                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_40                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_41                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_42                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_43                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_44                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_45                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_46                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_47                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_48                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_49                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_50                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_51                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_52                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_53                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_54                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_55                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_56                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_57                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_58                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_59                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_60                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_61                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_62                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_63                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_64                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_65                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_66                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_67                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_68                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_69                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_70                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_71                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_72                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_73                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_74                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_75                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_76                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_77                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_78                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_79                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_80                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_81                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_82                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_83                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_84                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_85                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_86                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_87                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_88                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_89                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_90                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_91                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_92                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_93                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_94                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_95                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_96                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_97                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_98                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_99                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_100                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_101                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_102                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_103                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_104                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_105                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_106                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_107                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_108                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_109                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_110                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_111                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_112                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_113                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_114                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_115                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_116                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_117                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_118                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_119                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_120                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_121                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_122                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_123                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_124                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_125                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_126                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_127                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_128                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_129                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_130                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_131                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_132                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_133                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_134                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_135                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_136                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_137                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_138                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_139                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_140                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_141                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_142                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_143                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_BANK_0                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_BANK_1                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_BANK_2                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_BANK_3                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_BANK_4                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_BANK_5                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_BANK_6                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_BANK_7                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_BANK_8                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIO0_BUS_GPIO_LVL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_VCPUMNTIRQ0                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_CNTHPIRQ0                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_CNTPNSIRQ0                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_CNTPSIRQ0                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_CNTVIRQ0                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_PMUIRQ0                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_COMMIRQ0                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_CTIIRQ0                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_VCPUMNTIRQ1                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_CNTHPIRQ1                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_CNTPNSIRQ1                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_CNTPSIRQ1                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_CNTVIRQ1                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_PMUIRQ1                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_COMMIRQ1                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_CTIIRQ1                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_EXTERRIRQ                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_INTERRIRQ                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_VCPUMNTIRQ0                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_CNTHPIRQ0                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_CNTPNSIRQ0                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_CNTPSIRQ0                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_CNTVIRQ0                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_PMUIRQ0                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_COMMIRQ0                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_CTIIRQ0                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_VCPUMNTIRQ1                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_CNTHPIRQ1                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_CNTPNSIRQ1                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_CNTPSIRQ1                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_CNTVIRQ1                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_PMUIRQ1                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_COMMIRQ1                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_CTIIRQ1                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_EXTERRIRQ                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_INTERRIRQ                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_0           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_1           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_2           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_3           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_4           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_5           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_6           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_7           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_8           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_9           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_10          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_11          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_12          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_13          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_14          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_15          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_16          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_17          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_18          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_19          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_20          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_21          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_22          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_23          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_24          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_25          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_26          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_27          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_28          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_29          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_30          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_31          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_32          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_33          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_34          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_35          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_36          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_37          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_38          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_39          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_40          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_41          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_42          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_43          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_44          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_45          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_46          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_47          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_48          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_49          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_50          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_51          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_52          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_53          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_54          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_55          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_56          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_57          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_58          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_59          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_60          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_61          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_62          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_PULSE_63          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_0           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_1           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_2           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_3           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_4           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_5           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_6           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_7           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_8           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_9           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_10          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_11          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_12          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_13          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_14          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_15          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_16          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_17          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_18          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_19          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_20          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_21          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_22          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_23          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_24          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_25          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_26          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_27          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_28          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_29          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_30          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_31          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_32          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_33          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_34          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_35          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_36          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_37          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_38          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_39          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_40          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_41          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_42          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_43          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_44          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_45          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_46          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_47          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_48          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_49          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_50          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_51          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_52          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_53          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_54          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_55          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_56          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_57          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_58          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_59          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_60          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_61          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_62          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_SOC_EVENTS_OUT_LEVEL_63          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_0           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_1           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_2           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_3           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_4           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_5           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_6           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_7           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_8           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_9           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_10          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_11          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_12          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_13          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_14          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_15          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_16          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_17          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_18          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_19          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_20          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_21          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_22          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_23          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_24          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_25          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_26          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_27          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_28          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_29          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_30          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_PULSE_31          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_0           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_1           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_2           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_3           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_4           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_5           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_6           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_7           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_8           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_9           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_10          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_11          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_12          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_13          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_14          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_15          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_16          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_17          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_18          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_19          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_20          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_21          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_22          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_23          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_24          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_25          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_26          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_27          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_28          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_29          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_30          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ESM_EVENTS_OUT_LEVEL_31          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_DRU_MST_FW_EXP                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_DRU_SLV_FW_EXP                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_EN_FW_EXP                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_EN_FW_EXP                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM1_DFT_LBIST_DFT_LBIST_BIST_DONE         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_COMPUTE_CLUSTER0_BUS_ARM0_DFT_LBIST_DFT_LBIST_BIST_DONE         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PBIST1_BUS_DFT_PBIST_CPU                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PBIST1_BUS_DFT_PBIST_SAFETY_ERROR                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_EQEP2_BUS_EQEP_INT                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_CBASS0_BUS_LPSC_WKUP_COMMON_EXP                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_CBASS0_BUS_LPSC_WKUP_COMMON_ERR_INTR_0           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_CBASS0_BUS_LPSC_WKUP_COMMON_ERR_INTR_PLS         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C3_BUS_POINTRREQ                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C3_BUS_POINTRPEND                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_I2C3_BUS_PORDMARXREQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C3_BUS_PODMARXPEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_I2C3_BUS_PORDMATXREQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C3_BUS_PODMATXPEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_I2C3_BUS_CLKSTOP_WAKEUP                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART0_BUS_USART_IRQ                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART0_BUS_USART_DMA_0                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART0_BUS_USART_DMA_1                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART0_BUS_USART_RXTIME_OUT                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART0_BUS_USART_EOF                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART0_BUS_CLKSTOP_WAKEUP                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ESM0_BUS_ESM_INT_LOW_LVL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ESM0_BUS_ESM_INT_LOW_PLS                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_ESM0_BUS_ESM_INT_HI_LVL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ESM0_BUS_ESM_INT_HI_PLS                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_ESM0_BUS_ESM_INT_CFG_LVL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ESM0_BUS_ESM_INT_CFG_PLS                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER4_BUS_INTR_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER4_BUS_INTR_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART2_BUS_USART_IRQ                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART2_BUS_USART_DMA_0                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART2_BUS_USART_DMA_1                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART2_BUS_USART_RXTIME_OUT                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART2_BUS_USART_EOF                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_USART2_BUS_CLKSTOP_WAKEUP                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_RX_SOF_INTR_REQ_0                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_RX_SOF_INTR_REQ_1                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_TX_SOF_INTR_REQ_0                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_TX_SOF_INTR_REQ_1                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_0                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_1                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_2                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_3                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_4                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_5                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_6                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_7                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_8                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_9                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_10               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_11               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_12               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_13               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_14               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP0_CMP_INTR_REQ_15               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_0                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_1                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_2                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_3                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_4                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_5                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_6                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_7                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_8                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_9                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_10               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_11               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_12               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_13               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_14               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_IEP1_CMP_INTR_REQ_15               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_REQ_0                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_REQ_1                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_REQ_2                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_REQ_3                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_REQ_4                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_REQ_5                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_REQ_6                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_REQ_7                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_PEND_0                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_PEND_1                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_PEND_2                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_PEND_3                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_PEND_4                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_PEND_5                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_PEND_6                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_HOST_INTR_PEND_7                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_ECC_SEC_ERR_REQ                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_ECC_DED_ERR_REQ                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_ECC_SEC_ERR_PEND                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_ECC_DED_ERR_PEND                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_EDC0_SYNC0_OUT                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_EDC0_SYNC1_OUT                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_EDC1_SYNC0_OUT                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_EDC1_SYNC1_OUT                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_EDIO1_WD_TRIIG                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG2_BUS_PR1_EDIO0_WD_TRIIG                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMER3_BUS_INTR_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER3_BUS_INTR_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ESM0_BUS_ESM_INT_LOW_LVL                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ESM0_BUS_ESM_INT_LOW_PLS                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ESM0_BUS_ESM_INT_HI_LVL                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ESM0_BUS_ESM_INT_HI_PLS                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ESM0_BUS_ESM_INT_CFG_LVL                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ESM0_BUS_ESM_INT_CFG_PLS                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_EHRPWM3_BUS_EPWM_ETINT                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_EHRPWM3_BUS_EPWM_TRIPZINT                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_RX_SOF_INTR_REQ_0                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_RX_SOF_INTR_REQ_1                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_TX_SOF_INTR_REQ_0                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_TX_SOF_INTR_REQ_1                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_0                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_1                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_2                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_3                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_4                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_5                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_6                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_7                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_8                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_9                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_10               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_11               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_12               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_13               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_14               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP0_CMP_INTR_REQ_15               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_0                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_1                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_2                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_3                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_4                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_5                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_6                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_7                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_8                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_9                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_10               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_11               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_12               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_13               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_14               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_IEP1_CMP_INTR_REQ_15               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_REQ_0                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_REQ_1                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_REQ_2                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_REQ_3                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_REQ_4                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_REQ_5                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_REQ_6                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_REQ_7                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_PEND_0                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_PEND_1                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_PEND_2                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_PEND_3                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_PEND_4                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_PEND_5                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_PEND_6                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_HOST_INTR_PEND_7                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_ECC_SEC_ERR_REQ                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_ECC_DED_ERR_REQ                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_ECC_SEC_ERR_PEND                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_ECC_DED_ERR_PEND                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_EDC0_SYNC0_OUT                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_EDC0_SYNC1_OUT                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_EDC1_SYNC0_OUT                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_EDC1_SYNC1_OUT                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_EDIO1_WD_TRIIG                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG0_BUS_PR1_EDIO0_WD_TRIIG                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DCC3_BUS_INTR_ERR_LEVEL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DCC3_BUS_INTR_ERR_PULSE                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DCC3_BUS_INTR_DONE_LEVEL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCASP1_BUS_XMIT_DMA_EVENT_REQ                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCASP1_BUS_XMIT_DMA_EVENT_PEND                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCASP1_BUS_REC_DMA_EVENT_REQ                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCASP1_BUS_REC_DMA_EVENT_PEND                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCASP1_BUS_XMIT_INTR_REQ                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCASP1_BUS_XMIT_INTR_PEND                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCASP1_BUS_REC_INTR_REQ                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCASP1_BUS_REC_INTR_PEND                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_0                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_1                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_2                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_3                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_4                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_5                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_6                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_7                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_8                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_9                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_10                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_11                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_12                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_13                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_14                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_15                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_16                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_17                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_18                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_19                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_20                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_21                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_22                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_23                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_24                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_25                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_26                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_27                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_28                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_29                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_30                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_31                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_32                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_33                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_34                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_35                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_36                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_37                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_38                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_39                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_40                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_41                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_42                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_43                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_44                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_45                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_46                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_47                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_48                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_49                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_50                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_51                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_52                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_53                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_54                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_55                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_56                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_57                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_58                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_59                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_60                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_61                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_62                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_63                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_64                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_65                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_66                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_67                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_68                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_69                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_70                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_71                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_72                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_73                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_74                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_75                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_76                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_77                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_78                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_79                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_80                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_81                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_82                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_83                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_84                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_85                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_86                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_87                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_88                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_89                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_90                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_91                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_92                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_93                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_94                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_95                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_96                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_97                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_98                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_99                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_100                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_101                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_102                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_103                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_104                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_105                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_106                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_107                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_108                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_109                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_110                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_111                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_112                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_113                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_114                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_115                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_116                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_117                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_118                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_119                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_120                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_121                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_122                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_123                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_124                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_125                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_126                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_127                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_128                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_129                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_130                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_131                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_132                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_133                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_134                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_135                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_136                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_137                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_138                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_139                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_140                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_141                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_142                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_143                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_BANK_0                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_BANK_1                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_BANK_2                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_BANK_3                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_BANK_4                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_BANK_5                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_BANK_6                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_BANK_7                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_BANK_8                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO0_BUS_GPIO_LVL                                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_0                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_1                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_2                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_3                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_4                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_5                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_6                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_7                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_8                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_9                                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_10                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_11                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_12                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_13                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_14                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_15                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_16                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_17                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_18                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_19                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_20                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_21                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_22                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_23                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_24                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_25                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_26                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_27                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_28                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_29                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_30                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_31                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_32                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_33                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_34                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_35                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_36                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_37                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_38                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_39                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_40                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_41                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_42                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_43                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_44                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_45                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_46                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_47                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_48                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_49                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_50                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_51                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_52                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_53                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_54                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_55                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_56                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_57                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_58                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_59                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_60                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_61                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_62                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_63                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_64                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_65                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_66                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_67                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_68                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_69                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_70                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_71                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_72                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_73                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_74                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_75                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_76                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_77                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_78                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_79                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_80                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_81                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_82                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_83                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_84                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_85                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_86                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_87                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_88                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_89                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_90                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_91                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_92                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_93                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_94                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_95                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_96                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_97                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_98                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_99                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_100                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_101                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_102                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_103                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_104                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_105                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_106                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_107                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_108                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_109                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_110                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_111                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_112                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_113                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_114                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_115                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_116                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_117                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_118                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_119                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_120                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_121                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_122                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_123                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_124                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_125                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_126                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_127                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_128                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_129                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_130                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_131                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_132                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_133                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_134                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_135                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_136                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_137                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_138                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_139                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_140                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_141                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_142                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_143                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_BANK_0                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_BANK_1                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_BANK_2                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_BANK_3                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_BANK_4                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_BANK_5                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_BANK_6                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_BANK_7                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_BANK_8                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPIO1_BUS_GPIO_LVL                                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ECAP0_BUS_ECAP_INT                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCASP2_BUS_XMIT_DMA_EVENT_REQ                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCASP2_BUS_XMIT_DMA_EVENT_PEND                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCASP2_BUS_REC_DMA_EVENT_REQ                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCASP2_BUS_REC_DMA_EVENT_PEND                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCASP2_BUS_XMIT_INTR_REQ                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCASP2_BUS_XMIT_INTR_PEND                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCASP2_BUS_REC_INTR_REQ                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCASP2_BUS_REC_INTR_PEND                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DCC7_BUS_INTR_ERR_LEVEL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DCC7_BUS_INTR_ERR_PULSE                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DCC7_BUS_INTR_DONE_LEVEL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_ESM0_BUS_ESM_INT_LOW_LVL                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_ESM0_BUS_ESM_INT_LOW_PLS                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_ESM0_BUS_ESM_INT_HI_LVL                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_ESM0_BUS_ESM_INT_HI_PLS                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_ESM0_BUS_ESM_INT_CFG_LVL                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_ESM0_BUS_ESM_INT_CFG_PLS                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_EHRPWM5_BUS_EPWM_ETINT                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_EHRPWM5_BUS_EPWM_TRIPZINT                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_CTRL_MMR0_BUS_ACCESS_ERR                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CTRL_MMR0_BUS_IPC_SET1_IPC_SET_IPCFG              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CTRL_MMR0_BUS_IPC_SET8_IPC_SET_IPCFG              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CTRL_MMR0_BUS_IPC_SET0_IPC_SET_IPCFG              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI0_BUS_DMA_EVENT_0                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI0_BUS_DMA_EVENT_1                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI0_BUS_DMA_EVENT_2                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI0_BUS_DMA_EVENT_3                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI0_BUS_INTR_RTI_0                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI0_BUS_INTR_RTI_1                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI0_BUS_INTR_RTI_2                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI0_BUS_INTR_RTI_3                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI0_BUS_INTR_OVERFLOW_0                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI0_BUS_INTR_OVERFLOW_1                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI0_BUS_INTR_TIMEBASE                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI0_BUS_INTR_WWD                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DCC2_BUS_INTR_ERR_LEVEL                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DCC2_BUS_INTR_ERR_PULSE                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DCC2_BUS_INTR_DONE_LEVEL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_I2C2_BUS_POINTRREQ                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C2_BUS_POINTRPEND                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_I2C2_BUS_PORDMARXREQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C2_BUS_PODMARXPEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_I2C2_BUS_PORDMATXREQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C2_BUS_PODMATXPEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_I2C2_BUS_CLKSTOP_WAKEUP                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCSPI1_BUS_DMA_READ_EVENT_0                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI1_BUS_DMA_READ_EVENT_1                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI1_BUS_DMA_READ_EVENT_2                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI1_BUS_DMA_READ_EVENT_3                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI1_BUS_DMA_WRITE_EVENT_0                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI1_BUS_DMA_WRITE_EVENT_1                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI1_BUS_DMA_WRITE_EVENT_2                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI1_BUS_DMA_WRITE_EVENT_3                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI1_BUS_INTR_SPI                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_PBIST0_BUS_DFT_PBIST_CPU                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_PBIST0_BUS_DFT_PBIST_SAFETY_ERROR                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_ALLINT_0                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PSC0_BUS_PSC_ALLINT_0                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_MAIN_INFRA_CS1_CLKSTOP_REQ      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_A53_1_CS1_CLKSTOP_REQ           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_A53_2_CS1_CLKSTOP_REQ           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_A53_3_CS1_CLKSTOP_REQ           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_A53_CL_0_CS1_CLKSTOP_REQ        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_A53_CL_0_PBIST_CS1_CLKSTOP_REQ  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_A53_CL_1_CS1_CLKSTOP_REQ        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_A53_CL_1_PBIST_CS1_CLKSTOP_REQ  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_CAL_CS1_CLKSTOP_REQ             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_CC_TOP_CS1_CLKSTOP_REQ          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_CC_TOP_PBIST_CS1_CLKSTOP_REQ    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_DSS_CS1_CLKSTOP_REQ             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_ICSSG_0_CS1_CLKSTOP_REQ         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_ICSSG_1_CS1_CLKSTOP_REQ         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_ICSSG_2_CS1_CLKSTOP_REQ         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_MAIN_DEBUG_CS1_CLKSTOP_REQ      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_MAIN_PBIST_CS1_CLKSTOP_REQ      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_MAIN_TEST_CS1_CLKSTOP_REQ       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_PCIE_0_CS1_CLKSTOP_REQ          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_PCIE_1_CS1_CLKSTOP_REQ          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_PER_COMMON_CS1_CLKSTOP_REQ      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_SAUL_CS1_CLKSTOP_REQ            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_SERDES_0_CS1_CLKSTOP_REQ        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_SERDES_1_CS1_CLKSTOP_REQ        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_USB_0_CS1_CLKSTOP_REQ           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_USB_1_CS1_CLKSTOP_REQ           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_GPU_CS1_CLKSTOP_REQ             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_A53_0_CS1_CLKSTOP_REQ           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_NB_CS1_CLKSTOP_REQ              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_GPU_PBIST_CS1_CLKSTOP_REQ       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_EMIF_DATA_CS1_CLKSTOP_REQ       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_EMIF_CFG_CS1_CLKSTOP_REQ        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_CC_RESERVE_CS1_CLKSTOP_REQ      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_PER_RESERVE_CS1_CLKSTOP_REQ     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_MAIN_RESERVE_CS1_CLKSTOP_REQ    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PSC0_BUS_PSC_MOD_MNLP_MMC_CS1_CLKSTOP_REQ             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMER9_BUS_INTR_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER9_BUS_INTR_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMER11_BUS_INTR_REQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER11_BUS_INTR_PEND                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_EQEP1_BUS_EQEP_INT                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CTRL_MMR0_BUS_ACCESS_ERR                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CTRL_MMR0_BUS_IPC_SET8_IPC_SET_IPCFG                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CTRL_MMR0_BUS_IPC_SET9_IPC_SET_IPCFG                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CTRL_MMR0_BUS_IPC_SET10_IPC_SET_IPCFG                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CTRL_MMR0_BUS_IPC_SET11_IPC_SET_IPCFG                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CTRL_MMR0_BUS_IPC_SET20_IPC_SET_IPCFG                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CTRL_MMR0_BUS_IPC_SET21_IPC_SET_IPCFG                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CTRL_MMR0_BUS_IPC_SET22_IPC_SET_IPCFG                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CTRL_MMR0_BUS_IPC_SET23_IPC_SET_IPCFG                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CTRL_MMR0_BUS_IPC_SET24_IPC_SET_IPCFG                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CTRL_MMR0_BUS_IPC_SET25_IPC_SET_IPCFG                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI3_BUS_DMA_EVENT_0                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI3_BUS_DMA_EVENT_1                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI3_BUS_DMA_EVENT_2                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI3_BUS_DMA_EVENT_3                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI3_BUS_INTR_RTI_0                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI3_BUS_INTR_RTI_1                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI3_BUS_INTR_RTI_2                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI3_BUS_INTR_RTI_3                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI3_BUS_INTR_OVERFLOW_0                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI3_BUS_INTR_OVERFLOW_1                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI3_BUS_INTR_TIMEBASE                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI3_BUS_INTR_WWD                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_MCAN_LVL_INT_0                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_MCAN_LVL_INT_1                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_MCAN_PLS_INT_0                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_MCAN_PLS_INT_1                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_ECC_CORR_PLS_INT                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_ECC_CORR_LVL_INT                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_ECC_UNCORR_PLS_INT               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_ECC_UNCORR_LVL_INT               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_EXT_TS_ROLLOVER_LVL_INT          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_EXT_TS_ROLLOVER_PLS_INT          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_0                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_1                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_2                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_3                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_4                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_5                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_6                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_7                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_8                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_9                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_10                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_11                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_12                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_13                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_14                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_15                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_16                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_17                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_18                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_19                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_20                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_21                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_22                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_23                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_24                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_25                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_26                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_27                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_28                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_29                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_30                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_TX_DMA_31                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_FE_0                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_FE_1                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_FE_2                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN0_BUS_MCANSS_DEBUG_DMA_0                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCSPI4_BUS_DMA_READ_EVENT_0                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI4_BUS_DMA_READ_EVENT_1                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI4_BUS_DMA_READ_EVENT_2                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI4_BUS_DMA_READ_EVENT_3                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI4_BUS_DMA_WRITE_EVENT_0                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI4_BUS_DMA_WRITE_EVENT_1                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI4_BUS_DMA_WRITE_EVENT_2                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI4_BUS_DMA_WRITE_EVENT_3                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI4_BUS_INTR_SPI                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMER10_BUS_INTR_REQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER10_BUS_INTR_PEND                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMER0_BUS_INTR_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER0_BUS_INTR_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI1_BUS_DMA_EVENT_0                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI1_BUS_DMA_EVENT_1                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI1_BUS_DMA_EVENT_2                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI1_BUS_DMA_EVENT_3                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI1_BUS_INTR_RTI_0                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI1_BUS_INTR_RTI_1                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI1_BUS_INTR_RTI_2                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI1_BUS_INTR_RTI_3                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI1_BUS_INTR_OVERFLOW_0                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI1_BUS_INTR_OVERFLOW_1                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI1_BUS_INTR_TIMEBASE                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI1_BUS_INTR_WWD                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_I2C0_BUS_POINTRREQ                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_I2C0_BUS_POINTRPEND                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_I2C0_BUS_PORDMARXREQ                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_I2C0_BUS_PODMARXPEND                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_I2C0_BUS_PORDMATXREQ                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_I2C0_BUS_PODMATXPEND                             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_I2C0_BUS_CLKSTOP_WAKEUP                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCSPI3_BUS_DMA_READ_EVENT_0                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI3_BUS_DMA_READ_EVENT_1                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI3_BUS_DMA_READ_EVENT_2                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI3_BUS_DMA_READ_EVENT_3                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI3_BUS_DMA_WRITE_EVENT_0                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI3_BUS_DMA_WRITE_EVENT_1                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI3_BUS_DMA_WRITE_EVENT_2                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI3_BUS_DMA_WRITE_EVENT_3                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCSPI3_BUS_INTR_SPI                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI0_BUS_DMA_EVENT_0                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_RTI0_BUS_DMA_EVENT_1                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_RTI0_BUS_DMA_EVENT_2                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_RTI0_BUS_DMA_EVENT_3                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_RTI0_BUS_INTR_RTI_0                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI0_BUS_INTR_RTI_1                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI0_BUS_INTR_RTI_2                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI0_BUS_INTR_RTI_3                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI0_BUS_INTR_OVERFLOW_0                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI0_BUS_INTR_OVERFLOW_1                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI0_BUS_INTR_TIMEBASE                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_RTI0_BUS_INTR_WWD                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_CTL_ECC_AGGR_CORR_ERR_PLS            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_CTL_ECC_AGGR_CORR_ERR_LVL            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_CTL_ECC_AGGR_UNCORR_ERR_PLS          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_CTL_ECC_AGGR_UNCORR_ERR_LVL          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_VBUS_ECC_AGGR_CORR_ERR_PLS           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_VBUS_ECC_AGGR_CORR_ERR_LVL           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_VBUS_ECC_AGGR_UNCORR_ERR_PLS         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_VBUS_ECC_AGGR_UNCORR_ERR_LVL         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_V2H_OTHER_ERR_PLS                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_V2H_OTHER_ERR_LVL                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_DRAM_ECC_CORR_ERR                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_DRAM_ECC_UNCORR_ERR                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_DFI_ALERT_ERR_FATL                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_DFI_ALERT_ERR_MAX_REACHED            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_DDRSS0_BUS_DDRSS_DFI_ALERT_ERR_0                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCSPI1_BUS_DMA_READ_EVENT_0                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI1_BUS_DMA_READ_EVENT_1                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI1_BUS_DMA_READ_EVENT_2                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI1_BUS_DMA_READ_EVENT_3                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI1_BUS_DMA_WRITE_EVENT_0                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI1_BUS_DMA_WRITE_EVENT_1                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI1_BUS_DMA_WRITE_EVENT_2                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI1_BUS_DMA_WRITE_EVENT_3                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCSPI1_BUS_INTR_SPI                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI2_BUS_DMA_EVENT_0                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI2_BUS_DMA_EVENT_1                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI2_BUS_DMA_EVENT_2                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI2_BUS_DMA_EVENT_3                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_RTI2_BUS_INTR_RTI_0                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI2_BUS_INTR_RTI_1                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI2_BUS_INTR_RTI_2                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI2_BUS_INTR_RTI_3                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI2_BUS_INTR_OVERFLOW_0                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI2_BUS_INTR_OVERFLOW_1                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI2_BUS_INTR_TIMEBASE                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_RTI2_BUS_INTR_WWD                                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C0_BUS_POINTRREQ                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C0_BUS_POINTRPEND                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_I2C0_BUS_PORDMARXREQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C0_BUS_PODMARXPEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_I2C0_BUS_PORDMATXREQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C0_BUS_PODMATXPEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_I2C0_BUS_CLKSTOP_WAKEUP                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_TIMER3_BUS_INTR_REQ                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_TIMER3_BUS_INTR_PEND                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMER1_BUS_INTR_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMER1_BUS_INTR_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_MODSS_DEFAULT_EXP                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_0                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_1                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_2                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_3                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_4                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_5                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_6                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_7                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_8                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_9                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_10                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_11                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_12                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_13                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_14                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_15                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_16                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_17                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_18                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_19                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_20                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_21                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_22                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_23                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_24                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_25                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_26                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_27                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_28                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_29                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_30                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_0_PEND_31                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_0                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_1                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_2                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_3                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_4                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_5                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_6                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_7                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_8                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_9                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_10                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_11                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_12                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_13                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_14                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_15                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_16                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_17                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_18                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_19                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_20                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_21                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_22                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_23                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_24                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_25                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_26                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_27                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_28                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_29                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_30                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_R5_1_PEND_31                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_UDMASS_ECC_DED_PULSE                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_UDMASS_ECC_DED_PEND                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_UDMASS_ECC_SEC_PULSE                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_UDMASS_ECC_SEC_PEND                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_MODSS_ECC_DED_PULSE                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_MODSS_ECC_DED_PEND                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_MODSS_ECC_SEC_PULSE                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_NAVSS0_BUS_MODSS_ECC_SEC_PEND                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_RX_SOF_INTR_REQ_0                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_RX_SOF_INTR_REQ_1                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_TX_SOF_INTR_REQ_0                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_TX_SOF_INTR_REQ_1                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_0                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_1                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_2                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_3                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_4                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_5                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_6                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_7                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_8                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_9                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_10               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_11               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_12               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_13               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_14               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP0_CMP_INTR_REQ_15               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_0                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_1                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_2                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_3                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_4                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_5                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_6                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_7                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_8                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_9                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_10               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_11               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_12               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_13               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_14               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_IEP1_CMP_INTR_REQ_15               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_REQ_0                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_REQ_1                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_REQ_2                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_REQ_3                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_REQ_4                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_REQ_5                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_REQ_6                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_REQ_7                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_PEND_0                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_PEND_1                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_PEND_2                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_PEND_3                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_PEND_4                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_PEND_5                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_PEND_6                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_HOST_INTR_PEND_7                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_ECC_SEC_ERR_REQ                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_ECC_DED_ERR_REQ                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_ECC_SEC_ERR_PEND                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_ECC_DED_ERR_PEND                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_EDC0_SYNC0_OUT                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_EDC0_SYNC1_OUT                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_EDC1_SYNC0_OUT                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_EDC1_SYNC1_OUT                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_EDIO1_WD_TRIIG                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PRU_ICSSG1_BUS_PR1_EDIO0_WD_TRIIG                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_EHRPWM2_BUS_EPWM_ETINT                                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_EHRPWM2_BUS_EPWM_TRIPZINT                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C1_BUS_POINTRREQ                                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C1_BUS_POINTRPEND                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_I2C1_BUS_PORDMARXREQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C1_BUS_PODMARXPEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_I2C1_BUS_PORDMATXREQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_I2C1_BUS_PODMATXPEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_I2C1_BUS_CLKSTOP_WAKEUP                               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OTFA_INTR_ERR_PEND                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OTFA_INTR_ERR_REQ                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_FSS0_BUS_FSAS_ECC_INTR_ERR_PEND                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_FSAS_ECC_INTR_ERR_REQ                    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_FSS0_BUS_ECC_INTR_ERR_PEND                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_ECC_INTR_ERR_REQ                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_FSS0_BUS_HPB_ECC_UNCORR_PULSE                     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_FSS0_BUS_HPB_ECC_UNCORR_LEVEL                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_HPB_ECC_CORR_PULSE                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_FSS0_BUS_HPB_ECC_CORR_LEVEL                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_HPB_INTR                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI0_LVL_INTR                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI0_PLS_INTR                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI0_ECC_CORR_PLS_INTR                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI0_ECC_CORR_LVL_INTR                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI0_ECC_UNCORR_PLS_INTR                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI0_ECC_UNCORR_LVL_INTR                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI0_INDRD_DMA_REQ_0                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI0_INDRD_DMA_REQ_1                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI0_INDWR_DMA_REQ_0                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI0_INDWR_DMA_REQ_1                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI1_LVL_INTR                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI1_PLS_INTR                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI1_ECC_CORR_PLS_INTR                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI1_ECC_CORR_LVL_INTR                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI1_ECC_UNCORR_PLS_INTR                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI1_ECC_UNCORR_LVL_INTR                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI1_INDRD_DMA_REQ_0                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI1_INDRD_DMA_REQ_1                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI1_INDWR_DMA_REQ_0                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_FSS0_BUS_OSPI1_INDWR_DMA_REQ_1                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MX_DFTSS_WRAP_MX_DFTSS_WRAP_MAIN_0_BUS_DFT_SAFETY_MULTI         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MX_DFTSS_WRAP_MX_DFTSS_WRAP_MAIN_0_BUS_DFT_SAFETY_ONE (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MX_DFTSS_WRAP_MX_DFTSS_WRAP_MAIN_0_BUS_DFT_SAFETY_123 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_0                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_1                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_2                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_3                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_4                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_5                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_6                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_7                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_8                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_9                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_10                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_11                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_12                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_13                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_14                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_GPIOMUX_INTRTR0_BUS_OUTP_15                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_0 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_1 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_2 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_3 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_4 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_5 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_6 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_7 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_8 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_9 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_10  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_11  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_12  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_13  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_14  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_15  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_16  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_17  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_18  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_19  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_20  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_21  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_22  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_23  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_24  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_25  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_26  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_27  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_28  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_29  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_30  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN_GPIOMUX_INTROUTER_MAIN_GPIOMUX_INTROUTER_MAIN_0_BUS_OUTP_31  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_0                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_1                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_2                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_3                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_4                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_5                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_6                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_7                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_8                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_9                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_10                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_11                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_12                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_13                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_14                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_15                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_16                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_17                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_18                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_19                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_20                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_21                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_22                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_23                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_24                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_25                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_26                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_27                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_28                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_29                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_30                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_31                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_32                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_33                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_34                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_35                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_36                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_37                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_38                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_39                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_40                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_41                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_42                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_43                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_44                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_45                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_46                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_47                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_48                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_49                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_50                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_51                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_52                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_53                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_54                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_55                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_56                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_57                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_58                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_59                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_60                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_61                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_62                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_LVL_INTRTR0_BUS_OUTL_63                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_0                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_1                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_2                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_3                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_4                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_5                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_6                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_7                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_8                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_9                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_10                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_11                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_12                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_13                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_14                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_15                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_16                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_17                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_18                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_19                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_20                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_21                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_22                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_23                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_24                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_25                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_26                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_27                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_28                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_29                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_30                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_31                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_32                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_33                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_34                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_35                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_36                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_37                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_38                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_39                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_40                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_41                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_42                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_43                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_44                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_45                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_46                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MAIN2MCU_PLS_INTRTR0_BUS_OUTP_47                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_MCAN_LVL_INT_0                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_MCAN_LVL_INT_1                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_MCAN_PLS_INT_0                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_MCAN_PLS_INT_1                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_ECC_CORR_PLS_INT                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_ECC_CORR_LVL_INT                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_ECC_UNCORR_PLS_INT               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_ECC_UNCORR_LVL_INT               (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_EXT_TS_ROLLOVER_LVL_INT          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_EXT_TS_ROLLOVER_PLS_INT          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_0                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_1                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_2                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_3                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_4                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_5                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_6                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_7                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_8                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_9                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_10                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_11                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_12                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_13                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_14                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_15                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_16                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_17                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_18                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_19                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_20                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_21                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_22                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_23                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_24                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_25                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_26                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_27                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_28                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_29                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_30                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_TX_DMA_31                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_FE_0                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_FE_1                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_FE_2                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MCAN1_BUS_MCANSS_DEBUG_DMA_0                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_HSDIV_WRAP_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HIGHJITTER_IPCFG  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_HSDIV_WRAP_ADPLLM_HSDIV_WRAP_MCU_0_BUS_PHASELOCK_N       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_HSDIV_WRAP_ADPLLM_HSDIV_WRAP_MCU_0_BUS_FREQLOCK_N        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_HSDIV_WRAP_ADPLLM_HSDIV_WRAP_MCU_0_BUS_LOSSREF_IPCFG     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_HSDIV_WRAP_ADPLLM_HSDIV_WRAP_MCU_0_BUS_RECAL_IPCFG       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_HSDIV_WRAP_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HIGHJITTER_IPCFG  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_HSDIV_WRAP_ADPLLM_HSDIV_WRAP_MCU_1_BUS_PHASELOCK_N       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_HSDIV_WRAP_ADPLLM_HSDIV_WRAP_MCU_1_BUS_FREQLOCK_N        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_HSDIV_WRAP_ADPLLM_HSDIV_WRAP_MCU_1_BUS_LOSSREF_IPCFG     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_HSDIV_WRAP_ADPLLM_HSDIV_WRAP_MCU_1_BUS_RECAL_IPCFG       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_WRAP_ADPLLLJM_WRAP_MAIN_3_BUS_PHASELOCK_N    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_WRAP_ADPLLLJM_WRAP_MAIN_3_BUS_FREQLOCK_N     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_WRAP_ADPLLLJM_WRAP_MAIN_3_BUS_LOSSREF_IPCFG  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_WRAP_ADPLLLJM_WRAP_MAIN_3_BUS_HIGHJITTER_IPCFG         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_WRAP_ADPLLLJM_WRAP_MAIN_4_BUS_PHASELOCK_N    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_WRAP_ADPLLLJM_WRAP_MAIN_4_BUS_FREQLOCK_N     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_WRAP_ADPLLLJM_WRAP_MAIN_4_BUS_LOSSREF_IPCFG  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_WRAP_ADPLLLJM_WRAP_MAIN_4_BUS_HIGHJITTER_IPCFG         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_WRAP_ADPLLM_WRAP_MAIN_6_BUS_LOSSREF_IPCFG      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_WRAP_ADPLLM_WRAP_MAIN_6_BUS_RECAL_IPCFG        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_WRAP_ADPLLM_WRAP_MAIN_6_BUS_HIGHJITTER_IPCFG   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_WRAP_ADPLLM_WRAP_MAIN_6_BUS_PHASELOCK_N        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_WRAP_ADPLLM_WRAP_MAIN_6_BUS_FREQLOCK_N         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_WRAP_ADPLLM_WRAP_MAIN_7_BUS_LOSSREF_IPCFG      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_WRAP_ADPLLM_WRAP_MAIN_7_BUS_RECAL_IPCFG        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_WRAP_ADPLLM_WRAP_MAIN_7_BUS_HIGHJITTER_IPCFG   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_WRAP_ADPLLM_WRAP_MAIN_7_BUS_PHASELOCK_N        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLM_WRAP_ADPLLM_WRAP_MAIN_7_BUS_FREQLOCK_N         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GPU0_BUS_GPU_IRQ                                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GPU0_BUS_TARGET_ERR                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GPU0_BUS_INIT_ERR                                     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GPU0_BUS_EXP_INTR_PLS                                 (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GPU0_BUS_EXP_INTR_0                                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_HSDIV_WRAP_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_PHASELOCK_N  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_HSDIV_WRAP_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_FREQLOCK_N   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_HSDIV_WRAP_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HIGHJITTER_IPCFG       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_HSDIV_WRAP_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_LOSSREF_IPCFG  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_HSDIV_WRAP_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_PHASELOCK_N  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_HSDIV_WRAP_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_FREQLOCK_N   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_HSDIV_WRAP_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HIGHJITTER_IPCFG       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_HSDIV_WRAP_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_LOSSREF_IPCFG (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_WRAP_ADPLLLJM_WRAP_MAIN_1_BUS_PHASELOCK_N    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_WRAP_ADPLLLJM_WRAP_MAIN_1_BUS_FREQLOCK_N     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_WRAP_ADPLLLJM_WRAP_MAIN_1_BUS_LOSSREF_IPCFG  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ADPLLLJM_WRAP_ADPLLLJM_WRAP_MAIN_1_BUS_HIGHJITTER_IPCFG         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PDMA_DEBUG0_BUS_ECC_DED_PULSE                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PDMA_DEBUG0_BUS_ECC_DED_PEND                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PDMA_DEBUG0_BUS_ECC_SEC_PULSE                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PDMA_DEBUG0_BUS_ECC_SEC_PEND                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PDMA0_BUS_ECC_DED_PULSE                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PDMA0_BUS_ECC_DED_PEND                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PDMA0_BUS_ECC_SEC_PULSE                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PDMA0_BUS_ECC_SEC_PEND                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PDMA1_BUS_ECC_DED_PULSE                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PDMA1_BUS_ECC_DED_PEND                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PDMA1_BUS_ECC_SEC_PULSE                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PDMA1_BUS_ECC_SEC_PEND                                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_PDMA0_BUS_ECC_DED_PULSE                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_PDMA0_BUS_ECC_DED_PEND                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_PDMA0_BUS_ECC_SEC_PULSE                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_PDMA0_BUS_ECC_SEC_PEND                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_PDMA1_BUS_ECC_DED_PULSE                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_PDMA1_BUS_ECC_DED_PEND                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_PDMA1_BUS_ECC_SEC_PULSE                           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_PDMA1_BUS_ECC_SEC_PEND                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MSRAM0_BUS_ECC_UNCORR_PULSE                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MSRAM0_BUS_ECC_UNCORR_LEVEL                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_MSRAM0_BUS_ECC_CORR_PULSE                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_MSRAM0_BUS_ECC_CORR_LEVEL                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_0       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_1       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_2       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_3       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_4       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_5       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_6       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_7       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_8       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_9       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_10      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_11      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_12      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_13      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_14      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_15      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_16      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_17      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_18      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_19      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_20      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_21      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_22      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_23      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_24      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_25      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_26      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_27      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_28      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_29      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_30      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CMP_EVENT_INTROUTER_CMP_EVENT_INTROUTER_MAIN_0_BUS_OUTP_31      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_0                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_1                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_2                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_3                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_4                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_5                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_6                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_7                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_8                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_9                           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_10                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_11                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_12                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_13                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_14                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_15                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_16                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_17                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_18                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_19                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_20                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_21                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_22                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_23                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_24                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_25                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_26                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_27                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_28                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_29                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_30                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_31                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_32                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_33                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_34                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_35                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_36                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_37                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_38                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_TIMESYNC_INTRTR0_BUS_OUTL_39                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CBASS_DEBUG0_BUS_LPSC_MAIN_DEBUG_ERR_INTR_0           (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CBASS_DEBUG0_BUS_LPSC_MAIN_DEBUG_ERR_INTR_PLS         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_CBASS_FW0_BUS_LPSC_MAIN_INFRA_ERR_INTR_0              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_CBASS_FW0_BUS_LPSC_MAIN_INFRA_ERR_INTR_PLS            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_CBASS_DEBUG0_BUS_LPSC_MCU_DEBUG_ERR_INTR_0        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CBASS_DEBUG0_BUS_LPSC_MCU_DEBUG_ERR_INTR_PLS      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_CBASS_FW0_BUS_LPSC_WKUP_COMMON_ERR_INTR_0        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_CBASS_FW0_BUS_LPSC_WKUP_COMMON_ERR_INTR_PLS      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE0_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE0_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE1_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE1_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE2_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE2_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE3_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE3_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE4_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE4_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE5_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE5_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE6_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE6_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE7_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE7_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE8_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE8_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE9_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE9_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE10_PEND                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE10_REQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE11_PEND                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE11_REQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE12_PEND                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE12_REQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE13_PEND                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE13_REQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE14_PEND                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE14_REQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE_CPTS_PEND                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE_ECC0_UNCORR_PULSE                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE_ECC0_UNCORR_LEVEL                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE_ECC0_CORR_PULSE                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE_ECC0_CORR_LEVEL                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE_ECC1_UNCORR_PULSE                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE_ECC1_UNCORR_LEVEL                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE_ECC1_CORR_PULSE                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE_ECC1_CORR_LEVEL                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE_CPTS_HW1_PUSH                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE_CPTS_COMP                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE0_BUS_PCIE_CPTS_GENF0                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE0_BUS_PCIE_CPTS_SYNC                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE0_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE0_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE1_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE1_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE2_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE2_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE3_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE3_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE4_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE4_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE5_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE5_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE6_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE6_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE7_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE7_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE8_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE8_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE9_PEND                                  (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE9_REQ                                   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE10_PEND                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE10_REQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE11_PEND                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE11_REQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE12_PEND                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE12_REQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE13_PEND                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE13_REQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE14_PEND                                 (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE14_REQ                                  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE_CPTS_PEND                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE_ECC0_UNCORR_PULSE                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE_ECC0_UNCORR_LEVEL                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE_ECC0_CORR_PULSE                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE_ECC0_CORR_LEVEL                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE_ECC1_UNCORR_PULSE                      (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE_ECC1_UNCORR_LEVEL                      (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE_ECC1_CORR_PULSE                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE_ECC1_CORR_LEVEL                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE_CPTS_HW1_PUSH                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE_CPTS_COMP                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PCIE1_BUS_PCIE_CPTS_GENF0                             (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PCIE1_BUS_PCIE_CPTS_SYNC                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GTC0_BUS_GTC_PUSH_EVENT                               (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_VTM0_BUS_THERM_LVL_LT_TH0_INTR                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_VTM0_BUS_THERM_LVL_GT_TH1_INTR                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_VTM0_BUS_THERM_LVL_GT_TH2_INTR                   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MMCSD0_BUS_EMMCSDSS_TXMEM_CORR_ERR_PLS                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MMCSD0_BUS_EMMCSDSS_TXMEM_CORR_ERR_LVL                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MMCSD0_BUS_EMMCSDSS_TXMEM_UNCORR_ERR_PLS              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MMCSD0_BUS_EMMCSDSS_TXMEM_UNCORR_ERR_LVL              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MMCSD0_BUS_EMMCSDSS_RXMEM_CORR_ERR_PLS                (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MMCSD0_BUS_EMMCSDSS_RXMEM_CORR_ERR_LVL                (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MMCSD0_BUS_EMMCSDSS_RXMEM_UNCORR_ERR_PLS              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MMCSD0_BUS_EMMCSDSS_RXMEM_UNCORR_ERR_LVL              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MMCSD0_BUS_EMMCSDSS_INTR                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ECC_AGGR0_BUS_UNCORR_PULSE                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ECC_AGGR0_BUS_UNCORR_LEVEL                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ECC_AGGR0_BUS_CORR_PULSE                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ECC_AGGR0_BUS_CORR_LEVEL                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ECC_AGGR3_BUS_UNCORR_PULSE                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_ECC_AGGR3_BUS_UNCORR_LEVEL                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ECC_AGGR3_BUS_CORR_PULSE                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_ECC_AGGR3_BUS_CORR_LEVEL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ECC_AGGR1_BUS_UNCORR_PULSE                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_ECC_AGGR1_BUS_UNCORR_LEVEL                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ECC_AGGR1_BUS_CORR_PULSE                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_ECC_AGGR1_BUS_CORR_LEVEL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ECC_AGGR2_BUS_UNCORR_PULSE                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_ECC_AGGR2_BUS_UNCORR_LEVEL                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ECC_AGGR2_BUS_CORR_PULSE                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_ECC_AGGR2_BUS_CORR_LEVEL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ECC_AGGR1_BUS_UNCORR_PULSE                        (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ECC_AGGR1_BUS_UNCORR_LEVEL                        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_ECC_AGGR1_BUS_CORR_PULSE                          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MCU_ECC_AGGR1_BUS_CORR_LEVEL                          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_ECC_AGGR0_BUS_UNCORR_PULSE                       (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_ECC_AGGR0_BUS_UNCORR_LEVEL                       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_WKUP_ECC_AGGR0_BUS_CORR_PULSE                         (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_WKUP_ECC_AGGR0_BUS_CORR_LEVEL                         (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ECC_AGGR0_BUS_UNCORR_PULSE                            (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_ECC_AGGR0_BUS_UNCORR_LEVEL                            (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_ECC_AGGR0_BUS_CORR_PULSE                              (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_ECC_AGGR0_BUS_CORR_LEVEL                              (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GS80PRG_SOC_WRAP_GS80PRG_SOC_WRAP_WKUP_0_BUS_POK_PGOOD_OUT_N_TO_ESM_0     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GS80PRG_SOC_WRAP_GS80PRG_SOC_WRAP_WKUP_0_BUS_POK_PGOOD_OUT_N_TO_ESM_1     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GS80PRG_SOC_WRAP_GS80PRG_SOC_WRAP_WKUP_0_BUS_POK_PGOOD_OUT_N_TO_ESM_2     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GS80PRG_SOC_WRAP_GS80PRG_SOC_WRAP_WKUP_0_BUS_POK_PGOOD_OUT_N_TO_ESM_3     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GS80PRG_SOC_WRAP_GS80PRG_SOC_WRAP_WKUP_0_BUS_POK_PGOOD_OUT_N_TO_ESM_4     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GS80PRG_SOC_WRAP_GS80PRG_SOC_WRAP_WKUP_0_BUS_POK_PGOOD_OUT_N_TO_ESM_5     (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GS80PRG_MCU_WRAP_GS80PRG_MCU_WRAP_WKUP_0_BUS_POK_PGOOD_OUT_N_TO_ESM_0     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GS80PRG_MCU_WRAP_GS80PRG_MCU_WRAP_WKUP_0_BUS_POK_PGOOD_OUT_N_TO_ESM_1     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GS80PRG_MCU_WRAP_GS80PRG_MCU_WRAP_WKUP_0_BUS_POK_PGOOD_OUT_N_TO_ESM_2     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GS80PRG_MCU_WRAP_GS80PRG_MCU_WRAP_WKUP_0_BUS_POK_PGOOD_OUT_N_TO_ESM_3     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GS80PRG_MCU_WRAP_GS80PRG_MCU_WRAP_WKUP_0_BUS_POK_PGOOD_OUT_N_TO_ESM_4     (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CBASS0_BUS_LPSC_MCU_COMMON_EXP                    (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CBASS0_BUS_LPSC_MCU_COMMON_ERR_INTR_0             (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MCU_CBASS0_BUS_LPSC_MCU_COMMON_ERR_INTR_PLS           (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_MX_WAKEUP_RESET_SYNC_MX_WAKEUP_RESET_SYNC_WKUP_0_BUS_MCU_RESETZ_LATCHED_INTR        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MX_WAKEUP_RESET_SYNC_MX_WAKEUP_RESET_SYNC_WKUP_0_BUS_SOCPRG_PORZ_LATCHED_INTR       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MX_WAKEUP_RESET_SYNC_MX_WAKEUP_RESET_SYNC_WKUP_0_BUS_SOC_PORZ_LATCHED_INTR          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_MX_WAKEUP_RESET_SYNC_MX_WAKEUP_RESET_SYNC_WKUP_0_BUS_SOC_RESETZ_LATCHED_INTR        (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_PINFUNCTION_PRG2_EDC1LATCH0IN_PINFUNCTION_PRG2_EDC1LATCH0IN_BUS_PRG2_EDC1LATCH0IN   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_PRG2_EDC1LATCH1IN_PINFUNCTION_PRG2_EDC1LATCH1IN_BUS_PRG2_EDC1LATCH1IN   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_PRG1_EDC0LATCH0IN_PINFUNCTION_PRG1_EDC0LATCH0IN_BUS_PRG1_EDC0LATCH0IN   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_PRG1_EDC1LATCH0IN_PINFUNCTION_PRG1_EDC1LATCH0IN_BUS_PRG1_EDC1LATCH0IN   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_PRG1_EDC1LATCH1IN_PINFUNCTION_PRG1_EDC1LATCH1IN_BUS_PRG1_EDC1LATCH1IN   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_PRG1_EDC0LATCH1IN_PINFUNCTION_PRG1_EDC0LATCH1IN_BUS_PRG1_EDC0LATCH1IN   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_PRG2_EDC0LATCH0IN_PINFUNCTION_PRG2_EDC0LATCH0IN_BUS_PRG2_EDC0LATCH0IN   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_PRG2_EDC0LATCH1IN_PINFUNCTION_PRG2_EDC0LATCH1IN_BUS_PRG2_EDC0LATCH1IN   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_CPTS_HW1TSPUSH_PINFUNCTION_CPTS_HW1TSPUSH_BUS_CPTS_HW1TSPUSH  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_CPTS_HW2TSPUSH_PINFUNCTION_CPTS_HW2TSPUSH_BUS_CPTS_HW2TSPUSH  (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_PRG0_EDC0LATCH0IN_PINFUNCTION_PRG0_EDC0LATCH0IN_BUS_PRG0_EDC0LATCH0IN   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_PRG0_EDC1LATCH0IN_PINFUNCTION_PRG0_EDC1LATCH0IN_BUS_PRG0_EDC1LATCH0IN   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_PRG0_EDC1LATCH1IN_PINFUNCTION_PRG0_EDC1LATCH1IN_BUS_PRG0_EDC1LATCH1IN   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_PRG0_EDC0LATCH1IN_PINFUNCTION_PRG0_EDC0LATCH1IN_BUS_PRG0_EDC0LATCH1IN   (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_MCU_CPTS_HW1TSPUSH_PINFUNCTION_MCU_CPTS_HW1TSPUSH_BUS_MCU_CPTS_HW1TSPUSH          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_PINFUNCTION_MCU_CPTS_HW2TSPUSH_PINFUNCTION_MCU_CPTS_HW2TSPUSH_BUS_MCU_CPTS_HW2TSPUSH          (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GLUELOGIC_NMI_INVERTER_GLUELOGIC_NMI_INVERTER_BUS_NMI_Z_INVERTED          (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GLUELOGIC_ESM_MAIN_ERR_INVERT_GLUELOGIC_ESM_MAIN_ERR_INVERT_BUS_ERR_I_N   (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GLUELOGIC_HFOSC0_CLKLOSS_GLUELOGIC_HFOSC0_CLKLOSS_BUS_REF_CLK_LOSS_DETECT_OUT       (CSL_INTR_POL_LEVEL)
#define CSL_INTR_POL_GLUELOGIC_SOCA_INT_GLUE_GLUELOGIC_SOCA_INT_GLUE_BUS_SOCA_INT    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GLUELOGIC_SOCB_INT_GLUE_GLUELOGIC_SOCB_INT_GLUE_BUS_SOCB_INT    (CSL_INTR_POL_PULSE)
#define CSL_INTR_POL_GLUELOGIC_MCU_PULSAR_LBIST_GLUELOGIC_MCU_PULSAR_LBIST_BUS_DFT_LBIST_BIST_DONE       (CSL_INTR_POL_LEVEL)

#ifdef __cplusplus
}
#endif
#endif /* CSLR__INTERRUPT_POLARITY_H_*/
