-- SYSTEM ET device
-- date 2019-02-21T08:33:02
-- ====================================================================================================

prefix IC
appearance pcb
value 7400
[VARIANTS BEGIN]
	[VARIANT BEGIN]
		name D
		package_model $HOME/git/BEL/ET_component_library/packages/S_SO14.pac
		[TERMINAL_PORT_MAP BEGIN]
			terminal  1 unit A port I1
			terminal  2 unit A port I2
			terminal  3 unit A port O
			terminal  4 unit B port I1
			terminal  5 unit B port I2
			terminal  6 unit B port O
			terminal  7 unit P port GND
			terminal  8 unit C port O
			terminal  9 unit C port I2
			terminal 10 unit C port I1
			terminal 11 unit D port O
			terminal 12 unit D port I2
			terminal 13 unit D port I1
			terminal 14 unit P port VCC
		[TERMINAL_PORT_MAP END]
	[VARIANT END]
[VARIANTS END]

[UNITS_EXTERNAL BEGIN]
	[UNIT BEGIN]
		name A
		position x 0.00 y 0.00
		swap_level 0
		add_level next
		symbol_model $HOME/git/BEL/ET_component_library/symbols/logic/NAND.sym
	[UNIT END]

	[UNIT BEGIN]
		name B
		position x 100.00 y 0.00
		swap_level 0
		add_level next
		symbol_model $HOME/git/BEL/ET_component_library/symbols/logic/NAND.sym
	[UNIT END]

	[UNIT BEGIN]
		name C
		position x 0.00 y 100.00
		swap_level 0
		add_level next
		symbol_model $HOME/git/BEL/ET_component_library/symbols/logic/NAND.sym
	[UNIT END]

	[UNIT BEGIN]
		name D
		position x 100.00 y 100.00
		swap_level 0
		add_level next
		symbol_model $HOME/git/BEL/ET_component_library/symbols/logic/NAND.sym
	[UNIT END]
	
	[UNIT BEGIN]
		name P
		position x 200.00 y 100.00
		swap_level 0
		add_level request
		symbol_model $HOME/git/BEL/ET_component_library/symbols/logic/pwr.sym
	[UNIT END]
	
[UNITS_EXTERNAL END]


-- ====================================================================================================
-- device model file end

