{
	"author": "M. Shahdad",
	"booktitle": "DAC",
	"dblpkey": "conf/dac/Shahdad87",
	"doi": "10.1145/37888.37958",
	"ee": "http://doi.acm.org/10.1145/37888.37958",
	"pages": "472-478",
	"publisher": "IEEE Computer Society Press / ACM",
	"tag": ["interface"],
	"title": "An Interface between VHDL and EDIF",
	"type": "inproceedings",
	"year": 1987
}