<stg><name>Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6</name>


<trans_list>

<trans id="749" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %phi_ln114 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln114"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %g_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="g_0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 10, void @empty_10, void @empty, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:6 %phi_mul186_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %phi_mul186

]]></Node>
<StgValue><ssdm name="phi_mul186_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %conv1_weight_load_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_24

]]></Node>
<StgValue><ssdm name="conv1_weight_load_24_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %conv1_weight_load_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_23

]]></Node>
<StgValue><ssdm name="conv1_weight_load_23_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %conv1_weight_load_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_22

]]></Node>
<StgValue><ssdm name="conv1_weight_load_22_read"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %conv1_weight_load_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_21

]]></Node>
<StgValue><ssdm name="conv1_weight_load_21_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %conv1_weight_load_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_20

]]></Node>
<StgValue><ssdm name="conv1_weight_load_20_read"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %conv1_weight_load_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_19

]]></Node>
<StgValue><ssdm name="conv1_weight_load_19_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %conv1_weight_load_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_18

]]></Node>
<StgValue><ssdm name="conv1_weight_load_18_read"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %conv1_weight_load_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_17

]]></Node>
<StgValue><ssdm name="conv1_weight_load_17_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %conv1_weight_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_16

]]></Node>
<StgValue><ssdm name="conv1_weight_load_16_read"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %conv1_weight_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_15

]]></Node>
<StgValue><ssdm name="conv1_weight_load_15_read"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %conv1_weight_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_14

]]></Node>
<StgValue><ssdm name="conv1_weight_load_14_read"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %conv1_weight_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_13

]]></Node>
<StgValue><ssdm name="conv1_weight_load_13_read"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %conv1_weight_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_12

]]></Node>
<StgValue><ssdm name="conv1_weight_load_12_read"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %conv1_weight_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_11

]]></Node>
<StgValue><ssdm name="conv1_weight_load_11_read"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %conv1_weight_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_10

]]></Node>
<StgValue><ssdm name="conv1_weight_load_10_read"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %conv1_weight_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_9

]]></Node>
<StgValue><ssdm name="conv1_weight_load_9_read"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %conv1_weight_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_8

]]></Node>
<StgValue><ssdm name="conv1_weight_load_8_read"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %conv1_weight_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_7

]]></Node>
<StgValue><ssdm name="conv1_weight_load_7_read"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %conv1_weight_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_6

]]></Node>
<StgValue><ssdm name="conv1_weight_load_6_read"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %conv1_weight_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_5

]]></Node>
<StgValue><ssdm name="conv1_weight_load_5_read"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %conv1_weight_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_4

]]></Node>
<StgValue><ssdm name="conv1_weight_load_4_read"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %conv1_weight_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_3

]]></Node>
<StgValue><ssdm name="conv1_weight_load_3_read"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %conv1_weight_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_2

]]></Node>
<StgValue><ssdm name="conv1_weight_load_2_read"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %conv1_weight_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load_1

]]></Node>
<StgValue><ssdm name="conv1_weight_load_1_read"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %conv1_weight_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weight_load

]]></Node>
<StgValue><ssdm name="conv1_weight_load_read"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %in_data_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_data

]]></Node>
<StgValue><ssdm name="in_data_read"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i10 0, i10 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i5 0, i5 %g_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i5 0, i5 %phi_ln114

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i32 4294967295, i32 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:38 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %g_0_load = load i5 %g_0

]]></Node>
<StgValue><ssdm name="g_0_load"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1 %indvar_flatten7_load = load i10 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten7_load"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8 %icmp_ln111 = icmp_eq  i10 %indvar_flatten7_load, i10 784

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9 %add_ln111_1 = add i10 %indvar_flatten7_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln111_1"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln111 = br i1 %icmp_ln111, void %._crit_edge21.0, void %._crit_edge32.exitStub

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
._crit_edge21.0:0 %phi_ln114_load = load i5 %phi_ln114

]]></Node>
<StgValue><ssdm name="phi_ln114_load"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge21.0:1 %add_ln111 = add i5 %g_0_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge21.0:4 %icmp_ln112 = icmp_eq  i5 %phi_ln114_load, i5 28

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge21.0:5 %phi_ln114_mid2 = select i1 %icmp_ln112, i5 0, i5 %phi_ln114_load

]]></Node>
<StgValue><ssdm name="phi_ln114_mid2"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge21.0:15 %select_ln111 = select i1 %icmp_ln112, i5 %add_ln111, i5 %g_0_load

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="5" op_3_bw="2">
<![CDATA[
._crit_edge21.0:17 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i5.i2, i5 %select_ln111, i5 %phi_ln114_mid2, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge21.0:18 %p_cast18 = zext i12 %tmp

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:19 %empty_95 = add i32 %p_cast18, i32 %in_data_read

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge21.0:20 %trunc_ln4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_95, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge21.0:179 %add_ln112 = add i5 %phi_ln114_mid2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge21.0:180 %store_ln111 = store i10 %add_ln111_1, i10 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge21.0:181 %store_ln111 = store i5 %select_ln111, i5 %g_0

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge21.0:182 %store_ln112 = store i5 %add_ln112, i5 %phi_ln114

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge21.0:21 %sext_ln116 = sext i30 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:22 %data_addr = getelementptr i32 %data, i32 %sext_ln116

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge21.0:23 %empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="209" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge21.0:23 %empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="210" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge21.0:23 %empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="211" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge21.0:23 %empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:2 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %g_0_load, i5 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="10">
<![CDATA[
:3 %p_shl_0_cast = zext i10 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_0_cast"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:4 %p_shl6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %g_0_load, i2 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="7">
<![CDATA[
:5 %p_shl6_0_cast = zext i7 %p_shl6

]]></Node>
<StgValue><ssdm name="p_shl6_0_cast"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6 %mul46_0 = sub i11 %p_shl_0_cast, i11 %p_shl6_0_cast

]]></Node>
<StgValue><ssdm name="mul46_0"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge21.0:6 %p_shl_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln111, i5 0

]]></Node>
<StgValue><ssdm name="p_shl_0_mid1"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge21.0:7 %p_shl_0_cast_mid1 = zext i10 %p_shl_0_mid1

]]></Node>
<StgValue><ssdm name="p_shl_0_cast_mid1"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
._crit_edge21.0:8 %p_shl6_0_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln111, i2 0

]]></Node>
<StgValue><ssdm name="p_shl6_0_mid1"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="7">
<![CDATA[
._crit_edge21.0:9 %p_shl6_0_cast_mid1 = zext i7 %p_shl6_0_mid1

]]></Node>
<StgValue><ssdm name="p_shl6_0_cast_mid1"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge21.0:10 %mul46_0_mid1 = sub i11 %p_shl_0_cast_mid1, i11 %p_shl6_0_cast_mid1

]]></Node>
<StgValue><ssdm name="mul46_0_mid1"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge21.0:11 %mul46_0_cast_mid2_v = select i1 %icmp_ln112, i11 %mul46_0_mid1, i11 %mul46_0

]]></Node>
<StgValue><ssdm name="mul46_0_cast_mid2_v"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="11">
<![CDATA[
._crit_edge21.0:12 %mul46_0_cast_mid2 = sext i11 %mul46_0_cast_mid2_v

]]></Node>
<StgValue><ssdm name="mul46_0_cast_mid2"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge21.0:13 %tmp1_0_0_mid2 = select i1 %icmp_ln112, i10 %p_shl_0_mid1, i10 %p_shl

]]></Node>
<StgValue><ssdm name="tmp1_0_0_mid2"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge21.0:23 %empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
._crit_edge21.0:44 %tmp1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %phi_ln114_mid2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="6">
<![CDATA[
._crit_edge21.0:45 %tmp1_cast = zext i6 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge21.0:46 %empty_97 = add i10 %tmp1_cast, i10 %tmp1_0_0_mid2

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
._crit_edge21.0:47 %tmp_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_97, i2 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge21.0:48 %p_cast19 = zext i12 %tmp_12

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:49 %empty_98 = add i32 %p_cast19, i32 %in_data_read

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge21.0:50 %trunc_ln116_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_98, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln116_1"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="5">
<![CDATA[
._crit_edge21.0:164 %zext_ln114 = zext i5 %phi_ln114_mid2

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge21.0:165 %add_ln114 = add i12 %phi_mul186_read, i12 %zext_ln114

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge21.0:166 %zext_ln114_1 = zext i12 %add_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge21.0:167 %add_ln114_1 = add i13 %zext_ln114_1, i13 %mul46_0_cast_mid2

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="238" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge21.0:23 %empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge21.0:51 %sext_ln116_1 = sext i30 %trunc_ln116_1

]]></Node>
<StgValue><ssdm name="sext_ln116_1"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:52 %data_addr_1 = getelementptr i32 %data, i32 %sext_ln116_1

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:53 %empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="242" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge21.0:23 %empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:53 %empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="244" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:24 %data_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr

]]></Node>
<StgValue><ssdm name="data_addr_read"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:53 %empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:25 %bitcast_ln127 = bitcast i32 %data_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln127"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:26 %mul = fmul i32 %bitcast_ln127, i32 %conv1_weight_load_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:28 %data_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr

]]></Node>
<StgValue><ssdm name="data_addr_read_1"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:53 %empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="250" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:26 %mul = fmul i32 %bitcast_ln127, i32 %conv1_weight_load_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:29 %bitcast_ln127_1 = bitcast i32 %data_addr_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln127_1"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:30 %mul_0_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv1_weight_load_1_read

]]></Node>
<StgValue><ssdm name="mul_0_0_1"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:32 %data_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr

]]></Node>
<StgValue><ssdm name="data_addr_read_2"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:53 %empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
._crit_edge21.0:74 %tmp2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 2, i5 %phi_ln114_mid2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="7">
<![CDATA[
._crit_edge21.0:75 %tmp2_cast = zext i7 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge21.0:76 %empty_100 = add i10 %tmp2_cast, i10 %tmp1_0_0_mid2

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
._crit_edge21.0:77 %tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_100, i2 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge21.0:78 %p_cast20 = zext i12 %tmp_14

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:79 %empty_101 = add i32 %p_cast20, i32 %in_data_read

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge21.0:80 %trunc_ln116_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_101, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln116_2"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge21.0:104 %tmp3_cast_cast_cast = sext i6 %tmp1

]]></Node>
<StgValue><ssdm name="tmp3_cast_cast_cast"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="7">
<![CDATA[
._crit_edge21.0:105 %tmp3_cast_cast_cast_cast = zext i7 %tmp3_cast_cast_cast

]]></Node>
<StgValue><ssdm name="tmp3_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge21.0:106 %empty_103 = add i10 %tmp3_cast_cast_cast_cast, i10 %tmp1_0_0_mid2

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
._crit_edge21.0:134 %tmp3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 4, i5 %phi_ln114_mid2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge21.0:135 %tmp4_cast = zext i8 %tmp3

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge21.0:136 %empty_106 = add i10 %tmp4_cast, i10 %tmp1_0_0_mid2

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="268" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:26 %mul = fmul i32 %bitcast_ln127, i32 %conv1_weight_load_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:30 %mul_0_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv1_weight_load_1_read

]]></Node>
<StgValue><ssdm name="mul_0_0_1"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:33 %bitcast_ln127_2 = bitcast i32 %data_addr_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln127_2"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:34 %mul_0_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv1_weight_load_2_read

]]></Node>
<StgValue><ssdm name="mul_0_0_2"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:36 %data_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr

]]></Node>
<StgValue><ssdm name="data_addr_read_3"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:53 %empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge21.0:81 %sext_ln116_2 = sext i30 %trunc_ln116_2

]]></Node>
<StgValue><ssdm name="sext_ln116_2"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:82 %data_addr_2 = getelementptr i32 %data, i32 %sext_ln116_2

]]></Node>
<StgValue><ssdm name="data_addr_2"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:83 %empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="277" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:26 %mul = fmul i32 %bitcast_ln127, i32 %conv1_weight_load_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:30 %mul_0_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv1_weight_load_1_read

]]></Node>
<StgValue><ssdm name="mul_0_0_1"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:34 %mul_0_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv1_weight_load_2_read

]]></Node>
<StgValue><ssdm name="mul_0_0_2"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:37 %bitcast_ln127_3 = bitcast i32 %data_addr_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln127_3"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:38 %mul_0_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv1_weight_load_3_read

]]></Node>
<StgValue><ssdm name="mul_0_0_3"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:40 %data_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr

]]></Node>
<StgValue><ssdm name="data_addr_read_4"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:53 %empty_99 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:83 %empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="285" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:27 %accum_3 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="accum_3"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:30 %mul_0_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv1_weight_load_1_read

]]></Node>
<StgValue><ssdm name="mul_0_0_1"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:34 %mul_0_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv1_weight_load_2_read

]]></Node>
<StgValue><ssdm name="mul_0_0_2"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:38 %mul_0_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv1_weight_load_3_read

]]></Node>
<StgValue><ssdm name="mul_0_0_3"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:41 %bitcast_ln127_4 = bitcast i32 %data_addr_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln127_4"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:42 %mul_0_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv1_weight_load_4_read

]]></Node>
<StgValue><ssdm name="mul_0_0_4"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge21.0:54 %data_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_addr_1_read"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:83 %empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="293" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:27 %accum_3 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="accum_3"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:34 %mul_0_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv1_weight_load_2_read

]]></Node>
<StgValue><ssdm name="mul_0_0_2"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:38 %mul_0_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv1_weight_load_3_read

]]></Node>
<StgValue><ssdm name="mul_0_0_3"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:42 %mul_0_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv1_weight_load_4_read

]]></Node>
<StgValue><ssdm name="mul_0_0_4"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:55 %bitcast_ln127_5 = bitcast i32 %data_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln127_5"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:56 %mul_0_1 = fmul i32 %bitcast_ln127_5, i32 %conv1_weight_load_5_read

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:58 %data_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_addr_1_read_1"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:83 %empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="301" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:27 %accum_3 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="accum_3"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:38 %mul_0_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv1_weight_load_3_read

]]></Node>
<StgValue><ssdm name="mul_0_0_3"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:42 %mul_0_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv1_weight_load_4_read

]]></Node>
<StgValue><ssdm name="mul_0_0_4"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:56 %mul_0_1 = fmul i32 %bitcast_ln127_5, i32 %conv1_weight_load_5_read

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:59 %bitcast_ln127_6 = bitcast i32 %data_addr_1_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln127_6"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:60 %mul_0_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv1_weight_load_6_read

]]></Node>
<StgValue><ssdm name="mul_0_1_1"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:62 %data_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_addr_1_read_2"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:83 %empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
._crit_edge21.0:107 %tmp_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_103, i2 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge21.0:108 %p_cast21 = zext i12 %tmp_15

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:109 %empty_104 = add i32 %p_cast21, i32 %in_data_read

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge21.0:110 %trunc_ln116_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_104, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln116_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="313" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:27 %accum_3 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="accum_3"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:42 %mul_0_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv1_weight_load_4_read

]]></Node>
<StgValue><ssdm name="mul_0_0_4"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:56 %mul_0_1 = fmul i32 %bitcast_ln127_5, i32 %conv1_weight_load_5_read

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:60 %mul_0_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv1_weight_load_6_read

]]></Node>
<StgValue><ssdm name="mul_0_1_1"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:63 %bitcast_ln127_7 = bitcast i32 %data_addr_1_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln127_7"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:64 %mul_0_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv1_weight_load_7_read

]]></Node>
<StgValue><ssdm name="mul_0_1_2"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:66 %data_addr_1_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_addr_1_read_3"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:83 %empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge21.0:111 %sext_ln116_3 = sext i30 %trunc_ln116_3

]]></Node>
<StgValue><ssdm name="sext_ln116_3"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:112 %data_addr_3 = getelementptr i32 %data, i32 %sext_ln116_3

]]></Node>
<StgValue><ssdm name="data_addr_3"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:113 %empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="324" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:27 %accum_3 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="accum_3"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:56 %mul_0_1 = fmul i32 %bitcast_ln127_5, i32 %conv1_weight_load_5_read

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:60 %mul_0_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv1_weight_load_6_read

]]></Node>
<StgValue><ssdm name="mul_0_1_1"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:64 %mul_0_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv1_weight_load_7_read

]]></Node>
<StgValue><ssdm name="mul_0_1_2"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:67 %bitcast_ln127_8 = bitcast i32 %data_addr_1_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln127_8"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:68 %mul_0_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv1_weight_load_8_read

]]></Node>
<StgValue><ssdm name="mul_0_1_3"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:70 %data_addr_1_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_addr_1_read_4"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:83 %empty_102 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_2, i32 5

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:113 %empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="333" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:31 %accum_3_0_0_1 = fadd i32 %accum_3, i32 %mul_0_0_1

]]></Node>
<StgValue><ssdm name="accum_3_0_0_1"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:60 %mul_0_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv1_weight_load_6_read

]]></Node>
<StgValue><ssdm name="mul_0_1_1"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:64 %mul_0_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv1_weight_load_7_read

]]></Node>
<StgValue><ssdm name="mul_0_1_2"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:68 %mul_0_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv1_weight_load_8_read

]]></Node>
<StgValue><ssdm name="mul_0_1_3"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:71 %bitcast_ln127_9 = bitcast i32 %data_addr_1_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln127_9"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:72 %mul_0_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv1_weight_load_9_read

]]></Node>
<StgValue><ssdm name="mul_0_1_4"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge21.0:84 %data_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_addr_2_read"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:113 %empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="341" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:31 %accum_3_0_0_1 = fadd i32 %accum_3, i32 %mul_0_0_1

]]></Node>
<StgValue><ssdm name="accum_3_0_0_1"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:64 %mul_0_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv1_weight_load_7_read

]]></Node>
<StgValue><ssdm name="mul_0_1_2"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:68 %mul_0_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv1_weight_load_8_read

]]></Node>
<StgValue><ssdm name="mul_0_1_3"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:72 %mul_0_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv1_weight_load_9_read

]]></Node>
<StgValue><ssdm name="mul_0_1_4"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:85 %bitcast_ln127_10 = bitcast i32 %data_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln127_10"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:86 %mul_0_2 = fmul i32 %bitcast_ln127_10, i32 %conv1_weight_load_10_read

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:88 %data_addr_2_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_addr_2_read_1"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:113 %empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="349" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:31 %accum_3_0_0_1 = fadd i32 %accum_3, i32 %mul_0_0_1

]]></Node>
<StgValue><ssdm name="accum_3_0_0_1"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:68 %mul_0_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv1_weight_load_8_read

]]></Node>
<StgValue><ssdm name="mul_0_1_3"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:72 %mul_0_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv1_weight_load_9_read

]]></Node>
<StgValue><ssdm name="mul_0_1_4"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:86 %mul_0_2 = fmul i32 %bitcast_ln127_10, i32 %conv1_weight_load_10_read

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:89 %bitcast_ln127_11 = bitcast i32 %data_addr_2_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln127_11"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:90 %mul_0_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv1_weight_load_11_read

]]></Node>
<StgValue><ssdm name="mul_0_2_1"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:92 %data_addr_2_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_addr_2_read_2"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:113 %empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
._crit_edge21.0:137 %tmp_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_106, i2 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge21.0:138 %p_cast22 = zext i12 %tmp_17

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:139 %empty_107 = add i32 %p_cast22, i32 %in_data_read

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge21.0:140 %trunc_ln116_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_107, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln116_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="361" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:31 %accum_3_0_0_1 = fadd i32 %accum_3, i32 %mul_0_0_1

]]></Node>
<StgValue><ssdm name="accum_3_0_0_1"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:72 %mul_0_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv1_weight_load_9_read

]]></Node>
<StgValue><ssdm name="mul_0_1_4"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:86 %mul_0_2 = fmul i32 %bitcast_ln127_10, i32 %conv1_weight_load_10_read

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:90 %mul_0_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv1_weight_load_11_read

]]></Node>
<StgValue><ssdm name="mul_0_2_1"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:93 %bitcast_ln127_12 = bitcast i32 %data_addr_2_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln127_12"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:94 %mul_0_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv1_weight_load_12_read

]]></Node>
<StgValue><ssdm name="mul_0_2_2"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:96 %data_addr_2_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_addr_2_read_3"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:113 %empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge21.0:141 %sext_ln116_4 = sext i30 %trunc_ln116_4

]]></Node>
<StgValue><ssdm name="sext_ln116_4"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:142 %data_addr_4 = getelementptr i32 %data, i32 %sext_ln116_4

]]></Node>
<StgValue><ssdm name="data_addr_4"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:143 %empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="372" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:31 %accum_3_0_0_1 = fadd i32 %accum_3, i32 %mul_0_0_1

]]></Node>
<StgValue><ssdm name="accum_3_0_0_1"/></StgValue>
</operation>

<operation id="373" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:86 %mul_0_2 = fmul i32 %bitcast_ln127_10, i32 %conv1_weight_load_10_read

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="374" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:90 %mul_0_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv1_weight_load_11_read

]]></Node>
<StgValue><ssdm name="mul_0_2_1"/></StgValue>
</operation>

<operation id="375" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:94 %mul_0_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv1_weight_load_12_read

]]></Node>
<StgValue><ssdm name="mul_0_2_2"/></StgValue>
</operation>

<operation id="376" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:97 %bitcast_ln127_13 = bitcast i32 %data_addr_2_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln127_13"/></StgValue>
</operation>

<operation id="377" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:98 %mul_0_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv1_weight_load_13_read

]]></Node>
<StgValue><ssdm name="mul_0_2_3"/></StgValue>
</operation>

<operation id="378" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:100 %data_addr_2_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_addr_2_read_4"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:113 %empty_105 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_3, i32 5

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:143 %empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="381" st_id="24" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:35 %accum_3_0_0_2 = fadd i32 %accum_3_0_0_1, i32 %mul_0_0_2

]]></Node>
<StgValue><ssdm name="accum_3_0_0_2"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:90 %mul_0_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv1_weight_load_11_read

]]></Node>
<StgValue><ssdm name="mul_0_2_1"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:94 %mul_0_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv1_weight_load_12_read

]]></Node>
<StgValue><ssdm name="mul_0_2_2"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:98 %mul_0_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv1_weight_load_13_read

]]></Node>
<StgValue><ssdm name="mul_0_2_3"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:101 %bitcast_ln127_14 = bitcast i32 %data_addr_2_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln127_14"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:102 %mul_0_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv1_weight_load_14_read

]]></Node>
<StgValue><ssdm name="mul_0_2_4"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge21.0:114 %data_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_3

]]></Node>
<StgValue><ssdm name="data_addr_3_read"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:143 %empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="389" st_id="25" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:35 %accum_3_0_0_2 = fadd i32 %accum_3_0_0_1, i32 %mul_0_0_2

]]></Node>
<StgValue><ssdm name="accum_3_0_0_2"/></StgValue>
</operation>

<operation id="390" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:94 %mul_0_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv1_weight_load_12_read

]]></Node>
<StgValue><ssdm name="mul_0_2_2"/></StgValue>
</operation>

<operation id="391" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:98 %mul_0_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv1_weight_load_13_read

]]></Node>
<StgValue><ssdm name="mul_0_2_3"/></StgValue>
</operation>

<operation id="392" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:102 %mul_0_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv1_weight_load_14_read

]]></Node>
<StgValue><ssdm name="mul_0_2_4"/></StgValue>
</operation>

<operation id="393" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:115 %bitcast_ln127_15 = bitcast i32 %data_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln127_15"/></StgValue>
</operation>

<operation id="394" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:116 %mul_0_3 = fmul i32 %bitcast_ln127_15, i32 %conv1_weight_load_15_read

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="395" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:118 %data_addr_3_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_3

]]></Node>
<StgValue><ssdm name="data_addr_3_read_1"/></StgValue>
</operation>

<operation id="396" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:143 %empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="397" st_id="26" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:35 %accum_3_0_0_2 = fadd i32 %accum_3_0_0_1, i32 %mul_0_0_2

]]></Node>
<StgValue><ssdm name="accum_3_0_0_2"/></StgValue>
</operation>

<operation id="398" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:98 %mul_0_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv1_weight_load_13_read

]]></Node>
<StgValue><ssdm name="mul_0_2_3"/></StgValue>
</operation>

<operation id="399" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:102 %mul_0_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv1_weight_load_14_read

]]></Node>
<StgValue><ssdm name="mul_0_2_4"/></StgValue>
</operation>

<operation id="400" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:116 %mul_0_3 = fmul i32 %bitcast_ln127_15, i32 %conv1_weight_load_15_read

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="401" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:119 %bitcast_ln127_16 = bitcast i32 %data_addr_3_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln127_16"/></StgValue>
</operation>

<operation id="402" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:120 %mul_0_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv1_weight_load_16_read

]]></Node>
<StgValue><ssdm name="mul_0_3_1"/></StgValue>
</operation>

<operation id="403" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:122 %data_addr_3_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_3

]]></Node>
<StgValue><ssdm name="data_addr_3_read_2"/></StgValue>
</operation>

<operation id="404" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:143 %empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="405" st_id="27" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:35 %accum_3_0_0_2 = fadd i32 %accum_3_0_0_1, i32 %mul_0_0_2

]]></Node>
<StgValue><ssdm name="accum_3_0_0_2"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:102 %mul_0_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv1_weight_load_14_read

]]></Node>
<StgValue><ssdm name="mul_0_2_4"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:116 %mul_0_3 = fmul i32 %bitcast_ln127_15, i32 %conv1_weight_load_15_read

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:120 %mul_0_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv1_weight_load_16_read

]]></Node>
<StgValue><ssdm name="mul_0_3_1"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:123 %bitcast_ln127_17 = bitcast i32 %data_addr_3_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln127_17"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:124 %mul_0_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv1_weight_load_17_read

]]></Node>
<StgValue><ssdm name="mul_0_3_2"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:126 %data_addr_3_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_3

]]></Node>
<StgValue><ssdm name="data_addr_3_read_3"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:143 %empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="413" st_id="28" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:35 %accum_3_0_0_2 = fadd i32 %accum_3_0_0_1, i32 %mul_0_0_2

]]></Node>
<StgValue><ssdm name="accum_3_0_0_2"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:116 %mul_0_3 = fmul i32 %bitcast_ln127_15, i32 %conv1_weight_load_15_read

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:120 %mul_0_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv1_weight_load_16_read

]]></Node>
<StgValue><ssdm name="mul_0_3_1"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:124 %mul_0_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv1_weight_load_17_read

]]></Node>
<StgValue><ssdm name="mul_0_3_2"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:127 %bitcast_ln127_18 = bitcast i32 %data_addr_3_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln127_18"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:128 %mul_0_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv1_weight_load_18_read

]]></Node>
<StgValue><ssdm name="mul_0_3_3"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:130 %data_addr_3_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_3

]]></Node>
<StgValue><ssdm name="data_addr_3_read_4"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge21.0:143 %empty_108 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data_addr_4, i32 5

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="421" st_id="29" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:39 %accum_3_0_0_3 = fadd i32 %accum_3_0_0_2, i32 %mul_0_0_3

]]></Node>
<StgValue><ssdm name="accum_3_0_0_3"/></StgValue>
</operation>

<operation id="422" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:120 %mul_0_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv1_weight_load_16_read

]]></Node>
<StgValue><ssdm name="mul_0_3_1"/></StgValue>
</operation>

<operation id="423" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:124 %mul_0_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv1_weight_load_17_read

]]></Node>
<StgValue><ssdm name="mul_0_3_2"/></StgValue>
</operation>

<operation id="424" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:128 %mul_0_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv1_weight_load_18_read

]]></Node>
<StgValue><ssdm name="mul_0_3_3"/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:131 %bitcast_ln127_19 = bitcast i32 %data_addr_3_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln127_19"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:132 %mul_0_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv1_weight_load_19_read

]]></Node>
<StgValue><ssdm name="mul_0_3_4"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge21.0:144 %data_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_addr_4_read"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="428" st_id="30" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:39 %accum_3_0_0_3 = fadd i32 %accum_3_0_0_2, i32 %mul_0_0_3

]]></Node>
<StgValue><ssdm name="accum_3_0_0_3"/></StgValue>
</operation>

<operation id="429" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:124 %mul_0_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv1_weight_load_17_read

]]></Node>
<StgValue><ssdm name="mul_0_3_2"/></StgValue>
</operation>

<operation id="430" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:128 %mul_0_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv1_weight_load_18_read

]]></Node>
<StgValue><ssdm name="mul_0_3_3"/></StgValue>
</operation>

<operation id="431" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:132 %mul_0_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv1_weight_load_19_read

]]></Node>
<StgValue><ssdm name="mul_0_3_4"/></StgValue>
</operation>

<operation id="432" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:145 %bitcast_ln127_20 = bitcast i32 %data_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln127_20"/></StgValue>
</operation>

<operation id="433" st_id="30" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:146 %mul_0_4 = fmul i32 %bitcast_ln127_20, i32 %conv1_weight_load_20_read

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="434" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:148 %data_addr_4_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_addr_4_read_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="435" st_id="31" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:39 %accum_3_0_0_3 = fadd i32 %accum_3_0_0_2, i32 %mul_0_0_3

]]></Node>
<StgValue><ssdm name="accum_3_0_0_3"/></StgValue>
</operation>

<operation id="436" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:128 %mul_0_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv1_weight_load_18_read

]]></Node>
<StgValue><ssdm name="mul_0_3_3"/></StgValue>
</operation>

<operation id="437" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:132 %mul_0_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv1_weight_load_19_read

]]></Node>
<StgValue><ssdm name="mul_0_3_4"/></StgValue>
</operation>

<operation id="438" st_id="31" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:146 %mul_0_4 = fmul i32 %bitcast_ln127_20, i32 %conv1_weight_load_20_read

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="439" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:149 %bitcast_ln127_21 = bitcast i32 %data_addr_4_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln127_21"/></StgValue>
</operation>

<operation id="440" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:150 %mul_0_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv1_weight_load_21_read

]]></Node>
<StgValue><ssdm name="mul_0_4_1"/></StgValue>
</operation>

<operation id="441" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:152 %data_addr_4_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_addr_4_read_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="442" st_id="32" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:39 %accum_3_0_0_3 = fadd i32 %accum_3_0_0_2, i32 %mul_0_0_3

]]></Node>
<StgValue><ssdm name="accum_3_0_0_3"/></StgValue>
</operation>

<operation id="443" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:132 %mul_0_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv1_weight_load_19_read

]]></Node>
<StgValue><ssdm name="mul_0_3_4"/></StgValue>
</operation>

<operation id="444" st_id="32" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:146 %mul_0_4 = fmul i32 %bitcast_ln127_20, i32 %conv1_weight_load_20_read

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="445" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:150 %mul_0_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv1_weight_load_21_read

]]></Node>
<StgValue><ssdm name="mul_0_4_1"/></StgValue>
</operation>

<operation id="446" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:153 %bitcast_ln127_22 = bitcast i32 %data_addr_4_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln127_22"/></StgValue>
</operation>

<operation id="447" st_id="32" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:154 %mul_0_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv1_weight_load_22_read

]]></Node>
<StgValue><ssdm name="mul_0_4_2"/></StgValue>
</operation>

<operation id="448" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:156 %data_addr_4_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_addr_4_read_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="449" st_id="33" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:39 %accum_3_0_0_3 = fadd i32 %accum_3_0_0_2, i32 %mul_0_0_3

]]></Node>
<StgValue><ssdm name="accum_3_0_0_3"/></StgValue>
</operation>

<operation id="450" st_id="33" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:146 %mul_0_4 = fmul i32 %bitcast_ln127_20, i32 %conv1_weight_load_20_read

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="451" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:150 %mul_0_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv1_weight_load_21_read

]]></Node>
<StgValue><ssdm name="mul_0_4_1"/></StgValue>
</operation>

<operation id="452" st_id="33" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:154 %mul_0_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv1_weight_load_22_read

]]></Node>
<StgValue><ssdm name="mul_0_4_2"/></StgValue>
</operation>

<operation id="453" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:157 %bitcast_ln127_23 = bitcast i32 %data_addr_4_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln127_23"/></StgValue>
</operation>

<operation id="454" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:158 %mul_0_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv1_weight_load_23_read

]]></Node>
<StgValue><ssdm name="mul_0_4_3"/></StgValue>
</operation>

<operation id="455" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge21.0:160 %data_addr_4_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_addr_4_read_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="456" st_id="34" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:43 %accum_3_0_0_4 = fadd i32 %accum_3_0_0_3, i32 %mul_0_0_4

]]></Node>
<StgValue><ssdm name="accum_3_0_0_4"/></StgValue>
</operation>

<operation id="457" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:150 %mul_0_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv1_weight_load_21_read

]]></Node>
<StgValue><ssdm name="mul_0_4_1"/></StgValue>
</operation>

<operation id="458" st_id="34" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:154 %mul_0_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv1_weight_load_22_read

]]></Node>
<StgValue><ssdm name="mul_0_4_2"/></StgValue>
</operation>

<operation id="459" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:158 %mul_0_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv1_weight_load_23_read

]]></Node>
<StgValue><ssdm name="mul_0_4_3"/></StgValue>
</operation>

<operation id="460" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21.0:161 %bitcast_ln127_24 = bitcast i32 %data_addr_4_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln127_24"/></StgValue>
</operation>

<operation id="461" st_id="34" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:162 %mul_0_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv1_weight_load_24_read

]]></Node>
<StgValue><ssdm name="mul_0_4_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="462" st_id="35" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:43 %accum_3_0_0_4 = fadd i32 %accum_3_0_0_3, i32 %mul_0_0_4

]]></Node>
<StgValue><ssdm name="accum_3_0_0_4"/></StgValue>
</operation>

<operation id="463" st_id="35" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:154 %mul_0_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv1_weight_load_22_read

]]></Node>
<StgValue><ssdm name="mul_0_4_2"/></StgValue>
</operation>

<operation id="464" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:158 %mul_0_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv1_weight_load_23_read

]]></Node>
<StgValue><ssdm name="mul_0_4_3"/></StgValue>
</operation>

<operation id="465" st_id="35" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:162 %mul_0_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv1_weight_load_24_read

]]></Node>
<StgValue><ssdm name="mul_0_4_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="466" st_id="36" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:43 %accum_3_0_0_4 = fadd i32 %accum_3_0_0_3, i32 %mul_0_0_4

]]></Node>
<StgValue><ssdm name="accum_3_0_0_4"/></StgValue>
</operation>

<operation id="467" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:158 %mul_0_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv1_weight_load_23_read

]]></Node>
<StgValue><ssdm name="mul_0_4_3"/></StgValue>
</operation>

<operation id="468" st_id="36" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:162 %mul_0_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv1_weight_load_24_read

]]></Node>
<StgValue><ssdm name="mul_0_4_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="469" st_id="37" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:43 %accum_3_0_0_4 = fadd i32 %accum_3_0_0_3, i32 %mul_0_0_4

]]></Node>
<StgValue><ssdm name="accum_3_0_0_4"/></StgValue>
</operation>

<operation id="470" st_id="37" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:162 %mul_0_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv1_weight_load_24_read

]]></Node>
<StgValue><ssdm name="mul_0_4_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="471" st_id="38" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:43 %accum_3_0_0_4 = fadd i32 %accum_3_0_0_3, i32 %mul_0_0_4

]]></Node>
<StgValue><ssdm name="accum_3_0_0_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="472" st_id="39" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:57 %accum_3_0_1 = fadd i32 %accum_3_0_0_4, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="accum_3_0_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="473" st_id="40" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:57 %accum_3_0_1 = fadd i32 %accum_3_0_0_4, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="accum_3_0_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="474" st_id="41" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:57 %accum_3_0_1 = fadd i32 %accum_3_0_0_4, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="accum_3_0_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="475" st_id="42" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:57 %accum_3_0_1 = fadd i32 %accum_3_0_0_4, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="accum_3_0_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="476" st_id="43" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:57 %accum_3_0_1 = fadd i32 %accum_3_0_0_4, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="accum_3_0_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="477" st_id="44" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:61 %accum_3_0_1_1 = fadd i32 %accum_3_0_1, i32 %mul_0_1_1

]]></Node>
<StgValue><ssdm name="accum_3_0_1_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="478" st_id="45" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:61 %accum_3_0_1_1 = fadd i32 %accum_3_0_1, i32 %mul_0_1_1

]]></Node>
<StgValue><ssdm name="accum_3_0_1_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="479" st_id="46" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:61 %accum_3_0_1_1 = fadd i32 %accum_3_0_1, i32 %mul_0_1_1

]]></Node>
<StgValue><ssdm name="accum_3_0_1_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="480" st_id="47" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:61 %accum_3_0_1_1 = fadd i32 %accum_3_0_1, i32 %mul_0_1_1

]]></Node>
<StgValue><ssdm name="accum_3_0_1_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="481" st_id="48" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:61 %accum_3_0_1_1 = fadd i32 %accum_3_0_1, i32 %mul_0_1_1

]]></Node>
<StgValue><ssdm name="accum_3_0_1_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="482" st_id="49" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:65 %accum_3_0_1_2 = fadd i32 %accum_3_0_1_1, i32 %mul_0_1_2

]]></Node>
<StgValue><ssdm name="accum_3_0_1_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="483" st_id="50" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:65 %accum_3_0_1_2 = fadd i32 %accum_3_0_1_1, i32 %mul_0_1_2

]]></Node>
<StgValue><ssdm name="accum_3_0_1_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="484" st_id="51" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:65 %accum_3_0_1_2 = fadd i32 %accum_3_0_1_1, i32 %mul_0_1_2

]]></Node>
<StgValue><ssdm name="accum_3_0_1_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="485" st_id="52" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:65 %accum_3_0_1_2 = fadd i32 %accum_3_0_1_1, i32 %mul_0_1_2

]]></Node>
<StgValue><ssdm name="accum_3_0_1_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="486" st_id="53" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:65 %accum_3_0_1_2 = fadd i32 %accum_3_0_1_1, i32 %mul_0_1_2

]]></Node>
<StgValue><ssdm name="accum_3_0_1_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="487" st_id="54" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:69 %accum_3_0_1_3 = fadd i32 %accum_3_0_1_2, i32 %mul_0_1_3

]]></Node>
<StgValue><ssdm name="accum_3_0_1_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="488" st_id="55" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:69 %accum_3_0_1_3 = fadd i32 %accum_3_0_1_2, i32 %mul_0_1_3

]]></Node>
<StgValue><ssdm name="accum_3_0_1_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="489" st_id="56" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:69 %accum_3_0_1_3 = fadd i32 %accum_3_0_1_2, i32 %mul_0_1_3

]]></Node>
<StgValue><ssdm name="accum_3_0_1_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="490" st_id="57" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:69 %accum_3_0_1_3 = fadd i32 %accum_3_0_1_2, i32 %mul_0_1_3

]]></Node>
<StgValue><ssdm name="accum_3_0_1_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="491" st_id="58" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:69 %accum_3_0_1_3 = fadd i32 %accum_3_0_1_2, i32 %mul_0_1_3

]]></Node>
<StgValue><ssdm name="accum_3_0_1_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="492" st_id="59" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:73 %accum_3_0_1_4 = fadd i32 %accum_3_0_1_3, i32 %mul_0_1_4

]]></Node>
<StgValue><ssdm name="accum_3_0_1_4"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="493" st_id="60" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:73 %accum_3_0_1_4 = fadd i32 %accum_3_0_1_3, i32 %mul_0_1_4

]]></Node>
<StgValue><ssdm name="accum_3_0_1_4"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="494" st_id="61" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:73 %accum_3_0_1_4 = fadd i32 %accum_3_0_1_3, i32 %mul_0_1_4

]]></Node>
<StgValue><ssdm name="accum_3_0_1_4"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="495" st_id="62" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:73 %accum_3_0_1_4 = fadd i32 %accum_3_0_1_3, i32 %mul_0_1_4

]]></Node>
<StgValue><ssdm name="accum_3_0_1_4"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="496" st_id="63" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:73 %accum_3_0_1_4 = fadd i32 %accum_3_0_1_3, i32 %mul_0_1_4

]]></Node>
<StgValue><ssdm name="accum_3_0_1_4"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">
</state>

<state id="65" st_id="66">

<operation id="497" st_id="65" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:87 %accum_3_0_2 = fadd i32 %accum_3_0_1_4, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="accum_3_0_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="498" st_id="66" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:87 %accum_3_0_2 = fadd i32 %accum_3_0_1_4, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="accum_3_0_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="499" st_id="67" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:87 %accum_3_0_2 = fadd i32 %accum_3_0_1_4, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="accum_3_0_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="500" st_id="68" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:87 %accum_3_0_2 = fadd i32 %accum_3_0_1_4, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="accum_3_0_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="501" st_id="69" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:87 %accum_3_0_2 = fadd i32 %accum_3_0_1_4, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="accum_3_0_2"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="502" st_id="70" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:91 %accum_3_0_2_1 = fadd i32 %accum_3_0_2, i32 %mul_0_2_1

]]></Node>
<StgValue><ssdm name="accum_3_0_2_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="503" st_id="71" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:91 %accum_3_0_2_1 = fadd i32 %accum_3_0_2, i32 %mul_0_2_1

]]></Node>
<StgValue><ssdm name="accum_3_0_2_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="504" st_id="72" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:91 %accum_3_0_2_1 = fadd i32 %accum_3_0_2, i32 %mul_0_2_1

]]></Node>
<StgValue><ssdm name="accum_3_0_2_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="505" st_id="73" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:91 %accum_3_0_2_1 = fadd i32 %accum_3_0_2, i32 %mul_0_2_1

]]></Node>
<StgValue><ssdm name="accum_3_0_2_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="506" st_id="74" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:91 %accum_3_0_2_1 = fadd i32 %accum_3_0_2, i32 %mul_0_2_1

]]></Node>
<StgValue><ssdm name="accum_3_0_2_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="507" st_id="75" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:95 %accum_3_0_2_2 = fadd i32 %accum_3_0_2_1, i32 %mul_0_2_2

]]></Node>
<StgValue><ssdm name="accum_3_0_2_2"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="508" st_id="76" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:95 %accum_3_0_2_2 = fadd i32 %accum_3_0_2_1, i32 %mul_0_2_2

]]></Node>
<StgValue><ssdm name="accum_3_0_2_2"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="509" st_id="77" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:95 %accum_3_0_2_2 = fadd i32 %accum_3_0_2_1, i32 %mul_0_2_2

]]></Node>
<StgValue><ssdm name="accum_3_0_2_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="510" st_id="78" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:95 %accum_3_0_2_2 = fadd i32 %accum_3_0_2_1, i32 %mul_0_2_2

]]></Node>
<StgValue><ssdm name="accum_3_0_2_2"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="511" st_id="79" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:95 %accum_3_0_2_2 = fadd i32 %accum_3_0_2_1, i32 %mul_0_2_2

]]></Node>
<StgValue><ssdm name="accum_3_0_2_2"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="512" st_id="80" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:99 %accum_3_0_2_3 = fadd i32 %accum_3_0_2_2, i32 %mul_0_2_3

]]></Node>
<StgValue><ssdm name="accum_3_0_2_3"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="513" st_id="81" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:99 %accum_3_0_2_3 = fadd i32 %accum_3_0_2_2, i32 %mul_0_2_3

]]></Node>
<StgValue><ssdm name="accum_3_0_2_3"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="514" st_id="82" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:99 %accum_3_0_2_3 = fadd i32 %accum_3_0_2_2, i32 %mul_0_2_3

]]></Node>
<StgValue><ssdm name="accum_3_0_2_3"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="515" st_id="83" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:99 %accum_3_0_2_3 = fadd i32 %accum_3_0_2_2, i32 %mul_0_2_3

]]></Node>
<StgValue><ssdm name="accum_3_0_2_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="516" st_id="84" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:99 %accum_3_0_2_3 = fadd i32 %accum_3_0_2_2, i32 %mul_0_2_3

]]></Node>
<StgValue><ssdm name="accum_3_0_2_3"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="517" st_id="85" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:103 %accum_3_0_2_4 = fadd i32 %accum_3_0_2_3, i32 %mul_0_2_4

]]></Node>
<StgValue><ssdm name="accum_3_0_2_4"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="518" st_id="86" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:103 %accum_3_0_2_4 = fadd i32 %accum_3_0_2_3, i32 %mul_0_2_4

]]></Node>
<StgValue><ssdm name="accum_3_0_2_4"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="519" st_id="87" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:103 %accum_3_0_2_4 = fadd i32 %accum_3_0_2_3, i32 %mul_0_2_4

]]></Node>
<StgValue><ssdm name="accum_3_0_2_4"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="520" st_id="88" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:103 %accum_3_0_2_4 = fadd i32 %accum_3_0_2_3, i32 %mul_0_2_4

]]></Node>
<StgValue><ssdm name="accum_3_0_2_4"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="521" st_id="89" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:103 %accum_3_0_2_4 = fadd i32 %accum_3_0_2_3, i32 %mul_0_2_4

]]></Node>
<StgValue><ssdm name="accum_3_0_2_4"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="522" st_id="90" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:117 %accum_3_0_3 = fadd i32 %accum_3_0_2_4, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="accum_3_0_3"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="523" st_id="91" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:117 %accum_3_0_3 = fadd i32 %accum_3_0_2_4, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="accum_3_0_3"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="524" st_id="92" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:117 %accum_3_0_3 = fadd i32 %accum_3_0_2_4, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="accum_3_0_3"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="525" st_id="93" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:117 %accum_3_0_3 = fadd i32 %accum_3_0_2_4, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="accum_3_0_3"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="526" st_id="94" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:117 %accum_3_0_3 = fadd i32 %accum_3_0_2_4, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="accum_3_0_3"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="527" st_id="95" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:121 %accum_3_0_3_1 = fadd i32 %accum_3_0_3, i32 %mul_0_3_1

]]></Node>
<StgValue><ssdm name="accum_3_0_3_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="528" st_id="96" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:121 %accum_3_0_3_1 = fadd i32 %accum_3_0_3, i32 %mul_0_3_1

]]></Node>
<StgValue><ssdm name="accum_3_0_3_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="529" st_id="97" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:121 %accum_3_0_3_1 = fadd i32 %accum_3_0_3, i32 %mul_0_3_1

]]></Node>
<StgValue><ssdm name="accum_3_0_3_1"/></StgValue>
</operation>

<operation id="530" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge21.0:168 %zext_ln114_2 = zext i13 %add_ln114_1

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="531" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge21.0:169 %out_data_addr = getelementptr i32 %out_data, i32 0, i32 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="out_data_addr"/></StgValue>
</operation>

<operation id="532" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge21.0:171 %reuse_addr_reg_load = load i32 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="533" st_id="97" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge21.0:172 %out_data_load = load i13 %out_data_addr

]]></Node>
<StgValue><ssdm name="out_data_load"/></StgValue>
</operation>

<operation id="534" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:173 %addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="535" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge21.0:178 %store_ln114 = store i32 %zext_ln114_2, i32 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="536" st_id="98" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:121 %accum_3_0_3_1 = fadd i32 %accum_3_0_3, i32 %mul_0_3_1

]]></Node>
<StgValue><ssdm name="accum_3_0_3_1"/></StgValue>
</operation>

<operation id="537" st_id="98" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge21.0:172 %out_data_load = load i13 %out_data_addr

]]></Node>
<StgValue><ssdm name="out_data_load"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="538" st_id="99" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:121 %accum_3_0_3_1 = fadd i32 %accum_3_0_3, i32 %mul_0_3_1

]]></Node>
<StgValue><ssdm name="accum_3_0_3_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="539" st_id="100" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:125 %accum_3_0_3_2 = fadd i32 %accum_3_0_3_1, i32 %mul_0_3_2

]]></Node>
<StgValue><ssdm name="accum_3_0_3_2"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="540" st_id="101" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:125 %accum_3_0_3_2 = fadd i32 %accum_3_0_3_1, i32 %mul_0_3_2

]]></Node>
<StgValue><ssdm name="accum_3_0_3_2"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="541" st_id="102" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:125 %accum_3_0_3_2 = fadd i32 %accum_3_0_3_1, i32 %mul_0_3_2

]]></Node>
<StgValue><ssdm name="accum_3_0_3_2"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="542" st_id="103" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:125 %accum_3_0_3_2 = fadd i32 %accum_3_0_3_1, i32 %mul_0_3_2

]]></Node>
<StgValue><ssdm name="accum_3_0_3_2"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="543" st_id="104" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:125 %accum_3_0_3_2 = fadd i32 %accum_3_0_3_1, i32 %mul_0_3_2

]]></Node>
<StgValue><ssdm name="accum_3_0_3_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="544" st_id="105" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:129 %accum_3_0_3_3 = fadd i32 %accum_3_0_3_2, i32 %mul_0_3_3

]]></Node>
<StgValue><ssdm name="accum_3_0_3_3"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="545" st_id="106" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:129 %accum_3_0_3_3 = fadd i32 %accum_3_0_3_2, i32 %mul_0_3_3

]]></Node>
<StgValue><ssdm name="accum_3_0_3_3"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="546" st_id="107" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:129 %accum_3_0_3_3 = fadd i32 %accum_3_0_3_2, i32 %mul_0_3_3

]]></Node>
<StgValue><ssdm name="accum_3_0_3_3"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="547" st_id="108" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:129 %accum_3_0_3_3 = fadd i32 %accum_3_0_3_2, i32 %mul_0_3_3

]]></Node>
<StgValue><ssdm name="accum_3_0_3_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="548" st_id="109" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:129 %accum_3_0_3_3 = fadd i32 %accum_3_0_3_2, i32 %mul_0_3_3

]]></Node>
<StgValue><ssdm name="accum_3_0_3_3"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="549" st_id="110" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:133 %accum_3_0_3_4 = fadd i32 %accum_3_0_3_3, i32 %mul_0_3_4

]]></Node>
<StgValue><ssdm name="accum_3_0_3_4"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="550" st_id="111" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:133 %accum_3_0_3_4 = fadd i32 %accum_3_0_3_3, i32 %mul_0_3_4

]]></Node>
<StgValue><ssdm name="accum_3_0_3_4"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="551" st_id="112" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:133 %accum_3_0_3_4 = fadd i32 %accum_3_0_3_3, i32 %mul_0_3_4

]]></Node>
<StgValue><ssdm name="accum_3_0_3_4"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="552" st_id="113" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:133 %accum_3_0_3_4 = fadd i32 %accum_3_0_3_3, i32 %mul_0_3_4

]]></Node>
<StgValue><ssdm name="accum_3_0_3_4"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="553" st_id="114" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:133 %accum_3_0_3_4 = fadd i32 %accum_3_0_3_3, i32 %mul_0_3_4

]]></Node>
<StgValue><ssdm name="accum_3_0_3_4"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">
</state>

<state id="116" st_id="117">

<operation id="554" st_id="116" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:147 %accum_3_0_4 = fadd i32 %accum_3_0_3_4, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="accum_3_0_4"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="555" st_id="117" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:147 %accum_3_0_4 = fadd i32 %accum_3_0_3_4, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="accum_3_0_4"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="556" st_id="118" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:147 %accum_3_0_4 = fadd i32 %accum_3_0_3_4, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="accum_3_0_4"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="557" st_id="119" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:147 %accum_3_0_4 = fadd i32 %accum_3_0_3_4, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="accum_3_0_4"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="558" st_id="120" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:147 %accum_3_0_4 = fadd i32 %accum_3_0_3_4, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="accum_3_0_4"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="559" st_id="121" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:151 %accum_3_0_4_1 = fadd i32 %accum_3_0_4, i32 %mul_0_4_1

]]></Node>
<StgValue><ssdm name="accum_3_0_4_1"/></StgValue>
</operation>

<operation id="593" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0">
<![CDATA[
._crit_edge32.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="560" st_id="122" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:151 %accum_3_0_4_1 = fadd i32 %accum_3_0_4, i32 %mul_0_4_1

]]></Node>
<StgValue><ssdm name="accum_3_0_4_1"/></StgValue>
</operation>

<operation id="561" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge21.0:170 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="562" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge21.0:174 %reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %out_data_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="563" st_id="123" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:151 %accum_3_0_4_1 = fadd i32 %accum_3_0_4, i32 %mul_0_4_1

]]></Node>
<StgValue><ssdm name="accum_3_0_4_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="564" st_id="124" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:151 %accum_3_0_4_1 = fadd i32 %accum_3_0_4, i32 %mul_0_4_1

]]></Node>
<StgValue><ssdm name="accum_3_0_4_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="565" st_id="125" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:151 %accum_3_0_4_1 = fadd i32 %accum_3_0_4, i32 %mul_0_4_1

]]></Node>
<StgValue><ssdm name="accum_3_0_4_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="566" st_id="126" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:155 %accum_3_0_4_2 = fadd i32 %accum_3_0_4_1, i32 %mul_0_4_2

]]></Node>
<StgValue><ssdm name="accum_3_0_4_2"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="567" st_id="127" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:155 %accum_3_0_4_2 = fadd i32 %accum_3_0_4_1, i32 %mul_0_4_2

]]></Node>
<StgValue><ssdm name="accum_3_0_4_2"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="568" st_id="128" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:155 %accum_3_0_4_2 = fadd i32 %accum_3_0_4_1, i32 %mul_0_4_2

]]></Node>
<StgValue><ssdm name="accum_3_0_4_2"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="569" st_id="129" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:155 %accum_3_0_4_2 = fadd i32 %accum_3_0_4_1, i32 %mul_0_4_2

]]></Node>
<StgValue><ssdm name="accum_3_0_4_2"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="570" st_id="130" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:155 %accum_3_0_4_2 = fadd i32 %accum_3_0_4_1, i32 %mul_0_4_2

]]></Node>
<StgValue><ssdm name="accum_3_0_4_2"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="571" st_id="131" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:159 %accum_3_0_4_3 = fadd i32 %accum_3_0_4_2, i32 %mul_0_4_3

]]></Node>
<StgValue><ssdm name="accum_3_0_4_3"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="572" st_id="132" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:159 %accum_3_0_4_3 = fadd i32 %accum_3_0_4_2, i32 %mul_0_4_3

]]></Node>
<StgValue><ssdm name="accum_3_0_4_3"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="573" st_id="133" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:159 %accum_3_0_4_3 = fadd i32 %accum_3_0_4_2, i32 %mul_0_4_3

]]></Node>
<StgValue><ssdm name="accum_3_0_4_3"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="574" st_id="134" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:159 %accum_3_0_4_3 = fadd i32 %accum_3_0_4_2, i32 %mul_0_4_3

]]></Node>
<StgValue><ssdm name="accum_3_0_4_3"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="575" st_id="135" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:159 %accum_3_0_4_3 = fadd i32 %accum_3_0_4_2, i32 %mul_0_4_3

]]></Node>
<StgValue><ssdm name="accum_3_0_4_3"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="576" st_id="136" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:163 %accum_3_0_4_4 = fadd i32 %accum_3_0_4_3, i32 %mul_0_4_4

]]></Node>
<StgValue><ssdm name="accum_3_0_4_4"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="577" st_id="137" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:163 %accum_3_0_4_4 = fadd i32 %accum_3_0_4_3, i32 %mul_0_4_4

]]></Node>
<StgValue><ssdm name="accum_3_0_4_4"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="578" st_id="138" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:163 %accum_3_0_4_4 = fadd i32 %accum_3_0_4_3, i32 %mul_0_4_4

]]></Node>
<StgValue><ssdm name="accum_3_0_4_4"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="579" st_id="139" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:163 %accum_3_0_4_4 = fadd i32 %accum_3_0_4_3, i32 %mul_0_4_4

]]></Node>
<StgValue><ssdm name="accum_3_0_4_4"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="580" st_id="140" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:163 %accum_3_0_4_4 = fadd i32 %accum_3_0_4_3, i32 %mul_0_4_4

]]></Node>
<StgValue><ssdm name="accum_3_0_4_4"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="581" st_id="141" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:175 %add = fadd i32 %reuse_select, i32 %accum_3_0_4_4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="582" st_id="142" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:175 %add = fadd i32 %reuse_select, i32 %accum_3_0_4_4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="583" st_id="143" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:175 %add = fadd i32 %reuse_select, i32 %accum_3_0_4_4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="584" st_id="144" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:175 %add = fadd i32 %reuse_select, i32 %accum_3_0_4_4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="585" st_id="145" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21.0:175 %add = fadd i32 %reuse_select, i32 %accum_3_0_4_4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="586" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge21.0:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_111_5_VITIS_LOOP_112_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="587" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge21.0:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="588" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge21.0:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="589" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge21.0:16 %specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="590" st_id="146" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
._crit_edge21.0:176 %store_ln131 = store i32 %add, i13 %out_data_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="591" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge21.0:177 %store_ln131 = store i32 %add, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="592" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge21.0:183 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
