

================================================================
== Vitis HLS Report for 'load_data_1920_16_10_45_22_17_1_s'
================================================================
* Date:           Thu Mar 25 14:59:50 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 3.075 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        4|     1925| 26.668 ns | 12.834 us |    4|  1925|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_44_1  |        1|     1920|         2|          1|          1| 1 ~ 1920 |    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     150|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     116|    -|
|Register         |        -|     -|     127|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     127|     266|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_17ns_16ns_33_4_1_U177  |mul_mul_17ns_16ns_33_4_1  |  i0 * i1  |
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_226_p2              |     +    |   0|  0|  24|          17|           2|
    |add_ln41_fu_205_p2                |     +    |   0|  0|  25|          18|           1|
    |add_ln44_fu_257_p2                |     +    |   0|  0|  23|          16|           1|
    |and_ln41_fu_242_p2                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln41_1_fu_182_p2             |   icmp   |   0|  0|  13|          15|           1|
    |icmp_ln41_2_fu_236_p2             |   icmp   |   0|  0|  20|          18|          18|
    |icmp_ln41_fu_215_p2               |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln44_fu_252_p2               |   icmp   |   0|  0|  13|          16|          16|
    |or_ln41_fu_221_p2                 |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 150|         139|          78|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                           |  15|          3|    1|          3|
    |ap_phi_mux_flagLoaded_write_assign_phi_fu_147_p4  |   9|          2|    1|          2|
    |ap_phi_mux_phi_ln58_phi_fu_158_p4                 |   9|          2|   32|         64|
    |ap_return_0                                       |   9|          2|    1|          2|
    |ap_return_1                                       |   9|          2|   32|         64|
    |i_reg_132                                         |   9|          2|   16|         32|
    |phi_ln58_reg_155                                  |   9|          2|   32|         64|
    |strmFlowU_split15_blk_n                           |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 116|         24|  117|        240|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |and_ln41_reg_312                 |   1|   0|    1|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_return_0_preg                 |   1|   0|    1|          0|
    |ap_return_1_preg                 |  32|   0|   32|          0|
    |flagLoaded_write_assign_reg_143  |   1|   0|    1|          0|
    |i_reg_132                        |  16|   0|   16|          0|
    |icmp_ln41_1_reg_292              |   1|   0|    1|          0|
    |icmp_ln44_reg_321                |   1|   0|    1|          0|
    |phi_ln58_reg_155                 |  32|   0|   32|          0|
    |zext_ln41_reg_307                |  18|   0|   32|         14|
    |zext_ln44_reg_316                |  16|   0|   64|         48|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 127|   0|  189|         62|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | load_data<1920, 16, 10, 45, 22, 17, 1> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | load_data<1920, 16, 10, 45, 22, 17, 1> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | load_data<1920, 16, 10, 45, 22, 17, 1> | return value |
|ap_done                    | out |    1| ap_ctrl_hs | load_data<1920, 16, 10, 45, 22, 17, 1> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | load_data<1920, 16, 10, 45, 22, 17, 1> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | load_data<1920, 16, 10, 45, 22, 17, 1> | return value |
|ap_return_0                | out |    1| ap_ctrl_hs | load_data<1920, 16, 10, 45, 22, 17, 1> | return value |
|ap_return_1                | out |   32| ap_ctrl_hs | load_data<1920, 16, 10, 45, 22, 17, 1> | return value |
|strmFlowU_split15_dout     |  in |   16|   ap_fifo  |            strmFlowU_split15           |    pointer   |
|strmFlowU_split15_empty_n  |  in |    1|   ap_fifo  |            strmFlowU_split15           |    pointer   |
|strmFlowU_split15_read     | out |    1|   ap_fifo  |            strmFlowU_split15           |    pointer   |
|buf_r_address0             | out |   11|  ap_memory |                  buf_r                 |     array    |
|buf_r_ce0                  | out |    1|  ap_memory |                  buf_r                 |     array    |
|buf_r_we0                  | out |    1|  ap_memory |                  buf_r                 |     array    |
|buf_r_d0                   | out |   16|  ap_memory |                  buf_r                 |     array    |
|rows                       |  in |   16|   ap_none  |                  rows                  |    scalar    |
|cols                       |  in |   16|   ap_none  |                  cols                  |    scalar    |
|inCurrRow                  |  in |   16|   ap_none  |                inCurrRow               |    scalar    |
|scaleI                     |  in |   17|   ap_none  |                 scaleI                 |    scalar    |
|prevIceil_read_5           |  in |   32|   ap_none  |            prevIceil_read_5            |    scalar    |
|prevIceil_read             |  in |   32|   ap_none  |             prevIceil_read             |    scalar    |
+---------------------------+-----+-----+------------+----------------------------------------+--------------+

