@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"D:\projects\FPGA\ksenia\pwm_project\changing_pwm_parameters\changing_pwm_parameters.v":1:7:1:9|Synthesizing module top in library work.
@N: CL189 :"D:\projects\FPGA\ksenia\pwm_project\changing_pwm_parameters\changing_pwm_parameters.v":82:0:82:5|Register bit how[3] is always 0.
@N: CL189 :"D:\projects\FPGA\ksenia\pwm_project\changing_pwm_parameters\changing_pwm_parameters.v":82:0:82:5|Register bit PWM_NUM[6] is always 0.
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\ksenia\pwm_project\changing_pwm_parameters\changing_pwm_parameters.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\ksenia\pwm_project\changing_pwm_parameters\changing_pwm_parameters.v":1:7:1:9|Selected library: work cell: top view verilog as top level

