

================================================================
== Vivado HLS Report for 'GrayArray2AXIS'
================================================================
* Date:           Wed Jan  6 15:36:50 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        EdgeDetection
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.908|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264193|  264193|  264193|  264193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264192|  264192|       516|          -|          -|   512|    no    |
        | + Loop 1.1  |     513|     513|         3|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   246|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   162|
|Register         |        -|      -|    115|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|    115|   408|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |     5|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_133_p2                        |     +    |      0|  0|  17|           1|          10|
    |yi_fu_117_p2                        |     +    |      0|  0|  17|           1|          10|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1    |    and   |      0|  0|   8|           1|           1|
    |ap_block_state5_io                  |    and   |      0|  0|   8|           1|           1|
    |axis_dst_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |axis_dst_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |axis_dst_V_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |axis_dst_V_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |axis_dst_V_user_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |axis_dst_V_user_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |axis_dst_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |axis_dst_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |axis_dst_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_59_i_fu_127_p2                  |   icmp   |      0|  0|  13|          10|          11|
    |tmp_i_fu_111_p2                     |   icmp   |      0|  0|  13|          10|          11|
    |tmp_last_V_fu_150_p2                |   icmp   |      0|  0|  13|          10|           9|
    |tmp_user_V_fu_144_p2                |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   8|           1|           1|
    |ap_block_state2                     |    or    |      0|  0|   8|           1|           1|
    |tmp_63_i_fu_139_p2                  |    or    |      0|  0|  16|           9|           9|
    |ap_enable_pp0                       |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   8|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 246|          72|          80|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |axis_dst_V_data_V_1_data_out  |   9|          2|   24|         48|
    |axis_dst_V_data_V_1_state     |  15|          3|    2|          6|
    |axis_dst_V_last_V_1_data_out  |   9|          2|    1|          2|
    |axis_dst_V_last_V_1_state     |  15|          3|    2|          6|
    |axis_dst_V_user_V_1_data_out  |   9|          2|    1|          2|
    |axis_dst_V_user_V_1_state     |  15|          3|    2|          6|
    |axis_out_TDATA_blk_n          |   9|          2|    1|          2|
    |fifo7_blk_n                   |   9|          2|    1|          2|
    |xi_i_reg_96                   |   9|          2|   10|         20|
    |yi_i_reg_85                   |   9|          2|   10|         20|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 162|         34|   58|        125|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |axis_dst_V_data_V_1_payload_A   |  24|   0|   24|          0|
    |axis_dst_V_data_V_1_payload_B   |  24|   0|   24|          0|
    |axis_dst_V_data_V_1_sel_rd      |   1|   0|    1|          0|
    |axis_dst_V_data_V_1_sel_wr      |   1|   0|    1|          0|
    |axis_dst_V_data_V_1_state       |   2|   0|    2|          0|
    |axis_dst_V_last_V_1_payload_A   |   1|   0|    1|          0|
    |axis_dst_V_last_V_1_payload_B   |   1|   0|    1|          0|
    |axis_dst_V_last_V_1_sel_rd      |   1|   0|    1|          0|
    |axis_dst_V_last_V_1_sel_wr      |   1|   0|    1|          0|
    |axis_dst_V_last_V_1_state       |   2|   0|    2|          0|
    |axis_dst_V_user_V_1_payload_A   |   1|   0|    1|          0|
    |axis_dst_V_user_V_1_payload_B   |   1|   0|    1|          0|
    |axis_dst_V_user_V_1_sel_rd      |   1|   0|    1|          0|
    |axis_dst_V_user_V_1_sel_wr      |   1|   0|    1|          0|
    |axis_dst_V_user_V_1_state       |   2|   0|    2|          0|
    |tmp_59_i_reg_181                |   1|   0|    1|          0|
    |tmp_59_i_reg_181_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_last_V_reg_195              |   1|   0|    1|          0|
    |tmp_reg_167                     |   9|   0|    9|          0|
    |tmp_user_V_reg_190              |   1|   0|    1|          0|
    |xi_i_reg_96                     |  10|   0|   10|          0|
    |yi_i_reg_85                     |  10|   0|   10|          0|
    |yi_reg_176                      |  10|   0|   10|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 115|   0|  115|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   GrayArray2AXIS  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   GrayArray2AXIS  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   GrayArray2AXIS  | return value |
|ap_done          | out |    1| ap_ctrl_hs |   GrayArray2AXIS  | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |   GrayArray2AXIS  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   GrayArray2AXIS  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   GrayArray2AXIS  | return value |
|axis_out_TDATA   | out |   24|    axis    | axis_dst_V_data_V |    pointer   |
|axis_out_TREADY  |  in |    1|    axis    | axis_dst_V_data_V |    pointer   |
|axis_out_TVALID  | out |    1|    axis    | axis_dst_V_last_V |    pointer   |
|axis_out_TLAST   | out |    1|    axis    | axis_dst_V_last_V |    pointer   |
|axis_out_TUSER   | out |    1|    axis    | axis_dst_V_user_V |    pointer   |
|fifo7_dout       |  in |    8|   ap_fifo  |       fifo7       |    pointer   |
|fifo7_empty_n    |  in |    1|   ap_fifo  |       fifo7       |    pointer   |
|fifo7_read       | out |    1|   ap_fifo  |       fifo7       |    pointer   |
+-----------------+-----+-----+------------+-------------------+--------------+

