13:16:07 INFO  : Registering command handlers for SDK TCF services
13:16:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
13:16:11 INFO  : XSCT server has started successfully.
13:16:12 INFO  : Successfully done setting XSCT server connection channel  
13:16:12 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
13:16:12 INFO  : Successfully done setting SDK workspace  
13:17:20 INFO  : Registering command handlers for SDK TCF services
13:17:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
13:17:25 INFO  : XSCT server has started successfully.
13:17:25 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
13:17:25 INFO  : Successfully done setting XSCT server connection channel  
13:17:25 INFO  : Successfully done setting SDK workspace  
13:17:25 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
13:18:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:18:33 INFO  : 'fpga -state' command is executed.
13:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:18:33 INFO  : 'jtag frequency' command is executed.
13:18:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:33 INFO  : Context for 'APU' is selected.
13:18:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:18:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:33 INFO  : Context for 'APU' is selected.
13:18:34 INFO  : 'stop' command is executed.
13:18:34 INFO  : 'ps7_init' command is executed.
13:18:34 INFO  : 'ps7_post_config' command is executed.
13:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:34 INFO  : Memory regions updated for context APU
13:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:35 INFO  : 'con' command is executed.
13:18:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:18:35 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:20:36 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:20:44 INFO  : Disconnected from the channel tcfchan#1.
13:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:20:46 INFO  : 'fpga -state' command is executed.
13:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:20:46 INFO  : 'jtag frequency' command is executed.
13:20:46 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:46 INFO  : Context for 'APU' is selected.
13:20:49 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:49 INFO  : Context for 'APU' is selected.
13:20:49 INFO  : 'stop' command is executed.
13:20:50 INFO  : 'ps7_init' command is executed.
13:20:50 INFO  : 'ps7_post_config' command is executed.
13:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:50 INFO  : Memory regions updated for context APU
13:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:51 INFO  : 'con' command is executed.
13:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:20:51 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:21:52 INFO  : Disconnected from the channel tcfchan#2.
13:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:21:53 INFO  : 'fpga -state' command is executed.
13:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:21:54 INFO  : 'jtag frequency' command is executed.
13:21:54 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:54 INFO  : Context for 'APU' is selected.
13:21:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:57 INFO  : Context for 'APU' is selected.
13:21:57 INFO  : 'stop' command is executed.
13:21:58 INFO  : 'ps7_init' command is executed.
13:21:58 INFO  : 'ps7_post_config' command is executed.
13:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:58 INFO  : Memory regions updated for context APU
13:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:58 INFO  : 'con' command is executed.
13:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:21:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:22:12 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:22:17 INFO  : Disconnected from the channel tcfchan#3.
13:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:22:18 INFO  : 'fpga -state' command is executed.
13:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:22:18 INFO  : 'jtag frequency' command is executed.
13:22:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:18 INFO  : Context for 'APU' is selected.
13:22:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:22:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:22 INFO  : Context for 'APU' is selected.
13:22:22 INFO  : 'stop' command is executed.
13:22:22 INFO  : 'ps7_init' command is executed.
13:22:22 INFO  : 'ps7_post_config' command is executed.
13:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:23 INFO  : Memory regions updated for context APU
13:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:23 INFO  : 'con' command is executed.
13:22:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:22:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
