#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 21 14:31:49 2022
# Process ID: 121869
# Current directory: /home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.runs/synth_1
# Command line: vivado -log design2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design2.tcl
# Log file: /home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.runs/synth_1/design2.vds
# Journal file: /home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design2.tcl -notrace
Command: synth_design -top design2 -part xc7a35tcpg236-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 121890 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1653.082 ; gain = 151.719 ; free physical = 8163 ; free virtual = 13539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design2' [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/sources_1/new/design.vhd:20]
	Parameter clks_per_bit bound to: 10416 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/sources_1/new/design.vhd:59]
INFO: [Synth 8-638] synthesizing module 'lightDisplay' [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/sources_1/new/multiDisplay.vhd:14]
INFO: [Synth 8-638] synthesizing module 'singleDisplay' [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/sources_1/new/helper.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'singleDisplay' (1#1) [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/sources_1/new/helper.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'lightDisplay' (2#1) [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/sources_1/new/multiDisplay.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'design2' (3#1) [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/sources_1/new/design.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1707.832 ; gain = 206.469 ; free physical = 8186 ; free virtual = 13562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1710.801 ; gain = 209.438 ; free physical = 8181 ; free virtual = 13557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1710.801 ; gain = 209.438 ; free physical = 8181 ; free virtual = 13557
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'counter[0]'. [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/constrs_1/new/constraints.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/constrs_1/new/constraints.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.520 ; gain = 0.000 ; free physical = 8086 ; free virtual = 13463
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.520 ; gain = 0.000 ; free physical = 8086 ; free virtual = 13463
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8158 ; free virtual = 13534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8158 ; free virtual = 13534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8161 ; free virtual = 13537
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "anode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "light_num" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               start_bit |                               01 |                               01
               data_bits |                               10 |                               11
                stop_bit |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8150 ; free virtual = 13526
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 3     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module design2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 3     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module singleDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module lightDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design design2 has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design design2 has port anode[2] driven by constant 1
INFO: [Synth 8-3886] merging instance 'byteToDisplay_reg[15]' (FDE) to 'byteToDisplay_reg[11]'
INFO: [Synth 8-3886] merging instance 'byteToDisplay_reg[11]' (FDE) to 'byteToDisplay_reg[14]'
INFO: [Synth 8-3886] merging instance 'byteToDisplay_reg[14]' (FDE) to 'byteToDisplay_reg[10]'
INFO: [Synth 8-3886] merging instance 'byteToDisplay_reg[10]' (FDE) to 'byteToDisplay_reg[12]'
INFO: [Synth 8-3886] merging instance 'byteToDisplay_reg[12]' (FDE) to 'byteToDisplay_reg[8]'
INFO: [Synth 8-3886] merging instance 'byteToDisplay_reg[8]' (FDE) to 'byteToDisplay_reg[13]'
INFO: [Synth 8-3886] merging instance 'byteToDisplay_reg[13]' (FDE) to 'byteToDisplay_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\byteToDisplay_reg[9] )
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[31]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[30]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[29]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[28]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[27]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[26]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[25]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[24]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[23]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[22]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[21]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[20]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[19]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[18]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[17]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[16]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[15]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[14]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[13]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[12]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[11]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[10]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[9]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[8]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[7]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[6]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[5]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[4]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Multi_display/counter_new_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Multi_display/counter_new_reg[2] )
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[31]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[30]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[29]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[28]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[27]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[26]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[25]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[24]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[23]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[22]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[21]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[20]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[19]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[18]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[17]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[16]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[15]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[14]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[13]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[12]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[11]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[10]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[9]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[8]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[7]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[6]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[5]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[4]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[3]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Multi_display/light_num_reg[2] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'data_reg/Q' [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/sources_1/new/design.vhd:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/sources_1/new/design.vhd:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.srcs/sources_1/new/design.vhd:55]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8135 ; free virtual = 13514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8014 ; free virtual = 13394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8011 ; free virtual = 13391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module design2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module design2.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8011 ; free virtual = 13391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8011 ; free virtual = 13390
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8011 ; free virtual = 13390
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8011 ; free virtual = 13390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8011 ; free virtual = 13390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8011 ; free virtual = 13390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8011 ; free virtual = 13390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |    22|
|4     |LUT2   |    34|
|5     |LUT3   |     1|
|6     |LUT6   |     1|
|7     |FDRE   |    36|
|8     |IBUF   |     1|
|9     |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------------+------+
|      |Instance           |Module        |Cells |
+------+-------------------+--------------+------+
|1     |top                |              |   124|
|2     |  Multi_display    |lightDisplay  |   111|
|3     |    Single_display |singleDisplay |     2|
+------+-------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8011 ; free virtual = 13390
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1887.520 ; gain = 209.438 ; free physical = 8062 ; free virtual = 13441
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1887.520 ; gain = 386.156 ; free physical = 8062 ; free virtual = 13441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.520 ; gain = 0.000 ; free physical = 8012 ; free virtual = 13393
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1887.520 ; gain = 528.477 ; free physical = 8121 ; free virtual = 13502
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.520 ; gain = 0.000 ; free physical = 8121 ; free virtual = 13502
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tanish/Desktop/GitHub/COL215/Assignment-7/Assignment-7.runs/synth_1/design2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design2_utilization_synth.rpt -pb design2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 21 14:32:07 2022...
