`include "B_HBM_ONE_STACK_INTF_defines.vh"

reg [`HBM_ONE_STACK_INTF_DATA_SZ-1:0] ATTR [0:`HBM_ONE_STACK_INTF_ADDR_N-1];
reg [`HBM_ONE_STACK_INTF__CLK_SEL_00_SZ:1] CLK_SEL_00_REG = CLK_SEL_00;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_01_SZ:1] CLK_SEL_01_REG = CLK_SEL_01;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_02_SZ:1] CLK_SEL_02_REG = CLK_SEL_02;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_03_SZ:1] CLK_SEL_03_REG = CLK_SEL_03;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_04_SZ:1] CLK_SEL_04_REG = CLK_SEL_04;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_05_SZ:1] CLK_SEL_05_REG = CLK_SEL_05;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_06_SZ:1] CLK_SEL_06_REG = CLK_SEL_06;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_07_SZ:1] CLK_SEL_07_REG = CLK_SEL_07;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_08_SZ:1] CLK_SEL_08_REG = CLK_SEL_08;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_09_SZ:1] CLK_SEL_09_REG = CLK_SEL_09;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_10_SZ:1] CLK_SEL_10_REG = CLK_SEL_10;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_11_SZ:1] CLK_SEL_11_REG = CLK_SEL_11;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_12_SZ:1] CLK_SEL_12_REG = CLK_SEL_12;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_13_SZ:1] CLK_SEL_13_REG = CLK_SEL_13;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_14_SZ:1] CLK_SEL_14_REG = CLK_SEL_14;
reg [`HBM_ONE_STACK_INTF__CLK_SEL_15_SZ:1] CLK_SEL_15_REG = CLK_SEL_15;
reg [`HBM_ONE_STACK_INTF__DATARATE_00_SZ-1:0] DATARATE_00_REG = DATARATE_00;
reg [`HBM_ONE_STACK_INTF__DATARATE_01_SZ-1:0] DATARATE_01_REG = DATARATE_01;
reg [`HBM_ONE_STACK_INTF__DATARATE_02_SZ-1:0] DATARATE_02_REG = DATARATE_02;
reg [`HBM_ONE_STACK_INTF__DATARATE_03_SZ-1:0] DATARATE_03_REG = DATARATE_03;
reg [`HBM_ONE_STACK_INTF__DATARATE_04_SZ-1:0] DATARATE_04_REG = DATARATE_04;
reg [`HBM_ONE_STACK_INTF__DATARATE_05_SZ-1:0] DATARATE_05_REG = DATARATE_05;
reg [`HBM_ONE_STACK_INTF__DATARATE_06_SZ-1:0] DATARATE_06_REG = DATARATE_06;
reg [`HBM_ONE_STACK_INTF__DATARATE_07_SZ-1:0] DATARATE_07_REG = DATARATE_07;
reg [`HBM_ONE_STACK_INTF__DA_LOCKOUT_SZ:1] DA_LOCKOUT_REG = DA_LOCKOUT;
reg IS_APB_0_PCLK_INVERTED_REG = IS_APB_0_PCLK_INVERTED;
reg IS_APB_0_PRESET_N_INVERTED_REG = IS_APB_0_PRESET_N_INVERTED;
reg IS_AXI_00_ACLK_INVERTED_REG = IS_AXI_00_ACLK_INVERTED;
reg IS_AXI_00_ARESET_N_INVERTED_REG = IS_AXI_00_ARESET_N_INVERTED;
reg IS_AXI_01_ACLK_INVERTED_REG = IS_AXI_01_ACLK_INVERTED;
reg IS_AXI_01_ARESET_N_INVERTED_REG = IS_AXI_01_ARESET_N_INVERTED;
reg IS_AXI_02_ACLK_INVERTED_REG = IS_AXI_02_ACLK_INVERTED;
reg IS_AXI_02_ARESET_N_INVERTED_REG = IS_AXI_02_ARESET_N_INVERTED;
reg IS_AXI_03_ACLK_INVERTED_REG = IS_AXI_03_ACLK_INVERTED;
reg IS_AXI_03_ARESET_N_INVERTED_REG = IS_AXI_03_ARESET_N_INVERTED;
reg IS_AXI_04_ACLK_INVERTED_REG = IS_AXI_04_ACLK_INVERTED;
reg IS_AXI_04_ARESET_N_INVERTED_REG = IS_AXI_04_ARESET_N_INVERTED;
reg IS_AXI_05_ACLK_INVERTED_REG = IS_AXI_05_ACLK_INVERTED;
reg IS_AXI_05_ARESET_N_INVERTED_REG = IS_AXI_05_ARESET_N_INVERTED;
reg IS_AXI_06_ACLK_INVERTED_REG = IS_AXI_06_ACLK_INVERTED;
reg IS_AXI_06_ARESET_N_INVERTED_REG = IS_AXI_06_ARESET_N_INVERTED;
reg IS_AXI_07_ACLK_INVERTED_REG = IS_AXI_07_ACLK_INVERTED;
reg IS_AXI_07_ARESET_N_INVERTED_REG = IS_AXI_07_ARESET_N_INVERTED;
reg IS_AXI_08_ACLK_INVERTED_REG = IS_AXI_08_ACLK_INVERTED;
reg IS_AXI_08_ARESET_N_INVERTED_REG = IS_AXI_08_ARESET_N_INVERTED;
reg IS_AXI_09_ACLK_INVERTED_REG = IS_AXI_09_ACLK_INVERTED;
reg IS_AXI_09_ARESET_N_INVERTED_REG = IS_AXI_09_ARESET_N_INVERTED;
reg IS_AXI_10_ACLK_INVERTED_REG = IS_AXI_10_ACLK_INVERTED;
reg IS_AXI_10_ARESET_N_INVERTED_REG = IS_AXI_10_ARESET_N_INVERTED;
reg IS_AXI_11_ACLK_INVERTED_REG = IS_AXI_11_ACLK_INVERTED;
reg IS_AXI_11_ARESET_N_INVERTED_REG = IS_AXI_11_ARESET_N_INVERTED;
reg IS_AXI_12_ACLK_INVERTED_REG = IS_AXI_12_ACLK_INVERTED;
reg IS_AXI_12_ARESET_N_INVERTED_REG = IS_AXI_12_ARESET_N_INVERTED;
reg IS_AXI_13_ACLK_INVERTED_REG = IS_AXI_13_ACLK_INVERTED;
reg IS_AXI_13_ARESET_N_INVERTED_REG = IS_AXI_13_ARESET_N_INVERTED;
reg IS_AXI_14_ACLK_INVERTED_REG = IS_AXI_14_ACLK_INVERTED;
reg IS_AXI_14_ARESET_N_INVERTED_REG = IS_AXI_14_ARESET_N_INVERTED;
reg IS_AXI_15_ACLK_INVERTED_REG = IS_AXI_15_ACLK_INVERTED;
reg IS_AXI_15_ARESET_N_INVERTED_REG = IS_AXI_15_ARESET_N_INVERTED;
reg [`HBM_ONE_STACK_INTF__MC_ENABLE_0_SZ:1] MC_ENABLE_0_REG = MC_ENABLE_0;
reg [`HBM_ONE_STACK_INTF__MC_ENABLE_1_SZ:1] MC_ENABLE_1_REG = MC_ENABLE_1;
reg [`HBM_ONE_STACK_INTF__MC_ENABLE_2_SZ:1] MC_ENABLE_2_REG = MC_ENABLE_2;
reg [`HBM_ONE_STACK_INTF__MC_ENABLE_3_SZ:1] MC_ENABLE_3_REG = MC_ENABLE_3;
reg [`HBM_ONE_STACK_INTF__MC_ENABLE_4_SZ:1] MC_ENABLE_4_REG = MC_ENABLE_4;
reg [`HBM_ONE_STACK_INTF__MC_ENABLE_5_SZ:1] MC_ENABLE_5_REG = MC_ENABLE_5;
reg [`HBM_ONE_STACK_INTF__MC_ENABLE_6_SZ:1] MC_ENABLE_6_REG = MC_ENABLE_6;
reg [`HBM_ONE_STACK_INTF__MC_ENABLE_7_SZ:1] MC_ENABLE_7_REG = MC_ENABLE_7;
reg [`HBM_ONE_STACK_INTF__MC_ENABLE_APB_SZ:1] MC_ENABLE_APB_REG = MC_ENABLE_APB;
reg [`HBM_ONE_STACK_INTF__PAGEHIT_PERCENT_00_SZ-1:0] PAGEHIT_PERCENT_00_REG = PAGEHIT_PERCENT_00;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_00_SZ:1] PHY_ENABLE_00_REG = PHY_ENABLE_00;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_01_SZ:1] PHY_ENABLE_01_REG = PHY_ENABLE_01;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_02_SZ:1] PHY_ENABLE_02_REG = PHY_ENABLE_02;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_03_SZ:1] PHY_ENABLE_03_REG = PHY_ENABLE_03;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_04_SZ:1] PHY_ENABLE_04_REG = PHY_ENABLE_04;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_05_SZ:1] PHY_ENABLE_05_REG = PHY_ENABLE_05;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_06_SZ:1] PHY_ENABLE_06_REG = PHY_ENABLE_06;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_07_SZ:1] PHY_ENABLE_07_REG = PHY_ENABLE_07;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_08_SZ:1] PHY_ENABLE_08_REG = PHY_ENABLE_08;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_09_SZ:1] PHY_ENABLE_09_REG = PHY_ENABLE_09;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_10_SZ:1] PHY_ENABLE_10_REG = PHY_ENABLE_10;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_11_SZ:1] PHY_ENABLE_11_REG = PHY_ENABLE_11;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_12_SZ:1] PHY_ENABLE_12_REG = PHY_ENABLE_12;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_13_SZ:1] PHY_ENABLE_13_REG = PHY_ENABLE_13;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_14_SZ:1] PHY_ENABLE_14_REG = PHY_ENABLE_14;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_15_SZ:1] PHY_ENABLE_15_REG = PHY_ENABLE_15;
reg [`HBM_ONE_STACK_INTF__PHY_ENABLE_APB_SZ:1] PHY_ENABLE_APB_REG = PHY_ENABLE_APB;
reg [`HBM_ONE_STACK_INTF__PHY_PCLK_INVERT_01_SZ:1] PHY_PCLK_INVERT_01_REG = PHY_PCLK_INVERT_01;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_00_SZ-1:0] READ_PERCENT_00_REG = READ_PERCENT_00;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_01_SZ-1:0] READ_PERCENT_01_REG = READ_PERCENT_01;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_02_SZ-1:0] READ_PERCENT_02_REG = READ_PERCENT_02;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_03_SZ-1:0] READ_PERCENT_03_REG = READ_PERCENT_03;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_04_SZ-1:0] READ_PERCENT_04_REG = READ_PERCENT_04;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_05_SZ-1:0] READ_PERCENT_05_REG = READ_PERCENT_05;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_06_SZ-1:0] READ_PERCENT_06_REG = READ_PERCENT_06;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_07_SZ-1:0] READ_PERCENT_07_REG = READ_PERCENT_07;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_08_SZ-1:0] READ_PERCENT_08_REG = READ_PERCENT_08;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_09_SZ-1:0] READ_PERCENT_09_REG = READ_PERCENT_09;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_10_SZ-1:0] READ_PERCENT_10_REG = READ_PERCENT_10;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_11_SZ-1:0] READ_PERCENT_11_REG = READ_PERCENT_11;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_12_SZ-1:0] READ_PERCENT_12_REG = READ_PERCENT_12;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_13_SZ-1:0] READ_PERCENT_13_REG = READ_PERCENT_13;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_14_SZ-1:0] READ_PERCENT_14_REG = READ_PERCENT_14;
reg [`HBM_ONE_STACK_INTF__READ_PERCENT_15_SZ-1:0] READ_PERCENT_15_REG = READ_PERCENT_15;
reg [`HBM_ONE_STACK_INTF__SIM_DEVICE_SZ:1] SIM_DEVICE_REG = SIM_DEVICE;
reg STACK_LOCATION_REG = STACK_LOCATION;
reg [`HBM_ONE_STACK_INTF__SWITCH_ENABLE_SZ:1] SWITCH_ENABLE_REG = SWITCH_ENABLE;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_00_SZ-1:0] WRITE_PERCENT_00_REG = WRITE_PERCENT_00;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_01_SZ-1:0] WRITE_PERCENT_01_REG = WRITE_PERCENT_01;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_02_SZ-1:0] WRITE_PERCENT_02_REG = WRITE_PERCENT_02;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_03_SZ-1:0] WRITE_PERCENT_03_REG = WRITE_PERCENT_03;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_04_SZ-1:0] WRITE_PERCENT_04_REG = WRITE_PERCENT_04;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_05_SZ-1:0] WRITE_PERCENT_05_REG = WRITE_PERCENT_05;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_06_SZ-1:0] WRITE_PERCENT_06_REG = WRITE_PERCENT_06;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_07_SZ-1:0] WRITE_PERCENT_07_REG = WRITE_PERCENT_07;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_08_SZ-1:0] WRITE_PERCENT_08_REG = WRITE_PERCENT_08;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_09_SZ-1:0] WRITE_PERCENT_09_REG = WRITE_PERCENT_09;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_10_SZ-1:0] WRITE_PERCENT_10_REG = WRITE_PERCENT_10;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_11_SZ-1:0] WRITE_PERCENT_11_REG = WRITE_PERCENT_11;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_12_SZ-1:0] WRITE_PERCENT_12_REG = WRITE_PERCENT_12;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_13_SZ-1:0] WRITE_PERCENT_13_REG = WRITE_PERCENT_13;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_14_SZ-1:0] WRITE_PERCENT_14_REG = WRITE_PERCENT_14;
reg [`HBM_ONE_STACK_INTF__WRITE_PERCENT_15_SZ-1:0] WRITE_PERCENT_15_REG = WRITE_PERCENT_15;

initial begin
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_00] = CLK_SEL_00;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_01] = CLK_SEL_01;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_02] = CLK_SEL_02;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_03] = CLK_SEL_03;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_04] = CLK_SEL_04;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_05] = CLK_SEL_05;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_06] = CLK_SEL_06;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_07] = CLK_SEL_07;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_08] = CLK_SEL_08;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_09] = CLK_SEL_09;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_10] = CLK_SEL_10;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_11] = CLK_SEL_11;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_12] = CLK_SEL_12;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_13] = CLK_SEL_13;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_14] = CLK_SEL_14;
  ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_15] = CLK_SEL_15;
  ATTR[`HBM_ONE_STACK_INTF__DATARATE_00] = DATARATE_00;
  ATTR[`HBM_ONE_STACK_INTF__DATARATE_01] = DATARATE_01;
  ATTR[`HBM_ONE_STACK_INTF__DATARATE_02] = DATARATE_02;
  ATTR[`HBM_ONE_STACK_INTF__DATARATE_03] = DATARATE_03;
  ATTR[`HBM_ONE_STACK_INTF__DATARATE_04] = DATARATE_04;
  ATTR[`HBM_ONE_STACK_INTF__DATARATE_05] = DATARATE_05;
  ATTR[`HBM_ONE_STACK_INTF__DATARATE_06] = DATARATE_06;
  ATTR[`HBM_ONE_STACK_INTF__DATARATE_07] = DATARATE_07;
  ATTR[`HBM_ONE_STACK_INTF__DA_LOCKOUT] = DA_LOCKOUT;
  ATTR[`HBM_ONE_STACK_INTF__IS_APB_0_PCLK_INVERTED] = IS_APB_0_PCLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_APB_0_PRESET_N_INVERTED] = IS_APB_0_PRESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_00_ACLK_INVERTED] = IS_AXI_00_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_00_ARESET_N_INVERTED] = IS_AXI_00_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_01_ACLK_INVERTED] = IS_AXI_01_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_01_ARESET_N_INVERTED] = IS_AXI_01_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_02_ACLK_INVERTED] = IS_AXI_02_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_02_ARESET_N_INVERTED] = IS_AXI_02_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_03_ACLK_INVERTED] = IS_AXI_03_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_03_ARESET_N_INVERTED] = IS_AXI_03_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_04_ACLK_INVERTED] = IS_AXI_04_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_04_ARESET_N_INVERTED] = IS_AXI_04_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_05_ACLK_INVERTED] = IS_AXI_05_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_05_ARESET_N_INVERTED] = IS_AXI_05_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_06_ACLK_INVERTED] = IS_AXI_06_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_06_ARESET_N_INVERTED] = IS_AXI_06_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_07_ACLK_INVERTED] = IS_AXI_07_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_07_ARESET_N_INVERTED] = IS_AXI_07_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_08_ACLK_INVERTED] = IS_AXI_08_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_08_ARESET_N_INVERTED] = IS_AXI_08_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_09_ACLK_INVERTED] = IS_AXI_09_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_09_ARESET_N_INVERTED] = IS_AXI_09_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_10_ACLK_INVERTED] = IS_AXI_10_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_10_ARESET_N_INVERTED] = IS_AXI_10_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_11_ACLK_INVERTED] = IS_AXI_11_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_11_ARESET_N_INVERTED] = IS_AXI_11_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_12_ACLK_INVERTED] = IS_AXI_12_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_12_ARESET_N_INVERTED] = IS_AXI_12_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_13_ACLK_INVERTED] = IS_AXI_13_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_13_ARESET_N_INVERTED] = IS_AXI_13_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_14_ACLK_INVERTED] = IS_AXI_14_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_14_ARESET_N_INVERTED] = IS_AXI_14_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_15_ACLK_INVERTED] = IS_AXI_15_ACLK_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__IS_AXI_15_ARESET_N_INVERTED] = IS_AXI_15_ARESET_N_INVERTED;
  ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_0] = MC_ENABLE_0;
  ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_1] = MC_ENABLE_1;
  ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_2] = MC_ENABLE_2;
  ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_3] = MC_ENABLE_3;
  ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_4] = MC_ENABLE_4;
  ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_5] = MC_ENABLE_5;
  ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_6] = MC_ENABLE_6;
  ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_7] = MC_ENABLE_7;
  ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_APB] = MC_ENABLE_APB;
  ATTR[`HBM_ONE_STACK_INTF__PAGEHIT_PERCENT_00] = PAGEHIT_PERCENT_00;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_00] = PHY_ENABLE_00;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_01] = PHY_ENABLE_01;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_02] = PHY_ENABLE_02;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_03] = PHY_ENABLE_03;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_04] = PHY_ENABLE_04;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_05] = PHY_ENABLE_05;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_06] = PHY_ENABLE_06;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_07] = PHY_ENABLE_07;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_08] = PHY_ENABLE_08;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_09] = PHY_ENABLE_09;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_10] = PHY_ENABLE_10;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_11] = PHY_ENABLE_11;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_12] = PHY_ENABLE_12;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_13] = PHY_ENABLE_13;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_14] = PHY_ENABLE_14;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_15] = PHY_ENABLE_15;
  ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_APB] = PHY_ENABLE_APB;
  ATTR[`HBM_ONE_STACK_INTF__PHY_PCLK_INVERT_01] = PHY_PCLK_INVERT_01;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_00] = READ_PERCENT_00;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_01] = READ_PERCENT_01;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_02] = READ_PERCENT_02;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_03] = READ_PERCENT_03;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_04] = READ_PERCENT_04;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_05] = READ_PERCENT_05;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_06] = READ_PERCENT_06;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_07] = READ_PERCENT_07;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_08] = READ_PERCENT_08;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_09] = READ_PERCENT_09;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_10] = READ_PERCENT_10;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_11] = READ_PERCENT_11;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_12] = READ_PERCENT_12;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_13] = READ_PERCENT_13;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_14] = READ_PERCENT_14;
  ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_15] = READ_PERCENT_15;
  ATTR[`HBM_ONE_STACK_INTF__SIM_DEVICE] = SIM_DEVICE;
  ATTR[`HBM_ONE_STACK_INTF__STACK_LOCATION] = STACK_LOCATION;
  ATTR[`HBM_ONE_STACK_INTF__SWITCH_ENABLE] = SWITCH_ENABLE;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_00] = WRITE_PERCENT_00;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_01] = WRITE_PERCENT_01;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_02] = WRITE_PERCENT_02;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_03] = WRITE_PERCENT_03;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_04] = WRITE_PERCENT_04;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_05] = WRITE_PERCENT_05;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_06] = WRITE_PERCENT_06;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_07] = WRITE_PERCENT_07;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_08] = WRITE_PERCENT_08;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_09] = WRITE_PERCENT_09;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_10] = WRITE_PERCENT_10;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_11] = WRITE_PERCENT_11;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_12] = WRITE_PERCENT_12;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_13] = WRITE_PERCENT_13;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_14] = WRITE_PERCENT_14;
  ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_15] = WRITE_PERCENT_15;
end

always @(trig_attr) begin
  CLK_SEL_00_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_00];
  CLK_SEL_01_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_01];
  CLK_SEL_02_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_02];
  CLK_SEL_03_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_03];
  CLK_SEL_04_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_04];
  CLK_SEL_05_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_05];
  CLK_SEL_06_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_06];
  CLK_SEL_07_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_07];
  CLK_SEL_08_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_08];
  CLK_SEL_09_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_09];
  CLK_SEL_10_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_10];
  CLK_SEL_11_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_11];
  CLK_SEL_12_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_12];
  CLK_SEL_13_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_13];
  CLK_SEL_14_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_14];
  CLK_SEL_15_REG = ATTR[`HBM_ONE_STACK_INTF__CLK_SEL_15];
  DATARATE_00_REG = ATTR[`HBM_ONE_STACK_INTF__DATARATE_00];
  DATARATE_01_REG = ATTR[`HBM_ONE_STACK_INTF__DATARATE_01];
  DATARATE_02_REG = ATTR[`HBM_ONE_STACK_INTF__DATARATE_02];
  DATARATE_03_REG = ATTR[`HBM_ONE_STACK_INTF__DATARATE_03];
  DATARATE_04_REG = ATTR[`HBM_ONE_STACK_INTF__DATARATE_04];
  DATARATE_05_REG = ATTR[`HBM_ONE_STACK_INTF__DATARATE_05];
  DATARATE_06_REG = ATTR[`HBM_ONE_STACK_INTF__DATARATE_06];
  DATARATE_07_REG = ATTR[`HBM_ONE_STACK_INTF__DATARATE_07];
  DA_LOCKOUT_REG = ATTR[`HBM_ONE_STACK_INTF__DA_LOCKOUT];
  IS_APB_0_PCLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_APB_0_PCLK_INVERTED];
  IS_APB_0_PRESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_APB_0_PRESET_N_INVERTED];
  IS_AXI_00_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_00_ACLK_INVERTED];
  IS_AXI_00_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_00_ARESET_N_INVERTED];
  IS_AXI_01_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_01_ACLK_INVERTED];
  IS_AXI_01_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_01_ARESET_N_INVERTED];
  IS_AXI_02_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_02_ACLK_INVERTED];
  IS_AXI_02_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_02_ARESET_N_INVERTED];
  IS_AXI_03_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_03_ACLK_INVERTED];
  IS_AXI_03_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_03_ARESET_N_INVERTED];
  IS_AXI_04_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_04_ACLK_INVERTED];
  IS_AXI_04_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_04_ARESET_N_INVERTED];
  IS_AXI_05_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_05_ACLK_INVERTED];
  IS_AXI_05_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_05_ARESET_N_INVERTED];
  IS_AXI_06_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_06_ACLK_INVERTED];
  IS_AXI_06_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_06_ARESET_N_INVERTED];
  IS_AXI_07_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_07_ACLK_INVERTED];
  IS_AXI_07_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_07_ARESET_N_INVERTED];
  IS_AXI_08_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_08_ACLK_INVERTED];
  IS_AXI_08_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_08_ARESET_N_INVERTED];
  IS_AXI_09_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_09_ACLK_INVERTED];
  IS_AXI_09_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_09_ARESET_N_INVERTED];
  IS_AXI_10_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_10_ACLK_INVERTED];
  IS_AXI_10_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_10_ARESET_N_INVERTED];
  IS_AXI_11_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_11_ACLK_INVERTED];
  IS_AXI_11_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_11_ARESET_N_INVERTED];
  IS_AXI_12_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_12_ACLK_INVERTED];
  IS_AXI_12_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_12_ARESET_N_INVERTED];
  IS_AXI_13_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_13_ACLK_INVERTED];
  IS_AXI_13_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_13_ARESET_N_INVERTED];
  IS_AXI_14_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_14_ACLK_INVERTED];
  IS_AXI_14_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_14_ARESET_N_INVERTED];
  IS_AXI_15_ACLK_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_15_ACLK_INVERTED];
  IS_AXI_15_ARESET_N_INVERTED_REG = ATTR[`HBM_ONE_STACK_INTF__IS_AXI_15_ARESET_N_INVERTED];
  MC_ENABLE_0_REG = ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_0];
  MC_ENABLE_1_REG = ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_1];
  MC_ENABLE_2_REG = ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_2];
  MC_ENABLE_3_REG = ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_3];
  MC_ENABLE_4_REG = ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_4];
  MC_ENABLE_5_REG = ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_5];
  MC_ENABLE_6_REG = ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_6];
  MC_ENABLE_7_REG = ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_7];
  MC_ENABLE_APB_REG = ATTR[`HBM_ONE_STACK_INTF__MC_ENABLE_APB];
  PAGEHIT_PERCENT_00_REG = ATTR[`HBM_ONE_STACK_INTF__PAGEHIT_PERCENT_00];
  PHY_ENABLE_00_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_00];
  PHY_ENABLE_01_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_01];
  PHY_ENABLE_02_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_02];
  PHY_ENABLE_03_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_03];
  PHY_ENABLE_04_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_04];
  PHY_ENABLE_05_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_05];
  PHY_ENABLE_06_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_06];
  PHY_ENABLE_07_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_07];
  PHY_ENABLE_08_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_08];
  PHY_ENABLE_09_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_09];
  PHY_ENABLE_10_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_10];
  PHY_ENABLE_11_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_11];
  PHY_ENABLE_12_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_12];
  PHY_ENABLE_13_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_13];
  PHY_ENABLE_14_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_14];
  PHY_ENABLE_15_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_15];
  PHY_ENABLE_APB_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_ENABLE_APB];
  PHY_PCLK_INVERT_01_REG = ATTR[`HBM_ONE_STACK_INTF__PHY_PCLK_INVERT_01];
  READ_PERCENT_00_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_00];
  READ_PERCENT_01_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_01];
  READ_PERCENT_02_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_02];
  READ_PERCENT_03_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_03];
  READ_PERCENT_04_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_04];
  READ_PERCENT_05_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_05];
  READ_PERCENT_06_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_06];
  READ_PERCENT_07_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_07];
  READ_PERCENT_08_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_08];
  READ_PERCENT_09_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_09];
  READ_PERCENT_10_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_10];
  READ_PERCENT_11_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_11];
  READ_PERCENT_12_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_12];
  READ_PERCENT_13_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_13];
  READ_PERCENT_14_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_14];
  READ_PERCENT_15_REG = ATTR[`HBM_ONE_STACK_INTF__READ_PERCENT_15];
  SIM_DEVICE_REG = ATTR[`HBM_ONE_STACK_INTF__SIM_DEVICE];
  STACK_LOCATION_REG = ATTR[`HBM_ONE_STACK_INTF__STACK_LOCATION];
  SWITCH_ENABLE_REG = ATTR[`HBM_ONE_STACK_INTF__SWITCH_ENABLE];
  WRITE_PERCENT_00_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_00];
  WRITE_PERCENT_01_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_01];
  WRITE_PERCENT_02_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_02];
  WRITE_PERCENT_03_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_03];
  WRITE_PERCENT_04_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_04];
  WRITE_PERCENT_05_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_05];
  WRITE_PERCENT_06_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_06];
  WRITE_PERCENT_07_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_07];
  WRITE_PERCENT_08_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_08];
  WRITE_PERCENT_09_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_09];
  WRITE_PERCENT_10_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_10];
  WRITE_PERCENT_11_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_11];
  WRITE_PERCENT_12_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_12];
  WRITE_PERCENT_13_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_13];
  WRITE_PERCENT_14_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_14];
  WRITE_PERCENT_15_REG = ATTR[`HBM_ONE_STACK_INTF__WRITE_PERCENT_15];
end

// procedures to override, read attribute values

task write_attr;
  input  [`HBM_ONE_STACK_INTF_ADDR_SZ-1:0] addr;
  input  [`HBM_ONE_STACK_INTF_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`HBM_ONE_STACK_INTF_DATA_SZ-1:0] read_attr;
  input  [`HBM_ONE_STACK_INTF_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
