

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Tue Aug 02 19:10:45 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F45K50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	text1,global,reloc=2,class=CODE,delta=1
    11                           	psect	text2,global,reloc=2,class=CODE,delta=1
    12                           	psect	text3,global,reloc=2,class=CODE,delta=1
    13                           	psect	text4,global,reloc=2,class=CODE,delta=1
    14                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    15                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    16                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    17                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    18                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    19                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    20   000000                     
    21                           ; Version 2.35
    22                           ; Generated 05/05/2021 GMT
    23                           ; 
    24                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    25                           ; All rights reserved.
    26                           ; 
    27                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    28                           ; 
    29                           ; Redistribution and use in source and binary forms, with or without modification, are
    30                           ; permitted provided that the following conditions are met:
    31                           ; 
    32                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    33                           ;        conditions and the following disclaimer.
    34                           ; 
    35                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    36                           ;        of conditions and the following disclaimer in the documentation and/or other
    37                           ;        materials provided with the distribution. Publication is not required when
    38                           ;        this file is used in an embedded application.
    39                           ; 
    40                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    41                           ;        software without specific prior written permission.
    42                           ; 
    43                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    44                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    45                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    46                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    47                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    48                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    49                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    50                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    51                           ; 
    52                           ; 
    53                           ; Code-generator required, PIC18F45K50 Definitions
    54                           ; 
    55                           ; SFR Addresses
    56   000000                     
    57                           	psect	idataCOMRAM
    58   0000F8                     __pidataCOMRAM:
    59                           	callstack 0
    60                           
    61                           ;initializer for _flag
    62   0000F8  01                 	db	1
    63   000000                     _CCPTMRSbits	set	3929
    64   000000                     _ANSELBbits	set	3932
    65   000000                     _SLRCON	set	3962
    66   000000                     _OSCCONbits	set	4051
    67   000000                     _INTCONbits	set	4082
    68   000000                     _TRISCbits	set	3988
    69   000000                     _PIE1bits	set	3997
    70   000000                     _CCP1CONbits	set	4029
    71   000000                     _PIR1bits	set	3998
    72   000000                     _CCP2CONbits	set	3991
    73   000000                     _CCPR1	set	4030
    74   000000                     _T1CONbits	set	4045
    75   000000                     _TMR1	set	4046
    76                           
    77                           ; #config settings
    78                           
    79                           	psect	cinit
    80   0000A6                     __pcinit:
    81                           	callstack 0
    82   0000A6                     start_initialization:
    83                           	callstack 0
    84   0000A6                     __initialization:
    85                           	callstack 0
    86                           
    87                           ; Initialize objects allocated to COMRAM (1 bytes)
    88                           ; load TBLPTR registers with __pidataCOMRAM
    89   0000A6  0EF8               	movlw	low __pidataCOMRAM
    90   0000A8  6EF6               	movwf	tblptrl,c
    91   0000AA  0E00               	movlw	high __pidataCOMRAM
    92   0000AC  6EF7               	movwf	tblptrh,c
    93   0000AE  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
    94   0000B0  6EF8               	movwf	tblptru,c
    95   0000B2  0009               	tblrd		*+	;fetch initializer
    96   0000B4  CFF5 F001          	movff	tablat,__pdataCOMRAM
    97   0000B8                     end_of_initialization:
    98                           	callstack 0
    99   0000B8                     __end_of__initialization:
   100                           	callstack 0
   101   0000B8  9002               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   102   0000BA  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   103   0000BC  0100               	movlb	0
   104   0000BE  EF61  F000         	goto	_main	;jump to C main() function
   105                           
   106                           	psect	dataCOMRAM
   107   000001                     __pdataCOMRAM:
   108                           	callstack 0
   109   000001                     _flag:
   110                           	callstack 0
   111   000001                     	ds	1
   112                           
   113                           	psect	cstackCOMRAM
   114   000000                     __pcstackCOMRAM:
   115                           	callstack 0
   116   000000                     
   117                           ; 1 bytes @ 0x0
   118 ;;
   119 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   120 ;;
   121 ;; *************** function _main *****************
   122 ;; Defined at:
   123 ;;		line 16 in file "main.c"
   124 ;; Parameters:    Size  Location     Type
   125 ;;		None
   126 ;; Auto vars:     Size  Location     Type
   127 ;;		None
   128 ;; Return value:  Size  Location     Type
   129 ;;                  1    wreg      void 
   130 ;; Registers used:
   131 ;;		wreg, status,2, cstack
   132 ;; Tracked objects:
   133 ;;		On entry : 0/0
   134 ;;		On exit  : 0/0
   135 ;;		Unchanged: 0/0
   136 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   137 ;;      Params:         0       0       0       0       0       0       0       0       0
   138 ;;      Locals:         0       0       0       0       0       0       0       0       0
   139 ;;      Temps:          0       0       0       0       0       0       0       0       0
   140 ;;      Totals:         0       0       0       0       0       0       0       0       0
   141 ;;Total ram usage:        0 bytes
   142 ;; Hardware stack levels required when called: 2
   143 ;; This function calls:
   144 ;;		_Config_CCP_Compara
   145 ;;		_Config_CCP_Interrupt
   146 ;;		_Config_Clock
   147 ;;		_Config_Port
   148 ;; This function is called by:
   149 ;;		Startup code after reset
   150 ;; This function uses a non-reentrant model
   151 ;;
   152                           
   153                           	psect	text0
   154   0000C2                     __ptext0:
   155                           	callstack 0
   156   0000C2                     _main:
   157                           	callstack 29
   158   0000C2                     
   159                           ;main.c: 17:     Config_Clock();
   160   0000C2  EC6D  F000         	call	_Config_Clock	;wreg free
   161                           
   162                           ;main.c: 18:     Config_Port();
   163   0000C6  EC79  F000         	call	_Config_Port	;wreg free
   164                           
   165                           ;main.c: 19:     Config_CCP_Compara();
   166   0000CA  EC36  F000         	call	_Config_CCP_Compara	;wreg free
   167   0000CE                     
   168                           ;main.c: 20:     Config_CCP_Interrupt();
   169   0000CE  EC74  F000         	call	_Config_CCP_Interrupt	;wreg free
   170   0000D2                     l41:
   171   0000D2  EF69  F000         	goto	l41
   172   0000D6  EF34  F000         	goto	start
   173   0000DA                     __end_of_main:
   174                           	callstack 0
   175                           
   176 ;; *************** function _Config_Port *****************
   177 ;; Defined at:
   178 ;;		line 34 in file "main.c"
   179 ;; Parameters:    Size  Location     Type
   180 ;;		None
   181 ;; Auto vars:     Size  Location     Type
   182 ;;		None
   183 ;; Return value:  Size  Location     Type
   184 ;;                  1    wreg      void 
   185 ;; Registers used:
   186 ;;		wreg, status,2
   187 ;; Tracked objects:
   188 ;;		On entry : 0/0
   189 ;;		On exit  : 0/0
   190 ;;		Unchanged: 0/0
   191 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   192 ;;      Params:         0       0       0       0       0       0       0       0       0
   193 ;;      Locals:         0       0       0       0       0       0       0       0       0
   194 ;;      Temps:          0       0       0       0       0       0       0       0       0
   195 ;;      Totals:         0       0       0       0       0       0       0       0       0
   196 ;;Total ram usage:        0 bytes
   197 ;; Hardware stack levels used: 1
   198 ;; Hardware stack levels required when called: 1
   199 ;; This function calls:
   200 ;;		Nothing
   201 ;; This function is called by:
   202 ;;		_main
   203 ;; This function uses a non-reentrant model
   204 ;;
   205                           
   206                           	psect	text1
   207   0000F2                     __ptext1:
   208                           	callstack 0
   209   0000F2                     _Config_Port:
   210                           	callstack 29
   211   0000F2                     
   212                           ;main.c: 39:     SLRCON=0b00000000;
   213   0000F2  0E00               	movlw	0
   214   0000F4  6E7A               	movwf	122,c	;volatile
   215   0000F6  0012               	return		;funcret
   216   0000F8                     __end_of_Config_Port:
   217                           	callstack 0
   218                           
   219 ;; *************** function _Config_Clock *****************
   220 ;; Defined at:
   221 ;;		line 29 in file "main.c"
   222 ;; Parameters:    Size  Location     Type
   223 ;;		None
   224 ;; Auto vars:     Size  Location     Type
   225 ;;		None
   226 ;; Return value:  Size  Location     Type
   227 ;;                  1    wreg      void 
   228 ;; Registers used:
   229 ;;		wreg, status,2
   230 ;; Tracked objects:
   231 ;;		On entry : 0/0
   232 ;;		On exit  : 0/0
   233 ;;		Unchanged: 0/0
   234 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   235 ;;      Params:         0       0       0       0       0       0       0       0       0
   236 ;;      Locals:         0       0       0       0       0       0       0       0       0
   237 ;;      Temps:          0       0       0       0       0       0       0       0       0
   238 ;;      Totals:         0       0       0       0       0       0       0       0       0
   239 ;;Total ram usage:        0 bytes
   240 ;; Hardware stack levels used: 1
   241 ;; Hardware stack levels required when called: 1
   242 ;; This function calls:
   243 ;;		Nothing
   244 ;; This function is called by:
   245 ;;		_main
   246 ;; This function uses a non-reentrant model
   247 ;;
   248                           
   249                           	psect	text2
   250   0000DA                     __ptext2:
   251                           	callstack 0
   252   0000DA                     _Config_Clock:
   253                           	callstack 29
   254   0000DA                     
   255                           ;main.c: 30:     OSCCONbits.IRCF=0b111;
   256   0000DA  0E70               	movlw	112
   257   0000DC  12D3               	iorwf	211,f,c	;volatile
   258                           
   259                           ;main.c: 31:     OSCCONbits.SCS=0b10;
   260   0000DE  50D3               	movf	211,w,c	;volatile
   261   0000E0  0BFC               	andlw	-4
   262   0000E2  0902               	iorlw	2
   263   0000E4  6ED3               	movwf	211,c	;volatile
   264   0000E6  0012               	return		;funcret
   265   0000E8                     __end_of_Config_Clock:
   266                           	callstack 0
   267                           
   268 ;; *************** function _Config_CCP_Interrupt *****************
   269 ;; Defined at:
   270 ;;		line 49 in file "main.c"
   271 ;; Parameters:    Size  Location     Type
   272 ;;		None
   273 ;; Auto vars:     Size  Location     Type
   274 ;;		None
   275 ;; Return value:  Size  Location     Type
   276 ;;                  1    wreg      void 
   277 ;; Registers used:
   278 ;;		None
   279 ;; Tracked objects:
   280 ;;		On entry : 0/0
   281 ;;		On exit  : 0/0
   282 ;;		Unchanged: 0/0
   283 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   284 ;;      Params:         0       0       0       0       0       0       0       0       0
   285 ;;      Locals:         0       0       0       0       0       0       0       0       0
   286 ;;      Temps:          0       0       0       0       0       0       0       0       0
   287 ;;      Totals:         0       0       0       0       0       0       0       0       0
   288 ;;Total ram usage:        0 bytes
   289 ;; Hardware stack levels used: 1
   290 ;; Hardware stack levels required when called: 1
   291 ;; This function calls:
   292 ;;		Nothing
   293 ;; This function is called by:
   294 ;;		_main
   295 ;; This function uses a non-reentrant model
   296 ;;
   297                           
   298                           	psect	text3
   299   0000E8                     __ptext3:
   300                           	callstack 0
   301   0000E8                     _Config_CCP_Interrupt:
   302                           	callstack 29
   303   0000E8                     
   304                           ;main.c: 50:     INTCONbits.GIE=1;
   305   0000E8  8EF2               	bsf	242,7,c	;volatile
   306                           
   307                           ;main.c: 51:     INTCONbits.PEIE=1;
   308   0000EA  8CF2               	bsf	242,6,c	;volatile
   309                           
   310                           ;main.c: 52:     PIE1bits.CCP1IE=1;
   311   0000EC  849D               	bsf	157,2,c	;volatile
   312                           
   313                           ;main.c: 53:     PIR1bits.CCP1IF=0;
   314   0000EE  949E               	bcf	158,2,c	;volatile
   315   0000F0  0012               	return		;funcret
   316   0000F2                     __end_of_Config_CCP_Interrupt:
   317                           	callstack 0
   318                           
   319 ;; *************** function _Config_CCP_Compara *****************
   320 ;; Defined at:
   321 ;;		line 56 in file "main.c"
   322 ;; Parameters:    Size  Location     Type
   323 ;;		None
   324 ;; Auto vars:     Size  Location     Type
   325 ;;		None
   326 ;; Return value:  Size  Location     Type
   327 ;;                  1    wreg      void 
   328 ;; Registers used:
   329 ;;		wreg, status,2
   330 ;; Tracked objects:
   331 ;;		On entry : 0/0
   332 ;;		On exit  : 0/0
   333 ;;		Unchanged: 0/0
   334 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   335 ;;      Params:         0       0       0       0       0       0       0       0       0
   336 ;;      Locals:         0       0       0       0       0       0       0       0       0
   337 ;;      Temps:          0       0       0       0       0       0       0       0       0
   338 ;;      Totals:         0       0       0       0       0       0       0       0       0
   339 ;;Total ram usage:        0 bytes
   340 ;; Hardware stack levels used: 1
   341 ;; Hardware stack levels required when called: 1
   342 ;; This function calls:
   343 ;;		Nothing
   344 ;; This function is called by:
   345 ;;		_main
   346 ;; This function uses a non-reentrant model
   347 ;;
   348                           
   349                           	psect	text4
   350   00006C                     __ptext4:
   351                           	callstack 0
   352   00006C                     _Config_CCP_Compara:
   353                           	callstack 29
   354   00006C                     
   355                           ;main.c: 58:     ANSELBbits.ANSB2 = 0;
   356   00006C  010F               	movlb	15	; () banked
   357   00006E  955C               	bcf	92,2,b	;volatile
   358                           
   359                           ;main.c: 59:     TRISCbits.TRISC2 = 0;
   360   000070  9494               	bcf	148,2,c	;volatile
   361   000072                     
   362                           ; BSR set to: 15
   363                           ;main.c: 62:     CCP2CONbits.DC2B = 0b00;
   364   000072  0ECF               	movlw	-49
   365   000074  1697               	andwf	151,f,c	;volatile
   366                           
   367                           ;main.c: 63:     CCP1CONbits.CCP1M = 0b0010;
   368   000076  50BD               	movf	189,w,c	;volatile
   369   000078  0BF0               	andlw	-16
   370   00007A  0902               	iorlw	2
   371   00007C  6EBD               	movwf	189,c	;volatile
   372   00007E                     
   373                           ; BSR set to: 15
   374                           ;main.c: 64:     CCPTMRSbits.C1TSEL = 0;
   375   00007E  9159               	bcf	89,0,b	;volatile
   376                           
   377                           ;main.c: 67:     T1CONbits.TMR1CS = 0b00;
   378   000080  0E3F               	movlw	-193
   379   000082  16CD               	andwf	205,f,c	;volatile
   380                           
   381                           ;main.c: 68:     T1CONbits.T1CKPS = 0b00;
   382   000084  0ECF               	movlw	-49
   383   000086  16CD               	andwf	205,f,c	;volatile
   384   000088                     
   385                           ; BSR set to: 15
   386                           ;main.c: 69:     T1CONbits.SOSCEN = 0;
   387   000088  96CD               	bcf	205,3,c	;volatile
   388   00008A                     
   389                           ; BSR set to: 15
   390                           ;main.c: 70:     T1CONbits.T1SYNC = 0;
   391   00008A  94CD               	bcf	205,2,c	;volatile
   392   00008C                     
   393                           ; BSR set to: 15
   394                           ;main.c: 71:     T1CONbits.RD16 = 1;
   395   00008C  82CD               	bsf	205,1,c	;volatile
   396   00008E                     
   397                           ; BSR set to: 15
   398                           ;main.c: 72:     T1CONbits.TMR1ON = 0;
   399   00008E  90CD               	bcf	205,0,c	;volatile
   400                           
   401                           ;main.c: 74:     CCPR1=(uint16_t)((1.0/1000)*(16000000UL/4));
   402   000090  0E0F               	movlw	15
   403   000092  6EBF               	movwf	191,c	;volatile
   404   000094  0EA0               	movlw	160
   405   000096  6EBE               	movwf	190,c	;volatile
   406                           
   407                           ;main.c: 76:     TMR1 = 0;
   408   000098  0E00               	movlw	0
   409   00009A  6ECF               	movwf	207,c	;volatile
   410   00009C  0E00               	movlw	0
   411   00009E  6ECE               	movwf	206,c	;volatile
   412   0000A0                     
   413                           ; BSR set to: 15
   414                           ;main.c: 79:     PIR1bits.CCP1IF = 0;
   415   0000A0  949E               	bcf	158,2,c	;volatile
   416   0000A2                     
   417                           ; BSR set to: 15
   418                           ;main.c: 80:     T1CONbits.TMR1ON = 1;
   419   0000A2  80CD               	bsf	205,0,c	;volatile
   420   0000A4                     
   421                           ; BSR set to: 15
   422   0000A4  0012               	return		;funcret
   423   0000A6                     __end_of_Config_CCP_Compara:
   424                           	callstack 0
   425                           
   426 ;; *************** function _ISR *****************
   427 ;; Defined at:
   428 ;;		line 84 in file "main.c"
   429 ;; Parameters:    Size  Location     Type
   430 ;;		None
   431 ;; Auto vars:     Size  Location     Type
   432 ;;		None
   433 ;; Return value:  Size  Location     Type
   434 ;;                  1    wreg      void 
   435 ;; Registers used:
   436 ;;		wreg, status,2, status,0
   437 ;; Tracked objects:
   438 ;;		On entry : 0/0
   439 ;;		On exit  : 0/0
   440 ;;		Unchanged: 0/0
   441 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   442 ;;      Params:         0       0       0       0       0       0       0       0       0
   443 ;;      Locals:         0       0       0       0       0       0       0       0       0
   444 ;;      Temps:          0       0       0       0       0       0       0       0       0
   445 ;;      Totals:         0       0       0       0       0       0       0       0       0
   446 ;;Total ram usage:        0 bytes
   447 ;; Hardware stack levels used: 1
   448 ;; This function calls:
   449 ;;		Nothing
   450 ;; This function is called by:
   451 ;;		Interrupt level 2
   452 ;; This function uses a non-reentrant model
   453 ;;
   454                           
   455                           	psect	intcode
   456   000008                     __pintcode:
   457                           	callstack 0
   458   000008                     _ISR:
   459                           	callstack 29
   460                           
   461                           ; BSR set to: 15
   462                           ;incstack = 0
   463   000008  8202               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   464   00000A                     
   465                           ;main.c: 86:     if(PIR1bits.CCP1IF){
   466   00000A  A49E               	btfss	158,2,c	;volatile
   467   00000C  EF0A  F000         	goto	i2u1_41
   468   000010  EF0C  F000         	goto	i2u1_40
   469   000014                     i2u1_41:
   470   000014  EF32  F000         	goto	i2l64
   471   000018                     i2u1_40:
   472   000018                     
   473                           ;main.c: 87:         if(flag==1){
   474   000018  0401               	decf	_flag^0,w,c
   475   00001A  A4D8               	btfss	status,2,c
   476   00001C  EF12  F000         	goto	i2u2_41
   477   000020  EF14  F000         	goto	i2u2_40
   478   000024                     i2u2_41:
   479   000024  EF24  F000         	goto	i2l62
   480   000028                     i2u2_40:
   481   000028                     
   482                           ;main.c: 88:             PIR1bits.CCP1IF=0;
   483   000028  949E               	bcf	158,2,c	;volatile
   484   00002A                     
   485                           ;main.c: 89:             TMR1=0;
   486   00002A  0E00               	movlw	0
   487   00002C  6ECF               	movwf	207,c	;volatile
   488   00002E  0E00               	movlw	0
   489   000030  6ECE               	movwf	206,c	;volatile
   490                           
   491                           ;main.c: 90:             CCP1CONbits.CCP1M = 0b1000;
   492   000032  50BD               	movf	189,w,c	;volatile
   493   000034  0BF0               	andlw	-16
   494   000036  0908               	iorlw	8
   495   000038  6EBD               	movwf	189,c	;volatile
   496                           
   497                           ;main.c: 91:             CCPR1=(uint16_t)(((1.0/1000)*(80/100.0))*(16000000UL/4));
   498   00003A  0E0C               	movlw	12
   499   00003C  6EBF               	movwf	191,c	;volatile
   500   00003E  0E80               	movlw	128
   501   000040  6EBE               	movwf	190,c	;volatile
   502   000042                     
   503                           ;main.c: 92:             flag++;
   504   000042  2A01               	incf	_flag^0,f,c
   505                           
   506                           ;main.c: 93:         }
   507   000044  EF32  F000         	goto	i2l64
   508   000048                     i2l62:
   509                           
   510                           ;main.c: 95:             PIR1bits.CCP1IF=0;
   511   000048  949E               	bcf	158,2,c	;volatile
   512   00004A                     
   513                           ;main.c: 96:             TMR1=0;
   514   00004A  0E00               	movlw	0
   515   00004C  6ECF               	movwf	207,c	;volatile
   516   00004E  0E00               	movlw	0
   517   000050  6ECE               	movwf	206,c	;volatile
   518                           
   519                           ;main.c: 97:             CCP1CONbits.CCP1M = 0b1001;
   520   000052  50BD               	movf	189,w,c	;volatile
   521   000054  0BF0               	andlw	-16
   522   000056  0909               	iorlw	9
   523   000058  6EBD               	movwf	189,c	;volatile
   524                           
   525                           ;main.c: 98:             CCPR1=(uint16_t)(((1.0/1000)*(20/100.0))*(16000000UL/4));
   526   00005A  0E03               	movlw	3
   527   00005C  6EBF               	movwf	191,c	;volatile
   528   00005E  0E20               	movlw	32
   529   000060  6EBE               	movwf	190,c	;volatile
   530   000062                     
   531                           ;main.c: 99:             flag--;
   532   000062  0601               	decf	_flag^0,f,c
   533   000064                     i2l64:
   534   000064  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   535   000066  0011               	retfie		f
   536   000068                     __end_of_ISR:
   537                           	callstack 0
   538   000000                     
   539                           	psect	rparam
   540   000000                     
   541                           	psect	temp
   542   000002                     btemp:
   543                           	callstack 0
   544   000002                     	ds	1
   545   000000                     int$flags	set	btemp
   546   000000                     wtemp8	set	btemp+1
   547   000000                     ttemp5	set	btemp+1
   548   000000                     ttemp6	set	btemp+4
   549   000000                     ttemp7	set	btemp+8
   550                           
   551                           	psect	idloc
   552                           
   553                           ;Config register IDLOC0 @ 0x200000
   554                           ;	unspecified, using default values
   555   200000                     	org	2097152
   556   200000  FF                 	db	255
   557                           
   558                           ;Config register IDLOC1 @ 0x200001
   559                           ;	unspecified, using default values
   560   200001                     	org	2097153
   561   200001  FF                 	db	255
   562                           
   563                           ;Config register IDLOC2 @ 0x200002
   564                           ;	unspecified, using default values
   565   200002                     	org	2097154
   566   200002  FF                 	db	255
   567                           
   568                           ;Config register IDLOC3 @ 0x200003
   569                           ;	unspecified, using default values
   570   200003                     	org	2097155
   571   200003  FF                 	db	255
   572                           
   573                           ;Config register IDLOC4 @ 0x200004
   574                           ;	unspecified, using default values
   575   200004                     	org	2097156
   576   200004  FF                 	db	255
   577                           
   578                           ;Config register IDLOC5 @ 0x200005
   579                           ;	unspecified, using default values
   580   200005                     	org	2097157
   581   200005  FF                 	db	255
   582                           
   583                           ;Config register IDLOC6 @ 0x200006
   584                           ;	unspecified, using default values
   585   200006                     	org	2097158
   586   200006  FF                 	db	255
   587                           
   588                           ;Config register IDLOC7 @ 0x200007
   589                           ;	unspecified, using default values
   590   200007                     	org	2097159
   591   200007  FF                 	db	255
   592                           
   593                           	psect	config
   594                           
   595                           ;Config register CONFIG1L @ 0x300000
   596                           ;	PLL Selection
   597                           ;	PLLSEL = PLL4X, 4x clock multiplier
   598                           ;	PLL Enable Configuration bit
   599                           ;	CFGPLLEN = OFF, PLL Disabled (firmware controlled)
   600                           ;	CPU System Clock Postscaler
   601                           ;	CPUDIV = NOCLKDIV, CPU uses system clock (no divide)
   602                           ;	Low Speed USB mode with 48 MHz system clock
   603                           ;	LS48MHZ = SYS24X4, System clock at 24 MHz, USB clock divider is set to 4
   604   300000                     	org	3145728
   605   300000  00                 	db	0
   606                           
   607                           ;Config register CONFIG1H @ 0x300001
   608                           ;	Oscillator Selection
   609                           ;	FOSC = INTOSCIO, Internal oscillator
   610                           ;	Primary Oscillator Shutdown
   611                           ;	PCLKEN = ON, Primary oscillator enabled
   612                           ;	Fail-Safe Clock Monitor
   613                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   614                           ;	Internal/External Oscillator Switchover
   615                           ;	IESO = OFF, Oscillator Switchover mode disabled
   616   300001                     	org	3145729
   617   300001  28                 	db	40
   618                           
   619                           ;Config register CONFIG2L @ 0x300002
   620                           ;	Power-up Timer Enable
   621                           ;	nPWRTEN = ON, Power up timer enabled
   622                           ;	Brown-out Reset Enable
   623                           ;	BOREN = SBORDIS, BOR enabled in hardware (SBOREN is ignored)
   624                           ;	Brown-out Reset Voltage
   625                           ;	BORV = 190, BOR set to 1.9V nominal
   626                           ;	Low-Power Brown-out Reset
   627                           ;	nLPBOR = OFF, Low-Power Brown-out Reset disabled
   628   300002                     	org	3145730
   629   300002  5E                 	db	94
   630                           
   631                           ;Config register CONFIG2H @ 0x300003
   632                           ;	Watchdog Timer Enable bits
   633                           ;	WDTEN = OFF, WDT disabled in hardware (SWDTEN ignored)
   634                           ;	Watchdog Timer Postscaler
   635                           ;	WDTPS = 32768, 1:32768
   636   300003                     	org	3145731
   637   300003  3C                 	db	60
   638                           
   639                           ; Padding undefined space
   640   300004                     	org	3145732
   641   300004  FF                 	db	255
   642                           
   643                           ;Config register CONFIG3H @ 0x300005
   644                           ;	CCP2 MUX bit
   645                           ;	CCP2MX = RC1, CCP2 input/output is multiplexed with RC1
   646                           ;	PORTB A/D Enable bit
   647                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
   648                           ;	Timer3 Clock Input MUX bit
   649                           ;	T3CMX = RC0, T3CKI function is on RC0
   650                           ;	SDO Output MUX bit
   651                           ;	SDOMX = RB3, SDO function is on RB3
   652                           ;	Master Clear Reset Pin Enable
   653                           ;	MCLRE = OFF, RE3 input pin enabled; external MCLR disabled
   654   300005                     	org	3145733
   655   300005  53                 	db	83
   656                           
   657                           ;Config register CONFIG4L @ 0x300006
   658                           ;	Stack Full/Underflow Reset
   659                           ;	STVREN = ON, Stack full/underflow will cause Reset
   660                           ;	Single-Supply ICSP Enable bit
   661                           ;	LVP = OFF, Single-Supply ICSP disabled
   662                           ;	Dedicated In-Circuit Debug/Programming Port Enable
   663                           ;	ICPRT = OFF, ICPORT disabled
   664                           ;	Extended Instruction Set Enable bit
   665                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled
   666                           ;	Background Debugger Enable bit
   667                           ;	DEBUG = 0x1, unprogrammed default
   668   300006                     	org	3145734
   669   300006  81                 	db	129
   670                           
   671                           ; Padding undefined space
   672   300007                     	org	3145735
   673   300007  FF                 	db	255
   674                           
   675                           ;Config register CONFIG5L @ 0x300008
   676                           ;	Block 0 Code Protect
   677                           ;	CP0 = OFF, Block 0 is not code-protected
   678                           ;	Block 1 Code Protect
   679                           ;	CP1 = OFF, Block 1 is not code-protected
   680                           ;	Block 2 Code Protect
   681                           ;	CP2 = OFF, Block 2 is not code-protected
   682                           ;	Block 3 Code Protect
   683                           ;	CP3 = OFF, Block 3 is not code-protected
   684   300008                     	org	3145736
   685   300008  0F                 	db	15
   686                           
   687                           ;Config register CONFIG5H @ 0x300009
   688                           ;	Boot Block Code Protect
   689                           ;	CPB = OFF, Boot block is not code-protected
   690                           ;	Data EEPROM Code Protect
   691                           ;	CPD = OFF, Data EEPROM is not code-protected
   692   300009                     	org	3145737
   693   300009  C0                 	db	192
   694                           
   695                           ;Config register CONFIG6L @ 0x30000A
   696                           ;	Block 0 Write Protect
   697                           ;	WRT0 = OFF, Block 0 (0800-1FFFh) is not write-protected
   698                           ;	Block 1 Write Protect
   699                           ;	WRT1 = OFF, Block 1 (2000-3FFFh) is not write-protected
   700                           ;	Block 2 Write Protect
   701                           ;	WRT2 = OFF, Block 2 (04000-5FFFh) is not write-protected
   702                           ;	Block 3 Write Protect
   703                           ;	WRT3 = OFF, Block 3 (06000-7FFFh) is not write-protected
   704   30000A                     	org	3145738
   705   30000A  0F                 	db	15
   706                           
   707                           ;Config register CONFIG6H @ 0x30000B
   708                           ;	Configuration Registers Write Protect
   709                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   710                           ;	Boot Block Write Protect
   711                           ;	WRTB = OFF, Boot block (0000-7FFh) is not write-protected
   712                           ;	Data EEPROM Write Protect
   713                           ;	WRTD = OFF, Data EEPROM is not write-protected
   714   30000B                     	org	3145739
   715   30000B  E0                 	db	224
   716                           
   717                           ;Config register CONFIG7L @ 0x30000C
   718                           ;	Block 0 Table Read Protect
   719                           ;	EBTR0 = OFF, Block 0 is not protected from table reads executed in other blocks
   720                           ;	Block 1 Table Read Protect
   721                           ;	EBTR1 = OFF, Block 1 is not protected from table reads executed in other blocks
   722                           ;	Block 2 Table Read Protect
   723                           ;	EBTR2 = OFF, Block 2 is not protected from table reads executed in other blocks
   724                           ;	Block 3 Table Read Protect
   725                           ;	EBTR3 = OFF, Block 3 is not protected from table reads executed in other blocks
   726   30000C                     	org	3145740
   727   30000C  0F                 	db	15
   728                           
   729                           ;Config register CONFIG7H @ 0x30000D
   730                           ;	Boot Block Table Read Protect
   731                           ;	EBTRB = OFF, Boot block is not protected from table reads executed in other blocks
   732   30000D                     	org	3145741
   733   30000D  40                 	db	64
   734                           tosu	equ	0xFFF
   735                           tosh	equ	0xFFE
   736                           tosl	equ	0xFFD
   737                           stkptr	equ	0xFFC
   738                           pclatu	equ	0xFFB
   739                           pclath	equ	0xFFA
   740                           pcl	equ	0xFF9
   741                           tblptru	equ	0xFF8
   742                           tblptrh	equ	0xFF7
   743                           tblptrl	equ	0xFF6
   744                           tablat	equ	0xFF5
   745                           prodh	equ	0xFF4
   746                           prodl	equ	0xFF3
   747                           indf0	equ	0xFEF
   748                           postinc0	equ	0xFEE
   749                           postdec0	equ	0xFED
   750                           preinc0	equ	0xFEC
   751                           plusw0	equ	0xFEB
   752                           fsr0h	equ	0xFEA
   753                           fsr0l	equ	0xFE9
   754                           wreg	equ	0xFE8
   755                           indf1	equ	0xFE7
   756                           postinc1	equ	0xFE6
   757                           postdec1	equ	0xFE5
   758                           preinc1	equ	0xFE4
   759                           plusw1	equ	0xFE3
   760                           fsr1h	equ	0xFE2
   761                           fsr1l	equ	0xFE1
   762                           bsr	equ	0xFE0
   763                           indf2	equ	0xFDF
   764                           postinc2	equ	0xFDE
   765                           postdec2	equ	0xFDD
   766                           preinc2	equ	0xFDC
   767                           plusw2	equ	0xFDB
   768                           fsr2h	equ	0xFDA
   769                           fsr2l	equ	0xFD9
   770                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        1
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      0       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _ISR in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                 _Config_CCP_Compara
               _Config_CCP_Interrupt
                       _Config_Clock
                        _Config_Port
 ---------------------------------------------------------------------------------
 (1) _Config_Port                                          0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Config_Clock                                         0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Config_CCP_Interrupt                                 0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Config_CCP_Compara                                   0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _ISR                                                  0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Config_CCP_Compara
   _Config_CCP_Interrupt
   _Config_Clock
   _Config_Port

 _ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      32        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITCOMRAM           5E      0       0       0        0.0%
COMRAM              5E      0       1       1        1.1%
BITBIGSFRlhhl       1E      0       0      24        0.0%
BITBIGSFRhl         1E      0       0      21        0.0%
BITBIGSFRllh        1D      0       0      28        0.0%
BITBIGSFRlhll       19      0       0      27        0.0%
BITBIGSFRlhhhl       D      0       0      23        0.0%
BITBIGSFRhh          D      0       0      20        0.0%
BITBIGSFRllll        6      0       0      30        0.0%
BITBIGSFRlhlhh       5      0       0      25        0.0%
BITBIGSFRlhhhh       3      0       0      22        0.0%
BITBIGSFRlllh        2      0       0      29        0.0%
BITBIGSFRlhlhl       2      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       1      31        0.0%
DATA                 0      0       1       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Tue Aug 02 19:10:45 2022

                          l41 00D2                            l50 00F6                            l42 00D2  
                          l53 00F0                            l47 00E6                            l56 00A4  
                         l740 00DA                           l750 0088                           l742 00F2  
                         l760 00A2                           l752 008A                           l744 006C  
                         l754 008C                           l746 0072                           l762 00E8  
                         l756 008E                           l748 007E                           l764 00C2  
                         l758 00A0                           l766 00CE                           _ISR 0008  
                        ?_ISR 0000                          i2l62 0048                          i2l64 0064  
                        _TMR1 000FCE                          _flag 0001                          _main 00C2  
                        btemp 0002                          start 0068                  ___param_bank 000000  
         __end_of_Config_Port 00F8                         ??_ISR 0000                         ?_main 0000  
                       _CCPR1 000FBE                         i2l770 0018                         i2l780 0062  
                       i2l772 0028                         i2l774 002A                         i2l776 0042  
                       i2l768 000A                         i2l778 004A                         tablat 000FF5  
                       ttemp5 0003                         ttemp6 0006                         ttemp7 000A  
                       status 000FD8                         wtemp8 0003               __initialization 00A6  
        __end_of_Config_Clock 00E8                  __end_of_main 00DA            _Config_CCP_Compara 006C  
                      ??_main 0000                 __activetblptr 000000           ?_Config_CCP_Compara 0000  
                      _SLRCON 000F7A                        i2u1_40 0018                        i2u1_41 0014  
                      i2u2_40 0028                        i2u2_41 0024                   _Config_Port 00F2  
        ??_Config_CCP_Compara 0000                        isa$std 000001                  __pdataCOMRAM 0001  
                      tblptrh 000FF7                        tblptrl 000FF6                        tblptru 000FF8  
                  __accesstop 0060       __end_of__initialization 00B8                 ___rparam_used 000001  
              __pcstackCOMRAM 0000                  _Config_Clock 00DA                       __Hparam 0000  
                     __Lparam 0000                       __pcinit 00A6                       __ramtop 0800  
                     __ptext0 00C2                       __ptext1 00F2                       __ptext2 00DA  
                     __ptext3 00E8                       __ptext4 006C                     _T1CONbits 000FCD  
        end_of_initialization 00B8                  ?_Config_Port 0000  __end_of_Config_CCP_Interrupt 00F2  
                   _TRISCbits 000F94                   _CCP1CONbits 000FBD                   _CCP2CONbits 000F97  
               __pidataCOMRAM 00F8           start_initialization 00A6                   __end_of_ISR 0068  
                 _CCPTMRSbits 000F59          _Config_CCP_Interrupt 00E8                     __pintcode 0008  
       ?_Config_CCP_Interrupt 0000                      _PIE1bits 000F9D                      _PIR1bits 000F9E  
                    __Hrparam 0000                      __Lrparam 0000                    _ANSELBbits 000F5C  
      ??_Config_CCP_Interrupt 0000    __end_of_Config_CCP_Compara 00A6                      isa$xinst 000000  
                    int$flags 0002                    _INTCONbits 000FF2                 ?_Config_Clock 0000  
                    intlevel2 0000                    _OSCCONbits 000FD3                ??_Config_Clock 0000  
               ??_Config_Port 0000  
