{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 01 15:57:37 2011 " "Info: Processing started: Fri Jul 01 15:57:37 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-arq_Relogio " "Info: Found design unit 1: Relogio-arq_Relogio" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Info: Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arq_contador " "Info: Found design unit 1: contador-arq_contador" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/contador.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Info: Found entity 1: contador" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/contador.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-Divider " "Info: Found design unit 1: Divider-Divider" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/divider.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Info: Found entity 1: Divider" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/divider.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-arq_seg7 " "Info: Found design unit 1: seg7-arq_seg7" {  } { { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/seg7.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/seg7.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Relogio " "Info: Elaborating entity \"Relogio\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:div_clk " "Info: Elaborating entity \"Divider\" for hierarchy \"Divider:div_clk\"" {  } { { "Relogio.vhd" "div_clk" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D divider.vhd(36) " "Warning (10492): VHDL Process Statement warning at divider.vhd(36): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/divider.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:contador1 " "Info: Elaborating entity \"contador\" for hierarchy \"contador:contador1\"" {  } { { "Relogio.vhd" "contador1" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:conversor0 " "Info: Elaborating entity \"seg7\" for hierarchy \"seg7:conversor0\"" {  } { { "Relogio.vhd" "conversor0" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "s6\[6\] VCC " "Warning (13410): Pin \"s6\[6\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s6\[5\] VCC " "Warning (13410): Pin \"s6\[5\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s6\[4\] VCC " "Warning (13410): Pin \"s6\[4\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s6\[3\] VCC " "Warning (13410): Pin \"s6\[3\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s6\[2\] VCC " "Warning (13410): Pin \"s6\[2\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s6\[1\] VCC " "Warning (13410): Pin \"s6\[1\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s6\[0\] VCC " "Warning (13410): Pin \"s6\[0\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s7\[6\] VCC " "Warning (13410): Pin \"s7\[6\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s7\[5\] VCC " "Warning (13410): Pin \"s7\[5\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s7\[4\] VCC " "Warning (13410): Pin \"s7\[4\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s7\[3\] VCC " "Warning (13410): Pin \"s7\[3\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s7\[2\] VCC " "Warning (13410): Pin \"s7\[2\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s7\[1\] VCC " "Warning (13410): Pin \"s7\[1\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s7\[0\] VCC " "Warning (13410): Pin \"s7\[0\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Relogio_fechadura/Relogio.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Info: Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Info: Implemented 154 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 01 15:57:39 2011 " "Info: Processing ended: Fri Jul 01 15:57:39 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
