
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003593                       # Number of seconds simulated
sim_ticks                                  3592569675                       # Number of ticks simulated
final_tick                               533202088611                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161946                       # Simulator instruction rate (inst/s)
host_op_rate                                   205096                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 287309                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895236                       # Number of bytes of host memory used
host_seconds                                 12504.20                       # Real time elapsed on the host
sim_insts                                  2025008912                       # Number of instructions simulated
sim_ops                                    2564566514                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       172160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       199552                       # Number of bytes read from this memory
system.physmem.bytes_read::total               382464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       125056                       # Number of bytes written to this memory
system.physmem.bytes_written::total            125056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1345                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1559                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2988                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             977                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  977                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1603309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47921130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1389535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     55545756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               106459731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1603309                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1389535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2992844                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34809624                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34809624                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34809624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1603309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47921130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1389535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     55545756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              141269355                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8615276                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086580                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533310                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207034                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1295746                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194234                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300601                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8939                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3327877                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16808501                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086580                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494835                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596337                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1040447                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        718293                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1636763                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91562                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8472534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.433166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4876197     57.55%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355434      4.20%     61.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          332407      3.92%     65.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316773      3.74%     69.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259290      3.06%     72.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188582      2.23%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          137674      1.62%     76.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          211019      2.49%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795158     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8472534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358268                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951011                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3483745                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       685125                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437129                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40462                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        826066                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497126                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3960                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19967801                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10796                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        826066                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3666101                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         315265                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        88907                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288556                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287633                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19375006                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           50                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        151883                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        84493                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26861246                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90254411                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90254411                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788552                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10072662                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3769                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2050                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           706771                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1902131                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1021413                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23458                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       441456                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18053204                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3685                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14620933                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22933                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5720793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17452934                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          369                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8472534                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.725686                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839772                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2985954     35.24%     35.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1705983     20.14%     55.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1368396     16.15%     71.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       820171      9.68%     81.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       830975      9.81%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379061      4.47%     95.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245239      2.89%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67034      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69721      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8472534                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64008     58.20%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21198     19.27%     77.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24780     22.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12013847     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200204      1.37%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1554304     10.63%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850987      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14620933                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.697094                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109986                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007523                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37847318                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23777947                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14247070                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14730919                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46305                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666929                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          415                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          269                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       237711                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        826066                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         227094                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14005                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18056891                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        80523                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1902131                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1021413                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2036                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9459                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1458                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          269                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122986                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115367                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238353                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14378838                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1474469                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242094                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2311753                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2021006                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            837284                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.668993                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14258134                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14247070                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200856                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24868125                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.653699                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369986                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5817647                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206291                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7646468                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.600746                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.114589                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3055932     39.97%     39.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048371     26.79%     66.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850262     11.12%     77.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431740      5.65%     83.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449828      5.88%     89.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       228301      2.99%     92.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155757      2.04%     94.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89636      1.17%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       336641      4.40%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7646468                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240054                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018901                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235199                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758292                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009302                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       336641                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25367203                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36942054                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 142742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.861528                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.861528                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.160729                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.160729                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65007003                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19484435                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18756017                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3298                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles                 8615276                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3139905                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2547164                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213840                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1302121                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1231980                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          333905                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9326                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3287442                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17296549                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3139905                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1565885                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3649548                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1124396                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        593816                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1617603                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97960                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8436313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.527128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.325420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4786765     56.74%     56.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          228322      2.71%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          259705      3.08%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          473514      5.61%     68.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          214237      2.54%     70.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          327882      3.89%     74.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          180352      2.14%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          151392      1.79%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1814144     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8436313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364458                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.007660                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3469301                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       545828                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3482390                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35374                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        903416                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533563                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3270                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20580199                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4812                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        903416                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3658943                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         139233                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       147600                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3323707                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       263410                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19766498                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3797                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        142102                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76458                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1038                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27678846                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92072553                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92072553                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17013107                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10665675                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4276                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2620                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           675676                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1846589                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       943013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14510                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       280498                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18569985                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14949367                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30112                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6273752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18793519                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          872                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8436313                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772026                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924080                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2966340     35.16%     35.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1791061     21.23%     56.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1204015     14.27%     70.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       844502     10.01%     80.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       710894      8.43%     89.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       379578      4.50%     93.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       378671      4.49%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86738      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74514      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8436313                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108125     76.45%     76.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15113     10.69%     87.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18185     12.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12456969     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211165      1.41%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1493753      9.99%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       785836      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14949367                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735216                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141426                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009460                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38506584                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24848208                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14513134                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15090793                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29735                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       721086                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237832                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        903416                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57103                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9257                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18574297                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66621                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1846589                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       943013                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2603                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6795                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           43                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          171                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122570                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249120                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14663451                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1391586                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       285915                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2146268                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2077530                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            754682                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.702029                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14524681                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14513134                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9496651                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26637192                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.684581                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356518                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9976038                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12253366                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6320993                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3437                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216693                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7532897                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626647                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161906                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2984107     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2047251     27.18%     66.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       841179     11.17%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       417962      5.55%     83.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       426900      5.67%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       167247      2.22%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182873      2.43%     93.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94226      1.25%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       371152      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7532897                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9976038                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12253366                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1830681                       # Number of memory references committed
system.switch_cpus1.commit.loads              1125500                       # Number of loads committed
system.switch_cpus1.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1762294                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11038331                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249159                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       371152                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25735766                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38052961                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 178963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9976038                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12253366                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9976038                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.863597                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.863597                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157948                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157948                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65923383                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20055892                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19052816                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3430                       # number of misc regfile writes
system.l20.replacements                          1389                       # number of replacements
system.l20.tagsinuse                     16382.134171                       # Cycle average of tags in use
system.l20.total_refs                          752592                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17769                       # Sample count of references to valid blocks.
system.l20.avg_refs                         42.354212                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          410.516577                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    41.385862                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   689.490505                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         15240.741226                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.025056                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002526                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.042083                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.930221                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999886                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         9387                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   9388                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2369                       # number of Writeback hits
system.l20.Writeback_hits::total                 2369                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           99                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   99                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         9486                       # number of demand (read+write) hits
system.l20.demand_hits::total                    9487                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         9486                       # number of overall hits
system.l20.overall_hits::total                   9487                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1345                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1390                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1345                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1390                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1345                       # number of overall misses
system.l20.overall_misses::total                 1390                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6444912                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    123141837                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      129586749                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6444912                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    123141837                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       129586749                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6444912                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    123141837                       # number of overall miss cycles
system.l20.overall_miss_latency::total      129586749                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10732                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10778                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2369                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2369                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           99                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               99                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10831                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10877                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10831                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10877                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.125326                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.128966                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.124181                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.127793                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.124181                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.127793                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 143220.266667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91555.269145                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93227.876978                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 143220.266667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91555.269145                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93227.876978                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 143220.266667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91555.269145                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93227.876978                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 476                       # number of writebacks
system.l20.writebacks::total                      476                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1345                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1390                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1345                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1390                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1345                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1390                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6112221                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    113140194                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    119252415                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6112221                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    113140194                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    119252415                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6112221                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    113140194                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    119252415                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.125326                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.128966                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.124181                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.127793                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.124181                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.127793                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 135827.133333                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84119.103346                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 85793.104317                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 135827.133333                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84119.103346                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 85793.104317                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 135827.133333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84119.103346                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 85793.104317                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1598                       # number of replacements
system.l21.tagsinuse                     16380.797743                       # Cycle average of tags in use
system.l21.total_refs                          811779                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17980                       # Sample count of references to valid blocks.
system.l21.avg_refs                         45.148999                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1038.781353                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    37.352252                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   811.233481                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14493.430656                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.063402                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002280                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.049514                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.884609                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999805                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         6176                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   6180                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2368                       # number of Writeback hits
system.l21.Writeback_hits::total                 2368                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          112                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  112                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         6288                       # number of demand (read+write) hits
system.l21.demand_hits::total                    6292                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         6288                       # number of overall hits
system.l21.overall_hits::total                   6292                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1559                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1598                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1559                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1598                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1559                       # number of overall misses
system.l21.overall_misses::total                 1598                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5433447                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    137228589                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      142662036                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5433447                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    137228589                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       142662036                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5433447                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    137228589                       # number of overall miss cycles
system.l21.overall_miss_latency::total      142662036                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7735                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7778                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2368                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2368                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          112                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              112                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7847                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7890                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7847                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7890                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.201551                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.205451                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.198675                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.202535                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.198675                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.202535                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 139319.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 88023.469532                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 89275.366708                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 139319.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 88023.469532                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 89275.366708                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 139319.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 88023.469532                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 89275.366708                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 501                       # number of writebacks
system.l21.writebacks::total                      501                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1559                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1598                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1559                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1598                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1559                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1598                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5135200                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    125110723                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    130245923                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5135200                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    125110723                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    130245923                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5135200                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    125110723                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    130245923                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.201551                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.205451                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.198675                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.202535                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.198675                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.202535                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131671.794872                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80250.624118                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 81505.583855                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131671.794872                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 80250.624118                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 81505.583855                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131671.794872                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 80250.624118                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 81505.583855                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     6                       # number of replacements
system.cpu0.icache.tagsinuse               578.993404                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001646374                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706382.238501                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.203434                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   535.789970                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.069236                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.858638                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927874                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1636697                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1636697                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1636697                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1636697                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1636697                       # number of overall hits
system.cpu0.icache.overall_hits::total        1636697                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           66                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           66                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           66                       # number of overall misses
system.cpu0.icache.overall_misses::total           66                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9788583                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9788583                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9788583                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9788583                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9788583                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9788583                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1636763                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1636763                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1636763                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1636763                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1636763                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1636763                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 148311.863636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 148311.863636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 148311.863636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 148311.863636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 148311.863636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 148311.863636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6643958                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6643958                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6643958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6643958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6643958                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6643958                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 144433.869565                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 144433.869565                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 144433.869565                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 144433.869565                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 144433.869565                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 144433.869565                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10831                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174240195                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11087                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15715.720664                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.741876                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.258124                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.905242                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.094758                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1137873                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1137873                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779912                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779912                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1821                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1821                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1649                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1649                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1917785                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1917785                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1917785                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1917785                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36736                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36736                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          338                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          338                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37074                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37074                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37074                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37074                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1203024108                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1203024108                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9825163                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9825163                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1212849271                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1212849271                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1212849271                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1212849271                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1174609                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1174609                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1954859                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1954859                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1954859                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1954859                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031275                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031275                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000433                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000433                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018965                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018965                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018965                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32747.825240                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32747.825240                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29068.529586                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29068.529586                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32714.281464                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32714.281464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32714.281464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32714.281464                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2369                       # number of writebacks
system.cpu0.dcache.writebacks::total             2369                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26004                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26004                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          239                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          239                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26243                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26243                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26243                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26243                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10732                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10732                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           99                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10831                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10831                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10831                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10831                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    219288596                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    219288596                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1930270                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1930270                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    221218866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    221218866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    221218866                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    221218866                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005541                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005541                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005541                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005541                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20433.152814                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20433.152814                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19497.676768                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19497.676768                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20424.602160                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20424.602160                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20424.602160                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20424.602160                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.349951                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006660251                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1954680.099029                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.349951                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066266                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822676                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1617544                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1617544                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1617544                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1617544                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1617544                       # number of overall hits
system.cpu1.icache.overall_hits::total        1617544                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7972759                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7972759                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7972759                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7972759                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7972759                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7972759                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1617603                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1617603                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1617603                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1617603                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1617603                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1617603                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 135131.508475                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 135131.508475                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 135131.508475                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 135131.508475                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 135131.508475                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 135131.508475                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5690022                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5690022                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5690022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5690022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5690022                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5690022                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132326.093023                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132326.093023                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 132326.093023                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132326.093023                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 132326.093023                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132326.093023                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7847                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165199342                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8103                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              20387.429594                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.216144                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.783856                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887563                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112437                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1084504                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1084504                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       701201                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        701201                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2503                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2503                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1715                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1715                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1785705                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1785705                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1785705                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1785705                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15183                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15183                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          413                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          413                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15596                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15596                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15596                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15596                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    554533134                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    554533134                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     15937809                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     15937809                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    570470943                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    570470943                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    570470943                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    570470943                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1099687                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1099687                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       701614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       701614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1715                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1715                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1801301                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1801301                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1801301                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1801301                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013807                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013807                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000589                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000589                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008658                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008658                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008658                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008658                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36523.291444                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36523.291444                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 38590.336562                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38590.336562                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36578.029174                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36578.029174                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36578.029174                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36578.029174                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2368                       # number of writebacks
system.cpu1.dcache.writebacks::total             2368                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7448                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7448                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          301                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          301                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7749                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7749                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7735                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7735                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          112                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          112                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7847                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7847                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7847                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7847                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    193221585                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    193221585                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2855522                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2855522                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    196077107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    196077107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    196077107                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    196077107                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007034                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007034                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000160                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000160                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004356                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004356                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004356                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004356                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24980.166128                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24980.166128                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25495.732143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25495.732143                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24987.524787                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24987.524787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24987.524787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24987.524787                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
