
Neko.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053f4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08005500  08005500  00006500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000018  08005550  08005550  00006550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000000c0  08005568  08005568  00006568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005628  08005628  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005628  08005628  00006628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800562c  0800562c  0000662c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005630  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004d8  20000060  0800568c  00007060  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000538  0800568c  00007538  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d123  00000000  00000000  00007085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022cc  00000000  00000000  000141a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d10  00000000  00000000  00016478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a2f  00000000  00000000  00017188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ca8  00000000  00000000  00017bb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f549  00000000  00000000  0002f85f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089d68  00000000  00000000  0003eda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c8b10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bf4  00000000  00000000  000c8b54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000cc748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	080054e8 	.word	0x080054e8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	080054e8 	.word	0x080054e8

0800014c <setjmp>:
 800014c:	46ec      	mov	ip, sp
 800014e:	e8a0 5ff0 	stmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 8000152:	f04f 0000 	mov.w	r0, #0
 8000156:	4770      	bx	lr

08000158 <longjmp>:
 8000158:	e8b0 5ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 800015c:	46e5      	mov	sp, ip
 800015e:	0008      	movs	r0, r1
 8000160:	bf08      	it	eq
 8000162:	2001      	moveq	r0, #1
 8000164:	4770      	bx	lr
 8000166:	bf00      	nop

08000168 <strlen>:
 8000168:	4603      	mov	r3, r0
 800016a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016e:	2a00      	cmp	r2, #0
 8000170:	d1fb      	bne.n	800016a <strlen+0x2>
 8000172:	1a18      	subs	r0, r3, r0
 8000174:	3801      	subs	r0, #1
 8000176:	4770      	bx	lr

08000178 <__aeabi_fmul>:
 8000178:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800017c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000180:	bf1e      	ittt	ne
 8000182:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000186:	ea92 0f0c 	teqne	r2, ip
 800018a:	ea93 0f0c 	teqne	r3, ip
 800018e:	d06f      	beq.n	8000270 <__aeabi_fmul+0xf8>
 8000190:	441a      	add	r2, r3
 8000192:	ea80 0c01 	eor.w	ip, r0, r1
 8000196:	0240      	lsls	r0, r0, #9
 8000198:	bf18      	it	ne
 800019a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800019e:	d01e      	beq.n	80001de <__aeabi_fmul+0x66>
 80001a0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80001a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001ac:	fba0 3101 	umull	r3, r1, r0, r1
 80001b0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80001b4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001b8:	bf3e      	ittt	cc
 80001ba:	0049      	lslcc	r1, r1, #1
 80001bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001c0:	005b      	lslcc	r3, r3, #1
 80001c2:	ea40 0001 	orr.w	r0, r0, r1
 80001c6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001ca:	2afd      	cmp	r2, #253	@ 0xfd
 80001cc:	d81d      	bhi.n	800020a <__aeabi_fmul+0x92>
 80001ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001d6:	bf08      	it	eq
 80001d8:	f020 0001 	biceq.w	r0, r0, #1
 80001dc:	4770      	bx	lr
 80001de:	f090 0f00 	teq	r0, #0
 80001e2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001e6:	bf08      	it	eq
 80001e8:	0249      	lsleq	r1, r1, #9
 80001ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001f2:	3a7f      	subs	r2, #127	@ 0x7f
 80001f4:	bfc2      	ittt	gt
 80001f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001fe:	4770      	bxgt	lr
 8000200:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000204:	f04f 0300 	mov.w	r3, #0
 8000208:	3a01      	subs	r2, #1
 800020a:	dc5d      	bgt.n	80002c8 <__aeabi_fmul+0x150>
 800020c:	f112 0f19 	cmn.w	r2, #25
 8000210:	bfdc      	itt	le
 8000212:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000216:	4770      	bxle	lr
 8000218:	f1c2 0200 	rsb	r2, r2, #0
 800021c:	0041      	lsls	r1, r0, #1
 800021e:	fa21 f102 	lsr.w	r1, r1, r2
 8000222:	f1c2 0220 	rsb	r2, r2, #32
 8000226:	fa00 fc02 	lsl.w	ip, r0, r2
 800022a:	ea5f 0031 	movs.w	r0, r1, rrx
 800022e:	f140 0000 	adc.w	r0, r0, #0
 8000232:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000236:	bf08      	it	eq
 8000238:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800023c:	4770      	bx	lr
 800023e:	f092 0f00 	teq	r2, #0
 8000242:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0040      	lsleq	r0, r0, #1
 800024a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800024e:	3a01      	subeq	r2, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xce>
 8000252:	ea40 000c 	orr.w	r0, r0, ip
 8000256:	f093 0f00 	teq	r3, #0
 800025a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800025e:	bf02      	ittt	eq
 8000260:	0049      	lsleq	r1, r1, #1
 8000262:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000266:	3b01      	subeq	r3, #1
 8000268:	d0f9      	beq.n	800025e <__aeabi_fmul+0xe6>
 800026a:	ea41 010c 	orr.w	r1, r1, ip
 800026e:	e78f      	b.n	8000190 <__aeabi_fmul+0x18>
 8000270:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000274:	ea92 0f0c 	teq	r2, ip
 8000278:	bf18      	it	ne
 800027a:	ea93 0f0c 	teqne	r3, ip
 800027e:	d00a      	beq.n	8000296 <__aeabi_fmul+0x11e>
 8000280:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000284:	bf18      	it	ne
 8000286:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800028a:	d1d8      	bne.n	800023e <__aeabi_fmul+0xc6>
 800028c:	ea80 0001 	eor.w	r0, r0, r1
 8000290:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000294:	4770      	bx	lr
 8000296:	f090 0f00 	teq	r0, #0
 800029a:	bf17      	itett	ne
 800029c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80002a0:	4608      	moveq	r0, r1
 80002a2:	f091 0f00 	teqne	r1, #0
 80002a6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80002aa:	d014      	beq.n	80002d6 <__aeabi_fmul+0x15e>
 80002ac:	ea92 0f0c 	teq	r2, ip
 80002b0:	d101      	bne.n	80002b6 <__aeabi_fmul+0x13e>
 80002b2:	0242      	lsls	r2, r0, #9
 80002b4:	d10f      	bne.n	80002d6 <__aeabi_fmul+0x15e>
 80002b6:	ea93 0f0c 	teq	r3, ip
 80002ba:	d103      	bne.n	80002c4 <__aeabi_fmul+0x14c>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	bf18      	it	ne
 80002c0:	4608      	movne	r0, r1
 80002c2:	d108      	bne.n	80002d6 <__aeabi_fmul+0x15e>
 80002c4:	ea80 0001 	eor.w	r0, r0, r1
 80002c8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002cc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002d0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002d4:	4770      	bx	lr
 80002d6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002da:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002de:	4770      	bx	lr

080002e0 <__aeabi_frsub>:
 80002e0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__addsf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_fsub>:
 80002e8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080002ec <__addsf3>:
 80002ec:	0042      	lsls	r2, r0, #1
 80002ee:	bf1f      	itttt	ne
 80002f0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002f4:	ea92 0f03 	teqne	r2, r3
 80002f8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002fc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000300:	d06a      	beq.n	80003d8 <__addsf3+0xec>
 8000302:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000306:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800030a:	bfc1      	itttt	gt
 800030c:	18d2      	addgt	r2, r2, r3
 800030e:	4041      	eorgt	r1, r0
 8000310:	4048      	eorgt	r0, r1
 8000312:	4041      	eorgt	r1, r0
 8000314:	bfb8      	it	lt
 8000316:	425b      	neglt	r3, r3
 8000318:	2b19      	cmp	r3, #25
 800031a:	bf88      	it	hi
 800031c:	4770      	bxhi	lr
 800031e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000322:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000326:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800032a:	bf18      	it	ne
 800032c:	4240      	negne	r0, r0
 800032e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000332:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000336:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800033a:	bf18      	it	ne
 800033c:	4249      	negne	r1, r1
 800033e:	ea92 0f03 	teq	r2, r3
 8000342:	d03f      	beq.n	80003c4 <__addsf3+0xd8>
 8000344:	f1a2 0201 	sub.w	r2, r2, #1
 8000348:	fa41 fc03 	asr.w	ip, r1, r3
 800034c:	eb10 000c 	adds.w	r0, r0, ip
 8000350:	f1c3 0320 	rsb	r3, r3, #32
 8000354:	fa01 f103 	lsl.w	r1, r1, r3
 8000358:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800035c:	d502      	bpl.n	8000364 <__addsf3+0x78>
 800035e:	4249      	negs	r1, r1
 8000360:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000364:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000368:	d313      	bcc.n	8000392 <__addsf3+0xa6>
 800036a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800036e:	d306      	bcc.n	800037e <__addsf3+0x92>
 8000370:	0840      	lsrs	r0, r0, #1
 8000372:	ea4f 0131 	mov.w	r1, r1, rrx
 8000376:	f102 0201 	add.w	r2, r2, #1
 800037a:	2afe      	cmp	r2, #254	@ 0xfe
 800037c:	d251      	bcs.n	8000422 <__addsf3+0x136>
 800037e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000382:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000386:	bf08      	it	eq
 8000388:	f020 0001 	biceq.w	r0, r0, #1
 800038c:	ea40 0003 	orr.w	r0, r0, r3
 8000390:	4770      	bx	lr
 8000392:	0049      	lsls	r1, r1, #1
 8000394:	eb40 0000 	adc.w	r0, r0, r0
 8000398:	3a01      	subs	r2, #1
 800039a:	bf28      	it	cs
 800039c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80003a0:	d2ed      	bcs.n	800037e <__addsf3+0x92>
 80003a2:	fab0 fc80 	clz	ip, r0
 80003a6:	f1ac 0c08 	sub.w	ip, ip, #8
 80003aa:	ebb2 020c 	subs.w	r2, r2, ip
 80003ae:	fa00 f00c 	lsl.w	r0, r0, ip
 80003b2:	bfaa      	itet	ge
 80003b4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80003b8:	4252      	neglt	r2, r2
 80003ba:	4318      	orrge	r0, r3
 80003bc:	bfbc      	itt	lt
 80003be:	40d0      	lsrlt	r0, r2
 80003c0:	4318      	orrlt	r0, r3
 80003c2:	4770      	bx	lr
 80003c4:	f092 0f00 	teq	r2, #0
 80003c8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80003cc:	bf06      	itte	eq
 80003ce:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80003d2:	3201      	addeq	r2, #1
 80003d4:	3b01      	subne	r3, #1
 80003d6:	e7b5      	b.n	8000344 <__addsf3+0x58>
 80003d8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003dc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003e0:	bf18      	it	ne
 80003e2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003e6:	d021      	beq.n	800042c <__addsf3+0x140>
 80003e8:	ea92 0f03 	teq	r2, r3
 80003ec:	d004      	beq.n	80003f8 <__addsf3+0x10c>
 80003ee:	f092 0f00 	teq	r2, #0
 80003f2:	bf08      	it	eq
 80003f4:	4608      	moveq	r0, r1
 80003f6:	4770      	bx	lr
 80003f8:	ea90 0f01 	teq	r0, r1
 80003fc:	bf1c      	itt	ne
 80003fe:	2000      	movne	r0, #0
 8000400:	4770      	bxne	lr
 8000402:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000406:	d104      	bne.n	8000412 <__addsf3+0x126>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	bf28      	it	cs
 800040c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000410:	4770      	bx	lr
 8000412:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000416:	bf3c      	itt	cc
 8000418:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800041c:	4770      	bxcc	lr
 800041e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000422:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000426:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800042a:	4770      	bx	lr
 800042c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000430:	bf16      	itet	ne
 8000432:	4608      	movne	r0, r1
 8000434:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000438:	4601      	movne	r1, r0
 800043a:	0242      	lsls	r2, r0, #9
 800043c:	bf06      	itte	eq
 800043e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000442:	ea90 0f01 	teqeq	r0, r1
 8000446:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800044a:	4770      	bx	lr

0800044c <__aeabi_ui2f>:
 800044c:	f04f 0300 	mov.w	r3, #0
 8000450:	e004      	b.n	800045c <__aeabi_i2f+0x8>
 8000452:	bf00      	nop

08000454 <__aeabi_i2f>:
 8000454:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000458:	bf48      	it	mi
 800045a:	4240      	negmi	r0, r0
 800045c:	ea5f 0c00 	movs.w	ip, r0
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000468:	4601      	mov	r1, r0
 800046a:	f04f 0000 	mov.w	r0, #0
 800046e:	e01c      	b.n	80004aa <__aeabi_l2f+0x2a>

08000470 <__aeabi_ul2f>:
 8000470:	ea50 0201 	orrs.w	r2, r0, r1
 8000474:	bf08      	it	eq
 8000476:	4770      	bxeq	lr
 8000478:	f04f 0300 	mov.w	r3, #0
 800047c:	e00a      	b.n	8000494 <__aeabi_l2f+0x14>
 800047e:	bf00      	nop

08000480 <__aeabi_l2f>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800048c:	d502      	bpl.n	8000494 <__aeabi_l2f+0x14>
 800048e:	4240      	negs	r0, r0
 8000490:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000494:	ea5f 0c01 	movs.w	ip, r1
 8000498:	bf02      	ittt	eq
 800049a:	4684      	moveq	ip, r0
 800049c:	4601      	moveq	r1, r0
 800049e:	2000      	moveq	r0, #0
 80004a0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80004a4:	bf08      	it	eq
 80004a6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80004aa:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80004ae:	fabc f28c 	clz	r2, ip
 80004b2:	3a08      	subs	r2, #8
 80004b4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80004b8:	db10      	blt.n	80004dc <__aeabi_l2f+0x5c>
 80004ba:	fa01 fc02 	lsl.w	ip, r1, r2
 80004be:	4463      	add	r3, ip
 80004c0:	fa00 fc02 	lsl.w	ip, r0, r2
 80004c4:	f1c2 0220 	rsb	r2, r2, #32
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	fa20 f202 	lsr.w	r2, r0, r2
 80004d0:	eb43 0002 	adc.w	r0, r3, r2
 80004d4:	bf08      	it	eq
 80004d6:	f020 0001 	biceq.w	r0, r0, #1
 80004da:	4770      	bx	lr
 80004dc:	f102 0220 	add.w	r2, r2, #32
 80004e0:	fa01 fc02 	lsl.w	ip, r1, r2
 80004e4:	f1c2 0220 	rsb	r2, r2, #32
 80004e8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004ec:	fa21 f202 	lsr.w	r2, r1, r2
 80004f0:	eb43 0002 	adc.w	r0, r3, r2
 80004f4:	bf08      	it	eq
 80004f6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004fa:	4770      	bx	lr

080004fc <__gesf2>:
 80004fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000500:	e006      	b.n	8000510 <__cmpsf2+0x4>
 8000502:	bf00      	nop

08000504 <__lesf2>:
 8000504:	f04f 0c01 	mov.w	ip, #1
 8000508:	e002      	b.n	8000510 <__cmpsf2+0x4>
 800050a:	bf00      	nop

0800050c <__cmpsf2>:
 800050c:	f04f 0c01 	mov.w	ip, #1
 8000510:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000514:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000518:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800051c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000520:	bf18      	it	ne
 8000522:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000526:	d011      	beq.n	800054c <__cmpsf2+0x40>
 8000528:	b001      	add	sp, #4
 800052a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800052e:	bf18      	it	ne
 8000530:	ea90 0f01 	teqne	r0, r1
 8000534:	bf58      	it	pl
 8000536:	ebb2 0003 	subspl.w	r0, r2, r3
 800053a:	bf88      	it	hi
 800053c:	17c8      	asrhi	r0, r1, #31
 800053e:	bf38      	it	cc
 8000540:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000544:	bf18      	it	ne
 8000546:	f040 0001 	orrne.w	r0, r0, #1
 800054a:	4770      	bx	lr
 800054c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000550:	d102      	bne.n	8000558 <__cmpsf2+0x4c>
 8000552:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000556:	d105      	bne.n	8000564 <__cmpsf2+0x58>
 8000558:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800055c:	d1e4      	bne.n	8000528 <__cmpsf2+0x1c>
 800055e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000562:	d0e1      	beq.n	8000528 <__cmpsf2+0x1c>
 8000564:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <__aeabi_cfrcmple>:
 800056c:	4684      	mov	ip, r0
 800056e:	4608      	mov	r0, r1
 8000570:	4661      	mov	r1, ip
 8000572:	e7ff      	b.n	8000574 <__aeabi_cfcmpeq>

08000574 <__aeabi_cfcmpeq>:
 8000574:	b50f      	push	{r0, r1, r2, r3, lr}
 8000576:	f7ff ffc9 	bl	800050c <__cmpsf2>
 800057a:	2800      	cmp	r0, #0
 800057c:	bf48      	it	mi
 800057e:	f110 0f00 	cmnmi.w	r0, #0
 8000582:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000584 <__aeabi_fcmpeq>:
 8000584:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000588:	f7ff fff4 	bl	8000574 <__aeabi_cfcmpeq>
 800058c:	bf0c      	ite	eq
 800058e:	2001      	moveq	r0, #1
 8000590:	2000      	movne	r0, #0
 8000592:	f85d fb08 	ldr.w	pc, [sp], #8
 8000596:	bf00      	nop

08000598 <__aeabi_fcmplt>:
 8000598:	f84d ed08 	str.w	lr, [sp, #-8]!
 800059c:	f7ff ffea 	bl	8000574 <__aeabi_cfcmpeq>
 80005a0:	bf34      	ite	cc
 80005a2:	2001      	movcc	r0, #1
 80005a4:	2000      	movcs	r0, #0
 80005a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005aa:	bf00      	nop

080005ac <__aeabi_fcmple>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff ffe0 	bl	8000574 <__aeabi_cfcmpeq>
 80005b4:	bf94      	ite	ls
 80005b6:	2001      	movls	r0, #1
 80005b8:	2000      	movhi	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_fcmpge>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffd2 	bl	800056c <__aeabi_cfrcmple>
 80005c8:	bf94      	ite	ls
 80005ca:	2001      	movls	r0, #1
 80005cc:	2000      	movhi	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_fcmpgt>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffc8 	bl	800056c <__aeabi_cfrcmple>
 80005dc:	bf34      	ite	cc
 80005de:	2001      	movcc	r0, #1
 80005e0:	2000      	movcs	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_f2iz>:
 80005e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80005ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80005f0:	d30f      	bcc.n	8000612 <__aeabi_f2iz+0x2a>
 80005f2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80005f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80005fa:	d90d      	bls.n	8000618 <__aeabi_f2iz+0x30>
 80005fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000600:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000604:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000608:	fa23 f002 	lsr.w	r0, r3, r2
 800060c:	bf18      	it	ne
 800060e:	4240      	negne	r0, r0
 8000610:	4770      	bx	lr
 8000612:	f04f 0000 	mov.w	r0, #0
 8000616:	4770      	bx	lr
 8000618:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800061c:	d101      	bne.n	8000622 <__aeabi_f2iz+0x3a>
 800061e:	0242      	lsls	r2, r0, #9
 8000620:	d105      	bne.n	800062e <__aeabi_f2iz+0x46>
 8000622:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000626:	bf08      	it	eq
 8000628:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800062c:	4770      	bx	lr
 800062e:	f04f 0000 	mov.w	r0, #0
 8000632:	4770      	bx	lr

08000634 <selfrel_offset31>:
 8000634:	6803      	ldr	r3, [r0, #0]
 8000636:	005a      	lsls	r2, r3, #1
 8000638:	bf4c      	ite	mi
 800063a:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800063e:	f023 4300 	bicpl.w	r3, r3, #2147483648	@ 0x80000000
 8000642:	4418      	add	r0, r3
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <search_EIT_table>:
 8000648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800064c:	b341      	cbz	r1, 80006a0 <search_EIT_table+0x58>
 800064e:	f101 38ff 	add.w	r8, r1, #4294967295
 8000652:	4605      	mov	r5, r0
 8000654:	4616      	mov	r6, r2
 8000656:	4647      	mov	r7, r8
 8000658:	2400      	movs	r4, #0
 800065a:	19e1      	adds	r1, r4, r7
 800065c:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 8000660:	1049      	asrs	r1, r1, #1
 8000662:	eb05 09c1 	add.w	r9, r5, r1, lsl #3
 8000666:	4648      	mov	r0, r9
 8000668:	f7ff ffe4 	bl	8000634 <selfrel_offset31>
 800066c:	4588      	cmp	r8, r1
 800066e:	4603      	mov	r3, r0
 8000670:	ea4f 02c1 	mov.w	r2, r1, lsl #3
 8000674:	d00e      	beq.n	8000694 <search_EIT_table+0x4c>
 8000676:	f102 0008 	add.w	r0, r2, #8
 800067a:	42b3      	cmp	r3, r6
 800067c:	4428      	add	r0, r5
 800067e:	d80b      	bhi.n	8000698 <search_EIT_table+0x50>
 8000680:	f7ff ffd8 	bl	8000634 <selfrel_offset31>
 8000684:	3801      	subs	r0, #1
 8000686:	42b0      	cmp	r0, r6
 8000688:	f101 0401 	add.w	r4, r1, #1
 800068c:	d3e5      	bcc.n	800065a <search_EIT_table+0x12>
 800068e:	4648      	mov	r0, r9
 8000690:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000694:	42b0      	cmp	r0, r6
 8000696:	d9fa      	bls.n	800068e <search_EIT_table+0x46>
 8000698:	428c      	cmp	r4, r1
 800069a:	d001      	beq.n	80006a0 <search_EIT_table+0x58>
 800069c:	1e4f      	subs	r7, r1, #1
 800069e:	e7dc      	b.n	800065a <search_EIT_table+0x12>
 80006a0:	f04f 0900 	mov.w	r9, #0
 80006a4:	4648      	mov	r0, r9
 80006a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80006aa:	bf00      	nop

080006ac <__gnu_unwind_get_pr_addr>:
 80006ac:	2801      	cmp	r0, #1
 80006ae:	d007      	beq.n	80006c0 <__gnu_unwind_get_pr_addr+0x14>
 80006b0:	2802      	cmp	r0, #2
 80006b2:	d007      	beq.n	80006c4 <__gnu_unwind_get_pr_addr+0x18>
 80006b4:	4b04      	ldr	r3, [pc, #16]	@ (80006c8 <__gnu_unwind_get_pr_addr+0x1c>)
 80006b6:	2800      	cmp	r0, #0
 80006b8:	bf0c      	ite	eq
 80006ba:	4618      	moveq	r0, r3
 80006bc:	2000      	movne	r0, #0
 80006be:	4770      	bx	lr
 80006c0:	4802      	ldr	r0, [pc, #8]	@ (80006cc <__gnu_unwind_get_pr_addr+0x20>)
 80006c2:	4770      	bx	lr
 80006c4:	4802      	ldr	r0, [pc, #8]	@ (80006d0 <__gnu_unwind_get_pr_addr+0x24>)
 80006c6:	4770      	bx	lr
 80006c8:	08000d89 	.word	0x08000d89
 80006cc:	08000d8d 	.word	0x08000d8d
 80006d0:	08000d91 	.word	0x08000d91

080006d4 <get_eit_entry>:
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	4b21      	ldr	r3, [pc, #132]	@ (800075c <get_eit_entry+0x88>)
 80006d8:	4604      	mov	r4, r0
 80006da:	b083      	sub	sp, #12
 80006dc:	1e8d      	subs	r5, r1, #2
 80006de:	b31b      	cbz	r3, 8000728 <get_eit_entry+0x54>
 80006e0:	4628      	mov	r0, r5
 80006e2:	a901      	add	r1, sp, #4
 80006e4:	f3af 8000 	nop.w
 80006e8:	b388      	cbz	r0, 800074e <get_eit_entry+0x7a>
 80006ea:	9901      	ldr	r1, [sp, #4]
 80006ec:	462a      	mov	r2, r5
 80006ee:	f7ff ffab 	bl	8000648 <search_EIT_table>
 80006f2:	4601      	mov	r1, r0
 80006f4:	b358      	cbz	r0, 800074e <get_eit_entry+0x7a>
 80006f6:	f7ff ff9d 	bl	8000634 <selfrel_offset31>
 80006fa:	684b      	ldr	r3, [r1, #4]
 80006fc:	64a0      	str	r0, [r4, #72]	@ 0x48
 80006fe:	2b01      	cmp	r3, #1
 8000700:	d028      	beq.n	8000754 <get_eit_entry+0x80>
 8000702:	2b00      	cmp	r3, #0
 8000704:	f101 0004 	add.w	r0, r1, #4
 8000708:	db1f      	blt.n	800074a <get_eit_entry+0x76>
 800070a:	f7ff ff93 	bl	8000634 <selfrel_offset31>
 800070e:	2300      	movs	r3, #0
 8000710:	6523      	str	r3, [r4, #80]	@ 0x50
 8000712:	6803      	ldr	r3, [r0, #0]
 8000714:	64e0      	str	r0, [r4, #76]	@ 0x4c
 8000716:	2b00      	cmp	r3, #0
 8000718:	db0d      	blt.n	8000736 <get_eit_entry+0x62>
 800071a:	f7ff ff8b 	bl	8000634 <selfrel_offset31>
 800071e:	4603      	mov	r3, r0
 8000720:	2000      	movs	r0, #0
 8000722:	6123      	str	r3, [r4, #16]
 8000724:	b003      	add	sp, #12
 8000726:	bd30      	pop	{r4, r5, pc}
 8000728:	4b0d      	ldr	r3, [pc, #52]	@ (8000760 <get_eit_entry+0x8c>)
 800072a:	490e      	ldr	r1, [pc, #56]	@ (8000764 <get_eit_entry+0x90>)
 800072c:	4618      	mov	r0, r3
 800072e:	1ac9      	subs	r1, r1, r3
 8000730:	10c9      	asrs	r1, r1, #3
 8000732:	9101      	str	r1, [sp, #4]
 8000734:	e7da      	b.n	80006ec <get_eit_entry+0x18>
 8000736:	f3c3 6003 	ubfx	r0, r3, #24, #4
 800073a:	f7ff ffb7 	bl	80006ac <__gnu_unwind_get_pr_addr>
 800073e:	4603      	mov	r3, r0
 8000740:	b128      	cbz	r0, 800074e <get_eit_entry+0x7a>
 8000742:	2000      	movs	r0, #0
 8000744:	6123      	str	r3, [r4, #16]
 8000746:	b003      	add	sp, #12
 8000748:	bd30      	pop	{r4, r5, pc}
 800074a:	2301      	movs	r3, #1
 800074c:	e7e0      	b.n	8000710 <get_eit_entry+0x3c>
 800074e:	2300      	movs	r3, #0
 8000750:	2009      	movs	r0, #9
 8000752:	e7e6      	b.n	8000722 <get_eit_entry+0x4e>
 8000754:	2300      	movs	r3, #0
 8000756:	2005      	movs	r0, #5
 8000758:	e7e3      	b.n	8000722 <get_eit_entry+0x4e>
 800075a:	bf00      	nop
 800075c:	00000000 	.word	0x00000000
 8000760:	08005568 	.word	0x08005568
 8000764:	08005628 	.word	0x08005628

08000768 <restore_non_core_regs>:
 8000768:	6803      	ldr	r3, [r0, #0]
 800076a:	b510      	push	{r4, lr}
 800076c:	07da      	lsls	r2, r3, #31
 800076e:	4604      	mov	r4, r0
 8000770:	d406      	bmi.n	8000780 <restore_non_core_regs+0x18>
 8000772:	079b      	lsls	r3, r3, #30
 8000774:	f100 0048 	add.w	r0, r0, #72	@ 0x48
 8000778:	d509      	bpl.n	800078e <restore_non_core_regs+0x26>
 800077a:	f000 fc6f 	bl	800105c <__gnu_Unwind_Restore_VFP_D>
 800077e:	6823      	ldr	r3, [r4, #0]
 8000780:	0759      	lsls	r1, r3, #29
 8000782:	d509      	bpl.n	8000798 <restore_non_core_regs+0x30>
 8000784:	071a      	lsls	r2, r3, #28
 8000786:	d50e      	bpl.n	80007a6 <restore_non_core_regs+0x3e>
 8000788:	06db      	lsls	r3, r3, #27
 800078a:	d513      	bpl.n	80007b4 <restore_non_core_regs+0x4c>
 800078c:	bd10      	pop	{r4, pc}
 800078e:	f000 fc5d 	bl	800104c <__gnu_Unwind_Restore_VFP>
 8000792:	6823      	ldr	r3, [r4, #0]
 8000794:	0759      	lsls	r1, r3, #29
 8000796:	d4f5      	bmi.n	8000784 <restore_non_core_regs+0x1c>
 8000798:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800079c:	f000 fc66 	bl	800106c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80007a0:	6823      	ldr	r3, [r4, #0]
 80007a2:	071a      	lsls	r2, r3, #28
 80007a4:	d4f0      	bmi.n	8000788 <restore_non_core_regs+0x20>
 80007a6:	f504 70a8 	add.w	r0, r4, #336	@ 0x150
 80007aa:	f000 fc67 	bl	800107c <__gnu_Unwind_Restore_WMMXD>
 80007ae:	6823      	ldr	r3, [r4, #0]
 80007b0:	06db      	lsls	r3, r3, #27
 80007b2:	d4eb      	bmi.n	800078c <restore_non_core_regs+0x24>
 80007b4:	f504 70e8 	add.w	r0, r4, #464	@ 0x1d0
 80007b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80007bc:	f000 bca2 	b.w	8001104 <__gnu_Unwind_Restore_WMMXC>

080007c0 <__gnu_unwind_24bit.constprop.0>:
 80007c0:	2009      	movs	r0, #9
 80007c2:	4770      	bx	lr

080007c4 <_Unwind_decode_typeinfo_ptr.constprop.0>:
 80007c4:	4603      	mov	r3, r0
 80007c6:	6800      	ldr	r0, [r0, #0]
 80007c8:	b100      	cbz	r0, 80007cc <_Unwind_decode_typeinfo_ptr.constprop.0+0x8>
 80007ca:	4418      	add	r0, r3
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop

080007d0 <_Unwind_DebugHook>:
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop

080007d4 <unwind_phase2>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	4604      	mov	r4, r0
 80007d8:	460e      	mov	r6, r1
 80007da:	4620      	mov	r0, r4
 80007dc:	6c31      	ldr	r1, [r6, #64]	@ 0x40
 80007de:	f7ff ff79 	bl	80006d4 <get_eit_entry>
 80007e2:	4605      	mov	r5, r0
 80007e4:	b998      	cbnz	r0, 800080e <unwind_phase2+0x3a>
 80007e6:	f8d6 c040 	ldr.w	ip, [r6, #64]	@ 0x40
 80007ea:	4632      	mov	r2, r6
 80007ec:	4621      	mov	r1, r4
 80007ee:	2001      	movs	r0, #1
 80007f0:	6923      	ldr	r3, [r4, #16]
 80007f2:	f8c4 c014 	str.w	ip, [r4, #20]
 80007f6:	4798      	blx	r3
 80007f8:	2808      	cmp	r0, #8
 80007fa:	d0ee      	beq.n	80007da <unwind_phase2+0x6>
 80007fc:	2807      	cmp	r0, #7
 80007fe:	d106      	bne.n	800080e <unwind_phase2+0x3a>
 8000800:	4628      	mov	r0, r5
 8000802:	6c31      	ldr	r1, [r6, #64]	@ 0x40
 8000804:	f7ff ffe4 	bl	80007d0 <_Unwind_DebugHook>
 8000808:	1d30      	adds	r0, r6, #4
 800080a:	f000 fc13 	bl	8001034 <__restore_core_regs>
 800080e:	f004 fe11 	bl	8005434 <abort>
 8000812:	bf00      	nop

08000814 <unwind_phase2_forced>:
 8000814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000818:	f04f 0a00 	mov.w	sl, #0
 800081c:	f5ad 7d72 	sub.w	sp, sp, #968	@ 0x3c8
 8000820:	f10d 0e0c 	add.w	lr, sp, #12
 8000824:	f101 0c04 	add.w	ip, r1, #4
 8000828:	68c7      	ldr	r7, [r0, #12]
 800082a:	f8d0 8018 	ldr.w	r8, [r0, #24]
 800082e:	4606      	mov	r6, r0
 8000830:	4614      	mov	r4, r2
 8000832:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000836:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800083a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800083e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000842:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000846:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800084a:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800084e:	ad02      	add	r5, sp, #8
 8000850:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8000854:	f8c5 a000 	str.w	sl, [r5]
 8000858:	e021      	b.n	800089e <unwind_phase2_forced+0x8a>
 800085a:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 800085c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000860:	4629      	mov	r1, r5
 8000862:	6173      	str	r3, [r6, #20]
 8000864:	a87a      	add	r0, sp, #488	@ 0x1e8
 8000866:	f004 fe31 	bl	80054cc <memcpy>
 800086a:	4631      	mov	r1, r6
 800086c:	4650      	mov	r0, sl
 800086e:	6933      	ldr	r3, [r6, #16]
 8000870:	aa7a      	add	r2, sp, #488	@ 0x1e8
 8000872:	4798      	blx	r3
 8000874:	9c88      	ldr	r4, [sp, #544]	@ 0x220
 8000876:	4682      	mov	sl, r0
 8000878:	646c      	str	r4, [r5, #68]	@ 0x44
 800087a:	4633      	mov	r3, r6
 800087c:	4632      	mov	r2, r6
 800087e:	4649      	mov	r1, r9
 8000880:	2001      	movs	r0, #1
 8000882:	e9cd 5800 	strd	r5, r8, [sp]
 8000886:	47b8      	blx	r7
 8000888:	4604      	mov	r4, r0
 800088a:	bb30      	cbnz	r0, 80008da <unwind_phase2_forced+0xc6>
 800088c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000890:	4628      	mov	r0, r5
 8000892:	a97a      	add	r1, sp, #488	@ 0x1e8
 8000894:	f004 fe1a 	bl	80054cc <memcpy>
 8000898:	f1ba 0f08 	cmp.w	sl, #8
 800089c:	d11a      	bne.n	80008d4 <unwind_phase2_forced+0xc0>
 800089e:	4630      	mov	r0, r6
 80008a0:	6c29      	ldr	r1, [r5, #64]	@ 0x40
 80008a2:	f7ff ff17 	bl	80006d4 <get_eit_entry>
 80008a6:	f104 0909 	add.w	r9, r4, #9
 80008aa:	fa5f fa89 	uxtb.w	sl, r9
 80008ae:	4604      	mov	r4, r0
 80008b0:	2800      	cmp	r0, #0
 80008b2:	d0d2      	beq.n	800085a <unwind_phase2_forced+0x46>
 80008b4:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 80008b6:	4633      	mov	r3, r6
 80008b8:	6469      	str	r1, [r5, #68]	@ 0x44
 80008ba:	4632      	mov	r2, r6
 80008bc:	2001      	movs	r0, #1
 80008be:	e9cd 5800 	strd	r5, r8, [sp]
 80008c2:	f04a 0110 	orr.w	r1, sl, #16
 80008c6:	47b8      	blx	r7
 80008c8:	b938      	cbnz	r0, 80008da <unwind_phase2_forced+0xc6>
 80008ca:	4620      	mov	r0, r4
 80008cc:	f50d 7d72 	add.w	sp, sp, #968	@ 0x3c8
 80008d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008d4:	f1ba 0f07 	cmp.w	sl, #7
 80008d8:	d005      	beq.n	80008e6 <unwind_phase2_forced+0xd2>
 80008da:	2409      	movs	r4, #9
 80008dc:	4620      	mov	r0, r4
 80008de:	f50d 7d72 	add.w	sp, sp, #968	@ 0x3c8
 80008e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008e6:	4620      	mov	r0, r4
 80008e8:	6c29      	ldr	r1, [r5, #64]	@ 0x40
 80008ea:	f7ff ff71 	bl	80007d0 <_Unwind_DebugHook>
 80008ee:	a803      	add	r0, sp, #12
 80008f0:	f000 fba0 	bl	8001034 <__restore_core_regs>

080008f4 <_Unwind_GetCFA>:
 80008f4:	6c40      	ldr	r0, [r0, #68]	@ 0x44
 80008f6:	4770      	bx	lr

080008f8 <__gnu_Unwind_RaiseException>:
 80008f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008fa:	f04f 37ff 	mov.w	r7, #4294967295
 80008fe:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 8000900:	b0f9      	sub	sp, #484	@ 0x1e4
 8000902:	640b      	str	r3, [r1, #64]	@ 0x40
 8000904:	ac01      	add	r4, sp, #4
 8000906:	f101 0c04 	add.w	ip, r1, #4
 800090a:	460e      	mov	r6, r1
 800090c:	4605      	mov	r5, r0
 800090e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000912:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000914:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000918:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800091a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800091e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000920:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8000924:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000928:	9700      	str	r7, [sp, #0]
 800092a:	e006      	b.n	800093a <__gnu_Unwind_RaiseException+0x42>
 800092c:	466a      	mov	r2, sp
 800092e:	4629      	mov	r1, r5
 8000930:	692b      	ldr	r3, [r5, #16]
 8000932:	4798      	blx	r3
 8000934:	2808      	cmp	r0, #8
 8000936:	4604      	mov	r4, r0
 8000938:	d108      	bne.n	800094c <__gnu_Unwind_RaiseException+0x54>
 800093a:	4628      	mov	r0, r5
 800093c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800093e:	f7ff fec9 	bl	80006d4 <get_eit_entry>
 8000942:	2800      	cmp	r0, #0
 8000944:	d0f2      	beq.n	800092c <__gnu_Unwind_RaiseException+0x34>
 8000946:	2009      	movs	r0, #9
 8000948:	b079      	add	sp, #484	@ 0x1e4
 800094a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800094c:	4668      	mov	r0, sp
 800094e:	f7ff ff0b 	bl	8000768 <restore_non_core_regs>
 8000952:	2c06      	cmp	r4, #6
 8000954:	d1f7      	bne.n	8000946 <__gnu_Unwind_RaiseException+0x4e>
 8000956:	4631      	mov	r1, r6
 8000958:	4628      	mov	r0, r5
 800095a:	f7ff ff3b 	bl	80007d4 <unwind_phase2>
 800095e:	bf00      	nop

08000960 <__gnu_Unwind_ForcedUnwind>:
 8000960:	b410      	push	{r4}
 8000962:	4614      	mov	r4, r2
 8000964:	6184      	str	r4, [r0, #24]
 8000966:	6bdc      	ldr	r4, [r3, #60]	@ 0x3c
 8000968:	60c1      	str	r1, [r0, #12]
 800096a:	2200      	movs	r2, #0
 800096c:	641c      	str	r4, [r3, #64]	@ 0x40
 800096e:	4619      	mov	r1, r3
 8000970:	bc10      	pop	{r4}
 8000972:	e74f      	b.n	8000814 <unwind_phase2_forced>

08000974 <__gnu_Unwind_Resume>:
 8000974:	b570      	push	{r4, r5, r6, lr}
 8000976:	6943      	ldr	r3, [r0, #20]
 8000978:	68c6      	ldr	r6, [r0, #12]
 800097a:	640b      	str	r3, [r1, #64]	@ 0x40
 800097c:	b9ae      	cbnz	r6, 80009aa <__gnu_Unwind_Resume+0x36>
 800097e:	460a      	mov	r2, r1
 8000980:	6903      	ldr	r3, [r0, #16]
 8000982:	4604      	mov	r4, r0
 8000984:	460d      	mov	r5, r1
 8000986:	4601      	mov	r1, r0
 8000988:	2002      	movs	r0, #2
 800098a:	4798      	blx	r3
 800098c:	2807      	cmp	r0, #7
 800098e:	d005      	beq.n	800099c <__gnu_Unwind_Resume+0x28>
 8000990:	2808      	cmp	r0, #8
 8000992:	d10f      	bne.n	80009b4 <__gnu_Unwind_Resume+0x40>
 8000994:	4629      	mov	r1, r5
 8000996:	4620      	mov	r0, r4
 8000998:	f7ff ff1c 	bl	80007d4 <unwind_phase2>
 800099c:	4630      	mov	r0, r6
 800099e:	6c29      	ldr	r1, [r5, #64]	@ 0x40
 80009a0:	f7ff ff16 	bl	80007d0 <_Unwind_DebugHook>
 80009a4:	1d28      	adds	r0, r5, #4
 80009a6:	f000 fb45 	bl	8001034 <__restore_core_regs>
 80009aa:	2201      	movs	r2, #1
 80009ac:	f7ff ff32 	bl	8000814 <unwind_phase2_forced>
 80009b0:	f004 fd40 	bl	8005434 <abort>
 80009b4:	f004 fd3e 	bl	8005434 <abort>

080009b8 <__gnu_Unwind_Resume_or_Rethrow>:
 80009b8:	68c2      	ldr	r2, [r0, #12]
 80009ba:	b12a      	cbz	r2, 80009c8 <__gnu_Unwind_Resume_or_Rethrow+0x10>
 80009bc:	f8d1 c03c 	ldr.w	ip, [r1, #60]	@ 0x3c
 80009c0:	2200      	movs	r2, #0
 80009c2:	f8c1 c040 	str.w	ip, [r1, #64]	@ 0x40
 80009c6:	e725      	b.n	8000814 <unwind_phase2_forced>
 80009c8:	e796      	b.n	80008f8 <__gnu_Unwind_RaiseException>
 80009ca:	bf00      	nop

080009cc <_Unwind_Complete>:
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <_Unwind_DeleteException>:
 80009d0:	6883      	ldr	r3, [r0, #8]
 80009d2:	4601      	mov	r1, r0
 80009d4:	b10b      	cbz	r3, 80009da <_Unwind_DeleteException+0xa>
 80009d6:	2001      	movs	r0, #1
 80009d8:	4718      	bx	r3
 80009da:	4770      	bx	lr

080009dc <_Unwind_VRS_Get>:
 80009dc:	2901      	cmp	r1, #1
 80009de:	d010      	beq.n	8000a02 <_Unwind_VRS_Get+0x26>
 80009e0:	d809      	bhi.n	80009f6 <_Unwind_VRS_Get+0x1a>
 80009e2:	b983      	cbnz	r3, 8000a06 <_Unwind_VRS_Get+0x2a>
 80009e4:	2a0f      	cmp	r2, #15
 80009e6:	d80e      	bhi.n	8000a06 <_Unwind_VRS_Get+0x2a>
 80009e8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80009ec:	6852      	ldr	r2, [r2, #4]
 80009ee:	4618      	mov	r0, r3
 80009f0:	9b00      	ldr	r3, [sp, #0]
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	4770      	bx	lr
 80009f6:	3903      	subs	r1, #3
 80009f8:	2901      	cmp	r1, #1
 80009fa:	bf8c      	ite	hi
 80009fc:	2002      	movhi	r0, #2
 80009fe:	2001      	movls	r0, #1
 8000a00:	4770      	bx	lr
 8000a02:	4608      	mov	r0, r1
 8000a04:	4770      	bx	lr
 8000a06:	2002      	movs	r0, #2
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <_Unwind_GetGR>:
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	b500      	push	{lr}
 8000a10:	b085      	sub	sp, #20
 8000a12:	460a      	mov	r2, r1
 8000a14:	a903      	add	r1, sp, #12
 8000a16:	9100      	str	r1, [sp, #0]
 8000a18:	4619      	mov	r1, r3
 8000a1a:	f7ff ffdf 	bl	80009dc <_Unwind_VRS_Get>
 8000a1e:	9803      	ldr	r0, [sp, #12]
 8000a20:	b005      	add	sp, #20
 8000a22:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a26:	bf00      	nop

08000a28 <_Unwind_VRS_Set>:
 8000a28:	2901      	cmp	r1, #1
 8000a2a:	d010      	beq.n	8000a4e <_Unwind_VRS_Set+0x26>
 8000a2c:	d809      	bhi.n	8000a42 <_Unwind_VRS_Set+0x1a>
 8000a2e:	b983      	cbnz	r3, 8000a52 <_Unwind_VRS_Set+0x2a>
 8000a30:	2a0f      	cmp	r2, #15
 8000a32:	d80e      	bhi.n	8000a52 <_Unwind_VRS_Set+0x2a>
 8000a34:	9900      	ldr	r1, [sp, #0]
 8000a36:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000a3a:	6809      	ldr	r1, [r1, #0]
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	6051      	str	r1, [r2, #4]
 8000a40:	4770      	bx	lr
 8000a42:	3903      	subs	r1, #3
 8000a44:	2901      	cmp	r1, #1
 8000a46:	bf8c      	ite	hi
 8000a48:	2002      	movhi	r0, #2
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	4770      	bx	lr
 8000a4e:	4608      	mov	r0, r1
 8000a50:	4770      	bx	lr
 8000a52:	2002      	movs	r0, #2
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <_Unwind_SetGR>:
 8000a58:	2300      	movs	r3, #0
 8000a5a:	b510      	push	{r4, lr}
 8000a5c:	b084      	sub	sp, #16
 8000a5e:	ac03      	add	r4, sp, #12
 8000a60:	9203      	str	r2, [sp, #12]
 8000a62:	9400      	str	r4, [sp, #0]
 8000a64:	460a      	mov	r2, r1
 8000a66:	4619      	mov	r1, r3
 8000a68:	f7ff ffde 	bl	8000a28 <_Unwind_VRS_Set>
 8000a6c:	b004      	add	sp, #16
 8000a6e:	bd10      	pop	{r4, pc}

08000a70 <__gnu_Unwind_Backtrace>:
 8000a70:	b570      	push	{r4, r5, r6, lr}
 8000a72:	f04f 36ff 	mov.w	r6, #4294967295
 8000a76:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8000a78:	f5ad 7d0e 	sub.w	sp, sp, #568	@ 0x238
 8000a7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a7e:	f10d 0e5c 	add.w	lr, sp, #92	@ 0x5c
 8000a82:	f102 0c04 	add.w	ip, r2, #4
 8000a86:	4605      	mov	r5, r0
 8000a88:	460c      	mov	r4, r1
 8000a8a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000a8e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000a92:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000a96:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000a9a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000a9e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000aa2:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8000aa6:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8000aaa:	9616      	str	r6, [sp, #88]	@ 0x58
 8000aac:	e012      	b.n	8000ad4 <__gnu_Unwind_Backtrace+0x64>
 8000aae:	210c      	movs	r1, #12
 8000ab0:	a816      	add	r0, sp, #88	@ 0x58
 8000ab2:	466a      	mov	r2, sp
 8000ab4:	f7ff ffd0 	bl	8000a58 <_Unwind_SetGR>
 8000ab8:	4621      	mov	r1, r4
 8000aba:	a816      	add	r0, sp, #88	@ 0x58
 8000abc:	47a8      	blx	r5
 8000abe:	b978      	cbnz	r0, 8000ae0 <__gnu_Unwind_Backtrace+0x70>
 8000ac0:	4669      	mov	r1, sp
 8000ac2:	2008      	movs	r0, #8
 8000ac4:	9b04      	ldr	r3, [sp, #16]
 8000ac6:	aa16      	add	r2, sp, #88	@ 0x58
 8000ac8:	4798      	blx	r3
 8000aca:	2805      	cmp	r0, #5
 8000acc:	4606      	mov	r6, r0
 8000ace:	d008      	beq.n	8000ae2 <__gnu_Unwind_Backtrace+0x72>
 8000ad0:	2809      	cmp	r0, #9
 8000ad2:	d005      	beq.n	8000ae0 <__gnu_Unwind_Backtrace+0x70>
 8000ad4:	4668      	mov	r0, sp
 8000ad6:	9926      	ldr	r1, [sp, #152]	@ 0x98
 8000ad8:	f7ff fdfc 	bl	80006d4 <get_eit_entry>
 8000adc:	2800      	cmp	r0, #0
 8000ade:	d0e6      	beq.n	8000aae <__gnu_Unwind_Backtrace+0x3e>
 8000ae0:	2609      	movs	r6, #9
 8000ae2:	a816      	add	r0, sp, #88	@ 0x58
 8000ae4:	f7ff fe40 	bl	8000768 <restore_non_core_regs>
 8000ae8:	4630      	mov	r0, r6
 8000aea:	f50d 7d0e 	add.w	sp, sp, #568	@ 0x238
 8000aee:	bd70      	pop	{r4, r5, r6, pc}

08000af0 <__gnu_unwind_pr_common>:
 8000af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000af4:	4693      	mov	fp, r2
 8000af6:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8000af8:	460d      	mov	r5, r1
 8000afa:	f852 1b04 	ldr.w	r1, [r2], #4
 8000afe:	b089      	sub	sp, #36	@ 0x24
 8000b00:	f000 0c03 	and.w	ip, r0, #3
 8000b04:	9206      	str	r2, [sp, #24]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d079      	beq.n	8000bfe <__gnu_unwind_pr_common+0x10e>
 8000b0a:	2402      	movs	r4, #2
 8000b0c:	0c0e      	lsrs	r6, r1, #16
 8000b0e:	f88d 601d 	strb.w	r6, [sp, #29]
 8000b12:	0409      	lsls	r1, r1, #16
 8000b14:	b2f6      	uxtb	r6, r6
 8000b16:	9105      	str	r1, [sp, #20]
 8000b18:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8000b1c:	6d2f      	ldr	r7, [r5, #80]	@ 0x50
 8000b1e:	f1bc 0f02 	cmp.w	ip, #2
 8000b22:	bf08      	it	eq
 8000b24:	6baa      	ldreq	r2, [r5, #56]	@ 0x38
 8000b26:	f017 0701 	ands.w	r7, r7, #1
 8000b2a:	f88d 401c 	strb.w	r4, [sp, #28]
 8000b2e:	d00c      	beq.n	8000b4a <__gnu_unwind_pr_common+0x5a>
 8000b30:	4658      	mov	r0, fp
 8000b32:	a905      	add	r1, sp, #20
 8000b34:	f000 fb80 	bl	8001238 <__gnu_unwind_execute>
 8000b38:	b918      	cbnz	r0, 8000b42 <__gnu_unwind_pr_common+0x52>
 8000b3a:	2008      	movs	r0, #8
 8000b3c:	b009      	add	sp, #36	@ 0x24
 8000b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b42:	2009      	movs	r0, #9
 8000b44:	b009      	add	sp, #36	@ 0x24
 8000b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b4a:	6816      	ldr	r6, [r2, #0]
 8000b4c:	2e00      	cmp	r6, #0
 8000b4e:	d0ef      	beq.n	8000b30 <__gnu_unwind_pr_common+0x40>
 8000b50:	46b2      	mov	sl, r6
 8000b52:	4664      	mov	r4, ip
 8000b54:	4699      	mov	r9, r3
 8000b56:	f000 0108 	and.w	r1, r0, #8
 8000b5a:	9101      	str	r1, [sp, #4]
 8000b5c:	9702      	str	r7, [sp, #8]
 8000b5e:	f1b9 0f02 	cmp.w	r9, #2
 8000b62:	d048      	beq.n	8000bf6 <__gnu_unwind_pr_common+0x106>
 8000b64:	f8b2 a000 	ldrh.w	sl, [r2]
 8000b68:	8856      	ldrh	r6, [r2, #2]
 8000b6a:	f102 0804 	add.w	r8, r2, #4
 8000b6e:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8000b70:	f026 0201 	bic.w	r2, r6, #1
 8000b74:	210f      	movs	r1, #15
 8000b76:	4658      	mov	r0, fp
 8000b78:	18d7      	adds	r7, r2, r3
 8000b7a:	f7ff ff47 	bl	8000a0c <_Unwind_GetGR>
 8000b7e:	4287      	cmp	r7, r0
 8000b80:	d837      	bhi.n	8000bf2 <__gnu_unwind_pr_common+0x102>
 8000b82:	f02a 0201 	bic.w	r2, sl, #1
 8000b86:	443a      	add	r2, r7
 8000b88:	4282      	cmp	r2, r0
 8000b8a:	bf94      	ite	ls
 8000b8c:	2200      	movls	r2, #0
 8000b8e:	2201      	movhi	r2, #1
 8000b90:	0076      	lsls	r6, r6, #1
 8000b92:	f006 0302 	and.w	r3, r6, #2
 8000b96:	f00a 0a01 	and.w	sl, sl, #1
 8000b9a:	ea43 030a 	orr.w	r3, r3, sl
 8000b9e:	2b01      	cmp	r3, #1
 8000ba0:	d047      	beq.n	8000c32 <__gnu_unwind_pr_common+0x142>
 8000ba2:	2b02      	cmp	r3, #2
 8000ba4:	d031      	beq.n	8000c0a <__gnu_unwind_pr_common+0x11a>
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d1cb      	bne.n	8000b42 <__gnu_unwind_pr_common+0x52>
 8000baa:	b114      	cbz	r4, 8000bb2 <__gnu_unwind_pr_common+0xc2>
 8000bac:	2a00      	cmp	r2, #0
 8000bae:	f040 80ca 	bne.w	8000d46 <__gnu_unwind_pr_common+0x256>
 8000bb2:	f108 0204 	add.w	r2, r8, #4
 8000bb6:	f8d2 a000 	ldr.w	sl, [r2]
 8000bba:	f1ba 0f00 	cmp.w	sl, #0
 8000bbe:	d1ce      	bne.n	8000b5e <__gnu_unwind_pr_common+0x6e>
 8000bc0:	4658      	mov	r0, fp
 8000bc2:	a905      	add	r1, sp, #20
 8000bc4:	9f02      	ldr	r7, [sp, #8]
 8000bc6:	f000 fb37 	bl	8001238 <__gnu_unwind_execute>
 8000bca:	2800      	cmp	r0, #0
 8000bcc:	d1b9      	bne.n	8000b42 <__gnu_unwind_pr_common+0x52>
 8000bce:	2f00      	cmp	r7, #0
 8000bd0:	d0b3      	beq.n	8000b3a <__gnu_unwind_pr_common+0x4a>
 8000bd2:	210f      	movs	r1, #15
 8000bd4:	4658      	mov	r0, fp
 8000bd6:	f7ff ff19 	bl	8000a0c <_Unwind_GetGR>
 8000bda:	210e      	movs	r1, #14
 8000bdc:	4602      	mov	r2, r0
 8000bde:	4658      	mov	r0, fp
 8000be0:	f7ff ff3a 	bl	8000a58 <_Unwind_SetGR>
 8000be4:	210f      	movs	r1, #15
 8000be6:	4658      	mov	r0, fp
 8000be8:	4a66      	ldr	r2, [pc, #408]	@ (8000d84 <__gnu_unwind_pr_common+0x294>)
 8000bea:	f7ff ff35 	bl	8000a58 <_Unwind_SetGR>
 8000bee:	2007      	movs	r0, #7
 8000bf0:	e7a8      	b.n	8000b44 <__gnu_unwind_pr_common+0x54>
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	e7cc      	b.n	8000b90 <__gnu_unwind_pr_common+0xa0>
 8000bf6:	6856      	ldr	r6, [r2, #4]
 8000bf8:	f102 0808 	add.w	r8, r2, #8
 8000bfc:	e7b7      	b.n	8000b6e <__gnu_unwind_pr_common+0x7e>
 8000bfe:	0209      	lsls	r1, r1, #8
 8000c00:	2403      	movs	r4, #3
 8000c02:	9105      	str	r1, [sp, #20]
 8000c04:	f88d 301d 	strb.w	r3, [sp, #29]
 8000c08:	e788      	b.n	8000b1c <__gnu_unwind_pr_common+0x2c>
 8000c0a:	f8d8 6000 	ldr.w	r6, [r8]
 8000c0e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8000c12:	2c00      	cmp	r4, #0
 8000c14:	d144      	bne.n	8000ca0 <__gnu_unwind_pr_common+0x1b0>
 8000c16:	b122      	cbz	r2, 8000c22 <__gnu_unwind_pr_common+0x132>
 8000c18:	9a01      	ldr	r2, [sp, #4]
 8000c1a:	2a00      	cmp	r2, #0
 8000c1c:	d05a      	beq.n	8000cd4 <__gnu_unwind_pr_common+0x1e4>
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d058      	beq.n	8000cd4 <__gnu_unwind_pr_common+0x1e4>
 8000c22:	2e00      	cmp	r6, #0
 8000c24:	da01      	bge.n	8000c2a <__gnu_unwind_pr_common+0x13a>
 8000c26:	f108 0804 	add.w	r8, r8, #4
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	eb08 0283 	add.w	r2, r8, r3, lsl #2
 8000c30:	e7c1      	b.n	8000bb6 <__gnu_unwind_pr_common+0xc6>
 8000c32:	b9ec      	cbnz	r4, 8000c70 <__gnu_unwind_pr_common+0x180>
 8000c34:	b1ca      	cbz	r2, 8000c6a <__gnu_unwind_pr_common+0x17a>
 8000c36:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8000c3a:	f8d8 2000 	ldr.w	r2, [r8]
 8000c3e:	1c99      	adds	r1, r3, #2
 8000c40:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8000c44:	f43f af7d 	beq.w	8000b42 <__gnu_unwind_pr_common+0x52>
 8000c48:	f105 0158 	add.w	r1, r5, #88	@ 0x58
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	9104      	str	r1, [sp, #16]
 8000c50:	f000 808c 	beq.w	8000d6c <__gnu_unwind_pr_common+0x27c>
 8000c54:	f108 0004 	add.w	r0, r8, #4
 8000c58:	f7ff fdb4 	bl	80007c4 <_Unwind_decode_typeinfo_ptr.constprop.0>
 8000c5c:	ab04      	add	r3, sp, #16
 8000c5e:	4601      	mov	r1, r0
 8000c60:	4628      	mov	r0, r5
 8000c62:	f3af 8000 	nop.w
 8000c66:	2800      	cmp	r0, #0
 8000c68:	d157      	bne.n	8000d1a <__gnu_unwind_pr_common+0x22a>
 8000c6a:	f108 0208 	add.w	r2, r8, #8
 8000c6e:	e7a2      	b.n	8000bb6 <__gnu_unwind_pr_common+0xc6>
 8000c70:	210d      	movs	r1, #13
 8000c72:	4658      	mov	r0, fp
 8000c74:	f7ff feca 	bl	8000a0c <_Unwind_GetGR>
 8000c78:	6a2b      	ldr	r3, [r5, #32]
 8000c7a:	4283      	cmp	r3, r0
 8000c7c:	d1f5      	bne.n	8000c6a <__gnu_unwind_pr_common+0x17a>
 8000c7e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8000c80:	4598      	cmp	r8, r3
 8000c82:	d1f2      	bne.n	8000c6a <__gnu_unwind_pr_common+0x17a>
 8000c84:	4640      	mov	r0, r8
 8000c86:	f7ff fcd5 	bl	8000634 <selfrel_offset31>
 8000c8a:	210f      	movs	r1, #15
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	4658      	mov	r0, fp
 8000c90:	f7ff fee2 	bl	8000a58 <_Unwind_SetGR>
 8000c94:	462a      	mov	r2, r5
 8000c96:	2100      	movs	r1, #0
 8000c98:	4658      	mov	r0, fp
 8000c9a:	f7ff fedd 	bl	8000a58 <_Unwind_SetGR>
 8000c9e:	e7a6      	b.n	8000bee <__gnu_unwind_pr_common+0xfe>
 8000ca0:	210d      	movs	r1, #13
 8000ca2:	4658      	mov	r0, fp
 8000ca4:	9303      	str	r3, [sp, #12]
 8000ca6:	f7ff feb1 	bl	8000a0c <_Unwind_GetGR>
 8000caa:	6a2a      	ldr	r2, [r5, #32]
 8000cac:	9b03      	ldr	r3, [sp, #12]
 8000cae:	4282      	cmp	r2, r0
 8000cb0:	d1b7      	bne.n	8000c22 <__gnu_unwind_pr_common+0x132>
 8000cb2:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8000cb4:	4590      	cmp	r8, r2
 8000cb6:	d1b4      	bne.n	8000c22 <__gnu_unwind_pr_common+0x132>
 8000cb8:	2700      	movs	r7, #0
 8000cba:	2204      	movs	r2, #4
 8000cbc:	e9c5 720b 	strd	r7, r2, [r5, #44]	@ 0x2c
 8000cc0:	4442      	add	r2, r8
 8000cc2:	62ab      	str	r3, [r5, #40]	@ 0x28
 8000cc4:	636a      	str	r2, [r5, #52]	@ 0x34
 8000cc6:	f8d8 2000 	ldr.w	r2, [r8]
 8000cca:	42ba      	cmp	r2, r7
 8000ccc:	db56      	blt.n	8000d7c <__gnu_unwind_pr_common+0x28c>
 8000cce:	2201      	movs	r2, #1
 8000cd0:	9202      	str	r2, [sp, #8]
 8000cd2:	e7aa      	b.n	8000c2a <__gnu_unwind_pr_common+0x13a>
 8000cd4:	9403      	str	r4, [sp, #12]
 8000cd6:	2600      	movs	r6, #0
 8000cd8:	461c      	mov	r4, r3
 8000cda:	f108 0a04 	add.w	sl, r8, #4
 8000cde:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 8000ce2:	e00d      	b.n	8000d00 <__gnu_unwind_pr_common+0x210>
 8000ce4:	4650      	mov	r0, sl
 8000ce6:	9704      	str	r7, [sp, #16]
 8000ce8:	f7ff fd6c 	bl	80007c4 <_Unwind_decode_typeinfo_ptr.constprop.0>
 8000cec:	2200      	movs	r2, #0
 8000cee:	4601      	mov	r1, r0
 8000cf0:	ab04      	add	r3, sp, #16
 8000cf2:	4628      	mov	r0, r5
 8000cf4:	3601      	adds	r6, #1
 8000cf6:	f10a 0a04 	add.w	sl, sl, #4
 8000cfa:	f3af 8000 	nop.w
 8000cfe:	b9e8      	cbnz	r0, 8000d3c <__gnu_unwind_pr_common+0x24c>
 8000d00:	42a6      	cmp	r6, r4
 8000d02:	d1ef      	bne.n	8000ce4 <__gnu_unwind_pr_common+0x1f4>
 8000d04:	210d      	movs	r1, #13
 8000d06:	4658      	mov	r0, fp
 8000d08:	f7ff fe80 	bl	8000a0c <_Unwind_GetGR>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	9a04      	ldr	r2, [sp, #16]
 8000d10:	2006      	movs	r0, #6
 8000d12:	e9c5 2809 	strd	r2, r8, [r5, #36]	@ 0x24
 8000d16:	622b      	str	r3, [r5, #32]
 8000d18:	e714      	b.n	8000b44 <__gnu_unwind_pr_common+0x54>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	210d      	movs	r1, #13
 8000d1e:	4658      	mov	r0, fp
 8000d20:	f7ff fe74 	bl	8000a0c <_Unwind_GetGR>
 8000d24:	9e04      	ldr	r6, [sp, #16]
 8000d26:	2c02      	cmp	r4, #2
 8000d28:	bf08      	it	eq
 8000d2a:	62ee      	streq	r6, [r5, #44]	@ 0x2c
 8000d2c:	6228      	str	r0, [r5, #32]
 8000d2e:	bf08      	it	eq
 8000d30:	f105 062c 	addeq.w	r6, r5, #44	@ 0x2c
 8000d34:	2006      	movs	r0, #6
 8000d36:	e9c5 6809 	strd	r6, r8, [r5, #36]	@ 0x24
 8000d3a:	e703      	b.n	8000b44 <__gnu_unwind_pr_common+0x54>
 8000d3c:	4623      	mov	r3, r4
 8000d3e:	f8d8 6000 	ldr.w	r6, [r8]
 8000d42:	9c03      	ldr	r4, [sp, #12]
 8000d44:	e76d      	b.n	8000c22 <__gnu_unwind_pr_common+0x132>
 8000d46:	4640      	mov	r0, r8
 8000d48:	f7ff fc74 	bl	8000634 <selfrel_offset31>
 8000d4c:	f108 0204 	add.w	r2, r8, #4
 8000d50:	4604      	mov	r4, r0
 8000d52:	63aa      	str	r2, [r5, #56]	@ 0x38
 8000d54:	4628      	mov	r0, r5
 8000d56:	f3af 8000 	nop.w
 8000d5a:	2800      	cmp	r0, #0
 8000d5c:	f43f aef1 	beq.w	8000b42 <__gnu_unwind_pr_common+0x52>
 8000d60:	4622      	mov	r2, r4
 8000d62:	210f      	movs	r1, #15
 8000d64:	4658      	mov	r0, fp
 8000d66:	f7ff fe77 	bl	8000a58 <_Unwind_SetGR>
 8000d6a:	e740      	b.n	8000bee <__gnu_unwind_pr_common+0xfe>
 8000d6c:	460c      	mov	r4, r1
 8000d6e:	4658      	mov	r0, fp
 8000d70:	210d      	movs	r1, #13
 8000d72:	f7ff fe4b 	bl	8000a0c <_Unwind_GetGR>
 8000d76:	4626      	mov	r6, r4
 8000d78:	6228      	str	r0, [r5, #32]
 8000d7a:	e7db      	b.n	8000d34 <__gnu_unwind_pr_common+0x244>
 8000d7c:	1c58      	adds	r0, r3, #1
 8000d7e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8000d82:	e780      	b.n	8000c86 <__gnu_unwind_pr_common+0x196>
 8000d84:	00000000 	.word	0x00000000

08000d88 <__aeabi_unwind_cpp_pr0>:
 8000d88:	2300      	movs	r3, #0
 8000d8a:	e6b1      	b.n	8000af0 <__gnu_unwind_pr_common>

08000d8c <__aeabi_unwind_cpp_pr1>:
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	e6af      	b.n	8000af0 <__gnu_unwind_pr_common>

08000d90 <__aeabi_unwind_cpp_pr2>:
 8000d90:	2302      	movs	r3, #2
 8000d92:	e6ad      	b.n	8000af0 <__gnu_unwind_pr_common>

08000d94 <_Unwind_VRS_Pop>:
 8000d94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000d98:	4606      	mov	r6, r0
 8000d9a:	4615      	mov	r5, r2
 8000d9c:	461c      	mov	r4, r3
 8000d9e:	b0c3      	sub	sp, #268	@ 0x10c
 8000da0:	2904      	cmp	r1, #4
 8000da2:	f200 80cd 	bhi.w	8000f40 <_Unwind_VRS_Pop+0x1ac>
 8000da6:	e8df f001 	tbb	[pc, r1]
 8000daa:	51ac      	.short	0x51ac
 8000dac:	2acb      	.short	0x2acb
 8000dae:	03          	.byte	0x03
 8000daf:	00          	.byte	0x00
 8000db0:	2c00      	cmp	r4, #0
 8000db2:	f040 80c5 	bne.w	8000f40 <_Unwind_VRS_Pop+0x1ac>
 8000db6:	2a10      	cmp	r2, #16
 8000db8:	f200 80c2 	bhi.w	8000f40 <_Unwind_VRS_Pop+0x1ac>
 8000dbc:	6803      	ldr	r3, [r0, #0]
 8000dbe:	06dc      	lsls	r4, r3, #27
 8000dc0:	f100 80e3 	bmi.w	8000f8a <_Unwind_VRS_Pop+0x1f6>
 8000dc4:	af20      	add	r7, sp, #128	@ 0x80
 8000dc6:	4638      	mov	r0, r7
 8000dc8:	f000 f9a6 	bl	8001118 <__gnu_Unwind_Save_WMMXC>
 8000dcc:	2401      	movs	r4, #1
 8000dce:	4638      	mov	r0, r7
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	6bb1      	ldr	r1, [r6, #56]	@ 0x38
 8000dd4:	fa04 f203 	lsl.w	r2, r4, r3
 8000dd8:	422a      	tst	r2, r5
 8000dda:	f103 0301 	add.w	r3, r3, #1
 8000dde:	d005      	beq.n	8000dec <_Unwind_VRS_Pop+0x58>
 8000de0:	460a      	mov	r2, r1
 8000de2:	f852 cb04 	ldr.w	ip, [r2], #4
 8000de6:	4611      	mov	r1, r2
 8000de8:	f8c0 c000 	str.w	ip, [r0]
 8000dec:	2b04      	cmp	r3, #4
 8000dee:	f100 0004 	add.w	r0, r0, #4
 8000df2:	d1ef      	bne.n	8000dd4 <_Unwind_VRS_Pop+0x40>
 8000df4:	4638      	mov	r0, r7
 8000df6:	63b1      	str	r1, [r6, #56]	@ 0x38
 8000df8:	f000 f984 	bl	8001104 <__gnu_Unwind_Restore_WMMXC>
 8000dfc:	e095      	b.n	8000f2a <_Unwind_VRS_Pop+0x196>
 8000dfe:	2c03      	cmp	r4, #3
 8000e00:	f040 809e 	bne.w	8000f40 <_Unwind_VRS_Pop+0x1ac>
 8000e04:	b294      	uxth	r4, r2
 8000e06:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 8000e0a:	2b10      	cmp	r3, #16
 8000e0c:	ea4f 4512 	mov.w	r5, r2, lsr #16
 8000e10:	f200 8096 	bhi.w	8000f40 <_Unwind_VRS_Pop+0x1ac>
 8000e14:	6803      	ldr	r3, [r0, #0]
 8000e16:	071f      	lsls	r7, r3, #28
 8000e18:	f100 80bf 	bmi.w	8000f9a <_Unwind_VRS_Pop+0x206>
 8000e1c:	af20      	add	r7, sp, #128	@ 0x80
 8000e1e:	4638      	mov	r0, r7
 8000e20:	f000 f94e 	bl	80010c0 <__gnu_Unwind_Save_WMMXD>
 8000e24:	6bb2      	ldr	r2, [r6, #56]	@ 0x38
 8000e26:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 8000e2a:	b154      	cbz	r4, 8000e42 <_Unwind_VRS_Pop+0xae>
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8000e32:	1ad0      	subs	r0, r2, r3
 8000e34:	00e4      	lsls	r4, r4, #3
 8000e36:	581d      	ldr	r5, [r3, r0]
 8000e38:	f843 5b04 	str.w	r5, [r3], #4
 8000e3c:	428b      	cmp	r3, r1
 8000e3e:	d1fa      	bne.n	8000e36 <_Unwind_VRS_Pop+0xa2>
 8000e40:	4422      	add	r2, r4
 8000e42:	4638      	mov	r0, r7
 8000e44:	63b2      	str	r2, [r6, #56]	@ 0x38
 8000e46:	f000 f919 	bl	800107c <__gnu_Unwind_Restore_WMMXD>
 8000e4a:	e06e      	b.n	8000f2a <_Unwind_VRS_Pop+0x196>
 8000e4c:	2c01      	cmp	r4, #1
 8000e4e:	ea4f 4812 	mov.w	r8, r2, lsr #16
 8000e52:	b295      	uxth	r5, r2
 8000e54:	d06d      	beq.n	8000f32 <_Unwind_VRS_Pop+0x19e>
 8000e56:	2c05      	cmp	r4, #5
 8000e58:	d172      	bne.n	8000f40 <_Unwind_VRS_Pop+0x1ac>
 8000e5a:	eb08 0905 	add.w	r9, r8, r5
 8000e5e:	f1b9 0f20 	cmp.w	r9, #32
 8000e62:	d86d      	bhi.n	8000f40 <_Unwind_VRS_Pop+0x1ac>
 8000e64:	f1b8 0f0f 	cmp.w	r8, #15
 8000e68:	d86e      	bhi.n	8000f48 <_Unwind_VRS_Pop+0x1b4>
 8000e6a:	f1b9 0f10 	cmp.w	r9, #16
 8000e6e:	6803      	ldr	r3, [r0, #0]
 8000e70:	f200 809b 	bhi.w	8000faa <_Unwind_VRS_Pop+0x216>
 8000e74:	07d9      	lsls	r1, r3, #31
 8000e76:	d508      	bpl.n	8000e8a <_Unwind_VRS_Pop+0xf6>
 8000e78:	4630      	mov	r0, r6
 8000e7a:	f023 0301 	bic.w	r3, r3, #1
 8000e7e:	f043 0302 	orr.w	r3, r3, #2
 8000e82:	f840 3b48 	str.w	r3, [r0], #72
 8000e86:	f000 f8ed 	bl	8001064 <__gnu_Unwind_Save_VFP_D>
 8000e8a:	af20      	add	r7, sp, #128	@ 0x80
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	f000 f8e9 	bl	8001064 <__gnu_Unwind_Save_VFP_D>
 8000e92:	6bb3      	ldr	r3, [r6, #56]	@ 0x38
 8000e94:	2d00      	cmp	r5, #0
 8000e96:	f000 80b5 	beq.w	8001004 <_Unwind_VRS_Pop+0x270>
 8000e9a:	006d      	lsls	r5, r5, #1
 8000e9c:	1e6a      	subs	r2, r5, #1
 8000e9e:	2500      	movs	r5, #0
 8000ea0:	eb07 01c8 	add.w	r1, r7, r8, lsl #3
 8000ea4:	3201      	adds	r2, #1
 8000ea6:	3904      	subs	r1, #4
 8000ea8:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8000eac:	f853 0b04 	ldr.w	r0, [r3], #4
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	f841 0f04 	str.w	r0, [r1, #4]!
 8000eb6:	d1f9      	bne.n	8000eac <_Unwind_VRS_Pop+0x118>
 8000eb8:	2d00      	cmp	r5, #0
 8000eba:	f000 809d 	beq.w	8000ff8 <_Unwind_VRS_Pop+0x264>
 8000ebe:	4641      	mov	r1, r8
 8000ec0:	2910      	cmp	r1, #16
 8000ec2:	bf38      	it	cc
 8000ec4:	2110      	movcc	r1, #16
 8000ec6:	466f      	mov	r7, sp
 8000ec8:	006b      	lsls	r3, r5, #1
 8000eca:	3910      	subs	r1, #16
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	3904      	subs	r1, #4
 8000ed6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000eda:	f852 0b04 	ldr.w	r0, [r2], #4
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	f841 0f04 	str.w	r0, [r1, #4]!
 8000ee4:	d1f9      	bne.n	8000eda <_Unwind_VRS_Pop+0x146>
 8000ee6:	2c01      	cmp	r4, #1
 8000ee8:	f000 8084 	beq.w	8000ff4 <_Unwind_VRS_Pop+0x260>
 8000eec:	f1b8 0f0f 	cmp.w	r8, #15
 8000ef0:	63b2      	str	r2, [r6, #56]	@ 0x38
 8000ef2:	d802      	bhi.n	8000efa <_Unwind_VRS_Pop+0x166>
 8000ef4:	a820      	add	r0, sp, #128	@ 0x80
 8000ef6:	f000 f8b1 	bl	800105c <__gnu_Unwind_Restore_VFP_D>
 8000efa:	4638      	mov	r0, r7
 8000efc:	f000 f8b6 	bl	800106c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000f00:	e013      	b.n	8000f2a <_Unwind_VRS_Pop+0x196>
 8000f02:	b9ec      	cbnz	r4, 8000f40 <_Unwind_VRS_Pop+0x1ac>
 8000f04:	4623      	mov	r3, r4
 8000f06:	2401      	movs	r4, #1
 8000f08:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8000f0a:	1d37      	adds	r7, r6, #4
 8000f0c:	b290      	uxth	r0, r2
 8000f0e:	fa04 f203 	lsl.w	r2, r4, r3
 8000f12:	4202      	tst	r2, r0
 8000f14:	bf1c      	itt	ne
 8000f16:	f851 2b04 	ldrne.w	r2, [r1], #4
 8000f1a:	f847 2023 	strne.w	r2, [r7, r3, lsl #2]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	2b10      	cmp	r3, #16
 8000f22:	d1f4      	bne.n	8000f0e <_Unwind_VRS_Pop+0x17a>
 8000f24:	04a8      	lsls	r0, r5, #18
 8000f26:	d400      	bmi.n	8000f2a <_Unwind_VRS_Pop+0x196>
 8000f28:	63b1      	str	r1, [r6, #56]	@ 0x38
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	b043      	add	sp, #268	@ 0x10c
 8000f2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000f32:	eb08 0305 	add.w	r3, r8, r5
 8000f36:	2b10      	cmp	r3, #16
 8000f38:	d802      	bhi.n	8000f40 <_Unwind_VRS_Pop+0x1ac>
 8000f3a:	f1b8 0f10 	cmp.w	r8, #16
 8000f3e:	d114      	bne.n	8000f6a <_Unwind_VRS_Pop+0x1d6>
 8000f40:	2002      	movs	r0, #2
 8000f42:	b043      	add	sp, #268	@ 0x10c
 8000f44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000f48:	2d00      	cmp	r5, #0
 8000f4a:	d0ee      	beq.n	8000f2a <_Unwind_VRS_Pop+0x196>
 8000f4c:	6803      	ldr	r3, [r0, #0]
 8000f4e:	075a      	lsls	r2, r3, #29
 8000f50:	d45c      	bmi.n	800100c <_Unwind_VRS_Pop+0x278>
 8000f52:	466f      	mov	r7, sp
 8000f54:	4638      	mov	r0, r7
 8000f56:	f000 f88d 	bl	8001074 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000f5a:	6bb2      	ldr	r2, [r6, #56]	@ 0x38
 8000f5c:	006b      	lsls	r3, r5, #1
 8000f5e:	f1a8 0110 	sub.w	r1, r8, #16
 8000f62:	3b01      	subs	r3, #1
 8000f64:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8000f68:	e7b3      	b.n	8000ed2 <_Unwind_VRS_Pop+0x13e>
 8000f6a:	6803      	ldr	r3, [r0, #0]
 8000f6c:	07da      	lsls	r2, r3, #31
 8000f6e:	d459      	bmi.n	8001024 <_Unwind_VRS_Pop+0x290>
 8000f70:	af20      	add	r7, sp, #128	@ 0x80
 8000f72:	4638      	mov	r0, r7
 8000f74:	f000 f86e 	bl	8001054 <__gnu_Unwind_Save_VFP>
 8000f78:	6bb3      	ldr	r3, [r6, #56]	@ 0x38
 8000f7a:	2d00      	cmp	r5, #0
 8000f7c:	d18d      	bne.n	8000e9a <_Unwind_VRS_Pop+0x106>
 8000f7e:	3304      	adds	r3, #4
 8000f80:	4638      	mov	r0, r7
 8000f82:	63b3      	str	r3, [r6, #56]	@ 0x38
 8000f84:	f000 f862 	bl	800104c <__gnu_Unwind_Restore_VFP>
 8000f88:	e7cf      	b.n	8000f2a <_Unwind_VRS_Pop+0x196>
 8000f8a:	f023 0310 	bic.w	r3, r3, #16
 8000f8e:	6003      	str	r3, [r0, #0]
 8000f90:	f500 70e8 	add.w	r0, r0, #464	@ 0x1d0
 8000f94:	f000 f8c0 	bl	8001118 <__gnu_Unwind_Save_WMMXC>
 8000f98:	e714      	b.n	8000dc4 <_Unwind_VRS_Pop+0x30>
 8000f9a:	f023 0308 	bic.w	r3, r3, #8
 8000f9e:	6003      	str	r3, [r0, #0]
 8000fa0:	f500 70a8 	add.w	r0, r0, #336	@ 0x150
 8000fa4:	f000 f88c 	bl	80010c0 <__gnu_Unwind_Save_WMMXD>
 8000fa8:	e738      	b.n	8000e1c <_Unwind_VRS_Pop+0x88>
 8000faa:	07d9      	lsls	r1, r3, #31
 8000fac:	d508      	bpl.n	8000fc0 <_Unwind_VRS_Pop+0x22c>
 8000fae:	f023 0301 	bic.w	r3, r3, #1
 8000fb2:	f043 0302 	orr.w	r3, r3, #2
 8000fb6:	f840 3b48 	str.w	r3, [r0], #72
 8000fba:	f000 f853 	bl	8001064 <__gnu_Unwind_Save_VFP_D>
 8000fbe:	6833      	ldr	r3, [r6, #0]
 8000fc0:	0758      	lsls	r0, r3, #29
 8000fc2:	d506      	bpl.n	8000fd2 <_Unwind_VRS_Pop+0x23e>
 8000fc4:	4630      	mov	r0, r6
 8000fc6:	f023 0304 	bic.w	r3, r3, #4
 8000fca:	f840 3bd0 	str.w	r3, [r0], #208
 8000fce:	f000 f851 	bl	8001074 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000fd2:	af20      	add	r7, sp, #128	@ 0x80
 8000fd4:	4638      	mov	r0, r7
 8000fd6:	f000 f845 	bl	8001064 <__gnu_Unwind_Save_VFP_D>
 8000fda:	4668      	mov	r0, sp
 8000fdc:	f000 f84a 	bl	8001074 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000fe0:	f1c8 0210 	rsb	r2, r8, #16
 8000fe4:	0052      	lsls	r2, r2, #1
 8000fe6:	6bb3      	ldr	r3, [r6, #56]	@ 0x38
 8000fe8:	f1a9 0510 	sub.w	r5, r9, #16
 8000fec:	3a01      	subs	r2, #1
 8000fee:	eb07 01c8 	add.w	r1, r7, r8, lsl #3
 8000ff2:	e757      	b.n	8000ea4 <_Unwind_VRS_Pop+0x110>
 8000ff4:	af20      	add	r7, sp, #128	@ 0x80
 8000ff6:	e7c2      	b.n	8000f7e <_Unwind_VRS_Pop+0x1ea>
 8000ff8:	2c01      	cmp	r4, #1
 8000ffa:	d0c0      	beq.n	8000f7e <_Unwind_VRS_Pop+0x1ea>
 8000ffc:	f1b8 0f0f 	cmp.w	r8, #15
 8001000:	63b3      	str	r3, [r6, #56]	@ 0x38
 8001002:	d892      	bhi.n	8000f2a <_Unwind_VRS_Pop+0x196>
 8001004:	4638      	mov	r0, r7
 8001006:	f000 f829 	bl	800105c <__gnu_Unwind_Restore_VFP_D>
 800100a:	e78e      	b.n	8000f2a <_Unwind_VRS_Pop+0x196>
 800100c:	466f      	mov	r7, sp
 800100e:	f023 0304 	bic.w	r3, r3, #4
 8001012:	f840 3bd0 	str.w	r3, [r0], #208
 8001016:	f000 f82d 	bl	8001074 <__gnu_Unwind_Save_VFP_D_16_to_31>
 800101a:	4638      	mov	r0, r7
 800101c:	f000 f82a 	bl	8001074 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001020:	6bb2      	ldr	r2, [r6, #56]	@ 0x38
 8001022:	e79b      	b.n	8000f5c <_Unwind_VRS_Pop+0x1c8>
 8001024:	4630      	mov	r0, r6
 8001026:	f023 0303 	bic.w	r3, r3, #3
 800102a:	f840 3b48 	str.w	r3, [r0], #72
 800102e:	f000 f811 	bl	8001054 <__gnu_Unwind_Save_VFP>
 8001032:	e79d      	b.n	8000f70 <_Unwind_VRS_Pop+0x1dc>

08001034 <__restore_core_regs>:
 8001034:	f100 0134 	add.w	r1, r0, #52	@ 0x34
 8001038:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 800103c:	469c      	mov	ip, r3
 800103e:	46a6      	mov	lr, r4
 8001040:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8001044:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8001048:	46e5      	mov	sp, ip
 800104a:	bd00      	pop	{pc}

0800104c <__gnu_Unwind_Restore_VFP>:
 800104c:	ec90 0b21 	fldmiax	r0, {d0-d15}	@ Deprecated
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__gnu_Unwind_Save_VFP>:
 8001054:	ec80 0b21 	fstmiax	r0, {d0-d15}	@ Deprecated
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop

0800105c <__gnu_Unwind_Restore_VFP_D>:
 800105c:	ec90 0b20 	vldmia	r0, {d0-d15}
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <__gnu_Unwind_Save_VFP_D>:
 8001064:	ec80 0b20 	vstmia	r0, {d0-d15}
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop

0800106c <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 800106c:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop

08001074 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8001074:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop

0800107c <__gnu_Unwind_Restore_WMMXD>:
 800107c:	ecf0 0102 	ldfe	f0, [r0], #8
 8001080:	ecf0 1102 	ldfe	f1, [r0], #8
 8001084:	ecf0 2102 	ldfe	f2, [r0], #8
 8001088:	ecf0 3102 	ldfe	f3, [r0], #8
 800108c:	ecf0 4102 	ldfe	f4, [r0], #8
 8001090:	ecf0 5102 	ldfe	f5, [r0], #8
 8001094:	ecf0 6102 	ldfe	f6, [r0], #8
 8001098:	ecf0 7102 	ldfe	f7, [r0], #8
 800109c:	ecf0 8102 	ldfp	f0, [r0], #8
 80010a0:	ecf0 9102 	ldfp	f1, [r0], #8
 80010a4:	ecf0 a102 	ldfp	f2, [r0], #8
 80010a8:	ecf0 b102 	ldfp	f3, [r0], #8
 80010ac:	ecf0 c102 	ldfp	f4, [r0], #8
 80010b0:	ecf0 d102 	ldfp	f5, [r0], #8
 80010b4:	ecf0 e102 	ldfp	f6, [r0], #8
 80010b8:	ecf0 f102 	ldfp	f7, [r0], #8
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop

080010c0 <__gnu_Unwind_Save_WMMXD>:
 80010c0:	ece0 0102 	stfe	f0, [r0], #8
 80010c4:	ece0 1102 	stfe	f1, [r0], #8
 80010c8:	ece0 2102 	stfe	f2, [r0], #8
 80010cc:	ece0 3102 	stfe	f3, [r0], #8
 80010d0:	ece0 4102 	stfe	f4, [r0], #8
 80010d4:	ece0 5102 	stfe	f5, [r0], #8
 80010d8:	ece0 6102 	stfe	f6, [r0], #8
 80010dc:	ece0 7102 	stfe	f7, [r0], #8
 80010e0:	ece0 8102 	stfp	f0, [r0], #8
 80010e4:	ece0 9102 	stfp	f1, [r0], #8
 80010e8:	ece0 a102 	stfp	f2, [r0], #8
 80010ec:	ece0 b102 	stfp	f3, [r0], #8
 80010f0:	ece0 c102 	stfp	f4, [r0], #8
 80010f4:	ece0 d102 	stfp	f5, [r0], #8
 80010f8:	ece0 e102 	stfp	f6, [r0], #8
 80010fc:	ece0 f102 	stfp	f7, [r0], #8
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop

08001104 <__gnu_Unwind_Restore_WMMXC>:
 8001104:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8001108:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 800110c:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001110:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop

08001118 <__gnu_Unwind_Save_WMMXC>:
 8001118:	fca0 8101 	stc2	1, cr8, [r0], #4
 800111c:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001120:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001124:	fca0 b101 	stc2	1, cr11, [r0], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop

0800112c <_Unwind_RaiseException>:
 800112c:	46ec      	mov	ip, sp
 800112e:	b500      	push	{lr}
 8001130:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001134:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001138:	f04f 0300 	mov.w	r3, #0
 800113c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001140:	a901      	add	r1, sp, #4
 8001142:	f7ff fbd9 	bl	80008f8 <__gnu_Unwind_RaiseException>
 8001146:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 800114a:	b012      	add	sp, #72	@ 0x48
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <_Unwind_Resume>:
 8001150:	46ec      	mov	ip, sp
 8001152:	b500      	push	{lr}
 8001154:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001158:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800115c:	f04f 0300 	mov.w	r3, #0
 8001160:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001164:	a901      	add	r1, sp, #4
 8001166:	f7ff fc05 	bl	8000974 <__gnu_Unwind_Resume>
 800116a:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 800116e:	b012      	add	sp, #72	@ 0x48
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop

08001174 <_Unwind_Resume_or_Rethrow>:
 8001174:	46ec      	mov	ip, sp
 8001176:	b500      	push	{lr}
 8001178:	e92d 5000 	stmdb	sp!, {ip, lr}
 800117c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001180:	f04f 0300 	mov.w	r3, #0
 8001184:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001188:	a901      	add	r1, sp, #4
 800118a:	f7ff fc15 	bl	80009b8 <__gnu_Unwind_Resume_or_Rethrow>
 800118e:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 8001192:	b012      	add	sp, #72	@ 0x48
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop

08001198 <_Unwind_ForcedUnwind>:
 8001198:	46ec      	mov	ip, sp
 800119a:	b500      	push	{lr}
 800119c:	e92d 5000 	stmdb	sp!, {ip, lr}
 80011a0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80011a4:	f04f 0300 	mov.w	r3, #0
 80011a8:	e92d 000c 	stmdb	sp!, {r2, r3}
 80011ac:	ab01      	add	r3, sp, #4
 80011ae:	f7ff fbd7 	bl	8000960 <__gnu_Unwind_ForcedUnwind>
 80011b2:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 80011b6:	b012      	add	sp, #72	@ 0x48
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop

080011bc <_Unwind_Backtrace>:
 80011bc:	46ec      	mov	ip, sp
 80011be:	b500      	push	{lr}
 80011c0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80011c4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80011c8:	f04f 0300 	mov.w	r3, #0
 80011cc:	e92d 000c 	stmdb	sp!, {r2, r3}
 80011d0:	aa01      	add	r2, sp, #4
 80011d2:	f7ff fc4d 	bl	8000a70 <__gnu_Unwind_Backtrace>
 80011d6:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 80011da:	b012      	add	sp, #72	@ 0x48
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop

080011e0 <next_unwind_byte>:
 80011e0:	7a02      	ldrb	r2, [r0, #8]
 80011e2:	4603      	mov	r3, r0
 80011e4:	b97a      	cbnz	r2, 8001206 <next_unwind_byte+0x26>
 80011e6:	7a42      	ldrb	r2, [r0, #9]
 80011e8:	b1a2      	cbz	r2, 8001214 <next_unwind_byte+0x34>
 80011ea:	f04f 0c03 	mov.w	ip, #3
 80011ee:	6841      	ldr	r1, [r0, #4]
 80011f0:	3a01      	subs	r2, #1
 80011f2:	7242      	strb	r2, [r0, #9]
 80011f4:	6808      	ldr	r0, [r1, #0]
 80011f6:	1d0a      	adds	r2, r1, #4
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	0202      	lsls	r2, r0, #8
 80011fc:	f883 c008 	strb.w	ip, [r3, #8]
 8001200:	0e00      	lsrs	r0, r0, #24
 8001202:	601a      	str	r2, [r3, #0]
 8001204:	4770      	bx	lr
 8001206:	6800      	ldr	r0, [r0, #0]
 8001208:	3a01      	subs	r2, #1
 800120a:	721a      	strb	r2, [r3, #8]
 800120c:	0202      	lsls	r2, r0, #8
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	0e00      	lsrs	r0, r0, #24
 8001212:	4770      	bx	lr
 8001214:	20b0      	movs	r0, #176	@ 0xb0
 8001216:	4770      	bx	lr

08001218 <_Unwind_GetGR.constprop.0>:
 8001218:	2300      	movs	r3, #0
 800121a:	b500      	push	{lr}
 800121c:	b085      	sub	sp, #20
 800121e:	a903      	add	r1, sp, #12
 8001220:	9100      	str	r1, [sp, #0]
 8001222:	220c      	movs	r2, #12
 8001224:	4619      	mov	r1, r3
 8001226:	f7ff fbd9 	bl	80009dc <_Unwind_VRS_Get>
 800122a:	9803      	ldr	r0, [sp, #12]
 800122c:	b005      	add	sp, #20
 800122e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001232:	bf00      	nop

08001234 <unwind_UCB_from_context>:
 8001234:	e7f0      	b.n	8001218 <_Unwind_GetGR.constprop.0>
 8001236:	bf00      	nop

08001238 <__gnu_unwind_execute>:
 8001238:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800123c:	f04f 0800 	mov.w	r8, #0
 8001240:	4606      	mov	r6, r0
 8001242:	460d      	mov	r5, r1
 8001244:	b085      	sub	sp, #20
 8001246:	4628      	mov	r0, r5
 8001248:	f7ff ffca 	bl	80011e0 <next_unwind_byte>
 800124c:	28b0      	cmp	r0, #176	@ 0xb0
 800124e:	4604      	mov	r4, r0
 8001250:	f000 80dc 	beq.w	800140c <__gnu_unwind_execute+0x1d4>
 8001254:	0607      	lsls	r7, r0, #24
 8001256:	d547      	bpl.n	80012e8 <__gnu_unwind_execute+0xb0>
 8001258:	f000 03f0 	and.w	r3, r0, #240	@ 0xf0
 800125c:	2b80      	cmp	r3, #128	@ 0x80
 800125e:	d05f      	beq.n	8001320 <__gnu_unwind_execute+0xe8>
 8001260:	2bb0      	cmp	r3, #176	@ 0xb0
 8001262:	d074      	beq.n	800134e <__gnu_unwind_execute+0x116>
 8001264:	d81b      	bhi.n	800129e <__gnu_unwind_execute+0x66>
 8001266:	2b90      	cmp	r3, #144	@ 0x90
 8001268:	f000 809c 	beq.w	80013a4 <__gnu_unwind_execute+0x16c>
 800126c:	2ba0      	cmp	r3, #160	@ 0xa0
 800126e:	d112      	bne.n	8001296 <__gnu_unwind_execute+0x5e>
 8001270:	43c3      	mvns	r3, r0
 8001272:	f44f 627f 	mov.w	r2, #4080	@ 0xff0
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	411a      	asrs	r2, r3
 800127c:	0701      	lsls	r1, r0, #28
 800127e:	f402 627f 	and.w	r2, r2, #4080	@ 0xff0
 8001282:	d501      	bpl.n	8001288 <__gnu_unwind_execute+0x50>
 8001284:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001288:	2300      	movs	r3, #0
 800128a:	4630      	mov	r0, r6
 800128c:	4619      	mov	r1, r3
 800128e:	f7ff fd81 	bl	8000d94 <_Unwind_VRS_Pop>
 8001292:	2800      	cmp	r0, #0
 8001294:	d0d7      	beq.n	8001246 <__gnu_unwind_execute+0xe>
 8001296:	2009      	movs	r0, #9
 8001298:	b005      	add	sp, #20
 800129a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800129e:	2bc0      	cmp	r3, #192	@ 0xc0
 80012a0:	d16e      	bne.n	8001380 <__gnu_unwind_execute+0x148>
 80012a2:	28c6      	cmp	r0, #198	@ 0xc6
 80012a4:	f000 8094 	beq.w	80013d0 <__gnu_unwind_execute+0x198>
 80012a8:	28c7      	cmp	r0, #199	@ 0xc7
 80012aa:	f000 80b4 	beq.w	8001416 <__gnu_unwind_execute+0x1de>
 80012ae:	f000 03f8 	and.w	r3, r0, #248	@ 0xf8
 80012b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80012b4:	f000 80c9 	beq.w	800144a <__gnu_unwind_execute+0x212>
 80012b8:	28c8      	cmp	r0, #200	@ 0xc8
 80012ba:	f000 80d4 	beq.w	8001466 <__gnu_unwind_execute+0x22e>
 80012be:	28c9      	cmp	r0, #201	@ 0xc9
 80012c0:	d1e9      	bne.n	8001296 <__gnu_unwind_execute+0x5e>
 80012c2:	4628      	mov	r0, r5
 80012c4:	f7ff ff8c 	bl	80011e0 <next_unwind_byte>
 80012c8:	2305      	movs	r3, #5
 80012ca:	4604      	mov	r4, r0
 80012cc:	2101      	movs	r1, #1
 80012ce:	4630      	mov	r0, r6
 80012d0:	0322      	lsls	r2, r4, #12
 80012d2:	f004 040f 	and.w	r4, r4, #15
 80012d6:	f402 2270 	and.w	r2, r2, #983040	@ 0xf0000
 80012da:	440c      	add	r4, r1
 80012dc:	4322      	orrs	r2, r4
 80012de:	f7ff fd59 	bl	8000d94 <_Unwind_VRS_Pop>
 80012e2:	2800      	cmp	r0, #0
 80012e4:	d0af      	beq.n	8001246 <__gnu_unwind_execute+0xe>
 80012e6:	e7d6      	b.n	8001296 <__gnu_unwind_execute+0x5e>
 80012e8:	0083      	lsls	r3, r0, #2
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	1d1f      	adds	r7, r3, #4
 80012ee:	2300      	movs	r3, #0
 80012f0:	f10d 090c 	add.w	r9, sp, #12
 80012f4:	4619      	mov	r1, r3
 80012f6:	220d      	movs	r2, #13
 80012f8:	4630      	mov	r0, r6
 80012fa:	f8cd 9000 	str.w	r9, [sp]
 80012fe:	f7ff fb6d 	bl	80009dc <_Unwind_VRS_Get>
 8001302:	9b03      	ldr	r3, [sp, #12]
 8001304:	0660      	lsls	r0, r4, #25
 8001306:	bf4c      	ite	mi
 8001308:	1bdf      	submi	r7, r3, r7
 800130a:	18ff      	addpl	r7, r7, r3
 800130c:	2300      	movs	r3, #0
 800130e:	220d      	movs	r2, #13
 8001310:	4630      	mov	r0, r6
 8001312:	4619      	mov	r1, r3
 8001314:	f8cd 9000 	str.w	r9, [sp]
 8001318:	9703      	str	r7, [sp, #12]
 800131a:	f7ff fb85 	bl	8000a28 <_Unwind_VRS_Set>
 800131e:	e792      	b.n	8001246 <__gnu_unwind_execute+0xe>
 8001320:	4628      	mov	r0, r5
 8001322:	f7ff ff5d 	bl	80011e0 <next_unwind_byte>
 8001326:	0224      	lsls	r4, r4, #8
 8001328:	4320      	orrs	r0, r4
 800132a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800132e:	d0b2      	beq.n	8001296 <__gnu_unwind_execute+0x5e>
 8001330:	2300      	movs	r3, #0
 8001332:	0104      	lsls	r4, r0, #4
 8001334:	4619      	mov	r1, r3
 8001336:	4630      	mov	r0, r6
 8001338:	b2a2      	uxth	r2, r4
 800133a:	f7ff fd2b 	bl	8000d94 <_Unwind_VRS_Pop>
 800133e:	2800      	cmp	r0, #0
 8001340:	d1a9      	bne.n	8001296 <__gnu_unwind_execute+0x5e>
 8001342:	f414 4f00 	tst.w	r4, #32768	@ 0x8000
 8001346:	bf18      	it	ne
 8001348:	f04f 0801 	movne.w	r8, #1
 800134c:	e77b      	b.n	8001246 <__gnu_unwind_execute+0xe>
 800134e:	28b1      	cmp	r0, #177	@ 0xb1
 8001350:	d052      	beq.n	80013f8 <__gnu_unwind_execute+0x1c0>
 8001352:	28b2      	cmp	r0, #178	@ 0xb2
 8001354:	f000 80ac 	beq.w	80014b0 <__gnu_unwind_execute+0x278>
 8001358:	28b3      	cmp	r0, #179	@ 0xb3
 800135a:	d06e      	beq.n	800143a <__gnu_unwind_execute+0x202>
 800135c:	f000 03fc 	and.w	r3, r0, #252	@ 0xfc
 8001360:	2bb4      	cmp	r3, #180	@ 0xb4
 8001362:	d098      	beq.n	8001296 <__gnu_unwind_execute+0x5e>
 8001364:	2301      	movs	r3, #1
 8001366:	f000 0207 	and.w	r2, r0, #7
 800136a:	441a      	add	r2, r3
 800136c:	4630      	mov	r0, r6
 800136e:	4619      	mov	r1, r3
 8001370:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8001374:	f7ff fd0e 	bl	8000d94 <_Unwind_VRS_Pop>
 8001378:	2800      	cmp	r0, #0
 800137a:	f43f af64 	beq.w	8001246 <__gnu_unwind_execute+0xe>
 800137e:	e78a      	b.n	8001296 <__gnu_unwind_execute+0x5e>
 8001380:	f000 03f8 	and.w	r3, r0, #248	@ 0xf8
 8001384:	2bd0      	cmp	r3, #208	@ 0xd0
 8001386:	d186      	bne.n	8001296 <__gnu_unwind_execute+0x5e>
 8001388:	f000 0207 	and.w	r2, r0, #7
 800138c:	3201      	adds	r2, #1
 800138e:	2305      	movs	r3, #5
 8001390:	2101      	movs	r1, #1
 8001392:	4630      	mov	r0, r6
 8001394:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8001398:	f7ff fcfc 	bl	8000d94 <_Unwind_VRS_Pop>
 800139c:	2800      	cmp	r0, #0
 800139e:	f43f af52 	beq.w	8001246 <__gnu_unwind_execute+0xe>
 80013a2:	e778      	b.n	8001296 <__gnu_unwind_execute+0x5e>
 80013a4:	f000 030d 	and.w	r3, r0, #13
 80013a8:	2b0d      	cmp	r3, #13
 80013aa:	f43f af74 	beq.w	8001296 <__gnu_unwind_execute+0x5e>
 80013ae:	2300      	movs	r3, #0
 80013b0:	af03      	add	r7, sp, #12
 80013b2:	4619      	mov	r1, r3
 80013b4:	f000 020f 	and.w	r2, r0, #15
 80013b8:	9700      	str	r7, [sp, #0]
 80013ba:	4630      	mov	r0, r6
 80013bc:	f7ff fb0e 	bl	80009dc <_Unwind_VRS_Get>
 80013c0:	2300      	movs	r3, #0
 80013c2:	220d      	movs	r2, #13
 80013c4:	4630      	mov	r0, r6
 80013c6:	4619      	mov	r1, r3
 80013c8:	9700      	str	r7, [sp, #0]
 80013ca:	f7ff fb2d 	bl	8000a28 <_Unwind_VRS_Set>
 80013ce:	e73a      	b.n	8001246 <__gnu_unwind_execute+0xe>
 80013d0:	4628      	mov	r0, r5
 80013d2:	f7ff ff05 	bl	80011e0 <next_unwind_byte>
 80013d6:	4604      	mov	r4, r0
 80013d8:	2303      	movs	r3, #3
 80013da:	0322      	lsls	r2, r4, #12
 80013dc:	f004 040f 	and.w	r4, r4, #15
 80013e0:	f402 2270 	and.w	r2, r2, #983040	@ 0xf0000
 80013e4:	3401      	adds	r4, #1
 80013e6:	4630      	mov	r0, r6
 80013e8:	4619      	mov	r1, r3
 80013ea:	4322      	orrs	r2, r4
 80013ec:	f7ff fcd2 	bl	8000d94 <_Unwind_VRS_Pop>
 80013f0:	2800      	cmp	r0, #0
 80013f2:	f43f af28 	beq.w	8001246 <__gnu_unwind_execute+0xe>
 80013f6:	e74e      	b.n	8001296 <__gnu_unwind_execute+0x5e>
 80013f8:	4628      	mov	r0, r5
 80013fa:	f7ff fef1 	bl	80011e0 <next_unwind_byte>
 80013fe:	1e43      	subs	r3, r0, #1
 8001400:	b2db      	uxtb	r3, r3
 8001402:	2b0e      	cmp	r3, #14
 8001404:	4602      	mov	r2, r0
 8001406:	f67f af3f 	bls.w	8001288 <__gnu_unwind_execute+0x50>
 800140a:	e744      	b.n	8001296 <__gnu_unwind_execute+0x5e>
 800140c:	f1b8 0f00 	cmp.w	r8, #0
 8001410:	d03e      	beq.n	8001490 <__gnu_unwind_execute+0x258>
 8001412:	2000      	movs	r0, #0
 8001414:	e740      	b.n	8001298 <__gnu_unwind_execute+0x60>
 8001416:	4628      	mov	r0, r5
 8001418:	f7ff fee2 	bl	80011e0 <next_unwind_byte>
 800141c:	1e43      	subs	r3, r0, #1
 800141e:	b2db      	uxtb	r3, r3
 8001420:	2b0e      	cmp	r3, #14
 8001422:	4602      	mov	r2, r0
 8001424:	f63f af37 	bhi.w	8001296 <__gnu_unwind_execute+0x5e>
 8001428:	2300      	movs	r3, #0
 800142a:	2104      	movs	r1, #4
 800142c:	4630      	mov	r0, r6
 800142e:	f7ff fcb1 	bl	8000d94 <_Unwind_VRS_Pop>
 8001432:	2800      	cmp	r0, #0
 8001434:	f43f af07 	beq.w	8001246 <__gnu_unwind_execute+0xe>
 8001438:	e72d      	b.n	8001296 <__gnu_unwind_execute+0x5e>
 800143a:	4628      	mov	r0, r5
 800143c:	f7ff fed0 	bl	80011e0 <next_unwind_byte>
 8001440:	2301      	movs	r3, #1
 8001442:	4604      	mov	r4, r0
 8001444:	4619      	mov	r1, r3
 8001446:	4630      	mov	r0, r6
 8001448:	e742      	b.n	80012d0 <__gnu_unwind_execute+0x98>
 800144a:	2303      	movs	r3, #3
 800144c:	f000 020f 	and.w	r2, r0, #15
 8001450:	3201      	adds	r2, #1
 8001452:	4630      	mov	r0, r6
 8001454:	4619      	mov	r1, r3
 8001456:	f442 2220 	orr.w	r2, r2, #655360	@ 0xa0000
 800145a:	f7ff fc9b 	bl	8000d94 <_Unwind_VRS_Pop>
 800145e:	2800      	cmp	r0, #0
 8001460:	f43f aef1 	beq.w	8001246 <__gnu_unwind_execute+0xe>
 8001464:	e717      	b.n	8001296 <__gnu_unwind_execute+0x5e>
 8001466:	4628      	mov	r0, r5
 8001468:	f7ff feba 	bl	80011e0 <next_unwind_byte>
 800146c:	4602      	mov	r2, r0
 800146e:	2101      	movs	r1, #1
 8001470:	f002 04f0 	and.w	r4, r2, #240	@ 0xf0
 8001474:	f002 020f 	and.w	r2, r2, #15
 8001478:	3410      	adds	r4, #16
 800147a:	440a      	add	r2, r1
 800147c:	2305      	movs	r3, #5
 800147e:	4630      	mov	r0, r6
 8001480:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
 8001484:	f7ff fc86 	bl	8000d94 <_Unwind_VRS_Pop>
 8001488:	2800      	cmp	r0, #0
 800148a:	f43f aedc 	beq.w	8001246 <__gnu_unwind_execute+0xe>
 800148e:	e702      	b.n	8001296 <__gnu_unwind_execute+0x5e>
 8001490:	ac03      	add	r4, sp, #12
 8001492:	4643      	mov	r3, r8
 8001494:	4641      	mov	r1, r8
 8001496:	220e      	movs	r2, #14
 8001498:	4630      	mov	r0, r6
 800149a:	9400      	str	r4, [sp, #0]
 800149c:	f7ff fa9e 	bl	80009dc <_Unwind_VRS_Get>
 80014a0:	4643      	mov	r3, r8
 80014a2:	220f      	movs	r2, #15
 80014a4:	4641      	mov	r1, r8
 80014a6:	4630      	mov	r0, r6
 80014a8:	9400      	str	r4, [sp, #0]
 80014aa:	f7ff fabd 	bl	8000a28 <_Unwind_VRS_Set>
 80014ae:	e7b0      	b.n	8001412 <__gnu_unwind_execute+0x1da>
 80014b0:	2300      	movs	r3, #0
 80014b2:	f10d 090c 	add.w	r9, sp, #12
 80014b6:	220d      	movs	r2, #13
 80014b8:	4619      	mov	r1, r3
 80014ba:	4630      	mov	r0, r6
 80014bc:	f8cd 9000 	str.w	r9, [sp]
 80014c0:	f7ff fa8c 	bl	80009dc <_Unwind_VRS_Get>
 80014c4:	4628      	mov	r0, r5
 80014c6:	f7ff fe8b 	bl	80011e0 <next_unwind_byte>
 80014ca:	0602      	lsls	r2, r0, #24
 80014cc:	f04f 0702 	mov.w	r7, #2
 80014d0:	9c03      	ldr	r4, [sp, #12]
 80014d2:	d50b      	bpl.n	80014ec <__gnu_unwind_execute+0x2b4>
 80014d4:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 80014d8:	40b8      	lsls	r0, r7
 80014da:	4404      	add	r4, r0
 80014dc:	4628      	mov	r0, r5
 80014de:	9403      	str	r4, [sp, #12]
 80014e0:	f7ff fe7e 	bl	80011e0 <next_unwind_byte>
 80014e4:	0603      	lsls	r3, r0, #24
 80014e6:	f107 0707 	add.w	r7, r7, #7
 80014ea:	d4f3      	bmi.n	80014d4 <__gnu_unwind_execute+0x29c>
 80014ec:	2300      	movs	r3, #0
 80014ee:	fa00 f207 	lsl.w	r2, r0, r7
 80014f2:	f504 7401 	add.w	r4, r4, #516	@ 0x204
 80014f6:	4422      	add	r2, r4
 80014f8:	9203      	str	r2, [sp, #12]
 80014fa:	4630      	mov	r0, r6
 80014fc:	220d      	movs	r2, #13
 80014fe:	4619      	mov	r1, r3
 8001500:	f8cd 9000 	str.w	r9, [sp]
 8001504:	f7ff fa90 	bl	8000a28 <_Unwind_VRS_Set>
 8001508:	e69d      	b.n	8001246 <__gnu_unwind_execute+0xe>
 800150a:	bf00      	nop

0800150c <__gnu_unwind_frame>:
 800150c:	460b      	mov	r3, r1
 800150e:	f04f 0c03 	mov.w	ip, #3
 8001512:	b500      	push	{lr}
 8001514:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8001516:	4618      	mov	r0, r3
 8001518:	6853      	ldr	r3, [r2, #4]
 800151a:	b085      	sub	sp, #20
 800151c:	3208      	adds	r2, #8
 800151e:	9202      	str	r2, [sp, #8]
 8001520:	a901      	add	r1, sp, #4
 8001522:	0e1a      	lsrs	r2, r3, #24
 8001524:	021b      	lsls	r3, r3, #8
 8001526:	f88d c00c 	strb.w	ip, [sp, #12]
 800152a:	9301      	str	r3, [sp, #4]
 800152c:	f88d 200d 	strb.w	r2, [sp, #13]
 8001530:	f7ff fe82 	bl	8001238 <__gnu_unwind_execute>
 8001534:	b005      	add	sp, #20
 8001536:	f85d fb04 	ldr.w	pc, [sp], #4
 800153a:	bf00      	nop

0800153c <_Unwind_GetRegionStart>:
 800153c:	b508      	push	{r3, lr}
 800153e:	f7ff fe79 	bl	8001234 <unwind_UCB_from_context>
 8001542:	6c80      	ldr	r0, [r0, #72]	@ 0x48
 8001544:	bd08      	pop	{r3, pc}
 8001546:	bf00      	nop

08001548 <_Unwind_GetLanguageSpecificData>:
 8001548:	b508      	push	{r3, lr}
 800154a:	f7ff fe73 	bl	8001234 <unwind_UCB_from_context>
 800154e:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 8001550:	79c3      	ldrb	r3, [r0, #7]
 8001552:	3302      	adds	r3, #2
 8001554:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001558:	bd08      	pop	{r3, pc}
 800155a:	bf00      	nop

0800155c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b088      	sub	sp, #32
 8001560:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001562:	f107 0310 	add.w	r3, r7, #16
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001570:	4b2c      	ldr	r3, [pc, #176]	@ (8001624 <MX_GPIO_Init+0xc8>)
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	4a2b      	ldr	r2, [pc, #172]	@ (8001624 <MX_GPIO_Init+0xc8>)
 8001576:	f043 0320 	orr.w	r3, r3, #32
 800157a:	6193      	str	r3, [r2, #24]
 800157c:	4b29      	ldr	r3, [pc, #164]	@ (8001624 <MX_GPIO_Init+0xc8>)
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	f003 0320 	and.w	r3, r3, #32
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001588:	4b26      	ldr	r3, [pc, #152]	@ (8001624 <MX_GPIO_Init+0xc8>)
 800158a:	699b      	ldr	r3, [r3, #24]
 800158c:	4a25      	ldr	r2, [pc, #148]	@ (8001624 <MX_GPIO_Init+0xc8>)
 800158e:	f043 0304 	orr.w	r3, r3, #4
 8001592:	6193      	str	r3, [r2, #24]
 8001594:	4b23      	ldr	r3, [pc, #140]	@ (8001624 <MX_GPIO_Init+0xc8>)
 8001596:	699b      	ldr	r3, [r3, #24]
 8001598:	f003 0304 	and.w	r3, r3, #4
 800159c:	60bb      	str	r3, [r7, #8]
 800159e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a0:	4b20      	ldr	r3, [pc, #128]	@ (8001624 <MX_GPIO_Init+0xc8>)
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	4a1f      	ldr	r2, [pc, #124]	@ (8001624 <MX_GPIO_Init+0xc8>)
 80015a6:	f043 0308 	orr.w	r3, r3, #8
 80015aa:	6193      	str	r3, [r2, #24]
 80015ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001624 <MX_GPIO_Init+0xc8>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	f003 0308 	and.w	r3, r3, #8
 80015b4:	607b      	str	r3, [r7, #4]
 80015b6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PB3 PB4 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9;
 80015b8:	f44f 7346 	mov.w	r3, #792	@ 0x318
 80015bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015be:	4b1a      	ldr	r3, [pc, #104]	@ (8001628 <MX_GPIO_Init+0xcc>)
 80015c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c6:	f107 0310 	add.w	r3, r7, #16
 80015ca:	4619      	mov	r1, r3
 80015cc:	4817      	ldr	r0, [pc, #92]	@ (800162c <MX_GPIO_Init+0xd0>)
 80015ce:	f001 fa31 	bl	8002a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80015d2:	2320      	movs	r3, #32
 80015d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015d6:	4b16      	ldr	r3, [pc, #88]	@ (8001630 <MX_GPIO_Init+0xd4>)
 80015d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015da:	2300      	movs	r3, #0
 80015dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015de:	f107 0310 	add.w	r3, r7, #16
 80015e2:	4619      	mov	r1, r3
 80015e4:	4811      	ldr	r0, [pc, #68]	@ (800162c <MX_GPIO_Init+0xd0>)
 80015e6:	f001 fa25 	bl	8002a34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	2009      	movs	r0, #9
 80015f0:	f001 f937 	bl	8002862 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80015f4:	2009      	movs	r0, #9
 80015f6:	f001 f950 	bl	800289a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2100      	movs	r1, #0
 80015fe:	200a      	movs	r0, #10
 8001600:	f001 f92f 	bl	8002862 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001604:	200a      	movs	r0, #10
 8001606:	f001 f948 	bl	800289a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	2100      	movs	r1, #0
 800160e:	2017      	movs	r0, #23
 8001610:	f001 f927 	bl	8002862 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001614:	2017      	movs	r0, #23
 8001616:	f001 f940 	bl	800289a <HAL_NVIC_EnableIRQ>

}
 800161a:	bf00      	nop
 800161c:	3720      	adds	r7, #32
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40021000 	.word	0x40021000
 8001628:	10110000 	.word	0x10110000
 800162c:	40010c00 	.word	0x40010c00
 8001630:	10210000 	.word	0x10210000

08001634 <PID_Init>:
    float integral, maxIntegral;
    float output, maxOutput;
}PID;

void PID_Init(PID *pid, float p, float i, float d, float maxI, float maxOut)
{
 8001634:	b480      	push	{r7}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
 8001640:	603b      	str	r3, [r7, #0]
    pid->kp = p;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	68ba      	ldr	r2, [r7, #8]
 8001646:	601a      	str	r2, [r3, #0]
    pid->ki = i;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	605a      	str	r2, [r3, #4]
    pid->kd = d;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	609a      	str	r2, [r3, #8]
    pid->maxIntegral = maxI;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	69ba      	ldr	r2, [r7, #24]
 8001658:	619a      	str	r2, [r3, #24]
    pid->maxOutput = maxOut;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	69fa      	ldr	r2, [r7, #28]
 800165e:	621a      	str	r2, [r3, #32]
}
 8001660:	bf00      	nop
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr

0800166a <PID_Calc>:

void PID_Calc(PID *pid, float reference, float feedback)
{
 800166a:	b590      	push	{r4, r7, lr}
 800166c:	b087      	sub	sp, #28
 800166e:	af00      	add	r7, sp, #0
 8001670:	60f8      	str	r0, [r7, #12]
 8001672:	60b9      	str	r1, [r7, #8]
 8001674:	607a      	str	r2, [r7, #4]
    pid->lastError = pid->error;
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	68da      	ldr	r2, [r3, #12]
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	611a      	str	r2, [r3, #16]
    pid->error = reference - feedback;
 800167e:	6879      	ldr	r1, [r7, #4]
 8001680:	68b8      	ldr	r0, [r7, #8]
 8001682:	f7fe fe31 	bl	80002e8 <__aeabi_fsub>
 8001686:	4603      	mov	r3, r0
 8001688:	461a      	mov	r2, r3
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	60da      	str	r2, [r3, #12]
    float dout = (pid->error - pid->lastError) * pid->kd;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	68da      	ldr	r2, [r3, #12]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	691b      	ldr	r3, [r3, #16]
 8001696:	4619      	mov	r1, r3
 8001698:	4610      	mov	r0, r2
 800169a:	f7fe fe25 	bl	80002e8 <__aeabi_fsub>
 800169e:	4603      	mov	r3, r0
 80016a0:	461a      	mov	r2, r3
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	4619      	mov	r1, r3
 80016a8:	4610      	mov	r0, r2
 80016aa:	f7fe fd65 	bl	8000178 <__aeabi_fmul>
 80016ae:	4603      	mov	r3, r0
 80016b0:	617b      	str	r3, [r7, #20]
    float pout = pid->error * pid->kp;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	68da      	ldr	r2, [r3, #12]
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4619      	mov	r1, r3
 80016bc:	4610      	mov	r0, r2
 80016be:	f7fe fd5b 	bl	8000178 <__aeabi_fmul>
 80016c2:	4603      	mov	r3, r0
 80016c4:	613b      	str	r3, [r7, #16]
    pid->integral += pid->error * pid->ki;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	695c      	ldr	r4, [r3, #20]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	68da      	ldr	r2, [r3, #12]
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	4619      	mov	r1, r3
 80016d4:	4610      	mov	r0, r2
 80016d6:	f7fe fd4f 	bl	8000178 <__aeabi_fmul>
 80016da:	4603      	mov	r3, r0
 80016dc:	4619      	mov	r1, r3
 80016de:	4620      	mov	r0, r4
 80016e0:	f7fe fe04 	bl	80002ec <__addsf3>
 80016e4:	4603      	mov	r3, r0
 80016e6:	461a      	mov	r2, r3
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	615a      	str	r2, [r3, #20]
    if(pid->integral > pid->maxIntegral) pid->integral = pid->maxIntegral;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	695a      	ldr	r2, [r3, #20]
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	699b      	ldr	r3, [r3, #24]
 80016f4:	4619      	mov	r1, r3
 80016f6:	4610      	mov	r0, r2
 80016f8:	f7fe ff6c 	bl	80005d4 <__aeabi_fcmpgt>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d004      	beq.n	800170c <PID_Calc+0xa2>
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	699a      	ldr	r2, [r3, #24]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	615a      	str	r2, [r3, #20]
 800170a:	e012      	b.n	8001732 <PID_Calc+0xc8>
    else if(pid->integral < -pid->maxIntegral) pid->integral = -pid->maxIntegral;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	695a      	ldr	r2, [r3, #20]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001718:	4619      	mov	r1, r3
 800171a:	4610      	mov	r0, r2
 800171c:	f7fe ff3c 	bl	8000598 <__aeabi_fcmplt>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d005      	beq.n	8001732 <PID_Calc+0xc8>
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	699b      	ldr	r3, [r3, #24]
 800172a:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	615a      	str	r2, [r3, #20]
    pid->output = pout+dout + pid->integral;
 8001732:	6979      	ldr	r1, [r7, #20]
 8001734:	6938      	ldr	r0, [r7, #16]
 8001736:	f7fe fdd9 	bl	80002ec <__addsf3>
 800173a:	4603      	mov	r3, r0
 800173c:	461a      	mov	r2, r3
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	695b      	ldr	r3, [r3, #20]
 8001742:	4619      	mov	r1, r3
 8001744:	4610      	mov	r0, r2
 8001746:	f7fe fdd1 	bl	80002ec <__addsf3>
 800174a:	4603      	mov	r3, r0
 800174c:	461a      	mov	r2, r3
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	61da      	str	r2, [r3, #28]
    if(pid->output > pid->maxOutput) pid->output =   pid->maxOutput;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	69da      	ldr	r2, [r3, #28]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	6a1b      	ldr	r3, [r3, #32]
 800175a:	4619      	mov	r1, r3
 800175c:	4610      	mov	r0, r2
 800175e:	f7fe ff39 	bl	80005d4 <__aeabi_fcmpgt>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d004      	beq.n	8001772 <PID_Calc+0x108>
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	6a1a      	ldr	r2, [r3, #32]
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	61da      	str	r2, [r3, #28]
    else if(pid->output < -pid->maxOutput) pid->output = -pid->maxOutput;
}
 8001770:	e013      	b.n	800179a <PID_Calc+0x130>
    else if(pid->output < -pid->maxOutput) pid->output = -pid->maxOutput;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	69da      	ldr	r2, [r3, #28]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	6a1b      	ldr	r3, [r3, #32]
 800177a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800177e:	4619      	mov	r1, r3
 8001780:	4610      	mov	r0, r2
 8001782:	f7fe ff09 	bl	8000598 <__aeabi_fcmplt>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d100      	bne.n	800178e <PID_Calc+0x124>
}
 800178c:	e005      	b.n	800179a <PID_Calc+0x130>
    else if(pid->output < -pid->maxOutput) pid->output = -pid->maxOutput;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	6a1b      	ldr	r3, [r3, #32]
 8001792:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	61da      	str	r2, [r3, #28]
}
 800179a:	bf00      	nop
 800179c:	371c      	adds	r7, #28
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd90      	pop	{r4, r7, pc}
	...

080017a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017aa:	f000 fefd 	bl	80025a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017ae:	f000 f865 	bl	800187c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MOTOR_Init();
 80017b2:	f000 f8ef 	bl	8001994 <MOTOR_Init>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80017b6:	213c      	movs	r1, #60	@ 0x3c
 80017b8:	482b      	ldr	r0, [pc, #172]	@ (8001868 <main+0xc4>)
 80017ba:	f002 f957 	bl	8003a6c <HAL_TIM_Encoder_Start>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017be:	f7ff fecd 	bl	800155c <MX_GPIO_Init>
  MX_TIM3_Init();
 80017c2:	f000 fccf 	bl	8002164 <MX_TIM3_Init>
  MX_TIM2_Init();
 80017c6:	f000 fc43 	bl	8002050 <MX_TIM2_Init>
  MX_TIM1_Init();
 80017ca:	f000 fb7d 	bl	8001ec8 <MX_TIM1_Init>
  MX_TIM4_Init();
 80017ce:	f000 fd17 	bl	8002200 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 80017d2:	f000 fe45 	bl	8002460 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2,  TIM_CHANNEL_1);
 80017d6:	2100      	movs	r1, #0
 80017d8:	4824      	ldr	r0, [pc, #144]	@ (800186c <main+0xc8>)
 80017da:	f002 f803 	bl	80037e4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2,  TIM_CHANNEL_2);
 80017de:	2104      	movs	r1, #4
 80017e0:	4822      	ldr	r0, [pc, #136]	@ (800186c <main+0xc8>)
 80017e2:	f001 ffff 	bl	80037e4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2,  TIM_CHANNEL_3);
 80017e6:	2108      	movs	r1, #8
 80017e8:	4820      	ldr	r0, [pc, #128]	@ (800186c <main+0xc8>)
 80017ea:	f001 fffb 	bl	80037e4 <HAL_TIM_PWM_Start>
  A_Forward(50);
 80017ee:	2032      	movs	r0, #50	@ 0x32
 80017f0:	f000 f8e6 	bl	80019c0 <A_Forward>
  B_Forward(50);
 80017f4:	2032      	movs	r0, #50	@ 0x32
 80017f6:	f000 f909 	bl	8001a0c <B_Forward>

  PID_Init(&mypid, 0, 0, 0, 800, 1000);
 80017fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001870 <main+0xcc>)
 80017fc:	9301      	str	r3, [sp, #4]
 80017fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001874 <main+0xd0>)
 8001800:	9300      	str	r3, [sp, #0]
 8001802:	f04f 0300 	mov.w	r3, #0
 8001806:	f04f 0200 	mov.w	r2, #0
 800180a:	f04f 0100 	mov.w	r1, #0
 800180e:	481a      	ldr	r0, [pc, #104]	@ (8001878 <main+0xd4>)
 8001810:	f7ff ff10 	bl	8001634 <PID_Init>

  HAL_TIM_Base_Start(&htim2);
 8001814:	4815      	ldr	r0, [pc, #84]	@ (800186c <main+0xc8>)
 8001816:	f001 fef1 	bl	80035fc <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);
 800181a:	4813      	ldr	r0, [pc, #76]	@ (8001868 <main+0xc4>)
 800181c:	f001 feee 	bl	80035fc <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 145);		// Ai40~250
 8001820:	4b12      	ldr	r3, [pc, #72]	@ (800186c <main+0xc8>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2291      	movs	r2, #145	@ 0x91
 8001826:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 40);		// B
 8001828:	4b10      	ldr	r3, [pc, #64]	@ (800186c <main+0xc8>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2228      	movs	r2, #40	@ 0x28
 800182e:	639a      	str	r2, [r3, #56]	@ 0x38
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 40);		// C
 8001830:	4b0e      	ldr	r3, [pc, #56]	@ (800186c <main+0xc8>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2228      	movs	r2, #40	@ 0x28
 8001836:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // PID

      float feedbackValue = 0; //
 8001838:	f04f 0300 	mov.w	r3, #0
 800183c:	60fb      	str	r3, [r7, #12]
      float targetValue = 0; //
 800183e:	f04f 0300 	mov.w	r3, #0
 8001842:	60bb      	str	r3, [r7, #8]
      PID_Calc(&mypid, targetValue, feedbackValue); //PIDoutput
 8001844:	68fa      	ldr	r2, [r7, #12]
 8001846:	68b9      	ldr	r1, [r7, #8]
 8001848:	480b      	ldr	r0, [pc, #44]	@ (8001878 <main+0xd4>)
 800184a:	f7ff ff0e 	bl	800166a <PID_Calc>
      int pid_result = (mypid.output);
 800184e:	4b0a      	ldr	r3, [pc, #40]	@ (8001878 <main+0xd4>)
 8001850:	69db      	ldr	r3, [r3, #28]
 8001852:	4618      	mov	r0, r3
 8001854:	f7fe fec8 	bl	80005e8 <__aeabi_f2iz>
 8001858:	4603      	mov	r3, r0
 800185a:	607b      	str	r3, [r7, #4]
      HAL_Delay(10);
 800185c:	200a      	movs	r0, #10
 800185e:	f000 ff05 	bl	800266c <HAL_Delay>
  {
 8001862:	bf00      	nop
 8001864:	e7dc      	b.n	8001820 <main+0x7c>
 8001866:	bf00      	nop
 8001868:	20000368 	.word	0x20000368
 800186c:	200002d8 	.word	0x200002d8
 8001870:	447a0000 	.word	0x447a0000
 8001874:	44480000 	.word	0x44480000
 8001878:	2000007c 	.word	0x2000007c

0800187c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b090      	sub	sp, #64	@ 0x40
 8001880:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001882:	f107 0318 	add.w	r3, r7, #24
 8001886:	2228      	movs	r2, #40	@ 0x28
 8001888:	2100      	movs	r1, #0
 800188a:	4618      	mov	r0, r3
 800188c:	f003 fda0 	bl	80053d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001890:	1d3b      	adds	r3, r7, #4
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	609a      	str	r2, [r3, #8]
 800189a:	60da      	str	r2, [r3, #12]
 800189c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800189e:	2301      	movs	r3, #1
 80018a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80018a8:	2300      	movs	r3, #0
 80018aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018ac:	2301      	movs	r3, #1
 80018ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018b0:	2302      	movs	r3, #2
 80018b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018ba:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80018be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018c0:	f107 0318 	add.w	r3, r7, #24
 80018c4:	4618      	mov	r0, r3
 80018c6:	f001 fa39 	bl	8002d3c <HAL_RCC_OscConfig>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80018d0:	f000 f819 	bl	8001906 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018d4:	230f      	movs	r3, #15
 80018d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018d8:	2302      	movs	r3, #2
 80018da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018dc:	2300      	movs	r3, #0
 80018de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018e6:	2300      	movs	r3, #0
 80018e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018ea:	1d3b      	adds	r3, r7, #4
 80018ec:	2102      	movs	r1, #2
 80018ee:	4618      	mov	r0, r3
 80018f0:	f001 fca6 	bl	8003240 <HAL_RCC_ClockConfig>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <SystemClock_Config+0x82>
  {
    Error_Handler();
 80018fa:	f000 f804 	bl	8001906 <Error_Handler>
  }
}
 80018fe:	bf00      	nop
 8001900:	3740      	adds	r7, #64	@ 0x40
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001906:	b480      	push	{r7}
 8001908:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800190a:	b672      	cpsid	i
}
 800190c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800190e:	bf00      	nop
 8001910:	e7fd      	b.n	800190e <Error_Handler+0x8>
	...

08001914 <__SetIn1PWM>:
/**
 * @brief IN1PWM
 * @param duty 
 */
static inline void __SetIn1PWM(uint8_t duty)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	71fb      	strb	r3, [r7, #7]
    __HAL_TIM_SET_COMPARE(IN1_TIM, IN1_CH, duty);
 800191e:	4b04      	ldr	r3, [pc, #16]	@ (8001930 <__SetIn1PWM+0x1c>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	79fa      	ldrb	r2, [r7, #7]
 8001924:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr
 8001930:	20000290 	.word	0x20000290

08001934 <__SetIn2PWM>:
/**
 * @brief IN2PWM
 * @param duty 
 */
static inline void __SetIn2PWM(uint8_t duty)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	71fb      	strb	r3, [r7, #7]
    __HAL_TIM_SET_COMPARE(IN2_TIM, IN2_CH, duty);
 800193e:	4b04      	ldr	r3, [pc, #16]	@ (8001950 <__SetIn2PWM+0x1c>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	79fa      	ldrb	r2, [r7, #7]
 8001944:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001946:	bf00      	nop
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	bc80      	pop	{r7}
 800194e:	4770      	bx	lr
 8001950:	20000290 	.word	0x20000290

08001954 <__SetIn3PWM>:
/**
 * @brief IN3PWM
 * @param duty 
 */
static inline void __SetIn3PWM(uint8_t duty)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	71fb      	strb	r3, [r7, #7]
    __HAL_TIM_SET_COMPARE(IN3_TIM, IN3_CH, duty);
 800195e:	4b04      	ldr	r3, [pc, #16]	@ (8001970 <__SetIn3PWM+0x1c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	79fa      	ldrb	r2, [r7, #7]
 8001964:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001966:	bf00      	nop
 8001968:	370c      	adds	r7, #12
 800196a:	46bd      	mov	sp, r7
 800196c:	bc80      	pop	{r7}
 800196e:	4770      	bx	lr
 8001970:	20000290 	.word	0x20000290

08001974 <__SetIn4PWM>:
/**
 * @brief IN4PWM
 * @param duty 
 */
static inline void __SetIn4PWM(uint8_t duty)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	71fb      	strb	r3, [r7, #7]
    __HAL_TIM_SET_COMPARE(IN4_TIM, IN4_CH, duty);
 800197e:	4b04      	ldr	r3, [pc, #16]	@ (8001990 <__SetIn4PWM+0x1c>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	79fa      	ldrb	r2, [r7, #7]
 8001984:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr
 8001990:	20000290 	.word	0x20000290

08001994 <MOTOR_Init>:

/**
 * @brief 
 */
void MOTOR_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(IN1_TIM, IN1_CH);
 8001998:	2100      	movs	r1, #0
 800199a:	4808      	ldr	r0, [pc, #32]	@ (80019bc <MOTOR_Init+0x28>)
 800199c:	f001 ff22 	bl	80037e4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(IN2_TIM, IN2_CH);
 80019a0:	2104      	movs	r1, #4
 80019a2:	4806      	ldr	r0, [pc, #24]	@ (80019bc <MOTOR_Init+0x28>)
 80019a4:	f001 ff1e 	bl	80037e4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(IN3_TIM, IN3_CH);
 80019a8:	2108      	movs	r1, #8
 80019aa:	4804      	ldr	r0, [pc, #16]	@ (80019bc <MOTOR_Init+0x28>)
 80019ac:	f001 ff1a 	bl	80037e4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(IN4_TIM, IN4_CH);
 80019b0:	210c      	movs	r1, #12
 80019b2:	4802      	ldr	r0, [pc, #8]	@ (80019bc <MOTOR_Init+0x28>)
 80019b4:	f001 ff16 	bl	80037e4 <HAL_TIM_PWM_Start>
}
 80019b8:	bf00      	nop
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	20000290 	.word	0x20000290

080019c0 <A_Forward>:
/**
 * @brief A
 * @param speed 0-100
 */
void A_Forward(uint8_t speed)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	71fb      	strb	r3, [r7, #7]
    if (speed > MAX_SPEED)
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	2b64      	cmp	r3, #100	@ 0x64
 80019ce:	d901      	bls.n	80019d4 <A_Forward+0x14>
        speed = MAX_SPEED;
 80019d0:	2364      	movs	r3, #100	@ 0x64
 80019d2:	71fb      	strb	r3, [r7, #7]
    
    if (currentDecayMode == FAST_DECAY) {
 80019d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a08 <A_Forward+0x48>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d107      	bne.n	80019ec <A_Forward+0x2c>
        __SetIn1PWM(speed);
 80019dc:	79fb      	ldrb	r3, [r7, #7]
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff ff98 	bl	8001914 <__SetIn1PWM>
        __SetIn2PWM(0);
 80019e4:	2000      	movs	r0, #0
 80019e6:	f7ff ffa5 	bl	8001934 <__SetIn2PWM>
    } else {
        __SetIn1PWM(MAX_SPEED);
        __SetIn2PWM(MAX_SPEED - speed);
    }
}
 80019ea:	e009      	b.n	8001a00 <A_Forward+0x40>
        __SetIn1PWM(MAX_SPEED);
 80019ec:	2064      	movs	r0, #100	@ 0x64
 80019ee:	f7ff ff91 	bl	8001914 <__SetIn1PWM>
        __SetIn2PWM(MAX_SPEED - speed);
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff ff9a 	bl	8001934 <__SetIn2PWM>
}
 8001a00:	bf00      	nop
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	200000a0 	.word	0x200000a0

08001a0c <B_Forward>:
/**
 * @brief B
 * @param speed 0-100
 */
void B_Forward(uint8_t speed)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	71fb      	strb	r3, [r7, #7]
    if (speed > MAX_SPEED)
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	2b64      	cmp	r3, #100	@ 0x64
 8001a1a:	d901      	bls.n	8001a20 <B_Forward+0x14>
        speed = MAX_SPEED;
 8001a1c:	2364      	movs	r3, #100	@ 0x64
 8001a1e:	71fb      	strb	r3, [r7, #7]

    if (currentDecayMode == FAST_DECAY) {
 8001a20:	4b0c      	ldr	r3, [pc, #48]	@ (8001a54 <B_Forward+0x48>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d107      	bne.n	8001a38 <B_Forward+0x2c>
        __SetIn3PWM(speed);
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff ff92 	bl	8001954 <__SetIn3PWM>
        __SetIn4PWM(0);
 8001a30:	2000      	movs	r0, #0
 8001a32:	f7ff ff9f 	bl	8001974 <__SetIn4PWM>
    } else {
        __SetIn3PWM(MAX_SPEED);
        __SetIn4PWM(MAX_SPEED - speed);
    }
}
 8001a36:	e009      	b.n	8001a4c <B_Forward+0x40>
        __SetIn3PWM(MAX_SPEED);
 8001a38:	2064      	movs	r0, #100	@ 0x64
 8001a3a:	f7ff ff8b 	bl	8001954 <__SetIn3PWM>
        __SetIn4PWM(MAX_SPEED - speed);
 8001a3e:	79fb      	ldrb	r3, [r7, #7]
 8001a40:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff ff94 	bl	8001974 <__SetIn4PWM>
}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	200000a0 	.word	0x200000a0

08001a58 <A_Backward>:
/**
 * @brief A
 * @param speed 0-100
 */
void A_Backward(uint8_t speed)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	71fb      	strb	r3, [r7, #7]
    if (speed > MAX_SPEED)
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	2b64      	cmp	r3, #100	@ 0x64
 8001a66:	d901      	bls.n	8001a6c <A_Backward+0x14>
        speed = MAX_SPEED;
 8001a68:	2364      	movs	r3, #100	@ 0x64
 8001a6a:	71fb      	strb	r3, [r7, #7]
    
    if (currentDecayMode == FAST_DECAY) {
 8001a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa0 <A_Backward+0x48>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d107      	bne.n	8001a84 <A_Backward+0x2c>
        __SetIn1PWM(0);
 8001a74:	2000      	movs	r0, #0
 8001a76:	f7ff ff4d 	bl	8001914 <__SetIn1PWM>
        __SetIn2PWM(speed);
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff ff59 	bl	8001934 <__SetIn2PWM>
    } else {
        __SetIn1PWM(MAX_SPEED - speed);
        __SetIn2PWM(MAX_SPEED);
    }
}
 8001a82:	e009      	b.n	8001a98 <A_Backward+0x40>
        __SetIn1PWM(MAX_SPEED - speed);
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff ff41 	bl	8001914 <__SetIn1PWM>
        __SetIn2PWM(MAX_SPEED);
 8001a92:	2064      	movs	r0, #100	@ 0x64
 8001a94:	f7ff ff4e 	bl	8001934 <__SetIn2PWM>
}
 8001a98:	bf00      	nop
 8001a9a:	3708      	adds	r7, #8
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	200000a0 	.word	0x200000a0

08001aa4 <B_Backward>:
/**
 * @brief B
 * @param speed 0-100
 */
void B_Backward(uint8_t speed)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	4603      	mov	r3, r0
 8001aac:	71fb      	strb	r3, [r7, #7]
    if (speed > MAX_SPEED)
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	2b64      	cmp	r3, #100	@ 0x64
 8001ab2:	d901      	bls.n	8001ab8 <B_Backward+0x14>
        speed = MAX_SPEED;
 8001ab4:	2364      	movs	r3, #100	@ 0x64
 8001ab6:	71fb      	strb	r3, [r7, #7]

    if (currentDecayMode == FAST_DECAY) {
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8001aec <B_Backward+0x48>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d107      	bne.n	8001ad0 <B_Backward+0x2c>
        __SetIn3PWM(0);
 8001ac0:	2000      	movs	r0, #0
 8001ac2:	f7ff ff47 	bl	8001954 <__SetIn3PWM>
        __SetIn4PWM(speed);
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff53 	bl	8001974 <__SetIn4PWM>
    } else {
        __SetIn3PWM(MAX_SPEED - speed);
        __SetIn4PWM(MAX_SPEED);
    }
}
 8001ace:	e009      	b.n	8001ae4 <B_Backward+0x40>
        __SetIn3PWM(MAX_SPEED - speed);
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff ff3b 	bl	8001954 <__SetIn3PWM>
        __SetIn4PWM(MAX_SPEED);
 8001ade:	2064      	movs	r0, #100	@ 0x64
 8001ae0:	f7ff ff48 	bl	8001974 <__SetIn4PWM>
}
 8001ae4:	bf00      	nop
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	200000a0 	.word	0x200000a0

08001af0 <RIGHT>:

/**
 * @brief 
 */
void RIGHT(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
	A_Forward(30);
 8001af4:	201e      	movs	r0, #30
 8001af6:	f7ff ff63 	bl	80019c0 <A_Forward>
	B_Backward(10);
 8001afa:	200a      	movs	r0, #10
 8001afc:	f7ff ffd2 	bl	8001aa4 <B_Backward>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 157);
 8001b00:	4b02      	ldr	r3, [pc, #8]	@ (8001b0c <RIGHT+0x1c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	229d      	movs	r2, #157	@ 0x9d
 8001b06:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001b08:	bf00      	nop
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	200002d8 	.word	0x200002d8

08001b10 <LEFT>:

/**
 * @brief 
 */
void LEFT(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
	A_Backward(10);
 8001b14:	200a      	movs	r0, #10
 8001b16:	f7ff ff9f 	bl	8001a58 <A_Backward>
	B_Forward(30);
 8001b1a:	201e      	movs	r0, #30
 8001b1c:	f7ff ff76 	bl	8001a0c <B_Forward>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 52);
 8001b20:	4b02      	ldr	r3, [pc, #8]	@ (8001b2c <LEFT+0x1c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2234      	movs	r2, #52	@ 0x34
 8001b26:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001b28:	bf00      	nop
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	200002d8 	.word	0x200002d8

08001b30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b36:	4b15      	ldr	r3, [pc, #84]	@ (8001b8c <HAL_MspInit+0x5c>)
 8001b38:	699b      	ldr	r3, [r3, #24]
 8001b3a:	4a14      	ldr	r2, [pc, #80]	@ (8001b8c <HAL_MspInit+0x5c>)
 8001b3c:	f043 0301 	orr.w	r3, r3, #1
 8001b40:	6193      	str	r3, [r2, #24]
 8001b42:	4b12      	ldr	r3, [pc, #72]	@ (8001b8c <HAL_MspInit+0x5c>)
 8001b44:	699b      	ldr	r3, [r3, #24]
 8001b46:	f003 0301 	and.w	r3, r3, #1
 8001b4a:	60bb      	str	r3, [r7, #8]
 8001b4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b8c <HAL_MspInit+0x5c>)
 8001b50:	69db      	ldr	r3, [r3, #28]
 8001b52:	4a0e      	ldr	r2, [pc, #56]	@ (8001b8c <HAL_MspInit+0x5c>)
 8001b54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b58:	61d3      	str	r3, [r2, #28]
 8001b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b8c <HAL_MspInit+0x5c>)
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b66:	4b0a      	ldr	r3, [pc, #40]	@ (8001b90 <HAL_MspInit+0x60>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	4a04      	ldr	r2, [pc, #16]	@ (8001b90 <HAL_MspInit+0x60>)
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b82:	bf00      	nop
 8001b84:	3714      	adds	r7, #20
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bc80      	pop	{r7}
 8001b8a:	4770      	bx	lr
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	40010000 	.word	0x40010000

08001b94 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
	if(flag == 3){
 8001b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2b03      	cmp	r3, #3
 8001ba2:	d103      	bne.n	8001bac <HAL_TIM_PeriodElapsedCallback+0x18>
		longjmp(three,1);
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	480c      	ldr	r0, [pc, #48]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001ba8:	f7fe fad6 	bl	8000158 <longjmp>
	}else if(flag == 4){
 8001bac:	4b09      	ldr	r3, [pc, #36]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b04      	cmp	r3, #4
 8001bb2:	d103      	bne.n	8001bbc <HAL_TIM_PeriodElapsedCallback+0x28>
		longjmp(four,1);
 8001bb4:	2101      	movs	r1, #1
 8001bb6:	4809      	ldr	r0, [pc, #36]	@ (8001bdc <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001bb8:	f7fe face 	bl	8000158 <longjmp>
	}else if(flag == 5){
 8001bbc:	4b05      	ldr	r3, [pc, #20]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b05      	cmp	r3, #5
 8001bc2:	d103      	bne.n	8001bcc <HAL_TIM_PeriodElapsedCallback+0x38>
		longjmp(five,1);
 8001bc4:	2101      	movs	r1, #1
 8001bc6:	4806      	ldr	r0, [pc, #24]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001bc8:	f7fe fac6 	bl	8000158 <longjmp>
	}else{
		return;
 8001bcc:	bf00      	nop
	}
}
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	200000a8 	.word	0x200000a8
 8001bd8:	200000b0 	.word	0x200000b0
 8001bdc:	20000150 	.word	0x20000150
 8001be0:	200001f0 	.word	0x200001f0

08001be4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <NMI_Handler+0x4>

08001bec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <HardFault_Handler+0x4>

08001bf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <MemManage_Handler+0x4>

08001bfc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <BusFault_Handler+0x4>

08001c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c08:	bf00      	nop
 8001c0a:	e7fd      	b.n	8001c08 <UsageFault_Handler+0x4>

08001c0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bc80      	pop	{r7}
 8001c16:	4770      	bx	lr

08001c18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c1c:	bf00      	nop
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bc80      	pop	{r7}
 8001c22:	4770      	bx	lr

08001c24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr

08001c30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c34:	f000 fcfe 	bl	8002634 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c38:	bf00      	nop
 8001c3a:	bd80      	pop	{r7, pc}

08001c3c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	HAL_Delay(10);
 8001c42:	200a      	movs	r0, #10
 8001c44:	f000 fd12 	bl	800266c <HAL_Delay>
	char message3[] = "3 ENABLE!";
 8001c48:	4a2e      	ldr	r2, [pc, #184]	@ (8001d04 <EXTI3_IRQHandler+0xc8>)
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c4e:	c303      	stmia	r3!, {r0, r1}
 8001c50:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*)message3, strlen(message3), 100);
 8001c52:	1d3b      	adds	r3, r7, #4
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7fe fa87 	bl	8000168 <strlen>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	b29a      	uxth	r2, r3
 8001c5e:	1d39      	adds	r1, r7, #4
 8001c60:	2364      	movs	r3, #100	@ 0x64
 8001c62:	4829      	ldr	r0, [pc, #164]	@ (8001d08 <EXTI3_IRQHandler+0xcc>)
 8001c64:	f002 fdef 	bl	8004846 <HAL_UART_Transmit>
	HAL_TIM_Base_Start_IT(&htim3);
 8001c68:	4828      	ldr	r0, [pc, #160]	@ (8001d0c <EXTI3_IRQHandler+0xd0>)
 8001c6a:	f001 fd11 	bl	8003690 <HAL_TIM_Base_Start_IT>
	flag = 3;
 8001c6e:	4b28      	ldr	r3, [pc, #160]	@ (8001d10 <EXTI3_IRQHandler+0xd4>)
 8001c70:	2203      	movs	r2, #3
 8001c72:	601a      	str	r2, [r3, #0]
	while(1){
	switch (checkpoint) {
 8001c74:	4b27      	ldr	r3, [pc, #156]	@ (8001d14 <EXTI3_IRQHandler+0xd8>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	2b13      	cmp	r3, #19
 8001c7c:	d840      	bhi.n	8001d00 <EXTI3_IRQHandler+0xc4>
 8001c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c84 <EXTI3_IRQHandler+0x48>)
 8001c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c84:	08001cd5 	.word	0x08001cd5
 8001c88:	08001cdb 	.word	0x08001cdb
 8001c8c:	08001ce1 	.word	0x08001ce1
 8001c90:	08001d01 	.word	0x08001d01
 8001c94:	08001d01 	.word	0x08001d01
 8001c98:	08001d01 	.word	0x08001d01
 8001c9c:	08001ce7 	.word	0x08001ce7
 8001ca0:	08001d01 	.word	0x08001d01
 8001ca4:	08001d01 	.word	0x08001d01
 8001ca8:	08001d01 	.word	0x08001d01
 8001cac:	08001d01 	.word	0x08001d01
 8001cb0:	08001d01 	.word	0x08001d01
 8001cb4:	08001ced 	.word	0x08001ced
 8001cb8:	08001d01 	.word	0x08001d01
 8001cbc:	08001d01 	.word	0x08001d01
 8001cc0:	08001d01 	.word	0x08001d01
 8001cc4:	08001d01 	.word	0x08001d01
 8001cc8:	08001d01 	.word	0x08001d01
 8001ccc:	08001d01 	.word	0x08001d01
 8001cd0:	08001cfb 	.word	0x08001cfb
		case 1:RIGHT();
 8001cd4:	f7ff ff0c 	bl	8001af0 <RIGHT>
			break;
 8001cd8:	e013      	b.n	8001d02 <EXTI3_IRQHandler+0xc6>
		case 2:RIGHT();
 8001cda:	f7ff ff09 	bl	8001af0 <RIGHT>
			break;
 8001cde:	e010      	b.n	8001d02 <EXTI3_IRQHandler+0xc6>
		case 3:RIGHT();
 8001ce0:	f7ff ff06 	bl	8001af0 <RIGHT>
			break;
 8001ce4:	e00d      	b.n	8001d02 <EXTI3_IRQHandler+0xc6>
		case 7:RIGHT();
 8001ce6:	f7ff ff03 	bl	8001af0 <RIGHT>
			break;
 8001cea:	e00a      	b.n	8001d02 <EXTI3_IRQHandler+0xc6>
		case 13:	A_Forward(30);B_Backward(30);			// ??
 8001cec:	201e      	movs	r0, #30
 8001cee:	f7ff fe67 	bl	80019c0 <A_Forward>
 8001cf2:	201e      	movs	r0, #30
 8001cf4:	f7ff fed6 	bl	8001aa4 <B_Backward>
			break;
 8001cf8:	e003      	b.n	8001d02 <EXTI3_IRQHandler+0xc6>
		case 20:RIGHT();
 8001cfa:	f7ff fef9 	bl	8001af0 <RIGHT>
			break;
 8001cfe:	e000      	b.n	8001d02 <EXTI3_IRQHandler+0xc6>
		default:
			break;
 8001d00:	bf00      	nop
	switch (checkpoint) {
 8001d02:	e7b7      	b.n	8001c74 <EXTI3_IRQHandler+0x38>
 8001d04:	08005500 	.word	0x08005500
 8001d08:	200003b0 	.word	0x200003b0
 8001d0c:	20000320 	.word	0x20000320
 8001d10:	200000a8 	.word	0x200000a8
 8001d14:	200000a4 	.word	0x200000a4

08001d18 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	HAL_Delay(10);
 8001d1e:	200a      	movs	r0, #10
 8001d20:	f000 fca4 	bl	800266c <HAL_Delay>
	char message4[] = "4 ENABLE!";
 8001d24:	4a11      	ldr	r2, [pc, #68]	@ (8001d6c <EXTI4_IRQHandler+0x54>)
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d2a:	c303      	stmia	r3!, {r0, r1}
 8001d2c:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*)message4, strlen(message4), 100);
 8001d2e:	1d3b      	adds	r3, r7, #4
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7fe fa19 	bl	8000168 <strlen>
 8001d36:	4603      	mov	r3, r0
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	1d39      	adds	r1, r7, #4
 8001d3c:	2364      	movs	r3, #100	@ 0x64
 8001d3e:	480c      	ldr	r0, [pc, #48]	@ (8001d70 <EXTI4_IRQHandler+0x58>)
 8001d40:	f002 fd81 	bl	8004846 <HAL_UART_Transmit>
	HAL_TIM_Base_Start_IT(&htim3);
 8001d44:	480b      	ldr	r0, [pc, #44]	@ (8001d74 <EXTI4_IRQHandler+0x5c>)
 8001d46:	f001 fca3 	bl	8003690 <HAL_TIM_Base_Start_IT>
	flag = 4;
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d78 <EXTI4_IRQHandler+0x60>)
 8001d4c:	2204      	movs	r2, #4
 8001d4e:	601a      	str	r2, [r3, #0]
	while(1){
	switch (checkpoint) {
 8001d50:	4b0a      	ldr	r3, [pc, #40]	@ (8001d7c <EXTI4_IRQHandler+0x64>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	d106      	bne.n	8001d66 <EXTI4_IRQHandler+0x4e>
			case 8:A_Forward(7);B_Backward(25);
 8001d58:	2007      	movs	r0, #7
 8001d5a:	f7ff fe31 	bl	80019c0 <A_Forward>
 8001d5e:	2019      	movs	r0, #25
 8001d60:	f7ff fea0 	bl	8001aa4 <B_Backward>
				break;
 8001d64:	e000      	b.n	8001d68 <EXTI4_IRQHandler+0x50>
			default:
				break;
 8001d66:	bf00      	nop
	switch (checkpoint) {
 8001d68:	e7f2      	b.n	8001d50 <EXTI4_IRQHandler+0x38>
 8001d6a:	bf00      	nop
 8001d6c:	0800550c 	.word	0x0800550c
 8001d70:	200003b0 	.word	0x200003b0
 8001d74:	20000320 	.word	0x20000320
 8001d78:	200000a8 	.word	0x200000a8
 8001d7c:	200000a4 	.word	0x200000a4

08001d80 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	HAL_Delay(10);
 8001d86:	200a      	movs	r0, #10
 8001d88:	f000 fc70 	bl	800266c <HAL_Delay>
	char message59[] = "59 ENABLE!";
 8001d8c:	4a2b      	ldr	r2, [pc, #172]	@ (8001e3c <EXTI9_5_IRQHandler+0xbc>)
 8001d8e:	1d3b      	adds	r3, r7, #4
 8001d90:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d92:	c303      	stmia	r3!, {r0, r1}
 8001d94:	801a      	strh	r2, [r3, #0]
 8001d96:	3302      	adds	r3, #2
 8001d98:	0c12      	lsrs	r2, r2, #16
 8001d9a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*)message59, strlen(message59), 100);
 8001d9c:	1d3b      	adds	r3, r7, #4
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7fe f9e2 	bl	8000168 <strlen>
 8001da4:	4603      	mov	r3, r0
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	1d39      	adds	r1, r7, #4
 8001daa:	2364      	movs	r3, #100	@ 0x64
 8001dac:	4824      	ldr	r0, [pc, #144]	@ (8001e40 <EXTI9_5_IRQHandler+0xc0>)
 8001dae:	f002 fd4a 	bl	8004846 <HAL_UART_Transmit>
	HAL_TIM_Base_Start_IT(&htim3);
 8001db2:	4824      	ldr	r0, [pc, #144]	@ (8001e44 <EXTI9_5_IRQHandler+0xc4>)
 8001db4:	f001 fc6c 	bl	8003690 <HAL_TIM_Base_Start_IT>
	flag = 5;
 8001db8:	4b23      	ldr	r3, [pc, #140]	@ (8001e48 <EXTI9_5_IRQHandler+0xc8>)
 8001dba:	2205      	movs	r2, #5
 8001dbc:	601a      	str	r2, [r3, #0]
	while(1){
	switch (checkpoint) {
 8001dbe:	4b23      	ldr	r3, [pc, #140]	@ (8001e4c <EXTI9_5_IRQHandler+0xcc>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2b10      	cmp	r3, #16
 8001dc4:	d838      	bhi.n	8001e38 <EXTI9_5_IRQHandler+0xb8>
 8001dc6:	a201      	add	r2, pc, #4	@ (adr r2, 8001dcc <EXTI9_5_IRQHandler+0x4c>)
 8001dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dcc:	08001e39 	.word	0x08001e39
 8001dd0:	08001e39 	.word	0x08001e39
 8001dd4:	08001e39 	.word	0x08001e39
 8001dd8:	08001e39 	.word	0x08001e39
 8001ddc:	08001e11 	.word	0x08001e11
 8001de0:	08001e17 	.word	0x08001e17
 8001de4:	08001e39 	.word	0x08001e39
 8001de8:	08001e39 	.word	0x08001e39
 8001dec:	08001e39 	.word	0x08001e39
 8001df0:	08001e1d 	.word	0x08001e1d
 8001df4:	08001e39 	.word	0x08001e39
 8001df8:	08001e39 	.word	0x08001e39
 8001dfc:	08001e39 	.word	0x08001e39
 8001e00:	08001e39 	.word	0x08001e39
 8001e04:	08001e39 	.word	0x08001e39
 8001e08:	08001e39 	.word	0x08001e39
 8001e0c:	08001e2b 	.word	0x08001e2b
		case 0:
			break;
		case 4:LEFT();
 8001e10:	f7ff fe7e 	bl	8001b10 <LEFT>
			break;
 8001e14:	e011      	b.n	8001e3a <EXTI9_5_IRQHandler+0xba>
		case 5:LEFT();
 8001e16:	f7ff fe7b 	bl	8001b10 <LEFT>
			break;
 8001e1a:	e00e      	b.n	8001e3a <EXTI9_5_IRQHandler+0xba>
		case 9:A_Backward(25);B_Forward(7);
 8001e1c:	2019      	movs	r0, #25
 8001e1e:	f7ff fe1b 	bl	8001a58 <A_Backward>
 8001e22:	2007      	movs	r0, #7
 8001e24:	f7ff fdf2 	bl	8001a0c <B_Forward>
			break;
 8001e28:	e007      	b.n	8001e3a <EXTI9_5_IRQHandler+0xba>
		case 16:A_Backward(7);B_Forward(25);					// 
 8001e2a:	2007      	movs	r0, #7
 8001e2c:	f7ff fe14 	bl	8001a58 <A_Backward>
 8001e30:	2019      	movs	r0, #25
 8001e32:	f7ff fdeb 	bl	8001a0c <B_Forward>
			break;
 8001e36:	e000      	b.n	8001e3a <EXTI9_5_IRQHandler+0xba>
		default:
			break;
 8001e38:	bf00      	nop
	switch (checkpoint) {
 8001e3a:	e7c0      	b.n	8001dbe <EXTI9_5_IRQHandler+0x3e>
 8001e3c:	08005518 	.word	0x08005518
 8001e40:	200003b0 	.word	0x200003b0
 8001e44:	20000320 	.word	0x20000320
 8001e48:	200000a8 	.word	0x200000a8
 8001e4c:	200000a4 	.word	0x200000a4

08001e50 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e54:	4802      	ldr	r0, [pc, #8]	@ (8001e60 <TIM3_IRQHandler+0x10>)
 8001e56:	f001 fe97 	bl	8003b88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e5a:	bf00      	nop
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	20000320 	.word	0x20000320

08001e64 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001e68:	4802      	ldr	r0, [pc, #8]	@ (8001e74 <USART3_IRQHandler+0x10>)
 8001e6a:	f002 fd77 	bl	800495c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	200003b0 	.word	0x200003b0

08001e78 <_getpid>:
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	4618      	mov	r0, r3
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bc80      	pop	{r7}
 8001e84:	4770      	bx	lr

08001e86 <_kill>:
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b082      	sub	sp, #8
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	6039      	str	r1, [r7, #0]
 8001e90:	f003 faa6 	bl	80053e0 <__errno>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2216      	movs	r2, #22
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <_exit>:
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	b082      	sub	sp, #8
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
 8001eae:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f7ff ffe7 	bl	8001e86 <_kill>
 8001eb8:	bf00      	nop
 8001eba:	e7fd      	b.n	8001eb8 <_exit+0x12>

08001ebc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr

08001ec8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b096      	sub	sp, #88	@ 0x58
 8001ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ece:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
 8001ed6:	605a      	str	r2, [r3, #4]
 8001ed8:	609a      	str	r2, [r3, #8]
 8001eda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001edc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ee6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
 8001eee:	605a      	str	r2, [r3, #4]
 8001ef0:	609a      	str	r2, [r3, #8]
 8001ef2:	60da      	str	r2, [r3, #12]
 8001ef4:	611a      	str	r2, [r3, #16]
 8001ef6:	615a      	str	r2, [r3, #20]
 8001ef8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001efa:	1d3b      	adds	r3, r7, #4
 8001efc:	2220      	movs	r2, #32
 8001efe:	2100      	movs	r1, #0
 8001f00:	4618      	mov	r0, r3
 8001f02:	f003 fa65 	bl	80053d0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f06:	4b50      	ldr	r3, [pc, #320]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001f08:	4a50      	ldr	r2, [pc, #320]	@ (800204c <MX_TIM1_Init+0x184>)
 8001f0a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001f0c:	4b4e      	ldr	r3, [pc, #312]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001f0e:	2247      	movs	r2, #71	@ 0x47
 8001f10:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f12:	4b4d      	ldr	r3, [pc, #308]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8001f18:	4b4b      	ldr	r3, [pc, #300]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001f1a:	2263      	movs	r2, #99	@ 0x63
 8001f1c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f1e:	4b4a      	ldr	r3, [pc, #296]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f24:	4b48      	ldr	r3, [pc, #288]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f2a:	4b47      	ldr	r3, [pc, #284]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f30:	4845      	ldr	r0, [pc, #276]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001f32:	f001 fb13 	bl	800355c <HAL_TIM_Base_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001f3c:	f7ff fce3 	bl	8001906 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f44:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f46:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	483e      	ldr	r0, [pc, #248]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001f4e:	f001 ffcd 	bl	8003eec <HAL_TIM_ConfigClockSource>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001f58:	f7ff fcd5 	bl	8001906 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f5c:	483a      	ldr	r0, [pc, #232]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001f5e:	f001 fbe9 	bl	8003734 <HAL_TIM_PWM_Init>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001f68:	f7ff fccd 	bl	8001906 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f70:	2300      	movs	r3, #0
 8001f72:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f74:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4833      	ldr	r0, [pc, #204]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001f7c:	f002 fb52 	bl	8004624 <HAL_TIMEx_MasterConfigSynchronization>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001f86:	f7ff fcbe 	bl	8001906 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f8a:	2360      	movs	r3, #96	@ 0x60
 8001f8c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f92:	2300      	movs	r3, #0
 8001f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f96:	2300      	movs	r3, #0
 8001f98:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001faa:	2200      	movs	r2, #0
 8001fac:	4619      	mov	r1, r3
 8001fae:	4826      	ldr	r0, [pc, #152]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001fb0:	f001 feda 	bl	8003d68 <HAL_TIM_PWM_ConfigChannel>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001fba:	f7ff fca4 	bl	8001906 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fc2:	2204      	movs	r2, #4
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4820      	ldr	r0, [pc, #128]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001fc8:	f001 fece 	bl	8003d68 <HAL_TIM_PWM_ConfigChannel>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8001fd2:	f7ff fc98 	bl	8001906 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fda:	2208      	movs	r2, #8
 8001fdc:	4619      	mov	r1, r3
 8001fde:	481a      	ldr	r0, [pc, #104]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001fe0:	f001 fec2 	bl	8003d68 <HAL_TIM_PWM_ConfigChannel>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8001fea:	f7ff fc8c 	bl	8001906 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001fee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ff2:	220c      	movs	r2, #12
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4814      	ldr	r0, [pc, #80]	@ (8002048 <MX_TIM1_Init+0x180>)
 8001ff8:	f001 feb6 	bl	8003d68 <HAL_TIM_PWM_ConfigChannel>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8002002:	f7ff fc80 	bl	8001906 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002006:	2300      	movs	r3, #0
 8002008:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800200a:	2300      	movs	r3, #0
 800200c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002012:	2300      	movs	r3, #0
 8002014:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800201a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800201e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002020:	2300      	movs	r3, #0
 8002022:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002024:	1d3b      	adds	r3, r7, #4
 8002026:	4619      	mov	r1, r3
 8002028:	4807      	ldr	r0, [pc, #28]	@ (8002048 <MX_TIM1_Init+0x180>)
 800202a:	f002 fb59 	bl	80046e0 <HAL_TIMEx_ConfigBreakDeadTime>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <MX_TIM1_Init+0x170>
  {
    Error_Handler();
 8002034:	f7ff fc67 	bl	8001906 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002038:	4803      	ldr	r0, [pc, #12]	@ (8002048 <MX_TIM1_Init+0x180>)
 800203a:	f000 f9bf 	bl	80023bc <HAL_TIM_MspPostInit>

}
 800203e:	bf00      	nop
 8002040:	3758      	adds	r7, #88	@ 0x58
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20000290 	.word	0x20000290
 800204c:	40012c00 	.word	0x40012c00

08002050 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08e      	sub	sp, #56	@ 0x38
 8002054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002056:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800205a:	2200      	movs	r2, #0
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	605a      	str	r2, [r3, #4]
 8002060:	609a      	str	r2, [r3, #8]
 8002062:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002064:	f107 0320 	add.w	r3, r7, #32
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800206e:	1d3b      	adds	r3, r7, #4
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	609a      	str	r2, [r3, #8]
 8002078:	60da      	str	r2, [r3, #12]
 800207a:	611a      	str	r2, [r3, #16]
 800207c:	615a      	str	r2, [r3, #20]
 800207e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002080:	4b37      	ldr	r3, [pc, #220]	@ (8002160 <MX_TIM2_Init+0x110>)
 8002082:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002086:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8002088:	4b35      	ldr	r3, [pc, #212]	@ (8002160 <MX_TIM2_Init+0x110>)
 800208a:	2247      	movs	r2, #71	@ 0x47
 800208c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800208e:	4b34      	ldr	r3, [pc, #208]	@ (8002160 <MX_TIM2_Init+0x110>)
 8002090:	2200      	movs	r2, #0
 8002092:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002094:	4b32      	ldr	r3, [pc, #200]	@ (8002160 <MX_TIM2_Init+0x110>)
 8002096:	2263      	movs	r2, #99	@ 0x63
 8002098:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800209a:	4b31      	ldr	r3, [pc, #196]	@ (8002160 <MX_TIM2_Init+0x110>)
 800209c:	2200      	movs	r2, #0
 800209e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020a0:	4b2f      	ldr	r3, [pc, #188]	@ (8002160 <MX_TIM2_Init+0x110>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020a6:	482e      	ldr	r0, [pc, #184]	@ (8002160 <MX_TIM2_Init+0x110>)
 80020a8:	f001 fa58 	bl	800355c <HAL_TIM_Base_Init>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80020b2:	f7ff fc28 	bl	8001906 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020bc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020c0:	4619      	mov	r1, r3
 80020c2:	4827      	ldr	r0, [pc, #156]	@ (8002160 <MX_TIM2_Init+0x110>)
 80020c4:	f001 ff12 	bl	8003eec <HAL_TIM_ConfigClockSource>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80020ce:	f7ff fc1a 	bl	8001906 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020d2:	4823      	ldr	r0, [pc, #140]	@ (8002160 <MX_TIM2_Init+0x110>)
 80020d4:	f001 fb2e 	bl	8003734 <HAL_TIM_PWM_Init>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80020de:	f7ff fc12 	bl	8001906 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020e2:	2300      	movs	r3, #0
 80020e4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020e6:	2300      	movs	r3, #0
 80020e8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020ea:	f107 0320 	add.w	r3, r7, #32
 80020ee:	4619      	mov	r1, r3
 80020f0:	481b      	ldr	r0, [pc, #108]	@ (8002160 <MX_TIM2_Init+0x110>)
 80020f2:	f002 fa97 	bl	8004624 <HAL_TIMEx_MasterConfigSynchronization>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80020fc:	f7ff fc03 	bl	8001906 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002100:	2360      	movs	r3, #96	@ 0x60
 8002102:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002104:	2300      	movs	r3, #0
 8002106:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002108:	2300      	movs	r3, #0
 800210a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800210c:	2300      	movs	r3, #0
 800210e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002110:	1d3b      	adds	r3, r7, #4
 8002112:	2200      	movs	r2, #0
 8002114:	4619      	mov	r1, r3
 8002116:	4812      	ldr	r0, [pc, #72]	@ (8002160 <MX_TIM2_Init+0x110>)
 8002118:	f001 fe26 	bl	8003d68 <HAL_TIM_PWM_ConfigChannel>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8002122:	f7ff fbf0 	bl	8001906 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002126:	1d3b      	adds	r3, r7, #4
 8002128:	2204      	movs	r2, #4
 800212a:	4619      	mov	r1, r3
 800212c:	480c      	ldr	r0, [pc, #48]	@ (8002160 <MX_TIM2_Init+0x110>)
 800212e:	f001 fe1b 	bl	8003d68 <HAL_TIM_PWM_ConfigChannel>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 8002138:	f7ff fbe5 	bl	8001906 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800213c:	1d3b      	adds	r3, r7, #4
 800213e:	2208      	movs	r2, #8
 8002140:	4619      	mov	r1, r3
 8002142:	4807      	ldr	r0, [pc, #28]	@ (8002160 <MX_TIM2_Init+0x110>)
 8002144:	f001 fe10 	bl	8003d68 <HAL_TIM_PWM_ConfigChannel>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 800214e:	f7ff fbda 	bl	8001906 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002152:	4803      	ldr	r0, [pc, #12]	@ (8002160 <MX_TIM2_Init+0x110>)
 8002154:	f000 f932 	bl	80023bc <HAL_TIM_MspPostInit>

}
 8002158:	bf00      	nop
 800215a:	3738      	adds	r7, #56	@ 0x38
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	200002d8 	.word	0x200002d8

08002164 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b086      	sub	sp, #24
 8002168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800216a:	f107 0308 	add.w	r3, r7, #8
 800216e:	2200      	movs	r2, #0
 8002170:	601a      	str	r2, [r3, #0]
 8002172:	605a      	str	r2, [r3, #4]
 8002174:	609a      	str	r2, [r3, #8]
 8002176:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002178:	463b      	mov	r3, r7
 800217a:	2200      	movs	r2, #0
 800217c:	601a      	str	r2, [r3, #0]
 800217e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002180:	4b1d      	ldr	r3, [pc, #116]	@ (80021f8 <MX_TIM3_Init+0x94>)
 8002182:	4a1e      	ldr	r2, [pc, #120]	@ (80021fc <MX_TIM3_Init+0x98>)
 8002184:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7200-1;
 8002186:	4b1c      	ldr	r3, [pc, #112]	@ (80021f8 <MX_TIM3_Init+0x94>)
 8002188:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800218c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800218e:	4b1a      	ldr	r3, [pc, #104]	@ (80021f8 <MX_TIM3_Init+0x94>)
 8002190:	2200      	movs	r2, #0
 8002192:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8002194:	4b18      	ldr	r3, [pc, #96]	@ (80021f8 <MX_TIM3_Init+0x94>)
 8002196:	f242 720f 	movw	r2, #9999	@ 0x270f
 800219a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800219c:	4b16      	ldr	r3, [pc, #88]	@ (80021f8 <MX_TIM3_Init+0x94>)
 800219e:	2200      	movs	r2, #0
 80021a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021a2:	4b15      	ldr	r3, [pc, #84]	@ (80021f8 <MX_TIM3_Init+0x94>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80021a8:	4813      	ldr	r0, [pc, #76]	@ (80021f8 <MX_TIM3_Init+0x94>)
 80021aa:	f001 f9d7 	bl	800355c <HAL_TIM_Base_Init>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80021b4:	f7ff fba7 	bl	8001906 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80021be:	f107 0308 	add.w	r3, r7, #8
 80021c2:	4619      	mov	r1, r3
 80021c4:	480c      	ldr	r0, [pc, #48]	@ (80021f8 <MX_TIM3_Init+0x94>)
 80021c6:	f001 fe91 	bl	8003eec <HAL_TIM_ConfigClockSource>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80021d0:	f7ff fb99 	bl	8001906 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021d4:	2300      	movs	r3, #0
 80021d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021d8:	2300      	movs	r3, #0
 80021da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021dc:	463b      	mov	r3, r7
 80021de:	4619      	mov	r1, r3
 80021e0:	4805      	ldr	r0, [pc, #20]	@ (80021f8 <MX_TIM3_Init+0x94>)
 80021e2:	f002 fa1f 	bl	8004624 <HAL_TIMEx_MasterConfigSynchronization>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80021ec:	f7ff fb8b 	bl	8001906 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021f0:	bf00      	nop
 80021f2:	3718      	adds	r7, #24
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	20000320 	.word	0x20000320
 80021fc:	40000400 	.word	0x40000400

08002200 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08c      	sub	sp, #48	@ 0x30
 8002204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002206:	f107 030c 	add.w	r3, r7, #12
 800220a:	2224      	movs	r2, #36	@ 0x24
 800220c:	2100      	movs	r1, #0
 800220e:	4618      	mov	r0, r3
 8002210:	f003 f8de 	bl	80053d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002214:	1d3b      	adds	r3, r7, #4
 8002216:	2200      	movs	r2, #0
 8002218:	601a      	str	r2, [r3, #0]
 800221a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800221c:	4b20      	ldr	r3, [pc, #128]	@ (80022a0 <MX_TIM4_Init+0xa0>)
 800221e:	4a21      	ldr	r2, [pc, #132]	@ (80022a4 <MX_TIM4_Init+0xa4>)
 8002220:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002222:	4b1f      	ldr	r3, [pc, #124]	@ (80022a0 <MX_TIM4_Init+0xa0>)
 8002224:	2200      	movs	r2, #0
 8002226:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002228:	4b1d      	ldr	r3, [pc, #116]	@ (80022a0 <MX_TIM4_Init+0xa0>)
 800222a:	2200      	movs	r2, #0
 800222c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800222e:	4b1c      	ldr	r3, [pc, #112]	@ (80022a0 <MX_TIM4_Init+0xa0>)
 8002230:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002234:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002236:	4b1a      	ldr	r3, [pc, #104]	@ (80022a0 <MX_TIM4_Init+0xa0>)
 8002238:	2200      	movs	r2, #0
 800223a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800223c:	4b18      	ldr	r3, [pc, #96]	@ (80022a0 <MX_TIM4_Init+0xa0>)
 800223e:	2200      	movs	r2, #0
 8002240:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002242:	2301      	movs	r3, #1
 8002244:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002246:	2300      	movs	r3, #0
 8002248:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800224a:	2301      	movs	r3, #1
 800224c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800224e:	2300      	movs	r3, #0
 8002250:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8002252:	230f      	movs	r3, #15
 8002254:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002256:	2300      	movs	r3, #0
 8002258:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800225a:	2301      	movs	r3, #1
 800225c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800225e:	2300      	movs	r3, #0
 8002260:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8002262:	230f      	movs	r3, #15
 8002264:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002266:	f107 030c 	add.w	r3, r7, #12
 800226a:	4619      	mov	r1, r3
 800226c:	480c      	ldr	r0, [pc, #48]	@ (80022a0 <MX_TIM4_Init+0xa0>)
 800226e:	f001 fb5b 	bl	8003928 <HAL_TIM_Encoder_Init>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002278:	f7ff fb45 	bl	8001906 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800227c:	2300      	movs	r3, #0
 800227e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002280:	2300      	movs	r3, #0
 8002282:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002284:	1d3b      	adds	r3, r7, #4
 8002286:	4619      	mov	r1, r3
 8002288:	4805      	ldr	r0, [pc, #20]	@ (80022a0 <MX_TIM4_Init+0xa0>)
 800228a:	f002 f9cb 	bl	8004624 <HAL_TIMEx_MasterConfigSynchronization>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002294:	f7ff fb37 	bl	8001906 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002298:	bf00      	nop
 800229a:	3730      	adds	r7, #48	@ 0x30
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	20000368 	.word	0x20000368
 80022a4:	40000800 	.word	0x40000800

080022a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a1f      	ldr	r2, [pc, #124]	@ (8002334 <HAL_TIM_Base_MspInit+0x8c>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d10c      	bne.n	80022d4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022ba:	4b1f      	ldr	r3, [pc, #124]	@ (8002338 <HAL_TIM_Base_MspInit+0x90>)
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	4a1e      	ldr	r2, [pc, #120]	@ (8002338 <HAL_TIM_Base_MspInit+0x90>)
 80022c0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022c4:	6193      	str	r3, [r2, #24]
 80022c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002338 <HAL_TIM_Base_MspInit+0x90>)
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022ce:	617b      	str	r3, [r7, #20]
 80022d0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80022d2:	e02a      	b.n	800232a <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM2)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022dc:	d10c      	bne.n	80022f8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022de:	4b16      	ldr	r3, [pc, #88]	@ (8002338 <HAL_TIM_Base_MspInit+0x90>)
 80022e0:	69db      	ldr	r3, [r3, #28]
 80022e2:	4a15      	ldr	r2, [pc, #84]	@ (8002338 <HAL_TIM_Base_MspInit+0x90>)
 80022e4:	f043 0301 	orr.w	r3, r3, #1
 80022e8:	61d3      	str	r3, [r2, #28]
 80022ea:	4b13      	ldr	r3, [pc, #76]	@ (8002338 <HAL_TIM_Base_MspInit+0x90>)
 80022ec:	69db      	ldr	r3, [r3, #28]
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	613b      	str	r3, [r7, #16]
 80022f4:	693b      	ldr	r3, [r7, #16]
}
 80022f6:	e018      	b.n	800232a <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM3)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a0f      	ldr	r2, [pc, #60]	@ (800233c <HAL_TIM_Base_MspInit+0x94>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d113      	bne.n	800232a <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002302:	4b0d      	ldr	r3, [pc, #52]	@ (8002338 <HAL_TIM_Base_MspInit+0x90>)
 8002304:	69db      	ldr	r3, [r3, #28]
 8002306:	4a0c      	ldr	r2, [pc, #48]	@ (8002338 <HAL_TIM_Base_MspInit+0x90>)
 8002308:	f043 0302 	orr.w	r3, r3, #2
 800230c:	61d3      	str	r3, [r2, #28]
 800230e:	4b0a      	ldr	r3, [pc, #40]	@ (8002338 <HAL_TIM_Base_MspInit+0x90>)
 8002310:	69db      	ldr	r3, [r3, #28]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800231a:	2200      	movs	r2, #0
 800231c:	2100      	movs	r1, #0
 800231e:	201d      	movs	r0, #29
 8002320:	f000 fa9f 	bl	8002862 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002324:	201d      	movs	r0, #29
 8002326:	f000 fab8 	bl	800289a <HAL_NVIC_EnableIRQ>
}
 800232a:	bf00      	nop
 800232c:	3718      	adds	r7, #24
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40012c00 	.word	0x40012c00
 8002338:	40021000 	.word	0x40021000
 800233c:	40000400 	.word	0x40000400

08002340 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b088      	sub	sp, #32
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002348:	f107 0310 	add.w	r3, r7, #16
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	609a      	str	r2, [r3, #8]
 8002354:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM4)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a15      	ldr	r2, [pc, #84]	@ (80023b0 <HAL_TIM_Encoder_MspInit+0x70>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d123      	bne.n	80023a8 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002360:	4b14      	ldr	r3, [pc, #80]	@ (80023b4 <HAL_TIM_Encoder_MspInit+0x74>)
 8002362:	69db      	ldr	r3, [r3, #28]
 8002364:	4a13      	ldr	r2, [pc, #76]	@ (80023b4 <HAL_TIM_Encoder_MspInit+0x74>)
 8002366:	f043 0304 	orr.w	r3, r3, #4
 800236a:	61d3      	str	r3, [r2, #28]
 800236c:	4b11      	ldr	r3, [pc, #68]	@ (80023b4 <HAL_TIM_Encoder_MspInit+0x74>)
 800236e:	69db      	ldr	r3, [r3, #28]
 8002370:	f003 0304 	and.w	r3, r3, #4
 8002374:	60fb      	str	r3, [r7, #12]
 8002376:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002378:	4b0e      	ldr	r3, [pc, #56]	@ (80023b4 <HAL_TIM_Encoder_MspInit+0x74>)
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	4a0d      	ldr	r2, [pc, #52]	@ (80023b4 <HAL_TIM_Encoder_MspInit+0x74>)
 800237e:	f043 0308 	orr.w	r3, r3, #8
 8002382:	6193      	str	r3, [r2, #24]
 8002384:	4b0b      	ldr	r3, [pc, #44]	@ (80023b4 <HAL_TIM_Encoder_MspInit+0x74>)
 8002386:	699b      	ldr	r3, [r3, #24]
 8002388:	f003 0308 	and.w	r3, r3, #8
 800238c:	60bb      	str	r3, [r7, #8]
 800238e:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002390:	23c0      	movs	r3, #192	@ 0xc0
 8002392:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002394:	2300      	movs	r3, #0
 8002396:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002398:	2300      	movs	r3, #0
 800239a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800239c:	f107 0310 	add.w	r3, r7, #16
 80023a0:	4619      	mov	r1, r3
 80023a2:	4805      	ldr	r0, [pc, #20]	@ (80023b8 <HAL_TIM_Encoder_MspInit+0x78>)
 80023a4:	f000 fb46 	bl	8002a34 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80023a8:	bf00      	nop
 80023aa:	3720      	adds	r7, #32
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40000800 	.word	0x40000800
 80023b4:	40021000 	.word	0x40021000
 80023b8:	40010c00 	.word	0x40010c00

080023bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b088      	sub	sp, #32
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c4:	f107 0310 	add.w	r3, r7, #16
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
 80023cc:	605a      	str	r2, [r3, #4]
 80023ce:	609a      	str	r2, [r3, #8]
 80023d0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002454 <HAL_TIM_MspPostInit+0x98>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d119      	bne.n	8002410 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002458 <HAL_TIM_MspPostInit+0x9c>)
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002458 <HAL_TIM_MspPostInit+0x9c>)
 80023e2:	f043 0304 	orr.w	r3, r3, #4
 80023e6:	6193      	str	r3, [r2, #24]
 80023e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002458 <HAL_TIM_MspPostInit+0x9c>)
 80023ea:	699b      	ldr	r3, [r3, #24]
 80023ec:	f003 0304 	and.w	r3, r3, #4
 80023f0:	60fb      	str	r3, [r7, #12]
 80023f2:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80023f4:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80023f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fa:	2302      	movs	r3, #2
 80023fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023fe:	2302      	movs	r3, #2
 8002400:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002402:	f107 0310 	add.w	r3, r7, #16
 8002406:	4619      	mov	r1, r3
 8002408:	4814      	ldr	r0, [pc, #80]	@ (800245c <HAL_TIM_MspPostInit+0xa0>)
 800240a:	f000 fb13 	bl	8002a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800240e:	e01c      	b.n	800244a <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM2)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002418:	d117      	bne.n	800244a <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800241a:	4b0f      	ldr	r3, [pc, #60]	@ (8002458 <HAL_TIM_MspPostInit+0x9c>)
 800241c:	699b      	ldr	r3, [r3, #24]
 800241e:	4a0e      	ldr	r2, [pc, #56]	@ (8002458 <HAL_TIM_MspPostInit+0x9c>)
 8002420:	f043 0304 	orr.w	r3, r3, #4
 8002424:	6193      	str	r3, [r2, #24]
 8002426:	4b0c      	ldr	r3, [pc, #48]	@ (8002458 <HAL_TIM_MspPostInit+0x9c>)
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	60bb      	str	r3, [r7, #8]
 8002430:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin|SERVO3_Pin;
 8002432:	2307      	movs	r3, #7
 8002434:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002436:	2302      	movs	r3, #2
 8002438:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243a:	2302      	movs	r3, #2
 800243c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800243e:	f107 0310 	add.w	r3, r7, #16
 8002442:	4619      	mov	r1, r3
 8002444:	4805      	ldr	r0, [pc, #20]	@ (800245c <HAL_TIM_MspPostInit+0xa0>)
 8002446:	f000 faf5 	bl	8002a34 <HAL_GPIO_Init>
}
 800244a:	bf00      	nop
 800244c:	3720      	adds	r7, #32
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	40012c00 	.word	0x40012c00
 8002458:	40021000 	.word	0x40021000
 800245c:	40010800 	.word	0x40010800

08002460 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002464:	4b11      	ldr	r3, [pc, #68]	@ (80024ac <MX_USART3_UART_Init+0x4c>)
 8002466:	4a12      	ldr	r2, [pc, #72]	@ (80024b0 <MX_USART3_UART_Init+0x50>)
 8002468:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800246a:	4b10      	ldr	r3, [pc, #64]	@ (80024ac <MX_USART3_UART_Init+0x4c>)
 800246c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002470:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002472:	4b0e      	ldr	r3, [pc, #56]	@ (80024ac <MX_USART3_UART_Init+0x4c>)
 8002474:	2200      	movs	r2, #0
 8002476:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002478:	4b0c      	ldr	r3, [pc, #48]	@ (80024ac <MX_USART3_UART_Init+0x4c>)
 800247a:	2200      	movs	r2, #0
 800247c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800247e:	4b0b      	ldr	r3, [pc, #44]	@ (80024ac <MX_USART3_UART_Init+0x4c>)
 8002480:	2200      	movs	r2, #0
 8002482:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002484:	4b09      	ldr	r3, [pc, #36]	@ (80024ac <MX_USART3_UART_Init+0x4c>)
 8002486:	220c      	movs	r2, #12
 8002488:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800248a:	4b08      	ldr	r3, [pc, #32]	@ (80024ac <MX_USART3_UART_Init+0x4c>)
 800248c:	2200      	movs	r2, #0
 800248e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002490:	4b06      	ldr	r3, [pc, #24]	@ (80024ac <MX_USART3_UART_Init+0x4c>)
 8002492:	2200      	movs	r2, #0
 8002494:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002496:	4805      	ldr	r0, [pc, #20]	@ (80024ac <MX_USART3_UART_Init+0x4c>)
 8002498:	f002 f985 	bl	80047a6 <HAL_UART_Init>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80024a2:	f7ff fa30 	bl	8001906 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	200003b0 	.word	0x200003b0
 80024b0:	40004800 	.word	0x40004800

080024b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b088      	sub	sp, #32
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024bc:	f107 0310 	add.w	r3, r7, #16
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	605a      	str	r2, [r3, #4]
 80024c6:	609a      	str	r2, [r3, #8]
 80024c8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a20      	ldr	r2, [pc, #128]	@ (8002550 <HAL_UART_MspInit+0x9c>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d139      	bne.n	8002548 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80024d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002554 <HAL_UART_MspInit+0xa0>)
 80024d6:	69db      	ldr	r3, [r3, #28]
 80024d8:	4a1e      	ldr	r2, [pc, #120]	@ (8002554 <HAL_UART_MspInit+0xa0>)
 80024da:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024de:	61d3      	str	r3, [r2, #28]
 80024e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002554 <HAL_UART_MspInit+0xa0>)
 80024e2:	69db      	ldr	r3, [r3, #28]
 80024e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024e8:	60fb      	str	r3, [r7, #12]
 80024ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ec:	4b19      	ldr	r3, [pc, #100]	@ (8002554 <HAL_UART_MspInit+0xa0>)
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	4a18      	ldr	r2, [pc, #96]	@ (8002554 <HAL_UART_MspInit+0xa0>)
 80024f2:	f043 0308 	orr.w	r3, r3, #8
 80024f6:	6193      	str	r3, [r2, #24]
 80024f8:	4b16      	ldr	r3, [pc, #88]	@ (8002554 <HAL_UART_MspInit+0xa0>)
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	f003 0308 	and.w	r3, r3, #8
 8002500:	60bb      	str	r3, [r7, #8]
 8002502:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002504:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002508:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250a:	2302      	movs	r3, #2
 800250c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800250e:	2303      	movs	r3, #3
 8002510:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002512:	f107 0310 	add.w	r3, r7, #16
 8002516:	4619      	mov	r1, r3
 8002518:	480f      	ldr	r0, [pc, #60]	@ (8002558 <HAL_UART_MspInit+0xa4>)
 800251a:	f000 fa8b 	bl	8002a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800251e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002522:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002524:	2300      	movs	r3, #0
 8002526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002528:	2300      	movs	r3, #0
 800252a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800252c:	f107 0310 	add.w	r3, r7, #16
 8002530:	4619      	mov	r1, r3
 8002532:	4809      	ldr	r0, [pc, #36]	@ (8002558 <HAL_UART_MspInit+0xa4>)
 8002534:	f000 fa7e 	bl	8002a34 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002538:	2200      	movs	r2, #0
 800253a:	2100      	movs	r1, #0
 800253c:	2027      	movs	r0, #39	@ 0x27
 800253e:	f000 f990 	bl	8002862 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002542:	2027      	movs	r0, #39	@ 0x27
 8002544:	f000 f9a9 	bl	800289a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002548:	bf00      	nop
 800254a:	3720      	adds	r7, #32
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40004800 	.word	0x40004800
 8002554:	40021000 	.word	0x40021000
 8002558:	40010c00 	.word	0x40010c00

0800255c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800255c:	f7ff fcae 	bl	8001ebc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002560:	480b      	ldr	r0, [pc, #44]	@ (8002590 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002562:	490c      	ldr	r1, [pc, #48]	@ (8002594 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002564:	4a0c      	ldr	r2, [pc, #48]	@ (8002598 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002566:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002568:	e002      	b.n	8002570 <LoopCopyDataInit>

0800256a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800256a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800256c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800256e:	3304      	adds	r3, #4

08002570 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002570:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002572:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002574:	d3f9      	bcc.n	800256a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002576:	4a09      	ldr	r2, [pc, #36]	@ (800259c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002578:	4c09      	ldr	r4, [pc, #36]	@ (80025a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800257a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800257c:	e001      	b.n	8002582 <LoopFillZerobss>

0800257e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800257e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002580:	3204      	adds	r2, #4

08002582 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002582:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002584:	d3fb      	bcc.n	800257e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002586:	f002 ff31 	bl	80053ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800258a:	f7ff f90b 	bl	80017a4 <main>
  bx lr
 800258e:	4770      	bx	lr
  ldr r0, =_sdata
 8002590:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002594:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002598:	08005630 	.word	0x08005630
  ldr r2, =_sbss
 800259c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80025a0:	20000538 	.word	0x20000538

080025a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025a4:	e7fe      	b.n	80025a4 <ADC1_2_IRQHandler>
	...

080025a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025ac:	4b08      	ldr	r3, [pc, #32]	@ (80025d0 <HAL_Init+0x28>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a07      	ldr	r2, [pc, #28]	@ (80025d0 <HAL_Init+0x28>)
 80025b2:	f043 0310 	orr.w	r3, r3, #16
 80025b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025b8:	2003      	movs	r0, #3
 80025ba:	f000 f947 	bl	800284c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025be:	200f      	movs	r0, #15
 80025c0:	f000 f808 	bl	80025d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025c4:	f7ff fab4 	bl	8001b30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40022000 	.word	0x40022000

080025d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025dc:	4b12      	ldr	r3, [pc, #72]	@ (8002628 <HAL_InitTick+0x54>)
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	4b12      	ldr	r3, [pc, #72]	@ (800262c <HAL_InitTick+0x58>)
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	4619      	mov	r1, r3
 80025e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80025ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f2:	4618      	mov	r0, r3
 80025f4:	f000 f95f 	bl	80028b6 <HAL_SYSTICK_Config>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e00e      	b.n	8002620 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2b0f      	cmp	r3, #15
 8002606:	d80a      	bhi.n	800261e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002608:	2200      	movs	r2, #0
 800260a:	6879      	ldr	r1, [r7, #4]
 800260c:	f04f 30ff 	mov.w	r0, #4294967295
 8002610:	f000 f927 	bl	8002862 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002614:	4a06      	ldr	r2, [pc, #24]	@ (8002630 <HAL_InitTick+0x5c>)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800261a:	2300      	movs	r3, #0
 800261c:	e000      	b.n	8002620 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
}
 8002620:	4618      	mov	r0, r3
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	20000000 	.word	0x20000000
 800262c:	20000008 	.word	0x20000008
 8002630:	20000004 	.word	0x20000004

08002634 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002638:	4b05      	ldr	r3, [pc, #20]	@ (8002650 <HAL_IncTick+0x1c>)
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	461a      	mov	r2, r3
 800263e:	4b05      	ldr	r3, [pc, #20]	@ (8002654 <HAL_IncTick+0x20>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4413      	add	r3, r2
 8002644:	4a03      	ldr	r2, [pc, #12]	@ (8002654 <HAL_IncTick+0x20>)
 8002646:	6013      	str	r3, [r2, #0]
}
 8002648:	bf00      	nop
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr
 8002650:	20000008 	.word	0x20000008
 8002654:	200003f8 	.word	0x200003f8

08002658 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  return uwTick;
 800265c:	4b02      	ldr	r3, [pc, #8]	@ (8002668 <HAL_GetTick+0x10>)
 800265e:	681b      	ldr	r3, [r3, #0]
}
 8002660:	4618      	mov	r0, r3
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr
 8002668:	200003f8 	.word	0x200003f8

0800266c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002674:	f7ff fff0 	bl	8002658 <HAL_GetTick>
 8002678:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002684:	d005      	beq.n	8002692 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002686:	4b0a      	ldr	r3, [pc, #40]	@ (80026b0 <HAL_Delay+0x44>)
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	461a      	mov	r2, r3
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	4413      	add	r3, r2
 8002690:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002692:	bf00      	nop
 8002694:	f7ff ffe0 	bl	8002658 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d8f7      	bhi.n	8002694 <HAL_Delay+0x28>
  {
  }
}
 80026a4:	bf00      	nop
 80026a6:	bf00      	nop
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	20000008 	.word	0x20000008

080026b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026c4:	4b0c      	ldr	r3, [pc, #48]	@ (80026f8 <__NVIC_SetPriorityGrouping+0x44>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ca:	68ba      	ldr	r2, [r7, #8]
 80026cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026d0:	4013      	ands	r3, r2
 80026d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026e6:	4a04      	ldr	r2, [pc, #16]	@ (80026f8 <__NVIC_SetPriorityGrouping+0x44>)
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	60d3      	str	r3, [r2, #12]
}
 80026ec:	bf00      	nop
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bc80      	pop	{r7}
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	e000ed00 	.word	0xe000ed00

080026fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002700:	4b04      	ldr	r3, [pc, #16]	@ (8002714 <__NVIC_GetPriorityGrouping+0x18>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	0a1b      	lsrs	r3, r3, #8
 8002706:	f003 0307 	and.w	r3, r3, #7
}
 800270a:	4618      	mov	r0, r3
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	2b00      	cmp	r3, #0
 8002728:	db0b      	blt.n	8002742 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800272a:	79fb      	ldrb	r3, [r7, #7]
 800272c:	f003 021f 	and.w	r2, r3, #31
 8002730:	4906      	ldr	r1, [pc, #24]	@ (800274c <__NVIC_EnableIRQ+0x34>)
 8002732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002736:	095b      	lsrs	r3, r3, #5
 8002738:	2001      	movs	r0, #1
 800273a:	fa00 f202 	lsl.w	r2, r0, r2
 800273e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002742:	bf00      	nop
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr
 800274c:	e000e100 	.word	0xe000e100

08002750 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	4603      	mov	r3, r0
 8002758:	6039      	str	r1, [r7, #0]
 800275a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800275c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002760:	2b00      	cmp	r3, #0
 8002762:	db0a      	blt.n	800277a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	b2da      	uxtb	r2, r3
 8002768:	490c      	ldr	r1, [pc, #48]	@ (800279c <__NVIC_SetPriority+0x4c>)
 800276a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276e:	0112      	lsls	r2, r2, #4
 8002770:	b2d2      	uxtb	r2, r2
 8002772:	440b      	add	r3, r1
 8002774:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002778:	e00a      	b.n	8002790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	b2da      	uxtb	r2, r3
 800277e:	4908      	ldr	r1, [pc, #32]	@ (80027a0 <__NVIC_SetPriority+0x50>)
 8002780:	79fb      	ldrb	r3, [r7, #7]
 8002782:	f003 030f 	and.w	r3, r3, #15
 8002786:	3b04      	subs	r3, #4
 8002788:	0112      	lsls	r2, r2, #4
 800278a:	b2d2      	uxtb	r2, r2
 800278c:	440b      	add	r3, r1
 800278e:	761a      	strb	r2, [r3, #24]
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	e000e100 	.word	0xe000e100
 80027a0:	e000ed00 	.word	0xe000ed00

080027a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b089      	sub	sp, #36	@ 0x24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	f1c3 0307 	rsb	r3, r3, #7
 80027be:	2b04      	cmp	r3, #4
 80027c0:	bf28      	it	cs
 80027c2:	2304      	movcs	r3, #4
 80027c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	3304      	adds	r3, #4
 80027ca:	2b06      	cmp	r3, #6
 80027cc:	d902      	bls.n	80027d4 <NVIC_EncodePriority+0x30>
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	3b03      	subs	r3, #3
 80027d2:	e000      	b.n	80027d6 <NVIC_EncodePriority+0x32>
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d8:	f04f 32ff 	mov.w	r2, #4294967295
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	fa02 f303 	lsl.w	r3, r2, r3
 80027e2:	43da      	mvns	r2, r3
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	401a      	ands	r2, r3
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027ec:	f04f 31ff 	mov.w	r1, #4294967295
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	fa01 f303 	lsl.w	r3, r1, r3
 80027f6:	43d9      	mvns	r1, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027fc:	4313      	orrs	r3, r2
         );
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3724      	adds	r7, #36	@ 0x24
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	3b01      	subs	r3, #1
 8002814:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002818:	d301      	bcc.n	800281e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800281a:	2301      	movs	r3, #1
 800281c:	e00f      	b.n	800283e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800281e:	4a0a      	ldr	r2, [pc, #40]	@ (8002848 <SysTick_Config+0x40>)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	3b01      	subs	r3, #1
 8002824:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002826:	210f      	movs	r1, #15
 8002828:	f04f 30ff 	mov.w	r0, #4294967295
 800282c:	f7ff ff90 	bl	8002750 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002830:	4b05      	ldr	r3, [pc, #20]	@ (8002848 <SysTick_Config+0x40>)
 8002832:	2200      	movs	r2, #0
 8002834:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002836:	4b04      	ldr	r3, [pc, #16]	@ (8002848 <SysTick_Config+0x40>)
 8002838:	2207      	movs	r2, #7
 800283a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3708      	adds	r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	e000e010 	.word	0xe000e010

0800284c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f7ff ff2d 	bl	80026b4 <__NVIC_SetPriorityGrouping>
}
 800285a:	bf00      	nop
 800285c:	3708      	adds	r7, #8
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002862:	b580      	push	{r7, lr}
 8002864:	b086      	sub	sp, #24
 8002866:	af00      	add	r7, sp, #0
 8002868:	4603      	mov	r3, r0
 800286a:	60b9      	str	r1, [r7, #8]
 800286c:	607a      	str	r2, [r7, #4]
 800286e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002870:	2300      	movs	r3, #0
 8002872:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002874:	f7ff ff42 	bl	80026fc <__NVIC_GetPriorityGrouping>
 8002878:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	68b9      	ldr	r1, [r7, #8]
 800287e:	6978      	ldr	r0, [r7, #20]
 8002880:	f7ff ff90 	bl	80027a4 <NVIC_EncodePriority>
 8002884:	4602      	mov	r2, r0
 8002886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800288a:	4611      	mov	r1, r2
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff ff5f 	bl	8002750 <__NVIC_SetPriority>
}
 8002892:	bf00      	nop
 8002894:	3718      	adds	r7, #24
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b082      	sub	sp, #8
 800289e:	af00      	add	r7, sp, #0
 80028a0:	4603      	mov	r3, r0
 80028a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7ff ff35 	bl	8002718 <__NVIC_EnableIRQ>
}
 80028ae:	bf00      	nop
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b082      	sub	sp, #8
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f7ff ffa2 	bl	8002808 <SysTick_Config>
 80028c4:	4603      	mov	r3, r0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028ce:	b480      	push	{r7}
 80028d0:	b085      	sub	sp, #20
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028d6:	2300      	movs	r3, #0
 80028d8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d008      	beq.n	80028f8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2204      	movs	r2, #4
 80028ea:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e020      	b.n	800293a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 020e 	bic.w	r2, r2, #14
 8002906:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 0201 	bic.w	r2, r2, #1
 8002916:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002920:	2101      	movs	r1, #1
 8002922:	fa01 f202 	lsl.w	r2, r1, r2
 8002926:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002938:	7bfb      	ldrb	r3, [r7, #15]
}
 800293a:	4618      	mov	r0, r3
 800293c:	3714      	adds	r7, #20
 800293e:	46bd      	mov	sp, r7
 8002940:	bc80      	pop	{r7}
 8002942:	4770      	bx	lr

08002944 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800294c:	2300      	movs	r3, #0
 800294e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002956:	b2db      	uxtb	r3, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d005      	beq.n	8002968 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2204      	movs	r2, #4
 8002960:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	73fb      	strb	r3, [r7, #15]
 8002966:	e051      	b.n	8002a0c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 020e 	bic.w	r2, r2, #14
 8002976:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f022 0201 	bic.w	r2, r2, #1
 8002986:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a22      	ldr	r2, [pc, #136]	@ (8002a18 <HAL_DMA_Abort_IT+0xd4>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d029      	beq.n	80029e6 <HAL_DMA_Abort_IT+0xa2>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a21      	ldr	r2, [pc, #132]	@ (8002a1c <HAL_DMA_Abort_IT+0xd8>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d022      	beq.n	80029e2 <HAL_DMA_Abort_IT+0x9e>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a1f      	ldr	r2, [pc, #124]	@ (8002a20 <HAL_DMA_Abort_IT+0xdc>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d01a      	beq.n	80029dc <HAL_DMA_Abort_IT+0x98>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a1e      	ldr	r2, [pc, #120]	@ (8002a24 <HAL_DMA_Abort_IT+0xe0>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d012      	beq.n	80029d6 <HAL_DMA_Abort_IT+0x92>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a1c      	ldr	r2, [pc, #112]	@ (8002a28 <HAL_DMA_Abort_IT+0xe4>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d00a      	beq.n	80029d0 <HAL_DMA_Abort_IT+0x8c>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a1b      	ldr	r2, [pc, #108]	@ (8002a2c <HAL_DMA_Abort_IT+0xe8>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d102      	bne.n	80029ca <HAL_DMA_Abort_IT+0x86>
 80029c4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80029c8:	e00e      	b.n	80029e8 <HAL_DMA_Abort_IT+0xa4>
 80029ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029ce:	e00b      	b.n	80029e8 <HAL_DMA_Abort_IT+0xa4>
 80029d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029d4:	e008      	b.n	80029e8 <HAL_DMA_Abort_IT+0xa4>
 80029d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029da:	e005      	b.n	80029e8 <HAL_DMA_Abort_IT+0xa4>
 80029dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029e0:	e002      	b.n	80029e8 <HAL_DMA_Abort_IT+0xa4>
 80029e2:	2310      	movs	r3, #16
 80029e4:	e000      	b.n	80029e8 <HAL_DMA_Abort_IT+0xa4>
 80029e6:	2301      	movs	r3, #1
 80029e8:	4a11      	ldr	r2, [pc, #68]	@ (8002a30 <HAL_DMA_Abort_IT+0xec>)
 80029ea:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d003      	beq.n	8002a0c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	4798      	blx	r3
    } 
  }
  return status;
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	40020008 	.word	0x40020008
 8002a1c:	4002001c 	.word	0x4002001c
 8002a20:	40020030 	.word	0x40020030
 8002a24:	40020044 	.word	0x40020044
 8002a28:	40020058 	.word	0x40020058
 8002a2c:	4002006c 	.word	0x4002006c
 8002a30:	40020000 	.word	0x40020000

08002a34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b08b      	sub	sp, #44	@ 0x2c
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a42:	2300      	movs	r3, #0
 8002a44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a46:	e169      	b.n	8002d1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a48:	2201      	movs	r2, #1
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	69fa      	ldr	r2, [r7, #28]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	f040 8158 	bne.w	8002d16 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	4a9a      	ldr	r2, [pc, #616]	@ (8002cd4 <HAL_GPIO_Init+0x2a0>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d05e      	beq.n	8002b2e <HAL_GPIO_Init+0xfa>
 8002a70:	4a98      	ldr	r2, [pc, #608]	@ (8002cd4 <HAL_GPIO_Init+0x2a0>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d875      	bhi.n	8002b62 <HAL_GPIO_Init+0x12e>
 8002a76:	4a98      	ldr	r2, [pc, #608]	@ (8002cd8 <HAL_GPIO_Init+0x2a4>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d058      	beq.n	8002b2e <HAL_GPIO_Init+0xfa>
 8002a7c:	4a96      	ldr	r2, [pc, #600]	@ (8002cd8 <HAL_GPIO_Init+0x2a4>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d86f      	bhi.n	8002b62 <HAL_GPIO_Init+0x12e>
 8002a82:	4a96      	ldr	r2, [pc, #600]	@ (8002cdc <HAL_GPIO_Init+0x2a8>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d052      	beq.n	8002b2e <HAL_GPIO_Init+0xfa>
 8002a88:	4a94      	ldr	r2, [pc, #592]	@ (8002cdc <HAL_GPIO_Init+0x2a8>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d869      	bhi.n	8002b62 <HAL_GPIO_Init+0x12e>
 8002a8e:	4a94      	ldr	r2, [pc, #592]	@ (8002ce0 <HAL_GPIO_Init+0x2ac>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d04c      	beq.n	8002b2e <HAL_GPIO_Init+0xfa>
 8002a94:	4a92      	ldr	r2, [pc, #584]	@ (8002ce0 <HAL_GPIO_Init+0x2ac>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d863      	bhi.n	8002b62 <HAL_GPIO_Init+0x12e>
 8002a9a:	4a92      	ldr	r2, [pc, #584]	@ (8002ce4 <HAL_GPIO_Init+0x2b0>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d046      	beq.n	8002b2e <HAL_GPIO_Init+0xfa>
 8002aa0:	4a90      	ldr	r2, [pc, #576]	@ (8002ce4 <HAL_GPIO_Init+0x2b0>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d85d      	bhi.n	8002b62 <HAL_GPIO_Init+0x12e>
 8002aa6:	2b12      	cmp	r3, #18
 8002aa8:	d82a      	bhi.n	8002b00 <HAL_GPIO_Init+0xcc>
 8002aaa:	2b12      	cmp	r3, #18
 8002aac:	d859      	bhi.n	8002b62 <HAL_GPIO_Init+0x12e>
 8002aae:	a201      	add	r2, pc, #4	@ (adr r2, 8002ab4 <HAL_GPIO_Init+0x80>)
 8002ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab4:	08002b2f 	.word	0x08002b2f
 8002ab8:	08002b09 	.word	0x08002b09
 8002abc:	08002b1b 	.word	0x08002b1b
 8002ac0:	08002b5d 	.word	0x08002b5d
 8002ac4:	08002b63 	.word	0x08002b63
 8002ac8:	08002b63 	.word	0x08002b63
 8002acc:	08002b63 	.word	0x08002b63
 8002ad0:	08002b63 	.word	0x08002b63
 8002ad4:	08002b63 	.word	0x08002b63
 8002ad8:	08002b63 	.word	0x08002b63
 8002adc:	08002b63 	.word	0x08002b63
 8002ae0:	08002b63 	.word	0x08002b63
 8002ae4:	08002b63 	.word	0x08002b63
 8002ae8:	08002b63 	.word	0x08002b63
 8002aec:	08002b63 	.word	0x08002b63
 8002af0:	08002b63 	.word	0x08002b63
 8002af4:	08002b63 	.word	0x08002b63
 8002af8:	08002b11 	.word	0x08002b11
 8002afc:	08002b25 	.word	0x08002b25
 8002b00:	4a79      	ldr	r2, [pc, #484]	@ (8002ce8 <HAL_GPIO_Init+0x2b4>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d013      	beq.n	8002b2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b06:	e02c      	b.n	8002b62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	623b      	str	r3, [r7, #32]
          break;
 8002b0e:	e029      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	3304      	adds	r3, #4
 8002b16:	623b      	str	r3, [r7, #32]
          break;
 8002b18:	e024      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	3308      	adds	r3, #8
 8002b20:	623b      	str	r3, [r7, #32]
          break;
 8002b22:	e01f      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	330c      	adds	r3, #12
 8002b2a:	623b      	str	r3, [r7, #32]
          break;
 8002b2c:	e01a      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d102      	bne.n	8002b3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b36:	2304      	movs	r3, #4
 8002b38:	623b      	str	r3, [r7, #32]
          break;
 8002b3a:	e013      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d105      	bne.n	8002b50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b44:	2308      	movs	r3, #8
 8002b46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	69fa      	ldr	r2, [r7, #28]
 8002b4c:	611a      	str	r2, [r3, #16]
          break;
 8002b4e:	e009      	b.n	8002b64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b50:	2308      	movs	r3, #8
 8002b52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	69fa      	ldr	r2, [r7, #28]
 8002b58:	615a      	str	r2, [r3, #20]
          break;
 8002b5a:	e003      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	623b      	str	r3, [r7, #32]
          break;
 8002b60:	e000      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          break;
 8002b62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	2bff      	cmp	r3, #255	@ 0xff
 8002b68:	d801      	bhi.n	8002b6e <HAL_GPIO_Init+0x13a>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	e001      	b.n	8002b72 <HAL_GPIO_Init+0x13e>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	3304      	adds	r3, #4
 8002b72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	2bff      	cmp	r3, #255	@ 0xff
 8002b78:	d802      	bhi.n	8002b80 <HAL_GPIO_Init+0x14c>
 8002b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	e002      	b.n	8002b86 <HAL_GPIO_Init+0x152>
 8002b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b82:	3b08      	subs	r3, #8
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	210f      	movs	r1, #15
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	fa01 f303 	lsl.w	r3, r1, r3
 8002b94:	43db      	mvns	r3, r3
 8002b96:	401a      	ands	r2, r3
 8002b98:	6a39      	ldr	r1, [r7, #32]
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	f000 80b1 	beq.w	8002d16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002bb4:	4b4d      	ldr	r3, [pc, #308]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	4a4c      	ldr	r2, [pc, #304]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002bba:	f043 0301 	orr.w	r3, r3, #1
 8002bbe:	6193      	str	r3, [r2, #24]
 8002bc0:	4b4a      	ldr	r3, [pc, #296]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	f003 0301 	and.w	r3, r3, #1
 8002bc8:	60bb      	str	r3, [r7, #8]
 8002bca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002bcc:	4a48      	ldr	r2, [pc, #288]	@ (8002cf0 <HAL_GPIO_Init+0x2bc>)
 8002bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd0:	089b      	lsrs	r3, r3, #2
 8002bd2:	3302      	adds	r3, #2
 8002bd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bd8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bdc:	f003 0303 	and.w	r3, r3, #3
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	220f      	movs	r2, #15
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	43db      	mvns	r3, r3
 8002bea:	68fa      	ldr	r2, [r7, #12]
 8002bec:	4013      	ands	r3, r2
 8002bee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a40      	ldr	r2, [pc, #256]	@ (8002cf4 <HAL_GPIO_Init+0x2c0>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d013      	beq.n	8002c20 <HAL_GPIO_Init+0x1ec>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a3f      	ldr	r2, [pc, #252]	@ (8002cf8 <HAL_GPIO_Init+0x2c4>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d00d      	beq.n	8002c1c <HAL_GPIO_Init+0x1e8>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a3e      	ldr	r2, [pc, #248]	@ (8002cfc <HAL_GPIO_Init+0x2c8>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d007      	beq.n	8002c18 <HAL_GPIO_Init+0x1e4>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a3d      	ldr	r2, [pc, #244]	@ (8002d00 <HAL_GPIO_Init+0x2cc>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d101      	bne.n	8002c14 <HAL_GPIO_Init+0x1e0>
 8002c10:	2303      	movs	r3, #3
 8002c12:	e006      	b.n	8002c22 <HAL_GPIO_Init+0x1ee>
 8002c14:	2304      	movs	r3, #4
 8002c16:	e004      	b.n	8002c22 <HAL_GPIO_Init+0x1ee>
 8002c18:	2302      	movs	r3, #2
 8002c1a:	e002      	b.n	8002c22 <HAL_GPIO_Init+0x1ee>
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e000      	b.n	8002c22 <HAL_GPIO_Init+0x1ee>
 8002c20:	2300      	movs	r3, #0
 8002c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c24:	f002 0203 	and.w	r2, r2, #3
 8002c28:	0092      	lsls	r2, r2, #2
 8002c2a:	4093      	lsls	r3, r2
 8002c2c:	68fa      	ldr	r2, [r7, #12]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c32:	492f      	ldr	r1, [pc, #188]	@ (8002cf0 <HAL_GPIO_Init+0x2bc>)
 8002c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c36:	089b      	lsrs	r3, r3, #2
 8002c38:	3302      	adds	r3, #2
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d006      	beq.n	8002c5a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c4c:	4b2d      	ldr	r3, [pc, #180]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c4e:	689a      	ldr	r2, [r3, #8]
 8002c50:	492c      	ldr	r1, [pc, #176]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	608b      	str	r3, [r1, #8]
 8002c58:	e006      	b.n	8002c68 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c5a:	4b2a      	ldr	r3, [pc, #168]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c5c:	689a      	ldr	r2, [r3, #8]
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	43db      	mvns	r3, r3
 8002c62:	4928      	ldr	r1, [pc, #160]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c64:	4013      	ands	r3, r2
 8002c66:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d006      	beq.n	8002c82 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c74:	4b23      	ldr	r3, [pc, #140]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c76:	68da      	ldr	r2, [r3, #12]
 8002c78:	4922      	ldr	r1, [pc, #136]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	60cb      	str	r3, [r1, #12]
 8002c80:	e006      	b.n	8002c90 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c82:	4b20      	ldr	r3, [pc, #128]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c84:	68da      	ldr	r2, [r3, #12]
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	491e      	ldr	r1, [pc, #120]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d006      	beq.n	8002caa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c9c:	4b19      	ldr	r3, [pc, #100]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	4918      	ldr	r1, [pc, #96]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	604b      	str	r3, [r1, #4]
 8002ca8:	e006      	b.n	8002cb8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002caa:	4b16      	ldr	r3, [pc, #88]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002cac:	685a      	ldr	r2, [r3, #4]
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	4914      	ldr	r1, [pc, #80]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d021      	beq.n	8002d08 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	490e      	ldr	r1, [pc, #56]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	600b      	str	r3, [r1, #0]
 8002cd0:	e021      	b.n	8002d16 <HAL_GPIO_Init+0x2e2>
 8002cd2:	bf00      	nop
 8002cd4:	10320000 	.word	0x10320000
 8002cd8:	10310000 	.word	0x10310000
 8002cdc:	10220000 	.word	0x10220000
 8002ce0:	10210000 	.word	0x10210000
 8002ce4:	10120000 	.word	0x10120000
 8002ce8:	10110000 	.word	0x10110000
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	40010000 	.word	0x40010000
 8002cf4:	40010800 	.word	0x40010800
 8002cf8:	40010c00 	.word	0x40010c00
 8002cfc:	40011000 	.word	0x40011000
 8002d00:	40011400 	.word	0x40011400
 8002d04:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d08:	4b0b      	ldr	r3, [pc, #44]	@ (8002d38 <HAL_GPIO_Init+0x304>)
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	43db      	mvns	r3, r3
 8002d10:	4909      	ldr	r1, [pc, #36]	@ (8002d38 <HAL_GPIO_Init+0x304>)
 8002d12:	4013      	ands	r3, r2
 8002d14:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d18:	3301      	adds	r3, #1
 8002d1a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d22:	fa22 f303 	lsr.w	r3, r2, r3
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	f47f ae8e 	bne.w	8002a48 <HAL_GPIO_Init+0x14>
  }
}
 8002d2c:	bf00      	nop
 8002d2e:	bf00      	nop
 8002d30:	372c      	adds	r7, #44	@ 0x2c
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bc80      	pop	{r7}
 8002d36:	4770      	bx	lr
 8002d38:	40010400 	.word	0x40010400

08002d3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b086      	sub	sp, #24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d101      	bne.n	8002d4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e272      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	f000 8087 	beq.w	8002e6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d5c:	4b92      	ldr	r3, [pc, #584]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f003 030c 	and.w	r3, r3, #12
 8002d64:	2b04      	cmp	r3, #4
 8002d66:	d00c      	beq.n	8002d82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d68:	4b8f      	ldr	r3, [pc, #572]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f003 030c 	and.w	r3, r3, #12
 8002d70:	2b08      	cmp	r3, #8
 8002d72:	d112      	bne.n	8002d9a <HAL_RCC_OscConfig+0x5e>
 8002d74:	4b8c      	ldr	r3, [pc, #560]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d80:	d10b      	bne.n	8002d9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d82:	4b89      	ldr	r3, [pc, #548]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d06c      	beq.n	8002e68 <HAL_RCC_OscConfig+0x12c>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d168      	bne.n	8002e68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e24c      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002da2:	d106      	bne.n	8002db2 <HAL_RCC_OscConfig+0x76>
 8002da4:	4b80      	ldr	r3, [pc, #512]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a7f      	ldr	r2, [pc, #508]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002daa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dae:	6013      	str	r3, [r2, #0]
 8002db0:	e02e      	b.n	8002e10 <HAL_RCC_OscConfig+0xd4>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d10c      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x98>
 8002dba:	4b7b      	ldr	r3, [pc, #492]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a7a      	ldr	r2, [pc, #488]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002dc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dc4:	6013      	str	r3, [r2, #0]
 8002dc6:	4b78      	ldr	r3, [pc, #480]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a77      	ldr	r2, [pc, #476]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002dcc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dd0:	6013      	str	r3, [r2, #0]
 8002dd2:	e01d      	b.n	8002e10 <HAL_RCC_OscConfig+0xd4>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ddc:	d10c      	bne.n	8002df8 <HAL_RCC_OscConfig+0xbc>
 8002dde:	4b72      	ldr	r3, [pc, #456]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a71      	ldr	r2, [pc, #452]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002de4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002de8:	6013      	str	r3, [r2, #0]
 8002dea:	4b6f      	ldr	r3, [pc, #444]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a6e      	ldr	r2, [pc, #440]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002df4:	6013      	str	r3, [r2, #0]
 8002df6:	e00b      	b.n	8002e10 <HAL_RCC_OscConfig+0xd4>
 8002df8:	4b6b      	ldr	r3, [pc, #428]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a6a      	ldr	r2, [pc, #424]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002dfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e02:	6013      	str	r3, [r2, #0]
 8002e04:	4b68      	ldr	r3, [pc, #416]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a67      	ldr	r2, [pc, #412]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002e0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d013      	beq.n	8002e40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e18:	f7ff fc1e 	bl	8002658 <HAL_GetTick>
 8002e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e1e:	e008      	b.n	8002e32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e20:	f7ff fc1a 	bl	8002658 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	2b64      	cmp	r3, #100	@ 0x64
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e200      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e32:	4b5d      	ldr	r3, [pc, #372]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d0f0      	beq.n	8002e20 <HAL_RCC_OscConfig+0xe4>
 8002e3e:	e014      	b.n	8002e6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e40:	f7ff fc0a 	bl	8002658 <HAL_GetTick>
 8002e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e46:	e008      	b.n	8002e5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e48:	f7ff fc06 	bl	8002658 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	2b64      	cmp	r3, #100	@ 0x64
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e1ec      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e5a:	4b53      	ldr	r3, [pc, #332]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1f0      	bne.n	8002e48 <HAL_RCC_OscConfig+0x10c>
 8002e66:	e000      	b.n	8002e6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d063      	beq.n	8002f3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e76:	4b4c      	ldr	r3, [pc, #304]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f003 030c 	and.w	r3, r3, #12
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00b      	beq.n	8002e9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002e82:	4b49      	ldr	r3, [pc, #292]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f003 030c 	and.w	r3, r3, #12
 8002e8a:	2b08      	cmp	r3, #8
 8002e8c:	d11c      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x18c>
 8002e8e:	4b46      	ldr	r3, [pc, #280]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d116      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e9a:	4b43      	ldr	r3, [pc, #268]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d005      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x176>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d001      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e1c0      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb2:	4b3d      	ldr	r3, [pc, #244]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	00db      	lsls	r3, r3, #3
 8002ec0:	4939      	ldr	r1, [pc, #228]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ec6:	e03a      	b.n	8002f3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	691b      	ldr	r3, [r3, #16]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d020      	beq.n	8002f12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ed0:	4b36      	ldr	r3, [pc, #216]	@ (8002fac <HAL_RCC_OscConfig+0x270>)
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed6:	f7ff fbbf 	bl	8002658 <HAL_GetTick>
 8002eda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002edc:	e008      	b.n	8002ef0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ede:	f7ff fbbb 	bl	8002658 <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d901      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e1a1      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ef0:	4b2d      	ldr	r3, [pc, #180]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0302 	and.w	r3, r3, #2
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d0f0      	beq.n	8002ede <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002efc:	4b2a      	ldr	r3, [pc, #168]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	695b      	ldr	r3, [r3, #20]
 8002f08:	00db      	lsls	r3, r3, #3
 8002f0a:	4927      	ldr	r1, [pc, #156]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	600b      	str	r3, [r1, #0]
 8002f10:	e015      	b.n	8002f3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f12:	4b26      	ldr	r3, [pc, #152]	@ (8002fac <HAL_RCC_OscConfig+0x270>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f18:	f7ff fb9e 	bl	8002658 <HAL_GetTick>
 8002f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f20:	f7ff fb9a 	bl	8002658 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e180      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f32:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1f0      	bne.n	8002f20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0308 	and.w	r3, r3, #8
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d03a      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d019      	beq.n	8002f86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f52:	4b17      	ldr	r3, [pc, #92]	@ (8002fb0 <HAL_RCC_OscConfig+0x274>)
 8002f54:	2201      	movs	r2, #1
 8002f56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f58:	f7ff fb7e 	bl	8002658 <HAL_GetTick>
 8002f5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f5e:	e008      	b.n	8002f72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f60:	f7ff fb7a 	bl	8002658 <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d901      	bls.n	8002f72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	e160      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f72:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa8 <HAL_RCC_OscConfig+0x26c>)
 8002f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d0f0      	beq.n	8002f60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002f7e:	2001      	movs	r0, #1
 8002f80:	f000 face 	bl	8003520 <RCC_Delay>
 8002f84:	e01c      	b.n	8002fc0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f86:	4b0a      	ldr	r3, [pc, #40]	@ (8002fb0 <HAL_RCC_OscConfig+0x274>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f8c:	f7ff fb64 	bl	8002658 <HAL_GetTick>
 8002f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f92:	e00f      	b.n	8002fb4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f94:	f7ff fb60 	bl	8002658 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d908      	bls.n	8002fb4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e146      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
 8002fa6:	bf00      	nop
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	42420000 	.word	0x42420000
 8002fb0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fb4:	4b92      	ldr	r3, [pc, #584]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d1e9      	bne.n	8002f94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0304 	and.w	r3, r3, #4
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	f000 80a6 	beq.w	800311a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fd2:	4b8b      	ldr	r3, [pc, #556]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8002fd4:	69db      	ldr	r3, [r3, #28]
 8002fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d10d      	bne.n	8002ffa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fde:	4b88      	ldr	r3, [pc, #544]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8002fe0:	69db      	ldr	r3, [r3, #28]
 8002fe2:	4a87      	ldr	r2, [pc, #540]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8002fe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fe8:	61d3      	str	r3, [r2, #28]
 8002fea:	4b85      	ldr	r3, [pc, #532]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8002fec:	69db      	ldr	r3, [r3, #28]
 8002fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ff2:	60bb      	str	r3, [r7, #8]
 8002ff4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ffa:	4b82      	ldr	r3, [pc, #520]	@ (8003204 <HAL_RCC_OscConfig+0x4c8>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003002:	2b00      	cmp	r3, #0
 8003004:	d118      	bne.n	8003038 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003006:	4b7f      	ldr	r3, [pc, #508]	@ (8003204 <HAL_RCC_OscConfig+0x4c8>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a7e      	ldr	r2, [pc, #504]	@ (8003204 <HAL_RCC_OscConfig+0x4c8>)
 800300c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003010:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003012:	f7ff fb21 	bl	8002658 <HAL_GetTick>
 8003016:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003018:	e008      	b.n	800302c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800301a:	f7ff fb1d 	bl	8002658 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	2b64      	cmp	r3, #100	@ 0x64
 8003026:	d901      	bls.n	800302c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003028:	2303      	movs	r3, #3
 800302a:	e103      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800302c:	4b75      	ldr	r3, [pc, #468]	@ (8003204 <HAL_RCC_OscConfig+0x4c8>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003034:	2b00      	cmp	r3, #0
 8003036:	d0f0      	beq.n	800301a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d106      	bne.n	800304e <HAL_RCC_OscConfig+0x312>
 8003040:	4b6f      	ldr	r3, [pc, #444]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003042:	6a1b      	ldr	r3, [r3, #32]
 8003044:	4a6e      	ldr	r2, [pc, #440]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003046:	f043 0301 	orr.w	r3, r3, #1
 800304a:	6213      	str	r3, [r2, #32]
 800304c:	e02d      	b.n	80030aa <HAL_RCC_OscConfig+0x36e>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d10c      	bne.n	8003070 <HAL_RCC_OscConfig+0x334>
 8003056:	4b6a      	ldr	r3, [pc, #424]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003058:	6a1b      	ldr	r3, [r3, #32]
 800305a:	4a69      	ldr	r2, [pc, #420]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 800305c:	f023 0301 	bic.w	r3, r3, #1
 8003060:	6213      	str	r3, [r2, #32]
 8003062:	4b67      	ldr	r3, [pc, #412]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003064:	6a1b      	ldr	r3, [r3, #32]
 8003066:	4a66      	ldr	r2, [pc, #408]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003068:	f023 0304 	bic.w	r3, r3, #4
 800306c:	6213      	str	r3, [r2, #32]
 800306e:	e01c      	b.n	80030aa <HAL_RCC_OscConfig+0x36e>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	2b05      	cmp	r3, #5
 8003076:	d10c      	bne.n	8003092 <HAL_RCC_OscConfig+0x356>
 8003078:	4b61      	ldr	r3, [pc, #388]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 800307a:	6a1b      	ldr	r3, [r3, #32]
 800307c:	4a60      	ldr	r2, [pc, #384]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 800307e:	f043 0304 	orr.w	r3, r3, #4
 8003082:	6213      	str	r3, [r2, #32]
 8003084:	4b5e      	ldr	r3, [pc, #376]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003086:	6a1b      	ldr	r3, [r3, #32]
 8003088:	4a5d      	ldr	r2, [pc, #372]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 800308a:	f043 0301 	orr.w	r3, r3, #1
 800308e:	6213      	str	r3, [r2, #32]
 8003090:	e00b      	b.n	80030aa <HAL_RCC_OscConfig+0x36e>
 8003092:	4b5b      	ldr	r3, [pc, #364]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003094:	6a1b      	ldr	r3, [r3, #32]
 8003096:	4a5a      	ldr	r2, [pc, #360]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003098:	f023 0301 	bic.w	r3, r3, #1
 800309c:	6213      	str	r3, [r2, #32]
 800309e:	4b58      	ldr	r3, [pc, #352]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	4a57      	ldr	r2, [pc, #348]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 80030a4:	f023 0304 	bic.w	r3, r3, #4
 80030a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	68db      	ldr	r3, [r3, #12]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d015      	beq.n	80030de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030b2:	f7ff fad1 	bl	8002658 <HAL_GetTick>
 80030b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030b8:	e00a      	b.n	80030d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ba:	f7ff facd 	bl	8002658 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d901      	bls.n	80030d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e0b1      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030d0:	4b4b      	ldr	r3, [pc, #300]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 80030d2:	6a1b      	ldr	r3, [r3, #32]
 80030d4:	f003 0302 	and.w	r3, r3, #2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d0ee      	beq.n	80030ba <HAL_RCC_OscConfig+0x37e>
 80030dc:	e014      	b.n	8003108 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030de:	f7ff fabb 	bl	8002658 <HAL_GetTick>
 80030e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030e4:	e00a      	b.n	80030fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030e6:	f7ff fab7 	bl	8002658 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d901      	bls.n	80030fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80030f8:	2303      	movs	r3, #3
 80030fa:	e09b      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030fc:	4b40      	ldr	r3, [pc, #256]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 80030fe:	6a1b      	ldr	r3, [r3, #32]
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d1ee      	bne.n	80030e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003108:	7dfb      	ldrb	r3, [r7, #23]
 800310a:	2b01      	cmp	r3, #1
 800310c:	d105      	bne.n	800311a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800310e:	4b3c      	ldr	r3, [pc, #240]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003110:	69db      	ldr	r3, [r3, #28]
 8003112:	4a3b      	ldr	r2, [pc, #236]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003114:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003118:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	69db      	ldr	r3, [r3, #28]
 800311e:	2b00      	cmp	r3, #0
 8003120:	f000 8087 	beq.w	8003232 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003124:	4b36      	ldr	r3, [pc, #216]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f003 030c 	and.w	r3, r3, #12
 800312c:	2b08      	cmp	r3, #8
 800312e:	d061      	beq.n	80031f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	69db      	ldr	r3, [r3, #28]
 8003134:	2b02      	cmp	r3, #2
 8003136:	d146      	bne.n	80031c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003138:	4b33      	ldr	r3, [pc, #204]	@ (8003208 <HAL_RCC_OscConfig+0x4cc>)
 800313a:	2200      	movs	r2, #0
 800313c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800313e:	f7ff fa8b 	bl	8002658 <HAL_GetTick>
 8003142:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003144:	e008      	b.n	8003158 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003146:	f7ff fa87 	bl	8002658 <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d901      	bls.n	8003158 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e06d      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003158:	4b29      	ldr	r3, [pc, #164]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d1f0      	bne.n	8003146 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6a1b      	ldr	r3, [r3, #32]
 8003168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800316c:	d108      	bne.n	8003180 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800316e:	4b24      	ldr	r3, [pc, #144]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	4921      	ldr	r1, [pc, #132]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 800317c:	4313      	orrs	r3, r2
 800317e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003180:	4b1f      	ldr	r3, [pc, #124]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a19      	ldr	r1, [r3, #32]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003190:	430b      	orrs	r3, r1
 8003192:	491b      	ldr	r1, [pc, #108]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 8003194:	4313      	orrs	r3, r2
 8003196:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003198:	4b1b      	ldr	r3, [pc, #108]	@ (8003208 <HAL_RCC_OscConfig+0x4cc>)
 800319a:	2201      	movs	r2, #1
 800319c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319e:	f7ff fa5b 	bl	8002658 <HAL_GetTick>
 80031a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031a4:	e008      	b.n	80031b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a6:	f7ff fa57 	bl	8002658 <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d901      	bls.n	80031b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80031b4:	2303      	movs	r3, #3
 80031b6:	e03d      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031b8:	4b11      	ldr	r3, [pc, #68]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d0f0      	beq.n	80031a6 <HAL_RCC_OscConfig+0x46a>
 80031c4:	e035      	b.n	8003232 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031c6:	4b10      	ldr	r3, [pc, #64]	@ (8003208 <HAL_RCC_OscConfig+0x4cc>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031cc:	f7ff fa44 	bl	8002658 <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031d2:	e008      	b.n	80031e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031d4:	f7ff fa40 	bl	8002658 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e026      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031e6:	4b06      	ldr	r3, [pc, #24]	@ (8003200 <HAL_RCC_OscConfig+0x4c4>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d1f0      	bne.n	80031d4 <HAL_RCC_OscConfig+0x498>
 80031f2:	e01e      	b.n	8003232 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	69db      	ldr	r3, [r3, #28]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d107      	bne.n	800320c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e019      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
 8003200:	40021000 	.word	0x40021000
 8003204:	40007000 	.word	0x40007000
 8003208:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800320c:	4b0b      	ldr	r3, [pc, #44]	@ (800323c <HAL_RCC_OscConfig+0x500>)
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	429a      	cmp	r2, r3
 800321e:	d106      	bne.n	800322e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800322a:	429a      	cmp	r2, r3
 800322c:	d001      	beq.n	8003232 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e000      	b.n	8003234 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	3718      	adds	r7, #24
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	40021000 	.word	0x40021000

08003240 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d101      	bne.n	8003254 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e0d0      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003254:	4b6a      	ldr	r3, [pc, #424]	@ (8003400 <HAL_RCC_ClockConfig+0x1c0>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	429a      	cmp	r2, r3
 8003260:	d910      	bls.n	8003284 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003262:	4b67      	ldr	r3, [pc, #412]	@ (8003400 <HAL_RCC_ClockConfig+0x1c0>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f023 0207 	bic.w	r2, r3, #7
 800326a:	4965      	ldr	r1, [pc, #404]	@ (8003400 <HAL_RCC_ClockConfig+0x1c0>)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	4313      	orrs	r3, r2
 8003270:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003272:	4b63      	ldr	r3, [pc, #396]	@ (8003400 <HAL_RCC_ClockConfig+0x1c0>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	683a      	ldr	r2, [r7, #0]
 800327c:	429a      	cmp	r2, r3
 800327e:	d001      	beq.n	8003284 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e0b8      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d020      	beq.n	80032d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b00      	cmp	r3, #0
 800329a:	d005      	beq.n	80032a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800329c:	4b59      	ldr	r3, [pc, #356]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	4a58      	ldr	r2, [pc, #352]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 80032a2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80032a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0308 	and.w	r3, r3, #8
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d005      	beq.n	80032c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032b4:	4b53      	ldr	r3, [pc, #332]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	4a52      	ldr	r2, [pc, #328]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 80032ba:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80032be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032c0:	4b50      	ldr	r3, [pc, #320]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	494d      	ldr	r1, [pc, #308]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d040      	beq.n	8003360 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d107      	bne.n	80032f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032e6:	4b47      	ldr	r3, [pc, #284]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d115      	bne.n	800331e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e07f      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d107      	bne.n	800330e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032fe:	4b41      	ldr	r3, [pc, #260]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d109      	bne.n	800331e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e073      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800330e:	4b3d      	ldr	r3, [pc, #244]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e06b      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800331e:	4b39      	ldr	r3, [pc, #228]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	f023 0203 	bic.w	r2, r3, #3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	4936      	ldr	r1, [pc, #216]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 800332c:	4313      	orrs	r3, r2
 800332e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003330:	f7ff f992 	bl	8002658 <HAL_GetTick>
 8003334:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003336:	e00a      	b.n	800334e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003338:	f7ff f98e 	bl	8002658 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003346:	4293      	cmp	r3, r2
 8003348:	d901      	bls.n	800334e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e053      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800334e:	4b2d      	ldr	r3, [pc, #180]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f003 020c 	and.w	r2, r3, #12
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	429a      	cmp	r2, r3
 800335e:	d1eb      	bne.n	8003338 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003360:	4b27      	ldr	r3, [pc, #156]	@ (8003400 <HAL_RCC_ClockConfig+0x1c0>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0307 	and.w	r3, r3, #7
 8003368:	683a      	ldr	r2, [r7, #0]
 800336a:	429a      	cmp	r2, r3
 800336c:	d210      	bcs.n	8003390 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336e:	4b24      	ldr	r3, [pc, #144]	@ (8003400 <HAL_RCC_ClockConfig+0x1c0>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f023 0207 	bic.w	r2, r3, #7
 8003376:	4922      	ldr	r1, [pc, #136]	@ (8003400 <HAL_RCC_ClockConfig+0x1c0>)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	4313      	orrs	r3, r2
 800337c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800337e:	4b20      	ldr	r3, [pc, #128]	@ (8003400 <HAL_RCC_ClockConfig+0x1c0>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0307 	and.w	r3, r3, #7
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	429a      	cmp	r2, r3
 800338a:	d001      	beq.n	8003390 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e032      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0304 	and.w	r3, r3, #4
 8003398:	2b00      	cmp	r3, #0
 800339a:	d008      	beq.n	80033ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800339c:	4b19      	ldr	r3, [pc, #100]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	4916      	ldr	r1, [pc, #88]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0308 	and.w	r3, r3, #8
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d009      	beq.n	80033ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80033ba:	4b12      	ldr	r3, [pc, #72]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	00db      	lsls	r3, r3, #3
 80033c8:	490e      	ldr	r1, [pc, #56]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80033ce:	f000 f821 	bl	8003414 <HAL_RCC_GetSysClockFreq>
 80033d2:	4602      	mov	r2, r0
 80033d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003404 <HAL_RCC_ClockConfig+0x1c4>)
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	091b      	lsrs	r3, r3, #4
 80033da:	f003 030f 	and.w	r3, r3, #15
 80033de:	490a      	ldr	r1, [pc, #40]	@ (8003408 <HAL_RCC_ClockConfig+0x1c8>)
 80033e0:	5ccb      	ldrb	r3, [r1, r3]
 80033e2:	fa22 f303 	lsr.w	r3, r2, r3
 80033e6:	4a09      	ldr	r2, [pc, #36]	@ (800340c <HAL_RCC_ClockConfig+0x1cc>)
 80033e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80033ea:	4b09      	ldr	r3, [pc, #36]	@ (8003410 <HAL_RCC_ClockConfig+0x1d0>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7ff f8f0 	bl	80025d4 <HAL_InitTick>

  return HAL_OK;
 80033f4:	2300      	movs	r3, #0
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3710      	adds	r7, #16
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	40022000 	.word	0x40022000
 8003404:	40021000 	.word	0x40021000
 8003408:	08005524 	.word	0x08005524
 800340c:	20000000 	.word	0x20000000
 8003410:	20000004 	.word	0x20000004

08003414 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003414:	b480      	push	{r7}
 8003416:	b087      	sub	sp, #28
 8003418:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800341a:	2300      	movs	r3, #0
 800341c:	60fb      	str	r3, [r7, #12]
 800341e:	2300      	movs	r3, #0
 8003420:	60bb      	str	r3, [r7, #8]
 8003422:	2300      	movs	r3, #0
 8003424:	617b      	str	r3, [r7, #20]
 8003426:	2300      	movs	r3, #0
 8003428:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800342a:	2300      	movs	r3, #0
 800342c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800342e:	4b1e      	ldr	r3, [pc, #120]	@ (80034a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f003 030c 	and.w	r3, r3, #12
 800343a:	2b04      	cmp	r3, #4
 800343c:	d002      	beq.n	8003444 <HAL_RCC_GetSysClockFreq+0x30>
 800343e:	2b08      	cmp	r3, #8
 8003440:	d003      	beq.n	800344a <HAL_RCC_GetSysClockFreq+0x36>
 8003442:	e027      	b.n	8003494 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003444:	4b19      	ldr	r3, [pc, #100]	@ (80034ac <HAL_RCC_GetSysClockFreq+0x98>)
 8003446:	613b      	str	r3, [r7, #16]
      break;
 8003448:	e027      	b.n	800349a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	0c9b      	lsrs	r3, r3, #18
 800344e:	f003 030f 	and.w	r3, r3, #15
 8003452:	4a17      	ldr	r2, [pc, #92]	@ (80034b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003454:	5cd3      	ldrb	r3, [r2, r3]
 8003456:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d010      	beq.n	8003484 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003462:	4b11      	ldr	r3, [pc, #68]	@ (80034a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	0c5b      	lsrs	r3, r3, #17
 8003468:	f003 0301 	and.w	r3, r3, #1
 800346c:	4a11      	ldr	r2, [pc, #68]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800346e:	5cd3      	ldrb	r3, [r2, r3]
 8003470:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4a0d      	ldr	r2, [pc, #52]	@ (80034ac <HAL_RCC_GetSysClockFreq+0x98>)
 8003476:	fb03 f202 	mul.w	r2, r3, r2
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003480:	617b      	str	r3, [r7, #20]
 8003482:	e004      	b.n	800348e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	4a0c      	ldr	r2, [pc, #48]	@ (80034b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003488:	fb02 f303 	mul.w	r3, r2, r3
 800348c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	613b      	str	r3, [r7, #16]
      break;
 8003492:	e002      	b.n	800349a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003494:	4b05      	ldr	r3, [pc, #20]	@ (80034ac <HAL_RCC_GetSysClockFreq+0x98>)
 8003496:	613b      	str	r3, [r7, #16]
      break;
 8003498:	bf00      	nop
    }
  }
  return sysclockfreq;
 800349a:	693b      	ldr	r3, [r7, #16]
}
 800349c:	4618      	mov	r0, r3
 800349e:	371c      	adds	r7, #28
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bc80      	pop	{r7}
 80034a4:	4770      	bx	lr
 80034a6:	bf00      	nop
 80034a8:	40021000 	.word	0x40021000
 80034ac:	007a1200 	.word	0x007a1200
 80034b0:	0800553c 	.word	0x0800553c
 80034b4:	0800554c 	.word	0x0800554c
 80034b8:	003d0900 	.word	0x003d0900

080034bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034c0:	4b02      	ldr	r3, [pc, #8]	@ (80034cc <HAL_RCC_GetHCLKFreq+0x10>)
 80034c2:	681b      	ldr	r3, [r3, #0]
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bc80      	pop	{r7}
 80034ca:	4770      	bx	lr
 80034cc:	20000000 	.word	0x20000000

080034d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034d4:	f7ff fff2 	bl	80034bc <HAL_RCC_GetHCLKFreq>
 80034d8:	4602      	mov	r2, r0
 80034da:	4b05      	ldr	r3, [pc, #20]	@ (80034f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	0a1b      	lsrs	r3, r3, #8
 80034e0:	f003 0307 	and.w	r3, r3, #7
 80034e4:	4903      	ldr	r1, [pc, #12]	@ (80034f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034e6:	5ccb      	ldrb	r3, [r1, r3]
 80034e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	40021000 	.word	0x40021000
 80034f4:	08005534 	.word	0x08005534

080034f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034fc:	f7ff ffde 	bl	80034bc <HAL_RCC_GetHCLKFreq>
 8003500:	4602      	mov	r2, r0
 8003502:	4b05      	ldr	r3, [pc, #20]	@ (8003518 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	0adb      	lsrs	r3, r3, #11
 8003508:	f003 0307 	and.w	r3, r3, #7
 800350c:	4903      	ldr	r1, [pc, #12]	@ (800351c <HAL_RCC_GetPCLK2Freq+0x24>)
 800350e:	5ccb      	ldrb	r3, [r1, r3]
 8003510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003514:	4618      	mov	r0, r3
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40021000 	.word	0x40021000
 800351c:	08005534 	.word	0x08005534

08003520 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003528:	4b0a      	ldr	r3, [pc, #40]	@ (8003554 <RCC_Delay+0x34>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a0a      	ldr	r2, [pc, #40]	@ (8003558 <RCC_Delay+0x38>)
 800352e:	fba2 2303 	umull	r2, r3, r2, r3
 8003532:	0a5b      	lsrs	r3, r3, #9
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	fb02 f303 	mul.w	r3, r2, r3
 800353a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800353c:	bf00      	nop
  }
  while (Delay --);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	1e5a      	subs	r2, r3, #1
 8003542:	60fa      	str	r2, [r7, #12]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1f9      	bne.n	800353c <RCC_Delay+0x1c>
}
 8003548:	bf00      	nop
 800354a:	bf00      	nop
 800354c:	3714      	adds	r7, #20
 800354e:	46bd      	mov	sp, r7
 8003550:	bc80      	pop	{r7}
 8003552:	4770      	bx	lr
 8003554:	20000000 	.word	0x20000000
 8003558:	10624dd3 	.word	0x10624dd3

0800355c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e041      	b.n	80035f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b00      	cmp	r3, #0
 8003578:	d106      	bne.n	8003588 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f7fe fe90 	bl	80022a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2202      	movs	r2, #2
 800358c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	3304      	adds	r3, #4
 8003598:	4619      	mov	r1, r3
 800359a:	4610      	mov	r0, r2
 800359c:	f000 fd92 	bl	80040c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3708      	adds	r7, #8
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
	...

080035fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b085      	sub	sp, #20
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800360a:	b2db      	uxtb	r3, r3
 800360c:	2b01      	cmp	r3, #1
 800360e:	d001      	beq.n	8003614 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e032      	b.n	800367a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2202      	movs	r2, #2
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a18      	ldr	r2, [pc, #96]	@ (8003684 <HAL_TIM_Base_Start+0x88>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d00e      	beq.n	8003644 <HAL_TIM_Base_Start+0x48>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800362e:	d009      	beq.n	8003644 <HAL_TIM_Base_Start+0x48>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a14      	ldr	r2, [pc, #80]	@ (8003688 <HAL_TIM_Base_Start+0x8c>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d004      	beq.n	8003644 <HAL_TIM_Base_Start+0x48>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a13      	ldr	r2, [pc, #76]	@ (800368c <HAL_TIM_Base_Start+0x90>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d111      	bne.n	8003668 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 0307 	and.w	r3, r3, #7
 800364e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2b06      	cmp	r3, #6
 8003654:	d010      	beq.n	8003678 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f042 0201 	orr.w	r2, r2, #1
 8003664:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003666:	e007      	b.n	8003678 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f042 0201 	orr.w	r2, r2, #1
 8003676:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3714      	adds	r7, #20
 800367e:	46bd      	mov	sp, r7
 8003680:	bc80      	pop	{r7}
 8003682:	4770      	bx	lr
 8003684:	40012c00 	.word	0x40012c00
 8003688:	40000400 	.word	0x40000400
 800368c:	40000800 	.word	0x40000800

08003690 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d001      	beq.n	80036a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e03a      	b.n	800371e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2202      	movs	r2, #2
 80036ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68da      	ldr	r2, [r3, #12]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f042 0201 	orr.w	r2, r2, #1
 80036be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a18      	ldr	r2, [pc, #96]	@ (8003728 <HAL_TIM_Base_Start_IT+0x98>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d00e      	beq.n	80036e8 <HAL_TIM_Base_Start_IT+0x58>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036d2:	d009      	beq.n	80036e8 <HAL_TIM_Base_Start_IT+0x58>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a14      	ldr	r2, [pc, #80]	@ (800372c <HAL_TIM_Base_Start_IT+0x9c>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d004      	beq.n	80036e8 <HAL_TIM_Base_Start_IT+0x58>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a13      	ldr	r2, [pc, #76]	@ (8003730 <HAL_TIM_Base_Start_IT+0xa0>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d111      	bne.n	800370c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f003 0307 	and.w	r3, r3, #7
 80036f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2b06      	cmp	r3, #6
 80036f8:	d010      	beq.n	800371c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f042 0201 	orr.w	r2, r2, #1
 8003708:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800370a:	e007      	b.n	800371c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f042 0201 	orr.w	r2, r2, #1
 800371a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800371c:	2300      	movs	r3, #0
}
 800371e:	4618      	mov	r0, r3
 8003720:	3714      	adds	r7, #20
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr
 8003728:	40012c00 	.word	0x40012c00
 800372c:	40000400 	.word	0x40000400
 8003730:	40000800 	.word	0x40000800

08003734 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d101      	bne.n	8003746 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e041      	b.n	80037ca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800374c:	b2db      	uxtb	r3, r3
 800374e:	2b00      	cmp	r3, #0
 8003750:	d106      	bne.n	8003760 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 f839 	bl	80037d2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2202      	movs	r2, #2
 8003764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	3304      	adds	r3, #4
 8003770:	4619      	mov	r1, r3
 8003772:	4610      	mov	r0, r2
 8003774:	f000 fca6 	bl	80040c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80037d2:	b480      	push	{r7}
 80037d4:	b083      	sub	sp, #12
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	bc80      	pop	{r7}
 80037e2:	4770      	bx	lr

080037e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d109      	bne.n	8003808 <HAL_TIM_PWM_Start+0x24>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	bf14      	ite	ne
 8003800:	2301      	movne	r3, #1
 8003802:	2300      	moveq	r3, #0
 8003804:	b2db      	uxtb	r3, r3
 8003806:	e022      	b.n	800384e <HAL_TIM_PWM_Start+0x6a>
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	2b04      	cmp	r3, #4
 800380c:	d109      	bne.n	8003822 <HAL_TIM_PWM_Start+0x3e>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b01      	cmp	r3, #1
 8003818:	bf14      	ite	ne
 800381a:	2301      	movne	r3, #1
 800381c:	2300      	moveq	r3, #0
 800381e:	b2db      	uxtb	r3, r3
 8003820:	e015      	b.n	800384e <HAL_TIM_PWM_Start+0x6a>
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	2b08      	cmp	r3, #8
 8003826:	d109      	bne.n	800383c <HAL_TIM_PWM_Start+0x58>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800382e:	b2db      	uxtb	r3, r3
 8003830:	2b01      	cmp	r3, #1
 8003832:	bf14      	ite	ne
 8003834:	2301      	movne	r3, #1
 8003836:	2300      	moveq	r3, #0
 8003838:	b2db      	uxtb	r3, r3
 800383a:	e008      	b.n	800384e <HAL_TIM_PWM_Start+0x6a>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003842:	b2db      	uxtb	r3, r3
 8003844:	2b01      	cmp	r3, #1
 8003846:	bf14      	ite	ne
 8003848:	2301      	movne	r3, #1
 800384a:	2300      	moveq	r3, #0
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e05e      	b.n	8003914 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d104      	bne.n	8003866 <HAL_TIM_PWM_Start+0x82>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2202      	movs	r2, #2
 8003860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003864:	e013      	b.n	800388e <HAL_TIM_PWM_Start+0xaa>
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	2b04      	cmp	r3, #4
 800386a:	d104      	bne.n	8003876 <HAL_TIM_PWM_Start+0x92>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2202      	movs	r2, #2
 8003870:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003874:	e00b      	b.n	800388e <HAL_TIM_PWM_Start+0xaa>
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	2b08      	cmp	r3, #8
 800387a:	d104      	bne.n	8003886 <HAL_TIM_PWM_Start+0xa2>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2202      	movs	r2, #2
 8003880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003884:	e003      	b.n	800388e <HAL_TIM_PWM_Start+0xaa>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2202      	movs	r2, #2
 800388a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2201      	movs	r2, #1
 8003894:	6839      	ldr	r1, [r7, #0]
 8003896:	4618      	mov	r0, r3
 8003898:	f000 fea0 	bl	80045dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a1e      	ldr	r2, [pc, #120]	@ (800391c <HAL_TIM_PWM_Start+0x138>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d107      	bne.n	80038b6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038b4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a18      	ldr	r2, [pc, #96]	@ (800391c <HAL_TIM_PWM_Start+0x138>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d00e      	beq.n	80038de <HAL_TIM_PWM_Start+0xfa>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038c8:	d009      	beq.n	80038de <HAL_TIM_PWM_Start+0xfa>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a14      	ldr	r2, [pc, #80]	@ (8003920 <HAL_TIM_PWM_Start+0x13c>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d004      	beq.n	80038de <HAL_TIM_PWM_Start+0xfa>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a12      	ldr	r2, [pc, #72]	@ (8003924 <HAL_TIM_PWM_Start+0x140>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d111      	bne.n	8003902 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f003 0307 	and.w	r3, r3, #7
 80038e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2b06      	cmp	r3, #6
 80038ee:	d010      	beq.n	8003912 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f042 0201 	orr.w	r2, r2, #1
 80038fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003900:	e007      	b.n	8003912 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f042 0201 	orr.w	r2, r2, #1
 8003910:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	3710      	adds	r7, #16
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	40012c00 	.word	0x40012c00
 8003920:	40000400 	.word	0x40000400
 8003924:	40000800 	.word	0x40000800

08003928 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b086      	sub	sp, #24
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d101      	bne.n	800393c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e093      	b.n	8003a64 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b00      	cmp	r3, #0
 8003946:	d106      	bne.n	8003956 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f7fe fcf5 	bl	8002340 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2202      	movs	r2, #2
 800395a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	6812      	ldr	r2, [r2, #0]
 8003968:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800396c:	f023 0307 	bic.w	r3, r3, #7
 8003970:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	3304      	adds	r3, #4
 800397a:	4619      	mov	r1, r3
 800397c:	4610      	mov	r0, r2
 800397e:	f000 fba1 	bl	80040c4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	699b      	ldr	r3, [r3, #24]
 8003990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	6a1b      	ldr	r3, [r3, #32]
 8003998:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	697a      	ldr	r2, [r7, #20]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039aa:	f023 0303 	bic.w	r3, r3, #3
 80039ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	689a      	ldr	r2, [r3, #8]
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	021b      	lsls	r3, r3, #8
 80039ba:	4313      	orrs	r3, r2
 80039bc:	693a      	ldr	r2, [r7, #16]
 80039be:	4313      	orrs	r3, r2
 80039c0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80039c8:	f023 030c 	bic.w	r3, r3, #12
 80039cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80039d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	68da      	ldr	r2, [r3, #12]
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	69db      	ldr	r3, [r3, #28]
 80039e2:	021b      	lsls	r3, r3, #8
 80039e4:	4313      	orrs	r3, r2
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	011a      	lsls	r2, r3, #4
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	6a1b      	ldr	r3, [r3, #32]
 80039f6:	031b      	lsls	r3, r3, #12
 80039f8:	4313      	orrs	r3, r2
 80039fa:	693a      	ldr	r2, [r7, #16]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003a06:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	695b      	ldr	r3, [r3, #20]
 8003a10:	011b      	lsls	r3, r3, #4
 8003a12:	4313      	orrs	r3, r2
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	697a      	ldr	r2, [r7, #20]
 8003a20:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	693a      	ldr	r2, [r7, #16]
 8003a28:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2201      	movs	r2, #1
 8003a36:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2201      	movs	r2, #1
 8003a46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2201      	movs	r2, #1
 8003a56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a62:	2300      	movs	r3, #0
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3718      	adds	r7, #24
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a7c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003a84:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a8c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003a94:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d110      	bne.n	8003abe <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a9c:	7bfb      	ldrb	r3, [r7, #15]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d102      	bne.n	8003aa8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003aa2:	7b7b      	ldrb	r3, [r7, #13]
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d001      	beq.n	8003aac <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e069      	b.n	8003b80 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2202      	movs	r2, #2
 8003ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2202      	movs	r2, #2
 8003ab8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003abc:	e031      	b.n	8003b22 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	2b04      	cmp	r3, #4
 8003ac2:	d110      	bne.n	8003ae6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ac4:	7bbb      	ldrb	r3, [r7, #14]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d102      	bne.n	8003ad0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003aca:	7b3b      	ldrb	r3, [r7, #12]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d001      	beq.n	8003ad4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e055      	b.n	8003b80 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2202      	movs	r2, #2
 8003ad8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2202      	movs	r2, #2
 8003ae0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ae4:	e01d      	b.n	8003b22 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ae6:	7bfb      	ldrb	r3, [r7, #15]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d108      	bne.n	8003afe <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003aec:	7bbb      	ldrb	r3, [r7, #14]
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d105      	bne.n	8003afe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003af2:	7b7b      	ldrb	r3, [r7, #13]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d102      	bne.n	8003afe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003af8:	7b3b      	ldrb	r3, [r7, #12]
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d001      	beq.n	8003b02 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e03e      	b.n	8003b80 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2202      	movs	r2, #2
 8003b06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2202      	movs	r2, #2
 8003b0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2202      	movs	r2, #2
 8003b16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2202      	movs	r2, #2
 8003b1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d003      	beq.n	8003b30 <HAL_TIM_Encoder_Start+0xc4>
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d008      	beq.n	8003b40 <HAL_TIM_Encoder_Start+0xd4>
 8003b2e:	e00f      	b.n	8003b50 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2201      	movs	r2, #1
 8003b36:	2100      	movs	r1, #0
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f000 fd4f 	bl	80045dc <TIM_CCxChannelCmd>
      break;
 8003b3e:	e016      	b.n	8003b6e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2201      	movs	r2, #1
 8003b46:	2104      	movs	r1, #4
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 fd47 	bl	80045dc <TIM_CCxChannelCmd>
      break;
 8003b4e:	e00e      	b.n	8003b6e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2201      	movs	r2, #1
 8003b56:	2100      	movs	r1, #0
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f000 fd3f 	bl	80045dc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2201      	movs	r2, #1
 8003b64:	2104      	movs	r1, #4
 8003b66:	4618      	mov	r0, r3
 8003b68:	f000 fd38 	bl	80045dc <TIM_CCxChannelCmd>
      break;
 8003b6c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f042 0201 	orr.w	r2, r2, #1
 8003b7c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3710      	adds	r7, #16
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d020      	beq.n	8003bec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d01b      	beq.n	8003bec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f06f 0202 	mvn.w	r2, #2
 8003bbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	f003 0303 	and.w	r3, r3, #3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 fa5a 	bl	800408c <HAL_TIM_IC_CaptureCallback>
 8003bd8:	e005      	b.n	8003be6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 fa4d 	bl	800407a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 fa5c 	bl	800409e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	f003 0304 	and.w	r3, r3, #4
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d020      	beq.n	8003c38 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f003 0304 	and.w	r3, r3, #4
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d01b      	beq.n	8003c38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f06f 0204 	mvn.w	r2, #4
 8003c08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2202      	movs	r2, #2
 8003c0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f000 fa34 	bl	800408c <HAL_TIM_IC_CaptureCallback>
 8003c24:	e005      	b.n	8003c32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 fa27 	bl	800407a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 fa36 	bl	800409e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	f003 0308 	and.w	r3, r3, #8
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d020      	beq.n	8003c84 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f003 0308 	and.w	r3, r3, #8
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d01b      	beq.n	8003c84 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f06f 0208 	mvn.w	r2, #8
 8003c54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2204      	movs	r2, #4
 8003c5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	69db      	ldr	r3, [r3, #28]
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d003      	beq.n	8003c72 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 fa0e 	bl	800408c <HAL_TIM_IC_CaptureCallback>
 8003c70:	e005      	b.n	8003c7e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 fa01 	bl	800407a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 fa10 	bl	800409e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	f003 0310 	and.w	r3, r3, #16
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d020      	beq.n	8003cd0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f003 0310 	and.w	r3, r3, #16
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d01b      	beq.n	8003cd0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f06f 0210 	mvn.w	r2, #16
 8003ca0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2208      	movs	r2, #8
 8003ca6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d003      	beq.n	8003cbe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f9e8 	bl	800408c <HAL_TIM_IC_CaptureCallback>
 8003cbc:	e005      	b.n	8003cca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f000 f9db 	bl	800407a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f000 f9ea 	bl	800409e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00c      	beq.n	8003cf4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d007      	beq.n	8003cf4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f06f 0201 	mvn.w	r2, #1
 8003cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f7fd ff50 	bl	8001b94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00c      	beq.n	8003d18 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d007      	beq.n	8003d18 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 fd3e 	bl	8004794 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00c      	beq.n	8003d3c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d007      	beq.n	8003d3c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 f9ba 	bl	80040b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	f003 0320 	and.w	r3, r3, #32
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00c      	beq.n	8003d60 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f003 0320 	and.w	r3, r3, #32
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d007      	beq.n	8003d60 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f06f 0220 	mvn.w	r2, #32
 8003d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 fd11 	bl	8004782 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d60:	bf00      	nop
 8003d62:	3710      	adds	r7, #16
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b086      	sub	sp, #24
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	60b9      	str	r1, [r7, #8]
 8003d72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d74:	2300      	movs	r3, #0
 8003d76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d101      	bne.n	8003d86 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003d82:	2302      	movs	r3, #2
 8003d84:	e0ae      	b.n	8003ee4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2b0c      	cmp	r3, #12
 8003d92:	f200 809f 	bhi.w	8003ed4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003d96:	a201      	add	r2, pc, #4	@ (adr r2, 8003d9c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d9c:	08003dd1 	.word	0x08003dd1
 8003da0:	08003ed5 	.word	0x08003ed5
 8003da4:	08003ed5 	.word	0x08003ed5
 8003da8:	08003ed5 	.word	0x08003ed5
 8003dac:	08003e11 	.word	0x08003e11
 8003db0:	08003ed5 	.word	0x08003ed5
 8003db4:	08003ed5 	.word	0x08003ed5
 8003db8:	08003ed5 	.word	0x08003ed5
 8003dbc:	08003e53 	.word	0x08003e53
 8003dc0:	08003ed5 	.word	0x08003ed5
 8003dc4:	08003ed5 	.word	0x08003ed5
 8003dc8:	08003ed5 	.word	0x08003ed5
 8003dcc:	08003e93 	.word	0x08003e93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68b9      	ldr	r1, [r7, #8]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f000 f9e2 	bl	80041a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	699a      	ldr	r2, [r3, #24]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0208 	orr.w	r2, r2, #8
 8003dea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	699a      	ldr	r2, [r3, #24]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f022 0204 	bic.w	r2, r2, #4
 8003dfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6999      	ldr	r1, [r3, #24]
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	691a      	ldr	r2, [r3, #16]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	619a      	str	r2, [r3, #24]
      break;
 8003e0e:	e064      	b.n	8003eda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68b9      	ldr	r1, [r7, #8]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 fa28 	bl	800426c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	699a      	ldr	r2, [r3, #24]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	699a      	ldr	r2, [r3, #24]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6999      	ldr	r1, [r3, #24]
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	021a      	lsls	r2, r3, #8
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	430a      	orrs	r2, r1
 8003e4e:	619a      	str	r2, [r3, #24]
      break;
 8003e50:	e043      	b.n	8003eda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68b9      	ldr	r1, [r7, #8]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f000 fa71 	bl	8004340 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	69da      	ldr	r2, [r3, #28]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f042 0208 	orr.w	r2, r2, #8
 8003e6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	69da      	ldr	r2, [r3, #28]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0204 	bic.w	r2, r2, #4
 8003e7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	69d9      	ldr	r1, [r3, #28]
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	691a      	ldr	r2, [r3, #16]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	61da      	str	r2, [r3, #28]
      break;
 8003e90:	e023      	b.n	8003eda <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68b9      	ldr	r1, [r7, #8]
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f000 fabb 	bl	8004414 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	69da      	ldr	r2, [r3, #28]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003eac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	69da      	ldr	r2, [r3, #28]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ebc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	69d9      	ldr	r1, [r3, #28]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	021a      	lsls	r2, r3, #8
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	61da      	str	r2, [r3, #28]
      break;
 8003ed2:	e002      	b.n	8003eda <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	75fb      	strb	r3, [r7, #23]
      break;
 8003ed8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003ee2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3718      	adds	r7, #24
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d101      	bne.n	8003f08 <HAL_TIM_ConfigClockSource+0x1c>
 8003f04:	2302      	movs	r3, #2
 8003f06:	e0b4      	b.n	8004072 <HAL_TIM_ConfigClockSource+0x186>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2202      	movs	r2, #2
 8003f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003f26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f2e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68ba      	ldr	r2, [r7, #8]
 8003f36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f40:	d03e      	beq.n	8003fc0 <HAL_TIM_ConfigClockSource+0xd4>
 8003f42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f46:	f200 8087 	bhi.w	8004058 <HAL_TIM_ConfigClockSource+0x16c>
 8003f4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f4e:	f000 8086 	beq.w	800405e <HAL_TIM_ConfigClockSource+0x172>
 8003f52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f56:	d87f      	bhi.n	8004058 <HAL_TIM_ConfigClockSource+0x16c>
 8003f58:	2b70      	cmp	r3, #112	@ 0x70
 8003f5a:	d01a      	beq.n	8003f92 <HAL_TIM_ConfigClockSource+0xa6>
 8003f5c:	2b70      	cmp	r3, #112	@ 0x70
 8003f5e:	d87b      	bhi.n	8004058 <HAL_TIM_ConfigClockSource+0x16c>
 8003f60:	2b60      	cmp	r3, #96	@ 0x60
 8003f62:	d050      	beq.n	8004006 <HAL_TIM_ConfigClockSource+0x11a>
 8003f64:	2b60      	cmp	r3, #96	@ 0x60
 8003f66:	d877      	bhi.n	8004058 <HAL_TIM_ConfigClockSource+0x16c>
 8003f68:	2b50      	cmp	r3, #80	@ 0x50
 8003f6a:	d03c      	beq.n	8003fe6 <HAL_TIM_ConfigClockSource+0xfa>
 8003f6c:	2b50      	cmp	r3, #80	@ 0x50
 8003f6e:	d873      	bhi.n	8004058 <HAL_TIM_ConfigClockSource+0x16c>
 8003f70:	2b40      	cmp	r3, #64	@ 0x40
 8003f72:	d058      	beq.n	8004026 <HAL_TIM_ConfigClockSource+0x13a>
 8003f74:	2b40      	cmp	r3, #64	@ 0x40
 8003f76:	d86f      	bhi.n	8004058 <HAL_TIM_ConfigClockSource+0x16c>
 8003f78:	2b30      	cmp	r3, #48	@ 0x30
 8003f7a:	d064      	beq.n	8004046 <HAL_TIM_ConfigClockSource+0x15a>
 8003f7c:	2b30      	cmp	r3, #48	@ 0x30
 8003f7e:	d86b      	bhi.n	8004058 <HAL_TIM_ConfigClockSource+0x16c>
 8003f80:	2b20      	cmp	r3, #32
 8003f82:	d060      	beq.n	8004046 <HAL_TIM_ConfigClockSource+0x15a>
 8003f84:	2b20      	cmp	r3, #32
 8003f86:	d867      	bhi.n	8004058 <HAL_TIM_ConfigClockSource+0x16c>
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d05c      	beq.n	8004046 <HAL_TIM_ConfigClockSource+0x15a>
 8003f8c:	2b10      	cmp	r3, #16
 8003f8e:	d05a      	beq.n	8004046 <HAL_TIM_ConfigClockSource+0x15a>
 8003f90:	e062      	b.n	8004058 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003fa2:	f000 fafc 	bl	800459e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003fb4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68ba      	ldr	r2, [r7, #8]
 8003fbc:	609a      	str	r2, [r3, #8]
      break;
 8003fbe:	e04f      	b.n	8004060 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003fd0:	f000 fae5 	bl	800459e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689a      	ldr	r2, [r3, #8]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003fe2:	609a      	str	r2, [r3, #8]
      break;
 8003fe4:	e03c      	b.n	8004060 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	f000 fa5c 	bl	80044b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2150      	movs	r1, #80	@ 0x50
 8003ffe:	4618      	mov	r0, r3
 8004000:	f000 fab3 	bl	800456a <TIM_ITRx_SetConfig>
      break;
 8004004:	e02c      	b.n	8004060 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004012:	461a      	mov	r2, r3
 8004014:	f000 fa7a 	bl	800450c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2160      	movs	r1, #96	@ 0x60
 800401e:	4618      	mov	r0, r3
 8004020:	f000 faa3 	bl	800456a <TIM_ITRx_SetConfig>
      break;
 8004024:	e01c      	b.n	8004060 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004032:	461a      	mov	r2, r3
 8004034:	f000 fa3c 	bl	80044b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2140      	movs	r1, #64	@ 0x40
 800403e:	4618      	mov	r0, r3
 8004040:	f000 fa93 	bl	800456a <TIM_ITRx_SetConfig>
      break;
 8004044:	e00c      	b.n	8004060 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4619      	mov	r1, r3
 8004050:	4610      	mov	r0, r2
 8004052:	f000 fa8a 	bl	800456a <TIM_ITRx_SetConfig>
      break;
 8004056:	e003      	b.n	8004060 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	73fb      	strb	r3, [r7, #15]
      break;
 800405c:	e000      	b.n	8004060 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800405e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004070:	7bfb      	ldrb	r3, [r7, #15]
}
 8004072:	4618      	mov	r0, r3
 8004074:	3710      	adds	r7, #16
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}

0800407a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800407a:	b480      	push	{r7}
 800407c:	b083      	sub	sp, #12
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004082:	bf00      	nop
 8004084:	370c      	adds	r7, #12
 8004086:	46bd      	mov	sp, r7
 8004088:	bc80      	pop	{r7}
 800408a:	4770      	bx	lr

0800408c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004094:	bf00      	nop
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	bc80      	pop	{r7}
 800409c:	4770      	bx	lr

0800409e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800409e:	b480      	push	{r7}
 80040a0:	b083      	sub	sp, #12
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040a6:	bf00      	nop
 80040a8:	370c      	adds	r7, #12
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bc80      	pop	{r7}
 80040ae:	4770      	bx	lr

080040b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	bc80      	pop	{r7}
 80040c0:	4770      	bx	lr
	...

080040c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a2f      	ldr	r2, [pc, #188]	@ (8004194 <TIM_Base_SetConfig+0xd0>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d00b      	beq.n	80040f4 <TIM_Base_SetConfig+0x30>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040e2:	d007      	beq.n	80040f4 <TIM_Base_SetConfig+0x30>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a2c      	ldr	r2, [pc, #176]	@ (8004198 <TIM_Base_SetConfig+0xd4>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d003      	beq.n	80040f4 <TIM_Base_SetConfig+0x30>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a2b      	ldr	r2, [pc, #172]	@ (800419c <TIM_Base_SetConfig+0xd8>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d108      	bne.n	8004106 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	4313      	orrs	r3, r2
 8004104:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a22      	ldr	r2, [pc, #136]	@ (8004194 <TIM_Base_SetConfig+0xd0>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d00b      	beq.n	8004126 <TIM_Base_SetConfig+0x62>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004114:	d007      	beq.n	8004126 <TIM_Base_SetConfig+0x62>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a1f      	ldr	r2, [pc, #124]	@ (8004198 <TIM_Base_SetConfig+0xd4>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d003      	beq.n	8004126 <TIM_Base_SetConfig+0x62>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a1e      	ldr	r2, [pc, #120]	@ (800419c <TIM_Base_SetConfig+0xd8>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d108      	bne.n	8004138 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800412c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	4313      	orrs	r3, r2
 8004136:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	4313      	orrs	r3, r2
 8004144:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	689a      	ldr	r2, [r3, #8]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a0d      	ldr	r2, [pc, #52]	@ (8004194 <TIM_Base_SetConfig+0xd0>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d103      	bne.n	800416c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	691a      	ldr	r2, [r3, #16]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	f003 0301 	and.w	r3, r3, #1
 800417a:	2b00      	cmp	r3, #0
 800417c:	d005      	beq.n	800418a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	f023 0201 	bic.w	r2, r3, #1
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	611a      	str	r2, [r3, #16]
  }
}
 800418a:	bf00      	nop
 800418c:	3714      	adds	r7, #20
 800418e:	46bd      	mov	sp, r7
 8004190:	bc80      	pop	{r7}
 8004192:	4770      	bx	lr
 8004194:	40012c00 	.word	0x40012c00
 8004198:	40000400 	.word	0x40000400
 800419c:	40000800 	.word	0x40000800

080041a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b087      	sub	sp, #28
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
 80041ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	f023 0201 	bic.w	r2, r3, #1
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f023 0303 	bic.w	r3, r3, #3
 80041d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68fa      	ldr	r2, [r7, #12]
 80041de:	4313      	orrs	r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	f023 0302 	bic.w	r3, r3, #2
 80041e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	697a      	ldr	r2, [r7, #20]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004268 <TIM_OC1_SetConfig+0xc8>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d10c      	bne.n	8004216 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	f023 0308 	bic.w	r3, r3, #8
 8004202:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	697a      	ldr	r2, [r7, #20]
 800420a:	4313      	orrs	r3, r2
 800420c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	f023 0304 	bic.w	r3, r3, #4
 8004214:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a13      	ldr	r2, [pc, #76]	@ (8004268 <TIM_OC1_SetConfig+0xc8>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d111      	bne.n	8004242 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004224:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800422c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	695b      	ldr	r3, [r3, #20]
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	4313      	orrs	r3, r2
 8004236:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	693a      	ldr	r2, [r7, #16]
 800423e:	4313      	orrs	r3, r2
 8004240:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	68fa      	ldr	r2, [r7, #12]
 800424c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	685a      	ldr	r2, [r3, #4]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	621a      	str	r2, [r3, #32]
}
 800425c:	bf00      	nop
 800425e:	371c      	adds	r7, #28
 8004260:	46bd      	mov	sp, r7
 8004262:	bc80      	pop	{r7}
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	40012c00 	.word	0x40012c00

0800426c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800426c:	b480      	push	{r7}
 800426e:	b087      	sub	sp, #28
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a1b      	ldr	r3, [r3, #32]
 8004280:	f023 0210 	bic.w	r2, r3, #16
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800429a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	021b      	lsls	r3, r3, #8
 80042aa:	68fa      	ldr	r2, [r7, #12]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	f023 0320 	bic.w	r3, r3, #32
 80042b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	011b      	lsls	r3, r3, #4
 80042be:	697a      	ldr	r2, [r7, #20]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a1d      	ldr	r2, [pc, #116]	@ (800433c <TIM_OC2_SetConfig+0xd0>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d10d      	bne.n	80042e8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	011b      	lsls	r3, r3, #4
 80042da:	697a      	ldr	r2, [r7, #20]
 80042dc:	4313      	orrs	r3, r2
 80042de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a14      	ldr	r2, [pc, #80]	@ (800433c <TIM_OC2_SetConfig+0xd0>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d113      	bne.n	8004318 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80042f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80042fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	693a      	ldr	r2, [r7, #16]
 8004308:	4313      	orrs	r3, r2
 800430a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	699b      	ldr	r3, [r3, #24]
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	4313      	orrs	r3, r2
 8004316:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	68fa      	ldr	r2, [r7, #12]
 8004322:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685a      	ldr	r2, [r3, #4]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	621a      	str	r2, [r3, #32]
}
 8004332:	bf00      	nop
 8004334:	371c      	adds	r7, #28
 8004336:	46bd      	mov	sp, r7
 8004338:	bc80      	pop	{r7}
 800433a:	4770      	bx	lr
 800433c:	40012c00 	.word	0x40012c00

08004340 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004340:	b480      	push	{r7}
 8004342:	b087      	sub	sp, #28
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a1b      	ldr	r3, [r3, #32]
 800434e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a1b      	ldr	r3, [r3, #32]
 8004354:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800436e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f023 0303 	bic.w	r3, r3, #3
 8004376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	4313      	orrs	r3, r2
 8004380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004388:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	021b      	lsls	r3, r3, #8
 8004390:	697a      	ldr	r2, [r7, #20]
 8004392:	4313      	orrs	r3, r2
 8004394:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a1d      	ldr	r2, [pc, #116]	@ (8004410 <TIM_OC3_SetConfig+0xd0>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d10d      	bne.n	80043ba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80043a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	021b      	lsls	r3, r3, #8
 80043ac:	697a      	ldr	r2, [r7, #20]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80043b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a14      	ldr	r2, [pc, #80]	@ (8004410 <TIM_OC3_SetConfig+0xd0>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d113      	bne.n	80043ea <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80043c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80043d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	011b      	lsls	r3, r3, #4
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	4313      	orrs	r3, r2
 80043dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	699b      	ldr	r3, [r3, #24]
 80043e2:	011b      	lsls	r3, r3, #4
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	697a      	ldr	r2, [r7, #20]
 8004402:	621a      	str	r2, [r3, #32]
}
 8004404:	bf00      	nop
 8004406:	371c      	adds	r7, #28
 8004408:	46bd      	mov	sp, r7
 800440a:	bc80      	pop	{r7}
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	40012c00 	.word	0x40012c00

08004414 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004414:	b480      	push	{r7}
 8004416:	b087      	sub	sp, #28
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a1b      	ldr	r3, [r3, #32]
 8004422:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a1b      	ldr	r3, [r3, #32]
 8004428:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	69db      	ldr	r3, [r3, #28]
 800443a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800444a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	021b      	lsls	r3, r3, #8
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	4313      	orrs	r3, r2
 8004456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800445e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	031b      	lsls	r3, r3, #12
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	4313      	orrs	r3, r2
 800446a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a0f      	ldr	r2, [pc, #60]	@ (80044ac <TIM_OC4_SetConfig+0x98>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d109      	bne.n	8004488 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800447a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	695b      	ldr	r3, [r3, #20]
 8004480:	019b      	lsls	r3, r3, #6
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	4313      	orrs	r3, r2
 8004486:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	68fa      	ldr	r2, [r7, #12]
 8004492:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685a      	ldr	r2, [r3, #4]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	621a      	str	r2, [r3, #32]
}
 80044a2:	bf00      	nop
 80044a4:	371c      	adds	r7, #28
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bc80      	pop	{r7}
 80044aa:	4770      	bx	lr
 80044ac:	40012c00 	.word	0x40012c00

080044b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b087      	sub	sp, #28
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6a1b      	ldr	r3, [r3, #32]
 80044c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	f023 0201 	bic.w	r2, r3, #1
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	011b      	lsls	r3, r3, #4
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	f023 030a 	bic.w	r3, r3, #10
 80044ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80044ee:	697a      	ldr	r2, [r7, #20]
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	693a      	ldr	r2, [r7, #16]
 80044fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	697a      	ldr	r2, [r7, #20]
 8004500:	621a      	str	r2, [r3, #32]
}
 8004502:	bf00      	nop
 8004504:	371c      	adds	r7, #28
 8004506:	46bd      	mov	sp, r7
 8004508:	bc80      	pop	{r7}
 800450a:	4770      	bx	lr

0800450c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800450c:	b480      	push	{r7}
 800450e:	b087      	sub	sp, #28
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6a1b      	ldr	r3, [r3, #32]
 800451c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	f023 0210 	bic.w	r2, r3, #16
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	699b      	ldr	r3, [r3, #24]
 800452e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004536:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	031b      	lsls	r3, r3, #12
 800453c:	693a      	ldr	r2, [r7, #16]
 800453e:	4313      	orrs	r3, r2
 8004540:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004548:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	011b      	lsls	r3, r3, #4
 800454e:	697a      	ldr	r2, [r7, #20]
 8004550:	4313      	orrs	r3, r2
 8004552:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	697a      	ldr	r2, [r7, #20]
 800455e:	621a      	str	r2, [r3, #32]
}
 8004560:	bf00      	nop
 8004562:	371c      	adds	r7, #28
 8004564:	46bd      	mov	sp, r7
 8004566:	bc80      	pop	{r7}
 8004568:	4770      	bx	lr

0800456a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800456a:	b480      	push	{r7}
 800456c:	b085      	sub	sp, #20
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
 8004572:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004580:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	4313      	orrs	r3, r2
 8004588:	f043 0307 	orr.w	r3, r3, #7
 800458c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	68fa      	ldr	r2, [r7, #12]
 8004592:	609a      	str	r2, [r3, #8]
}
 8004594:	bf00      	nop
 8004596:	3714      	adds	r7, #20
 8004598:	46bd      	mov	sp, r7
 800459a:	bc80      	pop	{r7}
 800459c:	4770      	bx	lr

0800459e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800459e:	b480      	push	{r7}
 80045a0:	b087      	sub	sp, #28
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	60f8      	str	r0, [r7, #12]
 80045a6:	60b9      	str	r1, [r7, #8]
 80045a8:	607a      	str	r2, [r7, #4]
 80045aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80045b8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	021a      	lsls	r2, r3, #8
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	431a      	orrs	r2, r3
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	609a      	str	r2, [r3, #8]
}
 80045d2:	bf00      	nop
 80045d4:	371c      	adds	r7, #28
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bc80      	pop	{r7}
 80045da:	4770      	bx	lr

080045dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80045dc:	b480      	push	{r7}
 80045de:	b087      	sub	sp, #28
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	f003 031f 	and.w	r3, r3, #31
 80045ee:	2201      	movs	r2, #1
 80045f0:	fa02 f303 	lsl.w	r3, r2, r3
 80045f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6a1a      	ldr	r2, [r3, #32]
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	43db      	mvns	r3, r3
 80045fe:	401a      	ands	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6a1a      	ldr	r2, [r3, #32]
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	f003 031f 	and.w	r3, r3, #31
 800460e:	6879      	ldr	r1, [r7, #4]
 8004610:	fa01 f303 	lsl.w	r3, r1, r3
 8004614:	431a      	orrs	r2, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	621a      	str	r2, [r3, #32]
}
 800461a:	bf00      	nop
 800461c:	371c      	adds	r7, #28
 800461e:	46bd      	mov	sp, r7
 8004620:	bc80      	pop	{r7}
 8004622:	4770      	bx	lr

08004624 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004634:	2b01      	cmp	r3, #1
 8004636:	d101      	bne.n	800463c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004638:	2302      	movs	r3, #2
 800463a:	e046      	b.n	80046ca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2202      	movs	r2, #2
 8004648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004662:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68fa      	ldr	r2, [r7, #12]
 800466a:	4313      	orrs	r3, r2
 800466c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68fa      	ldr	r2, [r7, #12]
 8004674:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a16      	ldr	r2, [pc, #88]	@ (80046d4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d00e      	beq.n	800469e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004688:	d009      	beq.n	800469e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a12      	ldr	r2, [pc, #72]	@ (80046d8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d004      	beq.n	800469e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a10      	ldr	r2, [pc, #64]	@ (80046dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d10c      	bne.n	80046b8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	68ba      	ldr	r2, [r7, #8]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68ba      	ldr	r2, [r7, #8]
 80046b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3714      	adds	r7, #20
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bc80      	pop	{r7}
 80046d2:	4770      	bx	lr
 80046d4:	40012c00 	.word	0x40012c00
 80046d8:	40000400 	.word	0x40000400
 80046dc:	40000800 	.word	0x40000800

080046e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b085      	sub	sp, #20
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80046ea:	2300      	movs	r3, #0
 80046ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d101      	bne.n	80046fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80046f8:	2302      	movs	r3, #2
 80046fa:	e03d      	b.n	8004778 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	4313      	orrs	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	4313      	orrs	r3, r2
 800471e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	4313      	orrs	r3, r2
 800472c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4313      	orrs	r3, r2
 800473a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	691b      	ldr	r3, [r3, #16]
 8004746:	4313      	orrs	r3, r2
 8004748:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	695b      	ldr	r3, [r3, #20]
 8004754:	4313      	orrs	r3, r2
 8004756:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	69db      	ldr	r3, [r3, #28]
 8004762:	4313      	orrs	r3, r2
 8004764:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004776:	2300      	movs	r3, #0
}
 8004778:	4618      	mov	r0, r3
 800477a:	3714      	adds	r7, #20
 800477c:	46bd      	mov	sp, r7
 800477e:	bc80      	pop	{r7}
 8004780:	4770      	bx	lr

08004782 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004782:	b480      	push	{r7}
 8004784:	b083      	sub	sp, #12
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800478a:	bf00      	nop
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	bc80      	pop	{r7}
 8004792:	4770      	bx	lr

08004794 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800479c:	bf00      	nop
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bc80      	pop	{r7}
 80047a4:	4770      	bx	lr

080047a6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047a6:	b580      	push	{r7, lr}
 80047a8:	b082      	sub	sp, #8
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d101      	bne.n	80047b8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e042      	b.n	800483e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d106      	bne.n	80047d2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f7fd fe71 	bl	80024b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2224      	movs	r2, #36	@ 0x24
 80047d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	68da      	ldr	r2, [r3, #12]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80047e8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 fd62 	bl	80052b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	691a      	ldr	r2, [r3, #16]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80047fe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	695a      	ldr	r2, [r3, #20]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800480e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68da      	ldr	r2, [r3, #12]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800481e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2220      	movs	r2, #32
 800482a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2220      	movs	r2, #32
 8004832:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3708      	adds	r7, #8
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}

08004846 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004846:	b580      	push	{r7, lr}
 8004848:	b08a      	sub	sp, #40	@ 0x28
 800484a:	af02      	add	r7, sp, #8
 800484c:	60f8      	str	r0, [r7, #12]
 800484e:	60b9      	str	r1, [r7, #8]
 8004850:	603b      	str	r3, [r7, #0]
 8004852:	4613      	mov	r3, r2
 8004854:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004856:	2300      	movs	r3, #0
 8004858:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b20      	cmp	r3, #32
 8004864:	d175      	bne.n	8004952 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d002      	beq.n	8004872 <HAL_UART_Transmit+0x2c>
 800486c:	88fb      	ldrh	r3, [r7, #6]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d101      	bne.n	8004876 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e06e      	b.n	8004954 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2221      	movs	r2, #33	@ 0x21
 8004880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004884:	f7fd fee8 	bl	8002658 <HAL_GetTick>
 8004888:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	88fa      	ldrh	r2, [r7, #6]
 800488e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	88fa      	ldrh	r2, [r7, #6]
 8004894:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800489e:	d108      	bne.n	80048b2 <HAL_UART_Transmit+0x6c>
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	691b      	ldr	r3, [r3, #16]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d104      	bne.n	80048b2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80048a8:	2300      	movs	r3, #0
 80048aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	61bb      	str	r3, [r7, #24]
 80048b0:	e003      	b.n	80048ba <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048b6:	2300      	movs	r3, #0
 80048b8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048ba:	e02e      	b.n	800491a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	9300      	str	r3, [sp, #0]
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	2200      	movs	r2, #0
 80048c4:	2180      	movs	r1, #128	@ 0x80
 80048c6:	68f8      	ldr	r0, [r7, #12]
 80048c8:	f000 fb00 	bl	8004ecc <UART_WaitOnFlagUntilTimeout>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d005      	beq.n	80048de <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2220      	movs	r2, #32
 80048d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e03a      	b.n	8004954 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d10b      	bne.n	80048fc <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	881b      	ldrh	r3, [r3, #0]
 80048e8:	461a      	mov	r2, r3
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048f2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	3302      	adds	r3, #2
 80048f8:	61bb      	str	r3, [r7, #24]
 80048fa:	e007      	b.n	800490c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	781a      	ldrb	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	3301      	adds	r3, #1
 800490a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004910:	b29b      	uxth	r3, r3
 8004912:	3b01      	subs	r3, #1
 8004914:	b29a      	uxth	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800491e:	b29b      	uxth	r3, r3
 8004920:	2b00      	cmp	r3, #0
 8004922:	d1cb      	bne.n	80048bc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	9300      	str	r3, [sp, #0]
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	2200      	movs	r2, #0
 800492c:	2140      	movs	r1, #64	@ 0x40
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f000 facc 	bl	8004ecc <UART_WaitOnFlagUntilTimeout>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d005      	beq.n	8004946 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2220      	movs	r2, #32
 800493e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e006      	b.n	8004954 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2220      	movs	r2, #32
 800494a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800494e:	2300      	movs	r3, #0
 8004950:	e000      	b.n	8004954 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004952:	2302      	movs	r3, #2
  }
}
 8004954:	4618      	mov	r0, r3
 8004956:	3720      	adds	r7, #32
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b0ba      	sub	sp, #232	@ 0xe8
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	695b      	ldr	r3, [r3, #20]
 800497e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004982:	2300      	movs	r3, #0
 8004984:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004988:	2300      	movs	r3, #0
 800498a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800498e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004992:	f003 030f 	and.w	r3, r3, #15
 8004996:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800499a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d10f      	bne.n	80049c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049a6:	f003 0320 	and.w	r3, r3, #32
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d009      	beq.n	80049c2 <HAL_UART_IRQHandler+0x66>
 80049ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049b2:	f003 0320 	and.w	r3, r3, #32
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d003      	beq.n	80049c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 fbbc 	bl	8005138 <UART_Receive_IT>
      return;
 80049c0:	e25b      	b.n	8004e7a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80049c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f000 80de 	beq.w	8004b88 <HAL_UART_IRQHandler+0x22c>
 80049cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049d0:	f003 0301 	and.w	r3, r3, #1
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d106      	bne.n	80049e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80049d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049dc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	f000 80d1 	beq.w	8004b88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80049e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049ea:	f003 0301 	and.w	r3, r3, #1
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d00b      	beq.n	8004a0a <HAL_UART_IRQHandler+0xae>
 80049f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d005      	beq.n	8004a0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a02:	f043 0201 	orr.w	r2, r3, #1
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a0e:	f003 0304 	and.w	r3, r3, #4
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d00b      	beq.n	8004a2e <HAL_UART_IRQHandler+0xd2>
 8004a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d005      	beq.n	8004a2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a26:	f043 0202 	orr.w	r2, r3, #2
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a32:	f003 0302 	and.w	r3, r3, #2
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d00b      	beq.n	8004a52 <HAL_UART_IRQHandler+0xf6>
 8004a3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a3e:	f003 0301 	and.w	r3, r3, #1
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d005      	beq.n	8004a52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a4a:	f043 0204 	orr.w	r2, r3, #4
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a56:	f003 0308 	and.w	r3, r3, #8
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d011      	beq.n	8004a82 <HAL_UART_IRQHandler+0x126>
 8004a5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a62:	f003 0320 	and.w	r3, r3, #32
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d105      	bne.n	8004a76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004a6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d005      	beq.n	8004a82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a7a:	f043 0208 	orr.w	r2, r3, #8
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	f000 81f2 	beq.w	8004e70 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a90:	f003 0320 	and.w	r3, r3, #32
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d008      	beq.n	8004aaa <HAL_UART_IRQHandler+0x14e>
 8004a98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a9c:	f003 0320 	and.w	r3, r3, #32
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d002      	beq.n	8004aaa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f000 fb47 	bl	8005138 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	695b      	ldr	r3, [r3, #20]
 8004ab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	bf14      	ite	ne
 8004ab8:	2301      	movne	r3, #1
 8004aba:	2300      	moveq	r3, #0
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ac6:	f003 0308 	and.w	r3, r3, #8
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d103      	bne.n	8004ad6 <HAL_UART_IRQHandler+0x17a>
 8004ace:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d04f      	beq.n	8004b76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 fa51 	bl	8004f7e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d041      	beq.n	8004b6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	3314      	adds	r3, #20
 8004af0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004af8:	e853 3f00 	ldrex	r3, [r3]
 8004afc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004b00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	3314      	adds	r3, #20
 8004b12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004b16:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004b1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004b22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004b26:	e841 2300 	strex	r3, r2, [r1]
 8004b2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004b2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1d9      	bne.n	8004aea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d013      	beq.n	8004b66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b42:	4a7e      	ldr	r2, [pc, #504]	@ (8004d3c <HAL_UART_IRQHandler+0x3e0>)
 8004b44:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f7fd fefa 	bl	8002944 <HAL_DMA_Abort_IT>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d016      	beq.n	8004b84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004b60:	4610      	mov	r0, r2
 8004b62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b64:	e00e      	b.n	8004b84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 f99c 	bl	8004ea4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b6c:	e00a      	b.n	8004b84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 f998 	bl	8004ea4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b74:	e006      	b.n	8004b84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 f994 	bl	8004ea4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004b82:	e175      	b.n	8004e70 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b84:	bf00      	nop
    return;
 8004b86:	e173      	b.n	8004e70 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	f040 814f 	bne.w	8004e30 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b96:	f003 0310 	and.w	r3, r3, #16
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f000 8148 	beq.w	8004e30 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004ba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ba4:	f003 0310 	and.w	r3, r3, #16
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	f000 8141 	beq.w	8004e30 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004bae:	2300      	movs	r3, #0
 8004bb0:	60bb      	str	r3, [r7, #8]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	60bb      	str	r3, [r7, #8]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	60bb      	str	r3, [r7, #8]
 8004bc2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	f000 80b6 	beq.w	8004d40 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004be0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	f000 8145 	beq.w	8004e74 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004bee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	f080 813e 	bcs.w	8004e74 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004bfe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	2b20      	cmp	r3, #32
 8004c08:	f000 8088 	beq.w	8004d1c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	330c      	adds	r3, #12
 8004c12:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c16:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004c1a:	e853 3f00 	ldrex	r3, [r3]
 8004c1e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004c22:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c2a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	330c      	adds	r3, #12
 8004c34:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004c38:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004c3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c40:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004c44:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004c48:	e841 2300 	strex	r3, r2, [r1]
 8004c4c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004c50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1d9      	bne.n	8004c0c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	3314      	adds	r3, #20
 8004c5e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c62:	e853 3f00 	ldrex	r3, [r3]
 8004c66:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004c68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c6a:	f023 0301 	bic.w	r3, r3, #1
 8004c6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	3314      	adds	r3, #20
 8004c78:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004c7c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004c80:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c82:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004c84:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004c88:	e841 2300 	strex	r3, r2, [r1]
 8004c8c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004c8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d1e1      	bne.n	8004c58 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	3314      	adds	r3, #20
 8004c9a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c9e:	e853 3f00 	ldrex	r3, [r3]
 8004ca2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004ca4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ca6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004caa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	3314      	adds	r3, #20
 8004cb4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004cb8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004cba:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cbc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004cbe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004cc0:	e841 2300 	strex	r3, r2, [r1]
 8004cc4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004cc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d1e3      	bne.n	8004c94 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2220      	movs	r2, #32
 8004cd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	330c      	adds	r3, #12
 8004ce0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ce4:	e853 3f00 	ldrex	r3, [r3]
 8004ce8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004cea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004cec:	f023 0310 	bic.w	r3, r3, #16
 8004cf0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	330c      	adds	r3, #12
 8004cfa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004cfe:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004d00:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d02:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004d04:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004d06:	e841 2300 	strex	r3, r2, [r1]
 8004d0a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004d0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1e3      	bne.n	8004cda <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d16:	4618      	mov	r0, r3
 8004d18:	f7fd fdd9 	bl	80028ce <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2202      	movs	r2, #2
 8004d20:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	4619      	mov	r1, r3
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f8bf 	bl	8004eb6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004d38:	e09c      	b.n	8004e74 <HAL_UART_IRQHandler+0x518>
 8004d3a:	bf00      	nop
 8004d3c:	08005043 	.word	0x08005043
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	f000 808e 	beq.w	8004e78 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004d5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	f000 8089 	beq.w	8004e78 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	330c      	adds	r3, #12
 8004d6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d70:	e853 3f00 	ldrex	r3, [r3]
 8004d74:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d7c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	330c      	adds	r3, #12
 8004d86:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004d8a:	647a      	str	r2, [r7, #68]	@ 0x44
 8004d8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d92:	e841 2300 	strex	r3, r2, [r1]
 8004d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d1e3      	bne.n	8004d66 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	3314      	adds	r3, #20
 8004da4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da8:	e853 3f00 	ldrex	r3, [r3]
 8004dac:	623b      	str	r3, [r7, #32]
   return(result);
 8004dae:	6a3b      	ldr	r3, [r7, #32]
 8004db0:	f023 0301 	bic.w	r3, r3, #1
 8004db4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	3314      	adds	r3, #20
 8004dbe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004dc2:	633a      	str	r2, [r7, #48]	@ 0x30
 8004dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004dc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dca:	e841 2300 	strex	r3, r2, [r1]
 8004dce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1e3      	bne.n	8004d9e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2220      	movs	r2, #32
 8004dda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	330c      	adds	r3, #12
 8004dea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	e853 3f00 	ldrex	r3, [r3]
 8004df2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f023 0310 	bic.w	r3, r3, #16
 8004dfa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	330c      	adds	r3, #12
 8004e04:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004e08:	61fa      	str	r2, [r7, #28]
 8004e0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e0c:	69b9      	ldr	r1, [r7, #24]
 8004e0e:	69fa      	ldr	r2, [r7, #28]
 8004e10:	e841 2300 	strex	r3, r2, [r1]
 8004e14:	617b      	str	r3, [r7, #20]
   return(result);
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d1e3      	bne.n	8004de4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2202      	movs	r2, #2
 8004e20:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004e22:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004e26:	4619      	mov	r1, r3
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 f844 	bl	8004eb6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004e2e:	e023      	b.n	8004e78 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004e30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d009      	beq.n	8004e50 <HAL_UART_IRQHandler+0x4f4>
 8004e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d003      	beq.n	8004e50 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f000 f90e 	bl	800506a <UART_Transmit_IT>
    return;
 8004e4e:	e014      	b.n	8004e7a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004e50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d00e      	beq.n	8004e7a <HAL_UART_IRQHandler+0x51e>
 8004e5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d008      	beq.n	8004e7a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f000 f94d 	bl	8005108 <UART_EndTransmit_IT>
    return;
 8004e6e:	e004      	b.n	8004e7a <HAL_UART_IRQHandler+0x51e>
    return;
 8004e70:	bf00      	nop
 8004e72:	e002      	b.n	8004e7a <HAL_UART_IRQHandler+0x51e>
      return;
 8004e74:	bf00      	nop
 8004e76:	e000      	b.n	8004e7a <HAL_UART_IRQHandler+0x51e>
      return;
 8004e78:	bf00      	nop
  }
}
 8004e7a:	37e8      	adds	r7, #232	@ 0xe8
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bc80      	pop	{r7}
 8004e90:	4770      	bx	lr

08004e92 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e92:	b480      	push	{r7}
 8004e94:	b083      	sub	sp, #12
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004e9a:	bf00      	nop
 8004e9c:	370c      	adds	r7, #12
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bc80      	pop	{r7}
 8004ea2:	4770      	bx	lr

08004ea4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004eac:	bf00      	nop
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bc80      	pop	{r7}
 8004eb4:	4770      	bx	lr

08004eb6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004eb6:	b480      	push	{r7}
 8004eb8:	b083      	sub	sp, #12
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ec2:	bf00      	nop
 8004ec4:	370c      	adds	r7, #12
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bc80      	pop	{r7}
 8004eca:	4770      	bx	lr

08004ecc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b086      	sub	sp, #24
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	603b      	str	r3, [r7, #0]
 8004ed8:	4613      	mov	r3, r2
 8004eda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004edc:	e03b      	b.n	8004f56 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ede:	6a3b      	ldr	r3, [r7, #32]
 8004ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee4:	d037      	beq.n	8004f56 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ee6:	f7fd fbb7 	bl	8002658 <HAL_GetTick>
 8004eea:	4602      	mov	r2, r0
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	1ad3      	subs	r3, r2, r3
 8004ef0:	6a3a      	ldr	r2, [r7, #32]
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d302      	bcc.n	8004efc <UART_WaitOnFlagUntilTimeout+0x30>
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d101      	bne.n	8004f00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e03a      	b.n	8004f76 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68db      	ldr	r3, [r3, #12]
 8004f06:	f003 0304 	and.w	r3, r3, #4
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d023      	beq.n	8004f56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	2b80      	cmp	r3, #128	@ 0x80
 8004f12:	d020      	beq.n	8004f56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	2b40      	cmp	r3, #64	@ 0x40
 8004f18:	d01d      	beq.n	8004f56 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0308 	and.w	r3, r3, #8
 8004f24:	2b08      	cmp	r3, #8
 8004f26:	d116      	bne.n	8004f56 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004f28:	2300      	movs	r3, #0
 8004f2a:	617b      	str	r3, [r7, #20]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	617b      	str	r3, [r7, #20]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	617b      	str	r3, [r7, #20]
 8004f3c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f3e:	68f8      	ldr	r0, [r7, #12]
 8004f40:	f000 f81d 	bl	8004f7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2208      	movs	r2, #8
 8004f48:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e00f      	b.n	8004f76 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	4013      	ands	r3, r2
 8004f60:	68ba      	ldr	r2, [r7, #8]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	bf0c      	ite	eq
 8004f66:	2301      	moveq	r3, #1
 8004f68:	2300      	movne	r3, #0
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	79fb      	ldrb	r3, [r7, #7]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d0b4      	beq.n	8004ede <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3718      	adds	r7, #24
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f7e:	b480      	push	{r7}
 8004f80:	b095      	sub	sp, #84	@ 0x54
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	330c      	adds	r3, #12
 8004f8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f90:	e853 3f00 	ldrex	r3, [r3]
 8004f94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	330c      	adds	r3, #12
 8004fa4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004fa6:	643a      	str	r2, [r7, #64]	@ 0x40
 8004fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004faa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004fac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004fae:	e841 2300 	strex	r3, r2, [r1]
 8004fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d1e5      	bne.n	8004f86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	3314      	adds	r3, #20
 8004fc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc2:	6a3b      	ldr	r3, [r7, #32]
 8004fc4:	e853 3f00 	ldrex	r3, [r3]
 8004fc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	f023 0301 	bic.w	r3, r3, #1
 8004fd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	3314      	adds	r3, #20
 8004fd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004fe0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fe2:	e841 2300 	strex	r3, r2, [r1]
 8004fe6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d1e5      	bne.n	8004fba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d119      	bne.n	800502a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	330c      	adds	r3, #12
 8004ffc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	e853 3f00 	ldrex	r3, [r3]
 8005004:	60bb      	str	r3, [r7, #8]
   return(result);
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	f023 0310 	bic.w	r3, r3, #16
 800500c:	647b      	str	r3, [r7, #68]	@ 0x44
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	330c      	adds	r3, #12
 8005014:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005016:	61ba      	str	r2, [r7, #24]
 8005018:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800501a:	6979      	ldr	r1, [r7, #20]
 800501c:	69ba      	ldr	r2, [r7, #24]
 800501e:	e841 2300 	strex	r3, r2, [r1]
 8005022:	613b      	str	r3, [r7, #16]
   return(result);
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1e5      	bne.n	8004ff6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2220      	movs	r2, #32
 800502e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005038:	bf00      	nop
 800503a:	3754      	adds	r7, #84	@ 0x54
 800503c:	46bd      	mov	sp, r7
 800503e:	bc80      	pop	{r7}
 8005040:	4770      	bx	lr

08005042 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005042:	b580      	push	{r7, lr}
 8005044:	b084      	sub	sp, #16
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2200      	movs	r2, #0
 8005054:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f7ff ff21 	bl	8004ea4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005062:	bf00      	nop
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800506a:	b480      	push	{r7}
 800506c:	b085      	sub	sp, #20
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005078:	b2db      	uxtb	r3, r3
 800507a:	2b21      	cmp	r3, #33	@ 0x21
 800507c:	d13e      	bne.n	80050fc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005086:	d114      	bne.n	80050b2 <UART_Transmit_IT+0x48>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	691b      	ldr	r3, [r3, #16]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d110      	bne.n	80050b2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a1b      	ldr	r3, [r3, #32]
 8005094:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	881b      	ldrh	r3, [r3, #0]
 800509a:	461a      	mov	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050a4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a1b      	ldr	r3, [r3, #32]
 80050aa:	1c9a      	adds	r2, r3, #2
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	621a      	str	r2, [r3, #32]
 80050b0:	e008      	b.n	80050c4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a1b      	ldr	r3, [r3, #32]
 80050b6:	1c59      	adds	r1, r3, #1
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	6211      	str	r1, [r2, #32]
 80050bc:	781a      	ldrb	r2, [r3, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	3b01      	subs	r3, #1
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	4619      	mov	r1, r3
 80050d2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10f      	bne.n	80050f8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68da      	ldr	r2, [r3, #12]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80050e6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	68da      	ldr	r2, [r3, #12]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050f6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80050f8:	2300      	movs	r3, #0
 80050fa:	e000      	b.n	80050fe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80050fc:	2302      	movs	r3, #2
  }
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3714      	adds	r7, #20
 8005102:	46bd      	mov	sp, r7
 8005104:	bc80      	pop	{r7}
 8005106:	4770      	bx	lr

08005108 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68da      	ldr	r2, [r3, #12]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800511e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2220      	movs	r2, #32
 8005124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f7ff fea9 	bl	8004e80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800512e:	2300      	movs	r3, #0
}
 8005130:	4618      	mov	r0, r3
 8005132:	3708      	adds	r7, #8
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b08c      	sub	sp, #48	@ 0x30
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005146:	b2db      	uxtb	r3, r3
 8005148:	2b22      	cmp	r3, #34	@ 0x22
 800514a:	f040 80ae 	bne.w	80052aa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005156:	d117      	bne.n	8005188 <UART_Receive_IT+0x50>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	691b      	ldr	r3, [r3, #16]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d113      	bne.n	8005188 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005160:	2300      	movs	r3, #0
 8005162:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005168:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	b29b      	uxth	r3, r3
 8005172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005176:	b29a      	uxth	r2, r3
 8005178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005180:	1c9a      	adds	r2, r3, #2
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	629a      	str	r2, [r3, #40]	@ 0x28
 8005186:	e026      	b.n	80051d6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800518c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800518e:	2300      	movs	r3, #0
 8005190:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800519a:	d007      	beq.n	80051ac <UART_Receive_IT+0x74>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d10a      	bne.n	80051ba <UART_Receive_IT+0x82>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	691b      	ldr	r3, [r3, #16]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d106      	bne.n	80051ba <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	b2da      	uxtb	r2, r3
 80051b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051b6:	701a      	strb	r2, [r3, #0]
 80051b8:	e008      	b.n	80051cc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051c6:	b2da      	uxtb	r2, r3
 80051c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051ca:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051d0:	1c5a      	adds	r2, r3, #1
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051da:	b29b      	uxth	r3, r3
 80051dc:	3b01      	subs	r3, #1
 80051de:	b29b      	uxth	r3, r3
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	4619      	mov	r1, r3
 80051e4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d15d      	bne.n	80052a6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68da      	ldr	r2, [r3, #12]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f022 0220 	bic.w	r2, r2, #32
 80051f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68da      	ldr	r2, [r3, #12]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005208:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	695a      	ldr	r2, [r3, #20]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f022 0201 	bic.w	r2, r2, #1
 8005218:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2220      	movs	r2, #32
 800521e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800522c:	2b01      	cmp	r3, #1
 800522e:	d135      	bne.n	800529c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	330c      	adds	r3, #12
 800523c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	e853 3f00 	ldrex	r3, [r3]
 8005244:	613b      	str	r3, [r7, #16]
   return(result);
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	f023 0310 	bic.w	r3, r3, #16
 800524c:	627b      	str	r3, [r7, #36]	@ 0x24
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	330c      	adds	r3, #12
 8005254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005256:	623a      	str	r2, [r7, #32]
 8005258:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800525a:	69f9      	ldr	r1, [r7, #28]
 800525c:	6a3a      	ldr	r2, [r7, #32]
 800525e:	e841 2300 	strex	r3, r2, [r1]
 8005262:	61bb      	str	r3, [r7, #24]
   return(result);
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d1e5      	bne.n	8005236 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 0310 	and.w	r3, r3, #16
 8005274:	2b10      	cmp	r3, #16
 8005276:	d10a      	bne.n	800528e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005278:	2300      	movs	r3, #0
 800527a:	60fb      	str	r3, [r7, #12]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	60fb      	str	r3, [r7, #12]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	60fb      	str	r3, [r7, #12]
 800528c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005292:	4619      	mov	r1, r3
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f7ff fe0e 	bl	8004eb6 <HAL_UARTEx_RxEventCallback>
 800529a:	e002      	b.n	80052a2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f7ff fdf8 	bl	8004e92 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80052a2:	2300      	movs	r3, #0
 80052a4:	e002      	b.n	80052ac <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80052a6:	2300      	movs	r3, #0
 80052a8:	e000      	b.n	80052ac <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80052aa:	2302      	movs	r3, #2
  }
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3730      	adds	r7, #48	@ 0x30
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	68da      	ldr	r2, [r3, #12]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	430a      	orrs	r2, r1
 80052d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	689a      	ldr	r2, [r3, #8]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	431a      	orrs	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	695b      	ldr	r3, [r3, #20]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80052ee:	f023 030c 	bic.w	r3, r3, #12
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	6812      	ldr	r2, [r2, #0]
 80052f6:	68b9      	ldr	r1, [r7, #8]
 80052f8:	430b      	orrs	r3, r1
 80052fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	699a      	ldr	r2, [r3, #24]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	430a      	orrs	r2, r1
 8005310:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a2c      	ldr	r2, [pc, #176]	@ (80053c8 <UART_SetConfig+0x114>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d103      	bne.n	8005324 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800531c:	f7fe f8ec 	bl	80034f8 <HAL_RCC_GetPCLK2Freq>
 8005320:	60f8      	str	r0, [r7, #12]
 8005322:	e002      	b.n	800532a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005324:	f7fe f8d4 	bl	80034d0 <HAL_RCC_GetPCLK1Freq>
 8005328:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	4613      	mov	r3, r2
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	4413      	add	r3, r2
 8005332:	009a      	lsls	r2, r3, #2
 8005334:	441a      	add	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	009b      	lsls	r3, r3, #2
 800533c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005340:	4a22      	ldr	r2, [pc, #136]	@ (80053cc <UART_SetConfig+0x118>)
 8005342:	fba2 2303 	umull	r2, r3, r2, r3
 8005346:	095b      	lsrs	r3, r3, #5
 8005348:	0119      	lsls	r1, r3, #4
 800534a:	68fa      	ldr	r2, [r7, #12]
 800534c:	4613      	mov	r3, r2
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	4413      	add	r3, r2
 8005352:	009a      	lsls	r2, r3, #2
 8005354:	441a      	add	r2, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005360:	4b1a      	ldr	r3, [pc, #104]	@ (80053cc <UART_SetConfig+0x118>)
 8005362:	fba3 0302 	umull	r0, r3, r3, r2
 8005366:	095b      	lsrs	r3, r3, #5
 8005368:	2064      	movs	r0, #100	@ 0x64
 800536a:	fb00 f303 	mul.w	r3, r0, r3
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	011b      	lsls	r3, r3, #4
 8005372:	3332      	adds	r3, #50	@ 0x32
 8005374:	4a15      	ldr	r2, [pc, #84]	@ (80053cc <UART_SetConfig+0x118>)
 8005376:	fba2 2303 	umull	r2, r3, r2, r3
 800537a:	095b      	lsrs	r3, r3, #5
 800537c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005380:	4419      	add	r1, r3
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	4613      	mov	r3, r2
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	4413      	add	r3, r2
 800538a:	009a      	lsls	r2, r3, #2
 800538c:	441a      	add	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	fbb2 f2f3 	udiv	r2, r2, r3
 8005398:	4b0c      	ldr	r3, [pc, #48]	@ (80053cc <UART_SetConfig+0x118>)
 800539a:	fba3 0302 	umull	r0, r3, r3, r2
 800539e:	095b      	lsrs	r3, r3, #5
 80053a0:	2064      	movs	r0, #100	@ 0x64
 80053a2:	fb00 f303 	mul.w	r3, r0, r3
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	011b      	lsls	r3, r3, #4
 80053aa:	3332      	adds	r3, #50	@ 0x32
 80053ac:	4a07      	ldr	r2, [pc, #28]	@ (80053cc <UART_SetConfig+0x118>)
 80053ae:	fba2 2303 	umull	r2, r3, r2, r3
 80053b2:	095b      	lsrs	r3, r3, #5
 80053b4:	f003 020f 	and.w	r2, r3, #15
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	440a      	add	r2, r1
 80053be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80053c0:	bf00      	nop
 80053c2:	3710      	adds	r7, #16
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	40013800 	.word	0x40013800
 80053cc:	51eb851f 	.word	0x51eb851f

080053d0 <memset>:
 80053d0:	4603      	mov	r3, r0
 80053d2:	4402      	add	r2, r0
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d100      	bne.n	80053da <memset+0xa>
 80053d8:	4770      	bx	lr
 80053da:	f803 1b01 	strb.w	r1, [r3], #1
 80053de:	e7f9      	b.n	80053d4 <memset+0x4>

080053e0 <__errno>:
 80053e0:	4b01      	ldr	r3, [pc, #4]	@ (80053e8 <__errno+0x8>)
 80053e2:	6818      	ldr	r0, [r3, #0]
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	2000000c 	.word	0x2000000c

080053ec <__libc_init_array>:
 80053ec:	b570      	push	{r4, r5, r6, lr}
 80053ee:	2600      	movs	r6, #0
 80053f0:	4d0c      	ldr	r5, [pc, #48]	@ (8005424 <__libc_init_array+0x38>)
 80053f2:	4c0d      	ldr	r4, [pc, #52]	@ (8005428 <__libc_init_array+0x3c>)
 80053f4:	1b64      	subs	r4, r4, r5
 80053f6:	10a4      	asrs	r4, r4, #2
 80053f8:	42a6      	cmp	r6, r4
 80053fa:	d109      	bne.n	8005410 <__libc_init_array+0x24>
 80053fc:	f000 f874 	bl	80054e8 <_init>
 8005400:	2600      	movs	r6, #0
 8005402:	4d0a      	ldr	r5, [pc, #40]	@ (800542c <__libc_init_array+0x40>)
 8005404:	4c0a      	ldr	r4, [pc, #40]	@ (8005430 <__libc_init_array+0x44>)
 8005406:	1b64      	subs	r4, r4, r5
 8005408:	10a4      	asrs	r4, r4, #2
 800540a:	42a6      	cmp	r6, r4
 800540c:	d105      	bne.n	800541a <__libc_init_array+0x2e>
 800540e:	bd70      	pop	{r4, r5, r6, pc}
 8005410:	f855 3b04 	ldr.w	r3, [r5], #4
 8005414:	4798      	blx	r3
 8005416:	3601      	adds	r6, #1
 8005418:	e7ee      	b.n	80053f8 <__libc_init_array+0xc>
 800541a:	f855 3b04 	ldr.w	r3, [r5], #4
 800541e:	4798      	blx	r3
 8005420:	3601      	adds	r6, #1
 8005422:	e7f2      	b.n	800540a <__libc_init_array+0x1e>
 8005424:	08005628 	.word	0x08005628
 8005428:	08005628 	.word	0x08005628
 800542c:	08005628 	.word	0x08005628
 8005430:	0800562c 	.word	0x0800562c

08005434 <abort>:
 8005434:	2006      	movs	r0, #6
 8005436:	b508      	push	{r3, lr}
 8005438:	f000 f82c 	bl	8005494 <raise>
 800543c:	2001      	movs	r0, #1
 800543e:	f7fc fd32 	bl	8001ea6 <_exit>

08005442 <_raise_r>:
 8005442:	291f      	cmp	r1, #31
 8005444:	b538      	push	{r3, r4, r5, lr}
 8005446:	4605      	mov	r5, r0
 8005448:	460c      	mov	r4, r1
 800544a:	d904      	bls.n	8005456 <_raise_r+0x14>
 800544c:	2316      	movs	r3, #22
 800544e:	6003      	str	r3, [r0, #0]
 8005450:	f04f 30ff 	mov.w	r0, #4294967295
 8005454:	bd38      	pop	{r3, r4, r5, pc}
 8005456:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005458:	b112      	cbz	r2, 8005460 <_raise_r+0x1e>
 800545a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800545e:	b94b      	cbnz	r3, 8005474 <_raise_r+0x32>
 8005460:	4628      	mov	r0, r5
 8005462:	f000 f831 	bl	80054c8 <_getpid_r>
 8005466:	4622      	mov	r2, r4
 8005468:	4601      	mov	r1, r0
 800546a:	4628      	mov	r0, r5
 800546c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005470:	f000 b818 	b.w	80054a4 <_kill_r>
 8005474:	2b01      	cmp	r3, #1
 8005476:	d00a      	beq.n	800548e <_raise_r+0x4c>
 8005478:	1c59      	adds	r1, r3, #1
 800547a:	d103      	bne.n	8005484 <_raise_r+0x42>
 800547c:	2316      	movs	r3, #22
 800547e:	6003      	str	r3, [r0, #0]
 8005480:	2001      	movs	r0, #1
 8005482:	e7e7      	b.n	8005454 <_raise_r+0x12>
 8005484:	2100      	movs	r1, #0
 8005486:	4620      	mov	r0, r4
 8005488:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800548c:	4798      	blx	r3
 800548e:	2000      	movs	r0, #0
 8005490:	e7e0      	b.n	8005454 <_raise_r+0x12>
	...

08005494 <raise>:
 8005494:	4b02      	ldr	r3, [pc, #8]	@ (80054a0 <raise+0xc>)
 8005496:	4601      	mov	r1, r0
 8005498:	6818      	ldr	r0, [r3, #0]
 800549a:	f7ff bfd2 	b.w	8005442 <_raise_r>
 800549e:	bf00      	nop
 80054a0:	2000000c 	.word	0x2000000c

080054a4 <_kill_r>:
 80054a4:	b538      	push	{r3, r4, r5, lr}
 80054a6:	2300      	movs	r3, #0
 80054a8:	4d06      	ldr	r5, [pc, #24]	@ (80054c4 <_kill_r+0x20>)
 80054aa:	4604      	mov	r4, r0
 80054ac:	4608      	mov	r0, r1
 80054ae:	4611      	mov	r1, r2
 80054b0:	602b      	str	r3, [r5, #0]
 80054b2:	f7fc fce8 	bl	8001e86 <_kill>
 80054b6:	1c43      	adds	r3, r0, #1
 80054b8:	d102      	bne.n	80054c0 <_kill_r+0x1c>
 80054ba:	682b      	ldr	r3, [r5, #0]
 80054bc:	b103      	cbz	r3, 80054c0 <_kill_r+0x1c>
 80054be:	6023      	str	r3, [r4, #0]
 80054c0:	bd38      	pop	{r3, r4, r5, pc}
 80054c2:	bf00      	nop
 80054c4:	20000534 	.word	0x20000534

080054c8 <_getpid_r>:
 80054c8:	f7fc bcd6 	b.w	8001e78 <_getpid>

080054cc <memcpy>:
 80054cc:	440a      	add	r2, r1
 80054ce:	4291      	cmp	r1, r2
 80054d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80054d4:	d100      	bne.n	80054d8 <memcpy+0xc>
 80054d6:	4770      	bx	lr
 80054d8:	b510      	push	{r4, lr}
 80054da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054de:	4291      	cmp	r1, r2
 80054e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054e4:	d1f9      	bne.n	80054da <memcpy+0xe>
 80054e6:	bd10      	pop	{r4, pc}

080054e8 <_init>:
 80054e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ea:	bf00      	nop
 80054ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ee:	bc08      	pop	{r3}
 80054f0:	469e      	mov	lr, r3
 80054f2:	4770      	bx	lr

080054f4 <_fini>:
 80054f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054f6:	bf00      	nop
 80054f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054fa:	bc08      	pop	{r3}
 80054fc:	469e      	mov	lr, r3
 80054fe:	4770      	bx	lr
