{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574736974927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574736974932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 23:56:14 2019 " "Processing started: Mon Nov 25 23:56:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574736974932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736974932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registerFile -c registerFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off registerFile -c registerFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736974932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574736975622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574736975622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile_TB " "Found entity 1: registerFile_TB" {  } { { "registerFile_TB.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574736986753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736986753 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(31) " "Verilog HDL information at registerFile.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574736986757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574736986758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736986758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registerFile " "Elaborating entity \"registerFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574736987708 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registerFile.v(31) " "Verilog HDL Always Construct warning at registerFile.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574736987713 "|registerFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 registerFile.v(51) " "Verilog HDL assignment warning at registerFile.v(51): truncated value with size 32 to match size of target (16)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574736987715 "|registerFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 registerFile.v(53) " "Verilog HDL assignment warning at registerFile.v(53): truncated value with size 32 to match size of target (16)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574736987715 "|registerFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 registerFile.v(57) " "Verilog HDL assignment warning at registerFile.v(57): truncated value with size 32 to match size of target (16)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574736987715 "|registerFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 registerFile.v(59) " "Verilog HDL assignment warning at registerFile.v(59): truncated value with size 32 to match size of target (16)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574736987716 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987722 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987722 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987722 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987722 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987722 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987722 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987722 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987722 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987722 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987722 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987722 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987722 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987722 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987723 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987724 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987725 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987726 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987727 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987727 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987727 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987727 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987727 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987727 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987727 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987727 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987727 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987727 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987727 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987728 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987728 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987728 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987728 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987728 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987728 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987728 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987728 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987728 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987728 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987728 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987728 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987729 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987729 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987729 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987729 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987729 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987729 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987729 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987729 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987729 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987729 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987729 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987729 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987730 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987731 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987732 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987733 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987734 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987735 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987736 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987737 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987738 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987738 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987738 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987738 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987738 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987738 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987738 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987738 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987738 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987738 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987738 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987738 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987739 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987739 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987739 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987739 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987739 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987739 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987739 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987739 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987739 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987739 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987739 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987739 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987739 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987740 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987740 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987740 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987740 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987740 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987740 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987740 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987740 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736987740 "|registerFile"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574736988429 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/output_files/registerFile.map.smsg " "Generated suppressed messages file C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/output_files/registerFile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736990146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574736990391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574736990391 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[16\] " "No output dependent on input pin \"data_In\[16\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[17\] " "No output dependent on input pin \"data_In\[17\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[18\] " "No output dependent on input pin \"data_In\[18\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[19\] " "No output dependent on input pin \"data_In\[19\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[20\] " "No output dependent on input pin \"data_In\[20\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[21\] " "No output dependent on input pin \"data_In\[21\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[22\] " "No output dependent on input pin \"data_In\[22\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[23\] " "No output dependent on input pin \"data_In\[23\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[24\] " "No output dependent on input pin \"data_In\[24\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[25\] " "No output dependent on input pin \"data_In\[25\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[26\] " "No output dependent on input pin \"data_In\[26\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[27\] " "No output dependent on input pin \"data_In\[27\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[28\] " "No output dependent on input pin \"data_In\[28\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[29\] " "No output dependent on input pin \"data_In\[29\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[30\] " "No output dependent on input pin \"data_In\[30\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_In\[31\] " "No output dependent on input pin \"data_In\[31\]\"" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574736990572 "|registerFile|data_In[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574736990572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "677 " "Implemented 677 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574736990573 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574736990573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "598 " "Implemented 598 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574736990573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574736990573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574736990752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 23:56:30 2019 " "Processing ended: Mon Nov 25 23:56:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574736990752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574736990752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574736990752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574736990752 ""}
