#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_5_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_0.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_5_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123608.in[4] (.names)                                                                                                         2.866     4.143
n123608.out[0] (.names)                                                                                                        0.261     4.404
n123607.in[3] (.names)                                                                                                         2.853     7.257
n123607.out[0] (.names)                                                                                                        0.235     7.492
n123601.in[2] (.names)                                                                                                         0.100     7.592
n123601.out[0] (.names)                                                                                                        0.261     7.853
matrix_multiplication^data_from_out_mat~51.in[4] (.names)                                                                      3.391    11.244
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                                                     0.261    11.505
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                             2.691    14.195
data arrival time                                                                                                                       14.195

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -14.195
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.195


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_4_9.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_4_9.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_9.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n120639.in[4] (.names)                                                                                                        2.118     3.394
n120639.out[0] (.names)                                                                                                       0.261     3.655
n120636.in[2] (.names)                                                                                                        2.933     6.588
n120636.out[0] (.names)                                                                                                       0.235     6.823
n120624.in[4] (.names)                                                                                                        0.883     7.706
n120624.out[0] (.names)                                                                                                       0.235     7.941
matrix_multiplication^data_from_out_mat~0.in[3] (.names)                                                                      3.075    11.016
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                                                     0.235    11.251
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                             1.040    12.291
data arrival time                                                                                                                      12.291

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                     -12.291
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.291


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123681.in[3] (.names)                                                                                                         3.200     4.477
n123681.out[0] (.names)                                                                                                        0.261     4.738
n123676.in[2] (.names)                                                                                                         3.210     7.948
n123676.out[0] (.names)                                                                                                        0.261     8.209
matrix_multiplication^data_from_out_mat~53.in[0] (.names)                                                                      1.579     9.788
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                                                     0.261    10.049
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                             2.121    12.170
data arrival time                                                                                                                       12.170

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -12.170
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.170


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_10_5.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_10_5.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10_5.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123417.in[5] (.names)                                                                                                          2.966     4.242
n123417.out[0] (.names)                                                                                                         0.261     4.503
n123414.in[2] (.names)                                                                                                          2.927     7.430
n123414.out[0] (.names)                                                                                                         0.235     7.665
n123411.in[1] (.names)                                                                                                          0.864     8.529
n123411.out[0] (.names)                                                                                                         0.261     8.790
matrix_multiplication^data_from_out_mat~48.in[3] (.names)                                                                       0.100     8.890
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                                                      0.261     9.151
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                                                              2.447    11.598
data arrival time                                                                                                                        11.598

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -11.598
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -11.598


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_11_11.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_11_11.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11_11.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n124205.in[1] (.names)                                                                                                           2.809     4.085
n124205.out[0] (.names)                                                                                                          0.261     4.346
n124202.in[2] (.names)                                                                                                           2.553     6.899
n124202.out[0] (.names)                                                                                                          0.261     7.160
n124201.in[3] (.names)                                                                                                           0.100     7.260
n124201.out[0] (.names)                                                                                                          0.261     7.521
matrix_multiplication^data_from_out_mat~62.in[1] (.names)                                                                        1.571     9.093
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                                                       0.261     9.354
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                                                               1.646    10.999
data arrival time                                                                                                                         10.999

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                        -10.999
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -10.999


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_5_0.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_5_0.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_5_0.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121167.in[4] (.names)                                                                                                        1.711     2.987
n121167.out[0] (.names)                                                                                                       0.261     3.248
n121164.in[2] (.names)                                                                                                        0.610     3.858
n121164.out[0] (.names)                                                                                                       0.261     4.119
n121141.in[4] (.names)                                                                                                        2.529     6.648
n121141.out[0] (.names)                                                                                                       0.261     6.909
matrix_multiplication^data_from_out_mat~9.in[3] (.names)                                                                      0.751     7.660
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                                                     0.235     7.895
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                             2.812    10.707
data arrival time                                                                                                                      10.707

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                     -10.707
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -10.707


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_8_0.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_8_0.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_8_0.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123894.in[4] (.names)                                                                                                         1.955     3.232
n123894.out[0] (.names)                                                                                                        0.261     3.493
n123893.in[4] (.names)                                                                                                         2.550     6.043
n123893.out[0] (.names)                                                                                                        0.235     6.278
n123882.in[3] (.names)                                                                                                         1.011     7.289
n123882.out[0] (.names)                                                                                                        0.261     7.550
matrix_multiplication^data_from_out_mat~56.in[4] (.names)                                                                      2.111     9.661
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                                                     0.235     9.896
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                             0.790    10.686
data arrival time                                                                                                                       10.686

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.686
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.686


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_5_9.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_5_9.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_5_9.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n120996.in[5] (.names)                                                                                                        1.035     2.311
n120996.out[0] (.names)                                                                                                       0.261     2.572
n120993.in[2] (.names)                                                                                                        1.834     4.406
n120993.out[0] (.names)                                                                                                       0.235     4.641
n120981.in[4] (.names)                                                                                                        3.455     8.096
n120981.out[0] (.names)                                                                                                       0.235     8.331
matrix_multiplication^data_from_out_mat~6.in[5] (.names)                                                                      0.466     8.798
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                                                     0.261     9.059
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                                                             1.563    10.621
data arrival time                                                                                                                      10.621

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                     -10.621
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -10.621


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_4_8.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_8.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_8.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123967.in[5] (.names)                                                                                                         2.400     3.677
n123967.out[0] (.names)                                                                                                        0.261     3.938
n123966.in[3] (.names)                                                                                                         2.244     6.181
n123966.out[0] (.names)                                                                                                        0.235     6.416
n123963.in[5] (.names)                                                                                                         0.100     6.516
n123963.out[0] (.names)                                                                                                        0.261     6.777
matrix_multiplication^data_from_out_mat~58.in[0] (.names)                                                                      1.701     8.478
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                                                     0.261     8.739
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                                                             1.829    10.568
data arrival time                                                                                                                       10.568

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.568


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_6_7.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_6_7.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_6_7.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122388.in[4] (.names)                                                                                                         2.816     4.092
n122388.out[0] (.names)                                                                                                        0.261     4.353
n122378.in[5] (.names)                                                                                                         2.637     6.990
n122378.out[0] (.names)                                                                                                        0.261     7.251
matrix_multiplication^data_from_out_mat~30.in[3] (.names)                                                                      1.991     9.242
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                                                     0.261     9.503
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                             1.036    10.538
data arrival time                                                                                                                       10.538

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.538
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.538


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_3_5.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_5.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_5.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122067.in[2] (.names)                                                                                                         1.571     2.848
n122067.out[0] (.names)                                                                                                        0.261     3.109
n122066.in[3] (.names)                                                                                                         1.151     4.260
n122066.out[0] (.names)                                                                                                        0.261     4.521
n122063.in[4] (.names)                                                                                                         0.100     4.621
n122063.out[0] (.names)                                                                                                        0.261     4.882
matrix_multiplication^data_from_out_mat~25.in[1] (.names)                                                                      2.789     7.671
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                                                     0.261     7.932
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                             2.573    10.505
data arrival time                                                                                                                       10.505

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.505
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.505


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_12_3.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_12_3.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_12_3.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122299.in[3] (.names)                                                                                                          1.716     2.993
n122299.out[0] (.names)                                                                                                         0.261     3.254
n122298.in[4] (.names)                                                                                                          2.680     5.934
n122298.out[0] (.names)                                                                                                         0.235     6.169
n122297.in[0] (.names)                                                                                                          2.257     8.426
n122297.out[0] (.names)                                                                                                         0.235     8.661
matrix_multiplication^data_from_out_mat~29.in[1] (.names)                                                                       0.100     8.761
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                                                      0.235     8.996
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                                                              1.484    10.481
data arrival time                                                                                                                        10.481

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.481
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.481


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_15_3.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_3.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_15_3.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123789.in[1] (.names)                                                                                                          2.908     4.184
n123789.out[0] (.names)                                                                                                         0.261     4.445
n123788.in[3] (.names)                                                                                                          2.264     6.709
n123788.out[0] (.names)                                                                                                         0.261     6.970
matrix_multiplication^data_from_out_mat~54.in[5] (.names)                                                                       2.104     9.074
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                                                      0.261     9.335
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                              1.091    10.426
data arrival time                                                                                                                        10.426

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.426
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.426


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_10_5.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_10_5.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10_5.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122609.in[5] (.names)                                                                                                          1.684     2.961
n122609.out[0] (.names)                                                                                                         0.261     3.222
n122606.in[2] (.names)                                                                                                          2.121     5.342
n122606.out[0] (.names)                                                                                                         0.235     5.577
n122603.in[5] (.names)                                                                                                          0.100     5.677
n122603.out[0] (.names)                                                                                                         0.261     5.938
matrix_multiplication^data_from_out_mat~34.in[2] (.names)                                                                       3.175     9.113
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                                                      0.235     9.348
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                                                              1.067    10.415
data arrival time                                                                                                                        10.415

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.415
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.415


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123668.in[3] (.names)                                                                                                         2.425     3.702
n123668.out[0] (.names)                                                                                                        0.261     3.963
n123667.in[3] (.names)                                                                                                         2.665     6.628
n123667.out[0] (.names)                                                                                                        0.261     6.889
matrix_multiplication^data_from_out_mat~52.in[4] (.names)                                                                      1.321     8.210
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                                                     0.261     8.471
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                             1.928    10.399
data arrival time                                                                                                                       10.399

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.399
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.399


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122174.in[1] (.names)                                                                                                           1.858     3.134
n122174.out[0] (.names)                                                                                                          0.261     3.395
n122173.in[4] (.names)                                                                                                           2.542     5.938
n122173.out[0] (.names)                                                                                                          0.261     6.199
n122172.in[0] (.names)                                                                                                           2.125     8.324
n122172.out[0] (.names)                                                                                                          0.235     8.559
matrix_multiplication^data_from_out_mat~27.in[0] (.names)                                                                        0.100     8.659
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                                                       0.235     8.894
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                               1.429    10.323
data arrival time                                                                                                                         10.323

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                        -10.323
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -10.323


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_8_12.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_8_12.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_8_12.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121426.in[1] (.names)                                                                                                          2.122     3.399
n121426.out[0] (.names)                                                                                                         0.261     3.660
n121425.in[5] (.names)                                                                                                          2.496     6.156
n121425.out[0] (.names)                                                                                                         0.261     6.417
n121421.in[1] (.names)                                                                                                          2.129     8.546
n121421.out[0] (.names)                                                                                                         0.235     8.781
matrix_multiplication^data_from_out_mat~14.in[1] (.names)                                                                       0.100     8.881
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                                                      0.261     9.142
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                              1.163    10.305
data arrival time                                                                                                                        10.305

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.305
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.305


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_7_12.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_12.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_7_12.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121027.in[0] (.names)                                                                                                         1.039     2.316
n121027.out[0] (.names)                                                                                                        0.235     2.551
n121025.in[5] (.names)                                                                                                         2.130     4.681
n121025.out[0] (.names)                                                                                                        0.261     4.942
n121020.in[4] (.names)                                                                                                         0.470     5.412
n121020.out[0] (.names)                                                                                                        0.261     5.673
matrix_multiplication^data_from_out_mat~7.in[2] (.names)                                                                       3.227     8.900
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                                                      0.261     9.161
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                              1.036    10.197
data arrival time                                                                                                                       10.197

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.197
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.197


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n120693.in[1] (.names)                                                                                                         1.596     2.873
n120693.out[0] (.names)                                                                                                        0.235     3.108
n120691.in[5] (.names)                                                                                                         0.472     3.580
n120691.out[0] (.names)                                                                                                        0.261     3.841
n120686.in[4] (.names)                                                                                                         0.743     4.584
n120686.out[0] (.names)                                                                                                        0.261     4.845
matrix_multiplication^data_from_out_mat~1.in[3] (.names)                                                                       4.202     9.047
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                                                      0.261     9.308
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                              0.743    10.052
data arrival time                                                                                                                       10.052

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.052
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.052


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_10_14.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_14.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10_14.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122053.in[2] (.names)                                                                                                           2.399     3.676
n122053.out[0] (.names)                                                                                                          0.261     3.937
n122051.in[4] (.names)                                                                                                           1.849     5.786
n122051.out[0] (.names)                                                                                                          0.261     6.047
matrix_multiplication^data_from_out_mat~24.in[4] (.names)                                                                        1.996     8.043
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                                                       0.235     8.278
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                                                               1.619     9.897
data arrival time                                                                                                                          9.897

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -9.897
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -9.897


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_4_12.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_4_12.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_12.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122779.in[0] (.names)                                                                                                          1.842     3.119
n122779.out[0] (.names)                                                                                                         0.261     3.380
n122778.in[4] (.names)                                                                                                          1.591     4.971
n122778.out[0] (.names)                                                                                                         0.261     5.232
n122762.in[5] (.names)                                                                                                          0.100     5.332
n122762.out[0] (.names)                                                                                                         0.261     5.593
matrix_multiplication^data_from_out_mat~37.in[2] (.names)                                                                       3.357     8.950
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                                                      0.261     9.211
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                                                              0.666     9.876
data arrival time                                                                                                                         9.876

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -9.876
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -9.876


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_15_3.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_3.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_15_3.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123555.in[1] (.names)                                                                                                          2.517     3.793
n123555.out[0] (.names)                                                                                                         0.261     4.054
n123554.in[3] (.names)                                                                                                          1.298     5.352
n123554.out[0] (.names)                                                                                                         0.261     5.613
matrix_multiplication^data_from_out_mat~50.in[4] (.names)                                                                       1.434     7.047
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                                                      0.261     7.308
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                              2.410     9.718
data arrival time                                                                                                                         9.718

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -9.718
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -9.718


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_9_7.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_9_7.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_9_7.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n120910.in[0] (.names)                                                                                                        1.312     2.588
n120910.out[0] (.names)                                                                                                       0.261     2.849
n120908.in[4] (.names)                                                                                                        0.747     3.596
n120908.out[0] (.names)                                                                                                       0.261     3.857
n120904.in[4] (.names)                                                                                                        3.221     7.078
n120904.out[0] (.names)                                                                                                       0.261     7.339
matrix_multiplication^data_from_out_mat~5.in[2] (.names)                                                                      0.898     8.236
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                                                     0.261     8.497
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                                                             1.149     9.646
data arrival time                                                                                                                       9.646

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -9.646
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -9.646


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_2_15.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_2_15.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_15.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121959.in[0] (.names)                                                                                                          1.709     2.985
n121959.out[0] (.names)                                                                                                         0.261     3.246
n121957.in[3] (.names)                                                                                                          0.893     4.139
n121957.out[0] (.names)                                                                                                         0.235     4.374
n121956.in[4] (.names)                                                                                                          0.100     4.474
n121956.out[0] (.names)                                                                                                         0.261     4.735
matrix_multiplication^data_from_out_mat~23.in[2] (.names)                                                                       2.532     7.267
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                                                      0.261     7.528
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                                                              2.112     9.640
data arrival time                                                                                                                         9.640

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -9.640
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -9.640


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_10_12.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_12.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10_12.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n124069.in[2] (.names)                                                                                                           2.261     3.537
n124069.out[0] (.names)                                                                                                          0.261     3.798
n124068.in[0] (.names)                                                                                                           1.704     5.502
n124068.out[0] (.names)                                                                                                          0.235     5.737
n124055.in[5] (.names)                                                                                                           1.828     7.565
n124055.out[0] (.names)                                                                                                          0.261     7.826
matrix_multiplication^data_from_out_mat~59.in[4] (.names)                                                                        0.100     7.926
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                                                       0.261     8.187
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                               1.425     9.612
data arrival time                                                                                                                          9.612

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -9.612
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -9.612


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121402.in[1] (.names)                                                                                                           1.168     2.445
n121402.out[0] (.names)                                                                                                          0.235     2.680
n121396.in[5] (.names)                                                                                                           0.746     3.426
n121396.out[0] (.names)                                                                                                          0.261     3.687
n121382.in[4] (.names)                                                                                                           2.539     6.225
n121382.out[0] (.names)                                                                                                          0.261     6.486
matrix_multiplication^data_from_out_mat~13.in[3] (.names)                                                                        1.158     7.645
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                                                       0.235     7.880
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                               1.727     9.606
data arrival time                                                                                                                          9.606

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -9.606
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -9.606


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121239.in[1] (.names)                                                                                                           3.078     4.354
n121239.out[0] (.names)                                                                                                          0.261     4.615
n121238.in[4] (.names)                                                                                                           1.434     6.049
n121238.out[0] (.names)                                                                                                          0.261     6.310
n121233.in[1] (.names)                                                                                                           1.566     7.876
n121233.out[0] (.names)                                                                                                          0.261     8.137
matrix_multiplication^data_from_out_mat~11.in[0] (.names)                                                                        0.100     8.237
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                                                       0.235     8.472
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                                                               1.059     9.531
data arrival time                                                                                                                          9.531

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -9.531
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -9.531


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_3_5.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_5.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_5.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122534.in[2] (.names)                                                                                                         2.273     3.549
n122534.out[0] (.names)                                                                                                        0.261     3.810
n122533.in[3] (.names)                                                                                                         1.025     4.835
n122533.out[0] (.names)                                                                                                        0.261     5.096
n122530.in[4] (.names)                                                                                                         0.100     5.196
n122530.out[0] (.names)                                                                                                        0.261     5.457
matrix_multiplication^data_from_out_mat~33.in[1] (.names)                                                                      2.252     7.709
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                                                     0.261     7.970
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                             1.494     9.464
data arrival time                                                                                                                        9.464

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -9.464
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -9.464


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_14_10.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_10.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_14_10.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121315.in[2] (.names)                                                                                                           1.742     3.018
n121315.out[0] (.names)                                                                                                          0.261     3.279
n121314.in[0] (.names)                                                                                                           1.457     4.736
n121314.out[0] (.names)                                                                                                          0.235     4.971
n121313.in[0] (.names)                                                                                                           2.541     7.513
n121313.out[0] (.names)                                                                                                          0.235     7.748
matrix_multiplication^data_from_out_mat~12.in[1] (.names)                                                                        0.100     7.848
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                                                       0.261     8.109
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                                                               1.276     9.385
data arrival time                                                                                                                          9.385

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -9.385
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -9.385


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_13_4.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_13_4.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_13_4.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n120748.in[0] (.names)                                                                                                         1.728     3.004
n120748.out[0] (.names)                                                                                                        0.261     3.265
n120747.in[5] (.names)                                                                                                         1.316     4.581
n120747.out[0] (.names)                                                                                                        0.261     4.842
n120738.in[5] (.names)                                                                                                         1.711     6.553
n120738.out[0] (.names)                                                                                                        0.261     6.814
matrix_multiplication^data_from_out_mat~2.in[3] (.names)                                                                       1.740     8.554
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                                                      0.261     8.815
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                              0.527     9.342
data arrival time                                                                                                                        9.342

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -9.342
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -9.342


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_7_14.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_7_14.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_7_14.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121817.in[2] (.names)                                                                                                          3.092     4.369
n121817.out[0] (.names)                                                                                                         0.261     4.630
n121815.in[3] (.names)                                                                                                          1.845     6.475
n121815.out[0] (.names)                                                                                                         0.235     6.710
n121798.in[4] (.names)                                                                                                          0.100     6.810
n121798.out[0] (.names)                                                                                                         0.235     7.045
matrix_multiplication^data_from_out_mat~20.in[3] (.names)                                                                       0.100     7.145
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                                                      0.235     7.380
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                              1.871     9.250
data arrival time                                                                                                                         9.250

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -9.250
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -9.250


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122503.in[1] (.names)                                                                                                           2.307     3.584
n122503.out[0] (.names)                                                                                                          0.261     3.845
n122502.in[4] (.names)                                                                                                           1.302     5.147
n122502.out[0] (.names)                                                                                                          0.261     5.408
n122501.in[0] (.names)                                                                                                           1.732     7.140
n122501.out[0] (.names)                                                                                                          0.235     7.375
matrix_multiplication^data_from_out_mat~32.in[3] (.names)                                                                        0.100     7.475
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                                                       0.261     7.736
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                                                               1.488     9.224
data arrival time                                                                                                                          9.224

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -9.224
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -9.224


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_13_3.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_13_3.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_13_3.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121204.in[0] (.names)                                                                                                          1.443     2.719
n121204.out[0] (.names)                                                                                                         0.261     2.980
n121203.in[3] (.names)                                                                                                          1.313     4.294
n121203.out[0] (.names)                                                                                                         0.261     4.555
n121194.in[3] (.names)                                                                                                          1.440     5.994
n121194.out[0] (.names)                                                                                                         0.235     6.229
matrix_multiplication^data_from_out_mat~10.in[1] (.names)                                                                       1.030     7.260
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                                                      0.235     7.495
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                              1.715     9.210
data arrival time                                                                                                                         9.210

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -9.210
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -9.210


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_10_12.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_10_12.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10_12.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122920.in[2] (.names)                                                                                                           2.843     4.119
n122920.out[0] (.names)                                                                                                          0.261     4.380
n122919.in[0] (.names)                                                                                                           1.984     6.364
n122919.out[0] (.names)                                                                                                          0.235     6.599
n122907.in[5] (.names)                                                                                                           1.173     7.772
n122907.out[0] (.names)                                                                                                          0.261     8.033
matrix_multiplication^data_from_out_mat~39.in[5] (.names)                                                                        0.100     8.133
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                                                       0.261     8.394
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                               0.815     9.209
data arrival time                                                                                                                          9.209

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -9.209
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -9.209


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123833.in[0] (.names)                                                                                                         1.843     3.120
n123833.out[0] (.names)                                                                                                        0.235     3.355
n123832.in[5] (.names)                                                                                                         2.110     5.465
n123832.out[0] (.names)                                                                                                        0.261     5.726
n123828.in[1] (.names)                                                                                                         1.560     7.286
n123828.out[0] (.names)                                                                                                        0.235     7.521
matrix_multiplication^data_from_out_mat~55.in[3] (.names)                                                                      0.100     7.621
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                                                     0.261     7.882
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                             1.322     9.203
data arrival time                                                                                                                        9.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -9.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -9.203


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_15_4.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_4.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_15_4.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121667.in[0] (.names)                                                                                                          1.725     3.002
n121667.out[0] (.names)                                                                                                         0.235     3.237
n121660.in[3] (.names)                                                                                                          2.250     5.487
n121660.out[0] (.names)                                                                                                         0.261     5.748
matrix_multiplication^data_from_out_mat~18.in[1] (.names)                                                                       1.431     7.179
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                                                      0.261     7.440
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                                                              1.697     9.136
data arrival time                                                                                                                         9.136

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -9.136
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -9.136


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_10_5.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_10_5.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10_5.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121741.in[5] (.names)                                                                                                          2.531     3.807
n121741.out[0] (.names)                                                                                                         0.261     4.068
n121738.in[2] (.names)                                                                                                          1.708     5.776
n121738.out[0] (.names)                                                                                                         0.235     6.011
n121737.in[0] (.names)                                                                                                          1.294     7.305
n121737.out[0] (.names)                                                                                                         0.235     7.540
matrix_multiplication^data_from_out_mat~19.in[3] (.names)                                                                       0.100     7.640
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                                                      0.261     7.901
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                              1.225     9.126
data arrival time                                                                                                                         9.126

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -9.126
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -9.126


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_5_0.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_0.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_5_0.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n124188.in[4] (.names)                                                                                                         4.063     5.339
n124188.out[0] (.names)                                                                                                        0.261     5.600
n124187.in[3] (.names)                                                                                                         0.100     5.700
n124187.out[0] (.names)                                                                                                        0.235     5.935
n124173.in[4] (.names)                                                                                                         1.575     7.510
n124173.out[0] (.names)                                                                                                        0.261     7.771
matrix_multiplication^data_from_out_mat~61.in[4] (.names)                                                                      0.100     7.871
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                                                     0.235     8.106
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                             0.923     9.029
data arrival time                                                                                                                        9.029

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -9.029
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -9.029


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_15_6.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_6.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_15_6.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122144.in[1] (.names)                                                                                                          2.000     3.277
n122144.out[0] (.names)                                                                                                         0.235     3.512
n122143.in[4] (.names)                                                                                                          1.154     4.665
n122143.out[0] (.names)                                                                                                         0.235     4.900
n122142.in[0] (.names)                                                                                                          1.982     6.883
n122142.out[0] (.names)                                                                                                         0.235     7.118
matrix_multiplication^data_from_out_mat~26.in[3] (.names)                                                                       0.100     7.218
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                                                      0.235     7.453
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                              1.576     9.029
data arrival time                                                                                                                         9.029

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -9.029
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -9.029


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_8_0.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_8_0.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_8_0.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n124107.in[4] (.names)                                                                                                         2.684     3.960
n124107.out[0] (.names)                                                                                                        0.261     4.221
n124106.in[5] (.names)                                                                                                         0.100     4.321
n124106.out[0] (.names)                                                                                                        0.261     4.582
n124105.in[0] (.names)                                                                                                         2.904     7.486
n124105.out[0] (.names)                                                                                                        0.261     7.747
matrix_multiplication^data_from_out_mat~60.in[3] (.names)                                                                      0.100     7.847
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                                                     0.261     8.108
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                                                             0.906     9.014
data arrival time                                                                                                                        9.014

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -9.014
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -9.014


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_6_15.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_6_15.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_6_15.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123302.in[0] (.names)                                                                                                          2.247     3.523
n123302.out[0] (.names)                                                                                                         0.235     3.758
n123300.in[1] (.names)                                                                                                          0.609     4.367
n123300.out[0] (.names)                                                                                                         0.235     4.602
n123299.in[0] (.names)                                                                                                          0.611     5.213
n123299.out[0] (.names)                                                                                                         0.261     5.474
matrix_multiplication^data_from_out_mat~46.in[3] (.names)                                                                       1.576     7.050
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                                                      0.235     7.285
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                                                              1.720     9.005
data arrival time                                                                                                                         9.005

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -9.005
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -9.005


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_15_7.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_15_7.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_15_7.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121100.in[1] (.names)                                                                                                         1.719     2.995
n121100.out[0] (.names)                                                                                                        0.235     3.230
n121099.in[0] (.names)                                                                                                         0.468     3.698
n121099.out[0] (.names)                                                                                                        0.261     3.959
n121081.in[5] (.names)                                                                                                         0.884     4.843
n121081.out[0] (.names)                                                                                                        0.261     5.104
matrix_multiplication^data_from_out_mat~8.in[3] (.names)                                                                       2.113     7.217
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                                                      0.261     7.478
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                              1.521     8.999
data arrival time                                                                                                                        8.999

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -8.999
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.999


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_9_14.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_9_14.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_9_14.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123142.in[2] (.names)                                                                                                          3.234     4.511
n123142.out[0] (.names)                                                                                                         0.235     4.746
n123141.in[4] (.names)                                                                                                          1.295     6.041
n123141.out[0] (.names)                                                                                                         0.235     6.276
n123131.in[2] (.names)                                                                                                          1.449     7.725
n123131.out[0] (.names)                                                                                                         0.261     7.986
matrix_multiplication^data_from_out_mat~43.in[4] (.names)                                                                       0.100     8.086
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                                                      0.261     8.347
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                              0.642     8.989
data arrival time                                                                                                                         8.989

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -8.989
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.989


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122666.in[2] (.names)                                                                                                         1.983     3.259
n122666.out[0] (.names)                                                                                                        0.261     3.520
n122664.in[3] (.names)                                                                                                         1.691     5.211
n122664.out[0] (.names)                                                                                                        0.235     5.446
n122648.in[4] (.names)                                                                                                         1.321     6.767
n122648.out[0] (.names)                                                                                                        0.235     7.002
matrix_multiplication^data_from_out_mat~35.in[1] (.names)                                                                      0.100     7.102
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                                                     0.235     7.337
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                             1.629     8.966
data arrival time                                                                                                                        8.966

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -8.966
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.966


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_6_7.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_6_7.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_6_7.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123372.in[4] (.names)                                                                                                         2.153     3.429
n123372.out[0] (.names)                                                                                                        0.261     3.690
n123371.in[0] (.names)                                                                                                         0.889     4.580
n123371.out[0] (.names)                                                                                                        0.261     4.841
n123363.in[3] (.names)                                                                                                         0.100     4.941
n123363.out[0] (.names)                                                                                                        0.261     5.202
matrix_multiplication^data_from_out_mat~47.in[4] (.names)                                                                      2.257     7.459
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                                                     0.261     7.720
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                             1.217     8.937
data arrival time                                                                                                                        8.937

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -8.937
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.937


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_5_5.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_5.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_5_5.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123157.in[3] (.names)                                                                                                         1.300     2.576
n123157.out[0] (.names)                                                                                                        0.261     2.837
n123156.in[3] (.names)                                                                                                         0.743     3.580
n123156.out[0] (.names)                                                                                                        0.261     3.841
n123155.in[4] (.names)                                                                                                         0.100     3.941
n123155.out[0] (.names)                                                                                                        0.261     4.202
matrix_multiplication^data_from_out_mat~44.in[0] (.names)                                                                      2.673     6.875
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                                                     0.261     7.136
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                             1.786     8.922
data arrival time                                                                                                                        8.922

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -8.922
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.922


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121831.in[1] (.names)                                                                                                           1.439     2.715
n121831.out[0] (.names)                                                                                                          0.261     2.976
n121830.in[0] (.names)                                                                                                           1.841     4.817
n121830.out[0] (.names)                                                                                                          0.235     5.052
n121829.in[0] (.names)                                                                                                           0.100     5.152
n121829.out[0] (.names)                                                                                                          0.261     5.413
matrix_multiplication^data_from_out_mat~21.in[1] (.names)                                                                        1.435     6.848
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                                                       0.261     7.109
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                               1.766     8.876
data arrival time                                                                                                                          8.876

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -8.876
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -8.876


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_5_8.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_8.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_5_8.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122439.in[5] (.names)                                                                                                         2.548     3.824
n122439.out[0] (.names)                                                                                                        0.261     4.085
n122433.in[5] (.names)                                                                                                         1.706     5.791
n122433.out[0] (.names)                                                                                                        0.261     6.052
matrix_multiplication^data_from_out_mat~31.in[2] (.names)                                                                      1.599     7.651
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                                                     0.261     7.912
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                             0.959     8.871
data arrival time                                                                                                                        8.871

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -8.871
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.871


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_9_11.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_9_11.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_9_11.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122261.in[0] (.names)                                                                                                          2.140     3.417
n122261.out[0] (.names)                                                                                                         0.261     3.678
n122258.in[2] (.names)                                                                                                          0.612     4.290
n122258.out[0] (.names)                                                                                                         0.235     4.525
n122246.in[5] (.names)                                                                                                          0.100     4.625
n122246.out[0] (.names)                                                                                                         0.261     4.886
matrix_multiplication^data_from_out_mat~28.in[2] (.names)                                                                       2.518     7.403
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                                                      0.261     7.664
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                              1.186     8.850
data arrival time                                                                                                                         8.850

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -8.850
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.850


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122944.in[2] (.names)                                                                                                         1.445     2.721
n122944.out[0] (.names)                                                                                                        0.235     2.956
n122938.in[2] (.names)                                                                                                         1.300     4.257
n122938.out[0] (.names)                                                                                                        0.261     4.518
matrix_multiplication^data_from_out_mat~40.in[1] (.names)                                                                      2.084     6.602
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                                                     0.261     6.863
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                                                             1.971     8.834
data arrival time                                                                                                                        8.834

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -8.834
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.834


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_14_4.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_14_4.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_14_4.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123089.in[0] (.names)                                                                                                          2.696     3.972
n123089.out[0] (.names)                                                                                                         0.235     4.207
n123087.in[3] (.names)                                                                                                          1.433     5.640
n123087.out[0] (.names)                                                                                                         0.235     5.875
n123078.in[3] (.names)                                                                                                          0.100     5.975
n123078.out[0] (.names)                                                                                                         0.261     6.236
matrix_multiplication^data_from_out_mat~42.in[3] (.names)                                                                       0.100     6.336
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                                                      0.261     6.597
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                              2.212     8.809
data arrival time                                                                                                                         8.809

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -8.809
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.809


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_9_11.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_9_11.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_9_11.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123492.in[0] (.names)                                                                                                          1.857     3.134
n123492.out[0] (.names)                                                                                                         0.261     3.395
n123487.in[4] (.names)                                                                                                          0.886     4.280
n123487.out[0] (.names)                                                                                                         0.261     4.541
n123479.in[3] (.names)                                                                                                          0.100     4.641
n123479.out[0] (.names)                                                                                                         0.261     4.902
matrix_multiplication^data_from_out_mat~49.in[4] (.names)                                                                       2.953     7.855
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                                                      0.261     8.116
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                              0.673     8.790
data arrival time                                                                                                                         8.790

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -8.790
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.790


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_7_14.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_7_14.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_7_14.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122815.in[1] (.names)                                                                                                          1.700     2.977
n122815.out[0] (.names)                                                                                                         0.235     3.212
n122813.in[5] (.names)                                                                                                          0.100     3.312
n122813.out[0] (.names)                                                                                                         0.261     3.573
n122808.in[1] (.names)                                                                                                          1.819     5.392
n122808.out[0] (.names)                                                                                                         0.261     5.653
matrix_multiplication^data_from_out_mat~38.in[0] (.names)                                                                       1.541     7.195
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                                                      0.261     7.456
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                              1.204     8.659
data arrival time                                                                                                                         8.659

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -8.659
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.659


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_4_7.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_7.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_7.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n122702.in[1] (.names)                                                                                                         1.439     2.715
n122702.out[0] (.names)                                                                                                        0.261     2.976
n122701.in[3] (.names)                                                                                                         1.429     4.405
n122701.out[0] (.names)                                                                                                        0.261     4.666
n122700.in[4] (.names)                                                                                                         0.100     4.766
n122700.out[0] (.names)                                                                                                        0.261     5.027
matrix_multiplication^data_from_out_mat~36.in[1] (.names)                                                                      2.392     7.420
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                                                     0.261     7.681
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                             0.956     8.636
data arrival time                                                                                                                        8.636

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -8.636
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.636


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_10_7.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_10_7.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10_7.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121887.in[0] (.names)                                                                                                          3.512     4.788
n121887.out[0] (.names)                                                                                                         0.261     5.049
n121880.in[3] (.names)                                                                                                          1.714     6.764
n121880.out[0] (.names)                                                                                                         0.235     6.999
matrix_multiplication^data_from_out_mat~22.in[0] (.names)                                                                       0.100     7.099
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                                                      0.235     7.334
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                              1.294     8.628
data arrival time                                                                                                                         8.628

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -8.628
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.628


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_3_14.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_3_14.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_14.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121630.in[0] (.names)                                                                                                          3.089     4.366
n121630.out[0] (.names)                                                                                                         0.261     4.627
n121628.in[3] (.names)                                                                                                          1.286     5.913
n121628.out[0] (.names)                                                                                                         0.235     6.148
n121625.in[1] (.names)                                                                                                          0.606     6.754
n121625.out[0] (.names)                                                                                                         0.261     7.015
matrix_multiplication^data_from_out_mat~17.in[4] (.names)                                                                       0.100     7.115
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                                                      0.261     7.376
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                                                              1.220     8.597
data arrival time                                                                                                                         8.597

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -8.597
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.597


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_4_15.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_15.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_15.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n120876.in[1] (.names)                                                                                                         1.447     2.723
n120876.out[0] (.names)                                                                                                        0.261     2.984
n120874.in[3] (.names)                                                                                                         1.019     4.003
n120874.out[0] (.names)                                                                                                        0.235     4.238
n120858.in[5] (.names)                                                                                                         1.288     5.526
n120858.out[0] (.names)                                                                                                        0.261     5.787
matrix_multiplication^data_from_out_mat~4.in[4] (.names)                                                                       1.566     7.353
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                                                      0.261     7.614
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                                                              0.957     8.571
data arrival time                                                                                                                        8.571

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -8.571
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.571


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_15_3.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_3.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_15_3.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123959.in[1] (.names)                                                                                                          2.975     4.252
n123959.out[0] (.names)                                                                                                         0.261     4.513
n123958.in[3] (.names)                                                                                                          1.731     6.244
n123958.out[0] (.names)                                                                                                         0.261     6.505
matrix_multiplication^data_from_out_mat~57.in[5] (.names)                                                                       0.885     7.390
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                                                      0.261     7.651
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                                                              0.893     8.543
data arrival time                                                                                                                         8.543

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -8.543
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.543


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_15_1.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_1.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_15_1.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123215.in[3] (.names)                                                                                                          1.168     2.444
n123215.out[0] (.names)                                                                                                         0.261     2.705
n123214.in[3] (.names)                                                                                                          0.100     2.805
n123214.out[0] (.names)                                                                                                         0.261     3.066
n123213.in[3] (.names)                                                                                                          1.020     4.086
n123213.out[0] (.names)                                                                                                         0.261     4.347
matrix_multiplication^data_from_out_mat~45.in[0] (.names)                                                                       3.224     7.571
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                                                      0.261     7.832
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                              0.672     8.504
data arrival time                                                                                                                         8.504

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -8.504
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.504


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121567.in[3] (.names)                                                                                                         1.862     3.138
n121567.out[0] (.names)                                                                                                        0.261     3.399
n121562.in[3] (.names)                                                                                                         1.426     4.826
n121562.out[0] (.names)                                                                                                        0.261     5.087
matrix_multiplication^data_from_out_mat~16.in[3] (.names)                                                                      2.098     7.185
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                                                     0.235     7.420
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                             1.066     8.486
data arrival time                                                                                                                        8.486

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -8.486
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.486


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_7_14.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_7_14.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_7_14.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n121482.in[2] (.names)                                                                                                          2.004     3.280
n121482.out[0] (.names)                                                                                                         0.261     3.541
n121480.in[3] (.names)                                                                                                          1.301     4.842
n121480.out[0] (.names)                                                                                                         0.235     5.077
n121479.in[0] (.names)                                                                                                          0.100     5.177
n121479.out[0] (.names)                                                                                                         0.261     5.438
matrix_multiplication^data_from_out_mat~15.in[1] (.names)                                                                       1.564     7.003
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                                                      0.261     7.264
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                                                              1.216     8.479
data arrival time                                                                                                                         8.479

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -8.479
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -8.479


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_14_12.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n123010.in[1] (.names)                                                                                                           1.276     2.553
n123010.out[0] (.names)                                                                                                          0.261     2.814
n123009.in[3] (.names)                                                                                                           0.861     3.674
n123009.out[0] (.names)                                                                                                          0.235     3.909
n123008.in[3] (.names)                                                                                                           0.100     4.009
n123008.out[0] (.names)                                                                                                          0.261     4.270
matrix_multiplication^data_from_out_mat~41.in[3] (.names)                                                                        3.409     7.679
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                                                       0.261     7.940
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                                                               0.512     8.452
data arrival time                                                                                                                          8.452

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -8.452
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -8.452


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_8_8.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_8_8.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_8_8.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n120777.in[0] (.names)                                                                                                        0.903     2.179
n120777.out[0] (.names)                                                                                                       0.235     2.414
n120776.in[5] (.names)                                                                                                        0.100     2.514
n120776.out[0] (.names)                                                                                                       0.261     2.775
n120775.in[3] (.names)                                                                                                        0.748     3.524
n120775.out[0] (.names)                                                                                                       0.261     3.785
matrix_multiplication^data_from_out_mat~3.in[1] (.names)                                                                      3.095     6.879
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                                                     0.261     7.140
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                                                             1.175     8.315
data arrival time                                                                                                                       8.315

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.315
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.315


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_8_8.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_8_8.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_8_8.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n124276.in[0] (.names)                                                                                                         1.590     2.867
n124276.out[0] (.names)                                                                                                        0.235     3.102
n124275.in[3] (.names)                                                                                                         1.728     4.829
n124275.out[0] (.names)                                                                                                        0.235     5.064
n124270.in[5] (.names)                                                                                                         0.100     5.164
n124270.out[0] (.names)                                                                                                        0.261     5.425
matrix_multiplication^data_from_out_mat~63.in[2] (.names)                                                                      1.440     6.865
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                                                     0.261     7.126
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                             0.895     8.021
data arrival time                                                                                                                        8.021

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -8.021
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -8.021


#Path 65
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_8_15_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
n73946.in[1] (.names)                                                                       7.135     7.301
n73946.out[0] (.names)                                                                      0.235     7.536
matrix_multiplication^c_addr_muxed_8_15_reg~1_FF_NODE.D[0] (.latch)                         0.000     7.536
data arrival time                                                                                     7.536

clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^c_addr_muxed_8_15_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -7.536
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.560


#Path 66
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_14_0_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
n91516.in[1] (.names)                                                                       7.135     7.301
n91516.out[0] (.names)                                                                      0.235     7.536
matrix_multiplication^c_addr_muxed_14_0_reg~1_FF_NODE.D[0] (.latch)                         0.000     7.536
data arrival time                                                                                     7.536

clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^c_addr_muxed_14_0_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -7.536
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.560


#Path 67
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_8_3_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n88256.in[1] (.names)                                                                      6.998     7.164
n88256.out[0] (.names)                                                                     0.235     7.399
matrix_multiplication^c_addr_muxed_8_3_reg~4_FF_NODE.D[0] (.latch)                         0.000     7.399
data arrival time                                                                                    7.399

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_8_3_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -7.399
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.423


#Path 68
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_muxed_8_0_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n92316.in[0] (.names)                                                                      6.867     7.033
n92316.out[0] (.names)                                                                     0.235     7.268
matrix_multiplication^a_addr_muxed_8_0_reg~4_FF_NODE.D[0] (.latch)                         0.000     7.268
data arrival time                                                                                    7.268

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^a_addr_muxed_8_0_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -7.268
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.292


#Path 69
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_12_9_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
n80806.in[1] (.names)                                                                       6.860     7.027
n80806.out[0] (.names)                                                                      0.235     7.262
matrix_multiplication^c_addr_muxed_12_9_reg~1_FF_NODE.D[0] (.latch)                         0.000     7.262
data arrival time                                                                                     7.262

clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^c_addr_muxed_12_9_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -7.262
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.285


#Path 70
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_6_3_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n88396.in[1] (.names)                                                                      6.726     6.892
n88396.out[0] (.names)                                                                     0.235     7.127
matrix_multiplication^c_addr_muxed_6_3_reg~4_FF_NODE.D[0] (.latch)                         0.000     7.127
data arrival time                                                                                    7.127

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_6_3_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -7.127
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.151


#Path 71
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_1_6_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n85176.in[1] (.names)                                                                      6.723     6.889
n85176.out[0] (.names)                                                                     0.235     7.124
matrix_multiplication^c_addr_muxed_1_6_reg~4_FF_NODE.D[0] (.latch)                         0.000     7.124
data arrival time                                                                                    7.124

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_1_6_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -7.124
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.148


#Path 72
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_13_10_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                  0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                  0.124     0.166
n79576.in[1] (.names)                                                                        6.721     6.887
n79576.out[0] (.names)                                                                       0.235     7.122
matrix_multiplication^c_addr_muxed_13_10_reg~4_FF_NODE.D[0] (.latch)                         0.000     7.122
data arrival time                                                                                      7.122

clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_13_10_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                            0.000     0.042
cell setup time                                                                             -0.066    -0.024
data required time                                                                                    -0.024
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.024
data arrival time                                                                                     -7.122
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.146


#Path 73
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_3_5_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n86226.in[1] (.names)                                                                      6.721     6.887
n86226.out[0] (.names)                                                                     0.235     7.122
matrix_multiplication^c_addr_muxed_3_5_reg~4_FF_NODE.D[0] (.latch)                         0.000     7.122
data arrival time                                                                                    7.122

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_3_5_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -7.122
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.146


#Path 74
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_11^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                     0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_11^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       7.019     7.019
data arrival time                                                                                                                                                                                  7.019

clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_11^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                         -0.094    -0.052
data required time                                                                                                                                                                                -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                -0.052
data arrival time                                                                                                                                                                                 -7.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                  -7.071


#Path 75
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_10^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                     0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_10^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       7.015     7.015
data arrival time                                                                                                                                                                                  7.015

clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_10^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                         -0.094    -0.052
data required time                                                                                                                                                                                -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                -0.052
data arrival time                                                                                                                                                                                 -7.015
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                  -7.067


#Path 76
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_muxed_7_0_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n92456.in[0] (.names)                                                                      6.588     6.755
n92456.out[0] (.names)                                                                     0.235     6.990
matrix_multiplication^a_addr_muxed_7_0_reg~4_FF_NODE.D[0] (.latch)                         0.000     6.990
data arrival time                                                                                    6.990

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^a_addr_muxed_7_0_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -6.990
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.013


#Path 77
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_muxed_15_0_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
n91336.in[0] (.names)                                                                       6.583     6.750
n91336.out[0] (.names)                                                                      0.235     6.985
matrix_multiplication^a_addr_muxed_15_0_reg~4_FF_NODE.D[0] (.latch)                         0.000     6.985
data arrival time                                                                                     6.985

clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_15_0_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -6.985
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.008


#Path 78
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_11_14_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                                  0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]                  0.124     0.166
n74926.in[1] (.names)                                                                        6.582     6.748
n74926.out[0] (.names)                                                                       0.235     6.983
matrix_multiplication^c_addr_muxed_11_14_reg~1_FF_NODE.D[0] (.latch)                         0.000     6.983
data arrival time                                                                                      6.983

clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_11_14_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                            0.000     0.042
cell setup time                                                                             -0.066    -0.024
data required time                                                                                    -0.024
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.024
data arrival time                                                                                     -6.983
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.007


#Path 79
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_12_10_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                                  0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]                  0.124     0.166
n79616.in[1] (.names)                                                                        6.582     6.748
n79616.out[0] (.names)                                                                       0.235     6.983
matrix_multiplication^c_addr_muxed_12_10_reg~1_FF_NODE.D[0] (.latch)                         0.000     6.983
data arrival time                                                                                      6.983

clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_12_10_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                            0.000     0.042
cell setup time                                                                             -0.066    -0.024
data required time                                                                                    -0.024
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.024
data arrival time                                                                                     -6.983
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.007


#Path 80
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_9^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                    0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_9^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       6.880     6.880
data arrival time                                                                                                                                                                                 6.880

clock matrix_multiplication^clk (rise edge)                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                             0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_9^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                       0.000     0.042
cell setup time                                                                                                                                                                        -0.094    -0.052
data required time                                                                                                                                                                               -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                               -0.052
data arrival time                                                                                                                                                                                -6.880
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -6.932


#Path 81
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_15_10_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                  0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                  0.124     0.166
n79436.in[1] (.names)                                                                        6.449     6.615
n79436.out[0] (.names)                                                                       0.235     6.850
matrix_multiplication^c_addr_muxed_15_10_reg~4_FF_NODE.D[0] (.latch)                         0.000     6.850
data arrival time                                                                                      6.850

clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_15_10_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                            0.000     0.042
cell setup time                                                                             -0.066    -0.024
data required time                                                                                    -0.024
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.024
data arrival time                                                                                     -6.850
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -6.874


#Path 82
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_3_13_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
n76706.in[1] (.names)                                                                       6.449     6.615
n76706.out[0] (.names)                                                                      0.235     6.850
matrix_multiplication^c_addr_muxed_3_13_reg~4_FF_NODE.D[0] (.latch)                         0.000     6.850
data arrival time                                                                                     6.850

clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^c_addr_muxed_3_13_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -6.850
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -6.874


#Path 83
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_5_3_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n88466.in[1] (.names)                                                                      6.447     6.613
n88466.out[0] (.names)                                                                     0.235     6.848
matrix_multiplication^c_addr_muxed_5_3_reg~4_FF_NODE.D[0] (.latch)                         0.000     6.848
data arrival time                                                                                    6.848

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_5_3_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -6.848
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -6.872


#Path 84
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n92846.in[0] (.names)                                                                      6.445     6.611
n92846.out[0] (.names)                                                                     0.235     6.846
matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE.D[0] (.latch)                         0.000     6.846
data arrival time                                                                                    6.846

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -6.846
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -6.870


#Path 85
Startpoint: matrix_multiplication^addr_pi_reg~2_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_2_11_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^addr_pi_reg~2_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication^addr_pi_reg~2_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
n79136.in[1] (.names)                                                                       6.391     6.557
n79136.out[0] (.names)                                                                      0.235     6.792
matrix_multiplication^c_addr_muxed_2_11_reg~2_FF_NODE.D[0] (.latch)                         0.000     6.792
data arrival time                                                                                     6.792

clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^c_addr_muxed_2_11_reg~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -6.792
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -6.816


#Path 86
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10_14^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
input external delay                                                                                                                                                                      0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10_14^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       6.737     6.737
data arrival time                                                                                                                                                                                   6.737

clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10_14^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                          -0.094    -0.052
data required time                                                                                                                                                                                 -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 -0.052
data arrival time                                                                                                                                                                                  -6.737
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                   -6.789


#Path 87
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_15^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
input external delay                                                                                                                                                                      0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_15^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       6.736     6.736
data arrival time                                                                                                                                                                                   6.736

clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_15^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                          -0.094    -0.052
data required time                                                                                                                                                                                 -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 -0.052
data arrival time                                                                                                                                                                                  -6.736
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                   -6.788


#Path 88
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_10_2_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
n89276.in[1] (.names)                                                                       6.310     6.476
n89276.out[0] (.names)                                                                      0.235     6.711
matrix_multiplication^c_addr_muxed_10_2_reg~1_FF_NODE.D[0] (.latch)                         0.000     6.711
data arrival time                                                                                     6.711

clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^c_addr_muxed_10_2_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -6.711
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -6.735


#Path 89
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_10_14_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                                  0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]                  0.124     0.166
n74996.in[1] (.names)                                                                        6.309     6.475
n74996.out[0] (.names)                                                                       0.235     6.710
matrix_multiplication^c_addr_muxed_10_14_reg~1_FF_NODE.D[0] (.latch)                         0.000     6.710
data arrival time                                                                                      6.710

clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_10_14_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                            0.000     0.042
cell setup time                                                                             -0.066    -0.024
data required time                                                                                    -0.024
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.024
data arrival time                                                                                     -6.710
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -6.734


#Path 90
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_10_15_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                                  0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]                  0.124     0.166
n73806.in[1] (.names)                                                                        6.309     6.475
n73806.out[0] (.names)                                                                       0.235     6.710
matrix_multiplication^c_addr_muxed_10_15_reg~1_FF_NODE.D[0] (.latch)                         0.000     6.710
data arrival time                                                                                      6.710

clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_10_15_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                            0.000     0.042
cell setup time                                                                             -0.066    -0.024
data required time                                                                                    -0.024
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.024
data arrival time                                                                                     -6.710
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -6.734


#Path 91
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_15_12_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                                  0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]                  0.124     0.166
n77026.in[1] (.names)                                                                        6.308     6.475
n77026.out[0] (.names)                                                                       0.235     6.710
matrix_multiplication^c_addr_muxed_15_12_reg~1_FF_NODE.D[0] (.latch)                         0.000     6.710
data arrival time                                                                                      6.710

clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_15_12_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                            0.000     0.042
cell setup time                                                                             -0.066    -0.024
data required time                                                                                    -0.024
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.024
data arrival time                                                                                     -6.710
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -6.733


#Path 92
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_2_12_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
n77966.in[1] (.names)                                                                       6.306     6.472
n77966.out[0] (.names)                                                                      0.235     6.707
matrix_multiplication^c_addr_muxed_2_12_reg~4_FF_NODE.D[0] (.latch)                         0.000     6.707
data arrival time                                                                                     6.707

clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^c_addr_muxed_2_12_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -6.707
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -6.731


#Path 93
Startpoint: matrix_multiplication^addr_pi_reg~2_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_13_9_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^addr_pi_reg~2_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication^addr_pi_reg~2_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
n80746.in[1] (.names)                                                                       6.274     6.440
n80746.out[0] (.names)                                                                      0.235     6.675
matrix_multiplication^c_addr_muxed_13_9_reg~2_FF_NODE.D[0] (.latch)                         0.000     6.675
data arrival time                                                                                     6.675

clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^c_addr_muxed_13_9_reg~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -6.675
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -6.699


#Path 94
Startpoint: matrix_multiplication^addr_pi_reg~2_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_11_8_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^addr_pi_reg~2_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication^addr_pi_reg~2_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
n82076.in[1] (.names)                                                                       6.273     6.439
n82076.out[0] (.names)                                                                      0.235     6.674
matrix_multiplication^c_addr_muxed_11_8_reg~2_FF_NODE.D[0] (.latch)                         0.000     6.674
data arrival time                                                                                     6.674

clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^c_addr_muxed_11_8_reg~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -6.674
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -6.698


#Path 95
Startpoint: matrix_multiplication^addr_pi_reg~2_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_6_14_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^addr_pi_reg~2_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication^addr_pi_reg~2_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
n75286.in[1] (.names)                                                                       6.273     6.439
n75286.out[0] (.names)                                                                      0.235     6.674
matrix_multiplication^c_addr_muxed_6_14_reg~2_FF_NODE.D[0] (.latch)                         0.000     6.674
data arrival time                                                                                     6.674

clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^c_addr_muxed_6_14_reg~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -6.674
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -6.698


#Path 96
Startpoint: matrix_multiplication^addr_pi_reg~2_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_6_8_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~2_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~2_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n82426.in[1] (.names)                                                                      6.246     6.412
n82426.out[0] (.names)                                                                     0.235     6.647
matrix_multiplication^c_addr_muxed_6_8_reg~2_FF_NODE.D[0] (.latch)                         0.000     6.647
data arrival time                                                                                    6.647

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_6_8_reg~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -6.647
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -6.671


#Path 97
Startpoint: matrix_multiplication^addr_pi_reg~2_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_9_13_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^addr_pi_reg~2_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication^addr_pi_reg~2_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
n76266.in[1] (.names)                                                                       6.244     6.410
n76266.out[0] (.names)                                                                      0.235     6.645
matrix_multiplication^c_addr_muxed_9_13_reg~2_FF_NODE.D[0] (.latch)                         0.000     6.645
data arrival time                                                                                     6.645

clock matrix_multiplication^clk (rise edge)                                                 0.000     0.000
clock source latency                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                 0.000     0.000
matrix_multiplication^c_addr_muxed_9_13_reg~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -6.645
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -6.669


#Path 98
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_0_5_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n86506.in[1] (.names)                                                                      6.176     6.342
n86506.out[0] (.names)                                                                     0.235     6.577
matrix_multiplication^c_addr_muxed_0_5_reg~4_FF_NODE.D[0] (.latch)                         0.000     6.577
data arrival time                                                                                    6.577

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_0_5_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -6.577
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -6.601


#Path 99
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_muxed_0_9_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n81676.in[0] (.names)                                                                      6.173     6.340
n81676.out[0] (.names)                                                                     0.235     6.575
matrix_multiplication^b_addr_muxed_0_9_reg~4_FF_NODE.D[0] (.latch)                         0.000     6.575
data arrival time                                                                                    6.575

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^b_addr_muxed_0_9_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -6.575
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -6.598


#Path 100
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_10_10_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                                  0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]                  0.124     0.166
n79756.in[1] (.names)                                                                        6.171     6.337
n79756.out[0] (.names)                                                                       0.235     6.572
matrix_multiplication^c_addr_muxed_10_10_reg~1_FF_NODE.D[0] (.latch)                         0.000     6.572
data arrival time                                                                                      6.572

clock matrix_multiplication^clk (rise edge)                                                  0.000     0.000
clock source latency                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_10_10_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                            0.000     0.042
cell setup time                                                                             -0.066    -0.024
data required time                                                                                    -0.024
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.024
data arrival time                                                                                     -6.572
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -6.596


#End of timing report
