# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../src/single_neuron_core.v"
verilog xil_defaultlib  "../../../../../src/axi_wrapper.v"
verilog xil_defaultlib  "../../../../../src/axi_wrapper_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
