# Coen-122-Datapath

Designed a structural model of a 32-bit pipelined CPU with 13 instructions using Verilog HDL. 
