ARRAY_SIZE,FUNC_0
ASPEED_CLK_24M,VAR_0
ASPEED_CLK_BCLK,VAR_1
ASPEED_CLK_ECLK,VAR_2
ASPEED_CLK_ECLK_MUX,VAR_3
ASPEED_CLK_LHCLK,VAR_4
ASPEED_CLK_MAC,VAR_5
ASPEED_CLK_MPLL,VAR_6
ASPEED_CLK_SDIO,VAR_7
ASPEED_CLK_SELECTION,VAR_8
ASPEED_CLK_SELECTION_2,VAR_9
ASPEED_CLK_UART,VAR_10
ASPEED_MISC_CTRL,VAR_11
ASPEED_MPLL_PARAM,VAR_12
CLK_GATE_SET_TO_DISABLE,VAR_13
EINVAL,VAR_14
ENOMEM,VAR_15
GFP_KERNEL,VAR_16
IS_ERR,FUNC_1
PTR_ERR,FUNC_2
THIS_MODULE,VAR_17
UART_DIV13_EN,VAR_18
aspeed_clk_data,VAR_19
aspeed_clk_hw_register_gate,FUNC_3
aspeed_clk_lock,VAR_20
aspeed_gates,VAR_21
aspeed_reset_ops,VAR_22
aspeed_resets,VAR_23
clk_hw_register_divider_table,FUNC_4
clk_hw_register_fixed_rate,FUNC_5
clk_hw_register_gate,FUNC_6
clk_hw_register_mux,FUNC_7
dev_err,FUNC_8
devm_kzalloc,FUNC_9
devm_reset_controller_register,FUNC_10
eclk_parent_names,VAR_24
of_device_get_match_data,FUNC_11
regmap_read,FUNC_12
scu_base,VAR_25
stub1,FUNC_13
syscon_node_to_regmap,FUNC_14
aspeed_clk_probe,FUNC_15
pdev,VAR_26
soc_data,VAR_27
dev,VAR_28
ar,VAR_29
map,VAR_30
hw,VAR_31
val,VAR_32
rate,VAR_33
i,VAR_34
ret,VAR_35
gd,VAR_36
gate_flags,VAR_37
