Classic Timing Analyzer report for uart_transmitter
Wed Dec 15 20:02:54 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Main_PLL:PLL|altpll:altpll_component|_clk0'
  6. Clock Hold: 'Main_PLL:PLL|altpll:altpll_component|_clk0'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------+----------+-----------------------------------+----------------------------------+------------------+----------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack    ; Required Time                     ; Actual Time                      ; From             ; To             ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+----------+-----------------------------------+----------------------------------+------------------+----------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A      ; None                              ; 8.477 ns                         ; i_TX_DV          ; r_TX_Data[4]   ; --                                         ; clk_i                                      ; 0            ;
; Worst-case tco                                            ; N/A      ; None                              ; 5.089 ns                         ; o_TX_Active~reg0 ; o_TX_Active    ; clk_i                                      ; --                                         ; 0            ;
; Worst-case th                                             ; N/A      ; None                              ; -5.888 ns                        ; i_TX_Byte[7]     ; r_TX_Data[7]   ; --                                         ; clk_i                                      ; 0            ;
; Clock Setup: 'Main_PLL:PLL|altpll:altpll_component|_clk0' ; 5.805 ns ; 100.00 MHz ( period = 10.000 ns ) ; 238.38 MHz ( period = 4.195 ns ) ; r_Clk_Count[2]   ; r_Bit_Index[1] ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'Main_PLL:PLL|altpll:altpll_component|_clk0'  ; 0.445 ns ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; r_TX_Done        ; r_TX_Done      ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                              ;          ;                                   ;                                  ;                  ;                ;                                            ;                                            ; 0            ;
+-----------------------------------------------------------+----------+-----------------------------------+----------------------------------+------------------+----------------+--------------------------------------------+--------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Main_PLL:PLL|altpll:altpll_component|_clk0 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; clk_i    ; 2                     ; 1                   ; -2.419 ns ;              ;
; clk_i                                      ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Main_PLL:PLL|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                        ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 5.805 ns                                ; 238.38 MHz ( period = 4.195 ns )                    ; r_Clk_Count[2]            ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.954 ns                ;
; 5.832 ns                                ; 239.92 MHz ( period = 4.168 ns )                    ; r_Clk_Count[3]            ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.927 ns                ;
; 5.956 ns                                ; 247.28 MHz ( period = 4.044 ns )                    ; r_Clk_Count[1]            ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.803 ns                ;
; 5.977 ns                                ; 248.57 MHz ( period = 4.023 ns )                    ; r_Clk_Count[2]            ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.781 ns                ;
; 6.004 ns                                ; 250.25 MHz ( period = 3.996 ns )                    ; r_Clk_Count[3]            ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.754 ns                ;
; 6.089 ns                                ; 255.69 MHz ( period = 3.911 ns )                    ; r_Clk_Count[6]            ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.672 ns                ;
; 6.111 ns                                ; 257.14 MHz ( period = 3.889 ns )                    ; r_Clk_Count[0]            ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.648 ns                ;
; 6.128 ns                                ; 258.26 MHz ( period = 3.872 ns )                    ; r_Clk_Count[1]            ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.630 ns                ;
; 6.200 ns                                ; 263.16 MHz ( period = 3.800 ns )                    ; r_Clk_Count[6]            ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.561 ns                ;
; 6.213 ns                                ; 264.06 MHz ( period = 3.787 ns )                    ; r_Bit_Index[0]            ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.548 ns                ;
; 6.236 ns                                ; 265.67 MHz ( period = 3.764 ns )                    ; r_Clk_Count[5]            ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.525 ns                ;
; 6.283 ns                                ; 269.03 MHz ( period = 3.717 ns )                    ; r_Clk_Count[0]            ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.475 ns                ;
; 6.286 ns                                ; 269.25 MHz ( period = 3.714 ns )                    ; r_TX_Data[1]              ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.475 ns                ;
; 6.347 ns                                ; 273.75 MHz ( period = 3.653 ns )                    ; r_Clk_Count[5]            ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.414 ns                ;
; 6.359 ns                                ; 274.65 MHz ( period = 3.641 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.402 ns                ;
; 6.359 ns                                ; 274.65 MHz ( period = 3.641 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.402 ns                ;
; 6.359 ns                                ; 274.65 MHz ( period = 3.641 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.402 ns                ;
; 6.359 ns                                ; 274.65 MHz ( period = 3.641 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.402 ns                ;
; 6.359 ns                                ; 274.65 MHz ( period = 3.641 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.402 ns                ;
; 6.359 ns                                ; 274.65 MHz ( period = 3.641 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.402 ns                ;
; 6.359 ns                                ; 274.65 MHz ( period = 3.641 ns )                    ; r_Clk_Count[2]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.402 ns                ;
; 6.374 ns                                ; 275.79 MHz ( period = 3.626 ns )                    ; r_Bit_Index[0]            ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 3.389 ns                ;
; 6.386 ns                                ; 276.70 MHz ( period = 3.614 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.375 ns                ;
; 6.386 ns                                ; 276.70 MHz ( period = 3.614 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.375 ns                ;
; 6.386 ns                                ; 276.70 MHz ( period = 3.614 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.375 ns                ;
; 6.386 ns                                ; 276.70 MHz ( period = 3.614 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.375 ns                ;
; 6.386 ns                                ; 276.70 MHz ( period = 3.614 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.375 ns                ;
; 6.386 ns                                ; 276.70 MHz ( period = 3.614 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.375 ns                ;
; 6.386 ns                                ; 276.70 MHz ( period = 3.614 ns )                    ; r_Clk_Count[3]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.375 ns                ;
; 6.447 ns                                ; 281.45 MHz ( period = 3.553 ns )                    ; r_TX_Data[1]              ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 3.316 ns                ;
; 6.510 ns                                ; 286.53 MHz ( period = 3.490 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.251 ns                ;
; 6.510 ns                                ; 286.53 MHz ( period = 3.490 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.251 ns                ;
; 6.510 ns                                ; 286.53 MHz ( period = 3.490 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.251 ns                ;
; 6.510 ns                                ; 286.53 MHz ( period = 3.490 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.251 ns                ;
; 6.510 ns                                ; 286.53 MHz ( period = 3.490 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.251 ns                ;
; 6.510 ns                                ; 286.53 MHz ( period = 3.490 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.251 ns                ;
; 6.510 ns                                ; 286.53 MHz ( period = 3.490 ns )                    ; r_Clk_Count[1]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.251 ns                ;
; 6.518 ns                                ; 287.19 MHz ( period = 3.482 ns )                    ; r_Clk_Count[5]            ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 3.241 ns                ;
; 6.547 ns                                ; 289.60 MHz ( period = 3.453 ns )                    ; r_Clk_Count[2]            ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.211 ns                ;
; 6.547 ns                                ; 289.60 MHz ( period = 3.453 ns )                    ; r_Clk_Count[2]            ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.211 ns                ;
; 6.574 ns                                ; 291.89 MHz ( period = 3.426 ns )                    ; r_Clk_Count[3]            ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.184 ns                ;
; 6.574 ns                                ; 291.89 MHz ( period = 3.426 ns )                    ; r_Clk_Count[3]            ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.184 ns                ;
; 6.579 ns                                ; 292.31 MHz ( period = 3.421 ns )                    ; r_Clk_Count[2]            ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.179 ns                ;
; 6.580 ns                                ; 292.40 MHz ( period = 3.420 ns )                    ; r_Bit_Index[1]            ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.181 ns                ;
; 6.606 ns                                ; 294.64 MHz ( period = 3.394 ns )                    ; r_TX_Data[5]              ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.155 ns                ;
; 6.606 ns                                ; 294.64 MHz ( period = 3.394 ns )                    ; r_Clk_Count[3]            ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.152 ns                ;
; 6.646 ns                                ; 298.15 MHz ( period = 3.354 ns )                    ; r_Clk_Count[2]            ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.112 ns                ;
; 6.665 ns                                ; 299.85 MHz ( period = 3.335 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.096 ns                ;
; 6.665 ns                                ; 299.85 MHz ( period = 3.335 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.096 ns                ;
; 6.665 ns                                ; 299.85 MHz ( period = 3.335 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.096 ns                ;
; 6.665 ns                                ; 299.85 MHz ( period = 3.335 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.096 ns                ;
; 6.665 ns                                ; 299.85 MHz ( period = 3.335 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.096 ns                ;
; 6.665 ns                                ; 299.85 MHz ( period = 3.335 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.096 ns                ;
; 6.665 ns                                ; 299.85 MHz ( period = 3.335 ns )                    ; r_Clk_Count[0]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.096 ns                ;
; 6.673 ns                                ; 300.57 MHz ( period = 3.327 ns )                    ; r_Clk_Count[3]            ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.085 ns                ;
; 6.690 ns                                ; 302.11 MHz ( period = 3.310 ns )                    ; r_Clk_Count[5]            ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.068 ns                ;
; 6.698 ns                                ; 302.85 MHz ( period = 3.302 ns )                    ; r_Clk_Count[1]            ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.060 ns                ;
; 6.698 ns                                ; 302.85 MHz ( period = 3.302 ns )                    ; r_Clk_Count[1]            ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.060 ns                ;
; 6.730 ns                                ; 305.81 MHz ( period = 3.270 ns )                    ; r_Clk_Count[1]            ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 3.028 ns                ;
; 6.741 ns                                ; 306.84 MHz ( period = 3.259 ns )                    ; r_TX_Data[5]              ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 3.022 ns                ;
; 6.741 ns                                ; 306.84 MHz ( period = 3.259 ns )                    ; r_Bit_Index[1]            ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 3.022 ns                ;
; 6.760 ns                                ; 308.64 MHz ( period = 3.240 ns )                    ; r_Clk_Count[6]            ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 2.999 ns                ;
; 6.797 ns                                ; 312.21 MHz ( period = 3.203 ns )                    ; r_Clk_Count[1]            ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.961 ns                ;
; 6.804 ns                                ; 312.89 MHz ( period = 3.196 ns )                    ; r_TX_Data[0]              ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.957 ns                ;
; 6.852 ns                                ; 317.66 MHz ( period = 3.148 ns )                    ; r_Clk_Count[2]            ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.906 ns                ;
; 6.853 ns                                ; 317.76 MHz ( period = 3.147 ns )                    ; r_Clk_Count[0]            ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.905 ns                ;
; 6.853 ns                                ; 317.76 MHz ( period = 3.147 ns )                    ; r_Clk_Count[0]            ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.905 ns                ;
; 6.857 ns                                ; 318.17 MHz ( period = 3.143 ns )                    ; r_Clk_Count[2]            ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.904 ns                ;
; 6.879 ns                                ; 320.41 MHz ( period = 3.121 ns )                    ; r_Clk_Count[3]            ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.879 ns                ;
; 6.884 ns                                ; 320.92 MHz ( period = 3.116 ns )                    ; r_Clk_Count[3]            ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.877 ns                ;
; 6.885 ns                                ; 321.03 MHz ( period = 3.115 ns )                    ; r_Clk_Count[0]            ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.873 ns                ;
; 6.902 ns                                ; 322.79 MHz ( period = 3.098 ns )                    ; r_Clk_Count[4]            ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 2.857 ns                ;
; 6.932 ns                                ; 325.95 MHz ( period = 3.068 ns )                    ; r_Clk_Count[6]            ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.826 ns                ;
; 6.952 ns                                ; 328.08 MHz ( period = 3.048 ns )                    ; r_Clk_Count[0]            ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.806 ns                ;
; 6.965 ns                                ; 329.49 MHz ( period = 3.035 ns )                    ; r_TX_Data[0]              ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 2.798 ns                ;
; 6.968 ns                                ; 329.82 MHz ( period = 3.032 ns )                    ; r_Clk_Count[2]            ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.793 ns                ;
; 6.995 ns                                ; 332.78 MHz ( period = 3.005 ns )                    ; r_Clk_Count[3]            ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.766 ns                ;
; 7.003 ns                                ; 333.67 MHz ( period = 2.997 ns )                    ; r_Clk_Count[1]            ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.755 ns                ;
; 7.008 ns                                ; 334.22 MHz ( period = 2.992 ns )                    ; r_Clk_Count[1]            ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.753 ns                ;
; 7.012 ns                                ; 334.67 MHz ( period = 2.988 ns )                    ; r_SM_Main.s_TX_Data_Bits  ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 2.752 ns                ;
; 7.056 ns                                ; 339.67 MHz ( period = 2.944 ns )                    ; r_TX_Data[3]              ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.705 ns                ;
; 7.072 ns                                ; 341.53 MHz ( period = 2.928 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.689 ns                ;
; 7.072 ns                                ; 341.53 MHz ( period = 2.928 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.689 ns                ;
; 7.072 ns                                ; 341.53 MHz ( period = 2.928 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.689 ns                ;
; 7.072 ns                                ; 341.53 MHz ( period = 2.928 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.689 ns                ;
; 7.072 ns                                ; 341.53 MHz ( period = 2.928 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.689 ns                ;
; 7.072 ns                                ; 341.53 MHz ( period = 2.928 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.689 ns                ;
; 7.072 ns                                ; 341.53 MHz ( period = 2.928 ns )                    ; r_Clk_Count[5]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.689 ns                ;
; 7.074 ns                                ; 341.76 MHz ( period = 2.926 ns )                    ; r_Clk_Count[4]            ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.684 ns                ;
; 7.119 ns                                ; 347.10 MHz ( period = 2.881 ns )                    ; r_Clk_Count[1]            ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.642 ns                ;
; 7.123 ns                                ; 347.58 MHz ( period = 2.877 ns )                    ; r_SM_Main.s_TX_Data_Bits  ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 2.641 ns                ;
; 7.126 ns                                ; 347.95 MHz ( period = 2.874 ns )                    ; r_TX_Data[4]              ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.635 ns                ;
; 7.158 ns                                ; 351.86 MHz ( period = 2.842 ns )                    ; r_Clk_Count[0]            ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.600 ns                ;
; 7.163 ns                                ; 352.49 MHz ( period = 2.837 ns )                    ; r_Clk_Count[0]            ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.598 ns                ;
; 7.217 ns                                ; 359.32 MHz ( period = 2.783 ns )                    ; r_TX_Data[3]              ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 2.546 ns                ;
; 7.248 ns                                ; 363.37 MHz ( period = 2.752 ns )                    ; r_Clk_Count[4]            ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.513 ns                ;
; 7.260 ns                                ; 364.96 MHz ( period = 2.740 ns )                    ; r_Clk_Count[5]            ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.498 ns                ;
; 7.260 ns                                ; 364.96 MHz ( period = 2.740 ns )                    ; r_Clk_Count[5]            ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.498 ns                ;
; 7.261 ns                                ; 365.10 MHz ( period = 2.739 ns )                    ; r_TX_Data[4]              ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 2.502 ns                ;
; 7.274 ns                                ; 366.84 MHz ( period = 2.726 ns )                    ; r_Clk_Count[0]            ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.487 ns                ;
; 7.292 ns                                ; 369.28 MHz ( period = 2.708 ns )                    ; r_Clk_Count[5]            ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.466 ns                ;
; 7.314 ns                                ; 372.30 MHz ( period = 2.686 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.447 ns                ;
; 7.314 ns                                ; 372.30 MHz ( period = 2.686 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.447 ns                ;
; 7.314 ns                                ; 372.30 MHz ( period = 2.686 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.447 ns                ;
; 7.314 ns                                ; 372.30 MHz ( period = 2.686 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.447 ns                ;
; 7.314 ns                                ; 372.30 MHz ( period = 2.686 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.447 ns                ;
; 7.314 ns                                ; 372.30 MHz ( period = 2.686 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.447 ns                ;
; 7.314 ns                                ; 372.30 MHz ( period = 2.686 ns )                    ; r_Clk_Count[6]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.447 ns                ;
; 7.359 ns                                ; 378.64 MHz ( period = 2.641 ns )                    ; r_Clk_Count[4]            ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.402 ns                ;
; 7.359 ns                                ; 378.64 MHz ( period = 2.641 ns )                    ; r_Clk_Count[5]            ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.399 ns                ;
; 7.414 ns                                ; 386.70 MHz ( period = 2.586 ns )                    ; r_SM_Main.s_Idle          ; r_TX_Data[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 2.348 ns                ;
; 7.414 ns                                ; 386.70 MHz ( period = 2.586 ns )                    ; r_SM_Main.s_Idle          ; r_TX_Data[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 2.348 ns                ;
; 7.414 ns                                ; 386.70 MHz ( period = 2.586 ns )                    ; r_SM_Main.s_Idle          ; r_TX_Data[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 2.348 ns                ;
; 7.414 ns                                ; 386.70 MHz ( period = 2.586 ns )                    ; r_SM_Main.s_Idle          ; r_TX_Data[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 2.348 ns                ;
; 7.414 ns                                ; 386.70 MHz ( period = 2.586 ns )                    ; r_SM_Main.s_Idle          ; r_TX_Data[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 2.348 ns                ;
; 7.414 ns                                ; 386.70 MHz ( period = 2.586 ns )                    ; r_SM_Main.s_Idle          ; r_TX_Data[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 2.348 ns                ;
; 7.414 ns                                ; 386.70 MHz ( period = 2.586 ns )                    ; r_SM_Main.s_Idle          ; r_TX_Data[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 2.348 ns                ;
; 7.414 ns                                ; 386.70 MHz ( period = 2.586 ns )                    ; r_SM_Main.s_Idle          ; r_TX_Data[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 2.348 ns                ;
; 7.428 ns                                ; 388.80 MHz ( period = 2.572 ns )                    ; r_SM_Main.s_TX_Data_Bits  ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 2.334 ns                ;
; 7.456 ns                                ; 393.08 MHz ( period = 2.544 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.305 ns                ;
; 7.456 ns                                ; 393.08 MHz ( period = 2.544 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.305 ns                ;
; 7.456 ns                                ; 393.08 MHz ( period = 2.544 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.305 ns                ;
; 7.456 ns                                ; 393.08 MHz ( period = 2.544 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.305 ns                ;
; 7.456 ns                                ; 393.08 MHz ( period = 2.544 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.305 ns                ;
; 7.456 ns                                ; 393.08 MHz ( period = 2.544 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.305 ns                ;
; 7.456 ns                                ; 393.08 MHz ( period = 2.544 ns )                    ; r_Clk_Count[4]            ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.305 ns                ;
; 7.467 ns                                ; 394.79 MHz ( period = 2.533 ns )                    ; r_TX_Data[7]              ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.294 ns                ;
; 7.502 ns                                ; 400.32 MHz ( period = 2.498 ns )                    ; r_Clk_Count[6]            ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.256 ns                ;
; 7.502 ns                                ; 400.32 MHz ( period = 2.498 ns )                    ; r_Clk_Count[6]            ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.256 ns                ;
; 7.507 ns                                ; 401.12 MHz ( period = 2.493 ns )                    ; o_TX_Serial~reg0          ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.254 ns                ;
; 7.534 ns                                ; 405.52 MHz ( period = 2.466 ns )                    ; r_Clk_Count[6]            ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.224 ns                ;
; 7.565 ns                                ; 410.68 MHz ( period = 2.435 ns )                    ; r_Clk_Count[5]            ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.193 ns                ;
; 7.598 ns                                ; 416.32 MHz ( period = 2.402 ns )                    ; r_TX_Parity               ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 2.161 ns                ;
; 7.601 ns                                ; 416.84 MHz ( period = 2.399 ns )                    ; r_Clk_Count[6]            ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.157 ns                ;
; 7.602 ns                                ; 417.01 MHz ( period = 2.398 ns )                    ; r_TX_Data[7]              ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 2.161 ns                ;
; 7.602 ns                                ; 417.01 MHz ( period = 2.398 ns )                    ; r_Clk_Count[2]            ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 2.157 ns                ;
; 7.622 ns                                ; 420.52 MHz ( period = 2.378 ns )                    ; r_TX_Data[2]              ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.139 ns                ;
; 7.629 ns                                ; 421.76 MHz ( period = 2.371 ns )                    ; r_Clk_Count[3]            ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 2.130 ns                ;
; 7.644 ns                                ; 424.45 MHz ( period = 2.356 ns )                    ; r_Clk_Count[4]            ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.114 ns                ;
; 7.644 ns                                ; 424.45 MHz ( period = 2.356 ns )                    ; r_Clk_Count[4]            ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.114 ns                ;
; 7.676 ns                                ; 430.29 MHz ( period = 2.324 ns )                    ; r_Clk_Count[4]            ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.082 ns                ;
; 7.685 ns                                ; 431.97 MHz ( period = 2.315 ns )                    ; r_SM_Main.s_TX_parity_bit ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 2.077 ns                ;
; 7.696 ns                                ; 434.03 MHz ( period = 2.304 ns )                    ; r_SM_Main.s_Cleanup       ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 2.066 ns                ;
; 7.720 ns                                ; 438.60 MHz ( period = 2.280 ns )                    ; r_SM_Main.s_Idle          ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 2.044 ns                ;
; 7.720 ns                                ; 438.60 MHz ( period = 2.280 ns )                    ; r_SM_Main.s_Idle          ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 2.044 ns                ;
; 7.720 ns                                ; 438.60 MHz ( period = 2.280 ns )                    ; r_SM_Main.s_Idle          ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 2.044 ns                ;
; 7.720 ns                                ; 438.60 MHz ( period = 2.280 ns )                    ; r_SM_Main.s_Idle          ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 2.044 ns                ;
; 7.720 ns                                ; 438.60 MHz ( period = 2.280 ns )                    ; r_SM_Main.s_Idle          ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 2.044 ns                ;
; 7.720 ns                                ; 438.60 MHz ( period = 2.280 ns )                    ; r_SM_Main.s_Idle          ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 2.044 ns                ;
; 7.720 ns                                ; 438.60 MHz ( period = 2.280 ns )                    ; r_SM_Main.s_Idle          ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 2.044 ns                ;
; 7.723 ns                                ; 439.17 MHz ( period = 2.277 ns )                    ; r_SM_Main.s_TX_Data_Bits  ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 2.039 ns                ;
; 7.743 ns                                ; 443.07 MHz ( period = 2.257 ns )                    ; r_Clk_Count[4]            ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 2.015 ns                ;
; 7.753 ns                                ; 445.04 MHz ( period = 2.247 ns )                    ; r_Clk_Count[1]            ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 2.006 ns                ;
; 7.761 ns                                ; 446.63 MHz ( period = 2.239 ns )                    ; r_Bit_Index[0]            ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 2.002 ns                ;
; 7.771 ns                                ; 448.63 MHz ( period = 2.229 ns )                    ; r_SM_Main.s_TX_Data_Bits  ; o_TX_Active~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.990 ns                ;
; 7.773 ns                                ; 449.03 MHz ( period = 2.227 ns )                    ; r_Bit_Index[2]            ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 1.985 ns                ;
; 7.774 ns                                ; 449.24 MHz ( period = 2.226 ns )                    ; r_Clk_Count[6]            ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 1.985 ns                ;
; 7.783 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_TX_Data[2]              ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 1.980 ns                ;
; 7.807 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Clk_Count[6]            ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 1.951 ns                ;
; 7.842 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_TX_Stop_Bit   ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.919 ns                ;
; 7.901 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Bit_Index[1]            ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.860 ns                ;
; 7.902 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Bit_Index[2]            ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 1.857 ns                ;
; 7.908 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Clk_Count[0]            ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 1.851 ns                ;
; 7.919 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Bit_Index[2]            ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.842 ns                ;
; 7.949 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Clk_Count[4]            ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 1.809 ns                ;
; 7.989 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_TX_Data[6]              ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.772 ns                ;
; 8.031 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Bit_Index[1]            ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 1.729 ns                ;
; 8.041 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Clk_Count[5]            ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 1.718 ns                ;
; 8.059 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Bit_Index[1]            ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 1.704 ns                ;
; 8.084 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Bit_Index[0]            ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.677 ns                ;
; 8.124 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_TX_Data[6]              ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 1.639 ns                ;
; 8.134 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Idle          ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 1.630 ns                ;
; 8.181 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Cleanup       ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 1.583 ns                ;
; 8.181 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Cleanup       ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 1.583 ns                ;
; 8.181 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Cleanup       ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 1.583 ns                ;
; 8.181 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Cleanup       ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 1.583 ns                ;
; 8.181 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Cleanup       ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 1.583 ns                ;
; 8.181 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Cleanup       ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 1.583 ns                ;
; 8.181 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Cleanup       ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 1.583 ns                ;
; 8.243 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Clk_Count[4]            ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.759 ns                  ; 1.516 ns                ;
; 8.244 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_TX_Data_Bits  ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 1.518 ns                ;
; 8.247 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_TX_parity_bit ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.514 ns                ;
; 8.248 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Bit_Index[0]            ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 1.512 ns                ;
; 8.266 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_TX_Stop_Bit   ; o_TX_Active~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.495 ns                ;
; 8.291 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Bit_Index[0]            ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 1.469 ns                ;
; 8.313 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_TX_Start_Bit  ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.448 ns                ;
; 8.318 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Bit_Index[1]            ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 1.442 ns                ;
; 8.470 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Bit_Index[2]            ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.291 ns                ;
; 8.473 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Idle          ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 1.289 ns                ;
; 8.526 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Cleanup       ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.235 ns                ;
; 8.546 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_TX_Data_Bits  ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.215 ns                ;
; 8.587 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Cleanup       ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.174 ns                ;
; 8.608 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Idle          ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 1.154 ns                ;
; 8.629 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_Bit_Index[2]            ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.758 ns                  ; 1.129 ns                ;
; 8.715 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_TX_parity_bit ; o_TX_Active~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.046 ns                ;
; 8.717 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_TX_Stop_Bit   ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.044 ns                ;
; 8.721 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Idle          ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 1.041 ns                ;
; 8.754 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_TX_parity_bit ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 1.007 ns                ;
; 8.773 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_Idle          ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 0.988 ns                ;
; 8.775 ns                                ; Restricted to 450.05 MHz ( period = 2.22 ns )       ; r_SM_Main.s_TX_Start_Bit  ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 0.986 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                           ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Main_PLL:PLL|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.445 ns                                ; r_TX_Done                                           ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_TX_Parity                                         ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; o_TX_Active~reg0                                    ; o_TX_Active~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_SM_Main.s_TX_Start_Bit                            ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_Bit_Index[2]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_SM_Main.s_TX_Data_Bits                            ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_Bit_Index[1]                                      ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_Bit_Index[0]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; r_SM_Main.s_Idle                                    ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.630 ns                                ; r_SM_Main.s_TX_Start_Bit                            ; o_TX_Active~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.639 ns                 ;
; 0.792 ns                                ; r_SM_Main.s_TX_Data_Bits                            ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.801 ns                 ;
; 0.858 ns                                ; r_SM_Main.s_TX_Stop_Bit                             ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.868 ns                 ;
; 0.977 ns                                ; r_SM_Main.s_TX_Start_Bit                            ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.978 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.987 ns                 ;
; 0.979 ns                                ; r_SM_Main.s_Idle                                    ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.988 ns                 ;
; 0.983 ns                                ; r_Clk_Count[1]                                      ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.992 ns                 ;
; 0.984 ns                                ; r_Clk_Count[3]                                      ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.993 ns                                ; r_Clk_Count[6]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.002 ns                 ;
; 0.998 ns                                ; r_SM_Main.s_TX_parity_bit                           ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.007 ns                 ;
; 1.025 ns                                ; r_Clk_Count[2]                                      ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.034 ns                 ;
; 1.031 ns                                ; r_SM_Main.s_Idle                                    ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.041 ns                 ;
; 1.035 ns                                ; r_Clk_Count[5]                                      ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.044 ns                 ;
; 1.035 ns                                ; r_SM_Main.s_TX_Stop_Bit                             ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.044 ns                 ;
; 1.037 ns                                ; r_SM_Main.s_TX_parity_bit                           ; o_TX_Active~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.046 ns                 ;
; 1.037 ns                                ; r_Clk_Count[4]                                      ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.046 ns                 ;
; 1.112 ns                                ; r_SM_Main.s_TX_Stop_Bit                             ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.121 ns                 ;
; 1.123 ns                                ; r_Bit_Index[2]                                      ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.129 ns                 ;
; 1.144 ns                                ; r_SM_Main.s_Idle                                    ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.154 ns                 ;
; 1.165 ns                                ; r_SM_Main.s_Cleanup                                 ; r_SM_Main.s_Idle          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.174 ns                 ;
; 1.206 ns                                ; r_SM_Main.s_TX_Data_Bits                            ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.215 ns                 ;
; 1.226 ns                                ; r_SM_Main.s_Cleanup                                 ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.235 ns                 ;
; 1.279 ns                                ; r_SM_Main.s_Idle                                    ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.289 ns                 ;
; 1.282 ns                                ; r_Bit_Index[2]                                      ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.291 ns                 ;
; 1.410 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.419 ns                 ;
; 1.415 ns                                ; r_Clk_Count[1]                                      ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.424 ns                 ;
; 1.416 ns                                ; r_Clk_Count[3]                                      ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.425 ns                 ;
; 1.434 ns                                ; r_Bit_Index[1]                                      ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.442 ns                 ;
; 1.439 ns                                ; r_SM_Main.s_TX_Start_Bit                            ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.448 ns                 ;
; 1.458 ns                                ; r_Clk_Count[2]                                      ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.467 ns                 ;
; 1.461 ns                                ; r_Bit_Index[0]                                      ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.469 ns                 ;
; 1.468 ns                                ; r_Clk_Count[5]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.477 ns                 ;
; 1.470 ns                                ; r_Clk_Count[4]                                      ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.479 ns                 ;
; 1.486 ns                                ; r_SM_Main.s_TX_Stop_Bit                             ; o_TX_Active~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.495 ns                 ;
; 1.490 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.499 ns                 ;
; 1.495 ns                                ; r_Clk_Count[1]                                      ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.504 ns                 ;
; 1.496 ns                                ; r_Clk_Count[3]                                      ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.505 ns                 ;
; 1.504 ns                                ; r_Bit_Index[0]                                      ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.512 ns                 ;
; 1.505 ns                                ; r_SM_Main.s_TX_parity_bit                           ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.514 ns                 ;
; 1.508 ns                                ; r_SM_Main.s_TX_Data_Bits                            ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.518 ns                 ;
; 1.509 ns                                ; r_Clk_Count[4]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.516 ns                 ;
; 1.510 ns                                ; r_SM_Main.s_TX_Data_Bits                            ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.520 ns                 ;
; 1.538 ns                                ; r_Clk_Count[2]                                      ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.547 ns                 ;
; 1.550 ns                                ; r_Clk_Count[4]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.559 ns                 ;
; 1.570 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.579 ns                 ;
; 1.571 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.583 ns                 ;
; 1.571 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.583 ns                 ;
; 1.571 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.583 ns                 ;
; 1.571 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.583 ns                 ;
; 1.571 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.583 ns                 ;
; 1.571 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.583 ns                 ;
; 1.571 ns                                ; r_SM_Main.s_Cleanup                                 ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.583 ns                 ;
; 1.575 ns                                ; r_Clk_Count[1]                                      ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.584 ns                 ;
; 1.576 ns                                ; r_Clk_Count[3]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.585 ns                 ;
; 1.618 ns                                ; r_SM_Main.s_Idle                                    ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.630 ns                 ;
; 1.618 ns                                ; r_Clk_Count[2]                                      ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.627 ns                 ;
; 1.628 ns                                ; r_TX_Data[6]                                        ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.639 ns                 ;
; 1.650 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.659 ns                 ;
; 1.655 ns                                ; r_Clk_Count[1]                                      ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.664 ns                 ;
; 1.668 ns                                ; r_Bit_Index[0]                                      ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.677 ns                 ;
; 1.687 ns                                ; r_Bit_Index[1]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.698 ns                 ;
; 1.698 ns                                ; r_Clk_Count[2]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.707 ns                 ;
; 1.711 ns                                ; r_Clk_Count[5]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.718 ns                 ;
; 1.721 ns                                ; r_Bit_Index[1]                                      ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.729 ns                 ;
; 1.730 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.739 ns                 ;
; 1.735 ns                                ; r_Clk_Count[1]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.744 ns                 ;
; 1.763 ns                                ; r_TX_Data[6]                                        ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.772 ns                 ;
; 1.783 ns                                ; r_Clk_Count[4]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.792 ns                 ;
; 1.803 ns                                ; r_Clk_Count[4]                                      ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.809 ns                 ;
; 1.810 ns                                ; r_Clk_Count[0]                                      ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.819 ns                 ;
; 1.844 ns                                ; r_Clk_Count[0]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.851 ns                 ;
; 1.850 ns                                ; r_Bit_Index[1]                                      ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.861 ns                 ;
; 1.850 ns                                ; r_Bit_Index[2]                                      ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.857 ns                 ;
; 1.925 ns                                ; r_Clk_Count[6]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.934 ns                 ;
; 1.945 ns                                ; r_Clk_Count[6]                                      ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.951 ns                 ;
; 1.969 ns                                ; r_TX_Data[2]                                        ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.980 ns                 ;
; 1.978 ns                                ; r_Clk_Count[6]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.985 ns                 ;
; 1.979 ns                                ; r_Bit_Index[2]                                      ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.985 ns                 ;
; 1.981 ns                                ; r_SM_Main.s_TX_Data_Bits                            ; o_TX_Active~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.990 ns                 ;
; 1.985 ns                                ; r_Bit_Index[1]                                      ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.994 ns                 ;
; 1.991 ns                                ; r_Bit_Index[0]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 2.002 ns                 ;
; 1.999 ns                                ; r_Clk_Count[1]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.006 ns                 ;
; 2.000 ns                                ; r_SM_Main.s_TX_Data_Bits                            ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.012 ns                 ;
; 2.009 ns                                ; r_Clk_Count[4]                                      ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.015 ns                 ;
; 2.032 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.044 ns                 ;
; 2.032 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.044 ns                 ;
; 2.032 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.044 ns                 ;
; 2.032 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.044 ns                 ;
; 2.032 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[6]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.044 ns                 ;
; 2.032 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.044 ns                 ;
; 2.032 ns                                ; r_SM_Main.s_Idle                                    ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.044 ns                 ;
; 2.036 ns                                ; r_Clk_Count[4]                                      ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.042 ns                 ;
; 2.056 ns                                ; r_SM_Main.s_Cleanup                                 ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.066 ns                 ;
; 2.067 ns                                ; r_SM_Main.s_TX_parity_bit                           ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.077 ns                 ;
; 2.108 ns                                ; r_Clk_Count[4]                                      ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.114 ns                 ;
; 2.108 ns                                ; r_Clk_Count[4]                                      ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.114 ns                 ;
; 2.123 ns                                ; r_Clk_Count[3]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.130 ns                 ;
; 2.130 ns                                ; r_TX_Data[2]                                        ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.139 ns                 ;
; 2.150 ns                                ; r_TX_Data[7]                                        ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 2.161 ns                 ;
; 2.150 ns                                ; r_Clk_Count[2]                                      ; r_Bit_Index[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.157 ns                 ;
; 2.151 ns                                ; r_Clk_Count[6]                                      ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.157 ns                 ;
; 2.154 ns                                ; r_TX_Parity                                         ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.161 ns                 ;
; 2.167 ns                                ; r_Clk_Count[5]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.176 ns                 ;
; 2.178 ns                                ; r_Clk_Count[6]                                      ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.184 ns                 ;
; 2.187 ns                                ; r_Clk_Count[5]                                      ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.193 ns                 ;
; 2.245 ns                                ; o_TX_Serial~reg0                                    ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.254 ns                 ;
; 2.250 ns                                ; r_Clk_Count[6]                                      ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.256 ns                 ;
; 2.250 ns                                ; r_Clk_Count[6]                                      ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.256 ns                 ;
; 2.285 ns                                ; r_TX_Data[7]                                        ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.294 ns                 ;
; 2.296 ns                                ; r_Clk_Count[4]                                      ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.305 ns                 ;
; 2.296 ns                                ; r_Clk_Count[4]                                      ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.305 ns                 ;
; 2.296 ns                                ; r_Clk_Count[4]                                      ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.305 ns                 ;
; 2.296 ns                                ; r_Clk_Count[4]                                      ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.305 ns                 ;
; 2.324 ns                                ; r_SM_Main.s_TX_Data_Bits                            ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.334 ns                 ;
; 2.338 ns                                ; r_SM_Main.s_Idle                                    ; r_TX_Data[4]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.348 ns                 ;
; 2.338 ns                                ; r_SM_Main.s_Idle                                    ; r_TX_Data[5]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.348 ns                 ;
; 2.338 ns                                ; r_SM_Main.s_Idle                                    ; r_TX_Data[0]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.348 ns                 ;
; 2.338 ns                                ; r_SM_Main.s_Idle                                    ; r_TX_Data[1]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.348 ns                 ;
; 2.338 ns                                ; r_SM_Main.s_Idle                                    ; r_TX_Data[6]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.348 ns                 ;
; 2.338 ns                                ; r_SM_Main.s_Idle                                    ; r_TX_Data[7]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.348 ns                 ;
; 2.338 ns                                ; r_SM_Main.s_Idle                                    ; r_TX_Data[2]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.348 ns                 ;
; 2.338 ns                                ; r_SM_Main.s_Idle                                    ; r_TX_Data[3]              ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.348 ns                 ;
; 2.393 ns                                ; r_Clk_Count[4]                                      ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.402 ns                 ;
; 2.393 ns                                ; r_Clk_Count[5]                                      ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.399 ns                 ;
; 2.420 ns                                ; r_Clk_Count[5]                                      ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.426 ns                 ;
; 2.438 ns                                ; r_Clk_Count[6]                                      ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.447 ns                 ;
; 2.438 ns                                ; r_Clk_Count[6]                                      ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.447 ns                 ;
; 2.438 ns                                ; r_Clk_Count[6]                                      ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.447 ns                 ;
; 2.438 ns                                ; r_Clk_Count[6]                                      ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.447 ns                 ;
; 2.438 ns                                ; r_Clk_Count[6]                                      ; r_Clk_Count[5]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.447 ns                 ;
; 2.438 ns                                ; r_Clk_Count[6]                                      ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.447 ns                 ;
; 2.478 ns                                ; r_Clk_Count[0]                                      ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.487 ns                 ;
; 2.491 ns                                ; r_TX_Data[4]                                        ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 2.502 ns                 ;
; 2.492 ns                                ; r_Clk_Count[5]                                      ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.498 ns                 ;
; 2.492 ns                                ; r_Clk_Count[5]                                      ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.498 ns                 ;
; 2.535 ns                                ; r_TX_Data[3]                                        ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 2.546 ns                 ;
; 2.574 ns                                ; r_Clk_Count[0]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.583 ns                 ;
; 2.594 ns                                ; r_Clk_Count[0]                                      ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.600 ns                 ;
; 2.626 ns                                ; r_TX_Data[4]                                        ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.635 ns                 ;
; 2.629 ns                                ; r_SM_Main.s_TX_Data_Bits                            ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 2.641 ns                 ;
; 2.633 ns                                ; r_Clk_Count[1]                                      ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.642 ns                 ;
; 2.678 ns                                ; r_Clk_Count[4]                                      ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.684 ns                 ;
; 2.680 ns                                ; r_Clk_Count[5]                                      ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.689 ns                 ;
; 2.680 ns                                ; r_Clk_Count[5]                                      ; r_Clk_Count[3]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.689 ns                 ;
; 2.680 ns                                ; r_Clk_Count[5]                                      ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.689 ns                 ;
; 2.680 ns                                ; r_Clk_Count[5]                                      ; r_Clk_Count[4]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.689 ns                 ;
; 2.680 ns                                ; r_Clk_Count[5]                                      ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.689 ns                 ;
; 2.696 ns                                ; r_TX_Data[3]                                        ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.705 ns                 ;
; 2.729 ns                                ; r_Clk_Count[1]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.738 ns                 ;
; 2.749 ns                                ; r_Clk_Count[1]                                      ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.755 ns                 ;
; 2.757 ns                                ; r_Clk_Count[3]                                      ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.766 ns                 ;
; 2.784 ns                                ; r_Clk_Count[2]                                      ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.793 ns                 ;
; 2.787 ns                                ; r_TX_Data[0]                                        ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 2.798 ns                 ;
; 2.800 ns                                ; r_Clk_Count[0]                                      ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.806 ns                 ;
; 2.820 ns                                ; r_Clk_Count[6]                                      ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.826 ns                 ;
; 2.827 ns                                ; r_Clk_Count[0]                                      ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.833 ns                 ;
; 2.850 ns                                ; r_Clk_Count[4]                                      ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.857 ns                 ;
; 2.853 ns                                ; r_Clk_Count[3]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.862 ns                 ;
; 2.873 ns                                ; r_Clk_Count[3]                                      ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.879 ns                 ;
; 2.880 ns                                ; r_Clk_Count[2]                                      ; r_Bit_Index[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.889 ns                 ;
; 2.899 ns                                ; r_Clk_Count[0]                                      ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.905 ns                 ;
; 2.899 ns                                ; r_Clk_Count[0]                                      ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.905 ns                 ;
; 2.900 ns                                ; r_Clk_Count[2]                                      ; r_SM_Main.s_Cleanup       ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.906 ns                 ;
; 2.948 ns                                ; r_TX_Data[0]                                        ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.957 ns                 ;
; 2.955 ns                                ; r_Clk_Count[1]                                      ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.961 ns                 ;
; 2.982 ns                                ; r_Clk_Count[1]                                      ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 2.988 ns                 ;
; 2.992 ns                                ; r_Clk_Count[6]                                      ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 2.999 ns                 ;
; 3.011 ns                                ; r_TX_Data[5]                                        ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 3.022 ns                 ;
; 3.054 ns                                ; r_Clk_Count[1]                                      ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.060 ns                 ;
; 3.054 ns                                ; r_Clk_Count[1]                                      ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.060 ns                 ;
; 3.062 ns                                ; r_Clk_Count[5]                                      ; r_TX_Done                 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.068 ns                 ;
; 3.079 ns                                ; r_Clk_Count[3]                                      ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.085 ns                 ;
; 3.085 ns                                ; r_Bit_Index[0]                                      ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 3.096 ns                 ;
; 3.106 ns                                ; r_Clk_Count[2]                                      ; r_SM_Main.s_TX_Start_Bit  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.112 ns                 ;
; 3.106 ns                                ; r_Clk_Count[3]                                      ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.112 ns                 ;
; 3.133 ns                                ; r_Clk_Count[2]                                      ; r_SM_Main.s_TX_Data_Bits  ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.139 ns                 ;
; 3.146 ns                                ; r_TX_Data[5]                                        ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.155 ns                 ;
; 3.178 ns                                ; r_Clk_Count[3]                                      ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.184 ns                 ;
; 3.178 ns                                ; r_Clk_Count[3]                                      ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.184 ns                 ;
; 3.205 ns                                ; r_Clk_Count[2]                                      ; r_SM_Main.s_TX_parity_bit ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.211 ns                 ;
; 3.205 ns                                ; r_Clk_Count[2]                                      ; r_SM_Main.s_TX_Stop_Bit   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.211 ns                 ;
; 3.220 ns                                ; r_Bit_Index[0]                                      ; o_TX_Serial~reg0          ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.229 ns                 ;
; 3.234 ns                                ; r_Clk_Count[5]                                      ; r_Bit_Index[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 3.241 ns                 ;
; 3.242 ns                                ; r_Clk_Count[1]                                      ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.251 ns                 ;
; 3.305 ns                                ; r_TX_Data[1]                                        ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 3.316 ns                 ;
; 3.366 ns                                ; r_Clk_Count[3]                                      ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.375 ns                 ;
; 3.366 ns                                ; r_Clk_Count[3]                                      ; r_Clk_Count[2]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.375 ns                 ;
; 3.366 ns                                ; r_Clk_Count[3]                                      ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.375 ns                 ;
; 3.393 ns                                ; r_Clk_Count[2]                                      ; r_Clk_Count[1]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.402 ns                 ;
; 3.393 ns                                ; r_Clk_Count[2]                                      ; r_Clk_Count[0]            ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.402 ns                 ;
; 3.405 ns                                ; r_Clk_Count[5]                                      ; r_TX_Parity               ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.414 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+--------------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                       ; To Clock ;
+-------+--------------+------------+--------------+--------------------------+----------+
; N/A   ; None         ; 8.477 ns   ; i_TX_DV      ; r_TX_Data[3]             ; clk_i    ;
; N/A   ; None         ; 8.477 ns   ; i_TX_DV      ; r_TX_Data[2]             ; clk_i    ;
; N/A   ; None         ; 8.477 ns   ; i_TX_DV      ; r_TX_Data[7]             ; clk_i    ;
; N/A   ; None         ; 8.477 ns   ; i_TX_DV      ; r_TX_Data[6]             ; clk_i    ;
; N/A   ; None         ; 8.477 ns   ; i_TX_DV      ; r_TX_Data[1]             ; clk_i    ;
; N/A   ; None         ; 8.477 ns   ; i_TX_DV      ; r_TX_Data[0]             ; clk_i    ;
; N/A   ; None         ; 8.477 ns   ; i_TX_DV      ; r_TX_Data[5]             ; clk_i    ;
; N/A   ; None         ; 8.477 ns   ; i_TX_DV      ; r_TX_Data[4]             ; clk_i    ;
; N/A   ; None         ; 7.562 ns   ; i_TX_DV      ; r_SM_Main.s_Idle         ; clk_i    ;
; N/A   ; None         ; 7.183 ns   ; i_TX_Byte[2] ; r_TX_Data[2]             ; clk_i    ;
; N/A   ; None         ; 7.183 ns   ; i_TX_DV      ; r_SM_Main.s_TX_Start_Bit ; clk_i    ;
; N/A   ; None         ; 6.783 ns   ; i_TX_Byte[0] ; r_TX_Data[0]             ; clk_i    ;
; N/A   ; None         ; 6.781 ns   ; i_TX_Byte[6] ; r_TX_Data[6]             ; clk_i    ;
; N/A   ; None         ; 6.779 ns   ; i_TX_Byte[4] ; r_TX_Data[4]             ; clk_i    ;
; N/A   ; None         ; 6.623 ns   ; i_TX_Byte[5] ; r_TX_Data[5]             ; clk_i    ;
; N/A   ; None         ; 6.482 ns   ; i_TX_Byte[1] ; r_TX_Data[1]             ; clk_i    ;
; N/A   ; None         ; 6.284 ns   ; i_TX_Byte[3] ; r_TX_Data[3]             ; clk_i    ;
; N/A   ; None         ; 6.136 ns   ; i_TX_Byte[7] ; r_TX_Data[7]             ; clk_i    ;
+-------+--------------+------------+--------------+--------------------------+----------+


+----------------------------------------------------------------------------------------------------------------+
; tco                                                                                                            ;
+-------+--------------+------------+--------------------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                       ; To               ; From Clock ;
+-------+--------------+------------+--------------------------------------------+------------------+------------+
; N/A   ; None         ; 5.089 ns   ; o_TX_Active~reg0                           ; o_TX_Active      ; clk_i      ;
; N/A   ; None         ; 4.115 ns   ; r_TX_Done                                  ; o_TX_Done        ; clk_i      ;
; N/A   ; None         ; 4.075 ns   ; r_TX_Parity                                ; o_checker_parity ; clk_i      ;
; N/A   ; None         ; 4.046 ns   ; o_TX_Serial~reg0                           ; o_TX_Serial      ; clk_i      ;
; N/A   ; None         ; 1.072 ns   ; Main_PLL:PLL|altpll:altpll_component|_clk0 ; o_curr_clock     ; clk_i      ;
+-------+--------------+------------+--------------------------------------------+------------------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+--------------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                       ; To Clock ;
+---------------+-------------+-----------+--------------+--------------------------+----------+
; N/A           ; None        ; -5.888 ns ; i_TX_Byte[7] ; r_TX_Data[7]             ; clk_i    ;
; N/A           ; None        ; -6.036 ns ; i_TX_Byte[3] ; r_TX_Data[3]             ; clk_i    ;
; N/A           ; None        ; -6.234 ns ; i_TX_Byte[1] ; r_TX_Data[1]             ; clk_i    ;
; N/A           ; None        ; -6.375 ns ; i_TX_Byte[5] ; r_TX_Data[5]             ; clk_i    ;
; N/A           ; None        ; -6.531 ns ; i_TX_Byte[4] ; r_TX_Data[4]             ; clk_i    ;
; N/A           ; None        ; -6.533 ns ; i_TX_Byte[6] ; r_TX_Data[6]             ; clk_i    ;
; N/A           ; None        ; -6.535 ns ; i_TX_Byte[0] ; r_TX_Data[0]             ; clk_i    ;
; N/A           ; None        ; -6.935 ns ; i_TX_Byte[2] ; r_TX_Data[2]             ; clk_i    ;
; N/A           ; None        ; -6.935 ns ; i_TX_DV      ; r_SM_Main.s_TX_Start_Bit ; clk_i    ;
; N/A           ; None        ; -7.314 ns ; i_TX_DV      ; r_SM_Main.s_Idle         ; clk_i    ;
; N/A           ; None        ; -8.229 ns ; i_TX_DV      ; r_TX_Data[3]             ; clk_i    ;
; N/A           ; None        ; -8.229 ns ; i_TX_DV      ; r_TX_Data[2]             ; clk_i    ;
; N/A           ; None        ; -8.229 ns ; i_TX_DV      ; r_TX_Data[7]             ; clk_i    ;
; N/A           ; None        ; -8.229 ns ; i_TX_DV      ; r_TX_Data[6]             ; clk_i    ;
; N/A           ; None        ; -8.229 ns ; i_TX_DV      ; r_TX_Data[1]             ; clk_i    ;
; N/A           ; None        ; -8.229 ns ; i_TX_DV      ; r_TX_Data[0]             ; clk_i    ;
; N/A           ; None        ; -8.229 ns ; i_TX_DV      ; r_TX_Data[5]             ; clk_i    ;
; N/A           ; None        ; -8.229 ns ; i_TX_DV      ; r_TX_Data[4]             ; clk_i    ;
+---------------+-------------+-----------+--------------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Wed Dec 15 20:02:54 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uart_transmitter -c uart_transmitter --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 12 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 5.805 ns for clock "Main_PLL:PLL|altpll:altpll_component|_clk0" between source register "r_Clk_Count[2]" and destination register "r_Bit_Index[1]"
    Info: Fmax is 238.38 MHz (period= 4.195 ns)
    Info: + Largest register to register requirement is 9.759 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 7.581 ns
                Info: Clock period of Destination clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.002 ns
            Info: + Shortest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to destination register is 2.501 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X2_Y20_N29; Fanout = 10; REG Node = 'r_Bit_Index[1]'
                Info: Total cell delay = 0.602 ns ( 24.07 % )
                Info: Total interconnect delay = 1.899 ns ( 75.93 % )
            Info: - Longest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to source register is 2.503 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.972 ns) + CELL(0.602 ns) = 2.503 ns; Loc. = LCFF_X3_Y20_N7; Fanout = 3; REG Node = 'r_Clk_Count[2]'
                Info: Total cell delay = 0.602 ns ( 24.05 % )
                Info: Total interconnect delay = 1.901 ns ( 75.95 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 3.954 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y20_N7; Fanout = 3; REG Node = 'r_Clk_Count[2]'
        Info: 2: + IC(0.403 ns) + CELL(0.455 ns) = 0.858 ns; Loc. = LCCOMB_X3_Y20_N18; Fanout = 3; COMB Node = 'LessThan0~137'
        Info: 3: + IC(0.318 ns) + CELL(0.491 ns) = 1.667 ns; Loc. = LCCOMB_X3_Y20_N24; Fanout = 9; COMB Node = 'LessThan0~138'
        Info: 4: + IC(0.808 ns) + CELL(0.513 ns) = 2.988 ns; Loc. = LCCOMB_X2_Y20_N20; Fanout = 1; COMB Node = 'Selector11~201'
        Info: 5: + IC(0.325 ns) + CELL(0.545 ns) = 3.858 ns; Loc. = LCCOMB_X2_Y20_N28; Fanout = 1; COMB Node = 'Selector11~202'
        Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.954 ns; Loc. = LCFF_X2_Y20_N29; Fanout = 10; REG Node = 'r_Bit_Index[1]'
        Info: Total cell delay = 2.100 ns ( 53.11 % )
        Info: Total interconnect delay = 1.854 ns ( 46.89 % )
Info: No valid register-to-register data paths exist for clock "clk_i"
Info: Minimum slack time is 445 ps for clock "Main_PLL:PLL|altpll:altpll_component|_clk0" between source register "r_TX_Done" and destination register "r_TX_Done"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y20_N27; Fanout = 2; REG Node = 'r_TX_Done'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X1_Y20_N26; Fanout = 1; COMB Node = 'Selector2~167'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X1_Y20_N27; Fanout = 2; REG Node = 'r_TX_Done'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.419 ns
                Info: Clock period of Destination clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to destination register is 2.500 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.500 ns; Loc. = LCFF_X1_Y20_N27; Fanout = 2; REG Node = 'r_TX_Done'
                Info: Total cell delay = 0.602 ns ( 24.08 % )
                Info: Total interconnect delay = 1.898 ns ( 75.92 % )
            Info: - Shortest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to source register is 2.500 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.500 ns; Loc. = LCFF_X1_Y20_N27; Fanout = 2; REG Node = 'r_TX_Done'
                Info: Total cell delay = 0.602 ns ( 24.08 % )
                Info: Total interconnect delay = 1.898 ns ( 75.92 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "r_TX_Data[3]" (data pin = "i_TX_DV", clock pin = "clk_i") is 8.477 ns
    Info: + Longest pin to register delay is 8.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB4; Fanout = 3; PIN Node = 'i_TX_DV'
        Info: 2: + IC(6.147 ns) + CELL(0.322 ns) = 7.342 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 8; COMB Node = 'Selector14~77'
        Info: 3: + IC(0.497 ns) + CELL(0.758 ns) = 8.597 ns; Loc. = LCFF_X2_Y20_N13; Fanout = 1; REG Node = 'r_TX_Data[3]'
        Info: Total cell delay = 1.953 ns ( 22.72 % )
        Info: Total interconnect delay = 6.644 ns ( 77.28 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Offset between input clock "clk_i" and output clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is -2.419 ns
    Info: - Shortest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to destination register is 2.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X2_Y20_N13; Fanout = 1; REG Node = 'r_TX_Data[3]'
        Info: Total cell delay = 0.602 ns ( 24.07 % )
        Info: Total interconnect delay = 1.899 ns ( 75.93 % )
Info: tco from clock "clk_i" to destination pin "o_TX_Active" through register "o_TX_Active~reg0" is 5.089 ns
    Info: + Offset between input clock "clk_i" and output clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is -2.419 ns
    Info: + Longest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to source register is 2.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.500 ns; Loc. = LCFF_X1_Y20_N9; Fanout = 2; REG Node = 'o_TX_Active~reg0'
        Info: Total cell delay = 0.602 ns ( 24.08 % )
        Info: Total interconnect delay = 1.898 ns ( 75.92 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.731 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y20_N9; Fanout = 2; REG Node = 'o_TX_Active~reg0'
        Info: 2: + IC(1.715 ns) + CELL(3.016 ns) = 4.731 ns; Loc. = PIN_AB3; Fanout = 0; PIN Node = 'o_TX_Active'
        Info: Total cell delay = 3.016 ns ( 63.75 % )
        Info: Total interconnect delay = 1.715 ns ( 36.25 % )
Info: th for register "r_TX_Data[7]" (data pin = "i_TX_Byte[7]", clock pin = "clk_i") is -5.888 ns
    Info: + Offset between input clock "clk_i" and output clock "Main_PLL:PLL|altpll:altpll_component|_clk0" is -2.419 ns
    Info: + Longest clock path from clock "Main_PLL:PLL|altpll:altpll_component|_clk0" to destination register is 2.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X2_Y20_N5; Fanout = 1; REG Node = 'r_TX_Data[7]'
        Info: Total cell delay = 0.602 ns ( 24.07 % )
        Info: Total interconnect delay = 1.899 ns ( 75.93 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.256 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_F1; Fanout = 1; PIN Node = 'i_TX_Byte[7]'
        Info: 2: + IC(5.108 ns) + CELL(0.178 ns) = 6.160 ns; Loc. = LCCOMB_X2_Y20_N4; Fanout = 1; COMB Node = 'r_TX_Data[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.256 ns; Loc. = LCFF_X2_Y20_N5; Fanout = 1; REG Node = 'r_TX_Data[7]'
        Info: Total cell delay = 1.148 ns ( 18.35 % )
        Info: Total interconnect delay = 5.108 ns ( 81.65 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Wed Dec 15 20:02:54 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


