#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 11 14:42:47 2021
# Process ID: 22540
# Current directory: /home/staff/skoczen/vivado_proj/OLEDmy
# Command line: vivado OLEDmy.xpr
# Log file: /home/staff/skoczen/vivado_proj/OLEDmy/vivado.log
# Journal file: /home/staff/skoczen/vivado_proj/OLEDmy/vivado.jou
#-----------------------------------------------------------
start_gui
open_project OLEDmy.xpr
INFO: [Project 1-313] Project file moved from '/home/skoczen/xilinx_vivado/OLEDmy' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'OLEDmy.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/home/cadmgr/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Mar 11 14:43:18 2021] Launched synth_1...
Run output will be captured here: /home/staff/skoczen/vivado_proj/OLEDmy/OLEDmy.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/staff/skoczen/vivado_proj/OLEDmy/OLEDmy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'oled_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/staff/skoczen/vivado_proj/OLEDmy/OLEDmy.sim/sim_1/behav/xsim/pixel_SSD1306.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/staff/skoczen/vivado_proj/OLEDmy/OLEDmy.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj oled_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/staff/skoczen/vivado_proj/OLEDmy/src/Delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/staff/skoczen/vivado_proj/OLEDmy/src/SpiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpiCtrl
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [/home/staff/skoczen/vivado_proj/OLEDmy/src/SpiCtrl.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/staff/skoczen/vivado_proj/OLEDmy/src/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/staff/skoczen/vivado_proj/OLEDmy/src/OledInit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OledInit
INFO: [VRFC 10-2458] undeclared symbol temp_spi_fin, assumed default net type wire [/home/staff/skoczen/vivado_proj/OLEDmy/src/OledInit.sv:30]
INFO: [VRFC 10-2458] undeclared symbol temp_delay_fin, assumed default net type wire [/home/staff/skoczen/vivado_proj/OLEDmy/src/OledInit.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/staff/skoczen/vivado_proj/OLEDmy/src/fsm_oper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_oper
INFO: [VRFC 10-2458] undeclared symbol spi_en, assumed default net type wire [/home/staff/skoczen/vivado_proj/OLEDmy/src/fsm_oper.sv:25]
INFO: [VRFC 10-2458] undeclared symbol spi_fin, assumed default net type wire [/home/staff/skoczen/vivado_proj/OLEDmy/src/fsm_oper.sv:26]
INFO: [VRFC 10-2458] undeclared symbol delay_fin, assumed default net type wire [/home/staff/skoczen/vivado_proj/OLEDmy/src/fsm_oper.sv:32]
INFO: [VRFC 10-2458] undeclared symbol page_fin, assumed default net type wire [/home/staff/skoczen/vivado_proj/OLEDmy/src/fsm_oper.sv:35]
INFO: [VRFC 10-2458] undeclared symbol up_spi_en, assumed default net type wire [/home/staff/skoczen/vivado_proj/OLEDmy/src/fsm_oper.sv:35]
INFO: [VRFC 10-2458] undeclared symbol romen, assumed default net type wire [/home/staff/skoczen/vivado_proj/OLEDmy/src/fsm_oper.sv:37]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/staff/skoczen/vivado_proj/OLEDmy/src/update_page.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_page
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/staff/skoczen/vivado_proj/OLEDmy/src/oled_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/staff/skoczen/vivado_proj/OLEDmy/OLEDmy.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/staff/skoczen/vivado_proj/OLEDmy/OLEDmy.sim/sim_1/behav/xsim'
xelab -wto bf6f2c13ca944f539f0604682f4b6425 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot oled_top_behav xil_defaultlib.oled_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /local/home/cadmgr/2020.2/bin/unwrapped/lnx64.o/xelab -wto bf6f2c13ca944f539f0604682f4b6425 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot oled_top_behav xil_defaultlib.oled_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SpiCtrl
Compiling module xil_defaultlib.Delay(nbits=8)
Compiling module xil_defaultlib.OledInit_default
Compiling module xil_defaultlib.Delay_default
Compiling module xil_defaultlib.update_page
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.fsm_oper
Compiling module xil_defaultlib.oled_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot oled_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/staff/skoczen/vivado_proj/OLEDmy/OLEDmy.sim/sim_1/behav/xsim/xsim.dir/oled_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/staff/skoczen/vivado_proj/OLEDmy/OLEDmy.sim/sim_1/behav/xsim/xsim.dir/oled_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 11 14:44:09 2021. For additional details about this file, please refer to the WebTalk help file at /local/home/cadmgr/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 11 14:44:09 2021...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7361.832 ; gain = 0.000 ; free physical = 1870 ; free virtual = 16302
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/staff/skoczen/vivado_proj/OLEDmy/OLEDmy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "oled_top_behav -key {Behavioral:sim_1:Functional:oled_top} -tclbatch {oled_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source oled_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'oled_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7467.656 ; gain = 105.824 ; free physical = 1822 ; free virtual = 16254
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7467.656 ; gain = 0.000 ; free physical = 1852 ; free virtual = 16284
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 11 14:44:35 2021...
