Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Dec 10 18:07:38 2018
| Host         : eecs-digital-18 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 159 register/latch pins with no clock driven by root clock pin: JB[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[7]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[8]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[8]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[6]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[6]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[7]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[8]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[8]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[8]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[8]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[8]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2324 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.695        0.000                      0                37502        0.066        0.000                      0                37502        3.000        0.000                       0                 16824  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK_sys                   {0.000 5.000}      10.000          100.000         
video_clk_1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_video_clk      {0.000 20.000}     40.000          25.000          
  clkfbout_video_clk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_sys                         8.432        0.000                      0                    1        0.363        0.000                      0                    1        4.020        0.000                       0                     2  
video_clk_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_video_clk            6.877        0.000                      0                37501        0.066        0.000                      0                37501       19.020        0.000                       0                 16818  
  clkfbout_video_clk                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_sys             clk_out1_video_clk        0.695        0.000                      0                  126        2.671        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_sys
  To Clock:  CLK_sys

Setup :            0  Failing Endpoints,  Worst Slack        8.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[14]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_1/sr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_sys rise@10.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 1.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.364     3.845    reset_1/CLK_100M
    SLICE_X88Y84         SRL16E                                       r  reset_1/sr_reg[14]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.612     5.457 r  reset_1/sr_reg[14]_srl15/Q
                         net (fo=1, routed)           0.000     5.457    reset_1/sr_reg[14]_srl15_n_0
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.017    13.428    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
                         clock pessimism              0.418    13.845    
                         clock uncertainty           -0.035    13.810    
    SLICE_X88Y84         FDRE (Setup_fdre_C_D)        0.079    13.889    reset_1/sr_reg[15]
  -------------------------------------------------------------------
                         required time                         13.889    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                  8.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[14]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_1/sr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.998     1.247    reset_1/CLK_100M
    SLICE_X88Y84         SRL16E                                       r  reset_1/sr_reg[14]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.731 r  reset_1/sr_reg[14]_srl15/Q
                         net (fo=1, routed)           0.000     1.731    reset_1/sr_reg[14]_srl15_n_0
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.163     1.600    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
                         clock pessimism             -0.353     1.247    
    SLICE_X88Y84         FDRE (Hold_fdre_C_D)         0.121     1.368    reset_1/sr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100M }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X88Y84  reset_1/sr_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y84  reset_1/sr_reg[14]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y84  reset_1/sr_reg[14]_srl15/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X88Y84  reset_1/sr_reg[15]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X88Y84  reset_1/sr_reg[15]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y84  reset_1/sr_reg[14]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y84  reset_1/sr_reg[14]_srl15/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X88Y84  reset_1/sr_reg[15]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X88Y84  reset_1/sr_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_1/inst/clk_in1
  To Clock:  video_clk_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_clk_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_clk
  To Clock:  clk_out1_video_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 reset_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        32.604ns  (logic 0.766ns (2.349%)  route 31.838ns (97.651%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 37.063 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.711    -2.310    JB_IBUF__0[1]
    SLICE_X80Y79         FDRE                                         r  reset_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.792 r  reset_reg_reg[4]_rep/Q
                         net (fo=1120, routed)       15.593    13.801    my_love/reset_reg_reg[4]_rep
    SLICE_X17Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.925 r  my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3/O
                         net (fo=81, routed)         13.846    27.771    my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3_n_0
    SLICE_X86Y106        LUT4 (Prop_lut4_I2_O)        0.124    27.895 r  my_love/row_generator[5].col_generator[3].pvr_prevs[5][3][6][8]_i_1/O
                         net (fo=9, routed)           2.399    30.294    my_love/row_generator[5].col_generator[3].pvr_prevs[5][3][6][8]_i_1_n_0
    SLICE_X68Y107        FDRE                                         r  my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.495    37.063    my_love/clk_out1
    SLICE_X68Y107        FDRE                                         r  my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][1]/C
                         clock pessimism              0.410    37.473    
                         clock uncertainty           -0.098    37.375    
    SLICE_X68Y107        FDRE (Setup_fdre_C_CE)      -0.205    37.170    my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][1]
  -------------------------------------------------------------------
                         required time                         37.170    
                         arrival time                         -30.294    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 reset_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[4].col_generator[3].pvr_prevs_reg[4][3][6][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        32.575ns  (logic 0.766ns (2.351%)  route 31.809ns (97.649%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 37.060 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.711    -2.310    JB_IBUF__0[1]
    SLICE_X80Y79         FDRE                                         r  reset_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.792 r  reset_reg_reg[4]_rep/Q
                         net (fo=1120, routed)       15.593    13.801    my_love/reset_reg_reg[4]_rep
    SLICE_X17Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.925 r  my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3/O
                         net (fo=81, routed)         13.293    27.218    my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3_n_0
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.124    27.342 r  my_love/row_generator[4].col_generator[3].pvr_prevs[4][3][6][8]_i_1/O
                         net (fo=9, routed)           2.923    30.265    my_love/row_generator[4].col_generator[3].pvr_prevs[4][3][6][8]_i_1_n_0
    SLICE_X59Y108        FDRE                                         r  my_love/row_generator[4].col_generator[3].pvr_prevs_reg[4][3][6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.492    37.060    my_love/clk_out1
    SLICE_X59Y108        FDRE                                         r  my_love/row_generator[4].col_generator[3].pvr_prevs_reg[4][3][6][1]/C
                         clock pessimism              0.410    37.470    
                         clock uncertainty           -0.098    37.372    
    SLICE_X59Y108        FDRE (Setup_fdre_C_CE)      -0.205    37.167    my_love/row_generator[4].col_generator[3].pvr_prevs_reg[4][3][6][1]
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                         -30.265    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 reset_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        32.512ns  (logic 0.766ns (2.356%)  route 31.746ns (97.644%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.711    -2.310    JB_IBUF__0[1]
    SLICE_X80Y79         FDRE                                         r  reset_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.792 r  reset_reg_reg[4]_rep/Q
                         net (fo=1120, routed)       15.593    13.801    my_love/reset_reg_reg[4]_rep
    SLICE_X17Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.925 r  my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3/O
                         net (fo=81, routed)         13.846    27.771    my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3_n_0
    SLICE_X86Y106        LUT4 (Prop_lut4_I2_O)        0.124    27.895 r  my_love/row_generator[5].col_generator[3].pvr_prevs[5][3][6][8]_i_1/O
                         net (fo=9, routed)           2.306    30.201    my_love/row_generator[5].col_generator[3].pvr_prevs[5][3][6][8]_i_1_n_0
    SLICE_X68Y105        FDRE                                         r  my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.496    37.064    my_love/clk_out1
    SLICE_X68Y105        FDRE                                         r  my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][0]/C
                         clock pessimism              0.410    37.474    
                         clock uncertainty           -0.098    37.376    
    SLICE_X68Y105        FDRE (Setup_fdre_C_CE)      -0.205    37.171    my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][0]
  -------------------------------------------------------------------
                         required time                         37.171    
                         arrival time                         -30.201    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 reset_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        32.512ns  (logic 0.766ns (2.356%)  route 31.746ns (97.644%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.711    -2.310    JB_IBUF__0[1]
    SLICE_X80Y79         FDRE                                         r  reset_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.792 r  reset_reg_reg[4]_rep/Q
                         net (fo=1120, routed)       15.593    13.801    my_love/reset_reg_reg[4]_rep
    SLICE_X17Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.925 r  my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3/O
                         net (fo=81, routed)         13.846    27.771    my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3_n_0
    SLICE_X86Y106        LUT4 (Prop_lut4_I2_O)        0.124    27.895 r  my_love/row_generator[5].col_generator[3].pvr_prevs[5][3][6][8]_i_1/O
                         net (fo=9, routed)           2.306    30.201    my_love/row_generator[5].col_generator[3].pvr_prevs[5][3][6][8]_i_1_n_0
    SLICE_X68Y105        FDRE                                         r  my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.496    37.064    my_love/clk_out1
    SLICE_X68Y105        FDRE                                         r  my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][3]/C
                         clock pessimism              0.410    37.474    
                         clock uncertainty           -0.098    37.376    
    SLICE_X68Y105        FDRE (Setup_fdre_C_CE)      -0.205    37.171    my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][3]
  -------------------------------------------------------------------
                         required time                         37.171    
                         arrival time                         -30.201    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 reset_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[4].col_generator[3].pvr_prevs_reg[4][3][6][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        32.292ns  (logic 0.766ns (2.372%)  route 31.526ns (97.628%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 37.061 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.711    -2.310    JB_IBUF__0[1]
    SLICE_X80Y79         FDRE                                         r  reset_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.792 r  reset_reg_reg[4]_rep/Q
                         net (fo=1120, routed)       15.593    13.801    my_love/reset_reg_reg[4]_rep
    SLICE_X17Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.925 r  my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3/O
                         net (fo=81, routed)         13.293    27.218    my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3_n_0
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.124    27.342 r  my_love/row_generator[4].col_generator[3].pvr_prevs[4][3][6][8]_i_1/O
                         net (fo=9, routed)           2.640    29.982    my_love/row_generator[4].col_generator[3].pvr_prevs[4][3][6][8]_i_1_n_0
    SLICE_X59Y105        FDRE                                         r  my_love/row_generator[4].col_generator[3].pvr_prevs_reg[4][3][6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.493    37.061    my_love/clk_out1
    SLICE_X59Y105        FDRE                                         r  my_love/row_generator[4].col_generator[3].pvr_prevs_reg[4][3][6][0]/C
                         clock pessimism              0.410    37.471    
                         clock uncertainty           -0.098    37.373    
    SLICE_X59Y105        FDRE (Setup_fdre_C_CE)      -0.205    37.168    my_love/row_generator[4].col_generator[3].pvr_prevs_reg[4][3][6][0]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                         -29.982    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 reset_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[1].col_generator[3].pvr_prevs_reg[1][3][6][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        32.055ns  (logic 0.766ns (2.390%)  route 31.289ns (97.610%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.956ns = ( 37.044 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.711    -2.310    JB_IBUF__0[1]
    SLICE_X80Y79         FDRE                                         r  reset_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.792 r  reset_reg_reg[4]_rep/Q
                         net (fo=1120, routed)       15.593    13.801    my_love/reset_reg_reg[4]_rep
    SLICE_X17Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.925 r  my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3/O
                         net (fo=81, routed)         13.438    27.363    my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3_n_0
    SLICE_X82Y113        LUT4 (Prop_lut4_I2_O)        0.124    27.487 r  my_love/row_generator[1].col_generator[3].pvr_prevs[1][3][6][8]_i_1/O
                         net (fo=9, routed)           2.258    29.744    my_love/row_generator[1].col_generator[3].pvr_prevs[1][3][6][8]_i_1_n_0
    SLICE_X61Y124        FDRE                                         r  my_love/row_generator[1].col_generator[3].pvr_prevs_reg[1][3][6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.476    37.044    my_love/clk_out1
    SLICE_X61Y124        FDRE                                         r  my_love/row_generator[1].col_generator[3].pvr_prevs_reg[1][3][6][1]/C
                         clock pessimism              0.410    37.454    
                         clock uncertainty           -0.098    37.356    
    SLICE_X61Y124        FDRE (Setup_fdre_C_CE)      -0.205    37.151    my_love/row_generator[1].col_generator[3].pvr_prevs_reg[1][3][6][1]
  -------------------------------------------------------------------
                         required time                         37.151    
                         arrival time                         -29.744    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 reset_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[7].col_generator[3].pvr_prevs_reg[7][3][6][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        32.006ns  (logic 0.766ns (2.393%)  route 31.240ns (97.607%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 37.061 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.711    -2.310    JB_IBUF__0[1]
    SLICE_X80Y79         FDRE                                         r  reset_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.792 r  reset_reg_reg[4]_rep/Q
                         net (fo=1120, routed)       15.593    13.801    my_love/reset_reg_reg[4]_rep
    SLICE_X17Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.925 r  my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3/O
                         net (fo=81, routed)         13.375    27.300    my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3_n_0
    SLICE_X87Y102        LUT4 (Prop_lut4_I2_O)        0.124    27.424 r  my_love/row_generator[7].col_generator[3].pvr_prevs[7][3][6][8]_i_1/O
                         net (fo=9, routed)           2.272    29.696    my_love/row_generator[7].col_generator[3].pvr_prevs[7][3][6][8]_i_1_n_0
    SLICE_X59Y106        FDRE                                         r  my_love/row_generator[7].col_generator[3].pvr_prevs_reg[7][3][6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.493    37.061    my_love/clk_out1
    SLICE_X59Y106        FDRE                                         r  my_love/row_generator[7].col_generator[3].pvr_prevs_reg[7][3][6][1]/C
                         clock pessimism              0.410    37.471    
                         clock uncertainty           -0.098    37.373    
    SLICE_X59Y106        FDRE (Setup_fdre_C_CE)      -0.205    37.168    my_love/row_generator[7].col_generator[3].pvr_prevs_reg[7][3][6][1]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                         -29.696    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 reset_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[1].col_generator[3].pvr_prevs_reg[1][3][6][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        31.926ns  (logic 0.766ns (2.399%)  route 31.160ns (97.601%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.953ns = ( 37.047 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.711    -2.310    JB_IBUF__0[1]
    SLICE_X80Y79         FDRE                                         r  reset_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.792 r  reset_reg_reg[4]_rep/Q
                         net (fo=1120, routed)       15.593    13.801    my_love/reset_reg_reg[4]_rep
    SLICE_X17Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.925 r  my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3/O
                         net (fo=81, routed)         13.438    27.363    my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3_n_0
    SLICE_X82Y113        LUT4 (Prop_lut4_I2_O)        0.124    27.487 r  my_love/row_generator[1].col_generator[3].pvr_prevs[1][3][6][8]_i_1/O
                         net (fo=9, routed)           2.129    29.615    my_love/row_generator[1].col_generator[3].pvr_prevs[1][3][6][8]_i_1_n_0
    SLICE_X61Y122        FDRE                                         r  my_love/row_generator[1].col_generator[3].pvr_prevs_reg[1][3][6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.479    37.047    my_love/clk_out1
    SLICE_X61Y122        FDRE                                         r  my_love/row_generator[1].col_generator[3].pvr_prevs_reg[1][3][6][0]/C
                         clock pessimism              0.410    37.457    
                         clock uncertainty           -0.098    37.359    
    SLICE_X61Y122        FDRE (Setup_fdre_C_CE)      -0.205    37.154    my_love/row_generator[1].col_generator[3].pvr_prevs_reg[1][3][6][0]
  -------------------------------------------------------------------
                         required time                         37.154    
                         arrival time                         -29.615    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 reset_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        31.731ns  (logic 0.766ns (2.414%)  route 30.965ns (97.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 37.147 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.711    -2.310    JB_IBUF__0[1]
    SLICE_X80Y79         FDRE                                         r  reset_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.792 r  reset_reg_reg[4]_rep/Q
                         net (fo=1120, routed)       15.593    13.801    my_love/reset_reg_reg[4]_rep
    SLICE_X17Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.925 r  my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3/O
                         net (fo=81, routed)         13.846    27.771    my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3_n_0
    SLICE_X86Y106        LUT4 (Prop_lut4_I2_O)        0.124    27.895 r  my_love/row_generator[5].col_generator[3].pvr_prevs[5][3][6][8]_i_1/O
                         net (fo=9, routed)           1.526    29.421    my_love/row_generator[5].col_generator[3].pvr_prevs[5][3][6][8]_i_1_n_0
    SLICE_X77Y109        FDRE                                         r  my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.579    37.147    my_love/clk_out1
    SLICE_X77Y109        FDRE                                         r  my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][2]/C
                         clock pessimism              0.410    37.557    
                         clock uncertainty           -0.098    37.459    
    SLICE_X77Y109        FDRE (Setup_fdre_C_CE)      -0.205    37.254    my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][2]
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                         -29.421    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 reset_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        31.731ns  (logic 0.766ns (2.414%)  route 30.965ns (97.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 37.147 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.711    -2.310    JB_IBUF__0[1]
    SLICE_X80Y79         FDRE                                         r  reset_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.792 r  reset_reg_reg[4]_rep/Q
                         net (fo=1120, routed)       15.593    13.801    my_love/reset_reg_reg[4]_rep
    SLICE_X17Y170        LUT6 (Prop_lut6_I0_O)        0.124    13.925 r  my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3/O
                         net (fo=81, routed)         13.846    27.771    my_love/row_generator[8].col_generator[5].pvr_prevs[8][5][6][8]_i_3_n_0
    SLICE_X86Y106        LUT4 (Prop_lut4_I2_O)        0.124    27.895 r  my_love/row_generator[5].col_generator[3].pvr_prevs[5][3][6][8]_i_1/O
                         net (fo=9, routed)           1.526    29.421    my_love/row_generator[5].col_generator[3].pvr_prevs[5][3][6][8]_i_1_n_0
    SLICE_X77Y109        FDRE                                         r  my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.579    37.147    my_love/clk_out1
    SLICE_X77Y109        FDRE                                         r  my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][5]/C
                         clock pessimism              0.410    37.557    
                         clock uncertainty           -0.098    37.459    
    SLICE_X77Y109        FDRE (Setup_fdre_C_CE)      -0.205    37.254    my_love/row_generator[5].col_generator[3].pvr_prevs_reg[5][3][6][5]
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                         -29.421    
  -------------------------------------------------------------------
                         slack                                  7.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_love/row_generator[8].col_generator[2].pvr_reg[8][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[8].col_generator[2].pvr_prevs_reg[8][2][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.966%)  route 0.268ns (59.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.563    -0.851    my_love/clk_out1
    SLICE_X51Y89         FDRE                                         r  my_love/row_generator[8].col_generator[2].pvr_reg[8][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  my_love/row_generator[8].col_generator[2].pvr_reg[8][2][0]/Q
                         net (fo=33, routed)          0.268    -0.442    my_love/row_generator[8].col_generator[2].pvr_reg[8][2]_31[0]
    SLICE_X60Y88         LUT6 (Prop_lut6_I2_O)        0.045    -0.397 r  my_love/row_generator[8].col_generator[2].pvr_prevs[8][2][1][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.397    my_love/row_generator[8].col_generator[2].pvr_prevs[8][2][1][0]_i_1_n_0
    SLICE_X60Y88         FDRE                                         r  my_love/row_generator[8].col_generator[2].pvr_prevs_reg[8][2][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.835    -1.276    my_love/clk_out1
    SLICE_X60Y88         FDRE                                         r  my_love/row_generator[8].col_generator[2].pvr_prevs_reg[8][2][1][0]/C
                         clock pessimism              0.692    -0.584    
    SLICE_X60Y88         FDRE (Hold_fdre_C_D)         0.121    -0.463    my_love/row_generator[8].col_generator[2].pvr_prevs_reg[8][2][1][0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.764%)  route 0.270ns (59.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.567    -0.847    my_love/clk_out1
    SLICE_X28Y100        FDRE                                         r  my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][0]/Q
                         net (fo=7, routed)           0.270    -0.436    my_love/row_generator[1].col_generator[2].done_countdown_reg_n_0_[1][2][0]
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.391 r  my_love/row_generator[1].col_generator[2].done_countdown[1][2][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.391    my_love/row_generator[1].col_generator[2].done_countdown[1][2][3]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.843    -1.268    my_love/clk_out1
    SLICE_X28Y99         FDRE                                         r  my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][3]/C
                         clock pessimism              0.697    -0.571    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.107    -0.464    my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 char_rec_1/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/nine_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.006%)  route 0.187ns (56.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.634    -0.779    char_rec_1/clk_out1
    SLICE_X63Y45         FDSE                                         r  char_rec_1/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDSE (Prop_fdse_C_Q)         0.141    -0.638 r  char_rec_1/rom_addr_reg[2]/Q
                         net (fo=18, routed)          0.187    -0.451    char_rec_1/nine_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y19         RAMB18E1                                     r  char_rec_1/nine_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.951    -1.159    char_rec_1/nine_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y19         RAMB18E1                                     r  char_rec_1/nine_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.439    -0.721    
    RAMB18_X1Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.538    char_rec_1/nine_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 char_rec_1/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/nine_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.802%)  route 0.188ns (57.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.158ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.634    -0.779    char_rec_1/clk_out1
    SLICE_X63Y45         FDSE                                         r  char_rec_1/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDSE (Prop_fdse_C_Q)         0.141    -0.638 r  char_rec_1/rom_addr_reg[2]/Q
                         net (fo=18, routed)          0.188    -0.450    char_rec_1/nine_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y19         RAMB18E1                                     r  char_rec_1/nine_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.952    -1.158    char_rec_1/nine_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y19         RAMB18E1                                     r  char_rec_1/nine_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.439    -0.720    
    RAMB18_X1Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.537    char_rec_1/nine_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.764%)  route 0.270ns (59.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.567    -0.847    my_love/clk_out1
    SLICE_X28Y100        FDRE                                         r  my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][0]/Q
                         net (fo=7, routed)           0.270    -0.436    my_love/row_generator[1].col_generator[2].done_countdown_reg_n_0_[1][2][0]
    SLICE_X28Y99         LUT3 (Prop_lut3_I1_O)        0.045    -0.391 r  my_love/row_generator[1].col_generator[2].done_countdown[1][2][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.391    my_love/row_generator[1].col_generator[2].done_countdown[1][2][2]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.843    -1.268    my_love/clk_out1
    SLICE_X28Y99         FDRE                                         r  my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][2]/C
                         clock pessimism              0.697    -0.571    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092    -0.479    my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.956%)  route 0.280ns (60.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.567    -0.847    my_love/clk_out1
    SLICE_X28Y100        FDRE                                         r  my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][0]/Q
                         net (fo=7, routed)           0.280    -0.426    my_love/row_generator[1].col_generator[2].done_countdown_reg_n_0_[1][2][0]
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.381 r  my_love/row_generator[1].col_generator[2].done_countdown[1][2][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    my_love/row_generator[1].col_generator[2].done_countdown[1][2][1]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.843    -1.268    my_love/clk_out1
    SLICE_X28Y99         FDRE                                         r  my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][1]/C
                         clock pessimism              0.697    -0.571    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.091    -0.480    my_love/row_generator[1].col_generator[2].done_countdown_reg[1][2][1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_love/row_generator[1].col_generator[6].done_countdown_reg[1][6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[1].col_generator[6].done_countdown_reg[1][6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.010%)  route 0.345ns (64.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.570    -0.844    my_love/clk_out1
    SLICE_X15Y100        FDRE                                         r  my_love/row_generator[1].col_generator[6].done_countdown_reg[1][6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  my_love/row_generator[1].col_generator[6].done_countdown_reg[1][6][4]/Q
                         net (fo=6, routed)           0.345    -0.358    my_love/row_generator[1].col_generator[6].done_countdown_reg_n_0_[1][6][4]
    SLICE_X12Y99         LUT6 (Prop_lut6_I0_O)        0.045    -0.313 r  my_love/row_generator[1].col_generator[6].done_countdown[1][6][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.313    my_love/row_generator[1].col_generator[6].done_countdown[1][6][5]_i_3_n_0
    SLICE_X12Y99         FDRE                                         r  my_love/row_generator[1].col_generator[6].done_countdown_reg[1][6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.847    -1.264    my_love/clk_out1
    SLICE_X12Y99         FDRE                                         r  my_love/row_generator[1].col_generator[6].done_countdown_reg[1][6][5]/C
                         clock pessimism              0.697    -0.567    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.121    -0.446    my_love/row_generator[1].col_generator[6].done_countdown_reg[1][6][5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 my_love/row_generator[7].col_generator[2].done_countdown_reg[7][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[7].col_generator[2].done_countdown_reg[7][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.702%)  route 0.321ns (63.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.576    -0.838    my_love/clk_out1
    SLICE_X15Y98         FDRE                                         r  my_love/row_generator[7].col_generator[2].done_countdown_reg[7][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  my_love/row_generator[7].col_generator[2].done_countdown_reg[7][2][0]/Q
                         net (fo=8, routed)           0.321    -0.376    my_love/row_generator[7].col_generator[2].done_countdown_reg_n_0_[7][2][0]
    SLICE_X11Y102        LUT4 (Prop_lut4_I1_O)        0.045    -0.331 r  my_love/row_generator[7].col_generator[2].done_countdown[7][2][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    my_love/row_generator[7].col_generator[2].done_countdown[7][2][3]_i_1_n_0
    SLICE_X11Y102        FDRE                                         r  my_love/row_generator[7].col_generator[2].done_countdown_reg[7][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.841    -1.270    my_love/clk_out1
    SLICE_X11Y102        FDRE                                         r  my_love/row_generator[7].col_generator[2].done_countdown_reg[7][2][3]/C
                         clock pessimism              0.697    -0.573    
    SLICE_X11Y102        FDRE (Hold_fdre_C_D)         0.107    -0.466    my_love/row_generator[7].col_generator[2].done_countdown_reg[7][2][3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 char_rec_1/mem_addr_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/mem_addr_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.204ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.632    -0.781    char_rec_1/clk_out1
    SLICE_X59Y45         FDRE                                         r  char_rec_1/mem_addr_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.640 r  char_rec_1/mem_addr_counter_reg[2]/Q
                         net (fo=6, routed)           0.088    -0.552    char_rec_1/sel0[2]
    SLICE_X58Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.507 r  char_rec_1/mem_addr_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.507    char_rec_1/mem_addr_counter[5]_i_1_n_0
    SLICE_X58Y45         FDRE                                         r  char_rec_1/mem_addr_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.907    -1.204    char_rec_1/clk_out1
    SLICE_X58Y45         FDRE                                         r  char_rec_1/mem_addr_counter_reg[5]/C
                         clock pessimism              0.435    -0.768    
    SLICE_X58Y45         FDRE (Hold_fdre_C_D)         0.121    -0.647    char_rec_1/mem_addr_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_love/row_generator[2].col_generator[1].done_countdown_reg[2][1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[2].col_generator[1].done_countdown_reg[2][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.574    -0.840    my_love/clk_out1
    SLICE_X13Y90         FDRE                                         r  my_love/row_generator[2].col_generator[1].done_countdown_reg[2][1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.699 r  my_love/row_generator[2].col_generator[1].done_countdown_reg[2][1][4]/Q
                         net (fo=5, routed)           0.090    -0.609    my_love/row_generator[2].col_generator[1].done_countdown_reg_n_0_[2][1][4]
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.045    -0.564 r  my_love/row_generator[2].col_generator[1].done_countdown[2][1][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.564    my_love/row_generator[2].col_generator[1].done_countdown[2][1][5]_i_3_n_0
    SLICE_X12Y90         FDRE                                         r  my_love/row_generator[2].col_generator[1].done_countdown_reg[2][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.845    -1.266    my_love/clk_out1
    SLICE_X12Y90         FDRE                                         r  my_love/row_generator[2].col_generator[1].done_countdown_reg[2][1][5]/C
                         clock pessimism              0.439    -0.827    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.121    -0.706    my_love/row_generator[2].col_generator[1].done_countdown_reg[2][1][5]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_clk_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y24     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y25     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y14     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y15     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y2      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y22     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X88Y76     reset_reg_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X84Y64     video_playback_1/blank_delay_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X88Y76     reset_reg_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X84Y64     video_playback_1/blank_delay_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y101    my_love/row_generator[2].col_generator[3].done_countdown_reg[2][3][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y100    my_love/row_generator[2].col_generator[3].done_countdown_reg[2][3][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y46     char_rec_1/five_score_reg[7]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y43     char_rec_1/four_score_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y124    my_love/row_generator[2].col_generator[3].pvr_prevs_reg[2][3][0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y124    my_love/row_generator[2].col_generator[3].pvr_prevs_reg[2][3][0][1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X88Y76     reset_reg_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X84Y64     video_playback_1/blank_delay_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X84Y64     video_playback_1/blank_delay_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X88Y76     reset_reg_reg[3]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y62     frame_parser_1/rescale_start_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y62     frame_parser_1/rescale_start_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y65     frame_parser_1/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y65     frame_parser_1/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y63     frame_parser_1/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y63     frame_parser_1/state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clk
  To Clock:  clkfbout_video_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_clk_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   video_clk_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_sys
  To Clock:  clk_out1_video_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc_held/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        2.001ns  (logic 0.642ns (32.079%)  route 1.359ns (67.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 37.173 - 40.000 ) 
    Source Clock Delay      (SCD):    3.845ns = ( 33.845 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.364    33.845    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.518    34.363 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.630    34.993    reset_1/p_0_in
    SLICE_X88Y82         LUT4 (Prop_lut4_I0_O)        0.124    35.117 r  reset_1/count[0]_i_1__3/O
                         net (fo=40, routed)          0.730    35.847    deb_btnc_held/sr_reg[15]
    SLICE_X85Y84         FDRE                                         r  deb_btnc_held/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.604    37.173    deb_btnc_held/clk_out1
    SLICE_X85Y84         FDRE                                         r  deb_btnc_held/count_reg[16]/C
                         clock pessimism              0.000    37.173    
                         clock uncertainty           -0.202    36.971    
    SLICE_X85Y84         FDRE (Setup_fdre_C_R)       -0.429    36.542    deb_btnc_held/count_reg[16]
  -------------------------------------------------------------------
                         required time                         36.542    
                         arrival time                         -35.847    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc_held/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        2.001ns  (logic 0.642ns (32.079%)  route 1.359ns (67.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 37.173 - 40.000 ) 
    Source Clock Delay      (SCD):    3.845ns = ( 33.845 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.364    33.845    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.518    34.363 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.630    34.993    reset_1/p_0_in
    SLICE_X88Y82         LUT4 (Prop_lut4_I0_O)        0.124    35.117 r  reset_1/count[0]_i_1__3/O
                         net (fo=40, routed)          0.730    35.847    deb_btnc_held/sr_reg[15]
    SLICE_X85Y84         FDRE                                         r  deb_btnc_held/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.604    37.173    deb_btnc_held/clk_out1
    SLICE_X85Y84         FDRE                                         r  deb_btnc_held/count_reg[17]/C
                         clock pessimism              0.000    37.173    
                         clock uncertainty           -0.202    36.971    
    SLICE_X85Y84         FDRE (Setup_fdre_C_R)       -0.429    36.542    deb_btnc_held/count_reg[17]
  -------------------------------------------------------------------
                         required time                         36.542    
                         arrival time                         -35.847    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc_held/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        2.001ns  (logic 0.642ns (32.079%)  route 1.359ns (67.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 37.173 - 40.000 ) 
    Source Clock Delay      (SCD):    3.845ns = ( 33.845 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.364    33.845    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.518    34.363 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.630    34.993    reset_1/p_0_in
    SLICE_X88Y82         LUT4 (Prop_lut4_I0_O)        0.124    35.117 r  reset_1/count[0]_i_1__3/O
                         net (fo=40, routed)          0.730    35.847    deb_btnc_held/sr_reg[15]
    SLICE_X85Y84         FDRE                                         r  deb_btnc_held/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.604    37.173    deb_btnc_held/clk_out1
    SLICE_X85Y84         FDRE                                         r  deb_btnc_held/count_reg[18]/C
                         clock pessimism              0.000    37.173    
                         clock uncertainty           -0.202    36.971    
    SLICE_X85Y84         FDRE (Setup_fdre_C_R)       -0.429    36.542    deb_btnc_held/count_reg[18]
  -------------------------------------------------------------------
                         required time                         36.542    
                         arrival time                         -35.847    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc_held/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        2.001ns  (logic 0.642ns (32.079%)  route 1.359ns (67.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 37.173 - 40.000 ) 
    Source Clock Delay      (SCD):    3.845ns = ( 33.845 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.364    33.845    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.518    34.363 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.630    34.993    reset_1/p_0_in
    SLICE_X88Y82         LUT4 (Prop_lut4_I0_O)        0.124    35.117 r  reset_1/count[0]_i_1__3/O
                         net (fo=40, routed)          0.730    35.847    deb_btnc_held/sr_reg[15]
    SLICE_X85Y84         FDRE                                         r  deb_btnc_held/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.604    37.173    deb_btnc_held/clk_out1
    SLICE_X85Y84         FDRE                                         r  deb_btnc_held/count_reg[19]/C
                         clock pessimism              0.000    37.173    
                         clock uncertainty           -0.202    36.971    
    SLICE_X85Y84         FDRE (Setup_fdre_C_R)       -0.429    36.542    deb_btnc_held/count_reg[19]
  -------------------------------------------------------------------
                         required time                         36.542    
                         arrival time                         -35.847    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc_held/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.979ns  (logic 0.642ns (32.434%)  route 1.337ns (67.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.832ns = ( 37.168 - 40.000 ) 
    Source Clock Delay      (SCD):    3.845ns = ( 33.845 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.364    33.845    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.518    34.363 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.630    34.993    reset_1/p_0_in
    SLICE_X88Y82         LUT4 (Prop_lut4_I0_O)        0.124    35.117 r  reset_1/count[0]_i_1__3/O
                         net (fo=40, routed)          0.708    35.825    deb_btnc_held/sr_reg[15]
    SLICE_X85Y80         FDRE                                         r  deb_btnc_held/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.599    37.168    deb_btnc_held/clk_out1
    SLICE_X85Y80         FDRE                                         r  deb_btnc_held/count_reg[0]/C
                         clock pessimism              0.000    37.168    
                         clock uncertainty           -0.202    36.966    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    36.537    deb_btnc_held/count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                         -35.825    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc_held/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.979ns  (logic 0.642ns (32.434%)  route 1.337ns (67.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.832ns = ( 37.168 - 40.000 ) 
    Source Clock Delay      (SCD):    3.845ns = ( 33.845 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.364    33.845    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.518    34.363 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.630    34.993    reset_1/p_0_in
    SLICE_X88Y82         LUT4 (Prop_lut4_I0_O)        0.124    35.117 r  reset_1/count[0]_i_1__3/O
                         net (fo=40, routed)          0.708    35.825    deb_btnc_held/sr_reg[15]
    SLICE_X85Y80         FDRE                                         r  deb_btnc_held/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.599    37.168    deb_btnc_held/clk_out1
    SLICE_X85Y80         FDRE                                         r  deb_btnc_held/count_reg[1]/C
                         clock pessimism              0.000    37.168    
                         clock uncertainty           -0.202    36.966    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    36.537    deb_btnc_held/count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                         -35.825    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc_held/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.979ns  (logic 0.642ns (32.434%)  route 1.337ns (67.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.832ns = ( 37.168 - 40.000 ) 
    Source Clock Delay      (SCD):    3.845ns = ( 33.845 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.364    33.845    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.518    34.363 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.630    34.993    reset_1/p_0_in
    SLICE_X88Y82         LUT4 (Prop_lut4_I0_O)        0.124    35.117 r  reset_1/count[0]_i_1__3/O
                         net (fo=40, routed)          0.708    35.825    deb_btnc_held/sr_reg[15]
    SLICE_X85Y80         FDRE                                         r  deb_btnc_held/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.599    37.168    deb_btnc_held/clk_out1
    SLICE_X85Y80         FDRE                                         r  deb_btnc_held/count_reg[2]/C
                         clock pessimism              0.000    37.168    
                         clock uncertainty           -0.202    36.966    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    36.537    deb_btnc_held/count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                         -35.825    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc_held/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.979ns  (logic 0.642ns (32.434%)  route 1.337ns (67.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.832ns = ( 37.168 - 40.000 ) 
    Source Clock Delay      (SCD):    3.845ns = ( 33.845 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.364    33.845    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.518    34.363 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.630    34.993    reset_1/p_0_in
    SLICE_X88Y82         LUT4 (Prop_lut4_I0_O)        0.124    35.117 r  reset_1/count[0]_i_1__3/O
                         net (fo=40, routed)          0.708    35.825    deb_btnc_held/sr_reg[15]
    SLICE_X85Y80         FDRE                                         r  deb_btnc_held/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.599    37.168    deb_btnc_held/clk_out1
    SLICE_X85Y80         FDRE                                         r  deb_btnc_held/count_reg[3]/C
                         clock pessimism              0.000    37.168    
                         clock uncertainty           -0.202    36.966    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    36.537    deb_btnc_held/count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                         -35.825    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.778ns  (logic 0.642ns (36.109%)  route 1.136ns (63.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.824ns = ( 37.176 - 40.000 ) 
    Source Clock Delay      (SCD):    3.845ns = ( 33.845 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.364    33.845    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.518    34.363 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.471    34.835    reset_1/p_0_in
    SLICE_X86Y85         LUT4 (Prop_lut4_I0_O)        0.124    34.959 r  reset_1/count[0]_i_1__0/O
                         net (fo=20, routed)          0.665    35.623    deb_btnu/sr_reg[15]
    SLICE_X84Y88         FDRE                                         r  deb_btnu/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.607    37.176    deb_btnu/clk_out1
    SLICE_X84Y88         FDRE                                         r  deb_btnu/count_reg[16]/C
                         clock pessimism              0.000    37.176    
                         clock uncertainty           -0.202    36.974    
    SLICE_X84Y88         FDRE (Setup_fdre_C_R)       -0.524    36.450    deb_btnu/count_reg[16]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                         -35.623    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.778ns  (logic 0.642ns (36.109%)  route 1.136ns (63.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.824ns = ( 37.176 - 40.000 ) 
    Source Clock Delay      (SCD):    3.845ns = ( 33.845 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.364    33.845    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.518    34.363 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.471    34.835    reset_1/p_0_in
    SLICE_X86Y85         LUT4 (Prop_lut4_I0_O)        0.124    34.959 r  reset_1/count[0]_i_1__0/O
                         net (fo=20, routed)          0.665    35.623    deb_btnu/sr_reg[15]
    SLICE_X84Y88         FDRE                                         r  deb_btnu/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.607    37.176    deb_btnu/clk_out1
    SLICE_X84Y88         FDRE                                         r  deb_btnu/count_reg[17]/C
                         clock pessimism              0.000    37.176    
                         clock uncertainty           -0.202    36.974    
    SLICE_X84Y88         FDRE (Setup_fdre_C_R)       -0.524    36.450    deb_btnu/count_reg[17]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                         -35.623    
  -------------------------------------------------------------------
                         slack                                  0.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.671ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.654%)  route 0.270ns (56.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.998     1.247    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164     1.411 r  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.270     1.681    deb_btnr/p_0_in
    SLICE_X89Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.726 r  deb_btnr/clean_i_1__3/O
                         net (fo=1, routed)           0.000     1.726    deb_btnr/clean_i_1__3_n_0
    SLICE_X89Y84         FDRE                                         r  deb_btnr/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.873    -1.238    deb_btnr/clk_out1
    SLICE_X89Y84         FDRE                                         r  deb_btnr/clean_reg/C
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.202    -1.036    
    SLICE_X89Y84         FDRE (Hold_fdre_C_D)         0.091    -0.945    deb_btnr/clean_reg
  -------------------------------------------------------------------
                         required time                          0.945    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.757ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.906%)  route 0.357ns (63.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.998     1.247    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164     1.411 r  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.357     1.769    deb_btnu/p_0_in
    SLICE_X85Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.814 r  deb_btnu/clean_i_1__1/O
                         net (fo=1, routed)           0.000     1.814    deb_btnu/clean_i_1__1_n_0
    SLICE_X85Y87         FDRE                                         r  deb_btnu/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.874    -1.237    deb_btnu/clk_out1
    SLICE_X85Y87         FDRE                                         r  deb_btnu/clean_reg/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.202    -1.035    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.091    -0.944    deb_btnu/clean_reg
  -------------------------------------------------------------------
                         required time                          0.944    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.760ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.039%)  route 0.355ns (62.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.998     1.247    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164     1.411 r  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.355     1.767    deb_btnd/p_0_in
    SLICE_X83Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  deb_btnd/clean_i_1__2/O
                         net (fo=1, routed)           0.000     1.812    deb_btnd/clean_i_1__2_n_0
    SLICE_X83Y81         FDRE                                         r  deb_btnd/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.869    -1.242    deb_btnd/clk_out1
    SLICE_X83Y81         FDRE                                         r  deb_btnd/clean_reg/C
                         clock pessimism              0.000    -1.242    
                         clock uncertainty            0.202    -1.040    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.091    -0.949    deb_btnd/clean_reg
  -------------------------------------------------------------------
                         required time                          0.949    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.784ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.818%)  route 0.409ns (66.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.998     1.247    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164     1.411 r  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.409     1.820    deb_btnl/p_0_in
    SLICE_X88Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.865 r  deb_btnl/clean_i_1__0/O
                         net (fo=1, routed)           0.000     1.865    deb_btnl/clean_i_1__0_n_0
    SLICE_X88Y81         FDRE                                         r  deb_btnl/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.870    -1.241    deb_btnl/clk_out1
    SLICE_X88Y81         FDRE                                         r  deb_btnl/clean_reg/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            0.202    -1.039    
    SLICE_X88Y81         FDRE (Hold_fdre_C_D)         0.120    -0.919    deb_btnl/clean_reg
  -------------------------------------------------------------------
                         required time                          0.919    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.822ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.038%)  route 0.340ns (61.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.998     1.247    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164     1.411 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.190     1.601    reset_1/p_0_in
    SLICE_X89Y86         LUT4 (Prop_lut4_I0_O)        0.045     1.646 r  reset_1/count[0]_i_1__1/O
                         net (fo=20, routed)          0.150     1.797    deb_btnr/sr_reg[15]
    SLICE_X88Y87         FDRE                                         r  deb_btnr/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.875    -1.236    deb_btnr/clk_out1
    SLICE_X88Y87         FDRE                                         r  deb_btnr/count_reg[4]/C
                         clock pessimism              0.000    -1.236    
                         clock uncertainty            0.202    -1.034    
    SLICE_X88Y87         FDRE (Hold_fdre_C_R)         0.009    -1.025    deb_btnr/count_reg[4]
  -------------------------------------------------------------------
                         required time                          1.025    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.038%)  route 0.340ns (61.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.998     1.247    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164     1.411 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.190     1.601    reset_1/p_0_in
    SLICE_X89Y86         LUT4 (Prop_lut4_I0_O)        0.045     1.646 r  reset_1/count[0]_i_1__1/O
                         net (fo=20, routed)          0.150     1.797    deb_btnr/sr_reg[15]
    SLICE_X88Y87         FDRE                                         r  deb_btnr/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.875    -1.236    deb_btnr/clk_out1
    SLICE_X88Y87         FDRE                                         r  deb_btnr/count_reg[5]/C
                         clock pessimism              0.000    -1.236    
                         clock uncertainty            0.202    -1.034    
    SLICE_X88Y87         FDRE (Hold_fdre_C_R)         0.009    -1.025    deb_btnr/count_reg[5]
  -------------------------------------------------------------------
                         required time                          1.025    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.038%)  route 0.340ns (61.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.998     1.247    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164     1.411 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.190     1.601    reset_1/p_0_in
    SLICE_X89Y86         LUT4 (Prop_lut4_I0_O)        0.045     1.646 r  reset_1/count[0]_i_1__1/O
                         net (fo=20, routed)          0.150     1.797    deb_btnr/sr_reg[15]
    SLICE_X88Y87         FDRE                                         r  deb_btnr/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.875    -1.236    deb_btnr/clk_out1
    SLICE_X88Y87         FDRE                                         r  deb_btnr/count_reg[6]/C
                         clock pessimism              0.000    -1.236    
                         clock uncertainty            0.202    -1.034    
    SLICE_X88Y87         FDRE (Hold_fdre_C_R)         0.009    -1.025    deb_btnr/count_reg[6]
  -------------------------------------------------------------------
                         required time                          1.025    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.038%)  route 0.340ns (61.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.998     1.247    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164     1.411 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.190     1.601    reset_1/p_0_in
    SLICE_X89Y86         LUT4 (Prop_lut4_I0_O)        0.045     1.646 r  reset_1/count[0]_i_1__1/O
                         net (fo=20, routed)          0.150     1.797    deb_btnr/sr_reg[15]
    SLICE_X88Y87         FDRE                                         r  deb_btnr/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.875    -1.236    deb_btnr/clk_out1
    SLICE_X88Y87         FDRE                                         r  deb_btnr/count_reg[7]/C
                         clock pessimism              0.000    -1.236    
                         clock uncertainty            0.202    -1.034    
    SLICE_X88Y87         FDRE (Hold_fdre_C_R)         0.009    -1.025    deb_btnr/count_reg[7]
  -------------------------------------------------------------------
                         required time                          1.025    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.838ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.066%)  route 0.355ns (62.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.998     1.247    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164     1.411 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.200     1.612    reset_1/p_0_in
    SLICE_X86Y85         LUT4 (Prop_lut4_I0_O)        0.045     1.657 r  reset_1/count[0]_i_1__0/O
                         net (fo=20, routed)          0.154     1.811    deb_btnu/sr_reg[15]
    SLICE_X84Y85         FDRE                                         r  deb_btnu/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.873    -1.238    deb_btnu/clk_out1
    SLICE_X84Y85         FDRE                                         r  deb_btnu/count_reg[4]/C
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.202    -1.036    
    SLICE_X84Y85         FDRE (Hold_fdre_C_R)         0.009    -1.027    deb_btnu/count_reg[4]
  -------------------------------------------------------------------
                         required time                          1.027    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.066%)  route 0.355ns (62.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.998     1.247    reset_1/CLK_100M
    SLICE_X88Y84         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164     1.411 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.200     1.612    reset_1/p_0_in
    SLICE_X86Y85         LUT4 (Prop_lut4_I0_O)        0.045     1.657 r  reset_1/count[0]_i_1__0/O
                         net (fo=20, routed)          0.154     1.811    deb_btnu/sr_reg[15]
    SLICE_X84Y85         FDRE                                         r  deb_btnu/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.873    -1.238    deb_btnu/clk_out1
    SLICE_X84Y85         FDRE                                         r  deb_btnu/count_reg[5]/C
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.202    -1.036    
    SLICE_X84Y85         FDRE (Hold_fdre_C_R)         0.009    -1.027    deb_btnu/count_reg[5]
  -------------------------------------------------------------------
                         required time                          1.027    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  2.838    





