1
 
****************************************
Report : area
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:15:15 2020
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    lsi_10k (File: /home/ectl/Software/synopsys/syn2015.06/libraries/syn/lsi_10k.db)

Number of ports:                           65
Number of nets:                            98
Number of cells:                           34
Number of combinational cells:              0
Number of sequential cells:                34
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       2

Combinational area:                  0.000000
Buf/Inv area:                        0.000000
Noncombinational area:             224.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   224.000000
Total area:                 undefined
1
 
****************************************
Report : design
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:15:15 2020
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    lsi_10k (File: /home/ectl/Software/synopsys/syn2015.06/libraries/syn/lsi_10k.db)

Local Link Library:

    {lsi_10k.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : WCCOM
    Library : lsi_10k
    Process :   1.50
    Temperature :  70.00
    Voltage :   4.75
    Interconnect Model : worst_case_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:15:15 2020
****************************************

Attributes:
    b - black box (unknown)
    d - dont_touch
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
dp_cluster_0/mult_13      DW02_mult_16_16.blackbox.csa    0.000000  b, d
res_reg[0]                FD1             lsi_10k         7.000000  n
res_reg[1]                FD1             lsi_10k         7.000000  n
res_reg[2]                FD1             lsi_10k         7.000000  n
res_reg[3]                FD1             lsi_10k         7.000000  n
res_reg[4]                FD1             lsi_10k         7.000000  n
res_reg[5]                FD1             lsi_10k         7.000000  n
res_reg[6]                FD1             lsi_10k         7.000000  n
res_reg[7]                FD1             lsi_10k         7.000000  n
res_reg[8]                FD1             lsi_10k         7.000000  n
res_reg[9]                FD1             lsi_10k         7.000000  n
res_reg[10]               FD1             lsi_10k         7.000000  n
res_reg[11]               FD1             lsi_10k         7.000000  n
res_reg[12]               FD1             lsi_10k         7.000000  n
res_reg[13]               FD1             lsi_10k         7.000000  n
res_reg[14]               FD1             lsi_10k         7.000000  n
res_reg[15]               FD1             lsi_10k         7.000000  n
res_reg[16]               FD1             lsi_10k         7.000000  n
res_reg[17]               FD1             lsi_10k         7.000000  n
res_reg[18]               FD1             lsi_10k         7.000000  n
res_reg[19]               FD1             lsi_10k         7.000000  n
res_reg[20]               FD1             lsi_10k         7.000000  n
res_reg[21]               FD1             lsi_10k         7.000000  n
res_reg[22]               FD1             lsi_10k         7.000000  n
res_reg[23]               FD1             lsi_10k         7.000000  n
res_reg[24]               FD1             lsi_10k         7.000000  n
res_reg[25]               FD1             lsi_10k         7.000000  n
res_reg[26]               FD1             lsi_10k         7.000000  n
res_reg[27]               FD1             lsi_10k         7.000000  n
res_reg[28]               FD1             lsi_10k         7.000000  n
res_reg[29]               FD1             lsi_10k         7.000000  n
res_reg[30]               FD1             lsi_10k         7.000000  n
res_reg[31]               FD1             lsi_10k         7.000000  n
--------------------------------------------------------------------------------
Total 33 cells                                            224.000000
1
 
****************************************
Report : reference
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:15:15 2020
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
DW02_mult_16_16.blackbox.csa      0.000000       1      0.000000  b
FD1                lsi_10k        7.000000      32    224.000000  n
-----------------------------------------------------------------------------
Total 2 references                                    224.000000
1
 
****************************************
Report : port
        -verbose
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:15:15 2020
****************************************


                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in    182.0000   0.0000   --      --      --         
op1[0]         in      3.0000   0.0000   --      --      --         
op1[1]         in      3.0000   0.0000   --      --      --         
op1[2]         in      3.0000   0.0000   --      --      --         
op1[3]         in      3.0000   0.0000   --      --      --         
op1[4]         in      3.0000   0.0000   --      --      --         
op1[5]         in      3.0000   0.0000   --      --      --         
op1[6]         in      3.0000   0.0000   --      --      --         
op1[7]         in      3.0000   0.0000   --      --      --         
op1[8]         in      3.0000   0.0000   --      --      --         
op1[9]         in      3.0000   0.0000   --      --      --         
op1[10]        in      3.0000   0.0000   --      --      --         
op1[11]        in      3.0000   0.0000   --      --      --         
op1[12]        in      3.0000   0.0000   --      --      --         
op1[13]        in      3.0000   0.0000   --      --      --         
op1[14]        in      3.0000   0.0000   --      --      --         
op1[15]        in      3.0000   0.0000   --      --      --         
op2[0]         in      3.0000   0.0000   --      --      --         
op2[1]         in      3.0000   0.0000   --      --      --         
op2[2]         in      3.0000   0.0000   --      --      --         
op2[3]         in      3.0000   0.0000   --      --      --         
op2[4]         in      3.0000   0.0000   --      --      --         
op2[5]         in      3.0000   0.0000   --      --      --         
op2[6]         in      3.0000   0.0000   --      --      --         
op2[7]         in      3.0000   0.0000   --      --      --         
op2[8]         in      3.0000   0.0000   --      --      --         
op2[9]         in      3.0000   0.0000   --      --      --         
op2[10]        in      3.0000   0.0000   --      --      --         
op2[11]        in      3.0000   0.0000   --      --      --         
op2[12]        in      3.0000   0.0000   --      --      --         
op2[13]        in      3.0000   0.0000   --      --      --         
op2[14]        in      3.0000   0.0000   --      --      --         
op2[15]        in      3.0000   0.0000   --      --      --         
res[0]         out     1.5000   0.0000   --      --      --         
res[1]         out     1.5000   0.0000   --      --      --         
res[2]         out     1.5000   0.0000   --      --      --         
res[3]         out     1.5000   0.0000   --      --      --         
res[4]         out     1.5000   0.0000   --      --      --         
res[5]         out     1.5000   0.0000   --      --      --         
res[6]         out     1.5000   0.0000   --      --      --         
res[7]         out     1.5000   0.0000   --      --      --         
res[8]         out     1.5000   0.0000   --      --      --         
res[9]         out     1.5000   0.0000   --      --      --         
res[10]        out     1.5000   0.0000   --      --      --         
res[11]        out     1.5000   0.0000   --      --      --         
res[12]        out     1.5000   0.0000   --      --      --         
res[13]        out     1.5000   0.0000   --      --      --         
res[14]        out     1.5000   0.0000   --      --      --         
res[15]        out     1.5000   0.0000   --      --      --         
res[16]        out     1.5000   0.0000   --      --      --         
res[17]        out     1.5000   0.0000   --      --      --         
res[18]        out     1.5000   0.0000   --      --      --         
res[19]        out     1.5000   0.0000   --      --      --         
res[20]        out     1.5000   0.0000   --      --      --         
res[21]        out     1.5000   0.0000   --      --      --         
res[22]        out     1.5000   0.0000   --      --      --         
res[23]        out     1.5000   0.0000   --      --      --         
res[24]        out     1.5000   0.0000   --      --      --         
res[25]        out     1.5000   0.0000   --      --      --         
res[26]        out     1.5000   0.0000   --      --      --         
res[27]        out     1.5000   0.0000   --      --      --         
res[28]        out     1.5000   0.0000   --      --      --         
res[29]        out     1.5000   0.0000   --      --      --         
res[30]        out     1.5000   0.0000   --      --      --         
res[31]        out     1.5000   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk              183      --              --              --        -- 
op1[0]             4      --              --              --        -- 
op1[1]             4      --              --              --        -- 
op1[2]             4      --              --              --        -- 
op1[3]             4      --              --              --        -- 
op1[4]             4      --              --              --        -- 
op1[5]             4      --              --              --        -- 
op1[6]             4      --              --              --        -- 
op1[7]             4      --              --              --        -- 
op1[8]             4      --              --              --        -- 
op1[9]             4      --              --              --        -- 
op1[10]            4      --              --              --        -- 
op1[11]            4      --              --              --        -- 
op1[12]            4      --              --              --        -- 
op1[13]            4      --              --              --        -- 
op1[14]            4      --              --              --        -- 
op1[15]            4      --              --              --        -- 
op2[0]             4      --              --              --        -- 
op2[1]             4      --              --              --        -- 
op2[2]             4      --              --              --        -- 
op2[3]             4      --              --              --        -- 
op2[4]             4      --              --              --        -- 
op2[5]             4      --              --              --        -- 
op2[6]             4      --              --              --        -- 
op2[7]             4      --              --              --        -- 
op2[8]             4      --              --              --        -- 
op2[9]             4      --              --              --        -- 
op2[10]            4      --              --              --        -- 
op2[11]            4      --              --              --        -- 
op2[12]            4      --              --              --        -- 
op2[13]            4      --              --              --        -- 
op2[14]            4      --              --              --        -- 
op2[15]            4      --              --              --        -- 
res[0]             1      --              --              --        -- 
res[1]             1      --              --              --        -- 
res[2]             1      --              --              --        -- 
res[3]             1      --              --              --        -- 
res[4]             1      --              --              --        -- 
res[5]             1      --              --              --        -- 
res[6]             1      --              --              --        -- 
res[7]             1      --              --              --        -- 
res[8]             1      --              --              --        -- 
res[9]             1      --              --              --        -- 
res[10]            1      --              --              --        -- 
res[11]            1      --              --              --        -- 
res[12]            1      --              --              --        -- 
res[13]            1      --              --              --        -- 
res[14]            1      --              --              --        -- 
res[15]            1      --              --              --        -- 
res[16]            1      --              --              --        -- 
res[17]            1      --              --              --        -- 
res[18]            1      --              --              --        -- 
res[19]            1      --              --              --        -- 
res[20]            1      --              --              --        -- 
res[21]            1      --              --              --        -- 
res[22]            1      --              --              --        -- 
res[23]            1      --              --              --        -- 
res[24]            1      --              --              --        -- 
res[25]            1      --              --              --        -- 
res[26]            1      --              --              --        -- 
res[27]            1      --              --              --        -- 
res[28]            1      --              --              --        -- 
res[29]            1      --              --              --        -- 
res[30]            1      --              --              --        -- 
res[31]            1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           1.20    --      1.20    --    clk       --    
              --      1.20    --      1.20  clk(f)          
op1[0]        1.20    1.20    1.20    1.20  clk       --    
op1[1]        1.20    1.20    1.20    1.20  clk       --    
op1[2]        1.20    1.20    1.20    1.20  clk       --    
op1[3]        1.20    1.20    1.20    1.20  clk       --    
op1[4]        1.20    1.20    1.20    1.20  clk       --    
op1[5]        1.20    1.20    1.20    1.20  clk       --    
op1[6]        1.20    1.20    1.20    1.20  clk       --    
op1[7]        1.20    1.20    1.20    1.20  clk       --    
op1[8]        1.20    1.20    1.20    1.20  clk       --    
op1[9]        1.20    1.20    1.20    1.20  clk       --    
op1[10]       1.20    1.20    1.20    1.20  clk       --    
op1[11]       1.20    1.20    1.20    1.20  clk       --    
op1[12]       1.20    1.20    1.20    1.20  clk       --    
op1[13]       1.20    1.20    1.20    1.20  clk       --    
op1[14]       1.20    1.20    1.20    1.20  clk       --    
op1[15]       1.20    1.20    1.20    1.20  clk       --    
op2[0]        1.20    1.20    1.20    1.20  clk       --    
op2[1]        1.20    1.20    1.20    1.20  clk       --    
op2[2]        1.20    1.20    1.20    1.20  clk       --    
op2[3]        1.20    1.20    1.20    1.20  clk       --    
op2[4]        1.20    1.20    1.20    1.20  clk       --    
op2[5]        1.20    1.20    1.20    1.20  clk       --    
op2[6]        1.20    1.20    1.20    1.20  clk       --    
op2[7]        1.20    1.20    1.20    1.20  clk       --    
op2[8]        1.20    1.20    1.20    1.20  clk       --    
op2[9]        1.20    1.20    1.20    1.20  clk       --    
op2[10]       1.20    1.20    1.20    1.20  clk       --    
op2[11]       1.20    1.20    1.20    1.20  clk       --    
op2[12]       1.20    1.20    1.20    1.20  clk       --    
op2[13]       1.20    1.20    1.20    1.20  clk       --    
op2[14]       1.20    1.20    1.20    1.20  clk       --    
op2[15]       1.20    1.20    1.20    1.20  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
clk          IV/  --            IV/  --              -- /  --     n
op1[0]       IV                 IV                   -- /  --     n,N
op1[1]       IV                 IV                   -- /  --     n,N
op1[2]       IV                 IV                   -- /  --     n,N
op1[3]       IV                 IV                   -- /  --     n,N
op1[4]       IV                 IV                   -- /  --     n,N
op1[5]       IV                 IV                   -- /  --     n,N
op1[6]       IV                 IV                   -- /  --     n,N
op1[7]       IV                 IV                   -- /  --     n,N
op1[8]       IV                 IV                   -- /  --     n,N
op1[9]       IV                 IV                   -- /  --     n,N
op1[10]      IV                 IV                   -- /  --     n,N
op1[11]      IV                 IV                   -- /  --     n,N
op1[12]      IV                 IV                   -- /  --     n,N
op1[13]      IV                 IV                   -- /  --     n,N
op1[14]      IV                 IV                   -- /  --     n,N
op1[15]      IV                 IV                   -- /  --     n,N
op2[0]       IV                 IV                   -- /  --     n,N
op2[1]       IV                 IV                   -- /  --     n,N
op2[2]       IV                 IV                   -- /  --     n,N
op2[3]       IV                 IV                   -- /  --     n,N
op2[4]       IV                 IV                   -- /  --     n,N
op2[5]       IV                 IV                   -- /  --     n,N
op2[6]       IV                 IV                   -- /  --     n,N
op2[7]       IV                 IV                   -- /  --     n,N
op2[8]       IV                 IV                   -- /  --     n,N
op2[9]       IV                 IV                   -- /  --     n,N
op2[10]      IV                 IV                   -- /  --     n,N
op2[11]      IV                 IV                   -- /  --     n,N
op2[12]      IV                 IV                   -- /  --     n,N
op2[13]      IV                 IV                   -- /  --     n,N
op2[14]      IV                 IV                   -- /  --     n,N
op2[15]      IV                 IV                   -- /  --     n,N


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
op1[0]        --      --     --      --     --      --     --     --        -- 
op1[1]        --      --     --      --     --      --     --     --        -- 
op1[2]        --      --     --      --     --      --     --     --        -- 
op1[3]        --      --     --      --     --      --     --     --        -- 
op1[4]        --      --     --      --     --      --     --     --        -- 
op1[5]        --      --     --      --     --      --     --     --        -- 
op1[6]        --      --     --      --     --      --     --     --        -- 
op1[7]        --      --     --      --     --      --     --     --        -- 
op1[8]        --      --     --      --     --      --     --     --        -- 
op1[9]        --      --     --      --     --      --     --     --        -- 
op1[10]       --      --     --      --     --      --     --     --        -- 
op1[11]       --      --     --      --     --      --     --     --        -- 
op1[12]       --      --     --      --     --      --     --     --        -- 
op1[13]       --      --     --      --     --      --     --     --        -- 
op1[14]       --      --     --      --     --      --     --     --        -- 
op1[15]       --      --     --      --     --      --     --     --        -- 
op2[0]        --      --     --      --     --      --     --     --        -- 
op2[1]        --      --     --      --     --      --     --     --        -- 
op2[2]        --      --     --      --     --      --     --     --        -- 
op2[3]        --      --     --      --     --      --     --     --        -- 
op2[4]        --      --     --      --     --      --     --     --        -- 
op2[5]        --      --     --      --     --      --     --     --        -- 
op2[6]        --      --     --      --     --      --     --     --        -- 
op2[7]        --      --     --      --     --      --     --     --        -- 
op2[8]        --      --     --      --     --      --     --     --        -- 
op2[9]        --      --     --      --     --      --     --     --        -- 
op2[10]       --      --     --      --     --      --     --     --        -- 
op2[11]       --      --     --      --     --      --     --     --        -- 
op2[12]       --      --     --      --     --      --     --     --        -- 
op2[13]       --      --     --      --     --      --     --     --        -- 
op2[14]       --      --     --      --     --      --     --     --        -- 
op2[15]       --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
op1[0]        --      --      --      -- 
op1[1]        --      --      --      -- 
op1[2]        --      --      --      -- 
op1[3]        --      --      --      -- 
op1[4]        --      --      --      -- 
op1[5]        --      --      --      -- 
op1[6]        --      --      --      -- 
op1[7]        --      --      --      -- 
op1[8]        --      --      --      -- 
op1[9]        --      --      --      -- 
op1[10]       --      --      --      -- 
op1[11]       --      --      --      -- 
op1[12]       --      --      --      -- 
op1[13]       --      --      --      -- 
op1[14]       --      --      --      -- 
op1[15]       --      --      --      -- 
op2[0]        --      --      --      -- 
op2[1]        --      --      --      -- 
op2[2]        --      --      --      -- 
op2[3]        --      --      --      -- 
op2[4]        --      --      --      -- 
op2[5]        --      --      --      -- 
op2[6]        --      --      --      -- 
op2[7]        --      --      --      -- 
op2[8]        --      --      --      -- 
op2[9]        --      --      --      -- 
op2[10]       --      --      --      -- 
op2[11]       --      --      --      -- 
op2[12]       --      --      --      -- 
op2[13]       --      --      --      -- 
op2[14]       --      --      --      -- 
op2[15]       --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
res[0]        1.50    1.50    1.50    1.50  clk       0.00  
res[1]        1.50    1.50    1.50    1.50  clk       0.00  
res[2]        1.50    1.50    1.50    1.50  clk       0.00  
res[3]        1.50    1.50    1.50    1.50  clk       0.00  
res[4]        1.50    1.50    1.50    1.50  clk       0.00  
res[5]        1.50    1.50    1.50    1.50  clk       0.00  
res[6]        1.50    1.50    1.50    1.50  clk       0.00  
res[7]        1.50    1.50    1.50    1.50  clk       0.00  
res[8]        1.50    1.50    1.50    1.50  clk       0.00  
res[9]        1.50    1.50    1.50    1.50  clk       0.00  
res[10]       1.50    1.50    1.50    1.50  clk       0.00  
res[11]       1.50    1.50    1.50    1.50  clk       0.00  
res[12]       1.50    1.50    1.50    1.50  clk       0.00  
res[13]       1.50    1.50    1.50    1.50  clk       0.00  
res[14]       1.50    1.50    1.50    1.50  clk       0.00  
res[15]       1.50    1.50    1.50    1.50  clk       0.00  
res[16]       1.50    1.50    1.50    1.50  clk       0.00  
res[17]       1.50    1.50    1.50    1.50  clk       0.00  
res[18]       1.50    1.50    1.50    1.50  clk       0.00  
res[19]       1.50    1.50    1.50    1.50  clk       0.00  
res[20]       1.50    1.50    1.50    1.50  clk       0.00  
res[21]       1.50    1.50    1.50    1.50  clk       0.00  
res[22]       1.50    1.50    1.50    1.50  clk       0.00  
res[23]       1.50    1.50    1.50    1.50  clk       0.00  
res[24]       1.50    1.50    1.50    1.50  clk       0.00  
res[25]       1.50    1.50    1.50    1.50  clk       0.00  
res[26]       1.50    1.50    1.50    1.50  clk       0.00  
res[27]       1.50    1.50    1.50    1.50  clk       0.00  
res[28]       1.50    1.50    1.50    1.50  clk       0.00  
res[29]       1.50    1.50    1.50    1.50  clk       0.00  
res[30]       1.50    1.50    1.50    1.50  clk       0.00  
res[31]       1.50    1.50    1.50    1.50  clk       0.00  

1
 
****************************************
Report : net
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:15:15 2020
****************************************


Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top


Attributes:
   dr - drc disabled

Net                 Fanout     Fanin      Load   Resistance    Pins   Attributes
--------------------------------------------------------------------------------
clk                     32         1    214.00         0.00      33   dr
n1                       1         1      0.00         0.00       2   dr
op1[0]                   1         1      3.00         0.00       2   
op1[1]                   1         1      3.00         0.00       2   
op1[2]                   1         1      3.00         0.00       2   
op1[3]                   1         1      3.00         0.00       2   
op1[4]                   1         1      3.00         0.00       2   
op1[5]                   1         1      3.00         0.00       2   
op1[6]                   1         1      3.00         0.00       2   
op1[7]                   1         1      3.00         0.00       2   
op1[8]                   1         1      3.00         0.00       2   
op1[9]                   1         1      3.00         0.00       2   
op1[10]                  1         1      3.00         0.00       2   
op1[11]                  1         1      3.00         0.00       2   
op1[12]                  1         1      3.00         0.00       2   
op1[13]                  1         1      3.00         0.00       2   
op1[14]                  1         1      3.00         0.00       2   
op1[15]                  1         1      3.00         0.00       2   
op2[0]                   1         1      3.00         0.00       2   
op2[1]                   1         1      3.00         0.00       2   
op2[2]                   1         1      3.00         0.00       2   
op2[3]                   1         1      3.00         0.00       2   
op2[4]                   1         1      3.00         0.00       2   
op2[5]                   1         1      3.00         0.00       2   
op2[6]                   1         1      3.00         0.00       2   
op2[7]                   1         1      3.00         0.00       2   
op2[8]                   1         1      3.00         0.00       2   
op2[9]                   1         1      3.00         0.00       2   
op2[10]                  1         1      3.00         0.00       2   
op2[11]                  1         1      3.00         0.00       2   
op2[12]                  1         1      3.00         0.00       2   
op2[13]                  1         1      3.00         0.00       2   
op2[14]                  1         1      3.00         0.00       2   
op2[15]                  1         1      3.00         0.00       2   
res[0]                   1         1      1.50         0.00       2   
res[1]                   1         1      1.50         0.00       2   
res[2]                   1         1      1.50         0.00       2   
res[3]                   1         1      1.50         0.00       2   
res[4]                   1         1      1.50         0.00       2   
res[5]                   1         1      1.50         0.00       2   
res[6]                   1         1      1.50         0.00       2   
res[7]                   1         1      1.50         0.00       2   
res[8]                   1         1      1.50         0.00       2   
res[9]                   1         1      1.50         0.00       2   
res[10]                  1         1      1.50         0.00       2   
res[11]                  1         1      1.50         0.00       2   
res[12]                  1         1      1.50         0.00       2   
res[13]                  1         1      1.50         0.00       2   
res[14]                  1         1      1.50         0.00       2   
res[15]                  1         1      1.50         0.00       2   
res[16]                  1         1      1.50         0.00       2   
res[17]                  1         1      1.50         0.00       2   
res[18]                  1         1      1.50         0.00       2   
res[19]                  1         1      1.50         0.00       2   
res[20]                  1         1      1.50         0.00       2   
res[21]                  1         1      1.50         0.00       2   
res[22]                  1         1      1.50         0.00       2   
res[23]                  1         1      1.50         0.00       2   
res[24]                  1         1      1.50         0.00       2   
res[25]                  1         1      1.50         0.00       2   
res[26]                  1         1      1.50         0.00       2   
res[27]                  1         1      1.50         0.00       2   
res[28]                  1         1      1.50         0.00       2   
res[29]                  1         1      1.50         0.00       2   
res[30]                  1         1      1.50         0.00       2   
res[31]                  1         1      1.50         0.00       2   
res_tmp[0]               1         1      1.00         0.00       2   
res_tmp[1]               1         1      1.00         0.00       2   
res_tmp[2]               1         1      1.00         0.00       2   
res_tmp[3]               1         1      1.00         0.00       2   
res_tmp[4]               1         1      1.00         0.00       2   
res_tmp[5]               1         1      1.00         0.00       2   
res_tmp[6]               1         1      1.00         0.00       2   
res_tmp[7]               1         1      1.00         0.00       2   
res_tmp[8]               1         1      1.00         0.00       2   
res_tmp[9]               1         1      1.00         0.00       2   
res_tmp[10]              1         1      1.00         0.00       2   
res_tmp[11]              1         1      1.00         0.00       2   
res_tmp[12]              1         1      1.00         0.00       2   
res_tmp[13]              1         1      1.00         0.00       2   
res_tmp[14]              1         1      1.00         0.00       2   
res_tmp[15]              1         1      1.00         0.00       2   
res_tmp[16]              1         1      1.00         0.00       2   
res_tmp[17]              1         1      1.00         0.00       2   
res_tmp[18]              1         1      1.00         0.00       2   
res_tmp[19]              1         1      1.00         0.00       2   
res_tmp[20]              1         1      1.00         0.00       2   
res_tmp[21]              1         1      1.00         0.00       2   
res_tmp[22]              1         1      1.00         0.00       2   
res_tmp[23]              1         1      1.00         0.00       2   
res_tmp[24]              1         1      1.00         0.00       2   
res_tmp[25]              1         1      1.00         0.00       2   
res_tmp[26]              1         1      1.00         0.00       2   
res_tmp[27]              1         1      1.00         0.00       2   
res_tmp[28]              1         1      1.00         0.00       2   
res_tmp[29]              1         1      1.00         0.00       2   
res_tmp[30]              1         1      1.00         0.00       2   
res_tmp[31]              1         1      1.00         0.00       2   
--------------------------------------------------------------------------------
Total 98 nets          129        98    390.00         0.00     227
Maximum                 32         1    214.00         0.00      33
Average               1.32      1.00      3.98         0.00    2.32
1
 
****************************************
Report : compile_options
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:15:15 2020
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
Multiply16x16                            flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:15:15 2020
****************************************


    Design: Multiply16x16

    max_area               0.00
  - Current Area         224.00
  ------------------------------
    Slack               -224.00  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay max
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:15:15 2020
****************************************

Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
res[31] (out)                       2.70 f           18.05        15.35
res[30] (out)                       2.70 f           18.05        15.35
res[29] (out)                       2.70 f           18.05        15.35
res[28] (out)                       2.70 f           18.05        15.35
res[27] (out)                       2.70 f           18.05        15.35
res[26] (out)                       2.70 f           18.05        15.35
res[25] (out)                       2.70 f           18.05        15.35
res[24] (out)                       2.70 f           18.05        15.35
res[23] (out)                       2.70 f           18.05        15.35
res[22] (out)                       2.70 f           18.05        15.35
res[21] (out)                       2.70 f           18.05        15.35
res[20] (out)                       2.70 f           18.05        15.35
res[19] (out)                       2.70 f           18.05        15.35
res[18] (out)                       2.70 f           18.05        15.35
res[17] (out)                       2.70 f           18.05        15.35
res[16] (out)                       2.70 f           18.05        15.35
res[15] (out)                       2.70 f           18.05        15.35
res[14] (out)                       2.70 f           18.05        15.35
res[13] (out)                       2.70 f           18.05        15.35
res[12] (out)                       2.70 f           18.05        15.35
res[11] (out)                       2.70 f           18.05        15.35
res[10] (out)                       2.70 f           18.05        15.35
res[9] (out)                        2.70 f           18.05        15.35
res[8] (out)                        2.70 f           18.05        15.35
res[7] (out)                        2.70 f           18.05        15.35
res[6] (out)                        2.70 f           18.05        15.35
res[5] (out)                        2.70 f           18.05        15.35
res[4] (out)                        2.70 f           18.05        15.35
res[3] (out)                        2.70 f           18.05        15.35
res[2] (out)                        2.70 f           18.05        15.35
res[1] (out)                        2.70 f           18.05        15.35
res[0] (out)                        2.70 f           18.05        15.35

1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 15
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:15:15 2020
****************************************

Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: res_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[14]/CP (FD1)                     0.00       0.00 r
  res_reg[14]/Q (FD1)                      2.70       2.70 f
  res[14] (out)                            0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[13]/CP (FD1)                     0.00       0.00 r
  res_reg[13]/Q (FD1)                      2.70       2.70 f
  res[13] (out)                            0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[12]/CP (FD1)                     0.00       0.00 r
  res_reg[12]/Q (FD1)                      2.70       2.70 f
  res[12] (out)                            0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[11]/CP (FD1)                     0.00       0.00 r
  res_reg[11]/Q (FD1)                      2.70       2.70 f
  res[11] (out)                            0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[10]/CP (FD1)                     0.00       0.00 r
  res_reg[10]/Q (FD1)                      2.70       2.70 f
  res[10] (out)                            0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[9]/CP (FD1)                      0.00       0.00 r
  res_reg[9]/Q (FD1)                       2.70       2.70 f
  res[9] (out)                             0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[8]/CP (FD1)                      0.00       0.00 r
  res_reg[8]/Q (FD1)                       2.70       2.70 f
  res[8] (out)                             0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[7]/CP (FD1)                      0.00       0.00 r
  res_reg[7]/Q (FD1)                       2.70       2.70 f
  res[7] (out)                             0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[6]/CP (FD1)                      0.00       0.00 r
  res_reg[6]/Q (FD1)                       2.70       2.70 f
  res[6] (out)                             0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[5]/CP (FD1)                      0.00       0.00 r
  res_reg[5]/Q (FD1)                       2.70       2.70 f
  res[5] (out)                             0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[4]/CP (FD1)                      0.00       0.00 r
  res_reg[4]/Q (FD1)                       2.70       2.70 f
  res[4] (out)                             0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[3]/CP (FD1)                      0.00       0.00 r
  res_reg[3]/Q (FD1)                       2.70       2.70 f
  res[3] (out)                             0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[2]/CP (FD1)                      0.00       0.00 r
  res_reg[2]/Q (FD1)                       2.70       2.70 f
  res[2] (out)                             0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[1]/CP (FD1)                      0.00       0.00 r
  res_reg[1]/Q (FD1)                       2.70       2.70 f
  res[1] (out)                             0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


  Startpoint: res_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  res_reg[0]/CP (FD1)                      0.00       0.00 r
  res_reg[0]/Q (FD1)                       2.70       2.70 f
  res[0] (out)                             0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                   -1.50      18.05
  data required time                                 18.05
  -----------------------------------------------------------
  data required time                                 18.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                        15.35


1
 
****************************************
Report : timing_requirements
        -ignored
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:15:15 2020
****************************************

1
