# SystemVerilog Syntax Tool

<!--*
freshness: { owner: 'fangism' reviewed: '2020-10-04' }
*-->

`verible-verilog-syntax` checks SystemVerilog syntax.

Some useful options for examining lexed/parsed representations:

```
    -printrawtokens (Prints all lexed tokens, including filtered ones.);
      default: false;
    -printtokens (Prints all lexed and filtered tokens); default: false;
    -printtree (Whether or not to print the tree); default: false;
```

<!-- TODO(fangism): copy/move over information from elsewhere -->
