state {ready(0), doneGet(1), getCmdReceived(2), doneRegister(3), doneUnRegister(4), editing(5), cmdReceived(6)} User_0.state = 0;
byte User_0.cmd = 0;
byte[1] User_0.edit = {0};
byte[1] User_0.registered = {0};
byte User_0.waitingForCheckedOut = 0;
state {ready(0), doneGet(1), getCmdReceived(2), doneRegister(3), doneUnRegister(4), editing(5), cmdReceived(6)} User_1.state = 0;
byte User_1.cmd = 0;
byte[1] User_1.edit = {0};
byte[1] User_1.registered = {0};
byte User_1.waitingForCheckedOut = 0;
state {ready(0), cmdReceived(1), doneNotify(2), doneUpdate(3)} UserAdmin_0.state = 0;
byte UserAdmin_0.cmd = 0;
state {ready(0), cmdReceived(1), doneNotify(2), doneUpdate(3)} UserAdmin_1.state = 0;
byte UserAdmin_1.cmd = 0;
state {ready(0), cmdReceived(1), doneGet0(2), doneRegister0(3), doneUnRegister0(4), doneCheckedOut0(5), doneNotify0(6), notifyCmdSent0(7), updateCmdSent0(8), doneUnCheckOut0(9), doneCheckIn0(10), doneCheckInOut0(11), doneUpdate0(12), doneGet1(13), doneRegister1(14), doneUnRegister1(15), doneCheckedOut1(16), doneNotify1(17), notifyCmdSent1(18), updateCmdSent1(19), doneUnCheckOut1(20), doneCheckIn1(21), doneCheckInOut1(22), doneUpdate1(23), get_step1(24), get_step2(25), get_step3(26), doneCheckOut(27), checkOut_step1(28), checkOut_step2(29), checkOut_step3(30), checkOut_step4(31), checkOut_step5(32), doneNotAvailable(33), doneCheckedOut(34), doneUnCheckOut(35), doneCheckIn(36), checkIn_step1(37), checkIn_step2(38), doneCheckInOut(39), checkInOut_step1(40), checkInOut_step2(41), Update(42), checkWriteLockTrue(43), checkWriteLockFalse(44), update_cycle(45), update_step1(46)} CC.state = 0;
byte CC.cmd = 0;
byte CC.ID = 0;
byte[2] CC.registered = {0, 0};
byte CC.writeLock = 0;
state {ready(0), cmdReceived(1)} Vault.state = 0;
byte Vault.cmd = 0;
state {ready(0), tr(1)} channel_ccToUser_0.state = 0;
byte channel_ccToUser_0.v = 0;
state {ready(0), tr(1)} channel_ccToUser_1.state = 0;
byte channel_ccToUser_1.v = 0;
temp bool t_0 = false;
temp bool t_1 = false;
temp bool t_2 = false;
temp bool t_3 = false;
temp bool t_4 = false;
temp bool t_5 = false;
temp byte t_6 = 0;
temp bool t_7 = false;
temp bool t_8 = false;
temp bool t_9 = false;
temp bool t_10 = false;
temp bool t_11 = false;
temp bool t_12 = false;
temp bool t_13 = false;
temp bool t_14 = false;
temp bool t_15 = false;
temp bool t_16 = false;
temp bool t_17 = false;
temp bool t_18 = false;
temp bool t_19 = false;
temp bool t_20 = false;
temp byte t_21 = 0;
temp bool t_22 = false;
temp bool t_23 = false;
temp bool t_24 = false;
temp bool t_25 = false;
temp bool t_26 = false;
temp bool t_27 = false;
temp bool t_28 = false;
temp bool t_29 = false;
temp bool t_30 = false;
temp bool t_31 = false;
temp bool t_32 = false;
temp bool t_33 = false;
temp bool t_34 = false;
temp int t_35 = 0;
temp bool t_36 = false;
temp int t_37 = 0;
temp bool t_38 = false;
temp bool t_39 = false;
temp bool t_40 = false;
temp bool t_41 = false;
temp int t_42 = 0;
temp bool t_43 = false;
temp int t_44 = 0;
temp bool t_45 = false;
temp int t_46 = 0;
temp bool t_47 = false;
temp bool t_48 = false;
temp bool t_49 = false;
temp bool t_50 = false;
temp int t_51 = 0;
temp bool t_52 = false;
temp int t_53 = 0;
temp bool t_54 = false;
temp int t_55 = 0;
temp bool t_56 = false;
temp bool t_57 = false;
temp bool t_58 = false;
temp bool t_59 = false;
temp bool t_60 = false;
temp int t_61 = 0;
temp bool t_62 = false;
temp int t_63 = 0;
temp bool t_64 = false;
temp bool t_65 = false;
temp bool t_66 = false;
temp bool t_67 = false;
temp bool t_68 = false;
temp int t_69 = 0;
temp bool t_70 = false;
temp int t_71 = 0;
temp bool t_72 = false;
temp bool t_73 = false;
temp bool t_74 = false;
temp bool t_75 = false;
temp bool t_76 = false;
temp int t_77 = 0;
temp bool t_78 = false;
temp int t_79 = 0;
temp bool t_80 = false;
temp bool t_81 = false;
temp bool t_82 = false;
temp bool t_83 = false;
temp bool t_84 = false;
temp int t_85 = 0;
temp bool t_86 = false;
temp bool t_87 = false;
temp bool t_88 = false;
temp bool t_89 = false;
temp bool t_90 = false;
temp bool t_91 = false;
temp int t_92 = 0;
temp bool t_93 = false;
temp bool t_94 = false;
temp bool t_95 = false;
temp bool t_96 = false;
temp int t_97 = 0;
temp bool t_98 = false;
temp bool t_99 = false;
temp bool t_100 = false;
temp bool t_101 = false;
temp bool t_102 = false;
temp bool t_103 = false;
temp bool t_104 = false;
temp int t_105 = 0;
temp bool t_106 = false;
temp int t_107 = 0;
temp bool t_108 = false;
temp int t_109 = 0;
temp bool t_110 = false;
temp byte t_111 = 0;
temp bool t_112 = false;
temp bool t_113 = false;
temp bool t_114 = false;
temp int t_115 = 0;
temp bool t_116 = false;
temp bool t_117 = false;
temp bool t_118 = false;
temp bool t_119 = false;
temp bool t_120 = false;
temp int t_121 = 0;
temp bool t_122 = false;
temp bool t_123 = false;
temp bool t_124 = false;
temp int t_125 = 0;
temp bool t_126 = false;
temp bool t_127 = false;
temp bool t_128 = false;
temp bool t_129 = false;
temp int t_130 = 0;
temp bool t_131 = false;
temp bool t_132 = false;
temp bool t_133 = false;
temp bool t_134 = false;
temp int t_135 = 0;
temp bool t_136 = false;
temp bool t_137 = false;
temp bool t_138 = false;
temp int t_139 = 0;
temp bool t_140 = false;
temp bool t_141 = false;
temp bool t_142 = false;
temp bool t_143 = false;
temp int t_144 = 0;
temp bool t_145 = false;
temp bool t_146 = false;
temp bool t_147 = false;
temp bool t_148 = false;
temp int t_149 = 0;
temp bool t_150 = false;
temp bool t_151 = false;
temp bool t_152 = false;
temp int t_153 = 0;
temp bool t_154 = false;
temp int t_155 = 0;
temp bool t_156 = false;
temp bool t_157 = false;
temp bool t_158 = false;
temp bool t_159 = false;
temp bool t_160 = false;
temp bool t_161 = false;
temp bool t_162 = false;
temp bool t_163 = false;
temp bool t_164 = false;
temp bool t_165 = false;
temp bool t_166 = false;
temp bool t_167 = false;
temp int t_168 = 0;
temp bool t_169 = false;
temp int t_170 = 0;
temp bool t_171 = false;
temp bool t_172 = false;
temp bool t_173 = false;
temp bool t_174 = false;
temp bool t_175 = false;
temp bool t_176 = false;
temp bool t_177 = false;
temp bool t_178 = false;
temp bool t_179 = false;
temp bool t_180 = false;
temp bool t_181 = false;
temp bool t_182 = false;
temp bool t_183 = false;
temp bool t_184 = false;
temp bool t_185 = false;
temp bool t_186 = false;
temp int t_187 = 0;
temp bool t_188 = false;
temp int t_189 = 0;
temp bool t_190 = false;
temp int t_191 = 0;
temp bool t_192 = false;
temp byte t_193 = 0;
temp bool t_194 = false;
temp bool t_195 = false;
temp bool t_196 = false;
temp int t_197 = 0;
temp bool t_198 = false;
temp bool t_199 = false;
temp bool t_200 = false;
temp bool t_201 = false;
temp int t_202 = 0;
temp bool t_203 = false;
temp int t_204 = 0;
temp bool t_205 = false;
temp bool t_206 = false;
temp bool t_207 = false;
temp bool t_208 = false;
temp bool t_209 = false;
temp bool t_210 = false;
temp int t_211 = 0;
temp bool t_212 = false;
temp int t_213 = 0;
temp bool t_214 = false;
temp bool t_215 = false;
temp bool t_216 = false;
temp bool t_217 = false;
temp bool t_218 = false;
temp bool t_219 = false;
temp bool t_220 = false;
temp int t_221 = 0;
temp bool t_222 = false;
temp bool t_223 = false;
temp bool t_224 = false;
temp bool t_225 = false;
temp bool t_226 = false;
temp bool t_227 = false;
temp bool t_228 = false;
temp int t_229 = 0;
temp bool t_230 = false;
temp bool t_231 = false;
temp byte t_232 = 0;
temp bool t_233 = false;
temp bool t_234 = false;
temp bool t_235 = false;
temp bool t_236 = false;
temp bool t_237 = false;
temp bool t_238 = false;
temp bool t_239 = false;
temp int t_240 = 0;
temp bool t_241 = false;
temp bool t_242 = false;
temp byte t_243 = 0;
temp bool t_244 = false;
temp bool t_245 = false;
temp bool t_246 = false;
temp bool t_247 = false;
temp bool t_248 = false;
temp bool t_249 = false;
temp bool t_250 = false;
temp bool t_251 = false;
temp bool t_252 = false;
temp bool t_253 = false;
temp bool t_254 = false;
temp bool t_255 = false;
temp bool t_256 = false;
temp bool t_257 = false;
temp bool t_258 = false;
temp bool t_259 = false;
temp bool t_260 = false;
temp int t_261 = 0;
temp int t_262 = 0;
temp bool t_263 = false;
temp bool t_264 = false;
temp bool t_265 = false;
temp bool t_266 = false;
temp bool t_267 = false;
temp bool t_268 = false;
temp bool t_269 = false;
temp bool t_270 = false;
temp bool t_271 = false;
temp bool t_272 = false;
temp bool t_273 = false;
temp bool t_274 = false;
temp bool t_275 = false;
temp bool t_276 = false;
temp bool t_277 = false;
temp bool t_278 = false;
temp bool t_279 = false;
temp bool t_280 = false;
temp bool t_281 = false;
temp bool t_282 = false;
temp bool t_283 = false;
temp bool t_284 = false;
temp bool t_285 = false;
temp bool t_286 = false;
temp bool t_287 = false;
temp bool t_288 = false;
temp bool t_289 = false;
temp bool t_290 = false;
temp bool t_291 = false;
temp bool t_292 = false;
temp bool t_293 = false;
temp bool t_294 = false;
temp bool t_295 = false;
temp bool t_296 = false;
temp bool t_297 = false;
temp bool t_298 = false;
temp bool t_299 = false;
temp bool t_300 = false;
temp bool t_301 = false;
temp bool t_302 = false;
temp bool t_303 = false;
temp bool t_304 = false;
temp bool t_305 = false;
temp bool t_306 = false;
temp bool t_307 = false;
temp bool t_308 = false;
temp bool t_309 = false;
temp bool t_310 = false;
temp bool t_311 = false;
temp bool t_312 = false;
temp bool t_313 = false;
temp bool t_314 = false;
temp bool t_315 = false;
temp bool t_316 = false;
temp bool t_317 = false;
temp bool t_318 = false;
temp bool t_319 = false;
temp bool t_320 = false;
temp bool t_321 = false;
temp bool t_322 = false;
temp bool t_323 = false;
temp bool t_324 = false;
temp bool t_325 = false;
temp bool t_326 = false;
temp bool t_327 = false;
temp bool t_328 = false;
temp bool t_329 = false;
temp bool t_330 = false;
temp bool t_331 = false;
temp bool t_332 = false;
temp bool t_333 = false;
temp bool t_334 = false;
temp bool t_335 = false;
temp bool t_336 = false;
temp bool t_337 = false;
temp bool t_338 = false;
temp bool t_339 = false;
temp bool t_340 = false;
temp bool t_341 = false;
temp bool t_342 = false;
temp bool t_343 = false;
temp bool t_344 = false;
temp bool t_345 = false;
temp bool t_346 = false;
temp bool t_347 = false;
temp bool t_348 = false;
temp bool t_349 = false;
temp int t_350 = 0;
temp bool t_351 = false;
temp bool t_352 = false;
temp bool t_353 = false;
temp bool t_354 = false;
temp int t_355 = 0;
temp int t_356 = 0;
temp bool t_357 = false;
temp int t_358 = 0;
temp bool t_359 = false;
temp bool t_360 = false;
temp bool t_361 = false;
temp bool t_362 = false;
temp int t_363 = 0;
temp int t_364 = 0;
temp bool t_365 = false;
temp int t_366 = 0;
temp bool t_367 = false;
temp bool t_368 = false;
temp bool t_369 = false;
temp bool t_370 = false;
temp int t_371 = 0;
temp int t_372 = 0;
temp bool t_373 = false;
temp int t_374 = 0;
temp bool t_375 = false;
temp bool t_376 = false;
temp bool t_377 = false;
temp bool t_378 = false;
temp int t_379 = 0;
temp int t_380 = 0;
temp bool t_381 = false;
temp int t_382 = 0;
temp bool t_383 = false;
temp bool t_384 = false;
temp bool t_385 = false;
temp bool t_386 = false;
temp int t_387 = 0;
temp int t_388 = 0;
temp bool t_389 = false;
temp int t_390 = 0;
temp bool t_391 = false;
temp bool t_392 = false;
temp bool t_393 = false;
temp bool t_394 = false;
temp int t_395 = 0;
temp int t_396 = 0;
temp bool t_397 = false;
temp int t_398 = 0;
temp bool t_399 = false;
temp bool t_400 = false;
temp bool t_401 = false;
temp bool t_402 = false;
temp int t_403 = 0;
temp int t_404 = 0;
temp bool t_405 = false;
temp int t_406 = 0;
temp bool t_407 = false;
temp bool t_408 = false;
temp bool t_409 = false;
temp bool t_410 = false;
temp int t_411 = 0;
temp int t_412 = 0;
temp bool t_413 = false;
temp int t_414 = 0;
temp bool t_415 = false;
temp bool t_416 = false;
temp bool t_417 = false;
temp bool t_418 = false;
temp int t_419 = 0;
temp int t_420 = 0;
temp bool t_421 = false;
temp bool t_422 = false;
temp int t_423 = 0;
temp bool t_424 = false;
temp bool t_425 = false;
temp byte t_426 = 0;
temp bool t_427 = false;
temp bool t_428 = false;
temp bool t_429 = false;
temp bool t_430 = false;
temp bool t_431 = false;
temp bool t_432 = false;
temp bool t_433 = false;
temp int t_434 = 0;
temp bool t_435 = false;
temp bool t_436 = false;
temp byte t_437 = 0;
temp bool t_438 = false;
temp bool t_439 = false;
temp bool t_440 = false;
temp bool t_441 = false;
temp bool t_442 = false;
temp bool t_443 = false;
temp bool t_444 = false;
temp bool t_445 = false;
temp bool t_446 = false;
temp bool t_447 = false;
temp bool t_448 = false;
temp byte t_449 = 0;
temp bool t_450 = false;
temp byte t_451 = 0;
temp bool t_452 = false;
temp bool t_453 = false;
temp bool t_454 = false;
temp bool t_455 = false;
temp bool t_456 = false;
temp bool t_457 = false;
temp byte t_458 = 0;
temp bool t_459 = false;
temp byte t_460 = 0;
temp bool t_461 = false;
temp bool t_462 = false;
temp bool t_463 = false;
temp bool t_464 = false;
temp bool t_465 = false;
temp bool t_466 = false;
temp byte t_467 = 0;
temp bool t_468 = false;
temp bool t_469 = false;
temp bool t_470 = false;
temp bool t_471 = false;
temp bool t_472 = false;
temp bool t_473 = false;
temp bool t_474 = false;
temp bool t_475 = false;
temp bool t_476 = false;
temp bool t_477 = false;
temp bool t_478 = false;
temp bool t_479 = false;
temp bool t_480 = false;
temp bool t_481 = false;
temp bool t_482 = false;
temp bool t_483 = false;
temp bool t_484 = false;
temp bool t_485 = false;
temp bool t_486 = false;
temp bool t_487 = false;
temp bool t_488 = false;
temp byte t_489 = 0;
temp bool t_490 = false;
temp byte t_491 = 0;
temp bool t_492 = false;
temp bool t_493 = false;
temp bool t_494 = false;
temp bool t_495 = false;
temp bool t_496 = false;
temp bool t_497 = false;
temp byte t_498 = 0;
temp bool t_499 = false;
temp byte t_500 = 0;
temp bool t_501 = false;
temp bool t_502 = false;
temp bool t_503 = false;
temp bool t_504 = false;
temp bool t_505 = false;
temp bool t_506 = false;
temp byte t_507 = 0;
temp bool t_508 = false;
temp bool t_509 = false;
temp bool t_510 = false;
temp bool t_511 = false;
temp bool t_512 = false;
temp bool t_513 = false;
temp bool t_514 = false;
temp bool t_515 = false;
temp bool t_516 = false;
temp bool t_517 = false;
temp bool t_518 = false;
temp bool t_519 = false;
temp bool t_520 = false;
temp bool t_521 = false;
temp bool t_522 = false;
temp bool t_523 = false;
temp int t_524 = 0;
temp bool t_525 = false;
temp int t_526 = 0;
temp bool t_527 = false;
temp bool t_528 = false;
temp bool t_529 = false;
temp bool t_530 = false;
temp bool t_531 = false;
temp bool t_532 = false;
temp int t_533 = 0;
temp bool t_534 = false;
temp int t_535 = 0;
temp bool t_536 = false;
temp bool t_537 = false;
temp bool t_538 = false;
temp bool t_539 = false;
temp bool t_540 = false;
temp bool t_541 = false;
temp bool t_542 = false;
temp int t_543 = 0;
temp bool t_544 = false;
temp bool t_545 = false;
temp bool t_546 = false;
temp bool t_547 = false;
temp bool t_548 = false;
temp bool t_549 = false;
temp bool t_550 = false;
temp bool t_551 = false;
temp bool t_552 = false;
temp bool t_553 = false;
temp bool t_554 = false;
	process User_0 
		guardBlock
			t_0 = User_0.state == 2,
			t_1 = User_0.cmd == 1,
			t_2 = t_0 and t_1;

		guardCondition t_2;
		effect
			User_0.state = 0,
			User_0.registered[0] = 1;

	process User_0 
		guardBlock
			t_3 = User_0.state == 3;

		guardCondition t_3;
		effect
			User_0.state = 0;

	process User_0 
		guardBlock
			t_4 = User_0.state == 4;

		guardCondition t_4;
		effect
			User_0.state = 0;

	process User_0 
		guardBlock
			t_5 = User_0.state == 0,
			t_6 = User_0.edit[0],
			t_7 = t_6 == 1,
			t_8 = t_5 and t_7;

		guardCondition t_8;
		effect
			User_0.state = 5;

	process User_0 
		guardBlock
			t_9 = User_0.state == 6,
			t_10 = User_0.cmd == 3,
			t_11 = t_9 and t_10;

		guardCondition t_11;
		effect
			User_0.state = 0,
			User_0.edit[0] = 1,
			User_0.waitingForCheckedOut = 0;

	process User_0 
		guardBlock
			t_12 = User_0.state == 6,
			t_13 = User_0.cmd == 4,
			t_14 = t_12 and t_13;

		guardCondition t_14;
		effect
			User_0.state = 0,
			User_0.waitingForCheckedOut = 0;

	process User_1 
		guardBlock
			t_15 = User_1.state == 2,
			t_16 = User_1.cmd == 1,
			t_17 = t_15 and t_16;

		guardCondition t_17;
		effect
			User_1.state = 0,
			User_1.registered[0] = 1;

	process User_1 
		guardBlock
			t_18 = User_1.state == 3;

		guardCondition t_18;
		effect
			User_1.state = 0;

	process User_1 
		guardBlock
			t_19 = User_1.state == 4;

		guardCondition t_19;
		effect
			User_1.state = 0;

	process User_1 
		guardBlock
			t_20 = User_1.state == 0,
			t_21 = User_1.edit[0],
			t_22 = t_21 == 1,
			t_23 = t_20 and t_22;

		guardCondition t_23;
		effect
			User_1.state = 5;

	process User_1 
		guardBlock
			t_24 = User_1.state == 6,
			t_25 = User_1.cmd == 3,
			t_26 = t_24 and t_25;

		guardCondition t_26;
		effect
			User_1.state = 0,
			User_1.edit[0] = 1,
			User_1.waitingForCheckedOut = 0;

	process User_1 
		guardBlock
			t_27 = User_1.state == 6,
			t_28 = User_1.cmd == 4,
			t_29 = t_27 and t_28;

		guardCondition t_29;
		effect
			User_1.state = 0,
			User_1.waitingForCheckedOut = 0;

	process UserAdmin_0 
		guardBlock
			t_30 = UserAdmin_0.state == 2;

		guardCondition t_30;
		effect
			UserAdmin_0.state = 0;

	process UserAdmin_0 
		guardBlock
			t_31 = UserAdmin_0.state == 3;

		guardCondition t_31;
		effect
			UserAdmin_0.state = 0;

	process UserAdmin_1 
		guardBlock
			t_32 = UserAdmin_1.state == 2;

		guardCondition t_32;
		effect
			UserAdmin_1.state = 0;

	process UserAdmin_1 
		guardBlock
			t_33 = UserAdmin_1.state == 3;

		guardCondition t_33;
		effect
			UserAdmin_1.state = 0;

	process CC 
		guardBlock
			t_34 = CC.state == 1,
			t_35 = CC.cmd / 16,
			t_36 = t_35 == 0,
			t_37 = CC.cmd % 16,
			t_38 = t_37 == 0,
			t_39 = t_36 and t_38,
			t_40 = t_34 and t_39;

		guardCondition t_40;
		effect
			CC.state = 2;

	process CC 
		guardBlock
			t_41 = CC.state == 2;

		guardCondition t_41;
		effect
			CC.state = 24,
			t_42 = CC.cmd % 16,
			CC.registered[t_42] = 1;

	process CC 
		guardBlock
			t_43 = CC.state == 1,
			t_44 = CC.cmd / 16,
			t_45 = t_44 == 0,
			t_46 = CC.cmd % 16,
			t_47 = t_46 == 1,
			t_48 = t_45 and t_47,
			t_49 = t_43 and t_48;

		guardCondition t_49;
		effect
			CC.state = 13;

	process CC 
		guardBlock
			t_50 = CC.state == 13;

		guardCondition t_50;
		effect
			CC.state = 24,
			t_51 = CC.cmd % 16,
			CC.registered[t_51] = 1;

	process CC 
		guardBlock
			t_52 = CC.state == 1,
			t_53 = CC.cmd / 16,
			t_54 = t_53 == 9,
			t_55 = CC.cmd % 16,
			t_56 = t_55 == 0,
			t_57 = t_54 and t_56,
			t_58 = t_52 and t_57;

		guardCondition t_58;
		effect
			CC.state = 3;

	process CC 
		guardBlock
			t_59 = CC.state == 3;

		guardCondition t_59;
		effect
			CC.state = 0,
			CC.registered[0] = 1;

	process CC 
		guardBlock
			t_60 = CC.state == 1,
			t_61 = CC.cmd / 16,
			t_62 = t_61 == 9,
			t_63 = CC.cmd % 16,
			t_64 = t_63 == 1,
			t_65 = t_62 and t_64,
			t_66 = t_60 and t_65;

		guardCondition t_66;
		effect
			CC.state = 14;

	process CC 
		guardBlock
			t_67 = CC.state == 14;

		guardCondition t_67;
		effect
			CC.state = 0,
			CC.registered[1] = 1;

	process CC 
		guardBlock
			t_68 = CC.state == 1,
			t_69 = CC.cmd / 16,
			t_70 = t_69 == 10,
			t_71 = CC.cmd % 16,
			t_72 = t_71 == 0,
			t_73 = t_70 and t_72,
			t_74 = t_68 and t_73;

		guardCondition t_74;
		effect
			CC.state = 4;

	process CC 
		guardBlock
			t_75 = CC.state == 4;

		guardCondition t_75;
		effect
			CC.state = 0,
			CC.registered[0] = 0;

	process CC 
		guardBlock
			t_76 = CC.state == 1,
			t_77 = CC.cmd / 16,
			t_78 = t_77 == 10,
			t_79 = CC.cmd % 16,
			t_80 = t_79 == 1,
			t_81 = t_78 and t_80,
			t_82 = t_76 and t_81;

		guardCondition t_82;
		effect
			CC.state = 15;

	process CC 
		guardBlock
			t_83 = CC.state == 15;

		guardCondition t_83;
		effect
			CC.state = 0,
			CC.registered[1] = 0;

	process CC 
		guardBlock
			t_84 = CC.state == 1,
			t_85 = CC.cmd / 16,
			t_86 = t_85 == 2,
			t_87 = t_84 and t_86;

		guardCondition t_87;
		effect
			CC.state = 27;

	process CC 
		guardBlock
			t_88 = CC.state == 27,
			t_89 = CC.writeLock == 0,
			t_90 = t_88 and t_89;

		guardCondition t_90;
		effect
			CC.state = 28;

	process CC 
		guardBlock
			t_91 = CC.state == 34,
			t_92 = CC.cmd % 16,
			t_93 = t_92 == 0,
			t_94 = t_91 and t_93;

		guardCondition t_94;
		effect
			CC.state = 5;

	process CC 
		guardBlock
			t_95 = CC.state == 5;

		guardCondition t_95;
		effect
			CC.state = 31,
			CC.ID = 0;

	process CC 
		guardBlock
			t_96 = CC.state == 34,
			t_97 = CC.cmd % 16,
			t_98 = t_97 == 1,
			t_99 = t_96 and t_98;

		guardCondition t_99;
		effect
			CC.state = 16;

	process CC 
		guardBlock
			t_100 = CC.state == 16;

		guardCondition t_100;
		effect
			CC.state = 31,
			CC.ID = 0;

	process CC 
		guardBlock
			t_101 = CC.state == 31,
			t_102 = CC.ID < 2,
			t_103 = t_101 and t_102;

		guardCondition t_103;
		effect
			CC.state = 32;

	process CC 
		guardBlock
			t_104 = CC.state == 6;

		guardCondition t_104;
		effect
			CC.state = 31,
			t_105 = CC.ID + 1,
			CC.ID = t_105;

	process CC 
		guardBlock
			t_106 = CC.state == 17;

		guardCondition t_106;
		effect
			CC.state = 31,
			t_107 = CC.ID + 1,
			CC.ID = t_107;

	process CC 
		guardBlock
			t_108 = CC.state == 32,
			t_109 = CC.cmd % 16,
			t_110 = CC.ID == t_109,
			t_111 = CC.registered[CC.ID],
			t_112 = t_111 == 0,
			t_113 = t_110 or t_112,
			t_114 = t_108 and t_113;

		guardCondition t_114;
		effect
			CC.state = 31,
			t_115 = CC.ID + 1,
			CC.ID = t_115;

	process CC 
		guardBlock
			t_116 = CC.state == 31,
			t_117 = CC.ID >= 2,
			t_118 = t_116 and t_117;

		guardCondition t_118;
		effect
			CC.state = 0;

	process CC 
		guardBlock
			t_119 = CC.state == 33;

		guardCondition t_119;
		effect
			CC.state = 0;

	process CC 
		guardBlock
			t_120 = CC.state == 1,
			t_121 = CC.cmd / 16,
			t_122 = t_121 == 5,
			t_123 = t_120 and t_122;

		guardCondition t_123;
		effect
			CC.state = 35;

	process CC 
		guardBlock
			t_124 = CC.state == 35,
			t_125 = CC.cmd % 16,
			t_126 = t_125 == 0,
			t_127 = t_124 and t_126;

		guardCondition t_127;
		effect
			CC.state = 9;

	process CC 
		guardBlock
			t_128 = CC.state == 9;

		guardCondition t_128;
		effect
			CC.state = 42,
			CC.writeLock = 0;

	process CC 
		guardBlock
			t_129 = CC.state == 35,
			t_130 = CC.cmd % 16,
			t_131 = t_130 == 1,
			t_132 = t_129 and t_131;

		guardCondition t_132;
		effect
			CC.state = 20;

	process CC 
		guardBlock
			t_133 = CC.state == 20;

		guardCondition t_133;
		effect
			CC.state = 42,
			CC.writeLock = 0;

	process CC 
		guardBlock
			t_134 = CC.state == 1,
			t_135 = CC.cmd / 16,
			t_136 = t_135 == 7,
			t_137 = t_134 and t_136;

		guardCondition t_137;
		effect
			CC.state = 36;

	process CC 
		guardBlock
			t_138 = CC.state == 38,
			t_139 = CC.cmd % 16,
			t_140 = t_139 == 0,
			t_141 = t_138 and t_140;

		guardCondition t_141;
		effect
			CC.state = 9;

	process CC 
		guardBlock
			t_142 = CC.state == 9;

		guardCondition t_142;
		effect
			CC.state = 42;

	process CC 
		guardBlock
			t_143 = CC.state == 38,
			t_144 = CC.cmd % 16,
			t_145 = t_144 == 1,
			t_146 = t_143 and t_145;

		guardCondition t_146;
		effect
			CC.state = 20;

	process CC 
		guardBlock
			t_147 = CC.state == 20;

		guardCondition t_147;
		effect
			CC.state = 42;

	process CC 
		guardBlock
			t_148 = CC.state == 1,
			t_149 = CC.cmd / 16,
			t_150 = t_149 == 8,
			t_151 = t_148 and t_150;

		guardCondition t_151;
		effect
			CC.state = 39;

	process CC 
		guardBlock
			t_152 = CC.state == 41,
			t_153 = CC.cmd / 16,
			t_154 = t_153 == 11,
			t_155 = CC.cmd % 16,
			t_156 = t_155 == 0,
			t_157 = t_154 and t_156,
			t_158 = t_152 and t_157;

		guardCondition t_158;
		effect
			CC.state = 11;

	process CC 
		guardBlock
			t_159 = CC.state == 11,
			t_160 = CC.writeLock == 1,
			t_161 = t_159 and t_160;

		guardCondition t_161;
		effect
			CC.state = 43;

	process CC 
		guardBlock
			t_162 = CC.state == 11,
			t_163 = CC.writeLock == 0,
			t_164 = t_162 and t_163;

		guardCondition t_164;
		effect
			CC.state = 44;

	process CC 
		guardBlock
			t_165 = CC.state == 43;

		guardCondition t_165;
		effect
			CC.state = 42;

	process CC 
		guardBlock
			t_166 = CC.state == 44;

		guardCondition t_166;
		effect
			CC.state = 42;

	process CC 
		guardBlock
			t_167 = CC.state == 41,
			t_168 = CC.cmd / 16,
			t_169 = t_168 == 11,
			t_170 = CC.cmd % 16,
			t_171 = t_170 == 1,
			t_172 = t_169 and t_171,
			t_173 = t_167 and t_172;

		guardCondition t_173;
		effect
			CC.state = 22;

	process CC 
		guardBlock
			t_174 = CC.state == 22,
			t_175 = CC.writeLock == 1,
			t_176 = t_174 and t_175;

		guardCondition t_176;
		effect
			CC.state = 43;

	process CC 
		guardBlock
			t_177 = CC.state == 22,
			t_178 = CC.writeLock == 0,
			t_179 = t_177 and t_178;

		guardCondition t_179;
		effect
			CC.state = 44;

	process CC 
		guardBlock
			t_180 = CC.state == 43;

		guardCondition t_180;
		effect
			CC.state = 42;

	process CC 
		guardBlock
			t_181 = CC.state == 44;

		guardCondition t_181;
		effect
			CC.state = 42;

	process CC 
		guardBlock
			t_182 = CC.state == 42;

		guardCondition t_182;
		effect
			CC.state = 45,
			CC.ID = 0;

	process CC 
		guardBlock
			t_183 = CC.state == 45,
			t_184 = CC.ID < 2,
			t_185 = t_183 and t_184;

		guardCondition t_185;
		effect
			CC.state = 46;

	process CC 
		guardBlock
			t_186 = CC.state == 12;

		guardCondition t_186;
		effect
			CC.state = 45,
			t_187 = CC.ID + 1,
			CC.ID = t_187;

	process CC 
		guardBlock
			t_188 = CC.state == 23;

		guardCondition t_188;
		effect
			CC.state = 45,
			t_189 = CC.ID + 1,
			CC.ID = t_189;

	process CC 
		guardBlock
			t_190 = CC.state == 46,
			t_191 = CC.cmd % 16,
			t_192 = CC.ID == t_191,
			t_193 = CC.registered[CC.ID],
			t_194 = t_193 == 0,
			t_195 = t_192 or t_194,
			t_196 = t_190 and t_195;

		guardCondition t_196;
		effect
			CC.state = 45,
			t_197 = CC.ID + 1,
			CC.ID = t_197;

	process CC 
		guardBlock
			t_198 = CC.state == 45,
			t_199 = CC.ID >= 2,
			t_200 = t_198 and t_199;

		guardCondition t_200;
		effect
			CC.state = 0;

	process CC_channel_ccToUser_1 
		guardBlock
			t_201 = CC.state == 26,
			t_202 = CC.cmd / 16,
			t_203 = t_202 == 1,
			t_204 = CC.cmd % 16,
			t_205 = t_204 == 1,
			t_206 = t_203 and t_205,
			t_207 = t_201 and t_206,
			t_208 = channel_ccToUser_1.state == 0,
			t_209 = t_207 and t_208;

		guardCondition t_209;
		effect
			CC.state = 0,
			channel_ccToUser_1.v = 1,
			channel_ccToUser_1.state = 1;

	process CC_channel_ccToUser_1 
		guardBlock
			t_210 = CC.state == 30,
			t_211 = CC.cmd / 16,
			t_212 = t_211 == 3,
			t_213 = CC.cmd % 16,
			t_214 = t_213 == 1,
			t_215 = t_212 and t_214,
			t_216 = t_210 and t_215,
			t_217 = channel_ccToUser_1.state == 0,
			t_218 = t_216 and t_217;

		guardCondition t_218;
		effect
			CC.state = 34,
			channel_ccToUser_1.v = 3,
			channel_ccToUser_1.state = 1;

	process CC_channel_ccToUser_1 
		guardBlock
			t_219 = CC.state == 27,
			t_220 = CC.writeLock == 1,
			t_221 = CC.cmd % 16,
			t_222 = t_221 == 1,
			t_223 = t_220 and t_222,
			t_224 = t_219 and t_223,
			t_225 = channel_ccToUser_1.state == 0,
			t_226 = t_224 and t_225;

		guardCondition t_226;
		effect
			CC.state = 33,
			channel_ccToUser_1.v = 4,
			channel_ccToUser_1.state = 1;

	process CC_UserAdmin_1 
		guardBlock
			t_227 = CC.state == 32,
			t_228 = CC.ID == 1,
			t_229 = CC.cmd % 16,
			t_230 = CC.ID != t_229,
			t_231 = t_228 and t_230,
			t_232 = CC.registered[CC.ID],
			t_233 = t_232 == 1,
			t_234 = t_231 and t_233,
			t_235 = t_227 and t_234,
			t_236 = UserAdmin_1.state == 0,
			t_237 = t_235 and t_236;

		guardCondition t_237;
		effect
			CC.state = 18,
			UserAdmin_1.cmd = 12,
			UserAdmin_1.state = 1;

	process CC_UserAdmin_1 
		guardBlock
			t_238 = CC.state == 46,
			t_239 = CC.ID == 1,
			t_240 = CC.cmd % 16,
			t_241 = CC.ID != t_240,
			t_242 = t_239 and t_241,
			t_243 = CC.registered[CC.ID],
			t_244 = t_243 == 1,
			t_245 = t_242 and t_244,
			t_246 = t_238 and t_245,
			t_247 = UserAdmin_1.state == 0,
			t_248 = t_246 and t_247;

		guardCondition t_248;
		effect
			CC.state = 19,
			UserAdmin_1.cmd = 11,
			UserAdmin_1.state = 1;

	process CC_Vault 
		guardBlock
			t_249 = CC.state == 24,
			t_250 = Vault.state == 0,
			t_251 = t_249 and t_250;

		guardCondition t_251;
		effect
			CC.state = 25,
			Vault.cmd = CC.cmd,
			Vault.state = 1;

	process CC_Vault 
		guardBlock
			t_252 = CC.state == 28,
			t_253 = Vault.state == 0,
			t_254 = t_252 and t_253;

		guardCondition t_254;
		effect
			CC.state = 29,
			CC.writeLock = 1,
			Vault.cmd = CC.cmd,
			Vault.state = 1;

	process CC_Vault 
		guardBlock
			t_255 = CC.state == 36,
			t_256 = Vault.state == 0,
			t_257 = t_255 and t_256;

		guardCondition t_257;
		effect
			CC.state = 37,
			CC.writeLock = 0,
			Vault.cmd = CC.cmd,
			Vault.state = 1;

	process CC_Vault 
		guardBlock
			t_258 = CC.state == 39,
			t_259 = Vault.state == 0,
			t_260 = t_258 and t_259;

		guardCondition t_260;
		effect
			CC.state = 40,
			t_261 = CC.cmd % 16,
			t_262 = 112 + t_261,
			Vault.cmd = t_262,
			Vault.state = 1;

	process UserAdmin_0_CC 
		guardBlock
			t_263 = UserAdmin_0.state == 1,
			t_264 = UserAdmin_0.cmd == 12,
			t_265 = t_263 and t_264,
			t_266 = CC.state == 7,
			t_267 = t_265 and t_266;

		guardCondition t_267;
		effect
			UserAdmin_0.state = 2,
			CC.state = 6;

	process UserAdmin_0_CC 
		guardBlock
			t_268 = UserAdmin_0.state == 1,
			t_269 = UserAdmin_0.cmd == 12,
			t_270 = t_268 and t_269,
			t_271 = CC.state == 18,
			t_272 = t_270 and t_271;

		guardCondition t_272;
		effect
			UserAdmin_0.state = 2,
			CC.state = 17;

	process UserAdmin_0_CC 
		guardBlock
			t_273 = UserAdmin_0.state == 1,
			t_274 = UserAdmin_0.cmd == 12,
			t_275 = t_273 and t_274,
			t_276 = CC.state == 8,
			t_277 = t_275 and t_276;

		guardCondition t_277;
		effect
			UserAdmin_0.state = 2,
			CC.state = 12;

	process UserAdmin_0_CC 
		guardBlock
			t_278 = UserAdmin_0.state == 1,
			t_279 = UserAdmin_0.cmd == 12,
			t_280 = t_278 and t_279,
			t_281 = CC.state == 19,
			t_282 = t_280 and t_281;

		guardCondition t_282;
		effect
			UserAdmin_0.state = 2,
			CC.state = 23;

	process UserAdmin_0_CC 
		guardBlock
			t_283 = UserAdmin_0.state == 1,
			t_284 = UserAdmin_0.cmd == 11,
			t_285 = t_283 and t_284,
			t_286 = CC.state == 7,
			t_287 = t_285 and t_286;

		guardCondition t_287;
		effect
			UserAdmin_0.state = 3,
			CC.state = 6;

	process UserAdmin_0_CC 
		guardBlock
			t_288 = UserAdmin_0.state == 1,
			t_289 = UserAdmin_0.cmd == 11,
			t_290 = t_288 and t_289,
			t_291 = CC.state == 18,
			t_292 = t_290 and t_291;

		guardCondition t_292;
		effect
			UserAdmin_0.state = 3,
			CC.state = 17;

	process UserAdmin_0_CC 
		guardBlock
			t_293 = UserAdmin_0.state == 1,
			t_294 = UserAdmin_0.cmd == 11,
			t_295 = t_293 and t_294,
			t_296 = CC.state == 8,
			t_297 = t_295 and t_296;

		guardCondition t_297;
		effect
			UserAdmin_0.state = 3,
			CC.state = 12;

	process UserAdmin_0_CC 
		guardBlock
			t_298 = UserAdmin_0.state == 1,
			t_299 = UserAdmin_0.cmd == 11,
			t_300 = t_298 and t_299,
			t_301 = CC.state == 19,
			t_302 = t_300 and t_301;

		guardCondition t_302;
		effect
			UserAdmin_0.state = 3,
			CC.state = 23;

	process UserAdmin_1_CC 
		guardBlock
			t_303 = UserAdmin_1.state == 1,
			t_304 = UserAdmin_1.cmd == 12,
			t_305 = t_303 and t_304,
			t_306 = CC.state == 7,
			t_307 = t_305 and t_306;

		guardCondition t_307;
		effect
			UserAdmin_1.state = 2,
			CC.state = 6;

	process UserAdmin_1_CC 
		guardBlock
			t_308 = UserAdmin_1.state == 1,
			t_309 = UserAdmin_1.cmd == 12,
			t_310 = t_308 and t_309,
			t_311 = CC.state == 18,
			t_312 = t_310 and t_311;

		guardCondition t_312;
		effect
			UserAdmin_1.state = 2,
			CC.state = 17;

	process UserAdmin_1_CC 
		guardBlock
			t_313 = UserAdmin_1.state == 1,
			t_314 = UserAdmin_1.cmd == 12,
			t_315 = t_313 and t_314,
			t_316 = CC.state == 8,
			t_317 = t_315 and t_316;

		guardCondition t_317;
		effect
			UserAdmin_1.state = 2,
			CC.state = 12;

	process UserAdmin_1_CC 
		guardBlock
			t_318 = UserAdmin_1.state == 1,
			t_319 = UserAdmin_1.cmd == 12,
			t_320 = t_318 and t_319,
			t_321 = CC.state == 19,
			t_322 = t_320 and t_321;

		guardCondition t_322;
		effect
			UserAdmin_1.state = 2,
			CC.state = 23;

	process UserAdmin_1_CC 
		guardBlock
			t_323 = UserAdmin_1.state == 1,
			t_324 = UserAdmin_1.cmd == 11,
			t_325 = t_323 and t_324,
			t_326 = CC.state == 7,
			t_327 = t_325 and t_326;

		guardCondition t_327;
		effect
			UserAdmin_1.state = 3,
			CC.state = 6;

	process UserAdmin_1_CC 
		guardBlock
			t_328 = UserAdmin_1.state == 1,
			t_329 = UserAdmin_1.cmd == 11,
			t_330 = t_328 and t_329,
			t_331 = CC.state == 18,
			t_332 = t_330 and t_331;

		guardCondition t_332;
		effect
			UserAdmin_1.state = 3,
			CC.state = 17;

	process UserAdmin_1_CC 
		guardBlock
			t_333 = UserAdmin_1.state == 1,
			t_334 = UserAdmin_1.cmd == 11,
			t_335 = t_333 and t_334,
			t_336 = CC.state == 8,
			t_337 = t_335 and t_336;

		guardCondition t_337;
		effect
			UserAdmin_1.state = 3,
			CC.state = 12;

	process UserAdmin_1_CC 
		guardBlock
			t_338 = UserAdmin_1.state == 1,
			t_339 = UserAdmin_1.cmd == 11,
			t_340 = t_338 and t_339,
			t_341 = CC.state == 19,
			t_342 = t_340 and t_341;

		guardCondition t_342;
		effect
			UserAdmin_1.state = 3,
			CC.state = 23;

	process channel_ccToUser_1_User_1 
		guardBlock
			t_343 = channel_ccToUser_1.state == 1,
			t_344 = User_1.state == 1,
			t_345 = t_343 and t_344;

		guardCondition t_345;
		effect
			channel_ccToUser_1.state = 0,
			User_1.cmd = channel_ccToUser_1.v,
			User_1.state = 2;

	process channel_ccToUser_1_User_1 
		guardBlock
			t_346 = channel_ccToUser_1.state == 1,
			t_347 = User_1.state == 0,
			t_348 = t_346 and t_347;

		guardCondition t_348;
		effect
			channel_ccToUser_1.state = 0,
			User_1.cmd = channel_ccToUser_1.v,
			User_1.state = 6;

	process Vault_CC 
		guardBlock
			t_349 = Vault.state == 1,
			t_350 = Vault.cmd / 16,
			t_351 = t_350 == 0,
			t_352 = t_349 and t_351,
			t_353 = CC.state == 25,
			t_354 = t_352 and t_353;

		guardCondition t_354;
		effect
			Vault.state = 0,
			t_355 = Vault.cmd % 16,
			t_356 = 16 + t_355,
			CC.cmd = t_356,
			CC.state = 26;

	process Vault_CC 
		guardBlock
			t_357 = Vault.state == 1,
			t_358 = Vault.cmd / 16,
			t_359 = t_358 == 0,
			t_360 = t_357 and t_359,
			t_361 = CC.state == 29,
			t_362 = t_360 and t_361;

		guardCondition t_362;
		effect
			Vault.state = 0,
			t_363 = Vault.cmd % 16,
			t_364 = 16 + t_363,
			CC.cmd = t_364,
			CC.state = 30;

	process Vault_CC 
		guardBlock
			t_365 = Vault.state == 1,
			t_366 = Vault.cmd / 16,
			t_367 = t_366 == 0,
			t_368 = t_365 and t_367,
			t_369 = CC.state == 40,
			t_370 = t_368 and t_369;

		guardCondition t_370;
		effect
			Vault.state = 0,
			t_371 = Vault.cmd % 16,
			t_372 = 16 + t_371,
			CC.cmd = t_372,
			CC.state = 41;

	process Vault_CC 
		guardBlock
			t_373 = Vault.state == 1,
			t_374 = Vault.cmd / 16,
			t_375 = t_374 == 2,
			t_376 = t_373 and t_375,
			t_377 = CC.state == 25,
			t_378 = t_376 and t_377;

		guardCondition t_378;
		effect
			Vault.state = 0,
			t_379 = Vault.cmd % 16,
			t_380 = 48 + t_379,
			CC.cmd = t_380,
			CC.state = 26;

	process Vault_CC 
		guardBlock
			t_381 = Vault.state == 1,
			t_382 = Vault.cmd / 16,
			t_383 = t_382 == 2,
			t_384 = t_381 and t_383,
			t_385 = CC.state == 29,
			t_386 = t_384 and t_385;

		guardCondition t_386;
		effect
			Vault.state = 0,
			t_387 = Vault.cmd % 16,
			t_388 = 48 + t_387,
			CC.cmd = t_388,
			CC.state = 30;

	process Vault_CC 
		guardBlock
			t_389 = Vault.state == 1,
			t_390 = Vault.cmd / 16,
			t_391 = t_390 == 2,
			t_392 = t_389 and t_391,
			t_393 = CC.state == 40,
			t_394 = t_392 and t_393;

		guardCondition t_394;
		effect
			Vault.state = 0,
			t_395 = Vault.cmd % 16,
			t_396 = 48 + t_395,
			CC.cmd = t_396,
			CC.state = 41;

	process Vault_CC 
		guardBlock
			t_397 = Vault.state == 1,
			t_398 = Vault.cmd / 16,
			t_399 = t_398 == 7,
			t_400 = t_397 and t_399,
			t_401 = CC.state == 25,
			t_402 = t_400 and t_401;

		guardCondition t_402;
		effect
			Vault.state = 0,
			t_403 = Vault.cmd % 16,
			t_404 = 112 + t_403,
			CC.cmd = t_404,
			CC.state = 26;

	process Vault_CC 
		guardBlock
			t_405 = Vault.state == 1,
			t_406 = Vault.cmd / 16,
			t_407 = t_406 == 7,
			t_408 = t_405 and t_407,
			t_409 = CC.state == 29,
			t_410 = t_408 and t_409;

		guardCondition t_410;
		effect
			Vault.state = 0,
			t_411 = Vault.cmd % 16,
			t_412 = 112 + t_411,
			CC.cmd = t_412,
			CC.state = 30;

	process Vault_CC 
		guardBlock
			t_413 = Vault.state == 1,
			t_414 = Vault.cmd / 16,
			t_415 = t_414 == 7,
			t_416 = t_413 and t_415,
			t_417 = CC.state == 40,
			t_418 = t_416 and t_417;

		guardCondition t_418;
		effect
			Vault.state = 0,
			t_419 = Vault.cmd % 16,
			t_420 = 112 + t_419,
			CC.cmd = t_420,
			CC.state = 41;

	process CC_UserAdmin_0 
		guardBlock
			t_421 = CC.state == 32,
			t_422 = CC.ID == 0,
			t_423 = CC.cmd % 16,
			t_424 = CC.ID != t_423,
			t_425 = t_422 and t_424,
			t_426 = CC.registered[CC.ID],
			t_427 = t_426 == 1,
			t_428 = t_425 and t_427,
			t_429 = t_421 and t_428,
			t_430 = UserAdmin_0.state == 0,
			t_431 = t_429 and t_430;

		guardCondition t_431;
		effect
			CC.state = 7,
			UserAdmin_0.cmd = 12,
			UserAdmin_0.state = 1;

	process CC_UserAdmin_0 
		guardBlock
			t_432 = CC.state == 46,
			t_433 = CC.ID == 0,
			t_434 = CC.cmd % 16,
			t_435 = CC.ID != t_434,
			t_436 = t_433 and t_435,
			t_437 = CC.registered[CC.ID],
			t_438 = t_437 == 1,
			t_439 = t_436 and t_438,
			t_440 = t_432 and t_439,
			t_441 = UserAdmin_0.state == 0,
			t_442 = t_440 and t_441;

		guardCondition t_442;
		effect
			CC.state = 8,
			UserAdmin_0.cmd = 11,
			UserAdmin_0.state = 1;

	process User_0_CC 
		guardBlock
			t_443 = User_0.state == 0,
			t_444 = User_0.waitingForCheckedOut == 0,
			t_445 = t_443 and t_444,
			t_446 = CC.state == 0,
			t_447 = t_445 and t_446;

		guardCondition t_447;
		effect
			User_0.state = 1,
			CC.cmd = 0,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_448 = User_0.state == 0,
			t_449 = User_0.registered[0],
			t_450 = t_449 == 0,
			t_451 = User_0.edit[0],
			t_452 = t_451 == 0,
			t_453 = t_450 and t_452,
			t_454 = t_448 and t_453,
			t_455 = CC.state == 0,
			t_456 = t_454 and t_455;

		guardCondition t_456;
		effect
			User_0.state = 3,
			User_0.registered[0] = 1,
			CC.cmd = 144,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_457 = User_0.state == 0,
			t_458 = User_0.registered[0],
			t_459 = t_458 == 1,
			t_460 = User_0.edit[0],
			t_461 = t_460 == 0,
			t_462 = t_459 and t_461,
			t_463 = t_457 and t_462,
			t_464 = CC.state == 0,
			t_465 = t_463 and t_464;

		guardCondition t_465;
		effect
			User_0.state = 4,
			User_0.registered[0] = 0,
			CC.cmd = 160,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_466 = User_0.state == 0,
			t_467 = User_0.edit[0],
			t_468 = t_467 == 0,
			t_469 = User_0.waitingForCheckedOut == 0,
			t_470 = t_468 and t_469,
			t_471 = t_466 and t_470,
			t_472 = CC.state == 0,
			t_473 = t_471 and t_472;

		guardCondition t_473;
		effect
			User_0.state = 0,
			User_0.waitingForCheckedOut = 1,
			CC.cmd = 32,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_474 = User_0.state == 5,
			t_475 = CC.state == 0,
			t_476 = t_474 and t_475;

		guardCondition t_476;
		effect
			User_0.state = 0,
			User_0.edit[0] = 0,
			CC.cmd = 80,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_477 = User_0.state == 5,
			t_478 = CC.state == 0,
			t_479 = t_477 and t_478;

		guardCondition t_479;
		effect
			User_0.state = 0,
			User_0.edit[0] = 0,
			CC.cmd = 112,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_480 = User_0.state == 5,
			t_481 = CC.state == 0,
			t_482 = t_480 and t_481;

		guardCondition t_482;
		effect
			User_0.state = 0,
			CC.cmd = 128,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_483 = User_1.state == 0,
			t_484 = User_1.waitingForCheckedOut == 0,
			t_485 = t_483 and t_484,
			t_486 = CC.state == 0,
			t_487 = t_485 and t_486;

		guardCondition t_487;
		effect
			User_1.state = 1,
			CC.cmd = 1,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_488 = User_1.state == 0,
			t_489 = User_1.registered[0],
			t_490 = t_489 == 0,
			t_491 = User_1.edit[0],
			t_492 = t_491 == 0,
			t_493 = t_490 and t_492,
			t_494 = t_488 and t_493,
			t_495 = CC.state == 0,
			t_496 = t_494 and t_495;

		guardCondition t_496;
		effect
			User_1.state = 3,
			User_1.registered[0] = 1,
			CC.cmd = 145,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_497 = User_1.state == 0,
			t_498 = User_1.registered[0],
			t_499 = t_498 == 1,
			t_500 = User_1.edit[0],
			t_501 = t_500 == 0,
			t_502 = t_499 and t_501,
			t_503 = t_497 and t_502,
			t_504 = CC.state == 0,
			t_505 = t_503 and t_504;

		guardCondition t_505;
		effect
			User_1.state = 4,
			User_1.registered[0] = 0,
			CC.cmd = 161,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_506 = User_1.state == 0,
			t_507 = User_1.edit[0],
			t_508 = t_507 == 0,
			t_509 = User_1.waitingForCheckedOut == 0,
			t_510 = t_508 and t_509,
			t_511 = t_506 and t_510,
			t_512 = CC.state == 0,
			t_513 = t_511 and t_512;

		guardCondition t_513;
		effect
			User_1.state = 0,
			User_1.waitingForCheckedOut = 1,
			CC.cmd = 33,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_514 = User_1.state == 5,
			t_515 = CC.state == 0,
			t_516 = t_514 and t_515;

		guardCondition t_516;
		effect
			User_1.state = 0,
			User_1.edit[0] = 0,
			CC.cmd = 81,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_517 = User_1.state == 5,
			t_518 = CC.state == 0,
			t_519 = t_517 and t_518;

		guardCondition t_519;
		effect
			User_1.state = 0,
			User_1.edit[0] = 0,
			CC.cmd = 113,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_520 = User_1.state == 5,
			t_521 = CC.state == 0,
			t_522 = t_520 and t_521;

		guardCondition t_522;
		effect
			User_1.state = 0,
			CC.cmd = 129,
			CC.state = 1;

	process CC_channel_ccToUser_0 
		guardBlock
			t_523 = CC.state == 26,
			t_524 = CC.cmd / 16,
			t_525 = t_524 == 1,
			t_526 = CC.cmd % 16,
			t_527 = t_526 == 0,
			t_528 = t_525 and t_527,
			t_529 = t_523 and t_528,
			t_530 = channel_ccToUser_0.state == 0,
			t_531 = t_529 and t_530;

		guardCondition t_531;
		effect
			CC.state = 0,
			channel_ccToUser_0.v = 1,
			channel_ccToUser_0.state = 1;

	process CC_channel_ccToUser_0 
		guardBlock
			t_532 = CC.state == 30,
			t_533 = CC.cmd / 16,
			t_534 = t_533 == 3,
			t_535 = CC.cmd % 16,
			t_536 = t_535 == 0,
			t_537 = t_534 and t_536,
			t_538 = t_532 and t_537,
			t_539 = channel_ccToUser_0.state == 0,
			t_540 = t_538 and t_539;

		guardCondition t_540;
		effect
			CC.state = 34,
			channel_ccToUser_0.v = 3,
			channel_ccToUser_0.state = 1;

	process CC_channel_ccToUser_0 
		guardBlock
			t_541 = CC.state == 27,
			t_542 = CC.writeLock == 1,
			t_543 = CC.cmd % 16,
			t_544 = t_543 == 0,
			t_545 = t_542 and t_544,
			t_546 = t_541 and t_545,
			t_547 = channel_ccToUser_0.state == 0,
			t_548 = t_546 and t_547;

		guardCondition t_548;
		effect
			CC.state = 33,
			channel_ccToUser_0.v = 4,
			channel_ccToUser_0.state = 1;

	process channel_ccToUser_0_User_0 
		guardBlock
			t_549 = channel_ccToUser_0.state == 1,
			t_550 = User_0.state == 1,
			t_551 = t_549 and t_550;

		guardCondition t_551;
		effect
			channel_ccToUser_0.state = 0,
			User_0.cmd = channel_ccToUser_0.v,
			User_0.state = 2;

	process channel_ccToUser_0_User_0 
		guardBlock
			t_552 = channel_ccToUser_0.state == 1,
			t_553 = User_0.state == 0,
			t_554 = t_552 and t_553;

		guardCondition t_554;
		effect
			channel_ccToUser_0.state = 0,
			User_0.cmd = channel_ccToUser_0.v,
			User_0.state = 6;


system async;
