<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE Document [


<!ELEMENT Document (Net*, Globals*, Lb+)>
<!ATTLIST Document
	Version CDATA #REQUIRED
	Module CDATA #REQUIRED
	Date CDATA #REQUIRED
	Device CDATA #REQUIRED
        Stepping CDATA #IMPLIED
>

<!ELEMENT Globals (InBuf*, GlblBuf*, ClkDiv*, SDot*)>

<!ELEMENT Net (Activity?)>
<!ATTLIST Net
	NNm CDATA #REQUIRED
	IoT (in | out | bidi | none) #REQUIRED
	Loc CDATA #IMPLIED
	ClkT (G | U) #IMPLIED
	SNm CDATA #IMPLIED
>

<!ELEMENT Activity EMPTY>
<!ATTLIST Activity
	Freq CDATA #IMPLIED
	DutyCycle CDATA #IMPLIED
>



<!ELEMENT InBuf (IPort, OPort*)>
<!ATTLIST InBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
	DataGate (Y | N) #REQUIRED
>

<!ELEMENT GlblBuf (IPort)>
<!ATTLIST GlblBuf
	Nm CDATA #REQUIRED
	GType (GOE | GSR | GCK | GCK2 | CDRST | GDGATE) #REQUIRED
>

<!ELEMENT ClkDiv (IPort, OPort)>
<!ATTLIST ClkDiv
	Nm CDATA #REQUIRED
	DivideBy (2 | 4 | 6 | 8 | 10 | 12 | 14 | 16) #REQUIRED
>

<!ELEMENT SDot (IPort, OPort)>
<!ATTLIST SDot
	Nm CDATA #REQUIRED
>


<!ELEMENT Lb (LbT*, Mc*, SDot*)>
<!ATTLIST Lb
	Nm CDATA #REQUIRED
>

<!ELEMENT LbT (OPort, IPort+)>
<!ATTLIST LbT
	Nm CDATA #REQUIRED
	PtT (XBR_A | XBR_B | XBR_C | XBR_CT | XBR_CT_X) #REQUIRED
>

<!ELEMENT Mc (RMux*, ClkMux?, XorMux?, OeMux?, FbMux*, InBuf?, OutBuf?, DFlop?, Or?, SDot*)>
<!ATTLIST Mc
	Nm CDATA #REQUIRED
>

<!ELEMENT Or (OPort, IPort+)>
<!ATTLIST Or
	Nm CDATA #REQUIRED
>

<!ELEMENT ClkMux (IPort, OPort)>
<!ATTLIST ClkMux
	Nm CDATA #REQUIRED
	Rate (1 | 2) #IMPLIED
>

<!ELEMENT RMux (IPort)>
<!ATTLIST RMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OeMux (IPort)>
<!ATTLIST OeMux
	Nm CDATA #REQUIRED
>

<!ELEMENT XorMux (IPort)>
<!ATTLIST XorMux
	Nm CDATA #REQUIRED
>

<!ELEMENT FbMux (IPort)>
<!ATTLIST FbMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OutBuf (IPort, OPort, CntlPort*)>
<!ATTLIST OutBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
>

<!ELEMENT DFlop (FlopPort+)>
<!ATTLIST DFlop
	Nm CDATA #REQUIRED
>


<!ELEMENT FlopPort EMPTY>
<!ATTLIST FlopPort
	NNm CDATA #REQUIRED
	Port (D | CLK | Q | RST | PST | CE) #REQUIRED
>

<!ELEMENT IPort EMPTY>
<!ATTLIST IPort
	NNm CDATA #REQUIRED
>

<!ELEMENT OPort EMPTY>
<!ATTLIST OPort
	NNm CDATA #REQUIRED
>

<!ELEMENT CntlPort EMPTY>
<!ATTLIST CntlPort
	NNm CDATA #REQUIRED
>
]>
<Document Date="Feb 16 00:08:28 2022" Device="XC2C128-7VQ100" Module="ys_sipm_daq_cpld" Stepping="0" Version="3"><Net IoT="none" NNm="FB5_5_Q" SNm="u3/cnt&lt;16&gt;_MC.Q"/><Net IoT="none" NNm="FB5_16_Q" SNm="u3/cnt&lt;25&gt;_MC.Q"/><Net IoT="none" NNm="FB5_7_Q" SNm="u3/cnt&lt;17&gt;_MC.Q"/><Net IoT="none" NNm="FB5_11_Q" SNm="u3/cnt&lt;18&gt;_MC.Q"/><Net IoT="none" NNm="FB5_12_Q" SNm="u3/cnt&lt;19&gt;_MC.Q"/><Net IoT="none" NNm="FB5_8_Q" SNm="u3/sdown_MC.Q"/><Net IoT="out" Loc="FB1_6" NNm="p_mgt_loss_l" SNm="p_mgt_loss_l"/><Net IoT="none" NNm="FB6_1_I" SNm="u2/dspi_sck_MC.D"/><Net ClkT="G" IoT="in" Loc="FB2_13" NNm="p_clk" SNm="p_clk"/><Net IoT="out" Loc="FB3_14" NNm="p_fpga_din" SNm="p_fpga_din"/><Net IoT="none" NNm="FB6_8_Q" SNm="u3/cen_MC.Q"/><Net IoT="none" NNm="FB4_3_Q" SNm="u2/bcs_MC.Q"/><Net IoT="none" NNm="FB4_2_Q" SNm="u2/ecs_MC.Q"/><Net IoT="in" Loc="FB1_4" NNm="p_cpld_sdi" SNm="p_cpld_sdi"/><Net IoT="in" Loc="FB1_3" NNm="p_cpld_sck" SNm="p_cpld_sck"/><Net IoT="none" NNm="FB6_6_Q" SNm="u5/dcpld_cs_MC.Q"/><Net IoT="none" NNm="FB5_9_Q" SNm="u3/clr_MC.Q"/><Net IoT="none" NNm="FB1_4_Q" SNm="u5/cpld_sdi_MC.Q"/><Net IoT="none" NNm="FB1_PT10" SNm="u5/cpld_cs_MC.COMB"/><Net IoT="none" NNm="FB1_3_Q" SNm="u5/cpld_sck_MC.Q"/><Net IoT="none" NNm="FB1_PT11" SNm="FB1_PT11"/><Net IoT="none" NNm="FB1_PT20" SNm="FB1_PT20"/><Net IoT="none" NNm="FB2_PT10" SNm="FB2_PT10"/><Net IoT="none" NNm="FB1_PT12" SNm="FB1_PT12"/><Net IoT="none" NNm="FB3_PT10" SNm="FB3_PT10"/><Net IoT="none" NNm="FB3_13_Q" SNm="u2/cpld_sdo_MC.Q"/><Net IoT="none" NNm="FB1_PT13" SNm="FB1_PT13"/><Net IoT="none" NNm="FB1_PT22" SNm="p_mgt_def_l_MC.Q"/><Net IoT="none" NNm="FB3_PT11" SNm="FB3_PT11"/><Net IoT="none" NNm="FB4_PT10" SNm="p_bias_cs&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT14" SNm="FB1_PT14"/><Net IoT="none" NNm="FB2_PT22" SNm="p_bias_cs&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB2_PT31" SNm="FB2_PT31"/><Net IoT="none" NNm="FB2_PT40" SNm="p_bias_sck&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB3_PT12" SNm="FB3_PT12"/><Net IoT="none" NNm="FB5_PT10" SNm="FB5_PT10"/><Net IoT="none" NNm="FB1_PT15" SNm="FB1_PT15"/><Net IoT="none" NNm="FB3_PT13" SNm="wprom_sck_MC.D"/><Net IoT="none" NNm="FB3_PT22" SNm="FB3_PT22"/><Net IoT="none" NNm="FB3_PT40" SNm="u2/scom_MC.D"/><Net IoT="none" NNm="FB5_PT11" SNm="FB5_PT11"/><Net IoT="none" NNm="FB5_PT20" SNm="FB5_PT20"/><Net IoT="none" NNm="FB6_PT10" SNm="FB6_PT10"/><Net IoT="none" NNm="FB1_PT16" SNm="u5/cpld_sck_MC.COMB"/><Net IoT="none" NNm="FB1_PT25" SNm="p_mgt_loss_l_MC.Q"/><Net IoT="none" NNm="FB3_PT14" SNm="FB3_PT14"/><Net IoT="none" NNm="FB4_PT13" SNm="u2/ecs_MC.D"/><Net IoT="none" NNm="FB4_PT22" SNm="p_bias_sck&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT31" SNm="u2/d3spi_cs_MC.D"/><Net IoT="none" NNm="FB4_PT40" SNm="p_dac_sck&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT12" SNm="FB5_PT12"/><Net IoT="none" NNm="FB5_PT21" SNm="FB5_PT21"/><Net IoT="none" NNm="FB6_PT11" SNm="FB6_PT11"/><Net IoT="none" NNm="FB1_PT17" SNm="FB1_PT17"/><Net IoT="none" NNm="FB2_PT16" SNm="p_bias_sdi&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB2_PT25" SNm="p_bias_sdi&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB2_PT34" SNm="FB2_PT34"/><Net IoT="none" NNm="FB2_PT43" SNm="u5/set_mux_MC.D"/><Net IoT="none" NNm="FB2_PT52" SNm="p_bias_sdi&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT13" SNm="FB5_PT13"/><Net IoT="none" NNm="FB5_PT22" SNm="FB5_PT22"/><Net IoT="none" NNm="FB5_PT31" SNm="u3/sdown_MC.D"/><Net IoT="none" NNm="FB1_PT18" SNm="FB1_PT18"/><Net IoT="none" NNm="FB3_PT16" SNm="wprom_cs_MC.D"/><Net IoT="none" NNm="FB3_PT25" SNm="FB3_PT25"/><Net IoT="none" NNm="FB3_PT34" SNm="FB3_PT34"/><Net IoT="none" NNm="FB3_PT43" SNm="download_MC.D"/><Net IoT="none" NNm="FB5_PT14" SNm="FB5_PT14"/><Net IoT="none" NNm="FB5_PT23" SNm="FB5_PT23"/><Net IoT="none" NNm="FB6_PT13" SNm="FB6_PT13"/><Net IoT="none" NNm="FB6_PT22" SNm="u5/dcpld_sck_MC.D"/><Net IoT="none" NNm="FB6_PT31" SNm="FB6_PT31"/><Net IoT="none" NNm="FB6_PT40" SNm="u2/eclk_MC.D"/><Net IoT="none" NNm="FB1_PT19" SNm="u5/cpld_sdi_MC.COMB"/><Net IoT="none" NNm="FB1_PT37" SNm="rprom_cs_MC.D"/><Net IoT="none" NNm="FB4_PT16" SNm="u2/bcs_MC.D"/><Net IoT="none" NNm="FB4_PT25" SNm="p_bias_cs&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT34" SNm="u2/d2spi_sck_MC.D"/><Net IoT="none" NNm="FB4_PT43" SNm="p_dac_sdi&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT52" SNm="p_dac_cs&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT15" SNm="FB5_PT15"/><Net IoT="none" NNm="FB5_PT24" SNm="FB5_PT24"/><Net IoT="none" NNm="FB7_PT22" SNm="p_prom_sdi_MC.D"/><Net IoT="none" NNm="FB7_PT31" SNm="FB7_PT31"/><Net IoT="none" NNm="FB7_PT40" SNm="p_prom_cs_MC.D"/><Net IoT="none" NNm="FB2_PT19" SNm="p_bias_sck&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB2_PT28" SNm="FB2_PT28"/><Net IoT="none" NNm="FB2_PT37" SNm="u5/d2cpld_sck_MC.D"/><Net IoT="none" NNm="FB2_PT46" SNm="rprom_sck_MC.D"/><Net IoT="none" NNm="FB2_PT55" SNm="p_bias_sck&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT16" SNm="FB5_PT16"/><Net IoT="none" NNm="FB5_PT25" SNm="FB5_PT25"/><Net IoT="none" NNm="FB5_PT34" SNm="u3/clr_MC.D"/><Net IoT="none" NNm="FB6_1_Q" SNm="u2/dspi_sck_MC.Q"/><Net IoT="none" NNm="FB3_PT19" SNm="wprom_sdi_MC.D"/><Net IoT="none" NNm="FB3_PT28" SNm="u2/sdat_MC.D"/><Net IoT="none" NNm="FB3_PT37" SNm="FB3_PT37"/><Net IoT="none" NNm="FB3_PT55" SNm="p_fpga_cclk_MC.D"/><Net IoT="none" NNm="FB5_PT17" SNm="FB5_PT17"/><Net IoT="none" NNm="FB5_PT26" SNm="FB5_PT26"/><Net IoT="none" NNm="FB6_PT16" SNm="u2/dspi_cs_MC.COMB"/><Net IoT="none" NNm="FB6_PT25" SNm="u5/dcpld_cs_MC.D"/><Net IoT="none" NNm="FB6_PT34" SNm="u3/dclr_MC.D"/><Net IoT="none" NNm="FB6_PT52" SNm="FB6_PT52"/><Net IoT="none" NNm="FB2_6_Q" SNm="p_bias_sdi&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB3_15_Q" SNm="u2/ccnt&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB1_PT49" SNm="down_done_MC.D"/><Net IoT="none" NNm="FB4_PT19" SNm="p_bias_sdi&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT28" SNm="p_dac_cs&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT37" SNm="u2/d2spi_cs_MC.D"/><Net IoT="none" NNm="FB4_PT46" SNm="p_dac_sdi&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT55" SNm="p_dac_sdi&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT18" SNm="FB5_PT18"/><Net IoT="none" NNm="FB5_PT27" SNm="FB5_PT27"/><Net IoT="none" NNm="FB7_PT25" SNm="p_prom_sck_MC.D"/><Net IoT="none" NNm="FB7_PT34" SNm="FB7_PT34"/><Net IoT="none" NNm="FB7_PT43" SNm="u5/dcpld_sdi_MC.D"/><Net IoT="none" NNm="FB2_11_Q" SNm="p_bias_sck&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB4_4_Q" SNm="p_bias_sdi&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB3_1_Q" SNm="u2/ccnt&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB2_PT49" SNm="p_bias_cs&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT19" SNm="FB5_PT19"/><Net IoT="none" NNm="FB8_PT16" SNm="p_dac_cs&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB8_PT25" SNm="p_dac_sdi&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB8_PT43" SNm="p_dac_cs&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB8_PT52" SNm="p_dac_cs&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB4_5_Q" SNm="p_bias_sck&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB2_15_Q" SNm="p_bias_sdi&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB3_8_Q" SNm="u2/ccnt&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB6_PT37" SNm="u2/sclk_MC.D"/><Net IoT="none" NNm="FB6_PT46" SNm="u2/d3spi_sck_MC.D"/><Net IoT="none" NNm="FB6_PT55" SNm="p_mgt_txdis_MC.Q"/><Net IoT="none" NNm="FB2_16_Q" SNm="p_bias_sck&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB2_3_Q" SNm="p_bias_sdi&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB4_PT49" SNm="p_dac_sck&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB7_PT37" SNm="FB7_PT37"/><Net IoT="none" NNm="FB7_PT46" SNm="prom_rdat_MC.COMB"/><Net IoT="none" NNm="FB2_4_Q" SNm="p_bias_sck&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB8_PT19" SNm="p_dac_sck&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB8_PT46" SNm="p_dac_sck&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB8_PT55" SNm="p_dac_sck&lt;1&gt;_MC.D"/><Net IoT="out" Loc="FB7_5" NNm="p_prom_sdi" SNm="p_prom_sdi"/><Net IoT="out" Loc="FB7_6" NNm="p_prom_sck" SNm="p_prom_sck"/><Net IoT="none" NNm="FB7_PT49" SNm="FB7_PT49"/><Net IoT="none" NNm="FB8_PT49" SNm="p_dac_sdi&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB6_4_Q" SNm="p_spi_sdo_MC.Q"/><Net IoT="none" NNm="FB7_11_Q" SNm="p_prom_cs_MC.Q"/><Net IoT="in" Loc="FB7_13" NNm="p_prom_sdo" SNm="p_prom_sdo"/><Net IoT="in" Loc="FB6_6" NNm="p_mgt_loss" SNm="p_mgt_loss"/><Net IoT="out" Loc="FB4_13" NNm="p_dac_sdi&lt;0&gt;" SNm="p_dac_sdi&lt;0&gt;"/><Net IoT="out" Loc="FB4_14" NNm="p_dac_sck&lt;0&gt;" SNm="p_dac_sck&lt;0&gt;"/><Net IoT="out" Loc="FB4_16" NNm="p_dac_sdi&lt;1&gt;" SNm="p_dac_sdi&lt;1&gt;"/><Net IoT="out" Loc="FB8_16" NNm="p_dac_sck&lt;1&gt;" SNm="p_dac_sck&lt;1&gt;"/><Net IoT="out" Loc="FB8_14" NNm="p_dac_sdi&lt;2&gt;" SNm="p_dac_sdi&lt;2&gt;"/><Net IoT="none" NNm="FB3_5_Q" SNm="u2/enflag_MC.Q"/><Net IoT="none" NNm="FB7_14_Q" SNm="p_prom_wp_MC.Q"/><Net IoT="out" Loc="FB8_13" NNm="p_dac_sck&lt;2&gt;" SNm="p_dac_sck&lt;2&gt;"/><Net IoT="out" Loc="FB8_6" NNm="p_dac_sdi&lt;3&gt;" SNm="p_dac_sdi&lt;3&gt;"/><Net IoT="out" Loc="FB8_4" NNm="p_dac_sck&lt;3&gt;" SNm="p_dac_sck&lt;3&gt;"/><Net IoT="out" Loc="FB4_12" NNm="p_dac_sdi&lt;4&gt;" SNm="p_dac_sdi&lt;4&gt;"/><Net IoT="none" NNm="FB6_6_I" SNm="p_mgt_loss_II/UIM"/><Net IoT="none" NNm="FB4_15_Q" SNm="p_dac_cs&lt;0&gt;_MC.Q"/><Net IoT="out" Loc="FB4_11" NNm="p_dac_sck&lt;4&gt;" SNm="p_dac_sck&lt;4&gt;"/><Net IoT="none" NNm="FB8_15_Q" SNm="p_dac_cs&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB8_12_Q" SNm="p_dac_cs&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB8_3_Q" SNm="p_dac_cs&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB1_2_OR" SNm="u3/cnt&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB2_1_OR" SNm="u5/mux&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB2_13_I" SNm="p_clk_II/FCLK"/><Net IoT="none" NNm="FB4_7_Q" SNm="p_dac_cs&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB2_2_OR" SNm="u3/cnt&lt;9&gt;_MC.D"/><Net IoT="none" NNm="FB3_1_OR" SNm="u2/ccnt&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB5_1_OR" SNm="u3/cnt&lt;13&gt;_MC.D"/><Net IoT="none" NNm="FB5_2_OR" SNm="u3/cnt&lt;14&gt;_MC.D"/><Net IoT="none" NNm="FB6_1_OR" SNm="u2/dspi_sck_MC.COMB"/><Net IoT="out" Loc="FB2_14" NNm="p_bias_cs&lt;0&gt;" SNm="p_bias_cs&lt;0&gt;"/><Net IoT="none" NNm="FB1_7_OR" SNm="u3/cnt&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB3_5_OR" SNm="u2/enflag_MC.D"/><Net IoT="none" NNm="FB5_3_OR" SNm="u3/cnt&lt;15&gt;_MC.D"/><Net IoT="out" Loc="FB4_6" NNm="p_bias_cs&lt;1&gt;" SNm="p_bias_cs&lt;1&gt;"/><Net IoT="none" NNm="FB1_8_OR" SNm="u3/cnt&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB2_7_OR" SNm="u5/mux&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB3_6_OR" SNm="p_fpga_prog_MC.D"/><Net IoT="none" NNm="FB5_4_OR" SNm="rprom_sdi_MC.D"/><Net IoT="out" Loc="FB4_1" NNm="p_bias_cs&lt;2&gt;" SNm="p_bias_cs&lt;2&gt;"/><Net IoT="in" Loc="FB6_3" NNm="p_spi_cs" SNm="p_spi_cs"/><Net IoT="none" NNm="FB1_9_OR" SNm="u3/cnt&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB2_8_OR" SNm="u5/mux&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB5_5_OR" SNm="u3/cnt&lt;16&gt;_MC.D"/><Net IoT="none" NNm="FB6_4_OR" SNm="p_spi_sdo_MC.D"/><Net IoT="out" Loc="FB2_5" NNm="p_bias_cs&lt;3&gt;" SNm="p_bias_cs&lt;3&gt;"/><Net IoT="none" NNm="FB2_9_OR" SNm="u5/mux&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB3_8_OR" SNm="u2/ccnt&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB5_6_OR" SNm="u3/cnt&lt;23&gt;_MC.D"/><Net IoT="none" NNm="FB3_9_OR" SNm="u2/mux&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB5_7_OR" SNm="u3/cnt&lt;17&gt;_MC.D"/><Net IoT="none" NNm="FB6_7_OR" SNm="u3/cnt&lt;10&gt;_MC.D"/><Net IoT="none" NNm="FB6_8_OR" SNm="u3/cen_MC.D"/><Net IoT="none" NNm="FB7_8_OR" SNm="u3/endown_MC.D"/><Net IoT="none" NNm="FB7_9_OR" SNm="u2/dcen_MC.D"/><Net IoT="none" NNm="FB3_12_Q" SNm="download_MC.Q"/><Net IoT="none" NNm="FB4_9_Q" SNm="u2/d2spi_sck_MC.Q"/><Net IoT="none" NNm="FB6_13_Q" SNm="u2/d3spi_sck_MC.Q"/><Net IoT="none" NNm="FB1_4_I" SNm="u5/cpld_sdi_MC.D"/><Net IoT="none" NNm="FB1_3_I" SNm="u5/cpld_sck_MC.D"/><Net IoT="none" NNm="FB7_8_Q" SNm="u3/endown_MC.Q"/><Net IoT="none" NNm="FB1_10_Q" SNm="rprom_cs_MC.Q"/><Net IoT="out" Loc="FB3_16" NNm="p_fpga_cclk" SNm="p_fpga_cclk"/><Net IoT="none" NNm="FB3_3_Q" SNm="wprom_cs_MC.Q"/><Net IoT="none" NNm="FB7_10_Q" SNm="u2/ccen_MC.Q"/><Net IoT="in" Loc="FB1_11" NNm="p_mgt_txdis_l" SNm="p_mgt_txdis_l"/><Net IoT="none" NNm="FB7_9_Q" SNm="u2/dcen_MC.Q"/><Net IoT="out" Loc="FB1_5" NNm="p_mgt_def_l" SNm="p_mgt_def_l"/><Net IoT="none" NNm="FB1_1_MC_CLK" SNm="FB1_1_MC_CLK"/><Net IoT="none" NNm="FB1_2_MC_CLK" SNm="FB1_2_MC_CLK"/><Net IoT="none" NNm="FB2_1_MC_CLK" SNm="FB2_1_MC_CLK"/><Net IoT="in" Loc="FB1_12" NNm="p_fpga_done" SNm="p_fpga_done"/><Net IoT="none" NNm="FB1_3_MC_CLK" SNm="FB1_3_MC_CLK"/><Net IoT="none" NNm="FB2_2_MC_CLK" SNm="FB2_2_MC_CLK"/><Net IoT="none" NNm="FB3_1_MC_CLK" SNm="FB3_1_MC_CLK"/><Net IoT="none" NNm="FB6_11_Q" SNm="u2/eclk_MC.Q"/><Net IoT="none" NNm="FB1_4_MC_CLK" SNm="FB1_4_MC_CLK"/><Net IoT="none" NNm="FB2_3_MC_CLK" SNm="FB2_3_MC_CLK"/><Net IoT="none" NNm="FB3_2_MC_CLK" SNm="FB3_2_MC_CLK"/><Net IoT="none" NNm="FB4_1_MC_CLK" SNm="FB4_1_MC_CLK"/><Net IoT="none" NNm="FB2_4_MC_CLK" SNm="FB2_4_MC_CLK"/><Net IoT="none" NNm="FB3_3_MC_CLK" SNm="FB3_3_MC_CLK"/><Net IoT="none" NNm="FB4_2_MC_CLK" SNm="FB4_2_MC_CLK"/><Net IoT="none" NNm="FB5_1_MC_CLK" SNm="FB5_1_MC_CLK"/><Net IoT="none" NNm="FB2_5_MC_CLK" SNm="FB2_5_MC_CLK"/><Net IoT="none" NNm="FB3_4_MC_CLK" SNm="FB3_4_MC_CLK"/><Net IoT="none" NNm="FB4_3_MC_CLK" SNm="FB4_3_MC_CLK"/><Net IoT="none" NNm="FB5_2_MC_CLK" SNm="FB5_2_MC_CLK"/><Net IoT="none" NNm="FB6_1_MC_CLK" SNm="FB6_1_MC_CLK"/><Net IoT="none" NNm="FB3_14_Q" SNm="p_fpga_din_MC.Q"/><Net IoT="none" NNm="FB1_7_MC_CLK" SNm="FB1_7_MC_CLK"/><Net IoT="none" NNm="FB2_6_MC_CLK" SNm="FB2_6_MC_CLK"/><Net IoT="none" NNm="FB3_5_MC_CLK" SNm="FB3_5_MC_CLK"/><Net IoT="none" NNm="FB4_4_MC_CLK" SNm="FB4_4_MC_CLK"/><Net IoT="none" NNm="FB5_3_MC_CLK" SNm="FB5_3_MC_CLK"/><Net IoT="none" NNm="FB6_2_MC_CLK" SNm="FB6_2_MC_CLK"/><Net IoT="none" NNm="FB1_8_MC_CLK" SNm="FB1_8_MC_CLK"/><Net IoT="none" NNm="FB2_7_MC_CLK" SNm="FB2_7_MC_CLK"/><Net IoT="none" NNm="FB3_6_MC_CLK" SNm="FB3_6_MC_CLK"/><Net IoT="none" NNm="FB4_5_MC_CLK" SNm="FB4_5_MC_CLK"/><Net IoT="none" NNm="FB5_4_MC_CLK" SNm="FB5_4_MC_CLK"/><Net IoT="none" NNm="FB6_3_MC_CLK" SNm="FB6_3_MC_CLK"/><Net IoT="none" NNm="FB1_9_MC_CLK" SNm="FB1_9_MC_CLK"/><Net IoT="none" NNm="FB1_11_OR" SNm="u3/cnt&lt;8&gt;_MC.D"/><Net IoT="none" NNm="FB2_8_MC_CLK" SNm="FB2_8_MC_CLK"/><Net IoT="none" NNm="FB3_7_MC_CLK" SNm="FB3_7_MC_CLK"/><Net IoT="none" NNm="FB4_6_MC_CLK" SNm="FB4_6_MC_CLK"/><Net IoT="none" NNm="FB5_5_MC_CLK" SNm="FB5_5_MC_CLK"/><Net IoT="none" NNm="FB6_4_MC_CLK" SNm="FB6_4_MC_CLK"/><Net IoT="none" NNm="FB1_12_OR" SNm="u3/cnt&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB2_9_MC_CLK" SNm="FB2_9_MC_CLK"/><Net IoT="none" NNm="FB3_8_MC_CLK" SNm="FB3_8_MC_CLK"/><Net IoT="none" NNm="FB3_10_OR" SNm="u2/mux&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB4_7_MC_CLK" SNm="FB4_7_MC_CLK"/><Net IoT="none" NNm="FB5_6_MC_CLK" SNm="FB5_6_MC_CLK"/><Net IoT="none" NNm="FB6_5_MC_CLK" SNm="FB6_5_MC_CLK"/><Net IoT="none" NNm="FB8_3_MC_CLK" SNm="FB8_3_MC_CLK"/><Net IoT="none" NNm="FB6_9_Q" SNm="u3/dclr_MC.Q"/><Net IoT="none" NNm="FB1_13_OR" SNm="u3/cnt&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB3_9_MC_CLK" SNm="FB3_9_MC_CLK"/><Net IoT="none" NNm="FB4_8_MC_CLK" SNm="FB4_8_MC_CLK"/><Net IoT="none" NNm="FB5_7_MC_CLK" SNm="FB5_7_MC_CLK"/><Net IoT="none" NNm="FB6_6_MC_CLK" SNm="FB6_6_MC_CLK"/><Net IoT="none" NNm="FB7_5_MC_CLK" SNm="FB7_5_MC_CLK"/><Net IoT="none" NNm="FB8_4_MC_CLK" SNm="FB8_4_MC_CLK"/><Net IoT="none" NNm="FB1_11_I" SNm="p_mgt_txdis_l_II/UIM"/><Net IoT="none" NNm="FB7_13_I" SNm="prom_rdat_MC.D"/><Net IoT="none" NNm="FB4_9_MC_CLK" SNm="FB4_9_MC_CLK"/><Net IoT="none" NNm="FB5_8_MC_CLK" SNm="FB5_8_MC_CLK"/><Net IoT="none" NNm="FB5_10_OR" SNm="u3/cnt&lt;24&gt;_MC.D"/><Net IoT="none" NNm="FB6_7_MC_CLK" SNm="FB6_7_MC_CLK"/><Net IoT="none" NNm="FB7_6_MC_CLK" SNm="FB7_6_MC_CLK"/><Net IoT="none" NNm="FB1_15_OR" SNm="u3/cnt&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB3_13_OR" SNm="u2/cpld_sdo_MC.D"/><Net IoT="none" NNm="FB5_9_MC_CLK" SNm="FB5_9_MC_CLK"/><Net IoT="none" NNm="FB5_11_OR" SNm="u3/cnt&lt;18&gt;_MC.D"/><Net IoT="none" NNm="FB6_8_MC_CLK" SNm="FB6_8_MC_CLK"/><Net IoT="none" NNm="FB8_6_MC_CLK" SNm="FB8_6_MC_CLK"/><Net IoT="none" NNm="FB1_16_OR" SNm="u3/cnt&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB3_14_OR" SNm="p_fpga_din_MC.D"/><Net IoT="none" NNm="FB5_12_OR" SNm="u3/cnt&lt;19&gt;_MC.D"/><Net IoT="none" NNm="FB6_9_MC_CLK" SNm="FB6_9_MC_CLK"/><Net IoT="none" NNm="FB7_8_MC_CLK" SNm="FB7_8_MC_CLK"/><Net IoT="none" NNm="FB7_10_OR" SNm="u2/ccen_MC.D"/><Net IoT="none" NNm="FB3_15_OR" SNm="u2/ccnt&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB5_13_OR" SNm="u3/cnt&lt;20&gt;_MC.D"/><Net IoT="none" NNm="FB6_12_OR" SNm="u3/cnt&lt;12&gt;_MC.D"/><Net IoT="none" NNm="FB7_9_MC_CLK" SNm="FB7_9_MC_CLK"/><Net IoT="none" NNm="FB7_12_Q" SNm="u5/dcpld_sdi_MC.Q"/><Net IoT="none" NNm="FB1_12_I" SNm="p_fpga_done_II/UIM"/><Net IoT="none" NNm="FB5_14_OR" SNm="u3/cnt&lt;21&gt;_MC.D"/><Net IoT="none" NNm="FB6_5_Q" SNm="u5/dcpld_sck_MC.Q"/><Net IoT="in" Loc="FB3_11" NNm="p_fpga_init" SNm="p_fpga_init"/><Net IoT="none" NNm="FB3_7_Q" SNm="u2/sdat_MC.Q"/><Net IoT="none" NNm="FB5_15_OR" SNm="u3/cnt&lt;22&gt;_MC.D"/><Net IoT="none" NNm="FB6_14_OR" SNm="u3/cnt&lt;11&gt;_MC.D"/><Net IoT="none" NNm="FB6_10_Q" SNm="u2/sclk_MC.Q"/><Net IoT="none" NNm="FB5_16_OR" SNm="u3/cnt&lt;25&gt;_MC.D"/><Net IoT="none" NNm="FB6_15_OR" SNm="u2/dat_sck_MC.D"/><Net IoT="none" NNm="FB7_14_OR" SNm="p_prom_wp_MC.D"/><Net IoT="out" Loc="FB3_6" NNm="p_fpga_prog" SNm="p_fpga_prog"/><Net IoT="none" NNm="FB3_11_Q" SNm="u2/scom_MC.Q"/><Net IoT="none" NNm="FB3_11_I" SNm="p_fpga_init_II/UIM"/><Net IoT="none" NNm="FB6_3_I" SNm="u2/dspi_cs_MC.D"/><Net IoT="none" NNm="FB7_5_Q" SNm="p_prom_sdi_MC.Q"/><Net IoT="none" NNm="FB7_6_Q" SNm="p_prom_sck_MC.Q"/><Net IoT="none" NNm="FB1_10_MC_CLK" SNm="FB1_10_MC_CLK"/><Net IoT="none" NNm="FB1_11_MC_CLK" SNm="FB1_11_MC_CLK"/><Net IoT="none" NNm="FB2_10_MC_CLK" SNm="FB2_10_MC_CLK"/><Net IoT="out" Loc="FB6_16" NNm="p_mgt_txdis" SNm="p_mgt_txdis"/><Net IoT="none" NNm="FB1_12_MC_CLK" SNm="FB1_12_MC_CLK"/><Net IoT="none" NNm="FB2_11_MC_CLK" SNm="FB2_11_MC_CLK"/><Net IoT="none" NNm="FB3_10_MC_CLK" SNm="FB3_10_MC_CLK"/><Net IoT="none" NNm="FB1_13_MC_CLK" SNm="FB1_13_MC_CLK"/><Net IoT="none" NNm="FB2_12_MC_CLK" SNm="FB2_12_MC_CLK"/><Net IoT="none" NNm="FB3_11_MC_CLK" SNm="FB3_11_MC_CLK"/><Net IoT="none" NNm="FB4_10_MC_CLK" SNm="FB4_10_MC_CLK"/><Net IoT="in" Loc="FB6_12" NNm="p_mgt_def" SNm="p_mgt_def"/><Net IoT="none" NNm="FB1_14_MC_CLK" SNm="FB1_14_MC_CLK"/><Net IoT="none" NNm="FB2_13_MC_CLK" SNm="FB2_13_MC_CLK"/><Net IoT="none" NNm="FB3_12_MC_CLK" SNm="FB3_12_MC_CLK"/><Net IoT="none" NNm="FB4_11_MC_CLK" SNm="FB4_11_MC_CLK"/><Net IoT="none" NNm="FB5_10_MC_CLK" SNm="FB5_10_MC_CLK"/><Net IoT="none" NNm="FB1_15_MC_CLK" SNm="FB1_15_MC_CLK"/><Net IoT="none" NNm="FB2_14_MC_CLK" SNm="FB2_14_MC_CLK"/><Net IoT="none" NNm="FB3_13_MC_CLK" SNm="FB3_13_MC_CLK"/><Net IoT="none" NNm="FB4_12_MC_CLK" SNm="FB4_12_MC_CLK"/><Net IoT="none" NNm="FB5_11_MC_CLK" SNm="FB5_11_MC_CLK"/><Net IoT="none" NNm="FB6_10_MC_CLK" SNm="FB6_10_MC_CLK"/><Net IoT="in" Loc="FB1_1" NNm="p_cpld_cs" SNm="p_cpld_cs"/><Net IoT="none" NNm="FB1_16_MC_CLK" SNm="FB1_16_MC_CLK"/><Net IoT="none" NNm="FB2_15_MC_CLK" SNm="FB2_15_MC_CLK"/><Net IoT="none" NNm="FB3_14_MC_CLK" SNm="FB3_14_MC_CLK"/><Net IoT="none" NNm="FB4_13_MC_CLK" SNm="FB4_13_MC_CLK"/><Net IoT="none" NNm="FB5_12_MC_CLK" SNm="FB5_12_MC_CLK"/><Net IoT="none" NNm="FB6_11_MC_CLK" SNm="FB6_11_MC_CLK"/><Net IoT="none" NNm="FB7_10_MC_CLK" SNm="FB7_10_MC_CLK"/><Net IoT="none" NNm="FB2_16_MC_CLK" SNm="FB2_16_MC_CLK"/><Net IoT="none" NNm="FB3_15_MC_CLK" SNm="FB3_15_MC_CLK"/><Net IoT="none" NNm="FB4_14_MC_CLK" SNm="FB4_14_MC_CLK"/><Net IoT="none" NNm="FB5_13_MC_CLK" SNm="FB5_13_MC_CLK"/><Net IoT="none" NNm="FB6_12_MC_CLK" SNm="FB6_12_MC_CLK"/><Net IoT="none" NNm="FB7_11_MC_CLK" SNm="FB7_11_MC_CLK"/><Net IoT="none" NNm="FB3_16_MC_CLK" SNm="FB3_16_MC_CLK"/><Net IoT="none" NNm="FB4_15_MC_CLK" SNm="FB4_15_MC_CLK"/><Net IoT="none" NNm="FB5_14_MC_CLK" SNm="FB5_14_MC_CLK"/><Net IoT="none" NNm="FB6_13_MC_CLK" SNm="FB6_13_MC_CLK"/><Net IoT="none" NNm="FB7_12_MC_CLK" SNm="FB7_12_MC_CLK"/><Net IoT="none" NNm="FB4_16_MC_CLK" SNm="FB4_16_MC_CLK"/><Net IoT="none" NNm="FB5_15_MC_CLK" SNm="FB5_15_MC_CLK"/><Net IoT="none" NNm="FB6_14_MC_CLK" SNm="FB6_14_MC_CLK"/><Net IoT="none" NNm="FB7_13_MC_CLK" SNm="FB7_13_MC_CLK"/><Net IoT="none" NNm="FB8_12_MC_CLK" SNm="FB8_12_MC_CLK"/><Net IoT="none" NNm="FB5_16_MC_CLK" SNm="FB5_16_MC_CLK"/><Net IoT="none" NNm="FB6_15_MC_CLK" SNm="FB6_15_MC_CLK"/><Net IoT="none" NNm="FB7_14_MC_CLK" SNm="FB7_14_MC_CLK"/><Net IoT="none" NNm="FB8_13_MC_CLK" SNm="FB8_13_MC_CLK"/><Net IoT="none" NNm="FB8_14_MC_CLK" SNm="FB8_14_MC_CLK"/><Net IoT="none" NNm="FB8_15_MC_CLK" SNm="FB8_15_MC_CLK"/><Net IoT="none" NNm="FB8_16_MC_CLK" SNm="FB8_16_MC_CLK"/><Net IoT="none" NNm="FB6_15_Q" SNm="u2/dat_sck_MC.Q"/><Net IoT="none" NNm="FB4_13_Q" SNm="p_dac_sdi&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB1_1_Q" SNm="u5/cpld_cs_MC.Q"/><Net IoT="none" NNm="FB4_14_Q" SNm="p_dac_sck&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB4_16_Q" SNm="p_dac_sdi&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB8_16_Q" SNm="p_dac_sck&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB8_14_Q" SNm="p_dac_sdi&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB6_12_I" SNm="p_mgt_def_II/UIM"/><Net IoT="none" NNm="FB2_10_Q" SNm="u5/d2cpld_sck_MC.Q"/><Net IoT="none" NNm="FB8_13_Q" SNm="p_dac_sck&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB8_6_Q" SNm="p_dac_sdi&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB8_4_Q" SNm="p_dac_sck&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB4_12_Q" SNm="p_dac_sdi&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB4_11_Q" SNm="p_dac_sck&lt;4&gt;_MC.Q"/><Net IoT="out" Loc="FB2_6" NNm="p_bias_sdi&lt;0&gt;" SNm="p_bias_sdi&lt;0&gt;"/><Net IoT="out" Loc="FB2_11" NNm="p_bias_sck&lt;0&gt;" SNm="p_bias_sck&lt;0&gt;"/><Net IoT="out" Loc="FB4_4" NNm="p_bias_sdi&lt;1&gt;" SNm="p_bias_sdi&lt;1&gt;"/><Net IoT="out" Loc="FB4_5" NNm="p_bias_sck&lt;1&gt;" SNm="p_bias_sck&lt;1&gt;"/><Net IoT="out" Loc="FB2_15" NNm="p_bias_sdi&lt;2&gt;" SNm="p_bias_sdi&lt;2&gt;"/><Net IoT="in" Loc="FB6_2" NNm="p_spi_sdi" SNm="p_spi_sdi"/><Net IoT="out" Loc="FB2_16" NNm="p_bias_sck&lt;2&gt;" SNm="p_bias_sck&lt;2&gt;"/><Net IoT="out" Loc="FB2_3" NNm="p_bias_sdi&lt;3&gt;" SNm="p_bias_sdi&lt;3&gt;"/><Net IoT="none" NNm="FB6_3_Q" SNm="u2/dspi_cs_MC.Q"/><Net IoT="in" Loc="FB6_1" NNm="p_spi_sck" SNm="p_spi_sck"/><Net IoT="out" Loc="FB2_4" NNm="p_bias_sck&lt;3&gt;" SNm="p_bias_sck&lt;3&gt;"/><Net IoT="none" NNm="FB2_14_Q" SNm="p_bias_cs&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB1_14_Q" SNm="down_done_MC.Q"/><Net IoT="none" NNm="FB4_6_Q" SNm="p_bias_cs&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB4_1_Q" SNm="p_bias_cs&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB2_5_Q" SNm="p_bias_cs&lt;3&gt;_MC.Q"/><Net IoT="out" Loc="FB6_4" NNm="p_spi_sdo" SNm="p_spi_sdo"/><Net IoT="out" Loc="FB7_11" NNm="p_prom_cs" SNm="p_prom_cs"/><Net IoT="none" NNm="FB1_9_Q" SNm="u3/cnt&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB1_8_Q" SNm="u3/cnt&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB1_7_Q" SNm="u3/cnt&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB6_2_I" SNm="calib_MC.D"/><Net IoT="none" NNm="FB1_2_Q" SNm="u3/cnt&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB7_13_Q" SNm="prom_rdat_MC.Q"/><Net IoT="none" NNm="FB1_16_Q" SNm="u3/cnt&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB1_15_Q" SNm="u3/cnt&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB1_13_Q" SNm="u3/cnt&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB1_12_Q" SNm="u3/cnt&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB1_11_Q" SNm="u3/cnt&lt;8&gt;_MC.Q"/><Net IoT="none" NNm="FB2_2_Q" SNm="u3/cnt&lt;9&gt;_MC.Q"/><Net IoT="none" NNm="FB5_4_Q" SNm="rprom_sdi_MC.Q"/><Net IoT="none" NNm="FB2_13_Q" SNm="rprom_sck_MC.Q"/><Net IoT="out" Loc="FB7_14" NNm="p_prom_wp" SNm="p_prom_wp"/><Net IoT="none" NNm="FB3_4_Q" SNm="wprom_sdi_MC.Q"/><Net IoT="none" NNm="FB3_2_Q" SNm="wprom_sck_MC.Q"/><Net IoT="out" Loc="FB4_15" NNm="p_dac_cs&lt;0&gt;" SNm="p_dac_cs&lt;0&gt;"/><Net IoT="out" Loc="FB8_15" NNm="p_dac_cs&lt;1&gt;" SNm="p_dac_cs&lt;1&gt;"/><Net IoT="out" Loc="FB8_12" NNm="p_dac_cs&lt;2&gt;" SNm="p_dac_cs&lt;2&gt;"/><Net IoT="out" Loc="FB8_3" NNm="p_dac_cs&lt;3&gt;" SNm="p_dac_cs&lt;3&gt;"/><Net IoT="none" NNm="FB3_16_Q" SNm="p_fpga_cclk_MC.Q"/><Net IoT="none" NNm="FB3_10_Q" SNm="u2/mux&lt;0&gt;_MC.Q"/><Net IoT="out" Loc="FB4_7" NNm="p_dac_cs&lt;4&gt;" SNm="p_dac_cs&lt;4&gt;"/><Net IoT="none" NNm="FB3_9_Q" SNm="u2/mux&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="PT_GND" SNm="PT_GND"/><Net IoT="none" NNm="FB2_9_Q" SNm="u5/mux&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB2_8_Q" SNm="u5/mux&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB2_12_Q" SNm="u5/set_mux_MC.Q"/><Net IoT="none" NNm="FB2_7_Q" SNm="u5/mux&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB2_1_Q" SNm="u5/mux&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB1_PT0" SNm="FB1_PT0"/><Net IoT="none" NNm="FB1_PT1" SNm="FB1_PT1"/><Net IoT="none" NNm="FB2_PT0" SNm="FB2_PT0"/><Net IoT="none" NNm="FB1_PT2" SNm="FB1_PT2"/><Net IoT="none" NNm="FB2_PT1" SNm="FB2_PT1"/><Net IoT="none" NNm="FB3_PT0" SNm="FB3_PT0"/><Net IoT="none" NNm="FB4_10_Q" SNm="u2/d2spi_cs_MC.Q"/><Net IoT="none" NNm="FB1_PT3" SNm="FB1_PT3"/><Net IoT="none" NNm="FB2_PT2" SNm="FB2_PT2"/><Net IoT="none" NNm="FB3_PT1" SNm="FB3_PT1"/><Net IoT="none" NNm="FB4_8_Q" SNm="u2/d3spi_cs_MC.Q"/><Net IoT="none" NNm="FB1_PT4" SNm="FB1_PT4"/><Net IoT="none" NNm="FB2_PT3" SNm="FB2_PT3"/><Net IoT="none" NNm="FB3_PT2" SNm="FB3_PT2"/><Net IoT="none" NNm="FB5_PT0" SNm="FB5_PT0"/><Net IoT="none" NNm="FB1_PT5" SNm="FB1_PT5"/><Net IoT="none" NNm="FB2_PT4" SNm="FB2_PT4"/><Net IoT="none" NNm="FB3_PT3" SNm="FB3_PT3"/><Net IoT="none" NNm="FB5_PT1" SNm="FB5_PT1"/><Net IoT="none" NNm="FB6_PT0" SNm="FB6_PT0"/><Net IoT="none" NNm="FB1_1_I" SNm="u5/cpld_cs_MC.D"/><Net IoT="none" NNm="FB1_PT6" SNm="FB1_PT6"/><Net IoT="none" NNm="FB2_PT5" SNm="FB2_PT5"/><Net IoT="none" NNm="FB3_PT4" SNm="FB3_PT4"/><Net IoT="none" NNm="FB5_PT2" SNm="FB5_PT2"/><Net IoT="none" NNm="FB6_PT1" SNm="FB6_PT1"/><Net IoT="none" NNm="FB7_PT0" SNm="FB7_PT0"/><Net IoT="none" NNm="FB1_PT7" SNm="FB1_PT7"/><Net IoT="none" NNm="FB3_PT5" SNm="FB3_PT5"/><Net IoT="none" NNm="FB5_PT3" SNm="FB5_PT3"/><Net IoT="none" NNm="FB6_PT2" SNm="FB6_PT2"/><Net IoT="none" NNm="FB7_PT1" SNm="FB7_PT1"/><Net IoT="none" NNm="FB1_PT8" SNm="FB1_PT8"/><Net IoT="none" NNm="FB3_PT6" SNm="FB3_PT6"/><Net IoT="none" NNm="FB5_PT4" SNm="FB5_PT4"/><Net IoT="none" NNm="FB6_PT3" SNm="FB6_PT3"/><Net IoT="none" NNm="FB7_PT2" SNm="FB7_PT2"/><Net IoT="none" NNm="FB1_PT9" SNm="FB1_PT9"/><Net IoT="none" NNm="FB3_PT7" SNm="FB3_PT7"/><Net IoT="none" NNm="FB5_PT5" SNm="FB5_PT5"/><Net IoT="none" NNm="FB6_PT4" SNm="FB6_PT4"/><Net IoT="none" NNm="FB3_6_Q" SNm="p_fpga_prog_MC.Q"/><Net IoT="none" NNm="FB3_PT8" SNm="FB3_PT8"/><Net IoT="none" NNm="FB5_PT6" SNm="FB5_PT6"/><Net IoT="none" NNm="FB6_PT5" SNm="FB6_PT5"/><Net IoT="none" NNm="FB3_PT9" SNm="FB3_PT9"/><Net IoT="none" NNm="FB5_PT7" SNm="FB5_PT7"/><Net IoT="none" NNm="FB6_PT6" SNm="FB6_PT6"/><Net IoT="none" NNm="FB6_7_Q" SNm="u3/cnt&lt;10&gt;_MC.Q"/><Net IoT="none" NNm="FB5_PT8" SNm="FB5_PT8"/><Net IoT="none" NNm="FB6_PT7" SNm="FB6_PT7"/><Net IoT="none" NNm="FB6_14_Q" SNm="u3/cnt&lt;11&gt;_MC.Q"/><Net IoT="none" NNm="FB5_13_Q" SNm="u3/cnt&lt;20&gt;_MC.Q"/><Net IoT="none" NNm="FB5_PT9" SNm="FB5_PT9"/><Net IoT="none" NNm="FB6_PT8" SNm="FB6_PT8"/><Net IoT="none" NNm="FB6_12_Q" SNm="u3/cnt&lt;12&gt;_MC.Q"/><Net IoT="none" NNm="FB5_14_Q" SNm="u3/cnt&lt;21&gt;_MC.Q"/><Net IoT="none" NNm="FB6_PT9" SNm="FB6_PT9"/><Net IoT="none" NNm="FB5_1_Q" SNm="u3/cnt&lt;13&gt;_MC.Q"/><Net IoT="none" NNm="FB5_15_Q" SNm="u3/cnt&lt;22&gt;_MC.Q"/><Net IoT="none" NNm="FB6_2_Q" SNm="calib_MC.Q"/><Net IoT="none" NNm="FB5_2_Q" SNm="u3/cnt&lt;14&gt;_MC.Q"/><Net IoT="none" NNm="FB5_6_Q" SNm="u3/cnt&lt;23&gt;_MC.Q"/><Net IoT="none" NNm="FB5_3_Q" SNm="u3/cnt&lt;15&gt;_MC.Q"/><Net IoT="none" NNm="FB5_10_Q" SNm="u3/cnt&lt;24&gt;_MC.Q"/><Globals><GlblBuf GType="GCK" Nm="GCK0"><IPort NNm="FB2_13_I"/></GlblBuf></Globals><Lb Nm="FB1"><LbT Nm="FB1_PT0" PtT="XBR_CT_X"><OPort NNm="FB1_PT0"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/></LbT><LbT Nm="FB1_PT1" PtT="XBR_CT_X"><OPort NNm="FB1_PT1"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/></LbT><LbT Nm="FB1_PT2" PtT="XBR_CT_X"><OPort NNm="FB1_PT2"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_8_Q"/></LbT><LbT Nm="FB1_PT3" PtT="XBR_CT_X"><OPort NNm="FB1_PT3"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/></LbT><LbT Nm="FB1_PT4" PtT="XBR_CT"><OPort NNm="FB1_PT4"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_7_Q"/></LbT><LbT Nm="FB1_PT5" PtT="XBR_CT"><OPort NNm="FB1_PT5"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB1_8_Q"/></LbT><LbT Nm="FB1_PT6" PtT="XBR_CT"><OPort NNm="FB1_PT6"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_2_Q"/></LbT><LbT Nm="FB1_PT7" PtT="XBR_CT"><OPort NNm="FB1_PT7"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/></LbT><LbT Nm="FB1_PT8" PtT="XBR_A"><OPort NNm="FB1_PT8"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_16_Q"/></LbT><LbT Nm="FB1_PT9" PtT="XBR_B"><OPort NNm="FB1_PT9"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/></LbT><LbT Nm="FB1_PT10" PtT="XBR_C"><OPort NNm="FB1_PT10"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB3_12_Q"/></LbT><LbT Nm="FB1_PT11" PtT="XBR_A"><OPort NNm="FB1_PT11"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT12" PtT="XBR_B"><OPort NNm="FB1_PT12"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/></LbT><LbT Nm="FB1_PT13" PtT="XBR_C"><OPort NNm="FB1_PT13"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB1_PT14" PtT="XBR_A"><OPort NNm="FB1_PT14"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT15" PtT="XBR_B"><OPort NNm="FB1_PT15"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_12_Q"/></LbT><LbT Nm="FB1_PT16" PtT="XBR_C"><OPort NNm="FB1_PT16"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB4_2_Q"/></LbT><LbT Nm="FB1_PT17" PtT="XBR_A"><OPort NNm="FB1_PT17"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB1_PT18" PtT="XBR_B"><OPort NNm="FB1_PT18"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB1_PT19" PtT="XBR_C"><OPort NNm="FB1_PT19"/><IPort NNm="FB4_2_Q"/><IPort NNm="FB3_7_Q"/></LbT><LbT Nm="FB1_PT20" PtT="XBR_A"><OPort NNm="FB1_PT20"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/></LbT><LbT Nm="FB1_PT22" PtT="XBR_C"><OPort NNm="FB1_PT22"/><IPort NNm="FB6_12_I"/></LbT><LbT Nm="FB1_PT25" PtT="XBR_C"><OPort NNm="FB1_PT25"/><IPort NNm="FB6_6_I"/></LbT><LbT Nm="FB1_PT37" PtT="XBR_C"><OPort NNm="FB1_PT37"/><IPort NNm="FB6_8_Q"/></LbT><LbT Nm="FB1_PT49" PtT="XBR_C"><OPort NNm="FB1_PT49"/><IPort NNm="FB6_8_Q"/></LbT><Mc Nm="FB1_1"><ClkMux Nm="FB1_1_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_1_MC_CLK"/></ClkMux><XorMux Nm="FB1_1_AND"><IPort NNm="FB1_1_I"/></XorMux><FbMux Nm="FB1_1_N"><IPort NNm="FB1_PT10"/></FbMux><FbMux Nm="FB1_1_P"><IPort NNm="FB1_1_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_1_I"><IPort NNm="p_cpld_cs"/><OPort NNm="FB1_1_I"/></InBuf><DFlop Nm="FB1_1_FF"><FlopPort NNm="FB1_1_I" Port="D"/><FlopPort NNm="FB1_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_2"><ClkMux Nm="FB1_2_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_2_MC_CLK"/></ClkMux><FbMux Nm="FB1_2_N"><IPort NNm="FB1_2_Q"/></FbMux><DFlop Nm="FB1_2_FF"><FlopPort NNm="FB1_2_OR" Port="D"/><FlopPort NNm="FB1_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_2_OR"><OPort NNm="FB1_2_OR"/><IPort NNm="FB1_PT6"/><IPort NNm="FB1_PT7"/></Or></Mc><Mc Nm="FB1_3"><ClkMux Nm="FB1_3_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_3_MC_CLK"/></ClkMux><XorMux Nm="FB1_3_AND"><IPort NNm="FB1_3_I"/></XorMux><FbMux Nm="FB1_3_N"><IPort NNm="FB1_PT16"/></FbMux><FbMux Nm="FB1_3_P"><IPort NNm="FB1_3_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_3_I"><IPort NNm="p_cpld_sck"/><OPort NNm="FB1_3_I"/></InBuf><DFlop Nm="FB1_3_FF"><FlopPort NNm="FB1_3_I" Port="D"/><FlopPort NNm="FB1_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_4"><ClkMux Nm="FB1_4_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_4_MC_CLK"/></ClkMux><XorMux Nm="FB1_4_AND"><IPort NNm="FB1_4_I"/></XorMux><FbMux Nm="FB1_4_N"><IPort NNm="FB1_PT19"/></FbMux><FbMux Nm="FB1_4_P"><IPort NNm="FB1_4_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_4_I"><IPort NNm="p_cpld_sdi"/><OPort NNm="FB1_4_I"/></InBuf><DFlop Nm="FB1_4_FF"><FlopPort NNm="FB1_4_I" Port="D"/><FlopPort NNm="FB1_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_5"><XorMux Nm="FB1_5_AND"><IPort NNm="FB1_PT22"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_5_I"><IPort NNm="p_mgt_def_l"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_5_O"><IPort NNm="FB1_PT22"/><OPort NNm="p_mgt_def_l"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_6"><XorMux Nm="FB1_6_AND"><IPort NNm="FB1_PT25"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_6_I"><IPort NNm="p_mgt_loss_l"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_6_O"><IPort NNm="FB1_PT25"/><OPort NNm="p_mgt_loss_l"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_7"><ClkMux Nm="FB1_7_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_7_MC_CLK"/></ClkMux><FbMux Nm="FB1_7_N"><IPort NNm="FB1_7_Q"/></FbMux><DFlop Nm="FB1_7_FF"><FlopPort NNm="FB1_7_OR" Port="D"/><FlopPort NNm="FB1_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_7_OR"><OPort NNm="FB1_7_OR"/><IPort NNm="FB1_PT4"/><IPort NNm="FB1_PT5"/></Or></Mc><Mc Nm="FB1_8"><ClkMux Nm="FB1_8_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_8_MC_CLK"/></ClkMux><FbMux Nm="FB1_8_N"><IPort NNm="FB1_8_Q"/></FbMux><DFlop Nm="FB1_8_FF"><FlopPort NNm="FB1_8_OR" Port="D"/><FlopPort NNm="FB1_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_8_OR"><OPort NNm="FB1_8_OR"/><IPort NNm="FB1_PT2"/><IPort NNm="FB1_PT3"/></Or></Mc><Mc Nm="FB1_9"><ClkMux Nm="FB1_9_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_9_MC_CLK"/></ClkMux><FbMux Nm="FB1_9_N"><IPort NNm="FB1_9_Q"/></FbMux><DFlop Nm="FB1_9_FF"><FlopPort NNm="FB1_9_OR" Port="D"/><FlopPort NNm="FB1_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_9_OR"><OPort NNm="FB1_9_OR"/><IPort NNm="FB1_PT1"/><IPort NNm="FB1_PT0"/></Or></Mc><Mc Nm="FB1_10"><ClkMux Nm="FB1_10_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_10_MC_CLK"/></ClkMux><XorMux Nm="FB1_10_AND"><IPort NNm="FB1_PT37"/></XorMux><FbMux Nm="FB1_10_N"><IPort NNm="FB1_10_Q"/></FbMux><DFlop Nm="FB1_10_FF"><FlopPort NNm="FB1_PT37" Port="D"/><FlopPort NNm="FB1_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_11"><ClkMux Nm="FB1_11_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_11_MC_CLK"/></ClkMux><FbMux Nm="FB1_11_N"><IPort NNm="FB1_11_Q"/></FbMux><FbMux Nm="FB1_11_P"><IPort NNm="FB1_11_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_11_I"><IPort NNm="p_mgt_txdis_l"/><OPort NNm="FB1_11_I"/></InBuf><DFlop Nm="FB1_11_FF"><FlopPort NNm="FB1_11_OR" Port="D"/><FlopPort NNm="FB1_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_11_OR"><OPort NNm="FB1_11_OR"/><IPort NNm="FB1_PT18"/><IPort NNm="FB1_PT20"/></Or></Mc><Mc Nm="FB1_12"><ClkMux Nm="FB1_12_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_12_MC_CLK"/></ClkMux><FbMux Nm="FB1_12_N"><IPort NNm="FB1_12_Q"/></FbMux><FbMux Nm="FB1_12_P"><IPort NNm="FB1_12_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_12_I"><IPort NNm="p_fpga_done"/><OPort NNm="FB1_12_I"/></InBuf><DFlop Nm="FB1_12_FF"><FlopPort NNm="FB1_12_OR" Port="D"/><FlopPort NNm="FB1_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_12_OR"><OPort NNm="FB1_12_OR"/><IPort NNm="FB1_PT15"/><IPort NNm="FB1_PT17"/></Or></Mc><Mc Nm="FB1_13"><ClkMux Nm="FB1_13_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_13_MC_CLK"/></ClkMux><FbMux Nm="FB1_13_N"><IPort NNm="FB1_13_Q"/></FbMux><DFlop Nm="FB1_13_FF"><FlopPort NNm="FB1_13_OR" Port="D"/><FlopPort NNm="FB1_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_13_OR"><OPort NNm="FB1_13_OR"/><IPort NNm="FB1_PT13"/><IPort NNm="FB1_PT14"/></Or></Mc><Mc Nm="FB1_14"><ClkMux Nm="FB1_14_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_14_MC_CLK"/></ClkMux><XorMux Nm="FB1_14_AND"><IPort NNm="FB1_PT49"/></XorMux><FbMux Nm="FB1_14_N"><IPort NNm="FB1_14_Q"/></FbMux><DFlop Nm="FB1_14_FF"><FlopPort NNm="FB1_PT49" Port="D"/><FlopPort NNm="FB1_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_15"><ClkMux Nm="FB1_15_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_15_MC_CLK"/></ClkMux><FbMux Nm="FB1_15_N"><IPort NNm="FB1_15_Q"/></FbMux><DFlop Nm="FB1_15_FF"><FlopPort NNm="FB1_15_OR" Port="D"/><FlopPort NNm="FB1_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_15_OR"><OPort NNm="FB1_15_OR"/><IPort NNm="FB1_PT11"/><IPort NNm="FB1_PT12"/></Or></Mc><Mc Nm="FB1_16"><ClkMux Nm="FB1_16_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB1_16_MC_CLK"/></ClkMux><FbMux Nm="FB1_16_N"><IPort NNm="FB1_16_Q"/></FbMux><DFlop Nm="FB1_16_FF"><FlopPort NNm="FB1_16_OR" Port="D"/><FlopPort NNm="FB1_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_16_OR"><OPort NNm="FB1_16_OR"/><IPort NNm="FB1_PT8"/><IPort NNm="FB1_PT9"/></Or></Mc></Lb><Lb Nm="FB2"><LbT Nm="FB2_PT0" PtT="XBR_CT_X"><OPort NNm="FB2_PT0"/><IPort NNm="FB7_12_Q"/></LbT><LbT Nm="FB2_PT1" PtT="XBR_CT_X"><OPort NNm="FB2_PT1"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT2" PtT="XBR_CT_X"><OPort NNm="FB2_PT2"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT3" PtT="XBR_CT_X"><OPort NNm="FB2_PT3"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT4" PtT="XBR_CT"><OPort NNm="FB2_PT4"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB2_2_Q"/></LbT><LbT Nm="FB2_PT5" PtT="XBR_CT"><OPort NNm="FB2_PT5"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB2_PT10" PtT="XBR_C"><OPort NNm="FB2_PT10"/><IPort NNm="FB2_12_Q"/></LbT><LbT Nm="FB2_PT16" PtT="XBR_C"><OPort NNm="FB2_PT16"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB7_12_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB2_PT19" PtT="XBR_C"><OPort NNm="FB2_PT19"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB6_5_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB2_PT22" PtT="XBR_C"><OPort NNm="FB2_PT22"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB2_PT25" PtT="XBR_C"><OPort NNm="FB2_PT25"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB7_12_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB2_PT28" PtT="XBR_C"><OPort NNm="FB2_PT28"/><IPort NNm="FB2_12_Q"/></LbT><LbT Nm="FB2_PT31" PtT="XBR_C"><OPort NNm="FB2_PT31"/><IPort NNm="FB2_12_Q"/></LbT><LbT Nm="FB2_PT34" PtT="XBR_C"><OPort NNm="FB2_PT34"/><IPort NNm="FB2_12_Q"/></LbT><LbT Nm="FB2_PT37" PtT="XBR_C"><OPort NNm="FB2_PT37"/><IPort NNm="FB6_5_Q"/></LbT><LbT Nm="FB2_PT40" PtT="XBR_C"><OPort NNm="FB2_PT40"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB6_5_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB2_PT43" PtT="XBR_C"><OPort NNm="FB2_PT43"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB6_5_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT46" PtT="XBR_C"><OPort NNm="FB2_PT46"/><IPort NNm="FB1_9_Q"/></LbT><LbT Nm="FB2_PT49" PtT="XBR_C"><OPort NNm="FB2_PT49"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB2_PT52" PtT="XBR_C"><OPort NNm="FB2_PT52"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB7_12_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB2_PT55" PtT="XBR_C"><OPort NNm="FB2_PT55"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB6_5_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><Mc Nm="FB2_1"><ClkMux Nm="FB2_1_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_1_MC_CLK"/></ClkMux><FbMux Nm="FB2_1_N"><IPort NNm="FB2_1_Q"/></FbMux><DFlop Nm="FB2_1_FF"><FlopPort NNm="FB2_1_OR" Port="D"/><FlopPort NNm="FB2_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB2_PT10" Port="CE"/></DFlop><Or Nm="FB2_1_OR"><OPort NNm="FB2_1_OR"/><IPort NNm="FB2_PT3"/></Or></Mc><Mc Nm="FB2_2"><ClkMux Nm="FB2_2_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_2_MC_CLK"/></ClkMux><FbMux Nm="FB2_2_N"><IPort NNm="FB2_2_Q"/></FbMux><DFlop Nm="FB2_2_FF"><FlopPort NNm="FB2_2_OR" Port="D"/><FlopPort NNm="FB2_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_2_OR"><OPort NNm="FB2_2_OR"/><IPort NNm="FB2_PT4"/><IPort NNm="FB2_PT5"/></Or></Mc><Mc Nm="FB2_3"><ClkMux Nm="FB2_3_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_3_MC_CLK"/></ClkMux><XorMux Nm="FB2_3_AND"><IPort NNm="FB2_PT16"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_3_I"><IPort NNm="p_bias_sdi&lt;3&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB2_3_O"><IPort NNm="FB2_3_Q"/><OPort NNm="p_bias_sdi&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB2_3_FF"><FlopPort NNm="FB2_PT16" Port="D"/><FlopPort NNm="FB2_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_4"><ClkMux Nm="FB2_4_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_4_MC_CLK"/></ClkMux><XorMux Nm="FB2_4_AND"><IPort NNm="FB2_PT19"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_4_I"><IPort NNm="p_bias_sck&lt;3&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB2_4_O"><IPort NNm="FB2_4_Q"/><OPort NNm="p_bias_sck&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB2_4_FF"><FlopPort NNm="FB2_PT19" Port="D"/><FlopPort NNm="FB2_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_5"><ClkMux Nm="FB2_5_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_5_MC_CLK"/></ClkMux><XorMux Nm="FB2_5_AND"><IPort NNm="FB2_PT22"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_5_I"><IPort NNm="p_bias_cs&lt;3&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB2_5_O"><IPort NNm="FB2_5_Q"/><OPort NNm="p_bias_cs&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB2_5_FF"><FlopPort NNm="FB2_PT22" Port="D"/><FlopPort NNm="FB2_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_6"><ClkMux Nm="FB2_6_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_6_MC_CLK"/></ClkMux><XorMux Nm="FB2_6_AND"><IPort NNm="FB2_PT25"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_6_I"><IPort NNm="p_bias_sdi&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB2_6_O"><IPort NNm="FB2_6_Q"/><OPort NNm="p_bias_sdi&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB2_6_FF"><FlopPort NNm="FB2_PT25" Port="D"/><FlopPort NNm="FB2_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_7"><ClkMux Nm="FB2_7_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_7_MC_CLK"/></ClkMux><FbMux Nm="FB2_7_N"><IPort NNm="FB2_7_Q"/></FbMux><DFlop Nm="FB2_7_FF"><FlopPort NNm="FB2_7_OR" Port="D"/><FlopPort NNm="FB2_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB2_PT10" Port="CE"/></DFlop><Or Nm="FB2_7_OR"><OPort NNm="FB2_7_OR"/><IPort NNm="FB2_PT2"/></Or></Mc><Mc Nm="FB2_8"><ClkMux Nm="FB2_8_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_8_MC_CLK"/></ClkMux><FbMux Nm="FB2_8_N"><IPort NNm="FB2_8_Q"/></FbMux><DFlop Nm="FB2_8_FF"><FlopPort NNm="FB2_8_OR" Port="D"/><FlopPort NNm="FB2_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB2_PT10" Port="CE"/></DFlop><Or Nm="FB2_8_OR"><OPort NNm="FB2_8_OR"/><IPort NNm="FB2_PT1"/></Or></Mc><Mc Nm="FB2_9"><ClkMux Nm="FB2_9_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_9_MC_CLK"/></ClkMux><FbMux Nm="FB2_9_N"><IPort NNm="FB2_9_Q"/></FbMux><DFlop Nm="FB2_9_FF"><FlopPort NNm="FB2_9_OR" Port="D"/><FlopPort NNm="FB2_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB2_PT10" Port="CE"/></DFlop><Or Nm="FB2_9_OR"><OPort NNm="FB2_9_OR"/><IPort NNm="FB2_PT0"/></Or></Mc><Mc Nm="FB2_10"><ClkMux Nm="FB2_10_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_10_MC_CLK"/></ClkMux><XorMux Nm="FB2_10_AND"><IPort NNm="FB2_PT37"/></XorMux><FbMux Nm="FB2_10_N"><IPort NNm="FB2_10_Q"/></FbMux><DFlop Nm="FB2_10_FF"><FlopPort NNm="FB2_PT37" Port="D"/><FlopPort NNm="FB2_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_11"><ClkMux Nm="FB2_11_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_11_MC_CLK"/></ClkMux><XorMux Nm="FB2_11_AND"><IPort NNm="FB2_PT40"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_11_I"><IPort NNm="p_bias_sck&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB2_11_O"><IPort NNm="FB2_11_Q"/><OPort NNm="p_bias_sck&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB2_11_FF"><FlopPort NNm="FB2_PT40" Port="D"/><FlopPort NNm="FB2_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_12"><ClkMux Nm="FB2_12_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_12_MC_CLK"/></ClkMux><XorMux Nm="FB2_12_AND"><IPort NNm="FB2_PT43"/></XorMux><FbMux Nm="FB2_12_N"><IPort NNm="FB2_12_Q"/></FbMux><DFlop Nm="FB2_12_FF"><FlopPort NNm="FB2_PT43" Port="D"/><FlopPort NNm="FB2_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_13"><ClkMux Nm="FB2_13_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_13_MC_CLK"/></ClkMux><XorMux Nm="FB2_13_AND"><IPort NNm="FB2_PT46"/></XorMux><FbMux Nm="FB2_13_N"><IPort NNm="FB2_13_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_13_I"><IPort NNm="p_clk"/><OPort NNm="FB2_13_I"/></InBuf><DFlop Nm="FB2_13_FF"><FlopPort NNm="FB2_PT46" Port="D"/><FlopPort NNm="FB2_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_14"><ClkMux Nm="FB2_14_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_14_MC_CLK"/></ClkMux><XorMux Nm="FB2_14_AND"><IPort NNm="FB2_PT49"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_14_I"><IPort NNm="p_bias_cs&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB2_14_O"><IPort NNm="FB2_14_Q"/><OPort NNm="p_bias_cs&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB2_14_FF"><FlopPort NNm="FB2_PT49" Port="D"/><FlopPort NNm="FB2_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_15"><ClkMux Nm="FB2_15_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_15_MC_CLK"/></ClkMux><XorMux Nm="FB2_15_AND"><IPort NNm="FB2_PT52"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_15_I"><IPort NNm="p_bias_sdi&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB2_15_O"><IPort NNm="FB2_15_Q"/><OPort NNm="p_bias_sdi&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB2_15_FF"><FlopPort NNm="FB2_PT52" Port="D"/><FlopPort NNm="FB2_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_16"><ClkMux Nm="FB2_16_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB2_16_MC_CLK"/></ClkMux><XorMux Nm="FB2_16_AND"><IPort NNm="FB2_PT55"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_16_I"><IPort NNm="p_bias_sck&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB2_16_O"><IPort NNm="FB2_16_Q"/><OPort NNm="p_bias_sck&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB2_16_FF"><FlopPort NNm="FB2_PT55" Port="D"/><FlopPort NNm="FB2_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc></Lb><Lb Nm="FB3"><LbT Nm="FB3_PT0" PtT="XBR_CT_X"><OPort NNm="FB3_PT0"/><IPort NNm="FB6_2_I"/></LbT><LbT Nm="FB3_PT1" PtT="XBR_CT_X"><OPort NNm="FB3_PT1"/><IPort NNm="FB7_8_Q"/><IPort NNm="FB6_2_Q"/></LbT><LbT Nm="FB3_PT2" PtT="XBR_CT_X"><OPort NNm="FB3_PT2"/><IPort NNm="FB7_13_Q"/><IPort NNm="FB6_2_Q"/></LbT><LbT Nm="FB3_PT3" PtT="XBR_CT_X"><OPort NNm="FB3_PT3"/><IPort NNm="FB6_2_I"/></LbT><LbT Nm="FB3_PT4" PtT="XBR_CT"><OPort NNm="FB3_PT4"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB3_8_Q"/></LbT><LbT Nm="FB3_PT5" PtT="XBR_CT"><OPort NNm="FB3_PT5"/><IPort NNm="FB3_15_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB6_10_Q"/><IPort NNm="FB7_10_Q"/><IPort NNm="FB3_1_Q"/></LbT><LbT Nm="FB3_PT6" PtT="XBR_CT"><OPort NNm="FB3_PT6"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB3_1_Q"/></LbT><LbT Nm="FB3_PT7" PtT="XBR_CT"><OPort NNm="FB3_PT7"/><IPort NNm="FB3_15_Q"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB6_10_Q"/><IPort NNm="FB7_10_Q"/></LbT><LbT Nm="FB3_PT8" PtT="XBR_A"><OPort NNm="FB3_PT8"/><IPort NNm="FB3_15_Q"/><IPort NNm="FB3_11_Q"/></LbT><LbT Nm="FB3_PT9" PtT="XBR_B"><OPort NNm="FB3_PT9"/><IPort NNm="FB3_11_Q"/><IPort NNm="FB6_10_Q"/><IPort NNm="FB7_10_Q"/></LbT><LbT Nm="FB3_PT10" PtT="XBR_C"><OPort NNm="FB3_PT10"/><IPort NNm="FB3_15_Q"/><IPort NNm="FB3_1_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB3_11_I"/></LbT><LbT Nm="FB3_PT11" PtT="XBR_A"><OPort NNm="FB3_PT11"/><IPort NNm="FB3_15_Q"/><IPort NNm="FB3_1_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB1_12_I"/></LbT><LbT Nm="FB3_PT12" PtT="XBR_B"><OPort NNm="FB3_PT12"/><IPort NNm="FB3_15_Q"/><IPort NNm="FB3_1_Q"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB1_14_Q"/></LbT><LbT Nm="FB3_PT13" PtT="XBR_C"><OPort NNm="FB3_PT13"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB3_9_Q"/><IPort NNm="FB6_15_Q"/></LbT><LbT Nm="FB3_PT14" PtT="XBR_A"><OPort NNm="FB3_PT14"/><IPort NNm="FB6_10_Q"/></LbT><LbT Nm="FB3_PT16" PtT="XBR_C"><OPort NNm="FB3_PT16"/><IPort NNm="FB7_9_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB3_9_Q"/></LbT><LbT Nm="FB3_PT19" PtT="XBR_C"><OPort NNm="FB3_PT19"/><IPort NNm="FB6_2_I"/><IPort NNm="FB7_9_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB3_9_Q"/></LbT><LbT Nm="FB3_PT22" PtT="XBR_C"><OPort NNm="FB3_PT22"/><IPort NNm="FB6_PT16"/></LbT><LbT Nm="FB3_PT25" PtT="XBR_C"><OPort NNm="FB3_PT25"/><IPort NNm="FB3_15_Q"/><IPort NNm="FB6_10_Q"/><IPort NNm="FB7_10_Q"/><IPort NNm="FB3_1_Q"/><IPort NNm="FB3_8_Q"/></LbT><LbT Nm="FB3_PT28" PtT="XBR_C"><OPort NNm="FB3_PT28"/><IPort NNm="FB6_2_I"/><IPort NNm="FB3_5_Q"/><IPort NNm="FB6_10_Q"/></LbT><LbT Nm="FB3_PT34" PtT="XBR_C"><OPort NNm="FB3_PT34"/><IPort NNm="FB3_15_Q"/><IPort NNm="FB6_10_Q"/><IPort NNm="FB7_10_Q"/><IPort NNm="FB3_1_Q"/><IPort NNm="FB3_8_Q"/></LbT><LbT Nm="FB3_PT37" PtT="XBR_C"><OPort NNm="FB3_PT37"/><IPort NNm="FB3_15_Q"/><IPort NNm="FB6_10_Q"/><IPort NNm="FB7_10_Q"/><IPort NNm="FB3_1_Q"/><IPort NNm="FB3_8_Q"/></LbT><LbT Nm="FB3_PT40" PtT="XBR_C"><OPort NNm="FB3_PT40"/><IPort NNm="FB6_2_I"/><IPort NNm="FB3_5_Q"/><IPort NNm="FB6_10_Q"/></LbT><LbT Nm="FB3_PT43" PtT="XBR_C"><OPort NNm="FB3_PT43"/><IPort NNm="FB3_15_Q"/><IPort NNm="FB6_2_I"/><IPort NNm="FB6_10_Q"/><IPort NNm="FB7_10_Q"/><IPort NNm="FB3_1_Q"/><IPort NNm="FB3_8_Q"/></LbT><LbT Nm="FB3_PT55" PtT="XBR_C"><OPort NNm="FB3_PT55"/><IPort NNm="FB7_8_Q"/><IPort NNm="FB2_13_Q"/></LbT><Mc Nm="FB3_1"><ClkMux Nm="FB3_1_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_1_MC_CLK"/></ClkMux><FbMux Nm="FB3_1_N"><IPort NNm="FB3_1_Q"/></FbMux><DFlop Nm="FB3_1_FF"><FlopPort NNm="FB3_1_OR" Port="D"/><FlopPort NNm="FB3_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_1_OR"><OPort NNm="FB3_1_OR"/><IPort NNm="FB3_PT6"/><IPort NNm="FB3_PT7"/></Or></Mc><Mc Nm="FB3_2"><ClkMux Nm="FB3_2_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_2_MC_CLK"/></ClkMux><XorMux Nm="FB3_2_AND"><IPort NNm="FB3_PT13"/></XorMux><FbMux Nm="FB3_2_N"><IPort NNm="FB3_2_Q"/></FbMux><DFlop Nm="FB3_2_FF"><FlopPort NNm="FB3_PT13" Port="D"/><FlopPort NNm="FB3_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_3"><ClkMux Nm="FB3_3_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_3_MC_CLK"/></ClkMux><XorMux Nm="FB3_3_AND"><IPort NNm="FB3_PT16"/></XorMux><FbMux Nm="FB3_3_N"><IPort NNm="FB3_3_Q"/></FbMux><DFlop Nm="FB3_3_FF"><FlopPort NNm="FB3_PT16" Port="D"/><FlopPort NNm="FB3_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_4"><ClkMux Nm="FB3_4_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_4_MC_CLK"/></ClkMux><XorMux Nm="FB3_4_AND"><IPort NNm="FB3_PT19"/></XorMux><FbMux Nm="FB3_4_N"><IPort NNm="FB3_4_Q"/></FbMux><DFlop Nm="FB3_4_FF"><FlopPort NNm="FB3_PT19" Port="D"/><FlopPort NNm="FB3_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_5"><ClkMux Nm="FB3_5_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_5_MC_CLK"/></ClkMux><FbMux Nm="FB3_5_N"><IPort NNm="FB3_5_Q"/></FbMux><DFlop Nm="FB3_5_FF"><FlopPort NNm="FB3_5_OR" Port="D"/><FlopPort NNm="FB3_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB3_PT22" Port="CE"/></DFlop><Or Nm="FB3_5_OR"><OPort NNm="FB3_5_OR"/><IPort NNm="FB3_PT14"/></Or></Mc><Mc Nm="FB3_6"><ClkMux Nm="FB3_6_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_6_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB3_6_I"><IPort NNm="p_fpga_prog"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB3_6_O"><IPort NNm="FB3_6_Q"/><OPort NNm="p_fpga_prog"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB3_6_FF"><FlopPort NNm="FB3_6_OR" Port="D"/><FlopPort NNm="FB3_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB3_PT25" Port="CE"/></DFlop><Or Nm="FB3_6_OR"><OPort NNm="FB3_6_OR"/><IPort NNm="FB3_PT0"/></Or></Mc><Mc Nm="FB3_7"><ClkMux Nm="FB3_7_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_7_MC_CLK"/></ClkMux><XorMux Nm="FB3_7_AND"><IPort NNm="FB3_PT28"/></XorMux><FbMux Nm="FB3_7_N"><IPort NNm="FB3_7_Q"/></FbMux><DFlop Nm="FB3_7_FF"><FlopPort NNm="FB3_PT28" Port="D"/><FlopPort NNm="FB3_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_8"><ClkMux Nm="FB3_8_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_8_MC_CLK"/></ClkMux><FbMux Nm="FB3_8_N"><IPort NNm="FB3_8_Q"/></FbMux><DFlop Nm="FB3_8_FF"><FlopPort NNm="FB3_8_OR" Port="D"/><FlopPort NNm="FB3_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_8_OR"><OPort NNm="FB3_8_OR"/><IPort NNm="FB3_PT4"/><IPort NNm="FB3_PT5"/></Or></Mc><Mc Nm="FB3_9"><ClkMux Nm="FB3_9_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_9_MC_CLK"/></ClkMux><FbMux Nm="FB3_9_N"><IPort NNm="FB3_9_Q"/></FbMux><DFlop Nm="FB3_9_FF"><FlopPort NNm="FB3_9_OR" Port="D"/><FlopPort NNm="FB3_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB3_PT34" Port="CE"/></DFlop><Or Nm="FB3_9_OR"><OPort NNm="FB3_9_OR"/><IPort NNm="FB3_PT3"/></Or></Mc><Mc Nm="FB3_10"><ClkMux Nm="FB3_10_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_10_MC_CLK"/></ClkMux><FbMux Nm="FB3_10_N"><IPort NNm="FB3_10_Q"/></FbMux><DFlop Nm="FB3_10_FF"><FlopPort NNm="FB3_10_OR" Port="D"/><FlopPort NNm="FB3_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB3_PT37" Port="CE"/></DFlop><Or Nm="FB3_10_OR"><OPort NNm="FB3_10_OR"/><IPort NNm="FB3_PT3"/></Or></Mc><Mc Nm="FB3_11"><ClkMux Nm="FB3_11_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_11_MC_CLK"/></ClkMux><XorMux Nm="FB3_11_AND"><IPort NNm="FB3_PT40"/></XorMux><FbMux Nm="FB3_11_N"><IPort NNm="FB3_11_Q"/></FbMux><FbMux Nm="FB3_11_P"><IPort NNm="FB3_11_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB3_11_I"><IPort NNm="p_fpga_init"/><OPort NNm="FB3_11_I"/></InBuf><DFlop Nm="FB3_11_FF"><FlopPort NNm="FB3_PT40" Port="D"/><FlopPort NNm="FB3_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_12"><ClkMux Nm="FB3_12_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_12_MC_CLK"/></ClkMux><XorMux Nm="FB3_12_AND"><IPort NNm="FB3_PT43"/></XorMux><FbMux Nm="FB3_12_N"><IPort NNm="FB3_12_Q"/></FbMux><DFlop Nm="FB3_12_FF"><FlopPort NNm="FB3_PT43" Port="D"/><FlopPort NNm="FB3_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_13"><ClkMux Nm="FB3_13_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_13_MC_CLK"/></ClkMux><FbMux Nm="FB3_13_N"><IPort NNm="FB3_13_Q"/></FbMux><DFlop Nm="FB3_13_FF"><FlopPort NNm="FB3_13_OR" Port="D"/><FlopPort NNm="FB3_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_13_OR"><OPort NNm="FB3_13_OR"/><IPort NNm="FB3_PT12"/><IPort NNm="FB3_PT11"/><IPort NNm="FB3_PT10"/></Or></Mc><Mc Nm="FB3_14"><ClkMux Nm="FB3_14_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_14_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB3_14_I"><IPort NNm="p_fpga_din"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB3_14_O"><IPort NNm="FB3_14_Q"/><OPort NNm="p_fpga_din"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB3_14_FF"><FlopPort NNm="FB3_14_OR" Port="D"/><FlopPort NNm="FB3_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_14_OR"><OPort NNm="FB3_14_OR"/><IPort NNm="FB3_PT1"/><IPort NNm="FB3_PT2"/></Or></Mc><Mc Nm="FB3_15"><ClkMux Nm="FB3_15_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_15_MC_CLK"/></ClkMux><FbMux Nm="FB3_15_N"><IPort NNm="FB3_15_Q"/></FbMux><DFlop Nm="FB3_15_FF"><FlopPort NNm="FB3_15_OR" Port="D"/><FlopPort NNm="FB3_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_15_OR"><OPort NNm="FB3_15_OR"/><IPort NNm="FB3_PT8"/><IPort NNm="FB3_PT9"/></Or></Mc><Mc Nm="FB3_16"><ClkMux Nm="FB3_16_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB3_16_MC_CLK"/></ClkMux><XorMux Nm="FB3_16_AND"><IPort NNm="FB3_PT55"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB3_16_I"><IPort NNm="p_fpga_cclk"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB3_16_O"><IPort NNm="FB3_16_Q"/><OPort NNm="p_fpga_cclk"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB3_16_FF"><FlopPort NNm="FB3_PT55" Port="D"/><FlopPort NNm="FB3_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc></Lb><Lb Nm="FB4"><LbT Nm="FB4_PT10" PtT="XBR_C"><OPort NNm="FB4_PT10"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB4_PT13" PtT="XBR_C"><OPort NNm="FB4_PT13"/><IPort NNm="FB4_10_Q"/><IPort NNm="FB4_8_Q"/></LbT><LbT Nm="FB4_PT16" PtT="XBR_C"><OPort NNm="FB4_PT16"/><IPort NNm="FB4_10_Q"/><IPort NNm="FB4_8_Q"/></LbT><LbT Nm="FB4_PT19" PtT="XBR_C"><OPort NNm="FB4_PT19"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB7_12_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB4_PT22" PtT="XBR_C"><OPort NNm="FB4_PT22"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB6_5_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB4_PT25" PtT="XBR_C"><OPort NNm="FB4_PT25"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB4_PT28" PtT="XBR_C"><OPort NNm="FB4_PT28"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB4_PT31" PtT="XBR_C"><OPort NNm="FB4_PT31"/><IPort NNm="FB4_10_Q"/></LbT><LbT Nm="FB4_PT34" PtT="XBR_C"><OPort NNm="FB4_PT34"/><IPort NNm="FB6_1_Q"/></LbT><LbT Nm="FB4_PT37" PtT="XBR_C"><OPort NNm="FB4_PT37"/><IPort NNm="FB6_3_Q"/></LbT><LbT Nm="FB4_PT40" PtT="XBR_C"><OPort NNm="FB4_PT40"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB6_5_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB4_PT43" PtT="XBR_C"><OPort NNm="FB4_PT43"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB7_12_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB4_PT46" PtT="XBR_C"><OPort NNm="FB4_PT46"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB7_12_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB4_PT49" PtT="XBR_C"><OPort NNm="FB4_PT49"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB6_5_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB4_PT52" PtT="XBR_C"><OPort NNm="FB4_PT52"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB4_PT55" PtT="XBR_C"><OPort NNm="FB4_PT55"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB7_12_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><Mc Nm="FB4_1"><ClkMux Nm="FB4_1_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_1_MC_CLK"/></ClkMux><XorMux Nm="FB4_1_AND"><IPort NNm="FB4_PT10"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB4_1_I"><IPort NNm="p_bias_cs&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB4_1_O"><IPort NNm="FB4_1_Q"/><OPort NNm="p_bias_cs&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB4_1_FF"><FlopPort NNm="FB4_PT10" Port="D"/><FlopPort NNm="FB4_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_2"><ClkMux Nm="FB4_2_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_2_MC_CLK"/></ClkMux><XorMux Nm="FB4_2_AND"><IPort NNm="FB4_PT13"/></XorMux><FbMux Nm="FB4_2_N"><IPort NNm="FB4_2_Q"/></FbMux><DFlop Nm="FB4_2_FF"><FlopPort NNm="FB4_PT13" Port="D"/><FlopPort NNm="FB4_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_3"><ClkMux Nm="FB4_3_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_3_MC_CLK"/></ClkMux><XorMux Nm="FB4_3_AND"><IPort NNm="FB4_PT16"/></XorMux><FbMux Nm="FB4_3_N"><IPort NNm="FB4_3_Q"/></FbMux><DFlop Nm="FB4_3_FF"><FlopPort NNm="FB4_PT16" Port="D"/><FlopPort NNm="FB4_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_4"><ClkMux Nm="FB4_4_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_4_MC_CLK"/></ClkMux><XorMux Nm="FB4_4_AND"><IPort NNm="FB4_PT19"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB4_4_I"><IPort NNm="p_bias_sdi&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB4_4_O"><IPort NNm="FB4_4_Q"/><OPort NNm="p_bias_sdi&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB4_4_FF"><FlopPort NNm="FB4_PT19" Port="D"/><FlopPort NNm="FB4_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_5"><ClkMux Nm="FB4_5_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_5_MC_CLK"/></ClkMux><XorMux Nm="FB4_5_AND"><IPort NNm="FB4_PT22"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB4_5_I"><IPort NNm="p_bias_sck&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB4_5_O"><IPort NNm="FB4_5_Q"/><OPort NNm="p_bias_sck&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB4_5_FF"><FlopPort NNm="FB4_PT22" Port="D"/><FlopPort NNm="FB4_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_6"><ClkMux Nm="FB4_6_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_6_MC_CLK"/></ClkMux><XorMux Nm="FB4_6_AND"><IPort NNm="FB4_PT25"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB4_6_I"><IPort NNm="p_bias_cs&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB4_6_O"><IPort NNm="FB4_6_Q"/><OPort NNm="p_bias_cs&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB4_6_FF"><FlopPort NNm="FB4_PT25" Port="D"/><FlopPort NNm="FB4_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_7"><ClkMux Nm="FB4_7_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_7_MC_CLK"/></ClkMux><XorMux Nm="FB4_7_AND"><IPort NNm="FB4_PT28"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB4_7_I"><IPort NNm="p_dac_cs&lt;4&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB4_7_O"><IPort NNm="FB4_7_Q"/><OPort NNm="p_dac_cs&lt;4&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB4_7_FF"><FlopPort NNm="FB4_PT28" Port="D"/><FlopPort NNm="FB4_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_8"><ClkMux Nm="FB4_8_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_8_MC_CLK"/></ClkMux><XorMux Nm="FB4_8_AND"><IPort NNm="FB4_PT31"/></XorMux><FbMux Nm="FB4_8_N"><IPort NNm="FB4_8_Q"/></FbMux><DFlop Nm="FB4_8_FF"><FlopPort NNm="FB4_PT31" Port="D"/><FlopPort NNm="FB4_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_9"><ClkMux Nm="FB4_9_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_9_MC_CLK"/></ClkMux><XorMux Nm="FB4_9_AND"><IPort NNm="FB4_PT34"/></XorMux><FbMux Nm="FB4_9_N"><IPort NNm="FB4_9_Q"/></FbMux><DFlop Nm="FB4_9_FF"><FlopPort NNm="FB4_PT34" Port="D"/><FlopPort NNm="FB4_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_10"><ClkMux Nm="FB4_10_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_10_MC_CLK"/></ClkMux><XorMux Nm="FB4_10_AND"><IPort NNm="FB4_PT37"/></XorMux><FbMux Nm="FB4_10_N"><IPort NNm="FB4_10_Q"/></FbMux><DFlop Nm="FB4_10_FF"><FlopPort NNm="FB4_PT37" Port="D"/><FlopPort NNm="FB4_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_11"><ClkMux Nm="FB4_11_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_11_MC_CLK"/></ClkMux><XorMux Nm="FB4_11_AND"><IPort NNm="FB4_PT40"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB4_11_I"><IPort NNm="p_dac_sck&lt;4&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB4_11_O"><IPort NNm="FB4_11_Q"/><OPort NNm="p_dac_sck&lt;4&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB4_11_FF"><FlopPort NNm="FB4_PT40" Port="D"/><FlopPort NNm="FB4_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_12"><ClkMux Nm="FB4_12_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_12_MC_CLK"/></ClkMux><XorMux Nm="FB4_12_AND"><IPort NNm="FB4_PT43"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB4_12_I"><IPort NNm="p_dac_sdi&lt;4&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB4_12_O"><IPort NNm="FB4_12_Q"/><OPort NNm="p_dac_sdi&lt;4&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB4_12_FF"><FlopPort NNm="FB4_PT43" Port="D"/><FlopPort NNm="FB4_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_13"><ClkMux Nm="FB4_13_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_13_MC_CLK"/></ClkMux><XorMux Nm="FB4_13_AND"><IPort NNm="FB4_PT46"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB4_13_I"><IPort NNm="p_dac_sdi&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB4_13_O"><IPort NNm="FB4_13_Q"/><OPort NNm="p_dac_sdi&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB4_13_FF"><FlopPort NNm="FB4_PT46" Port="D"/><FlopPort NNm="FB4_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_14"><ClkMux Nm="FB4_14_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_14_MC_CLK"/></ClkMux><XorMux Nm="FB4_14_AND"><IPort NNm="FB4_PT49"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB4_14_I"><IPort NNm="p_dac_sck&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB4_14_O"><IPort NNm="FB4_14_Q"/><OPort NNm="p_dac_sck&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB4_14_FF"><FlopPort NNm="FB4_PT49" Port="D"/><FlopPort NNm="FB4_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_15"><ClkMux Nm="FB4_15_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_15_MC_CLK"/></ClkMux><XorMux Nm="FB4_15_AND"><IPort NNm="FB4_PT52"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB4_15_I"><IPort NNm="p_dac_cs&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB4_15_O"><IPort NNm="FB4_15_Q"/><OPort NNm="p_dac_cs&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB4_15_FF"><FlopPort NNm="FB4_PT52" Port="D"/><FlopPort NNm="FB4_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_16"><ClkMux Nm="FB4_16_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB4_16_MC_CLK"/></ClkMux><XorMux Nm="FB4_16_AND"><IPort NNm="FB4_PT55"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB4_16_I"><IPort NNm="p_dac_sdi&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB4_16_O"><IPort NNm="FB4_16_Q"/><OPort NNm="p_dac_sdi&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB4_16_FF"><FlopPort NNm="FB4_PT55" Port="D"/><FlopPort NNm="FB4_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc></Lb><Lb Nm="FB5"><LbT Nm="FB5_PT0" PtT="XBR_CT_X"><OPort NNm="FB5_PT0"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_16_Q"/></LbT><LbT Nm="FB5_PT1" PtT="XBR_CT_X"><OPort NNm="FB5_PT1"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/><IPort NNm="FB5_5_Q"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_12_Q"/><IPort NNm="FB5_13_Q"/><IPort NNm="FB5_14_Q"/><IPort NNm="FB5_15_Q"/><IPort NNm="FB5_6_Q"/><IPort NNm="FB5_10_Q"/></LbT><LbT Nm="FB5_PT2" PtT="XBR_CT_X"><OPort NNm="FB5_PT2"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_10_Q"/></LbT><LbT Nm="FB5_PT3" PtT="XBR_CT_X"><OPort NNm="FB5_PT3"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/><IPort NNm="FB5_5_Q"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_12_Q"/><IPort NNm="FB5_13_Q"/><IPort NNm="FB5_14_Q"/><IPort NNm="FB5_15_Q"/><IPort NNm="FB5_6_Q"/></LbT><LbT Nm="FB5_PT4" PtT="XBR_CT"><OPort NNm="FB5_PT4"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_6_Q"/></LbT><LbT Nm="FB5_PT5" PtT="XBR_CT"><OPort NNm="FB5_PT5"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/><IPort NNm="FB5_5_Q"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_12_Q"/><IPort NNm="FB5_13_Q"/><IPort NNm="FB5_14_Q"/><IPort NNm="FB5_15_Q"/></LbT><LbT Nm="FB5_PT6" PtT="XBR_CT"><OPort NNm="FB5_PT6"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/><IPort NNm="FB5_5_Q"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_12_Q"/><IPort NNm="FB5_13_Q"/><IPort NNm="FB5_14_Q"/><IPort NNm="FB5_15_Q"/><IPort NNm="FB5_6_Q"/><IPort NNm="FB5_10_Q"/><IPort NNm="FB5_16_Q"/></LbT><LbT Nm="FB5_PT7" PtT="XBR_CT"><OPort NNm="FB5_PT7"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/><IPort NNm="FB5_5_Q"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_12_Q"/><IPort NNm="FB5_13_Q"/><IPort NNm="FB5_14_Q"/><IPort NNm="FB5_15_Q"/><IPort NNm="FB5_6_Q"/><IPort NNm="FB5_10_Q"/><IPort NNm="FB5_16_Q"/></LbT><LbT Nm="FB5_PT8" PtT="XBR_A"><OPort NNm="FB5_PT8"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_15_Q"/></LbT><LbT Nm="FB5_PT9" PtT="XBR_B"><OPort NNm="FB5_PT9"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/><IPort NNm="FB5_5_Q"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_12_Q"/><IPort NNm="FB5_13_Q"/><IPort NNm="FB5_14_Q"/></LbT><LbT Nm="FB5_PT10" PtT="XBR_C"><OPort NNm="FB5_PT10"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_14_Q"/></LbT><LbT Nm="FB5_PT11" PtT="XBR_A"><OPort NNm="FB5_PT11"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/><IPort NNm="FB5_5_Q"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_12_Q"/><IPort NNm="FB5_13_Q"/></LbT><LbT Nm="FB5_PT12" PtT="XBR_B"><OPort NNm="FB5_PT12"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_13_Q"/></LbT><LbT Nm="FB5_PT13" PtT="XBR_C"><OPort NNm="FB5_PT13"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/><IPort NNm="FB5_5_Q"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_12_Q"/></LbT><LbT Nm="FB5_PT14" PtT="XBR_A"><OPort NNm="FB5_PT14"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_12_Q"/></LbT><LbT Nm="FB5_PT15" PtT="XBR_B"><OPort NNm="FB5_PT15"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/><IPort NNm="FB5_5_Q"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB5_11_Q"/></LbT><LbT Nm="FB5_PT16" PtT="XBR_C"><OPort NNm="FB5_PT16"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_11_Q"/></LbT><LbT Nm="FB5_PT17" PtT="XBR_A"><OPort NNm="FB5_PT17"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/><IPort NNm="FB5_5_Q"/><IPort NNm="FB5_7_Q"/></LbT><LbT Nm="FB5_PT18" PtT="XBR_B"><OPort NNm="FB5_PT18"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_7_Q"/></LbT><LbT Nm="FB5_PT19" PtT="XBR_C"><OPort NNm="FB5_PT19"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/><IPort NNm="FB5_5_Q"/></LbT><LbT Nm="FB5_PT20" PtT="XBR_A"><OPort NNm="FB5_PT20"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_5_Q"/></LbT><LbT Nm="FB5_PT21" PtT="XBR_B"><OPort NNm="FB5_PT21"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/></LbT><LbT Nm="FB5_PT22" PtT="XBR_C"><OPort NNm="FB5_PT22"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_3_Q"/></LbT><LbT Nm="FB5_PT23" PtT="XBR_A"><OPort NNm="FB5_PT23"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/></LbT><LbT Nm="FB5_PT24" PtT="XBR_B"><OPort NNm="FB5_PT24"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_2_Q"/></LbT><LbT Nm="FB5_PT25" PtT="XBR_C"><OPort NNm="FB5_PT25"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/></LbT><LbT Nm="FB5_PT26" PtT="XBR_A"><OPort NNm="FB5_PT26"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_1_Q"/></LbT><LbT Nm="FB5_PT27" PtT="XBR_B"><OPort NNm="FB5_PT27"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/></LbT><LbT Nm="FB5_PT31" PtT="XBR_C"><OPort NNm="FB5_PT31"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/><IPort NNm="FB5_5_Q"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_12_Q"/><IPort NNm="FB5_13_Q"/><IPort NNm="FB5_14_Q"/><IPort NNm="FB5_15_Q"/><IPort NNm="FB5_6_Q"/><IPort NNm="FB5_10_Q"/><IPort NNm="FB5_16_Q"/></LbT><LbT Nm="FB5_PT34" PtT="XBR_C"><OPort NNm="FB5_PT34"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/><IPort NNm="FB6_12_Q"/><IPort NNm="FB5_1_Q"/><IPort NNm="FB5_2_Q"/><IPort NNm="FB5_3_Q"/><IPort NNm="FB5_5_Q"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB5_11_Q"/><IPort NNm="FB5_12_Q"/><IPort NNm="FB5_13_Q"/><IPort NNm="FB5_14_Q"/><IPort NNm="FB5_15_Q"/><IPort NNm="FB5_6_Q"/><IPort NNm="FB5_10_Q"/><IPort NNm="FB5_16_Q"/></LbT><Mc Nm="FB5_1"><ClkMux Nm="FB5_1_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_1_MC_CLK"/></ClkMux><FbMux Nm="FB5_1_N"><IPort NNm="FB5_1_Q"/></FbMux><DFlop Nm="FB5_1_FF"><FlopPort NNm="FB5_1_OR" Port="D"/><FlopPort NNm="FB5_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_1_OR"><OPort NNm="FB5_1_OR"/><IPort NNm="FB5_PT26"/><IPort NNm="FB5_PT27"/></Or></Mc><Mc Nm="FB5_2"><ClkMux Nm="FB5_2_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_2_MC_CLK"/></ClkMux><FbMux Nm="FB5_2_N"><IPort NNm="FB5_2_Q"/></FbMux><DFlop Nm="FB5_2_FF"><FlopPort NNm="FB5_2_OR" Port="D"/><FlopPort NNm="FB5_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_2_OR"><OPort NNm="FB5_2_OR"/><IPort NNm="FB5_PT24"/><IPort NNm="FB5_PT25"/></Or></Mc><Mc Nm="FB5_3"><ClkMux Nm="FB5_3_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_3_MC_CLK"/></ClkMux><FbMux Nm="FB5_3_N"><IPort NNm="FB5_3_Q"/></FbMux><DFlop Nm="FB5_3_FF"><FlopPort NNm="FB5_3_OR" Port="D"/><FlopPort NNm="FB5_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_3_OR"><OPort NNm="FB5_3_OR"/><IPort NNm="FB5_PT22"/><IPort NNm="FB5_PT23"/></Or></Mc><Mc Nm="FB5_4"><ClkMux Nm="FB5_4_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_4_MC_CLK"/></ClkMux><FbMux Nm="FB5_4_N"><IPort NNm="FB5_4_Q"/></FbMux><DFlop Nm="FB5_4_FF"><FlopPort NNm="FB5_4_OR" Port="D"/><FlopPort NNm="FB5_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_4_OR"><OPort NNm="FB5_4_OR"/><IPort NNm="FB5_PT6"/><IPort NNm="FB5_PT7"/></Or></Mc><Mc Nm="FB5_5"><ClkMux Nm="FB5_5_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_5_MC_CLK"/></ClkMux><FbMux Nm="FB5_5_N"><IPort NNm="FB5_5_Q"/></FbMux><DFlop Nm="FB5_5_FF"><FlopPort NNm="FB5_5_OR" Port="D"/><FlopPort NNm="FB5_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_5_OR"><OPort NNm="FB5_5_OR"/><IPort NNm="FB5_PT20"/><IPort NNm="FB5_PT21"/></Or></Mc><Mc Nm="FB5_6"><ClkMux Nm="FB5_6_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_6_MC_CLK"/></ClkMux><FbMux Nm="FB5_6_N"><IPort NNm="FB5_6_Q"/></FbMux><DFlop Nm="FB5_6_FF"><FlopPort NNm="FB5_6_OR" Port="D"/><FlopPort NNm="FB5_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_6_OR"><OPort NNm="FB5_6_OR"/><IPort NNm="FB5_PT4"/><IPort NNm="FB5_PT5"/></Or></Mc><Mc Nm="FB5_7"><ClkMux Nm="FB5_7_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_7_MC_CLK"/></ClkMux><FbMux Nm="FB5_7_N"><IPort NNm="FB5_7_Q"/></FbMux><DFlop Nm="FB5_7_FF"><FlopPort NNm="FB5_7_OR" Port="D"/><FlopPort NNm="FB5_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_7_OR"><OPort NNm="FB5_7_OR"/><IPort NNm="FB5_PT18"/><IPort NNm="FB5_PT19"/></Or></Mc><Mc Nm="FB5_8"><ClkMux Nm="FB5_8_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_8_MC_CLK"/></ClkMux><XorMux Nm="FB5_8_AND"><IPort NNm="FB5_PT31"/></XorMux><FbMux Nm="FB5_8_N"><IPort NNm="FB5_8_Q"/></FbMux><DFlop Nm="FB5_8_FF"><FlopPort NNm="FB5_PT31" Port="D"/><FlopPort NNm="FB5_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB5_9"><ClkMux Nm="FB5_9_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_9_MC_CLK"/></ClkMux><XorMux Nm="FB5_9_AND"><IPort NNm="FB5_PT34"/></XorMux><FbMux Nm="FB5_9_N"><IPort NNm="FB5_9_Q"/></FbMux><DFlop Nm="FB5_9_FF"><FlopPort NNm="FB5_PT34" Port="D"/><FlopPort NNm="FB5_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB5_10"><ClkMux Nm="FB5_10_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_10_MC_CLK"/></ClkMux><FbMux Nm="FB5_10_N"><IPort NNm="FB5_10_Q"/></FbMux><DFlop Nm="FB5_10_FF"><FlopPort NNm="FB5_10_OR" Port="D"/><FlopPort NNm="FB5_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_10_OR"><OPort NNm="FB5_10_OR"/><IPort NNm="FB5_PT2"/><IPort NNm="FB5_PT3"/></Or></Mc><Mc Nm="FB5_11"><ClkMux Nm="FB5_11_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_11_MC_CLK"/></ClkMux><FbMux Nm="FB5_11_N"><IPort NNm="FB5_11_Q"/></FbMux><DFlop Nm="FB5_11_FF"><FlopPort NNm="FB5_11_OR" Port="D"/><FlopPort NNm="FB5_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_11_OR"><OPort NNm="FB5_11_OR"/><IPort NNm="FB5_PT16"/><IPort NNm="FB5_PT17"/></Or></Mc><Mc Nm="FB5_12"><ClkMux Nm="FB5_12_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_12_MC_CLK"/></ClkMux><FbMux Nm="FB5_12_N"><IPort NNm="FB5_12_Q"/></FbMux><DFlop Nm="FB5_12_FF"><FlopPort NNm="FB5_12_OR" Port="D"/><FlopPort NNm="FB5_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_12_OR"><OPort NNm="FB5_12_OR"/><IPort NNm="FB5_PT14"/><IPort NNm="FB5_PT15"/></Or></Mc><Mc Nm="FB5_13"><ClkMux Nm="FB5_13_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_13_MC_CLK"/></ClkMux><FbMux Nm="FB5_13_N"><IPort NNm="FB5_13_Q"/></FbMux><DFlop Nm="FB5_13_FF"><FlopPort NNm="FB5_13_OR" Port="D"/><FlopPort NNm="FB5_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_13_OR"><OPort NNm="FB5_13_OR"/><IPort NNm="FB5_PT12"/><IPort NNm="FB5_PT13"/></Or></Mc><Mc Nm="FB5_14"><ClkMux Nm="FB5_14_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_14_MC_CLK"/></ClkMux><FbMux Nm="FB5_14_N"><IPort NNm="FB5_14_Q"/></FbMux><DFlop Nm="FB5_14_FF"><FlopPort NNm="FB5_14_OR" Port="D"/><FlopPort NNm="FB5_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_14_OR"><OPort NNm="FB5_14_OR"/><IPort NNm="FB5_PT10"/><IPort NNm="FB5_PT11"/></Or></Mc><Mc Nm="FB5_15"><ClkMux Nm="FB5_15_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_15_MC_CLK"/></ClkMux><FbMux Nm="FB5_15_N"><IPort NNm="FB5_15_Q"/></FbMux><DFlop Nm="FB5_15_FF"><FlopPort NNm="FB5_15_OR" Port="D"/><FlopPort NNm="FB5_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_15_OR"><OPort NNm="FB5_15_OR"/><IPort NNm="FB5_PT8"/><IPort NNm="FB5_PT9"/></Or></Mc><Mc Nm="FB5_16"><ClkMux Nm="FB5_16_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB5_16_MC_CLK"/></ClkMux><FbMux Nm="FB5_16_N"><IPort NNm="FB5_16_Q"/></FbMux><DFlop Nm="FB5_16_FF"><FlopPort NNm="FB5_16_OR" Port="D"/><FlopPort NNm="FB5_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB5_16_OR"><OPort NNm="FB5_16_OR"/><IPort NNm="FB5_PT0"/><IPort NNm="FB5_PT1"/></Or></Mc></Lb><Lb Nm="FB6"><LbT Nm="FB6_PT0" PtT="XBR_CT_X"><OPort NNm="FB6_PT0"/><IPort NNm="FB7_13_Q"/><IPort NNm="FB7_9_Q"/></LbT><LbT Nm="FB6_PT1" PtT="XBR_CT_X"><OPort NNm="FB6_PT1"/><IPort NNm="FB7_10_Q"/><IPort NNm="FB3_13_Q"/></LbT><LbT Nm="FB6_PT2" PtT="XBR_CT_X"><OPort NNm="FB6_PT2"/><IPort NNm="FB6_10_Q"/><IPort NNm="FB7_9_Q"/></LbT><LbT Nm="FB6_PT3" PtT="XBR_CT_X"><OPort NNm="FB6_PT3"/><IPort NNm="FB6_11_Q"/></LbT><LbT Nm="FB6_PT4" PtT="XBR_CT"><OPort NNm="FB6_PT4"/><IPort NNm="FB6_11_Q"/></LbT><LbT Nm="FB6_PT5" PtT="XBR_CT"><OPort NNm="FB6_PT5"/><IPort NNm="FB5_9_Q"/></LbT><LbT Nm="FB6_PT6" PtT="XBR_CT"><OPort NNm="FB6_PT6"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB6_7_Q"/></LbT><LbT Nm="FB6_PT7" PtT="XBR_CT"><OPort NNm="FB6_PT7"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/></LbT><LbT Nm="FB6_PT8" PtT="XBR_A"><OPort NNm="FB6_PT8"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB6_14_Q"/></LbT><LbT Nm="FB6_PT9" PtT="XBR_B"><OPort NNm="FB6_PT9"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/></LbT><LbT Nm="FB6_PT10" PtT="XBR_C"><OPort NNm="FB6_PT10"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB6_12_Q"/></LbT><LbT Nm="FB6_PT11" PtT="XBR_A"><OPort NNm="FB6_PT11"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB6_8_Q"/><IPort NNm="FB6_7_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB6_14_Q"/></LbT><LbT Nm="FB6_PT13" PtT="XBR_C"><OPort NNm="FB6_PT13"/><IPort NNm="FB3_15_Q"/><IPort NNm="FB6_10_Q"/><IPort NNm="FB7_10_Q"/><IPort NNm="FB3_1_Q"/><IPort NNm="FB3_8_Q"/></LbT><LbT Nm="FB6_PT16" PtT="XBR_C"><OPort NNm="FB6_PT16"/><IPort NNm="FB6_10_Q"/><IPort NNm="FB4_3_Q"/></LbT><LbT Nm="FB6_PT22" PtT="XBR_C"><OPort NNm="FB6_PT22"/><IPort NNm="FB1_3_Q"/></LbT><LbT Nm="FB6_PT25" PtT="XBR_C"><OPort NNm="FB6_PT25"/><IPort NNm="FB1_1_Q"/></LbT><LbT Nm="FB6_PT31" PtT="XBR_C"><OPort NNm="FB6_PT31"/><IPort NNm="FB1_PT10"/></LbT><LbT Nm="FB6_PT34" PtT="XBR_C"><OPort NNm="FB6_PT34"/><IPort NNm="FB5_9_Q"/></LbT><LbT Nm="FB6_PT37" PtT="XBR_C"><OPort NNm="FB6_PT37"/><IPort NNm="FB4_9_Q"/><IPort NNm="FB6_13_Q"/></LbT><LbT Nm="FB6_PT40" PtT="XBR_C"><OPort NNm="FB6_PT40"/><IPort NNm="FB4_9_Q"/><IPort NNm="FB6_13_Q"/></LbT><LbT Nm="FB6_PT46" PtT="XBR_C"><OPort NNm="FB6_PT46"/><IPort NNm="FB4_9_Q"/></LbT><LbT Nm="FB6_PT52" PtT="XBR_C"><OPort NNm="FB6_PT52"/><IPort NNm="FB6_1_OR"/></LbT><LbT Nm="FB6_PT55" PtT="XBR_C"><OPort NNm="FB6_PT55"/><IPort NNm="FB1_11_I"/></LbT><Mc Nm="FB6_1"><ClkMux Nm="FB6_1_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_1_MC_CLK"/></ClkMux><FbMux Nm="FB6_1_N"><IPort NNm="FB6_1_OR"/></FbMux><FbMux Nm="FB6_1_P"><IPort NNm="FB6_1_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB6_1_I"><IPort NNm="p_spi_sck"/><OPort NNm="FB6_1_I"/></InBuf><DFlop Nm="FB6_1_FF"><FlopPort NNm="FB6_1_I" Port="D"/><FlopPort NNm="FB6_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB6_1_OR"><OPort NNm="FB6_1_OR"/><IPort NNm="FB6_PT3"/><IPort NNm="FB6_PT2"/></Or></Mc><Mc Nm="FB6_2"><ClkMux Nm="FB6_2_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_2_MC_CLK"/></ClkMux><FbMux Nm="FB6_2_N"><IPort NNm="FB6_2_Q"/></FbMux><FbMux Nm="FB6_2_P"><IPort NNm="FB6_2_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB6_2_I"><IPort NNm="p_spi_sdi"/><OPort NNm="FB6_2_I"/></InBuf><DFlop Nm="FB6_2_FF"><FlopPort NNm="FB6_2_I" Port="D"/><FlopPort NNm="FB6_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB6_PT13" Port="CE"/></DFlop></Mc><Mc Nm="FB6_3"><ClkMux Nm="FB6_3_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_3_MC_CLK"/></ClkMux><XorMux Nm="FB6_3_AND"><IPort NNm="FB6_3_I"/></XorMux><FbMux Nm="FB6_3_N"><IPort NNm="FB6_PT16"/></FbMux><FbMux Nm="FB6_3_P"><IPort NNm="FB6_3_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB6_3_I"><IPort NNm="p_spi_cs"/><OPort NNm="FB6_3_I"/></InBuf><DFlop Nm="FB6_3_FF"><FlopPort NNm="FB6_3_I" Port="D"/><FlopPort NNm="FB6_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_4"><ClkMux Nm="FB6_4_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_4_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB6_4_I"><IPort NNm="p_spi_sdo"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB6_4_O"><IPort NNm="FB6_4_Q"/><OPort NNm="p_spi_sdo"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_4_FF"><FlopPort NNm="FB6_4_OR" Port="D"/><FlopPort NNm="FB6_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB6_4_OR"><OPort NNm="FB6_4_OR"/><IPort NNm="FB6_PT0"/><IPort NNm="FB6_PT1"/></Or></Mc><Mc Nm="FB6_5"><ClkMux Nm="FB6_5_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_5_MC_CLK"/></ClkMux><XorMux Nm="FB6_5_AND"><IPort NNm="FB6_PT22"/></XorMux><FbMux Nm="FB6_5_N"><IPort NNm="FB6_5_Q"/></FbMux><DFlop Nm="FB6_5_FF"><FlopPort NNm="FB6_PT22" Port="D"/><FlopPort NNm="FB6_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_6"><ClkMux Nm="FB6_6_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_6_MC_CLK"/></ClkMux><XorMux Nm="FB6_6_AND"><IPort NNm="FB6_PT25"/></XorMux><FbMux Nm="FB6_6_N"><IPort NNm="FB6_6_Q"/></FbMux><FbMux Nm="FB6_6_P"><IPort NNm="FB6_6_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB6_6_I"><IPort NNm="p_mgt_loss"/><OPort NNm="FB6_6_I"/></InBuf><DFlop Nm="FB6_6_FF"><FlopPort NNm="FB6_PT25" Port="D"/><FlopPort NNm="FB6_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_7"><ClkMux Nm="FB6_7_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_7_MC_CLK"/></ClkMux><FbMux Nm="FB6_7_N"><IPort NNm="FB6_7_Q"/></FbMux><DFlop Nm="FB6_7_FF"><FlopPort NNm="FB6_7_OR" Port="D"/><FlopPort NNm="FB6_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB6_7_OR"><OPort NNm="FB6_7_OR"/><IPort NNm="FB6_PT6"/><IPort NNm="FB6_PT7"/></Or></Mc><Mc Nm="FB6_8"><ClkMux Nm="FB6_8_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_8_MC_CLK"/></ClkMux><FbMux Nm="FB6_8_N"><IPort NNm="FB6_8_Q"/></FbMux><DFlop Nm="FB6_8_FF"><FlopPort NNm="FB6_8_OR" Port="D"/><FlopPort NNm="FB6_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB6_PT31" Port="CE"/></DFlop><Or Nm="FB6_8_OR"><OPort NNm="FB6_8_OR"/><IPort NNm="FB6_PT5"/></Or></Mc><Mc Nm="FB6_9"><ClkMux Nm="FB6_9_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_9_MC_CLK"/></ClkMux><XorMux Nm="FB6_9_AND"><IPort NNm="FB6_PT34"/></XorMux><FbMux Nm="FB6_9_N"><IPort NNm="FB6_9_Q"/></FbMux><DFlop Nm="FB6_9_FF"><FlopPort NNm="FB6_PT34" Port="D"/><FlopPort NNm="FB6_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_10"><ClkMux Nm="FB6_10_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_10_MC_CLK"/></ClkMux><XorMux Nm="FB6_10_AND"><IPort NNm="FB6_PT37"/></XorMux><FbMux Nm="FB6_10_N"><IPort NNm="FB6_10_Q"/></FbMux><DFlop Nm="FB6_10_FF"><FlopPort NNm="FB6_PT37" Port="D"/><FlopPort NNm="FB6_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_11"><ClkMux Nm="FB6_11_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_11_MC_CLK"/></ClkMux><XorMux Nm="FB6_11_AND"><IPort NNm="FB6_PT40"/></XorMux><FbMux Nm="FB6_11_N"><IPort NNm="FB6_11_Q"/></FbMux><DFlop Nm="FB6_11_FF"><FlopPort NNm="FB6_PT40" Port="D"/><FlopPort NNm="FB6_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_12"><ClkMux Nm="FB6_12_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_12_MC_CLK"/></ClkMux><FbMux Nm="FB6_12_N"><IPort NNm="FB6_12_Q"/></FbMux><FbMux Nm="FB6_12_P"><IPort NNm="FB6_12_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB6_12_I"><IPort NNm="p_mgt_def"/><OPort NNm="FB6_12_I"/></InBuf><DFlop Nm="FB6_12_FF"><FlopPort NNm="FB6_12_OR" Port="D"/><FlopPort NNm="FB6_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB6_12_OR"><OPort NNm="FB6_12_OR"/><IPort NNm="FB6_PT10"/><IPort NNm="FB6_PT11"/></Or></Mc><Mc Nm="FB6_13"><ClkMux Nm="FB6_13_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_13_MC_CLK"/></ClkMux><XorMux Nm="FB6_13_AND"><IPort NNm="FB6_PT46"/></XorMux><FbMux Nm="FB6_13_N"><IPort NNm="FB6_13_Q"/></FbMux><DFlop Nm="FB6_13_FF"><FlopPort NNm="FB6_PT46" Port="D"/><FlopPort NNm="FB6_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_14"><ClkMux Nm="FB6_14_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_14_MC_CLK"/></ClkMux><FbMux Nm="FB6_14_N"><IPort NNm="FB6_14_Q"/></FbMux><DFlop Nm="FB6_14_FF"><FlopPort NNm="FB6_14_OR" Port="D"/><FlopPort NNm="FB6_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB6_14_OR"><OPort NNm="FB6_14_OR"/><IPort NNm="FB6_PT8"/><IPort NNm="FB6_PT9"/></Or></Mc><Mc Nm="FB6_15"><ClkMux Nm="FB6_15_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB6_15_MC_CLK"/></ClkMux><FbMux Nm="FB6_15_N"><IPort NNm="FB6_15_Q"/></FbMux><DFlop Nm="FB6_15_FF"><FlopPort NNm="FB6_15_OR" Port="D"/><FlopPort NNm="FB6_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB6_PT52" Port="CE"/></DFlop><Or Nm="FB6_15_OR"><OPort NNm="FB6_15_OR"/><IPort NNm="FB6_PT4"/></Or></Mc><Mc Nm="FB6_16"><XorMux Nm="FB6_16_AND"><IPort NNm="FB6_PT55"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB6_16_I"><IPort NNm="p_mgt_txdis"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB6_16_O"><IPort NNm="FB6_PT55"/><OPort NNm="p_mgt_txdis"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc></Lb><Lb Nm="FB7"><LbT Nm="FB7_PT0" PtT="XBR_CT_X"><OPort NNm="FB7_PT0"/><IPort NNm="FB6_2_I"/></LbT><LbT Nm="FB7_PT1" PtT="XBR_CT_X"><OPort NNm="FB7_PT1"/><IPort NNm="FB4_2_Q"/></LbT><LbT Nm="FB7_PT2" PtT="XBR_CT_X"><OPort NNm="FB7_PT2"/><IPort NNm="FB6_9_Q"/></LbT><LbT Nm="FB7_PT22" PtT="XBR_C"><OPort NNm="FB7_PT22"/><IPort NNm="FB5_4_Q"/><IPort NNm="FB3_4_Q"/></LbT><LbT Nm="FB7_PT25" PtT="XBR_C"><OPort NNm="FB7_PT25"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB3_2_Q"/></LbT><LbT Nm="FB7_PT31" PtT="XBR_C"><OPort NNm="FB7_PT31"/><IPort NNm="FB7_PT46"/></LbT><LbT Nm="FB7_PT34" PtT="XBR_C"><OPort NNm="FB7_PT34"/><IPort NNm="FB1_PT19"/></LbT><LbT Nm="FB7_PT37" PtT="XBR_C"><OPort NNm="FB7_PT37"/><IPort NNm="FB1_PT16"/></LbT><LbT Nm="FB7_PT40" PtT="XBR_C"><OPort NNm="FB7_PT40"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB3_3_Q"/></LbT><LbT Nm="FB7_PT43" PtT="XBR_C"><OPort NNm="FB7_PT43"/><IPort NNm="FB1_4_Q"/></LbT><LbT Nm="FB7_PT46" PtT="XBR_C"><OPort NNm="FB7_PT46"/><IPort NNm="FB6_9_Q"/><IPort NNm="FB5_8_Q"/></LbT><LbT Nm="FB7_PT49" PtT="XBR_C"><OPort NNm="FB7_PT49"/><IPort NNm="FB3_15_Q"/><IPort NNm="FB6_10_Q"/><IPort NNm="FB7_10_Q"/><IPort NNm="FB3_1_Q"/><IPort NNm="FB3_8_Q"/></LbT><Mc Nm="FB7_1"/><Mc Nm="FB7_2"/><Mc Nm="FB7_3"/><Mc Nm="FB7_4"/><Mc Nm="FB7_5"><ClkMux Nm="FB7_5_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB7_5_MC_CLK"/></ClkMux><XorMux Nm="FB7_5_AND"><IPort NNm="FB7_PT22"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB7_5_I"><IPort NNm="p_prom_sdi"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB7_5_O"><IPort NNm="FB7_5_Q"/><OPort NNm="p_prom_sdi"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_5_FF"><FlopPort NNm="FB7_PT22" Port="D"/><FlopPort NNm="FB7_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB7_6"><ClkMux Nm="FB7_6_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB7_6_MC_CLK"/></ClkMux><XorMux Nm="FB7_6_AND"><IPort NNm="FB7_PT25"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB7_6_I"><IPort NNm="p_prom_sck"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB7_6_O"><IPort NNm="FB7_6_Q"/><OPort NNm="p_prom_sck"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_6_FF"><FlopPort NNm="FB7_PT25" Port="D"/><FlopPort NNm="FB7_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB7_7"/><Mc Nm="FB7_8"><ClkMux Nm="FB7_8_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB7_8_MC_CLK"/></ClkMux><FbMux Nm="FB7_8_N"><IPort NNm="FB7_8_Q"/></FbMux><DFlop Nm="FB7_8_FF"><FlopPort NNm="FB7_8_OR" Port="D"/><FlopPort NNm="FB7_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB7_PT31" Port="CE"/></DFlop><Or Nm="FB7_8_OR"><OPort NNm="FB7_8_OR"/><IPort NNm="FB7_PT2"/></Or></Mc><Mc Nm="FB7_9"><ClkMux Nm="FB7_9_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB7_9_MC_CLK"/></ClkMux><FbMux Nm="FB7_9_N"><IPort NNm="FB7_9_Q"/></FbMux><DFlop Nm="FB7_9_FF"><FlopPort NNm="FB7_9_OR" Port="D"/><FlopPort NNm="FB7_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB7_PT34" Port="CE"/></DFlop><Or Nm="FB7_9_OR"><OPort NNm="FB7_9_OR"/><IPort NNm="FB7_PT1"/></Or></Mc><Mc Nm="FB7_10"><ClkMux Nm="FB7_10_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB7_10_MC_CLK"/></ClkMux><FbMux Nm="FB7_10_N"><IPort NNm="FB7_10_Q"/></FbMux><DFlop Nm="FB7_10_FF"><FlopPort NNm="FB7_10_OR" Port="D"/><FlopPort NNm="FB7_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB7_PT37" Port="CE"/></DFlop><Or Nm="FB7_10_OR"><OPort NNm="FB7_10_OR"/><IPort NNm="FB7_PT1"/></Or></Mc><Mc Nm="FB7_11"><ClkMux Nm="FB7_11_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB7_11_MC_CLK"/></ClkMux><XorMux Nm="FB7_11_AND"><IPort NNm="FB7_PT40"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB7_11_I"><IPort NNm="p_prom_cs"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB7_11_O"><IPort NNm="FB7_11_Q"/><OPort NNm="p_prom_cs"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_11_FF"><FlopPort NNm="FB7_PT40" Port="D"/><FlopPort NNm="FB7_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB7_12"><ClkMux Nm="FB7_12_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB7_12_MC_CLK"/></ClkMux><XorMux Nm="FB7_12_AND"><IPort NNm="FB7_PT43"/></XorMux><FbMux Nm="FB7_12_N"><IPort NNm="FB7_12_Q"/></FbMux><DFlop Nm="FB7_12_FF"><FlopPort NNm="FB7_PT43" Port="D"/><FlopPort NNm="FB7_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB7_13"><ClkMux Nm="FB7_13_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB7_13_MC_CLK"/></ClkMux><XorMux Nm="FB7_13_AND"><IPort NNm="FB7_13_I"/></XorMux><FbMux Nm="FB7_13_N"><IPort NNm="FB7_PT46"/></FbMux><FbMux Nm="FB7_13_P"><IPort NNm="FB7_13_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB7_13_I"><IPort NNm="p_prom_sdo"/><OPort NNm="FB7_13_I"/></InBuf><DFlop Nm="FB7_13_FF"><FlopPort NNm="FB7_13_I" Port="D"/><FlopPort NNm="FB7_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB7_14"><ClkMux Nm="FB7_14_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB7_14_MC_CLK"/></ClkMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB7_14_I"><IPort NNm="p_prom_wp"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB7_14_O"><IPort NNm="FB7_14_Q"/><OPort NNm="p_prom_wp"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_14_FF"><FlopPort NNm="FB7_14_OR" Port="D"/><FlopPort NNm="FB7_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB7_PT49" Port="CE"/></DFlop><Or Nm="FB7_14_OR"><OPort NNm="FB7_14_OR"/><IPort NNm="FB7_PT0"/></Or></Mc><Mc Nm="FB7_15"/><Mc Nm="FB7_16"/></Lb><Lb Nm="FB8"><LbT Nm="FB8_PT16" PtT="XBR_C"><OPort NNm="FB8_PT16"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB8_PT19" PtT="XBR_C"><OPort NNm="FB8_PT19"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB6_5_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB8_PT25" PtT="XBR_C"><OPort NNm="FB8_PT25"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB7_12_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB8_PT43" PtT="XBR_C"><OPort NNm="FB8_PT43"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB8_PT46" PtT="XBR_C"><OPort NNm="FB8_PT46"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB6_5_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB8_PT49" PtT="XBR_C"><OPort NNm="FB8_PT49"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB7_12_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB8_PT52" PtT="XBR_C"><OPort NNm="FB8_PT52"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB8_PT55" PtT="XBR_C"><OPort NNm="FB8_PT55"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB6_6_Q"/><IPort NNm="FB6_5_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_1_Q"/></LbT><Mc Nm="FB8_1"/><Mc Nm="FB8_2"/><Mc Nm="FB8_3"><ClkMux Nm="FB8_3_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB8_3_MC_CLK"/></ClkMux><XorMux Nm="FB8_3_AND"><IPort NNm="FB8_PT16"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB8_3_I"><IPort NNm="p_dac_cs&lt;3&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB8_3_O"><IPort NNm="FB8_3_Q"/><OPort NNm="p_dac_cs&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_3_FF"><FlopPort NNm="FB8_PT16" Port="D"/><FlopPort NNm="FB8_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_4"><ClkMux Nm="FB8_4_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB8_4_MC_CLK"/></ClkMux><XorMux Nm="FB8_4_AND"><IPort NNm="FB8_PT19"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB8_4_I"><IPort NNm="p_dac_sck&lt;3&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB8_4_O"><IPort NNm="FB8_4_Q"/><OPort NNm="p_dac_sck&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_4_FF"><FlopPort NNm="FB8_PT19" Port="D"/><FlopPort NNm="FB8_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_5"/><Mc Nm="FB8_6"><ClkMux Nm="FB8_6_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB8_6_MC_CLK"/></ClkMux><XorMux Nm="FB8_6_AND"><IPort NNm="FB8_PT25"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB8_6_I"><IPort NNm="p_dac_sdi&lt;3&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB8_6_O"><IPort NNm="FB8_6_Q"/><OPort NNm="p_dac_sdi&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_6_FF"><FlopPort NNm="FB8_PT25" Port="D"/><FlopPort NNm="FB8_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_7"/><Mc Nm="FB8_8"/><Mc Nm="FB8_9"/><Mc Nm="FB8_10"/><Mc Nm="FB8_11"/><Mc Nm="FB8_12"><ClkMux Nm="FB8_12_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB8_12_MC_CLK"/></ClkMux><XorMux Nm="FB8_12_AND"><IPort NNm="FB8_PT43"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB8_12_I"><IPort NNm="p_dac_cs&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB8_12_O"><IPort NNm="FB8_12_Q"/><OPort NNm="p_dac_cs&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_12_FF"><FlopPort NNm="FB8_PT43" Port="D"/><FlopPort NNm="FB8_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_13"><ClkMux Nm="FB8_13_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB8_13_MC_CLK"/></ClkMux><XorMux Nm="FB8_13_AND"><IPort NNm="FB8_PT46"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB8_13_I"><IPort NNm="p_dac_sck&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB8_13_O"><IPort NNm="FB8_13_Q"/><OPort NNm="p_dac_sck&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_13_FF"><FlopPort NNm="FB8_PT46" Port="D"/><FlopPort NNm="FB8_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_14"><ClkMux Nm="FB8_14_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB8_14_MC_CLK"/></ClkMux><XorMux Nm="FB8_14_AND"><IPort NNm="FB8_PT49"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB8_14_I"><IPort NNm="p_dac_sdi&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB8_14_O"><IPort NNm="FB8_14_Q"/><OPort NNm="p_dac_sdi&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_14_FF"><FlopPort NNm="FB8_PT49" Port="D"/><FlopPort NNm="FB8_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_15"><ClkMux Nm="FB8_15_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB8_15_MC_CLK"/></ClkMux><XorMux Nm="FB8_15_AND"><IPort NNm="FB8_PT52"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB8_15_I"><IPort NNm="p_dac_cs&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB8_15_O"><IPort NNm="FB8_15_Q"/><OPort NNm="p_dac_cs&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_15_FF"><FlopPort NNm="FB8_PT52" Port="D"/><FlopPort NNm="FB8_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_16"><ClkMux Nm="FB8_16_MC_CLK" Rate="1"><IPort NNm="FB2_13_I"/><OPort NNm="FB8_16_MC_CLK"/></ClkMux><XorMux Nm="FB8_16_AND"><IPort NNm="FB8_PT55"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB8_16_I"><IPort NNm="p_dac_sck&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB8_16_O"><IPort NNm="FB8_16_Q"/><OPort NNm="p_dac_sck&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_16_FF"><FlopPort NNm="FB8_PT55" Port="D"/><FlopPort NNm="FB8_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc></Lb></Document>
