<profile>

<ReportVersion>
<Version>2023.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcvu11p-flga2577-1-e</Part>
<TopModelName>systolic_array</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>7.674</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_35_2>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_126_1>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_126_1>
<VITIS_LOOP_35_2.2>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_143_2>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_143_2>
<VITIS_LOOP_153_4>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_153_4>
</VITIS_LOOP_35_2.2>
<VITIS_LOOP_93_1>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_98_2>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_98_2>
</VITIS_LOOP_93_1>
<VITIS_LOOP_178_5>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_214_6>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_214_6>
</VITIS_LOOP_178_5>
<VITIS_LOOP_226_7>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_226_7>
<VITIS_LOOP_56_1>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_60_2>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_60_2>
</VITIS_LOOP_56_1>
<VITIS_LOOP_71_3>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_75_4>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_75_4>
</VITIS_LOOP_71_3>
<VITIS_LOOP_178_5>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_214_6>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_214_6>
</VITIS_LOOP_178_5>
<VITIS_LOOP_226_7>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_226_7>
<VITIS_LOOP_56_1>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_60_2>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_60_2>
</VITIS_LOOP_56_1>
<VITIS_LOOP_71_3>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_75_4>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_75_4>
</VITIS_LOOP_71_3>
<VITIS_LOOP_126_1>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_126_1>
<VITIS_LOOP_35_2.13>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_143_2>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_143_2>
<VITIS_LOOP_153_4>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_153_4>
</VITIS_LOOP_35_2.13>
<VITIS_LOOP_93_1>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_98_2>
<Slack>7.30</Slack>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_98_2>
</VITIS_LOOP_93_1>
</VITIS_LOOP_35_2>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/systolic_array.cpp:3</SourceLocation>
<SummaryOfLoopViolations>
<VITIS_LOOP_35_2>
<Name>VITIS_LOOP_35_2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/systolic_array.cpp:35</SourceLocation>
<VITIS_LOOP_126_1>
<Name>VITIS_LOOP_126_1</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:137~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_126_1>
<VITIS_LOOP_35_2.2>
<Name>VITIS_LOOP_35_2.2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
<VITIS_LOOP_143_2>
<Name>VITIS_LOOP_143_2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_143_2>
<VITIS_LOOP_153_4>
<Name>VITIS_LOOP_153_4</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_153_4>
</VITIS_LOOP_35_2.2>
<VITIS_LOOP_93_1>
<Name>VITIS_LOOP_93_1</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:93~final_systolic_array_hls/pe_cycle.h:165~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
<VITIS_LOOP_98_2>
<Name>VITIS_LOOP_98_2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:94~final_systolic_array_hls/pe_cycle.h:165~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_98_2>
</VITIS_LOOP_93_1>
<VITIS_LOOP_178_5>
<Name>VITIS_LOOP_178_5</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:178~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
<VITIS_LOOP_214_6>
<Name>VITIS_LOOP_214_6</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:179~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_214_6>
</VITIS_LOOP_178_5>
<VITIS_LOOP_226_7>
<Name>VITIS_LOOP_226_7</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:226~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_226_7>
<VITIS_LOOP_56_1>
<Name>VITIS_LOOP_56_1</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:56~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
<VITIS_LOOP_60_2>
<Name>VITIS_LOOP_60_2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:57~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_60_2>
</VITIS_LOOP_56_1>
<VITIS_LOOP_71_3>
<Name>VITIS_LOOP_71_3</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:71~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
<VITIS_LOOP_75_4>
<Name>VITIS_LOOP_75_4</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:72~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_75_4>
</VITIS_LOOP_71_3>
<VITIS_LOOP_178_5>
<Name>VITIS_LOOP_178_5</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:178~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
<VITIS_LOOP_214_6>
<Name>VITIS_LOOP_214_6</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:215~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_214_6>
</VITIS_LOOP_178_5>
<VITIS_LOOP_226_7>
<Name>VITIS_LOOP_226_7</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:226~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_226_7>
<VITIS_LOOP_56_1>
<Name>VITIS_LOOP_56_1</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:56~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
<VITIS_LOOP_60_2>
<Name>VITIS_LOOP_60_2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:61~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_60_2>
</VITIS_LOOP_56_1>
<VITIS_LOOP_71_3>
<Name>VITIS_LOOP_71_3</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:71~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
<VITIS_LOOP_75_4>
<Name>VITIS_LOOP_75_4</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:76~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_75_4>
</VITIS_LOOP_71_3>
<VITIS_LOOP_126_1>
<Name>VITIS_LOOP_126_1</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:137~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_126_1>
<VITIS_LOOP_35_2.13>
<Name>VITIS_LOOP_35_2.13</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
<VITIS_LOOP_143_2>
<Name>VITIS_LOOP_143_2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_143_2>
<VITIS_LOOP_153_4>
<Name>VITIS_LOOP_153_4</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:154~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_153_4>
</VITIS_LOOP_35_2.13>
<VITIS_LOOP_93_1>
<Name>VITIS_LOOP_93_1</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:93~final_systolic_array_hls/pe_cycle.h:165~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
<VITIS_LOOP_98_2>
<Name>VITIS_LOOP_98_2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>final_systolic_array_hls/pe_cycle.h:99~final_systolic_array_hls/pe_cycle.h:165~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
</VITIS_LOOP_98_2>
</VITIS_LOOP_93_1>
</VITIS_LOOP_35_2>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>27</BRAM_18K>
<DSP>10</DSP>
<FF>6891</FF>
<LUT>9516</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>4032</BRAM_18K>
<DSP>9216</DSP>
<FF>2592000</FF>
<LUT>1296000</LUT>
<URAM>960</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_control_AWVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWADDR</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WDATA</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WSTRB</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARADDR</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RDATA</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RRESP</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BRESP</name>
<Object>control</Object>
<Type>scalar</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>systolic_array</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>systolic_array</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>systolic_array</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>inputStream_TDATA</name>
<Object>inputStream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>160</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inputStream_TVALID</name>
<Object>inputStream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inputStream_TREADY</name>
<Object>inputStream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outputStream_TDATA</name>
<Object>outputStream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>160</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outputStream_TVALID</name>
<Object>outputStream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outputStream_TREADY</name>
<Object>outputStream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
