<!DOCTYPE html>

<html class="client-nojs" dir="ltr" lang="en">
<head>
<meta charset="utf-8"/>
<title>FPGA - Chessprogramming wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"FPGA","wgTitle":"FPGA","wgCurRevisionId":25672,"wgRevisionId":25672,"wgArticleId":3200,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Toto Blanke","Jasper van 't Hof"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"FPGA","wgRelevantArticleId":3200,"wgRequestId":"Zp7DVQAL2SoIDHtirCvihwAAABU","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgPreferredVariant":"en","wgMFExpandAllSectionsUserOption":false,"wgMFDisplayWikibaseDescriptions":{"search":false,"nearby":false,"watchlist":false,"tagline":false}});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.cite.styles":"ready","ext.embedVideo.styles":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.options@0bhc5ha",function($,jQuery,require,module){mw.user.options.set([]);});mw.loader.implement("user.tokens@0kthzed",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/

});mw.loader.load(["ext.cite.a11y","ext.embedVideo","site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link href="/load.php?debug=false&amp;lang=en&amp;modules=ext.cite.styles%7Cext.embedVideo.styles%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;printable=1&amp;skin=vector" rel="stylesheet"/>
<script async="" src="/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;printable=1&amp;skin=vector"></script>
<meta content="" name="ResourceLoaderDynamicStyles"/>
<link href="/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;printable=1&amp;skin=vector" rel="stylesheet"/>
<meta content="MediaWiki 1.30.1" name="generator"/>
<meta content="noindex,follow" name="robots"/>
<link href="/images/favicon.ico" rel="shortcut icon"/>
<link href="/opensearch_desc.php" rel="search" title="Chessprogramming wiki (en)" type="application/opensearchdescription+xml"/>
<link href="https://www.chessprogramming.org/api.php?action=rsd" rel="EditURI" type="application/rsd+xml"/>
<link href="/Chessprogramming:About" rel="license"/>
<link href="/index.php?title=Special:RecentChanges&amp;feed=atom" rel="alternate" title="Chessprogramming wiki Atom feed" type="application/atom+xml"/>
<!--[if lt IE 9]><script src="/resources/lib/html5shiv/html5shiv.min.js?40bd4"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-FPGA rootpage-FPGA skin-vector action-view"> <div class="noprint" id="mw-page-base"></div>
<div class="noprint" id="mw-head-base"></div>
<div class="mw-body" id="content" role="main">
<a id="top"></a>
<div class="mw-indicators mw-body-content">
</div>
<h1 class="firstHeading" id="firstHeading" lang="en">FPGA</h1>
<div class="mw-body-content" id="bodyContent">
<div class="noprint" id="siteSub">From Chessprogramming wiki</div>
<div id="contentSub"></div>
<div class="mw-jump" id="jump-to-nav">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
</div>
<div class="mw-content-ltr" dir="ltr" id="mw-content-text" lang="en"><div class="mw-parser-output"><p><b><a href="Main Page.html" title="Main Page">Home</a> * <a href="Hardware.html" title="Hardware">Hardware</a> * FPGA</b>
</p>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a class="image" href="File:Altera StratixIVGX FPGA.jpg.html"><img alt="" class="thumbimage" height="201" src="wikipedia/commons/thumb/f/fa/Altera_StratixIVGX_FPGA.jpg/300px-Altera_StratixIVGX_FPGA.jpg" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/f/fa/Altera_StratixIVGX_FPGA.jpg/450px-Altera_StratixIVGX_FPGA.jpg 1.5x, https://upload.wikimedia.org/wikipedia/commons/f/fa/Altera_StratixIVGX_FPGA.jpg 2x" width="300"/></a> <div class="thumbcaption"><div class="magnify"><a class="internal" href="File:Altera StratixIVGX FPGA.jpg.html" title="Enlarge"></a></div><a class="external text" href="https://en.wikipedia.org/wiki/Altera" rel="nofollow">Altera</a> FPGA <sup class="reference" id="cite_ref-1"><a href="#cite note-1">[1]</a></sup></div></div></div>
<p><b>FPGA</b>, (Field-programmable gate array)<br/>
a <a class="external text" href="https://en.wikipedia.org/wiki/Field-programmability" rel="nofollow">field-programmable</a> <a class="external text" href="https://en.wikipedia.org/wiki/Integrated_circuit" rel="nofollow">integrated circuit</a> consisting of a two-dimensional <a href="Array.html" title="Array">array</a> of logic blocks interconnected by a hierarchy of reconfigurable routing channels. The behavior of a FPGA is defined by a schematic design or by a <a class="external text" href="https://en.wikipedia.org/wiki/Hardware_description_language" rel="nofollow">hardware description language</a> (HDL), most notably <a class="external text" href="https://en.wikipedia.org/wiki/VHDL" rel="nofollow">VHDL</a> and <a class="external text" href="https://en.wikipedia.org/wiki/Verilog" rel="nofollow">Verilog</a>. FPGA cards of their main suppliers <a class="external text" href="https://en.wikipedia.org/wiki/Xilinx" rel="nofollow">Xilinx</a> <sup class="reference" id="cite_ref-2"><a href="#cite note-2">[2]</a></sup> and <a class="external text" href="https://en.wikipedia.org/wiki/Altera" rel="nofollow">Altera</a> <sup class="reference" id="cite_ref-3"><a href="#cite note-3">[3]</a></sup> can be plugged into a <a href="IBM PC.html" title="IBM PC">PC</a> with communication over the <a class="external text" href="https://en.wikipedia.org/wiki/Conventional_PCI" rel="nofollow">PCI</a> or <a class="external text" href="https://en.wikipedia.org/wiki/PCI_Express" rel="nofollow">PCI Express</a> bus. <a class="new" href="index.php?title=IBM&amp;action=edit&amp;redlink=1.html" title="IBM (page does not exist)">IBM's</a> <a class="external text" href="https://en.wikipedia.org/wiki/POWER8" rel="nofollow">POWER8</a> processor,  introduced in August 2013, features a CAPI port (Coherent Accelerator Processor Interface) is layered on top of <a class="external text" href="https://en.wikipedia.org/wiki/PCI_Express#PCI_Express_3.x" rel="nofollow">PCI Express 3.0</a> suited to connect custom hardware such as FPGAs <sup class="reference" id="cite_ref-4"><a href="#cite note-4">[4]</a></sup> <sup class="reference" id="cite_ref-5"><a href="#cite note-5">[5]</a></sup>. 
</p>
<div class="toc" id="toc"><div class="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Architecture"><span class="tocnumber">1</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Structure"><span class="tocnumber">1.1</span> <span class="toctext">Structure</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Blocks and Cells"><span class="tocnumber">1.2</span> <span class="toctext">Blocks and Cells</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Routing"><span class="tocnumber">1.3</span> <span class="toctext">Routing</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-5"><a href="#FPGA in Computer Chess"><span class="tocnumber">2</span> <span class="toctext">FPGA in Computer Chess</span></a>
<ul>
<li class="toclevel-2 tocsection-6"><a href="#Boul.C3.A9"><span class="tocnumber">2.1</span> <span class="toctext">Boul√©</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Donninger"><span class="tocnumber">2.2</span> <span class="toctext">Donninger</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-8"><a href="#Publications"><span class="tocnumber">3</span> <span class="toctext">Publications</span></a>
<ul>
<li class="toclevel-2 tocsection-9"><a href="#1997 ..."><span class="tocnumber">3.1</span> <span class="toctext">1997 ...</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#2000 ..."><span class="tocnumber">3.2</span> <span class="toctext">2000 ...</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#2005 ..."><span class="tocnumber">3.3</span> <span class="toctext">2005 ...</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#2010 ..."><span class="tocnumber">3.4</span> <span class="toctext">2010 ...</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#2015 ..."><span class="tocnumber">3.5</span> <span class="toctext">2015 ...</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#2020 ..."><span class="tocnumber">3.6</span> <span class="toctext">2020 ...</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-15"><a href="#Forum Posts"><span class="tocnumber">4</span> <span class="toctext">Forum Posts</span></a>
<ul>
<li class="toclevel-2 tocsection-16"><a href="#2000 ... 2"><span class="tocnumber">4.1</span> <span class="toctext">2000 ...</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#2005 ... 2"><span class="tocnumber">4.2</span> <span class="toctext">2005 ...</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="#2010 ... 2"><span class="tocnumber">4.3</span> <span class="toctext">2010 ...</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-19"><a href="#External Links"><span class="tocnumber">5</span> <span class="toctext">External Links</span></a>
<ul>
<li class="toclevel-2 tocsection-20"><a href="#Vendors"><span class="tocnumber">5.1</span> <span class="toctext">Vendors</span></a></li>
<li class="toclevel-2 tocsection-21"><a href="#Misc"><span class="tocnumber">5.2</span> <span class="toctext">Misc</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-22"><a href="#References"><span class="tocnumber">6</span> <span class="toctext">References</span></a></li>
</ul>
</div>
<h1><span class="mw-headline" id="Architecture">Architecture</span></h1>
<h2><span class="mw-headline" id="Structure">Structure</span></h2>
<table>
<tr style="vertical-align:top;">
<td> <div class="floatnone"><a href="http://www.eecg.toronto.edu/~vaughn/challenge/fpga arch.html.html" rel="nofollow"><img alt="Fpga structure.jpg" class="thumbborder" height="222" src="images/3/34/Fpga_structure.jpg" style="vertical-align: text-bottom" width="320"/></a></div>
</td>
<td rowspan="2"> The structure is a two-dimensional array of logic blocks and reconfigurable routing channels, which all have the same width (number of wires). I/O pads can connect to any one of the wiring segments in the channel adjacent to it <sup class="reference" id="cite_ref-6"><a href="#cite note-6">[6]</a></sup>.
</td></tr>
<tr>
<td>  FPGA structure <sup class="reference" id="cite_ref-7"><a href="#cite note-7">[7]</a></sup>
</td></tr></table>
<p><span id="LC"></span>
</p>
<h2><span class="mw-headline" id="Blocks_and_Cells">Blocks and Cells</span></h2>
<table>
<tr style="vertical-align:top;">
<td> <div class="floatnone"><a class="image" href="File:Logic block2.svg.html"><img alt="Logic block2.svg" class="thumbborder" height="87" src="wikipedia/commons/thumb/6/6b/Logic_block2.svg/320px-Logic_block2.svg.png" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/6/6b/Logic_block2.svg/480px-Logic_block2.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/6/6b/Logic_block2.svg/640px-Logic_block2.svg.png 2x" style="vertical-align: text-bottom" width="320"/></a></div>
</td>
<td rowspan="2"> Each logic block (configurable logic block CLB, or logic array block LAB) consists of one or more logical cells (LC, adaptive logic module ALM, logic element LE, Slice etc.), each with a n-input bits (4-6) to one-output bit programmable <a class="external text" href="https://en.wikipedia.org/wiki/Lookup_table#Hardware_LUTs" rel="nofollow">lookup table (LUT)</a> - the <a href="Combinatorial Logic.html" title="Combinatorial Logic">combinatorial logic</a>, and a <a href="Memory.html#FlipFlop" title="Memory">D-Flip-Flop</a>, which synchronizes and stores the output by the edge of a clock signal to implement a <a href="Sequential Logic.html" title="Sequential Logic">sequential logic</a>. A configurable <a class="external text" href="https://en.wikipedia.org/wiki/Multiplexer" rel="nofollow">multiplexer</a> either switches the direct or latched LUT output outwards.
</td></tr>
<tr>
<td>  Logic cell with LUT and <a href="Memory.html#FlipFlop" title="Memory">D-Flip-Flop</a> <sup class="reference" id="cite_ref-8"><a href="#cite note-8">[8]</a></sup>
</td></tr></table>
<h2><span class="mw-headline" id="Routing">Routing</span></h2>
<table>
<tr style="vertical-align:top;">
<td> <div class="floatnone"><a class="image" href="File:Switch box.svg.html"><img alt="Switch box.svg" class="thumbborder" height="209" src="wikipedia/commons/thumb/b/bd/Switch_box.svg/320px-Switch_box.svg.png" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/b/bd/Switch_box.svg/480px-Switch_box.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/b/bd/Switch_box.svg/640px-Switch_box.svg.png 2x" style="vertical-align: text-bottom" width="320"/></a></div>
</td>
<td rowspan="2"> Inputs and outputs of a cell can connect to any one of the routing wires in the channel adjacent to it. Whenever a vertical and a horizontal channel intersect there is a switch box with programmable switches that allow it to connect to other wires in adjacent channel segments. <a class="external text" href="https://en.wikipedia.org/wiki/Virtex_%28FPGA%29#Virtex_family" rel="nofollow">Xilinx Virtex</a> devices further provide BlockRAM, a 4096-bit synchronous memory which can be configured for single or dual port usage with variable widths of 1, 2, 4, 8 or 16 bits.
</td></tr>
<tr>
<td>  Switch box topology <sup class="reference" id="cite_ref-9"><a href="#cite note-9">[9]</a></sup>
</td></tr></table>
<h1><span class="mw-headline" id="FPGA_in_Computer_Chess">FPGA in Computer Chess</span></h1>
<p>FPGAs are suited to implement a <a href="Belle.html#Hardware" title="Belle">Belle</a> like <a href="Move Generation.html" title="Move Generation">move generator</a> in hardware. While <a href="Marc Boul%C3%A9.html" title="Marc Boul√©">Marc Boul√©</a> proposed a pure generation approach as used by his program <a href="MBChess.html" title="MBChess">MBChess</a>, <a href="Chrilly Donninger.html" title="Chrilly Donninger">Chrilly Donninger</a>, with PCI-communication overhead in mind, went some steps further in <a href="Brutus.html" title="Brutus">Brutus</a> <sup class="reference" id="cite_ref-10"><a href="#cite note-10">[10]</a></sup> and <a href="Hydra.html" title="Hydra">Hydra</a>, using a complete 3-<a href="Ply.html" title="Ply">ply</a> <a href="Iterative Search.html" title="Iterative Search">iterative search</a> including <a href="Quiescence Search.html" title="Quiescence Search">quiescence</a> and <a href="Evaluation.html" title="Evaluation">evaluation</a>, controlled by a <a class="external text" href="https://en.wikipedia.org/wiki/Finite-state_machine" rel="nofollow">finite state machine (FSM)</a>. 
</p>
<ul><li> <a href="MBChess.html" title="MBChess">MBChess</a></li>
<li> <a href="Brutus.html" title="Brutus">Brutus</a></li>
<li> <a href="Hydra.html" title="Hydra">Hydra</a></li></ul>
<p><span id="Boule"></span>
</p>
<h2><span class="mw-headline" id="Boul.C3.A9">Boul√©</span></h2>
<p>In his Masters thesis <sup class="reference" id="cite_ref-11"><a href="#cite note-11">[11]</a></sup>, <a href="Marc Boul%C3%A9.html" title="Marc Boul√©">Marc Boul√©</a> proposed a FPGA move generator, as used by his chess program <a href="MBChess.html" title="MBChess">MBChess</a>. His approach performs a Belle like move masking method with find <b>victim</b> and find <b>aggressor</b> cycles in <a href="MVV-LVA.html" title="MVV-LVA">MVV-LVA</a> manner. A 1-bit, 64-deep synchronous memory in each <a href="Squares.html" title="Squares">square</a> is used to memorize masked bits. The move generator includes a PCI interface to connect it to the PC running MBChess. Communication is done via different commands, such as to instruct the move generator to <a href="Unmake Move.html" title="Unmake Move">undo</a> the currently stored move, generate and return the next move and <a href="Make Move.html" title="Make Move">execute</a> that move on its internal FPGA <a href="Board Representation.html" title="Board Representation">board representation</a>. In total, 10,804 out of 18,816 logic cells of a Xilinx XCV800 <sup class="reference" id="cite_ref-12"><a href="#cite note-12">[12]</a></sup> were used, 10,104 as LUT, 700 as RAM <sup class="reference" id="cite_ref-13"><a href="#cite note-13">[13]</a></sup>. 
</p>
<div class="floatnone"><a class="image" href="File:FPGAChessSquares.JPG.html"><img alt="FPGAChessSquares.JPG" class="thumbborder" height="465" src="images/3/3f/FPGAChessSquares.JPG" style="vertical-align: text-bottom" width="706"/></a></div>
<p>A block diagram of a chess square with transmitter (TX) and the receiver (RX) <sup class="reference" id="cite_ref-14"><a href="#cite note-14">[14]</a></sup>
<span id="Donninger"></span>
</p>
<h2><span class="mw-headline" id="Donninger">Donninger</span></h2>
<p><a href="Brutus.html" title="Brutus">Brutus</a> <sup class="reference" id="cite_ref-15"><a href="#cite note-15">[15]</a></sup> and its successor <a href="Hydra.html" title="Hydra">Hydra</a> by <a href="Chrilly Donninger.html" title="Chrilly Donninger">Chrilly Donninger</a> et al. <sup class="reference" id="cite_ref-16"><a href="#cite note-16">[16]</a></sup> perform the last 3 plies of an n-ply search on the FPGA side, inclusively the quiescence search and evaluations. It uses 67 out of 96 BlockRAMs, 534 of 24,576 Flip-Flops, and 18,403 of 24,576 LUTs. An upper bound for the number of cycles per search node is 9. Hydra essentially contains a big piece of combinatorial logic, controlled by a finite state machine (FSM) with 54 states for the search. The move generator consists of the generate <b>aggressor</b> module and the generate <b>victim</b> module, both instantiate 64 square modules, one for each square.
</p><p>The squares send piece-signals if any, respectively forwarding the signals of <a href="Sliding Pieces.html" title="Sliding Pieces">sliding pieces</a>. Each square can output the signal ‚Äôvictim found‚Äô to indicate the ‚Äôvictim‚Äô is <a href="Target Square.html" title="Target Square">target square</a> of a <a href="Pseudo-Legal Move.html" title="Pseudo-Legal Move">pseudo-legal move</a>. The collection of all ‚Äôvictim found‚Äô signals is the input for a comparator tree, an arbiter, which selects the most attractive, not yet examined victim. The Generate Aggressor module takes the arbiter‚Äôs output as input and sends the signal of a super-piece from the target to find one or more <a href="Origin Square.html" title="Origin Square">origin squares</a>. Selection criteria are the values of attacked pieces and whether or not a move is a <a href="Killer Move.html" title="Killer Move">killer move</a>.
</p>
<h1><span class="mw-headline" id="Publications">Publications</span></h1>
<h2><span class="mw-headline" id="1997_...">1997 ...</span></h2>
<ul><li> <a class="new" href="index.php?title=Kurt Keutzer&amp;action=edit&amp;redlink=1.html" title="Kurt Keutzer (page does not exist)">Kurt Keutzer</a> (<b>1997</b>). <i><a class="external text" href="http://dl.acm.org/citation.cfm?id=258326.html" rel="nofollow">Challenges in CAD for the One Million Gate FPGA</a></i>. <a class="external text" href="http://dblp.uni-trier.de/db/conf/fpga/fpga97.html.html#Keutzer97" rel="nofollow">FPGA 1997</a>, <a class="external text" href="https://www.computer.org/csdl/proceedings/fpga/1997/2600/00/26000133.pdf" rel="nofollow">pdf</a></li>
<li> <a class="external text" href="http://www.eecg.toronto.edu/%7Ebrown/.html" rel="nofollow">Stephen Brown</a>, <a href="Zvonko Vranesic.html" title="Zvonko Vranesic">Zvonko Vranesic</a> (<b>1999</b>). <i><a class="external text" href="http://www.mhhe.com/engcs/electrical/brownvranesic/.html" rel="nofollow">Fundamentals of Digital Logic with VHDL Design</a></i>. <a class="external text" href="http://catalogs.mhhe.com/mhhe/home.do.html" rel="nofollow">McGraw-Hill</a></li></ul>
<h2><span class="mw-headline" id="2000_...">2000 ...</span></h2>
<ul><li> <a class="new" href="index.php?title=Youhei Hori&amp;action=edit&amp;redlink=1.html" title="Youhei Hori (page does not exist)">Youhei Hori</a>, <a class="new" href="index.php?title=Minenobu Seki&amp;action=edit&amp;redlink=1.html" title="Minenobu Seki (page does not exist)">Minenobu Seki</a>, <a class="new" href="index.php?title=Tsutomu Maruyama&amp;action=edit&amp;redlink=1.html" title="Tsutomu Maruyama (page does not exist)">Tsutomu Maruyama</a>, <a href="Reijer Grimbergen.html" title="Reijer Grimbergen">Reijer Grimbergen</a>, <a class="new" href="index.php?title=Tsutomu Hoshino&amp;action=edit&amp;redlink=1.html" title="Tsutomu Hoshino (page does not exist)">Tsutomu Hoshino</a> (<b>2000</b>). <i><a class="external text" href="http://link.springer.com/chapter/10.1007/3-540-45579-5 20.html" rel="nofollow">A Shogi Processor with a Field Programmable Gate Array</a></i>. <a href="CG 2000.html" title="CG 2000">CG 2000</a></li>
<li> <a href="Valavan Manohararajah.html" title="Valavan Manohararajah">Valavan Manohararajah</a>, <a class="external text" href="https://www.linkedin.com/in/terry-borer-501847/" rel="nofollow">Terry P. Borer</a>, <a class="external text" href="http://www.eecg.toronto.edu/%7Ebrown/.html" rel="nofollow">Stephen Brown</a>, <a href="Zvonko Vranesic.html" title="Zvonko Vranesic">Zvonko Vranesic</a> (<b>2002</b>). <i><a class="external text" href="https://www.semanticscholar.org/paper/Automatic-Partitioning-for-Improved-Placement-and-Manohararajah-Borer/d53ad046c377bedc4caa2f80dfc32339f0bc3d6d" rel="nofollow">Automatic Partitioning for Improved Placement and Routing in Complex Programmable Logic Devices</a></i>. <a class="external text" href="https://dblp.uni-trier.de/db/conf/fpl/fpl2002.html" rel="nofollow">FPL 2002</a></li>
<li> <a href="Marc Boul%C3%A9.html" title="Marc Boul√©">Marc Boul√©</a> (<b>2002</b>). <i>An FPGA Move Generator for the Game of Chess</i>. Masters thesis, <a href="McGill University.html" title="McGill University">McGill University</a>, supervisor: <a href="Zeljko Zilic.html" title="Zeljko Zilic">Zeljko Zilic</a>, co-supervisor: <a href="Monroe Newborn.html" title="Monroe Newborn">Monty Newborn</a></li>
<li> <a href="Marc Boul%C3%A9.html" title="Marc Boul√©">Marc Boul√©</a>, <a href="Zeljko Zilic.html" title="Zeljko Zilic">Zeljko Zilic</a> (<b>2002</b>). <i>An FPGA Move Generator for the Game of Chess</i>. <a href="McGill University.html" title="McGill University">McGill University</a></li>
<li> <a href="Marc Boul%C3%A9.html" title="Marc Boul√©">Marc Boul√©</a>, <a href="Zeljko Zilic.html" title="Zeljko Zilic">Zeljko Zilic</a> (<b>2002</b>). <i>An FPGA Move Generator for the Game of Chess</i>. <a href="ICGA Journal.html#25 2" title="ICGA Journal">ICGA Journal, Vol. 25, No. 2</a></li>
<li> <a class="new" href="index.php?title=Youhei Hori&amp;action=edit&amp;redlink=1.html" title="Youhei Hori (page does not exist)">Youhei Hori</a>, <a class="new" href="index.php?title=Masashi Sonoyama&amp;action=edit&amp;redlink=1.html" title="Masashi Sonoyama (page does not exist)">Masashi Sonoyama</a>, <a class="new" href="index.php?title=Tsutomu Maruyama&amp;action=edit&amp;redlink=1.html" title="Tsutomu Maruyama (page does not exist)">Tsutomu Maruyama</a> (<b>2002</b>). <i>An FPGA-Based Processor for Shogi Mating Problems</i>. 2002 IEEE International Conference on Field-Programmable Technology, 2002, <a class="external text" href="http://staff.aist.go.jp/hori.y/articles/hori icfpt02.pdf.html" rel="nofollow">pdf</a></li>
<li> <a href="Marc Boul%C3%A9.html" title="Marc Boul√©">Marc Boul√©</a>, <a href="Zeljko Zilic.html" title="Zeljko Zilic">Zeljko Zilic</a> (<b>2003</b>). <i>FPGA Hardware Acceleration: From Chess Playing to Automated Theorem Proving</i>. poster presentation, Micronet Sept. 2003</li>
<li> <a class="external text" href="http://www.eecg.toronto.edu/%7Ebrown/.html" rel="nofollow">Stephen Brown</a>, <a href="Zvonko Vranesic.html" title="Zvonko Vranesic">Zvonko Vranesic</a> (<b>2003</b>). <i><a class="external text" href="http://www.mhhe.com/engcs/electrical/brownvranesic/.html" rel="nofollow">Fundamentals of Digital Logic with Verilog Design</a></i>. <a class="external text" href="http://catalogs.mhhe.com/mhhe/home.do.html" rel="nofollow">McGraw-Hill</a></li>
<li> <a href="Chrilly Donninger.html" title="Chrilly Donninger">Chrilly Donninger</a>, <a href="Alex Kure.html" title="Alex Kure">Alex Kure</a>, <a href="Ulf Lorenz.html" title="Ulf Lorenz">Ulf Lorenz</a> (<b>2004</b>). <i>Parallel Brutus: The First Distributed, FPGA Accelerated Chess Program</i>. <a class="external text" href="http://dl.acm.org/citation.cfm?id=645610&amp;picked=prox.html" rel="nofollow">IPDPS‚Äô04</a></li>
<li> <a href="Chrilly Donninger.html" title="Chrilly Donninger">Chrilly Donninger</a>, <a href="Ulf Lorenz.html" title="Ulf Lorenz">Ulf Lorenz</a> (<b>2004</b>). <i><a class="external text" href="http://www.springerlink.com/content/hp9la9pwq0a1cmrp/.html" rel="nofollow">The Chess Monster Hydra</a></i> in <a class="external text" href="http://www.springerlink.com/content/8grv6pu2e8hd/?p=3037c8af6a0147319f6f5a8e133083dd&amp;pi=0.html" rel="nofollow">Field Programmable Logic and Application</a>, FPL 2004 </li></ul>
<h2><span class="mw-headline" id="2005_...">2005 ...</span></h2>
<ul><li> <a href="Valavan Manohararajah.html" title="Valavan Manohararajah">Valavan Manohararajah</a> (<b>2005</b>). <i>Area Optimizations in FPGA Architecture and CAD</i>. Ph.D. Thesis, <a class="external text" href="http://www.valavan.net/pthesis.pdf.html" rel="nofollow">pdf</a></li>
<li> <a href="Valavan Manohararajah.html" title="Valavan Manohararajah">Valavan Manohararajah</a>, <a class="external text" href="http://www.eecg.toronto.edu/%7Ebrown/.html" rel="nofollow">Stephen Brown</a>, <a href="Zvonko Vranesic.html" title="Zvonko Vranesic">Zvonko Vranesic</a> (<b>2006</b>). <i><a class="external text" href="https://ieeexplore.ieee.org/document/4100986/" rel="nofollow">Adaptive FPGAs: High-Level Architecture and a Synthesis Method</a></i>. <a class="external text" href="https://dblp.uni-trier.de/db/conf/fpl/fpl2006.html" rel="nofollow">FPL 2006</a>, <a class="external text" href="http://www.eecg.toronto.edu/~brown/papers/fpl06-manohararajah.pdf.html" rel="nofollow">pdf</a></li>
<li> <a href="Valavan Manohararajah.html" title="Valavan Manohararajah">Valavan Manohararajah</a>, <a class="external text" href="http://www.eecg.toronto.edu/%7Ebrown/.html" rel="nofollow">Stephen Brown</a>, <a href="Zvonko Vranesic.html" title="Zvonko Vranesic">Zvonko Vranesic</a> (<b>2006</b>). <i><a class="external text" href="https://ieeexplore.ieee.org/document/1715419/" rel="nofollow">Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping</a>.</i> <a href="IEEE.html#TCICS" title="IEEE">IEEE Transactions on CAD of Integrated Circuits and Systems</a>, Vol. 25, No. 11</li>
<li> <a class="external text" href="http://www.eecg.toronto.edu/%7Ebrown/.html" rel="nofollow">Stephen Brown</a>, <a href="Zvonko Vranesic.html" title="Zvonko Vranesic">Zvonko Vranesic</a> (<b>2007</b>). <i><a class="external text" href="http://www.mhhe.com/engcs/electrical/brownvranesic/.html" rel="nofollow">Fundamentals of Digital Logic with Verilog Design</a></i>. <a class="external text" href="http://catalogs.mhhe.com/mhhe/home.do.html" rel="nofollow">McGraw-Hill</a>, 2nd edition, <a class="external text" href="https://www.amazon.com/Fundamentals-Digital-Logic-Verilog-Design/dp/0077211642" rel="nofollow">amazon</a></li>
<li> <a class="external text" href="http://www.eecg.toronto.edu/%7Ebrown/.html" rel="nofollow">Stephen Brown</a>, <a href="Zvonko Vranesic.html" title="Zvonko Vranesic">Zvonko Vranesic</a> (<b>2008</b>). <i><a class="external text" href="http://www.mhhe.com/engcs/electrical/brownvranesic/.html" rel="nofollow">Fundamentals of Digital Logic with VHDL Design</a></i>. <a class="external text" href="http://catalogs.mhhe.com/mhhe/home.do.html" rel="nofollow">McGraw-Hill</a>, 3rd edition, <a class="external text" href="https://www.amazon.com/Fundamentals-Digital-Logic-Design-CD-ROM/dp/0077221435/ref=dp_ob_title_bk" rel="nofollow">amazon</a></li>
<li> <a href="Zeljko Zilic.html" title="Zeljko Zilic">Zeljko Zilic</a> (<b>2009</b>). <i><a class="external text" href="https://www.semanticscholar.org/paper/Designing-and-Using-FPGAs-beyond-Classical-Binary-Zilic/c63e05fc673821d5dc8e471e2849105bc22526f6" rel="nofollow">Designing and Using FPGAs beyond Classical Binary Logic: Opportunities in Nano-Scale Integration Age</a></i>. <a class="external text" href="https://dblp.uni-trier.de/db/conf/ismvl/ismvl2009.html" rel="nofollow">ISMVL 2009</a></li></ul>
<h2><span class="mw-headline" id="2010_...">2010 ...</span></h2>
<ul><li> <a class="external text" href="http://www.linkedin.com/pub/james-bowman/9/511/358.html" rel="nofollow">James Bowman</a> (<b>2010</b>). <i>J1: a small Forth CPU Core for FPGAs</i>. <a class="external text" href="http://www.complang.tuwien.ac.at/anton/euroforth/ef10/.html" rel="nofollow">EuroForth 2010</a>, <a class="external text" href="http://www.excamera.com/files/j1.pdf.html" rel="nofollow">pdf</a> <sup class="reference" id="cite_ref-17"><a href="#cite note-17">[17]</a></sup></li>
<li> <a class="external text" href="https://dblp.uni-trier.de/pers/hd/k/Kadric:Edin" rel="nofollow">Edin Kadric</a>, <a class="external text" href="http://my.ece.queensu.ca/people/N-Manjikian/index.html.html" rel="nofollow">Naraig Manjikian</a>, <a href="Zeljko Zilic.html" title="Zeljko Zilic">Zeljko Zilic</a> (<b>2012</b>). <i><a class="external text" href="https://www.semanticscholar.org/paper/An-FPGA-implementation-for-a-high-speed-optical-a-Kadric-Manjikian/403966143ae4ded89f519214124761d667821a11" rel="nofollow">An FPGA implementation for a high-speed optical link with a PCIe interface</a></i>. <a class="external text" href="https://dblp.uni-trier.de/db/conf/socc/socc2012.html" rel="nofollow">SoCC 2012</a></li>
<li> <a class="external text" href="https://dblp.uni-trier.de/pers/hd/p/Plavec:Franjo" rel="nofollow">Franjo Plavec</a>, <a href="Zvonko Vranesic.html" title="Zvonko Vranesic">Zvonko Vranesic</a>, <a class="external text" href="http://www.eecg.toronto.edu/%7Ebrown/.html" rel="nofollow">Stephen Brown</a> (<b>2013</b>). <i><a class="external text" href="https://dl.acm.org/citation.cfm?id=2535932" rel="nofollow">Exploiting Task- and Data-Level Parallelism in Streaming Applications Implemented in FPGAs</a></i>. <a class="external text" href="https://dblp.uni-trier.de/db/journals/trets/trets6.html" rel="nofollow">TRETS</a>, Vol. 6, No. 4</li></ul>
<h2><span class="mw-headline" id="2015_...">2015 ...</span></h2>
<ul><li> <a class="new" href="index.php?title=Ant%C3%B3nio Coelho&amp;action=edit&amp;redlink=1.html" title="Ant√≥nio Coelho (page does not exist)">Ant√≥nio Coelho</a> (<b>2016</b>). <i>FPGA Multiprocessor for Game Tree Searches</i>. M.Sc. thesis, <a class="external text" href="https://en.wikipedia.org/wiki/Instituto_Superior_T%C3%A9cnico" rel="nofollow">Instituto Superior T√©cnico</a>, <a class="external text" href="https://en.wikipedia.org/wiki/University_of_Lisbon" rel="nofollow">University of Lisbon</a>, <a class="external text" href="https://fenix.tecnico.ulisboa.pt/downloadFile/281870113703064/dissertacao.pdf" rel="nofollow">pdf</a>¬†¬ª <a href="Faile.html" title="Faile">Faile</a></li></ul>
<h2><span class="mw-headline" id="2020_...">2020 ...</span></h2>
<ul><li> <a class="new" href="index.php?title=Terry Loesch&amp;action=edit&amp;redlink=1.html" title="Terry Loesch (page does not exist)">Terry Loesch</a> (<b>2020</b>). <i>Designing an FPGA Chess Engine</i>. <a class="external text" href="https://www.amazon.com/gp/product/B08DM69WMH" rel="nofollow">amazon</a></li></ul>
<h1><span class="mw-headline" id="Forum_Posts">Forum Posts</span></h1>
<h2><span class="mw-headline" id="2000_..._2">2000 ...</span></h2>
<ul><li> <a class="external text" href="https://www.stmintz.com/ccc/index.php?id=92614" rel="nofollow">Chip design project &amp; another request for Belle/DT/DB info</a> by <a href="Tom Kerrigan.html" title="Tom Kerrigan">Tom Kerrigan</a>, <a href="CCC.html" title="CCC">CCC</a>, January 27, 2000¬†¬ª <a href="Belle.html" title="Belle">Belle</a>, <a href="Deep Thought.html" title="Deep Thought">Deep Thought</a>, <a href="Deep Blue.html" title="Deep Blue">Deep Blue</a></li>
<li> <a class="external text" href="https://groups.google.com/d/msg/rec.games.chess.computer/ZBvgW_JOKW0/q-pVLXe9gIoJ" rel="nofollow">FPGA move generator</a> by Ties Bos, <a href="Computer Chess Forums.html" title="Computer Chess Forums">rgcc</a>, September 06, 2000</li>
<li> <a class="external text" href="https://www.stmintz.com/ccc/index.php?id=221124" rel="nofollow">A Response From Marc Boule</a> by <a class="new" href="index.php?title=Slater Wold&amp;action=edit&amp;redlink=1.html" title="Slater Wold (page does not exist)">Slater Wold</a>, <a href="CCC.html" title="CCC">CCC</a>, April 02, 2002</li>
<li> <a class="external text" href="https://www.stmintz.com/ccc/index.php?id=251005" rel="nofollow">Re: Thesis by Marc Boule</a> by <a href="Marc Boul%C3%A9.html" title="Marc Boul√©">Marc Boul√©</a>, <a href="CCC.html" title="CCC">CCC</a>, September 08, 2002</li>
<li> <a class="external text" href="https://www.stmintz.com/ccc/index.php?id=292813" rel="nofollow">Re: Attention - Slater Wold</a> by <a href="Marc Boul%C3%A9.html" title="Marc Boul√©">Marc Boul√©</a>, <a href="CCC.html" title="CCC">CCC</a>, April 10, 2003</li>
<li> <a class="external text" href="https://www.stmintz.com/ccc/index.php?id=330184" rel="nofollow">Go Brutus!!</a> by Pete Rihaczek, <a href="CCC.html" title="CCC">CCC</a>, November 24, 2003</li></ul>
<h2><span class="mw-headline" id="2005_..._2">2005 ...</span></h2>
<ul><li> <a class="external text" href="https://www.stmintz.com/ccc/index.php?id=429154" rel="nofollow">fpga/mcu implementation</a> by Daniel Staf, <a href="CCC.html" title="CCC">CCC</a>, May 31, 2005</li>
<li> <a class="external text" href="http://rybkaforum.net/cgi-bin/rybkaforum/topic show.pl?tid=1699.html" rel="nofollow">FPGA cards and RYBKA</a> by albitex, <a href="Computer Chess Forums.html" title="Computer Chess Forums">Rybka Forum</a>, July 11, 2007</li></ul>
<h2><span class="mw-headline" id="2010_..._2">2010 ...</span></h2>
<ul><li> <a class="external text" href="http://www.talkchess.com/forum/viewtopic.php?t=54474.html" rel="nofollow">FPGA chess</a> by <a href="Matthew Lai.html" title="Matthew Lai">Matthew Lai</a>, <a href="CCC.html" title="CCC">CCC</a>, November 26, 2014</li></ul>
<h1><span class="mw-headline" id="External_Links">External Links</span></h1>
<ul><li> <a class="external text" href="https://en.wikipedia.org/wiki/Field-programmable_gate_array" rel="nofollow">Field-programmable gate array from Wikipedia</a></li></ul>
<dl><dd> <a class="external text" href="https://en.wikipedia.org/wiki/Field-programmable_analog_array" rel="nofollow">Field-programmable analog array from Wikipedia</a></dd></dl>
<ul><li> <a class="external text" href="http://en.wikibooks.org/wiki/Programmable Logic/FPGAs.html" rel="nofollow">Programmable Logic/FPGAs from Wikibooks</a></li>
<li> <a class="external text" href="http://hamsterworks.co.nz/mediawiki/index.php/Main Page.html" rel="nofollow">Hamsterworks Wiki!</a></li>
<li> <a class="external text" href="http://www.eecg.toronto.edu/~vaughn/challenge/challenge.html.html" rel="nofollow">The FPGA Place-and-Route Challenge</a> by <a class="external text" href="http://www.eecg.toronto.edu/~vaughn/.html" rel="nofollow">Vaughn Betz</a></li></ul>
<dl><dd> <a class="external text" href="http://www.eecg.toronto.edu/~vaughn/challenge/fpga arch.html.html" rel="nofollow">FPGA Architecture for the Challenge</a></dd></dl>
<ul><li> <a class="external text" href="http://www.excamera.com/sphinx/fpga-j1.html.html" rel="nofollow">The J1 Forth CPU ‚Äî excamera</a>¬†¬ª <a href="Forth.html" title="Forth">Forth</a></li>
<li> <a class="external text" href="http://www.cs.ucla.edu/classes/cs151C/.html" rel="nofollow">UCLA Computer Science Department | Winter 2004 | CS 151C - Design of Digital Systems | VHDL Projects on XSV Board</a></li></ul>
<dl><dd> <a class="external text" href="http://www.cs.ucla.edu/classes/cs151C/.html#checkers" rel="nofollow">VHDL Checkers Implementation</a></dd></dl>
<ul><li> <a class="external text" href="http://hackaday.com/2012/01/20/fpga-snake-game-uses-no-vhdl-at-all/.html" rel="nofollow">FPGA Snake game uses no VHDL at all - Hack a Day</a></li>
<li> <a class="external text" href="http://ndirty.cute.fi/~karttu/FPGA/esimes/life/HARDWARE PHOTOS/pelikone.html.html" rel="nofollow">The General FPGA-based board game machine, a prototype</a> by <a class="external text" href="http://ndirty.cute.fi/~karttu/.html" rel="nofollow">Antti Karttunen</a></li>
<li> <a class="external text" href="http://en.chessbase.com/post/what-is-brutus-.html" rel="nofollow">What is Brutus?</a>, <a href="ChessBase.html" title="ChessBase">ChessBase News</a>, March 20, 2002</li>
<li> <a class="external text" href="http://en.chessbase.com/post/all-about-the-hydra-che-project.html" rel="nofollow">All about the Hydra chess project</a>, <a href="ChessBase.html" title="ChessBase">ChessBase News</a>, August 22, 2004</li></ul>
<h2><span class="mw-headline" id="Vendors">Vendors</span></h2>
<ul><li> <a class="external text" href="http://www.altera.com/.html" rel="nofollow">FPGA CPLD and ASIC from Altera</a></li>
<li> <a class="external text" href="http://www.xilinx.com/.html" rel="nofollow">All Programmable Technologies from Xilinx Inc.</a></li>
<li> <a class="external text" href="http://www.alpha-data.com/.html" rel="nofollow">Alpha Data - High Performance Computing with Xilinx Virtex-7 FPGAs</a></li></ul>
<h2><span class="mw-headline" id="Misc">Misc</span></h2>
<ul><li> <a href="Category:Toto Blanke.html" title="Category:Toto Blanke">Toto Blanke</a> - PPG, <a class="external text" href="http://www.discogs.com/Toto-Blanke-Electric-Circus/release/652970.html" rel="nofollow">Electric Circus</a> (1977) feat. <a class="external text" href="https://en.wikipedia.org/wiki/Edward_Vesala" rel="nofollow">Edward Vesala</a>, <a href="Category:Jasper van %27t Hof.html" title="Category:Jasper van 't Hof">Jasper van 't Hof</a>, <a class="external text" href="https://en.wikipedia.org/wiki/YouTube" rel="nofollow">YouTube</a> Video</li></ul>
<dl><dd> <div class="embedvideo ev_inline ev_top autoResize" style=" width: 646px;"><div class="embedvideowrap" style="width: 640px;"><iframe allowfullscreen="true" frameborder="0" height="360" src="//www.youtube.com/embed/mJbGKOmNXCs?" width="640"></iframe></div></div></dd></dl>
<h1><span class="mw-headline" id="References">References</span></h1>
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><a href="#cite ref-1">‚Üë</a></span> <span class="reference-text"><a class="external text" href="https://en.wikipedia.org/wiki/Field-programmable_gate_array" rel="nofollow">FPGA from Wikipedia</a></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><a href="#cite ref-2">‚Üë</a></span> <span class="reference-text"><a class="external text" href="http://www.xilinx.com/.html" rel="nofollow">All Programmable Technologies from Xilinx Inc.</a></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><a href="#cite ref-3">‚Üë</a></span> <span class="reference-text"><a class="external text" href="http://www.altera.com/.html" rel="nofollow">FPGA CPLD and ASIC from Altera</a></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><a href="#cite ref-4">‚Üë</a></span> <span class="reference-text"><a class="external text" href="http://wccftech.com/ibm-power8-processor-architecture-detailed/.html" rel="nofollow">IBM Power8 Processor Detailed - Features 22nm Design With 12 Cores, 96 MB eDRAM L3 Cache and 4 GHz Clock Speed</a></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><a href="#cite ref-5">‚Üë</a></span> <span class="reference-text"><a class="external text" href="http://www.talkchess.com/forum/viewtopic.php?t=54474&amp;start=17.html" rel="nofollow">Re: FPGA chess</a> by <a href="Milos Stanisavljevic.html" title="Milos Stanisavljevic">Milos Stanisavljevic</a>, <a href="CCC.html" title="CCC">CCC</a>, November 28, 2014</span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><a href="#cite ref-6">‚Üë</a></span> <span class="reference-text"><a class="external text" href="http://www.eecg.toronto.edu/~vaughn/challenge/fpga arch.html.html" rel="nofollow">FPGA Architecture for the Challenge</a></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><a href="#cite ref-7">‚Üë</a></span> <span class="reference-text"><a class="external text" href="http://www.eecg.toronto.edu/~vaughn/challenge/fpga arch.html.html" rel="nofollow">FPGA Architecture for the Challenge</a></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><a href="#cite ref-8">‚Üë</a></span> <span class="reference-text"><a class="external text" href="http://de.wikipedia.org/wiki/Field Programmable Gate Array.html" rel="nofollow">Field Programmable Gate Array from Wikipedia.de</a> (German)</span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><a href="#cite ref-9">‚Üë</a></span> <span class="reference-text"><a class="external text" href="https://en.wikipedia.org/wiki/Field-programmable_gate_array" rel="nofollow">Field-programmable gate array from Wikipedia</a></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><a href="#cite ref-10">‚Üë</a></span> <span class="reference-text"><a class="external text" href="http://en.chessbase.com/post/what-is-brutus-.html" rel="nofollow">What is Brutus?</a>, <a href="ChessBase.html" title="ChessBase">ChessBase News</a>, March 20, 2002</span>
</li>
<li id="cite_note-11"><span class="mw-cite-backlink"><a href="#cite ref-11">‚Üë</a></span> <span class="reference-text"><a href="Marc Boul%C3%A9.html" title="Marc Boul√©">Marc Boul√©</a> (<b>2002</b>). <i>An FPGA Move Generator for the Game of Chess</i>. Masters thesis, <a href="McGill University.html" title="McGill University">McGill University</a>, supervisor: <a href="Zeljko Zilic.html" title="Zeljko Zilic">Zeljko Zilic</a>, co-supervisor: <a href="Monroe Newborn.html" title="Monroe Newborn">Monty Newborn</a></span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><a href="#cite ref-12">‚Üë</a></span> <span class="reference-text"><a class="external text" href="https://www.stmintz.com/ccc/index.php?id=292813" rel="nofollow">Re: Attention - Slater Wold</a> by <a href="Marc Boul%C3%A9.html" title="Marc Boul√©">Marc Boul√©</a>, <a href="CCC.html" title="CCC">CCC</a>, April 10, 2003</span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><a href="#cite ref-13">‚Üë</a></span> <span class="reference-text"><a class="external text" href="https://www.stmintz.com/ccc/index.php?id=251005" rel="nofollow">Re: Thesis by Marc Boule</a> by <a href="Marc Boul%C3%A9.html" title="Marc Boul√©">Marc Boul√©</a>, <a href="CCC.html" title="CCC">CCC</a>, September 08, 2002</span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><a href="#cite ref-14">‚Üë</a></span> <span class="reference-text"><a href="Marc Boul%C3%A9.html" title="Marc Boul√©">Marc Boul√©</a> (<b>2002</b>). <i>An FPGA Move Generator for the Game of Chess</i>. Masters thesis, <a href="McGill University.html" title="McGill University">McGill University</a>, supervisor: <a href="Zeljko Zilic.html" title="Zeljko Zilic">Zeljko Zilic</a>, co-supervisor: <a href="Monroe Newborn.html" title="Monroe Newborn">Monty Newborn</a></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><a href="#cite ref-15">‚Üë</a></span> <span class="reference-text"><a href="Chrilly Donninger.html" title="Chrilly Donninger">Chrilly Donninger</a>, <a href="Alex Kure.html" title="Alex Kure">Alex Kure</a>, <a href="Ulf Lorenz.html" title="Ulf Lorenz">Ulf Lorenz</a> (<b>2004</b>). <i>Parallel Brutus: The First Distributed, FPGA Accelerated Chess Program</i>. <a class="external text" href="http://dl.acm.org/citation.cfm?id=645610&amp;picked=prox.html" rel="nofollow">IPDPS‚Äô04</a>, <a class="external text" href="http://www2.cs.uni-paderborn.de/cs/ag-monien/PERSONAL/FLULO/publications/ipdps04.pdf.html" rel="nofollow">pdf</a></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><a href="#cite ref-16">‚Üë</a></span> <span class="reference-text"><a href="Chrilly Donninger.html" title="Chrilly Donninger">Chrilly Donninger</a>, <a href="Ulf Lorenz.html" title="Ulf Lorenz">Ulf Lorenz</a> (<b>2004</b>). <i><a class="external text" href="http://www.springerlink.com/content/hp9la9pwq0a1cmrp/.html" rel="nofollow">The Chess Monster Hydra</a></i> in <a class="external text" href="http://www.springerlink.com/content/8grv6pu2e8hd/?p=3037c8af6a0147319f6f5a8e133083dd&amp;pi=0.html" rel="nofollow">Field Programmable Logic and Application</a>, 14th International Conference, FPL 2004</span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><a href="#cite ref-17">‚Üë</a></span> <span class="reference-text"><a class="external text" href="http://www.excamera.com/sphinx/fpga-j1.html.html" rel="nofollow">The J1 Forth CPU ‚Äî excamera</a></span>
</li>
</ol></div>
<p><b><a href="Hardware.html" title="Hardware">Up one Level</a></b>
</p>
<!-- 
NewPP limit report
Cached time: 20240722031749
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.206 seconds
Real time usage: 2.272 seconds
Preprocessor visited node count: 337/1000000
Preprocessor generated node count: 692/1000000
Post‚Äêexpand include size: 27/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key oscar70_mw1-mw_:pcache:idhash:3200-0!canonical and timestamp 20240722031746 and revision id 25672
 -->
</div> <div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://www.chessprogramming.org/index.php?title=FPGA&amp;oldid=25672">https://www.chessprogramming.org/index.php?title=FPGA&amp;oldid=25672</a>"					</div>
<div class="catlinks" data-mw="interface" id="catlinks"><div class="mw-normal-catlinks" id="mw-normal-catlinks"><a href="Special:Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="Category:Toto Blanke.html" title="Category:Toto Blanke">Toto Blanke</a></li><li><a href="Category:Jasper van %27t Hof.html" title="Category:Jasper van 't Hof">Jasper van 't Hof</a></li></ul></div></div> <div class="visualClear"></div>
</div>
</div>
<div id="mw-navigation">
<h2>Navigation menu</h2>
<div id="mw-head">
<div aria-labelledby="p-personal-label" class="" id="p-personal" role="navigation">
<h3 id="p-personal-label">Personal tools</h3>
<ul>
<li id="pt-login"><a accesskey="o" href="index.php?title=Special:UserLogin&amp;returnto=FPGA&amp;returntoquery=printable%3Dyes.html" title="You are encouraged to log in; however, it is not mandatory [o]">Log in</a></li> </ul>
</div>
<div id="left-navigation">
<div aria-labelledby="p-namespaces-label" class="vectorTabs" id="p-namespaces" role="navigation">
<h3 id="p-namespaces-label">Namespaces</h3>
<ul>
<li class="selected" id="ca-nstab-main"><span><a accesskey="c" href="FPGA.html" title="View the content page [c]">Page</a></span></li>
<li class="new" id="ca-talk"><span><a accesskey="t" href="index.php?title=Talk:FPGA&amp;action=edit&amp;redlink=1.html" rel="discussion" title="Discussion about the content page [t]">Discussion</a></span></li>
</ul>
</div>
<div aria-labelledby="p-variants-label" class="vectorMenu emptyPortlet" id="p-variants" role="navigation">
<h3 id="p-variants-label">
<span>Variants</span>
</h3>
<div class="menu">
<ul>
</ul>
</div>
</div>
</div>
<div id="right-navigation">
<div aria-labelledby="p-views-label" class="vectorTabs" id="p-views" role="navigation">
<h3 id="p-views-label">Views</h3>
<ul>
<li class="selected" id="ca-view"><span><a href="FPGA.html">Read</a></span></li>
<li id="ca-viewsource"><span><a accesskey="e" href="index.php?title=FPGA&amp;action=edit.html" title="This page is protected.
You can view its source [e]">View source</a></span></li>
<li class="collapsible" id="ca-history"><span><a accesskey="h" href="index.php?title=FPGA&amp;action=history.html" title="Past revisions of this page [h]">View history</a></span></li>
</ul>
</div>
<div aria-labelledby="p-cactions-label" class="vectorMenu emptyPortlet" id="p-cactions" role="navigation">
<h3 id="p-cactions-label"><span>More</span></h3>
<div class="menu">
<ul>
</ul>
</div>
</div>
<div id="p-search" role="search">
<h3>
<label for="searchInput">Search</label>
</h3>
<form action="/index.php" id="searchform">
<div id="simpleSearch">
<input accesskey="f" id="searchInput" name="search" placeholder="Search Chessprogramming wiki" title="Search Chessprogramming wiki [f]" type="search"/><input name="title" type="hidden" value="Special:Search"/><input class="searchButton mw-fallbackSearchButton" id="mw-searchButton" name="fulltext" title="Search the pages for this text" type="submit" value="Search"/><input class="searchButton" id="searchButton" name="go" title="Go to a page with this exact name if it exists" type="submit" value="Go"/> </div>
</form>
</div>
</div>
</div>
<div id="mw-panel">
<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main Page.html" title="Visit the main page"></a></div>
<div aria-labelledby="p-navigation-label" class="portal" id="p-navigation" role="navigation">
<h3 id="p-navigation-label">Navigation</h3>
<div class="body">
<ul>
<li id="n-mainpage-description"><a accesskey="z" href="Main Page.html" title="Visit the main page [z]">Main page</a></li><li id="n-recentchanges"><a accesskey="r" href="Special:RecentChanges.html" title="A list of recent changes in the wiki [r]">Recent changes</a></li><li id="n-randompage"><a accesskey="x" href="Special:Random.html" title="Load a random page [x]">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li> </ul>
</div>
</div>
<div aria-labelledby="p-tb-label" class="portal" id="p-tb" role="navigation">
<h3 id="p-tb-label">Tools</h3>
<div class="body">
<ul>
<li id="t-whatlinkshere"><a accesskey="j" href="Special:WhatLinksHere/FPGA.html" title="A list of all wiki pages that link here [j]">What links here</a></li><li id="t-recentchangeslinked"><a accesskey="k" href="Special:RecentChangesLinked/FPGA.html" rel="nofollow" title="Recent changes in pages linked from this page [k]">Related changes</a></li><li id="t-specialpages"><a accesskey="q" href="Special:SpecialPages.html" title="A list of all special pages [q]">Special pages</a></li><li id="t-permalink"><a href="index.php?title=FPGA&amp;oldid=25672.html" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="index.php?title=FPGA&amp;action=info.html" title="More information about this page">Page information</a></li> </ul>
</div>
</div>
</div>
</div>
<div id="footer" role="contentinfo">
<ul id="footer-info">
<li id="footer-info-lastmod"> This page was last edited on 25 July 2021, at 11:04.</li>
<li id="footer-info-copyright">Content is available under <a href="Chessprogramming:About.html" title="Chessprogramming:About">Creative Commons Attribution-ShareAlike 3.0 Unported (CC BY-SA 3.0)</a> unless otherwise noted.</li>
</ul>
<ul id="footer-places">
<li id="footer-places-privacy"><a href="Chessprogramming:Privacy policy.html" title="Chessprogramming:Privacy policy">Privacy policy</a></li>
<li id="footer-places-about"><a href="Chessprogramming:About.html" title="Chessprogramming:About">About Chessprogramming wiki</a></li>
<li id="footer-places-disclaimer"><a href="Chessprogramming:General disclaimer.html" title="Chessprogramming:General disclaimer">Disclaimers</a></li>
<li id="footer-places-mobileview"><a class="noprint stopMobileRedirectToggle" href="https://www.chessprogramming.org/index.php?title=FPGA&amp;printable=yes&amp;mobileaction=toggle_view_mobile">Mobile view</a></li>
</ul>
<ul class="noprint" id="footer-icons">
<li id="footer-copyrightico">
<a href="https://creativecommons.org/licenses/by-sa/3.0/"><img alt="Creative Commons Attribution-ShareAlike 3.0 Unported (CC BY-SA 3.0)" height="31" src="images/cc-by-sa.png" width="88"/></a> </li>
<li id="footer-poweredbyico">
<a href="/www.mediawiki.org/.html"><img alt="Powered by MediaWiki" height="31" src="resources/assets/poweredby_mediawiki_88x31.png" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88"/></a> </li>
</ul>
<div style="clear:both"></div>
</div>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.206","walltime":"2.272","ppvisitednodes":{"value":337,"limit":1000000},"ppgeneratednodes":{"value":692,"limit":1000000},"postexpandincludesize":{"value":27,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20240722031749","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":47});});</script>
</body>
</html>
