=========================================================
           Running RTL Simulation for SEED = 490450
=========================================================
--- Converting ELF to Verilog memory format ---
--- Converting Spike log to CSV ---
--- Running RTL Simulation ---
Reading pref.tcl

# 2024.3

# vsim -c -do "run -all; quit" -sv_lib /home/bogdanov/altera/24.1std/questa_fse/uvm-1.2/linux_x86_64/uvm_dpi -cpppath /usr/bin/gcc smoke_top "+ram_init_file=out_2025-06-17/asm_test/riscv_arithmetic_basic_test_0.o.mem" "+trace_log=out_2025-06-17/rtl_trace_490450.log" 
# Start time: 03:07:14 on Jun 17,2025
# Loading /tmp/bogdanov@apu-abo_dpi_2182288/linux_x86_64_gcc-13/export_tramp.so
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.instruction_memory(fast)
# Loading work.data_memory(fast)
# Loading work.cpu_top(fast)
# Loading work.processor(fast)
# Loading work.CPU_controller(fast)
# Loading work.program_counter(fast)
# Loading work.multiplexor(fast)
# Loading work.adder(fast)
# Loading work.register_file(fast)
# Loading work.imm_gen(fast)
# Loading work.ALU(fast)
# Loading work.ALU_controller(fast)
# Loading work.cpu_formal_if(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'address'. The port definition is at: uvm_env/cpu_top.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/dut File: uvm_env/tb_top.sv Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (4) for port 'address'. The port definition is at: rtl/processor.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/dut/processor_inst File: uvm_env/cpu_top.sv Line: 25
# Compiling /tmp/bogdanov@apu-abo_dpi_2182288/linux_x86_64_gcc-13/exportwrapper.c
# Loading /tmp/bogdanov@apu-abo_dpi_2182288/linux_x86_64_gcc-13/vsim_auto_compile.so
# Loading /home/bogdanov/altera/24.1std/questa_fse/uvm-1.2/linux_x86_64/uvm_dpi.so
# run -all
# UVM_INFO /home/bogdanov/altera/24.1std/questa_fse/verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO /home/bogdanov/altera/24.1std/questa_fse/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO /home/bogdanov/altera/24.1std/questa_fse/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# [TB] Loading RAM init file: out_2025-06-17/asm_test/riscv_arithmetic_basic_test_0.o.mem
# [TB] Opening trace log for writing: out_2025-06-17/rtl_trace_490450.log
# ** Note: $finish    : uvm_env/tb_top.sv(78)
#    Time: 40005 ns  Iteration: 0  Instance: /tb_top
# End time: 03:07:15 on Jun 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
--- Converting RTL log to CSV ---
--- Comparing RTL CSV with Spike CSV ---
None : out_2025-06-17/spike_trace_490450.csv
None : out_2025-06-17/rtl_trace_490450.csv
Mismatch[1]:
None[3] : pc[8000000c] auipc   t4, 0x0: t4:8000000c 
None[3] : pc[8000000c] auipc t4,0x0: x29:8000000c 
Mismatch[2]:
None[4] : pc[80000010] addi    t4, t4, 12: t4:80000018 
None[4] : pc[80000010] addi t4,t4,12 # 80000018 <h0_start>: x29:80000018 
Mismatch[3]:
None[6] : pc[80000018] lui     t5, 0x40001: t5:40001000 
None[6] : pc[80000018] lui t5,0x40001: x30:40001000 
Mismatch[4]:
None[7] : pc[8000001c] addi    t5, t5, 256: t5:40001100 
None[7] : pc[8000001c] addi t5,t5,256 # 40001100 <_start-0x3fffef00>: x30:40001100 
Mismatch[5]:
None[9] : pc[80000024] auipc   s8, 0x11: s8:80011024 
None[9] : pc[80000024] auipc s8,0x11: x24:80011024 
[FAILED]: 0 matched, 1424 mismatch

SEED 490450: PASS - CSVs are identical
