|HX1006A_HDRVSoC_top
CLK_50 => CLK_50.IN1
LED[0] << soc_svga_top:soc_inst.led
LED[1] << soc_svga_top:soc_inst.led
LED[2] << soc_svga_top:soc_inst.led
LED[3] << soc_svga_top:soc_inst.led
VGA_B[0] << soc_svga_top:soc_inst.vga_blue
VGA_B[1] << soc_svga_top:soc_inst.vga_blue
VGA_B[2] << soc_svga_top:soc_inst.vga_blue
VGA_B[3] << soc_svga_top:soc_inst.vga_blue
VGA_G[0] << soc_svga_top:soc_inst.vga_green
VGA_G[1] << soc_svga_top:soc_inst.vga_green
VGA_G[2] << soc_svga_top:soc_inst.vga_green
VGA_G[3] << soc_svga_top:soc_inst.vga_green
VGA_HS << soc_svga_top:soc_inst.vga_hsync
VGA_R[0] << soc_svga_top:soc_inst.vga_red
VGA_R[1] << soc_svga_top:soc_inst.vga_red
VGA_R[2] << soc_svga_top:soc_inst.vga_red
VGA_R[3] << soc_svga_top:soc_inst.vga_red
VGA_VS << soc_svga_top:soc_inst.vga_vsync
UART_TXD << soc_svga_top:soc_inst.isp_uart_tx
UART_RXD => UART_RXD.IN1


|HX1006A_HDRVSoC_top|apll:apll_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|HX1006A_HDRVSoC_top|apll:apll_inst|altpll:altpll_component
inclk[0] => apll_altpll:auto_generated.inclk[0]
inclk[1] => apll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|HX1006A_HDRVSoC_top|apll:apll_inst|altpll:altpll_component|apll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst
clk => isp_uart:isp_uart_inst.clk
clk => core_top:core_top_inst.clk
clk => instr_rom_svga:instr_rom_inst.clk
clk => ram_bus_wrapper:instr_ram_inst.clk
clk => ram_bus_wrapper:data_ram_inst.clk
clk => video_ram_svga:video_ram_inst.clk
clk => pout_led:pout_led_inst.clk
clk => naive_bus_router:soc_bus_router_inst.clk
isp_uart_rx => isp_uart:isp_uart_inst.i_uart_rx
isp_uart_tx <= isp_uart:isp_uart_inst.o_uart_tx
led[0] <= pout_led:pout_led_inst.led[0]
led[1] <= pout_led:pout_led_inst.led[1]
led[2] <= pout_led:pout_led_inst.led[2]
led[3] <= pout_led:pout_led_inst.led[3]
led[4] <= pout_led:pout_led_inst.led[4]
led[5] <= pout_led:pout_led_inst.led[5]
led[6] <= pout_led:pout_led_inst.led[6]
led[7] <= pout_led:pout_led_inst.led[7]
led[8] <= pout_led:pout_led_inst.led[8]
led[9] <= pout_led:pout_led_inst.led[9]
led[10] <= pout_led:pout_led_inst.led[10]
led[11] <= pout_led:pout_led_inst.led[11]
led[12] <= pout_led:pout_led_inst.led[12]
led[13] <= pout_led:pout_led_inst.led[13]
led[14] <= pout_led:pout_led_inst.led[14]
led[15] <= pout_led:pout_led_inst.led[15]
led[16] <= pout_led:pout_led_inst.led[16]
led[17] <= pout_led:pout_led_inst.led[17]
led[18] <= pout_led:pout_led_inst.led[18]
led[19] <= pout_led:pout_led_inst.led[19]
led[20] <= pout_led:pout_led_inst.led[20]
led[21] <= pout_led:pout_led_inst.led[21]
led[22] <= pout_led:pout_led_inst.led[22]
led[23] <= pout_led:pout_led_inst.led[23]
led[24] <= pout_led:pout_led_inst.led[24]
led[25] <= pout_led:pout_led_inst.led[25]
led[26] <= pout_led:pout_led_inst.led[26]
led[27] <= pout_led:pout_led_inst.led[27]
led[28] <= pout_led:pout_led_inst.led[28]
led[29] <= pout_led:pout_led_inst.led[29]
led[30] <= pout_led:pout_led_inst.led[30]
led[31] <= pout_led:pout_led_inst.led[31]
vga_hsync <= video_ram_svga:video_ram_inst.o_hsync
vga_vsync <= video_ram_svga:video_ram_inst.o_vsync
vga_red <= video_ram_svga:video_ram_inst.o_red
vga_green <= video_ram_svga:video_ram_inst.o_green
vga_blue <= video_ram_svga:video_ram_inst.o_blue


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus:bus_masters[2]
naive_bus.wr_data[0] <> <UNC>
naive_bus.wr_data[1] <> <UNC>
naive_bus.wr_data[2] <> <UNC>
naive_bus.wr_data[3] <> <UNC>
naive_bus.wr_data[4] <> <UNC>
naive_bus.wr_data[5] <> <UNC>
naive_bus.wr_data[6] <> <UNC>
naive_bus.wr_data[7] <> <UNC>
naive_bus.wr_data[8] <> <UNC>
naive_bus.wr_data[9] <> <UNC>
naive_bus.wr_data[10] <> <UNC>
naive_bus.wr_data[11] <> <UNC>
naive_bus.wr_data[12] <> <UNC>
naive_bus.wr_data[13] <> <UNC>
naive_bus.wr_data[14] <> <UNC>
naive_bus.wr_data[15] <> <UNC>
naive_bus.wr_data[16] <> <UNC>
naive_bus.wr_data[17] <> <UNC>
naive_bus.wr_data[18] <> <UNC>
naive_bus.wr_data[19] <> <UNC>
naive_bus.wr_data[20] <> <UNC>
naive_bus.wr_data[21] <> <UNC>
naive_bus.wr_data[22] <> <UNC>
naive_bus.wr_data[23] <> <UNC>
naive_bus.wr_data[24] <> <UNC>
naive_bus.wr_data[25] <> <UNC>
naive_bus.wr_data[26] <> <UNC>
naive_bus.wr_data[27] <> <UNC>
naive_bus.wr_data[28] <> <UNC>
naive_bus.wr_data[29] <> <UNC>
naive_bus.wr_data[30] <> <UNC>
naive_bus.wr_data[31] <> <UNC>
naive_bus.wr_addr[0] <> <UNC>
naive_bus.wr_addr[1] <> <UNC>
naive_bus.wr_addr[2] <> <UNC>
naive_bus.wr_addr[3] <> <UNC>
naive_bus.wr_addr[4] <> <UNC>
naive_bus.wr_addr[5] <> <UNC>
naive_bus.wr_addr[6] <> <UNC>
naive_bus.wr_addr[7] <> <UNC>
naive_bus.wr_addr[8] <> <UNC>
naive_bus.wr_addr[9] <> <UNC>
naive_bus.wr_addr[10] <> <UNC>
naive_bus.wr_addr[11] <> <UNC>
naive_bus.wr_addr[12] <> <UNC>
naive_bus.wr_addr[13] <> <UNC>
naive_bus.wr_addr[14] <> <UNC>
naive_bus.wr_addr[15] <> <UNC>
naive_bus.wr_addr[16] <> <UNC>
naive_bus.wr_addr[17] <> <UNC>
naive_bus.wr_addr[18] <> <UNC>
naive_bus.wr_addr[19] <> <UNC>
naive_bus.wr_addr[20] <> <UNC>
naive_bus.wr_addr[21] <> <UNC>
naive_bus.wr_addr[22] <> <UNC>
naive_bus.wr_addr[23] <> <UNC>
naive_bus.wr_addr[24] <> <UNC>
naive_bus.wr_addr[25] <> <UNC>
naive_bus.wr_addr[26] <> <UNC>
naive_bus.wr_addr[27] <> <UNC>
naive_bus.wr_addr[28] <> <UNC>
naive_bus.wr_addr[29] <> <UNC>
naive_bus.wr_addr[30] <> <UNC>
naive_bus.wr_addr[31] <> <UNC>
naive_bus.wr_be[0] <> <UNC>
naive_bus.wr_be[1] <> <UNC>
naive_bus.wr_be[2] <> <UNC>
naive_bus.wr_be[3] <> <UNC>
naive_bus.wr_gnt <> <UNC>
naive_bus.wr_req <> <UNC>
naive_bus.rd_data[0] <> <UNC>
naive_bus.rd_data[1] <> <UNC>
naive_bus.rd_data[2] <> <UNC>
naive_bus.rd_data[3] <> <UNC>
naive_bus.rd_data[4] <> <UNC>
naive_bus.rd_data[5] <> <UNC>
naive_bus.rd_data[6] <> <UNC>
naive_bus.rd_data[7] <> <UNC>
naive_bus.rd_data[8] <> <UNC>
naive_bus.rd_data[9] <> <UNC>
naive_bus.rd_data[10] <> <UNC>
naive_bus.rd_data[11] <> <UNC>
naive_bus.rd_data[12] <> <UNC>
naive_bus.rd_data[13] <> <UNC>
naive_bus.rd_data[14] <> <UNC>
naive_bus.rd_data[15] <> <UNC>
naive_bus.rd_data[16] <> <UNC>
naive_bus.rd_data[17] <> <UNC>
naive_bus.rd_data[18] <> <UNC>
naive_bus.rd_data[19] <> <UNC>
naive_bus.rd_data[20] <> <UNC>
naive_bus.rd_data[21] <> <UNC>
naive_bus.rd_data[22] <> <UNC>
naive_bus.rd_data[23] <> <UNC>
naive_bus.rd_data[24] <> <UNC>
naive_bus.rd_data[25] <> <UNC>
naive_bus.rd_data[26] <> <UNC>
naive_bus.rd_data[27] <> <UNC>
naive_bus.rd_data[28] <> <UNC>
naive_bus.rd_data[29] <> <UNC>
naive_bus.rd_data[30] <> <UNC>
naive_bus.rd_data[31] <> <UNC>
naive_bus.rd_addr[0] <> <UNC>
naive_bus.rd_addr[1] <> <UNC>
naive_bus.rd_addr[2] <> <UNC>
naive_bus.rd_addr[3] <> <UNC>
naive_bus.rd_addr[4] <> <UNC>
naive_bus.rd_addr[5] <> <UNC>
naive_bus.rd_addr[6] <> <UNC>
naive_bus.rd_addr[7] <> <UNC>
naive_bus.rd_addr[8] <> <UNC>
naive_bus.rd_addr[9] <> <UNC>
naive_bus.rd_addr[10] <> <UNC>
naive_bus.rd_addr[11] <> <UNC>
naive_bus.rd_addr[12] <> <UNC>
naive_bus.rd_addr[13] <> <UNC>
naive_bus.rd_addr[14] <> <UNC>
naive_bus.rd_addr[15] <> <UNC>
naive_bus.rd_addr[16] <> <UNC>
naive_bus.rd_addr[17] <> <UNC>
naive_bus.rd_addr[18] <> <UNC>
naive_bus.rd_addr[19] <> <UNC>
naive_bus.rd_addr[20] <> <UNC>
naive_bus.rd_addr[21] <> <UNC>
naive_bus.rd_addr[22] <> <UNC>
naive_bus.rd_addr[23] <> <UNC>
naive_bus.rd_addr[24] <> <UNC>
naive_bus.rd_addr[25] <> <UNC>
naive_bus.rd_addr[26] <> <UNC>
naive_bus.rd_addr[27] <> <UNC>
naive_bus.rd_addr[28] <> <UNC>
naive_bus.rd_addr[29] <> <UNC>
naive_bus.rd_addr[30] <> <UNC>
naive_bus.rd_addr[31] <> <UNC>
naive_bus.rd_be[0] <> <UNC>
naive_bus.rd_be[1] <> <UNC>
naive_bus.rd_be[2] <> <UNC>
naive_bus.rd_be[3] <> <UNC>
naive_bus.rd_gnt <> <UNC>
naive_bus.rd_req <> <UNC>


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus:bus_masters[1]
naive_bus.wr_data[0] <> <UNC>
naive_bus.wr_data[1] <> <UNC>
naive_bus.wr_data[2] <> <UNC>
naive_bus.wr_data[3] <> <UNC>
naive_bus.wr_data[4] <> <UNC>
naive_bus.wr_data[5] <> <UNC>
naive_bus.wr_data[6] <> <UNC>
naive_bus.wr_data[7] <> <UNC>
naive_bus.wr_data[8] <> <UNC>
naive_bus.wr_data[9] <> <UNC>
naive_bus.wr_data[10] <> <UNC>
naive_bus.wr_data[11] <> <UNC>
naive_bus.wr_data[12] <> <UNC>
naive_bus.wr_data[13] <> <UNC>
naive_bus.wr_data[14] <> <UNC>
naive_bus.wr_data[15] <> <UNC>
naive_bus.wr_data[16] <> <UNC>
naive_bus.wr_data[17] <> <UNC>
naive_bus.wr_data[18] <> <UNC>
naive_bus.wr_data[19] <> <UNC>
naive_bus.wr_data[20] <> <UNC>
naive_bus.wr_data[21] <> <UNC>
naive_bus.wr_data[22] <> <UNC>
naive_bus.wr_data[23] <> <UNC>
naive_bus.wr_data[24] <> <UNC>
naive_bus.wr_data[25] <> <UNC>
naive_bus.wr_data[26] <> <UNC>
naive_bus.wr_data[27] <> <UNC>
naive_bus.wr_data[28] <> <UNC>
naive_bus.wr_data[29] <> <UNC>
naive_bus.wr_data[30] <> <UNC>
naive_bus.wr_data[31] <> <UNC>
naive_bus.wr_addr[0] <> <UNC>
naive_bus.wr_addr[1] <> <UNC>
naive_bus.wr_addr[2] <> <UNC>
naive_bus.wr_addr[3] <> <UNC>
naive_bus.wr_addr[4] <> <UNC>
naive_bus.wr_addr[5] <> <UNC>
naive_bus.wr_addr[6] <> <UNC>
naive_bus.wr_addr[7] <> <UNC>
naive_bus.wr_addr[8] <> <UNC>
naive_bus.wr_addr[9] <> <UNC>
naive_bus.wr_addr[10] <> <UNC>
naive_bus.wr_addr[11] <> <UNC>
naive_bus.wr_addr[12] <> <UNC>
naive_bus.wr_addr[13] <> <UNC>
naive_bus.wr_addr[14] <> <UNC>
naive_bus.wr_addr[15] <> <UNC>
naive_bus.wr_addr[16] <> <UNC>
naive_bus.wr_addr[17] <> <UNC>
naive_bus.wr_addr[18] <> <UNC>
naive_bus.wr_addr[19] <> <UNC>
naive_bus.wr_addr[20] <> <UNC>
naive_bus.wr_addr[21] <> <UNC>
naive_bus.wr_addr[22] <> <UNC>
naive_bus.wr_addr[23] <> <UNC>
naive_bus.wr_addr[24] <> <UNC>
naive_bus.wr_addr[25] <> <UNC>
naive_bus.wr_addr[26] <> <UNC>
naive_bus.wr_addr[27] <> <UNC>
naive_bus.wr_addr[28] <> <UNC>
naive_bus.wr_addr[29] <> <UNC>
naive_bus.wr_addr[30] <> <UNC>
naive_bus.wr_addr[31] <> <UNC>
naive_bus.wr_be[0] <> <UNC>
naive_bus.wr_be[1] <> <UNC>
naive_bus.wr_be[2] <> <UNC>
naive_bus.wr_be[3] <> <UNC>
naive_bus.wr_gnt <> <UNC>
naive_bus.wr_req <> <UNC>
naive_bus.rd_data[0] <> <UNC>
naive_bus.rd_data[1] <> <UNC>
naive_bus.rd_data[2] <> <UNC>
naive_bus.rd_data[3] <> <UNC>
naive_bus.rd_data[4] <> <UNC>
naive_bus.rd_data[5] <> <UNC>
naive_bus.rd_data[6] <> <UNC>
naive_bus.rd_data[7] <> <UNC>
naive_bus.rd_data[8] <> <UNC>
naive_bus.rd_data[9] <> <UNC>
naive_bus.rd_data[10] <> <UNC>
naive_bus.rd_data[11] <> <UNC>
naive_bus.rd_data[12] <> <UNC>
naive_bus.rd_data[13] <> <UNC>
naive_bus.rd_data[14] <> <UNC>
naive_bus.rd_data[15] <> <UNC>
naive_bus.rd_data[16] <> <UNC>
naive_bus.rd_data[17] <> <UNC>
naive_bus.rd_data[18] <> <UNC>
naive_bus.rd_data[19] <> <UNC>
naive_bus.rd_data[20] <> <UNC>
naive_bus.rd_data[21] <> <UNC>
naive_bus.rd_data[22] <> <UNC>
naive_bus.rd_data[23] <> <UNC>
naive_bus.rd_data[24] <> <UNC>
naive_bus.rd_data[25] <> <UNC>
naive_bus.rd_data[26] <> <UNC>
naive_bus.rd_data[27] <> <UNC>
naive_bus.rd_data[28] <> <UNC>
naive_bus.rd_data[29] <> <UNC>
naive_bus.rd_data[30] <> <UNC>
naive_bus.rd_data[31] <> <UNC>
naive_bus.rd_addr[0] <> <UNC>
naive_bus.rd_addr[1] <> <UNC>
naive_bus.rd_addr[2] <> <UNC>
naive_bus.rd_addr[3] <> <UNC>
naive_bus.rd_addr[4] <> <UNC>
naive_bus.rd_addr[5] <> <UNC>
naive_bus.rd_addr[6] <> <UNC>
naive_bus.rd_addr[7] <> <UNC>
naive_bus.rd_addr[8] <> <UNC>
naive_bus.rd_addr[9] <> <UNC>
naive_bus.rd_addr[10] <> <UNC>
naive_bus.rd_addr[11] <> <UNC>
naive_bus.rd_addr[12] <> <UNC>
naive_bus.rd_addr[13] <> <UNC>
naive_bus.rd_addr[14] <> <UNC>
naive_bus.rd_addr[15] <> <UNC>
naive_bus.rd_addr[16] <> <UNC>
naive_bus.rd_addr[17] <> <UNC>
naive_bus.rd_addr[18] <> <UNC>
naive_bus.rd_addr[19] <> <UNC>
naive_bus.rd_addr[20] <> <UNC>
naive_bus.rd_addr[21] <> <UNC>
naive_bus.rd_addr[22] <> <UNC>
naive_bus.rd_addr[23] <> <UNC>
naive_bus.rd_addr[24] <> <UNC>
naive_bus.rd_addr[25] <> <UNC>
naive_bus.rd_addr[26] <> <UNC>
naive_bus.rd_addr[27] <> <UNC>
naive_bus.rd_addr[28] <> <UNC>
naive_bus.rd_addr[29] <> <UNC>
naive_bus.rd_addr[30] <> <UNC>
naive_bus.rd_addr[31] <> <UNC>
naive_bus.rd_be[0] <> <UNC>
naive_bus.rd_be[1] <> <UNC>
naive_bus.rd_be[2] <> <UNC>
naive_bus.rd_be[3] <> <UNC>
naive_bus.rd_gnt <> <UNC>
naive_bus.rd_req <> <UNC>


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus:bus_masters[0]
naive_bus.wr_data[0] <> <UNC>
naive_bus.wr_data[1] <> <UNC>
naive_bus.wr_data[2] <> <UNC>
naive_bus.wr_data[3] <> <UNC>
naive_bus.wr_data[4] <> <UNC>
naive_bus.wr_data[5] <> <UNC>
naive_bus.wr_data[6] <> <UNC>
naive_bus.wr_data[7] <> <UNC>
naive_bus.wr_data[8] <> <UNC>
naive_bus.wr_data[9] <> <UNC>
naive_bus.wr_data[10] <> <UNC>
naive_bus.wr_data[11] <> <UNC>
naive_bus.wr_data[12] <> <UNC>
naive_bus.wr_data[13] <> <UNC>
naive_bus.wr_data[14] <> <UNC>
naive_bus.wr_data[15] <> <UNC>
naive_bus.wr_data[16] <> <UNC>
naive_bus.wr_data[17] <> <UNC>
naive_bus.wr_data[18] <> <UNC>
naive_bus.wr_data[19] <> <UNC>
naive_bus.wr_data[20] <> <UNC>
naive_bus.wr_data[21] <> <UNC>
naive_bus.wr_data[22] <> <UNC>
naive_bus.wr_data[23] <> <UNC>
naive_bus.wr_data[24] <> <UNC>
naive_bus.wr_data[25] <> <UNC>
naive_bus.wr_data[26] <> <UNC>
naive_bus.wr_data[27] <> <UNC>
naive_bus.wr_data[28] <> <UNC>
naive_bus.wr_data[29] <> <UNC>
naive_bus.wr_data[30] <> <UNC>
naive_bus.wr_data[31] <> <UNC>
naive_bus.wr_addr[0] <> <UNC>
naive_bus.wr_addr[1] <> <UNC>
naive_bus.wr_addr[2] <> <UNC>
naive_bus.wr_addr[3] <> <UNC>
naive_bus.wr_addr[4] <> <UNC>
naive_bus.wr_addr[5] <> <UNC>
naive_bus.wr_addr[6] <> <UNC>
naive_bus.wr_addr[7] <> <UNC>
naive_bus.wr_addr[8] <> <UNC>
naive_bus.wr_addr[9] <> <UNC>
naive_bus.wr_addr[10] <> <UNC>
naive_bus.wr_addr[11] <> <UNC>
naive_bus.wr_addr[12] <> <UNC>
naive_bus.wr_addr[13] <> <UNC>
naive_bus.wr_addr[14] <> <UNC>
naive_bus.wr_addr[15] <> <UNC>
naive_bus.wr_addr[16] <> <UNC>
naive_bus.wr_addr[17] <> <UNC>
naive_bus.wr_addr[18] <> <UNC>
naive_bus.wr_addr[19] <> <UNC>
naive_bus.wr_addr[20] <> <UNC>
naive_bus.wr_addr[21] <> <UNC>
naive_bus.wr_addr[22] <> <UNC>
naive_bus.wr_addr[23] <> <UNC>
naive_bus.wr_addr[24] <> <UNC>
naive_bus.wr_addr[25] <> <UNC>
naive_bus.wr_addr[26] <> <UNC>
naive_bus.wr_addr[27] <> <UNC>
naive_bus.wr_addr[28] <> <UNC>
naive_bus.wr_addr[29] <> <UNC>
naive_bus.wr_addr[30] <> <UNC>
naive_bus.wr_addr[31] <> <UNC>
naive_bus.wr_be[0] <> <UNC>
naive_bus.wr_be[1] <> <UNC>
naive_bus.wr_be[2] <> <UNC>
naive_bus.wr_be[3] <> <UNC>
naive_bus.wr_gnt <> <UNC>
naive_bus.wr_req <> <UNC>
naive_bus.rd_data[0] <> <UNC>
naive_bus.rd_data[1] <> <UNC>
naive_bus.rd_data[2] <> <UNC>
naive_bus.rd_data[3] <> <UNC>
naive_bus.rd_data[4] <> <UNC>
naive_bus.rd_data[5] <> <UNC>
naive_bus.rd_data[6] <> <UNC>
naive_bus.rd_data[7] <> <UNC>
naive_bus.rd_data[8] <> <UNC>
naive_bus.rd_data[9] <> <UNC>
naive_bus.rd_data[10] <> <UNC>
naive_bus.rd_data[11] <> <UNC>
naive_bus.rd_data[12] <> <UNC>
naive_bus.rd_data[13] <> <UNC>
naive_bus.rd_data[14] <> <UNC>
naive_bus.rd_data[15] <> <UNC>
naive_bus.rd_data[16] <> <UNC>
naive_bus.rd_data[17] <> <UNC>
naive_bus.rd_data[18] <> <UNC>
naive_bus.rd_data[19] <> <UNC>
naive_bus.rd_data[20] <> <UNC>
naive_bus.rd_data[21] <> <UNC>
naive_bus.rd_data[22] <> <UNC>
naive_bus.rd_data[23] <> <UNC>
naive_bus.rd_data[24] <> <UNC>
naive_bus.rd_data[25] <> <UNC>
naive_bus.rd_data[26] <> <UNC>
naive_bus.rd_data[27] <> <UNC>
naive_bus.rd_data[28] <> <UNC>
naive_bus.rd_data[29] <> <UNC>
naive_bus.rd_data[30] <> <UNC>
naive_bus.rd_data[31] <> <UNC>
naive_bus.rd_addr[0] <> <UNC>
naive_bus.rd_addr[1] <> <UNC>
naive_bus.rd_addr[2] <> <UNC>
naive_bus.rd_addr[3] <> <UNC>
naive_bus.rd_addr[4] <> <UNC>
naive_bus.rd_addr[5] <> <UNC>
naive_bus.rd_addr[6] <> <UNC>
naive_bus.rd_addr[7] <> <UNC>
naive_bus.rd_addr[8] <> <UNC>
naive_bus.rd_addr[9] <> <UNC>
naive_bus.rd_addr[10] <> <UNC>
naive_bus.rd_addr[11] <> <UNC>
naive_bus.rd_addr[12] <> <UNC>
naive_bus.rd_addr[13] <> <UNC>
naive_bus.rd_addr[14] <> <UNC>
naive_bus.rd_addr[15] <> <UNC>
naive_bus.rd_addr[16] <> <UNC>
naive_bus.rd_addr[17] <> <UNC>
naive_bus.rd_addr[18] <> <UNC>
naive_bus.rd_addr[19] <> <UNC>
naive_bus.rd_addr[20] <> <UNC>
naive_bus.rd_addr[21] <> <UNC>
naive_bus.rd_addr[22] <> <UNC>
naive_bus.rd_addr[23] <> <UNC>
naive_bus.rd_addr[24] <> <UNC>
naive_bus.rd_addr[25] <> <UNC>
naive_bus.rd_addr[26] <> <UNC>
naive_bus.rd_addr[27] <> <UNC>
naive_bus.rd_addr[28] <> <UNC>
naive_bus.rd_addr[29] <> <UNC>
naive_bus.rd_addr[30] <> <UNC>
naive_bus.rd_addr[31] <> <UNC>
naive_bus.rd_be[0] <> <UNC>
naive_bus.rd_be[1] <> <UNC>
naive_bus.rd_be[2] <> <UNC>
naive_bus.rd_be[3] <> <UNC>
naive_bus.rd_gnt <> <UNC>
naive_bus.rd_req <> <UNC>


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus:bus_slaves[5]
naive_bus.wr_data[0] <> <UNC>
naive_bus.wr_data[1] <> <UNC>
naive_bus.wr_data[2] <> <UNC>
naive_bus.wr_data[3] <> <UNC>
naive_bus.wr_data[4] <> <UNC>
naive_bus.wr_data[5] <> <UNC>
naive_bus.wr_data[6] <> <UNC>
naive_bus.wr_data[7] <> <UNC>
naive_bus.wr_data[8] <> <UNC>
naive_bus.wr_data[9] <> <UNC>
naive_bus.wr_data[10] <> <UNC>
naive_bus.wr_data[11] <> <UNC>
naive_bus.wr_data[12] <> <UNC>
naive_bus.wr_data[13] <> <UNC>
naive_bus.wr_data[14] <> <UNC>
naive_bus.wr_data[15] <> <UNC>
naive_bus.wr_data[16] <> <UNC>
naive_bus.wr_data[17] <> <UNC>
naive_bus.wr_data[18] <> <UNC>
naive_bus.wr_data[19] <> <UNC>
naive_bus.wr_data[20] <> <UNC>
naive_bus.wr_data[21] <> <UNC>
naive_bus.wr_data[22] <> <UNC>
naive_bus.wr_data[23] <> <UNC>
naive_bus.wr_data[24] <> <UNC>
naive_bus.wr_data[25] <> <UNC>
naive_bus.wr_data[26] <> <UNC>
naive_bus.wr_data[27] <> <UNC>
naive_bus.wr_data[28] <> <UNC>
naive_bus.wr_data[29] <> <UNC>
naive_bus.wr_data[30] <> <UNC>
naive_bus.wr_data[31] <> <UNC>
naive_bus.wr_addr[0] <> <UNC>
naive_bus.wr_addr[1] <> <UNC>
naive_bus.wr_addr[2] <> <UNC>
naive_bus.wr_addr[3] <> <UNC>
naive_bus.wr_addr[4] <> <UNC>
naive_bus.wr_addr[5] <> <UNC>
naive_bus.wr_addr[6] <> <UNC>
naive_bus.wr_addr[7] <> <UNC>
naive_bus.wr_addr[8] <> <UNC>
naive_bus.wr_addr[9] <> <UNC>
naive_bus.wr_addr[10] <> <UNC>
naive_bus.wr_addr[11] <> <UNC>
naive_bus.wr_addr[12] <> <UNC>
naive_bus.wr_addr[13] <> <UNC>
naive_bus.wr_addr[14] <> <UNC>
naive_bus.wr_addr[15] <> <UNC>
naive_bus.wr_addr[16] <> <UNC>
naive_bus.wr_addr[17] <> <UNC>
naive_bus.wr_addr[18] <> <UNC>
naive_bus.wr_addr[19] <> <UNC>
naive_bus.wr_addr[20] <> <UNC>
naive_bus.wr_addr[21] <> <UNC>
naive_bus.wr_addr[22] <> <UNC>
naive_bus.wr_addr[23] <> <UNC>
naive_bus.wr_addr[24] <> <UNC>
naive_bus.wr_addr[25] <> <UNC>
naive_bus.wr_addr[26] <> <UNC>
naive_bus.wr_addr[27] <> <UNC>
naive_bus.wr_addr[28] <> <UNC>
naive_bus.wr_addr[29] <> <UNC>
naive_bus.wr_addr[30] <> <UNC>
naive_bus.wr_addr[31] <> <UNC>
naive_bus.wr_be[0] <> <UNC>
naive_bus.wr_be[1] <> <UNC>
naive_bus.wr_be[2] <> <UNC>
naive_bus.wr_be[3] <> <UNC>
naive_bus.wr_gnt <> <UNC>
naive_bus.wr_req <> <UNC>
naive_bus.rd_data[0] <> <UNC>
naive_bus.rd_data[1] <> <UNC>
naive_bus.rd_data[2] <> <UNC>
naive_bus.rd_data[3] <> <UNC>
naive_bus.rd_data[4] <> <UNC>
naive_bus.rd_data[5] <> <UNC>
naive_bus.rd_data[6] <> <UNC>
naive_bus.rd_data[7] <> <UNC>
naive_bus.rd_data[8] <> <UNC>
naive_bus.rd_data[9] <> <UNC>
naive_bus.rd_data[10] <> <UNC>
naive_bus.rd_data[11] <> <UNC>
naive_bus.rd_data[12] <> <UNC>
naive_bus.rd_data[13] <> <UNC>
naive_bus.rd_data[14] <> <UNC>
naive_bus.rd_data[15] <> <UNC>
naive_bus.rd_data[16] <> <UNC>
naive_bus.rd_data[17] <> <UNC>
naive_bus.rd_data[18] <> <UNC>
naive_bus.rd_data[19] <> <UNC>
naive_bus.rd_data[20] <> <UNC>
naive_bus.rd_data[21] <> <UNC>
naive_bus.rd_data[22] <> <UNC>
naive_bus.rd_data[23] <> <UNC>
naive_bus.rd_data[24] <> <UNC>
naive_bus.rd_data[25] <> <UNC>
naive_bus.rd_data[26] <> <UNC>
naive_bus.rd_data[27] <> <UNC>
naive_bus.rd_data[28] <> <UNC>
naive_bus.rd_data[29] <> <UNC>
naive_bus.rd_data[30] <> <UNC>
naive_bus.rd_data[31] <> <UNC>
naive_bus.rd_addr[0] <> <UNC>
naive_bus.rd_addr[1] <> <UNC>
naive_bus.rd_addr[2] <> <UNC>
naive_bus.rd_addr[3] <> <UNC>
naive_bus.rd_addr[4] <> <UNC>
naive_bus.rd_addr[5] <> <UNC>
naive_bus.rd_addr[6] <> <UNC>
naive_bus.rd_addr[7] <> <UNC>
naive_bus.rd_addr[8] <> <UNC>
naive_bus.rd_addr[9] <> <UNC>
naive_bus.rd_addr[10] <> <UNC>
naive_bus.rd_addr[11] <> <UNC>
naive_bus.rd_addr[12] <> <UNC>
naive_bus.rd_addr[13] <> <UNC>
naive_bus.rd_addr[14] <> <UNC>
naive_bus.rd_addr[15] <> <UNC>
naive_bus.rd_addr[16] <> <UNC>
naive_bus.rd_addr[17] <> <UNC>
naive_bus.rd_addr[18] <> <UNC>
naive_bus.rd_addr[19] <> <UNC>
naive_bus.rd_addr[20] <> <UNC>
naive_bus.rd_addr[21] <> <UNC>
naive_bus.rd_addr[22] <> <UNC>
naive_bus.rd_addr[23] <> <UNC>
naive_bus.rd_addr[24] <> <UNC>
naive_bus.rd_addr[25] <> <UNC>
naive_bus.rd_addr[26] <> <UNC>
naive_bus.rd_addr[27] <> <UNC>
naive_bus.rd_addr[28] <> <UNC>
naive_bus.rd_addr[29] <> <UNC>
naive_bus.rd_addr[30] <> <UNC>
naive_bus.rd_addr[31] <> <UNC>
naive_bus.rd_be[0] <> <UNC>
naive_bus.rd_be[1] <> <UNC>
naive_bus.rd_be[2] <> <UNC>
naive_bus.rd_be[3] <> <UNC>
naive_bus.rd_gnt <> <UNC>
naive_bus.rd_req <> <UNC>


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus:bus_slaves[4]
naive_bus.wr_data[0] <> <UNC>
naive_bus.wr_data[1] <> <UNC>
naive_bus.wr_data[2] <> <UNC>
naive_bus.wr_data[3] <> <UNC>
naive_bus.wr_data[4] <> <UNC>
naive_bus.wr_data[5] <> <UNC>
naive_bus.wr_data[6] <> <UNC>
naive_bus.wr_data[7] <> <UNC>
naive_bus.wr_data[8] <> <UNC>
naive_bus.wr_data[9] <> <UNC>
naive_bus.wr_data[10] <> <UNC>
naive_bus.wr_data[11] <> <UNC>
naive_bus.wr_data[12] <> <UNC>
naive_bus.wr_data[13] <> <UNC>
naive_bus.wr_data[14] <> <UNC>
naive_bus.wr_data[15] <> <UNC>
naive_bus.wr_data[16] <> <UNC>
naive_bus.wr_data[17] <> <UNC>
naive_bus.wr_data[18] <> <UNC>
naive_bus.wr_data[19] <> <UNC>
naive_bus.wr_data[20] <> <UNC>
naive_bus.wr_data[21] <> <UNC>
naive_bus.wr_data[22] <> <UNC>
naive_bus.wr_data[23] <> <UNC>
naive_bus.wr_data[24] <> <UNC>
naive_bus.wr_data[25] <> <UNC>
naive_bus.wr_data[26] <> <UNC>
naive_bus.wr_data[27] <> <UNC>
naive_bus.wr_data[28] <> <UNC>
naive_bus.wr_data[29] <> <UNC>
naive_bus.wr_data[30] <> <UNC>
naive_bus.wr_data[31] <> <UNC>
naive_bus.wr_addr[0] <> <UNC>
naive_bus.wr_addr[1] <> <UNC>
naive_bus.wr_addr[2] <> <UNC>
naive_bus.wr_addr[3] <> <UNC>
naive_bus.wr_addr[4] <> <UNC>
naive_bus.wr_addr[5] <> <UNC>
naive_bus.wr_addr[6] <> <UNC>
naive_bus.wr_addr[7] <> <UNC>
naive_bus.wr_addr[8] <> <UNC>
naive_bus.wr_addr[9] <> <UNC>
naive_bus.wr_addr[10] <> <UNC>
naive_bus.wr_addr[11] <> <UNC>
naive_bus.wr_addr[12] <> <UNC>
naive_bus.wr_addr[13] <> <UNC>
naive_bus.wr_addr[14] <> <UNC>
naive_bus.wr_addr[15] <> <UNC>
naive_bus.wr_addr[16] <> <UNC>
naive_bus.wr_addr[17] <> <UNC>
naive_bus.wr_addr[18] <> <UNC>
naive_bus.wr_addr[19] <> <UNC>
naive_bus.wr_addr[20] <> <UNC>
naive_bus.wr_addr[21] <> <UNC>
naive_bus.wr_addr[22] <> <UNC>
naive_bus.wr_addr[23] <> <UNC>
naive_bus.wr_addr[24] <> <UNC>
naive_bus.wr_addr[25] <> <UNC>
naive_bus.wr_addr[26] <> <UNC>
naive_bus.wr_addr[27] <> <UNC>
naive_bus.wr_addr[28] <> <UNC>
naive_bus.wr_addr[29] <> <UNC>
naive_bus.wr_addr[30] <> <UNC>
naive_bus.wr_addr[31] <> <UNC>
naive_bus.wr_be[0] <> <UNC>
naive_bus.wr_be[1] <> <UNC>
naive_bus.wr_be[2] <> <UNC>
naive_bus.wr_be[3] <> <UNC>
naive_bus.wr_gnt <> <UNC>
naive_bus.wr_req <> <UNC>
naive_bus.rd_data[0] <> <UNC>
naive_bus.rd_data[1] <> <UNC>
naive_bus.rd_data[2] <> <UNC>
naive_bus.rd_data[3] <> <UNC>
naive_bus.rd_data[4] <> <UNC>
naive_bus.rd_data[5] <> <UNC>
naive_bus.rd_data[6] <> <UNC>
naive_bus.rd_data[7] <> <UNC>
naive_bus.rd_data[8] <> <UNC>
naive_bus.rd_data[9] <> <UNC>
naive_bus.rd_data[10] <> <UNC>
naive_bus.rd_data[11] <> <UNC>
naive_bus.rd_data[12] <> <UNC>
naive_bus.rd_data[13] <> <UNC>
naive_bus.rd_data[14] <> <UNC>
naive_bus.rd_data[15] <> <UNC>
naive_bus.rd_data[16] <> <UNC>
naive_bus.rd_data[17] <> <UNC>
naive_bus.rd_data[18] <> <UNC>
naive_bus.rd_data[19] <> <UNC>
naive_bus.rd_data[20] <> <UNC>
naive_bus.rd_data[21] <> <UNC>
naive_bus.rd_data[22] <> <UNC>
naive_bus.rd_data[23] <> <UNC>
naive_bus.rd_data[24] <> <UNC>
naive_bus.rd_data[25] <> <UNC>
naive_bus.rd_data[26] <> <UNC>
naive_bus.rd_data[27] <> <UNC>
naive_bus.rd_data[28] <> <UNC>
naive_bus.rd_data[29] <> <UNC>
naive_bus.rd_data[30] <> <UNC>
naive_bus.rd_data[31] <> <UNC>
naive_bus.rd_addr[0] <> <UNC>
naive_bus.rd_addr[1] <> <UNC>
naive_bus.rd_addr[2] <> <UNC>
naive_bus.rd_addr[3] <> <UNC>
naive_bus.rd_addr[4] <> <UNC>
naive_bus.rd_addr[5] <> <UNC>
naive_bus.rd_addr[6] <> <UNC>
naive_bus.rd_addr[7] <> <UNC>
naive_bus.rd_addr[8] <> <UNC>
naive_bus.rd_addr[9] <> <UNC>
naive_bus.rd_addr[10] <> <UNC>
naive_bus.rd_addr[11] <> <UNC>
naive_bus.rd_addr[12] <> <UNC>
naive_bus.rd_addr[13] <> <UNC>
naive_bus.rd_addr[14] <> <UNC>
naive_bus.rd_addr[15] <> <UNC>
naive_bus.rd_addr[16] <> <UNC>
naive_bus.rd_addr[17] <> <UNC>
naive_bus.rd_addr[18] <> <UNC>
naive_bus.rd_addr[19] <> <UNC>
naive_bus.rd_addr[20] <> <UNC>
naive_bus.rd_addr[21] <> <UNC>
naive_bus.rd_addr[22] <> <UNC>
naive_bus.rd_addr[23] <> <UNC>
naive_bus.rd_addr[24] <> <UNC>
naive_bus.rd_addr[25] <> <UNC>
naive_bus.rd_addr[26] <> <UNC>
naive_bus.rd_addr[27] <> <UNC>
naive_bus.rd_addr[28] <> <UNC>
naive_bus.rd_addr[29] <> <UNC>
naive_bus.rd_addr[30] <> <UNC>
naive_bus.rd_addr[31] <> <UNC>
naive_bus.rd_be[0] <> <UNC>
naive_bus.rd_be[1] <> <UNC>
naive_bus.rd_be[2] <> <UNC>
naive_bus.rd_be[3] <> <UNC>
naive_bus.rd_gnt <> <UNC>
naive_bus.rd_req <> <UNC>


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus:bus_slaves[3]
naive_bus.wr_data[0] <> <UNC>
naive_bus.wr_data[1] <> <UNC>
naive_bus.wr_data[2] <> <UNC>
naive_bus.wr_data[3] <> <UNC>
naive_bus.wr_data[4] <> <UNC>
naive_bus.wr_data[5] <> <UNC>
naive_bus.wr_data[6] <> <UNC>
naive_bus.wr_data[7] <> <UNC>
naive_bus.wr_data[8] <> <UNC>
naive_bus.wr_data[9] <> <UNC>
naive_bus.wr_data[10] <> <UNC>
naive_bus.wr_data[11] <> <UNC>
naive_bus.wr_data[12] <> <UNC>
naive_bus.wr_data[13] <> <UNC>
naive_bus.wr_data[14] <> <UNC>
naive_bus.wr_data[15] <> <UNC>
naive_bus.wr_data[16] <> <UNC>
naive_bus.wr_data[17] <> <UNC>
naive_bus.wr_data[18] <> <UNC>
naive_bus.wr_data[19] <> <UNC>
naive_bus.wr_data[20] <> <UNC>
naive_bus.wr_data[21] <> <UNC>
naive_bus.wr_data[22] <> <UNC>
naive_bus.wr_data[23] <> <UNC>
naive_bus.wr_data[24] <> <UNC>
naive_bus.wr_data[25] <> <UNC>
naive_bus.wr_data[26] <> <UNC>
naive_bus.wr_data[27] <> <UNC>
naive_bus.wr_data[28] <> <UNC>
naive_bus.wr_data[29] <> <UNC>
naive_bus.wr_data[30] <> <UNC>
naive_bus.wr_data[31] <> <UNC>
naive_bus.wr_addr[0] <> <UNC>
naive_bus.wr_addr[1] <> <UNC>
naive_bus.wr_addr[2] <> <UNC>
naive_bus.wr_addr[3] <> <UNC>
naive_bus.wr_addr[4] <> <UNC>
naive_bus.wr_addr[5] <> <UNC>
naive_bus.wr_addr[6] <> <UNC>
naive_bus.wr_addr[7] <> <UNC>
naive_bus.wr_addr[8] <> <UNC>
naive_bus.wr_addr[9] <> <UNC>
naive_bus.wr_addr[10] <> <UNC>
naive_bus.wr_addr[11] <> <UNC>
naive_bus.wr_addr[12] <> <UNC>
naive_bus.wr_addr[13] <> <UNC>
naive_bus.wr_addr[14] <> <UNC>
naive_bus.wr_addr[15] <> <UNC>
naive_bus.wr_addr[16] <> <UNC>
naive_bus.wr_addr[17] <> <UNC>
naive_bus.wr_addr[18] <> <UNC>
naive_bus.wr_addr[19] <> <UNC>
naive_bus.wr_addr[20] <> <UNC>
naive_bus.wr_addr[21] <> <UNC>
naive_bus.wr_addr[22] <> <UNC>
naive_bus.wr_addr[23] <> <UNC>
naive_bus.wr_addr[24] <> <UNC>
naive_bus.wr_addr[25] <> <UNC>
naive_bus.wr_addr[26] <> <UNC>
naive_bus.wr_addr[27] <> <UNC>
naive_bus.wr_addr[28] <> <UNC>
naive_bus.wr_addr[29] <> <UNC>
naive_bus.wr_addr[30] <> <UNC>
naive_bus.wr_addr[31] <> <UNC>
naive_bus.wr_be[0] <> <UNC>
naive_bus.wr_be[1] <> <UNC>
naive_bus.wr_be[2] <> <UNC>
naive_bus.wr_be[3] <> <UNC>
naive_bus.wr_gnt <> <UNC>
naive_bus.wr_req <> <UNC>
naive_bus.rd_data[0] <> <UNC>
naive_bus.rd_data[1] <> <UNC>
naive_bus.rd_data[2] <> <UNC>
naive_bus.rd_data[3] <> <UNC>
naive_bus.rd_data[4] <> <UNC>
naive_bus.rd_data[5] <> <UNC>
naive_bus.rd_data[6] <> <UNC>
naive_bus.rd_data[7] <> <UNC>
naive_bus.rd_data[8] <> <UNC>
naive_bus.rd_data[9] <> <UNC>
naive_bus.rd_data[10] <> <UNC>
naive_bus.rd_data[11] <> <UNC>
naive_bus.rd_data[12] <> <UNC>
naive_bus.rd_data[13] <> <UNC>
naive_bus.rd_data[14] <> <UNC>
naive_bus.rd_data[15] <> <UNC>
naive_bus.rd_data[16] <> <UNC>
naive_bus.rd_data[17] <> <UNC>
naive_bus.rd_data[18] <> <UNC>
naive_bus.rd_data[19] <> <UNC>
naive_bus.rd_data[20] <> <UNC>
naive_bus.rd_data[21] <> <UNC>
naive_bus.rd_data[22] <> <UNC>
naive_bus.rd_data[23] <> <UNC>
naive_bus.rd_data[24] <> <UNC>
naive_bus.rd_data[25] <> <UNC>
naive_bus.rd_data[26] <> <UNC>
naive_bus.rd_data[27] <> <UNC>
naive_bus.rd_data[28] <> <UNC>
naive_bus.rd_data[29] <> <UNC>
naive_bus.rd_data[30] <> <UNC>
naive_bus.rd_data[31] <> <UNC>
naive_bus.rd_addr[0] <> <UNC>
naive_bus.rd_addr[1] <> <UNC>
naive_bus.rd_addr[2] <> <UNC>
naive_bus.rd_addr[3] <> <UNC>
naive_bus.rd_addr[4] <> <UNC>
naive_bus.rd_addr[5] <> <UNC>
naive_bus.rd_addr[6] <> <UNC>
naive_bus.rd_addr[7] <> <UNC>
naive_bus.rd_addr[8] <> <UNC>
naive_bus.rd_addr[9] <> <UNC>
naive_bus.rd_addr[10] <> <UNC>
naive_bus.rd_addr[11] <> <UNC>
naive_bus.rd_addr[12] <> <UNC>
naive_bus.rd_addr[13] <> <UNC>
naive_bus.rd_addr[14] <> <UNC>
naive_bus.rd_addr[15] <> <UNC>
naive_bus.rd_addr[16] <> <UNC>
naive_bus.rd_addr[17] <> <UNC>
naive_bus.rd_addr[18] <> <UNC>
naive_bus.rd_addr[19] <> <UNC>
naive_bus.rd_addr[20] <> <UNC>
naive_bus.rd_addr[21] <> <UNC>
naive_bus.rd_addr[22] <> <UNC>
naive_bus.rd_addr[23] <> <UNC>
naive_bus.rd_addr[24] <> <UNC>
naive_bus.rd_addr[25] <> <UNC>
naive_bus.rd_addr[26] <> <UNC>
naive_bus.rd_addr[27] <> <UNC>
naive_bus.rd_addr[28] <> <UNC>
naive_bus.rd_addr[29] <> <UNC>
naive_bus.rd_addr[30] <> <UNC>
naive_bus.rd_addr[31] <> <UNC>
naive_bus.rd_be[0] <> <UNC>
naive_bus.rd_be[1] <> <UNC>
naive_bus.rd_be[2] <> <UNC>
naive_bus.rd_be[3] <> <UNC>
naive_bus.rd_gnt <> <UNC>
naive_bus.rd_req <> <UNC>


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus:bus_slaves[2]
naive_bus.wr_data[0] <> <UNC>
naive_bus.wr_data[1] <> <UNC>
naive_bus.wr_data[2] <> <UNC>
naive_bus.wr_data[3] <> <UNC>
naive_bus.wr_data[4] <> <UNC>
naive_bus.wr_data[5] <> <UNC>
naive_bus.wr_data[6] <> <UNC>
naive_bus.wr_data[7] <> <UNC>
naive_bus.wr_data[8] <> <UNC>
naive_bus.wr_data[9] <> <UNC>
naive_bus.wr_data[10] <> <UNC>
naive_bus.wr_data[11] <> <UNC>
naive_bus.wr_data[12] <> <UNC>
naive_bus.wr_data[13] <> <UNC>
naive_bus.wr_data[14] <> <UNC>
naive_bus.wr_data[15] <> <UNC>
naive_bus.wr_data[16] <> <UNC>
naive_bus.wr_data[17] <> <UNC>
naive_bus.wr_data[18] <> <UNC>
naive_bus.wr_data[19] <> <UNC>
naive_bus.wr_data[20] <> <UNC>
naive_bus.wr_data[21] <> <UNC>
naive_bus.wr_data[22] <> <UNC>
naive_bus.wr_data[23] <> <UNC>
naive_bus.wr_data[24] <> <UNC>
naive_bus.wr_data[25] <> <UNC>
naive_bus.wr_data[26] <> <UNC>
naive_bus.wr_data[27] <> <UNC>
naive_bus.wr_data[28] <> <UNC>
naive_bus.wr_data[29] <> <UNC>
naive_bus.wr_data[30] <> <UNC>
naive_bus.wr_data[31] <> <UNC>
naive_bus.wr_addr[0] <> <UNC>
naive_bus.wr_addr[1] <> <UNC>
naive_bus.wr_addr[2] <> <UNC>
naive_bus.wr_addr[3] <> <UNC>
naive_bus.wr_addr[4] <> <UNC>
naive_bus.wr_addr[5] <> <UNC>
naive_bus.wr_addr[6] <> <UNC>
naive_bus.wr_addr[7] <> <UNC>
naive_bus.wr_addr[8] <> <UNC>
naive_bus.wr_addr[9] <> <UNC>
naive_bus.wr_addr[10] <> <UNC>
naive_bus.wr_addr[11] <> <UNC>
naive_bus.wr_addr[12] <> <UNC>
naive_bus.wr_addr[13] <> <UNC>
naive_bus.wr_addr[14] <> <UNC>
naive_bus.wr_addr[15] <> <UNC>
naive_bus.wr_addr[16] <> <UNC>
naive_bus.wr_addr[17] <> <UNC>
naive_bus.wr_addr[18] <> <UNC>
naive_bus.wr_addr[19] <> <UNC>
naive_bus.wr_addr[20] <> <UNC>
naive_bus.wr_addr[21] <> <UNC>
naive_bus.wr_addr[22] <> <UNC>
naive_bus.wr_addr[23] <> <UNC>
naive_bus.wr_addr[24] <> <UNC>
naive_bus.wr_addr[25] <> <UNC>
naive_bus.wr_addr[26] <> <UNC>
naive_bus.wr_addr[27] <> <UNC>
naive_bus.wr_addr[28] <> <UNC>
naive_bus.wr_addr[29] <> <UNC>
naive_bus.wr_addr[30] <> <UNC>
naive_bus.wr_addr[31] <> <UNC>
naive_bus.wr_be[0] <> <UNC>
naive_bus.wr_be[1] <> <UNC>
naive_bus.wr_be[2] <> <UNC>
naive_bus.wr_be[3] <> <UNC>
naive_bus.wr_gnt <> <UNC>
naive_bus.wr_req <> <UNC>
naive_bus.rd_data[0] <> <UNC>
naive_bus.rd_data[1] <> <UNC>
naive_bus.rd_data[2] <> <UNC>
naive_bus.rd_data[3] <> <UNC>
naive_bus.rd_data[4] <> <UNC>
naive_bus.rd_data[5] <> <UNC>
naive_bus.rd_data[6] <> <UNC>
naive_bus.rd_data[7] <> <UNC>
naive_bus.rd_data[8] <> <UNC>
naive_bus.rd_data[9] <> <UNC>
naive_bus.rd_data[10] <> <UNC>
naive_bus.rd_data[11] <> <UNC>
naive_bus.rd_data[12] <> <UNC>
naive_bus.rd_data[13] <> <UNC>
naive_bus.rd_data[14] <> <UNC>
naive_bus.rd_data[15] <> <UNC>
naive_bus.rd_data[16] <> <UNC>
naive_bus.rd_data[17] <> <UNC>
naive_bus.rd_data[18] <> <UNC>
naive_bus.rd_data[19] <> <UNC>
naive_bus.rd_data[20] <> <UNC>
naive_bus.rd_data[21] <> <UNC>
naive_bus.rd_data[22] <> <UNC>
naive_bus.rd_data[23] <> <UNC>
naive_bus.rd_data[24] <> <UNC>
naive_bus.rd_data[25] <> <UNC>
naive_bus.rd_data[26] <> <UNC>
naive_bus.rd_data[27] <> <UNC>
naive_bus.rd_data[28] <> <UNC>
naive_bus.rd_data[29] <> <UNC>
naive_bus.rd_data[30] <> <UNC>
naive_bus.rd_data[31] <> <UNC>
naive_bus.rd_addr[0] <> <UNC>
naive_bus.rd_addr[1] <> <UNC>
naive_bus.rd_addr[2] <> <UNC>
naive_bus.rd_addr[3] <> <UNC>
naive_bus.rd_addr[4] <> <UNC>
naive_bus.rd_addr[5] <> <UNC>
naive_bus.rd_addr[6] <> <UNC>
naive_bus.rd_addr[7] <> <UNC>
naive_bus.rd_addr[8] <> <UNC>
naive_bus.rd_addr[9] <> <UNC>
naive_bus.rd_addr[10] <> <UNC>
naive_bus.rd_addr[11] <> <UNC>
naive_bus.rd_addr[12] <> <UNC>
naive_bus.rd_addr[13] <> <UNC>
naive_bus.rd_addr[14] <> <UNC>
naive_bus.rd_addr[15] <> <UNC>
naive_bus.rd_addr[16] <> <UNC>
naive_bus.rd_addr[17] <> <UNC>
naive_bus.rd_addr[18] <> <UNC>
naive_bus.rd_addr[19] <> <UNC>
naive_bus.rd_addr[20] <> <UNC>
naive_bus.rd_addr[21] <> <UNC>
naive_bus.rd_addr[22] <> <UNC>
naive_bus.rd_addr[23] <> <UNC>
naive_bus.rd_addr[24] <> <UNC>
naive_bus.rd_addr[25] <> <UNC>
naive_bus.rd_addr[26] <> <UNC>
naive_bus.rd_addr[27] <> <UNC>
naive_bus.rd_addr[28] <> <UNC>
naive_bus.rd_addr[29] <> <UNC>
naive_bus.rd_addr[30] <> <UNC>
naive_bus.rd_addr[31] <> <UNC>
naive_bus.rd_be[0] <> <UNC>
naive_bus.rd_be[1] <> <UNC>
naive_bus.rd_be[2] <> <UNC>
naive_bus.rd_be[3] <> <UNC>
naive_bus.rd_gnt <> <UNC>
naive_bus.rd_req <> <UNC>


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus:bus_slaves[1]
naive_bus.wr_data[0] <> <UNC>
naive_bus.wr_data[1] <> <UNC>
naive_bus.wr_data[2] <> <UNC>
naive_bus.wr_data[3] <> <UNC>
naive_bus.wr_data[4] <> <UNC>
naive_bus.wr_data[5] <> <UNC>
naive_bus.wr_data[6] <> <UNC>
naive_bus.wr_data[7] <> <UNC>
naive_bus.wr_data[8] <> <UNC>
naive_bus.wr_data[9] <> <UNC>
naive_bus.wr_data[10] <> <UNC>
naive_bus.wr_data[11] <> <UNC>
naive_bus.wr_data[12] <> <UNC>
naive_bus.wr_data[13] <> <UNC>
naive_bus.wr_data[14] <> <UNC>
naive_bus.wr_data[15] <> <UNC>
naive_bus.wr_data[16] <> <UNC>
naive_bus.wr_data[17] <> <UNC>
naive_bus.wr_data[18] <> <UNC>
naive_bus.wr_data[19] <> <UNC>
naive_bus.wr_data[20] <> <UNC>
naive_bus.wr_data[21] <> <UNC>
naive_bus.wr_data[22] <> <UNC>
naive_bus.wr_data[23] <> <UNC>
naive_bus.wr_data[24] <> <UNC>
naive_bus.wr_data[25] <> <UNC>
naive_bus.wr_data[26] <> <UNC>
naive_bus.wr_data[27] <> <UNC>
naive_bus.wr_data[28] <> <UNC>
naive_bus.wr_data[29] <> <UNC>
naive_bus.wr_data[30] <> <UNC>
naive_bus.wr_data[31] <> <UNC>
naive_bus.wr_addr[0] <> <UNC>
naive_bus.wr_addr[1] <> <UNC>
naive_bus.wr_addr[2] <> <UNC>
naive_bus.wr_addr[3] <> <UNC>
naive_bus.wr_addr[4] <> <UNC>
naive_bus.wr_addr[5] <> <UNC>
naive_bus.wr_addr[6] <> <UNC>
naive_bus.wr_addr[7] <> <UNC>
naive_bus.wr_addr[8] <> <UNC>
naive_bus.wr_addr[9] <> <UNC>
naive_bus.wr_addr[10] <> <UNC>
naive_bus.wr_addr[11] <> <UNC>
naive_bus.wr_addr[12] <> <UNC>
naive_bus.wr_addr[13] <> <UNC>
naive_bus.wr_addr[14] <> <UNC>
naive_bus.wr_addr[15] <> <UNC>
naive_bus.wr_addr[16] <> <UNC>
naive_bus.wr_addr[17] <> <UNC>
naive_bus.wr_addr[18] <> <UNC>
naive_bus.wr_addr[19] <> <UNC>
naive_bus.wr_addr[20] <> <UNC>
naive_bus.wr_addr[21] <> <UNC>
naive_bus.wr_addr[22] <> <UNC>
naive_bus.wr_addr[23] <> <UNC>
naive_bus.wr_addr[24] <> <UNC>
naive_bus.wr_addr[25] <> <UNC>
naive_bus.wr_addr[26] <> <UNC>
naive_bus.wr_addr[27] <> <UNC>
naive_bus.wr_addr[28] <> <UNC>
naive_bus.wr_addr[29] <> <UNC>
naive_bus.wr_addr[30] <> <UNC>
naive_bus.wr_addr[31] <> <UNC>
naive_bus.wr_be[0] <> <UNC>
naive_bus.wr_be[1] <> <UNC>
naive_bus.wr_be[2] <> <UNC>
naive_bus.wr_be[3] <> <UNC>
naive_bus.wr_gnt <> <UNC>
naive_bus.wr_req <> <UNC>
naive_bus.rd_data[0] <> <UNC>
naive_bus.rd_data[1] <> <UNC>
naive_bus.rd_data[2] <> <UNC>
naive_bus.rd_data[3] <> <UNC>
naive_bus.rd_data[4] <> <UNC>
naive_bus.rd_data[5] <> <UNC>
naive_bus.rd_data[6] <> <UNC>
naive_bus.rd_data[7] <> <UNC>
naive_bus.rd_data[8] <> <UNC>
naive_bus.rd_data[9] <> <UNC>
naive_bus.rd_data[10] <> <UNC>
naive_bus.rd_data[11] <> <UNC>
naive_bus.rd_data[12] <> <UNC>
naive_bus.rd_data[13] <> <UNC>
naive_bus.rd_data[14] <> <UNC>
naive_bus.rd_data[15] <> <UNC>
naive_bus.rd_data[16] <> <UNC>
naive_bus.rd_data[17] <> <UNC>
naive_bus.rd_data[18] <> <UNC>
naive_bus.rd_data[19] <> <UNC>
naive_bus.rd_data[20] <> <UNC>
naive_bus.rd_data[21] <> <UNC>
naive_bus.rd_data[22] <> <UNC>
naive_bus.rd_data[23] <> <UNC>
naive_bus.rd_data[24] <> <UNC>
naive_bus.rd_data[25] <> <UNC>
naive_bus.rd_data[26] <> <UNC>
naive_bus.rd_data[27] <> <UNC>
naive_bus.rd_data[28] <> <UNC>
naive_bus.rd_data[29] <> <UNC>
naive_bus.rd_data[30] <> <UNC>
naive_bus.rd_data[31] <> <UNC>
naive_bus.rd_addr[0] <> <UNC>
naive_bus.rd_addr[1] <> <UNC>
naive_bus.rd_addr[2] <> <UNC>
naive_bus.rd_addr[3] <> <UNC>
naive_bus.rd_addr[4] <> <UNC>
naive_bus.rd_addr[5] <> <UNC>
naive_bus.rd_addr[6] <> <UNC>
naive_bus.rd_addr[7] <> <UNC>
naive_bus.rd_addr[8] <> <UNC>
naive_bus.rd_addr[9] <> <UNC>
naive_bus.rd_addr[10] <> <UNC>
naive_bus.rd_addr[11] <> <UNC>
naive_bus.rd_addr[12] <> <UNC>
naive_bus.rd_addr[13] <> <UNC>
naive_bus.rd_addr[14] <> <UNC>
naive_bus.rd_addr[15] <> <UNC>
naive_bus.rd_addr[16] <> <UNC>
naive_bus.rd_addr[17] <> <UNC>
naive_bus.rd_addr[18] <> <UNC>
naive_bus.rd_addr[19] <> <UNC>
naive_bus.rd_addr[20] <> <UNC>
naive_bus.rd_addr[21] <> <UNC>
naive_bus.rd_addr[22] <> <UNC>
naive_bus.rd_addr[23] <> <UNC>
naive_bus.rd_addr[24] <> <UNC>
naive_bus.rd_addr[25] <> <UNC>
naive_bus.rd_addr[26] <> <UNC>
naive_bus.rd_addr[27] <> <UNC>
naive_bus.rd_addr[28] <> <UNC>
naive_bus.rd_addr[29] <> <UNC>
naive_bus.rd_addr[30] <> <UNC>
naive_bus.rd_addr[31] <> <UNC>
naive_bus.rd_be[0] <> <UNC>
naive_bus.rd_be[1] <> <UNC>
naive_bus.rd_be[2] <> <UNC>
naive_bus.rd_be[3] <> <UNC>
naive_bus.rd_gnt <> <UNC>
naive_bus.rd_req <> <UNC>


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus:bus_slaves[0]
naive_bus.wr_data[0] <> <UNC>
naive_bus.wr_data[1] <> <UNC>
naive_bus.wr_data[2] <> <UNC>
naive_bus.wr_data[3] <> <UNC>
naive_bus.wr_data[4] <> <UNC>
naive_bus.wr_data[5] <> <UNC>
naive_bus.wr_data[6] <> <UNC>
naive_bus.wr_data[7] <> <UNC>
naive_bus.wr_data[8] <> <UNC>
naive_bus.wr_data[9] <> <UNC>
naive_bus.wr_data[10] <> <UNC>
naive_bus.wr_data[11] <> <UNC>
naive_bus.wr_data[12] <> <UNC>
naive_bus.wr_data[13] <> <UNC>
naive_bus.wr_data[14] <> <UNC>
naive_bus.wr_data[15] <> <UNC>
naive_bus.wr_data[16] <> <UNC>
naive_bus.wr_data[17] <> <UNC>
naive_bus.wr_data[18] <> <UNC>
naive_bus.wr_data[19] <> <UNC>
naive_bus.wr_data[20] <> <UNC>
naive_bus.wr_data[21] <> <UNC>
naive_bus.wr_data[22] <> <UNC>
naive_bus.wr_data[23] <> <UNC>
naive_bus.wr_data[24] <> <UNC>
naive_bus.wr_data[25] <> <UNC>
naive_bus.wr_data[26] <> <UNC>
naive_bus.wr_data[27] <> <UNC>
naive_bus.wr_data[28] <> <UNC>
naive_bus.wr_data[29] <> <UNC>
naive_bus.wr_data[30] <> <UNC>
naive_bus.wr_data[31] <> <UNC>
naive_bus.wr_addr[0] <> <UNC>
naive_bus.wr_addr[1] <> <UNC>
naive_bus.wr_addr[2] <> <UNC>
naive_bus.wr_addr[3] <> <UNC>
naive_bus.wr_addr[4] <> <UNC>
naive_bus.wr_addr[5] <> <UNC>
naive_bus.wr_addr[6] <> <UNC>
naive_bus.wr_addr[7] <> <UNC>
naive_bus.wr_addr[8] <> <UNC>
naive_bus.wr_addr[9] <> <UNC>
naive_bus.wr_addr[10] <> <UNC>
naive_bus.wr_addr[11] <> <UNC>
naive_bus.wr_addr[12] <> <UNC>
naive_bus.wr_addr[13] <> <UNC>
naive_bus.wr_addr[14] <> <UNC>
naive_bus.wr_addr[15] <> <UNC>
naive_bus.wr_addr[16] <> <UNC>
naive_bus.wr_addr[17] <> <UNC>
naive_bus.wr_addr[18] <> <UNC>
naive_bus.wr_addr[19] <> <UNC>
naive_bus.wr_addr[20] <> <UNC>
naive_bus.wr_addr[21] <> <UNC>
naive_bus.wr_addr[22] <> <UNC>
naive_bus.wr_addr[23] <> <UNC>
naive_bus.wr_addr[24] <> <UNC>
naive_bus.wr_addr[25] <> <UNC>
naive_bus.wr_addr[26] <> <UNC>
naive_bus.wr_addr[27] <> <UNC>
naive_bus.wr_addr[28] <> <UNC>
naive_bus.wr_addr[29] <> <UNC>
naive_bus.wr_addr[30] <> <UNC>
naive_bus.wr_addr[31] <> <UNC>
naive_bus.wr_be[0] <> <UNC>
naive_bus.wr_be[1] <> <UNC>
naive_bus.wr_be[2] <> <UNC>
naive_bus.wr_be[3] <> <UNC>
naive_bus.wr_gnt <> <UNC>
naive_bus.wr_req <> <UNC>
naive_bus.rd_data[0] <> <UNC>
naive_bus.rd_data[1] <> <UNC>
naive_bus.rd_data[2] <> <UNC>
naive_bus.rd_data[3] <> <UNC>
naive_bus.rd_data[4] <> <UNC>
naive_bus.rd_data[5] <> <UNC>
naive_bus.rd_data[6] <> <UNC>
naive_bus.rd_data[7] <> <UNC>
naive_bus.rd_data[8] <> <UNC>
naive_bus.rd_data[9] <> <UNC>
naive_bus.rd_data[10] <> <UNC>
naive_bus.rd_data[11] <> <UNC>
naive_bus.rd_data[12] <> <UNC>
naive_bus.rd_data[13] <> <UNC>
naive_bus.rd_data[14] <> <UNC>
naive_bus.rd_data[15] <> <UNC>
naive_bus.rd_data[16] <> <UNC>
naive_bus.rd_data[17] <> <UNC>
naive_bus.rd_data[18] <> <UNC>
naive_bus.rd_data[19] <> <UNC>
naive_bus.rd_data[20] <> <UNC>
naive_bus.rd_data[21] <> <UNC>
naive_bus.rd_data[22] <> <UNC>
naive_bus.rd_data[23] <> <UNC>
naive_bus.rd_data[24] <> <UNC>
naive_bus.rd_data[25] <> <UNC>
naive_bus.rd_data[26] <> <UNC>
naive_bus.rd_data[27] <> <UNC>
naive_bus.rd_data[28] <> <UNC>
naive_bus.rd_data[29] <> <UNC>
naive_bus.rd_data[30] <> <UNC>
naive_bus.rd_data[31] <> <UNC>
naive_bus.rd_addr[0] <> <UNC>
naive_bus.rd_addr[1] <> <UNC>
naive_bus.rd_addr[2] <> <UNC>
naive_bus.rd_addr[3] <> <UNC>
naive_bus.rd_addr[4] <> <UNC>
naive_bus.rd_addr[5] <> <UNC>
naive_bus.rd_addr[6] <> <UNC>
naive_bus.rd_addr[7] <> <UNC>
naive_bus.rd_addr[8] <> <UNC>
naive_bus.rd_addr[9] <> <UNC>
naive_bus.rd_addr[10] <> <UNC>
naive_bus.rd_addr[11] <> <UNC>
naive_bus.rd_addr[12] <> <UNC>
naive_bus.rd_addr[13] <> <UNC>
naive_bus.rd_addr[14] <> <UNC>
naive_bus.rd_addr[15] <> <UNC>
naive_bus.rd_addr[16] <> <UNC>
naive_bus.rd_addr[17] <> <UNC>
naive_bus.rd_addr[18] <> <UNC>
naive_bus.rd_addr[19] <> <UNC>
naive_bus.rd_addr[20] <> <UNC>
naive_bus.rd_addr[21] <> <UNC>
naive_bus.rd_addr[22] <> <UNC>
naive_bus.rd_addr[23] <> <UNC>
naive_bus.rd_addr[24] <> <UNC>
naive_bus.rd_addr[25] <> <UNC>
naive_bus.rd_addr[26] <> <UNC>
naive_bus.rd_addr[27] <> <UNC>
naive_bus.rd_addr[28] <> <UNC>
naive_bus.rd_addr[29] <> <UNC>
naive_bus.rd_addr[30] <> <UNC>
naive_bus.rd_addr[31] <> <UNC>
naive_bus.rd_be[0] <> <UNC>
naive_bus.rd_be[1] <> <UNC>
naive_bus.rd_be[2] <> <UNC>
naive_bus.rd_be[3] <> <UNC>
naive_bus.rd_gnt <> <UNC>
naive_bus.rd_req <> <UNC>


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst
clk => clk.IN1
i_uart_rx => i_uart_rx.IN1
o_uart_tx <= o_uart_tx.DB_MAX_OUTPUT_PORT_TYPE
o_rst_n <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[0] <= o_boot_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[1] <= o_boot_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[2] <= o_boot_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[3] <= o_boot_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[4] <= o_boot_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[5] <= o_boot_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[6] <= o_boot_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[7] <= o_boot_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[8] <= o_boot_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[9] <= o_boot_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[10] <= o_boot_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[11] <= o_boot_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[12] <= o_boot_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[13] <= o_boot_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[14] <= o_boot_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[15] <= o_boot_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[16] <= o_boot_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[17] <= o_boot_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[18] <= o_boot_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[19] <= o_boot_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[20] <= o_boot_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[21] <= o_boot_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[22] <= o_boot_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[23] <= o_boot_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[24] <= o_boot_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[25] <= o_boot_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[26] <= o_boot_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[27] <= o_boot_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[28] <= o_boot_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[29] <= o_boot_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[30] <= o_boot_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_boot_addr[31] <= o_boot_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_gnt => wr_ok.IN1
bus.wr_gnt => wr_req.OUTPUTSELECT
bus.wr_data[0] <= bus.wr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[1] <= bus.wr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[2] <= bus.wr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[3] <= bus.wr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[4] <= bus.wr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[5] <= bus.wr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[6] <= bus.wr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[7] <= bus.wr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[8] <= bus.wr_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[9] <= bus.wr_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[10] <= bus.wr_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[11] <= bus.wr_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[12] <= bus.wr_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[13] <= bus.wr_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[14] <= bus.wr_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[15] <= bus.wr_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[16] <= bus.wr_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[17] <= bus.wr_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[18] <= bus.wr_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[19] <= bus.wr_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[20] <= bus.wr_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[21] <= bus.wr_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[22] <= bus.wr_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[23] <= bus.wr_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[24] <= bus.wr_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[25] <= bus.wr_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[26] <= bus.wr_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[27] <= bus.wr_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[28] <= bus.wr_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[29] <= bus.wr_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[30] <= bus.wr_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[31] <= bus.wr_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[0] <= bus.wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[1] <= bus.wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[2] <= bus.wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[3] <= bus.wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[4] <= bus.wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[5] <= bus.wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[6] <= bus.wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[7] <= bus.wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[8] <= bus.wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[9] <= bus.wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[10] <= bus.wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[11] <= bus.wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[12] <= bus.wr_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[13] <= bus.wr_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[14] <= bus.wr_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[15] <= bus.wr_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[16] <= bus.wr_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[17] <= bus.wr_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[18] <= bus.wr_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[19] <= bus.wr_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[20] <= bus.wr_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[21] <= bus.wr_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[22] <= bus.wr_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[23] <= bus.wr_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[24] <= bus.wr_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[25] <= bus.wr_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[26] <= bus.wr_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[27] <= bus.wr_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[28] <= bus.wr_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[29] <= bus.wr_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[30] <= bus.wr_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_addr[31] <= bus.wr_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_be[0] <= <VCC>
bus.wr_be[1] <= <VCC>
bus.wr_be[2] <= <VCC>
bus.wr_be[3] <= <VCC>
bus.wr_req <= bus.wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_gnt => rd_ok.IN1
bus.rd_gnt => rd_req.OUTPUTSELECT
bus.rd_data[0] => LessThan6.IN8
bus.rd_data[0] => rd_data_ascii[0][0].DATAA
bus.rd_data[0] => Add2.IN2
bus.rd_data[1] => LessThan6.IN7
bus.rd_data[1] => rd_data_ascii[0][1].DATAA
bus.rd_data[1] => Add2.IN1
bus.rd_data[2] => LessThan6.IN6
bus.rd_data[2] => rd_data_ascii[0][2].DATAA
bus.rd_data[2] => Add2.IN0
bus.rd_data[3] => LessThan6.IN5
bus.rd_data[3] => rd_data_ascii[0][3].DATAA
bus.rd_data[3] => Add2.IN4
bus.rd_data[4] => LessThan7.IN8
bus.rd_data[4] => rd_data_ascii[1][0].DATAA
bus.rd_data[4] => Add3.IN2
bus.rd_data[5] => LessThan7.IN7
bus.rd_data[5] => rd_data_ascii[1][1].DATAA
bus.rd_data[5] => Add3.IN1
bus.rd_data[6] => LessThan7.IN6
bus.rd_data[6] => rd_data_ascii[1][2].DATAA
bus.rd_data[6] => Add3.IN0
bus.rd_data[7] => LessThan7.IN5
bus.rd_data[7] => rd_data_ascii[1][3].DATAA
bus.rd_data[7] => Add3.IN4
bus.rd_data[8] => LessThan8.IN8
bus.rd_data[8] => rd_data_ascii[2][0].DATAA
bus.rd_data[8] => Add4.IN2
bus.rd_data[9] => LessThan8.IN7
bus.rd_data[9] => rd_data_ascii[2][1].DATAA
bus.rd_data[9] => Add4.IN1
bus.rd_data[10] => LessThan8.IN6
bus.rd_data[10] => rd_data_ascii[2][2].DATAA
bus.rd_data[10] => Add4.IN0
bus.rd_data[11] => LessThan8.IN5
bus.rd_data[11] => rd_data_ascii[2][3].DATAA
bus.rd_data[11] => Add4.IN4
bus.rd_data[12] => LessThan9.IN8
bus.rd_data[12] => rd_data_ascii[3][0].DATAA
bus.rd_data[12] => Add5.IN2
bus.rd_data[13] => LessThan9.IN7
bus.rd_data[13] => rd_data_ascii[3][1].DATAA
bus.rd_data[13] => Add5.IN1
bus.rd_data[14] => LessThan9.IN6
bus.rd_data[14] => rd_data_ascii[3][2].DATAA
bus.rd_data[14] => Add5.IN0
bus.rd_data[15] => LessThan9.IN5
bus.rd_data[15] => rd_data_ascii[3][3].DATAA
bus.rd_data[15] => Add5.IN4
bus.rd_data[16] => LessThan10.IN8
bus.rd_data[16] => rd_data_ascii[4][0].DATAA
bus.rd_data[16] => Add6.IN2
bus.rd_data[17] => LessThan10.IN7
bus.rd_data[17] => rd_data_ascii[4][1].DATAA
bus.rd_data[17] => Add6.IN1
bus.rd_data[18] => LessThan10.IN6
bus.rd_data[18] => rd_data_ascii[4][2].DATAA
bus.rd_data[18] => Add6.IN0
bus.rd_data[19] => LessThan10.IN5
bus.rd_data[19] => rd_data_ascii[4][3].DATAA
bus.rd_data[19] => Add6.IN4
bus.rd_data[20] => LessThan11.IN8
bus.rd_data[20] => rd_data_ascii[5][0].DATAA
bus.rd_data[20] => Add7.IN2
bus.rd_data[21] => LessThan11.IN7
bus.rd_data[21] => rd_data_ascii[5][1].DATAA
bus.rd_data[21] => Add7.IN1
bus.rd_data[22] => LessThan11.IN6
bus.rd_data[22] => rd_data_ascii[5][2].DATAA
bus.rd_data[22] => Add7.IN0
bus.rd_data[23] => LessThan11.IN5
bus.rd_data[23] => rd_data_ascii[5][3].DATAA
bus.rd_data[23] => Add7.IN4
bus.rd_data[24] => LessThan12.IN8
bus.rd_data[24] => rd_data_ascii[6][0].DATAA
bus.rd_data[24] => Add8.IN2
bus.rd_data[25] => LessThan12.IN7
bus.rd_data[25] => rd_data_ascii[6][1].DATAA
bus.rd_data[25] => Add8.IN1
bus.rd_data[26] => LessThan12.IN6
bus.rd_data[26] => rd_data_ascii[6][2].DATAA
bus.rd_data[26] => Add8.IN0
bus.rd_data[27] => LessThan12.IN5
bus.rd_data[27] => rd_data_ascii[6][3].DATAA
bus.rd_data[27] => Add8.IN4
bus.rd_data[28] => LessThan13.IN8
bus.rd_data[28] => rd_data_ascii[7][0].DATAA
bus.rd_data[28] => Add9.IN2
bus.rd_data[29] => LessThan13.IN7
bus.rd_data[29] => rd_data_ascii[7][1].DATAA
bus.rd_data[29] => Add9.IN1
bus.rd_data[30] => LessThan13.IN6
bus.rd_data[30] => rd_data_ascii[7][2].DATAA
bus.rd_data[30] => Add9.IN0
bus.rd_data[31] => LessThan13.IN5
bus.rd_data[31] => rd_data_ascii[7][3].DATAA
bus.rd_data[31] => Add9.IN4
bus.rd_addr[0] <= bus.rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[1] <= bus.rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[2] <= bus.rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[3] <= bus.rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[4] <= bus.rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[5] <= bus.rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[6] <= bus.rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[7] <= bus.rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[8] <= bus.rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[9] <= bus.rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[10] <= bus.rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[11] <= bus.rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[12] <= bus.rd_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[13] <= bus.rd_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[14] <= bus.rd_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[15] <= bus.rd_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[16] <= bus.rd_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[17] <= bus.rd_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[18] <= bus.rd_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[19] <= bus.rd_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[20] <= bus.rd_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[21] <= bus.rd_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[22] <= bus.rd_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[23] <= bus.rd_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[24] <= bus.rd_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[25] <= bus.rd_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[26] <= bus.rd_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[27] <= bus.rd_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[28] <= bus.rd_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[29] <= bus.rd_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[30] <= bus.rd_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[31] <= bus.rd_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_be[0] <= <VCC>
bus.rd_be[1] <= <VCC>
bus.rd_be[2] <= <VCC>
bus.rd_be[3] <= <VCC>
bus.rd_req <= bus.rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_uart_bus.wr_gnt <= user_uart_tx:user_uart_in_isp_inst.bus.wr_gnt
user_uart_bus.wr_data[0] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[0]
user_uart_bus.wr_data[1] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[1]
user_uart_bus.wr_data[2] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[2]
user_uart_bus.wr_data[3] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[3]
user_uart_bus.wr_data[4] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[4]
user_uart_bus.wr_data[5] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[5]
user_uart_bus.wr_data[6] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[6]
user_uart_bus.wr_data[7] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[7]
user_uart_bus.wr_data[8] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[8]
user_uart_bus.wr_data[9] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[9]
user_uart_bus.wr_data[10] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[10]
user_uart_bus.wr_data[11] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[11]
user_uart_bus.wr_data[12] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[12]
user_uart_bus.wr_data[13] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[13]
user_uart_bus.wr_data[14] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[14]
user_uart_bus.wr_data[15] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[15]
user_uart_bus.wr_data[16] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[16]
user_uart_bus.wr_data[17] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[17]
user_uart_bus.wr_data[18] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[18]
user_uart_bus.wr_data[19] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[19]
user_uart_bus.wr_data[20] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[20]
user_uart_bus.wr_data[21] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[21]
user_uart_bus.wr_data[22] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[22]
user_uart_bus.wr_data[23] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[23]
user_uart_bus.wr_data[24] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[24]
user_uart_bus.wr_data[25] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[25]
user_uart_bus.wr_data[26] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[26]
user_uart_bus.wr_data[27] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[27]
user_uart_bus.wr_data[28] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[28]
user_uart_bus.wr_data[29] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[29]
user_uart_bus.wr_data[30] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[30]
user_uart_bus.wr_data[31] => user_uart_tx:user_uart_in_isp_inst.bus.wr_data[31]
user_uart_bus.wr_addr[0] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[0]
user_uart_bus.wr_addr[1] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[1]
user_uart_bus.wr_addr[2] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[2]
user_uart_bus.wr_addr[3] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[3]
user_uart_bus.wr_addr[4] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[4]
user_uart_bus.wr_addr[5] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[5]
user_uart_bus.wr_addr[6] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[6]
user_uart_bus.wr_addr[7] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[7]
user_uart_bus.wr_addr[8] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[8]
user_uart_bus.wr_addr[9] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[9]
user_uart_bus.wr_addr[10] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[10]
user_uart_bus.wr_addr[11] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[11]
user_uart_bus.wr_addr[12] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[12]
user_uart_bus.wr_addr[13] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[13]
user_uart_bus.wr_addr[14] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[14]
user_uart_bus.wr_addr[15] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[15]
user_uart_bus.wr_addr[16] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[16]
user_uart_bus.wr_addr[17] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[17]
user_uart_bus.wr_addr[18] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[18]
user_uart_bus.wr_addr[19] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[19]
user_uart_bus.wr_addr[20] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[20]
user_uart_bus.wr_addr[21] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[21]
user_uart_bus.wr_addr[22] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[22]
user_uart_bus.wr_addr[23] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[23]
user_uart_bus.wr_addr[24] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[24]
user_uart_bus.wr_addr[25] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[25]
user_uart_bus.wr_addr[26] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[26]
user_uart_bus.wr_addr[27] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[27]
user_uart_bus.wr_addr[28] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[28]
user_uart_bus.wr_addr[29] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[29]
user_uart_bus.wr_addr[30] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[30]
user_uart_bus.wr_addr[31] => user_uart_tx:user_uart_in_isp_inst.bus.wr_addr[31]
user_uart_bus.wr_be[0] => user_uart_tx:user_uart_in_isp_inst.bus.wr_be[0]
user_uart_bus.wr_be[1] => user_uart_tx:user_uart_in_isp_inst.bus.wr_be[1]
user_uart_bus.wr_be[2] => user_uart_tx:user_uart_in_isp_inst.bus.wr_be[2]
user_uart_bus.wr_be[3] => user_uart_tx:user_uart_in_isp_inst.bus.wr_be[3]
user_uart_bus.wr_req => user_uart_tx:user_uart_in_isp_inst.bus.wr_req
user_uart_bus.rd_gnt <= user_uart_tx:user_uart_in_isp_inst.bus.rd_gnt
user_uart_bus.rd_data[0] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[0]
user_uart_bus.rd_data[1] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[1]
user_uart_bus.rd_data[2] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[2]
user_uart_bus.rd_data[3] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[3]
user_uart_bus.rd_data[4] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[4]
user_uart_bus.rd_data[5] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[5]
user_uart_bus.rd_data[6] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[6]
user_uart_bus.rd_data[7] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[7]
user_uart_bus.rd_data[8] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[8]
user_uart_bus.rd_data[9] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[9]
user_uart_bus.rd_data[10] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[10]
user_uart_bus.rd_data[11] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[11]
user_uart_bus.rd_data[12] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[12]
user_uart_bus.rd_data[13] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[13]
user_uart_bus.rd_data[14] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[14]
user_uart_bus.rd_data[15] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[15]
user_uart_bus.rd_data[16] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[16]
user_uart_bus.rd_data[17] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[17]
user_uart_bus.rd_data[18] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[18]
user_uart_bus.rd_data[19] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[19]
user_uart_bus.rd_data[20] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[20]
user_uart_bus.rd_data[21] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[21]
user_uart_bus.rd_data[22] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[22]
user_uart_bus.rd_data[23] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[23]
user_uart_bus.rd_data[24] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[24]
user_uart_bus.rd_data[25] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[25]
user_uart_bus.rd_data[26] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[26]
user_uart_bus.rd_data[27] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[27]
user_uart_bus.rd_data[28] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[28]
user_uart_bus.rd_data[29] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[29]
user_uart_bus.rd_data[30] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[30]
user_uart_bus.rd_data[31] <= user_uart_tx:user_uart_in_isp_inst.bus.rd_data[31]
user_uart_bus.rd_addr[0] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[0]
user_uart_bus.rd_addr[1] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[1]
user_uart_bus.rd_addr[2] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[2]
user_uart_bus.rd_addr[3] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[3]
user_uart_bus.rd_addr[4] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[4]
user_uart_bus.rd_addr[5] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[5]
user_uart_bus.rd_addr[6] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[6]
user_uart_bus.rd_addr[7] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[7]
user_uart_bus.rd_addr[8] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[8]
user_uart_bus.rd_addr[9] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[9]
user_uart_bus.rd_addr[10] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[10]
user_uart_bus.rd_addr[11] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[11]
user_uart_bus.rd_addr[12] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[12]
user_uart_bus.rd_addr[13] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[13]
user_uart_bus.rd_addr[14] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[14]
user_uart_bus.rd_addr[15] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[15]
user_uart_bus.rd_addr[16] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[16]
user_uart_bus.rd_addr[17] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[17]
user_uart_bus.rd_addr[18] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[18]
user_uart_bus.rd_addr[19] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[19]
user_uart_bus.rd_addr[20] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[20]
user_uart_bus.rd_addr[21] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[21]
user_uart_bus.rd_addr[22] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[22]
user_uart_bus.rd_addr[23] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[23]
user_uart_bus.rd_addr[24] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[24]
user_uart_bus.rd_addr[25] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[25]
user_uart_bus.rd_addr[26] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[26]
user_uart_bus.rd_addr[27] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[27]
user_uart_bus.rd_addr[28] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[28]
user_uart_bus.rd_addr[29] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[29]
user_uart_bus.rd_addr[30] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[30]
user_uart_bus.rd_addr[31] => user_uart_tx:user_uart_in_isp_inst.bus.rd_addr[31]
user_uart_bus.rd_be[0] => user_uart_tx:user_uart_in_isp_inst.bus.rd_be[0]
user_uart_bus.rd_be[1] => user_uart_tx:user_uart_in_isp_inst.bus.rd_be[1]
user_uart_bus.rd_be[2] => user_uart_tx:user_uart_in_isp_inst.bus.rd_be[2]
user_uart_bus.rd_be[3] => user_uart_tx:user_uart_in_isp_inst.bus.rd_be[3]
user_uart_bus.rd_req => user_uart_tx:user_uart_in_isp_inst.bus.rd_req


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst
clk => shift[0].CLK
clk => shift[1].CLK
clk => shift[2].CLK
clk => shift[3].CLK
clk => shift[4].CLK
clk => shift[5].CLK
clk => o_data[0]~reg0.CLK
clk => o_data[1]~reg0.CLK
clk => o_data[2]~reg0.CLK
clk => o_data[3]~reg0.CLK
clk => o_data[4]~reg0.CLK
clk => o_data[5]~reg0.CLK
clk => o_data[6]~reg0.CLK
clk => o_data[7]~reg0.CLK
clk => databuf[0].CLK
clk => databuf[1].CLK
clk => databuf[2].CLK
clk => databuf[3].CLK
clk => databuf[4].CLK
clk => databuf[5].CLK
clk => databuf[6].CLK
clk => databuf[7].CLK
clk => status[0].CLK
clk => status[1].CLK
clk => status[2].CLK
clk => status[3].CLK
clk => status[4].CLK
clk => status[5].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => o_ready~reg0.CLK
clk => last_busy.CLK
i_rx => rx_bit.IN1
i_rx => rx_bit.IN1
i_rx => shift[0].DATAIN
o_ready <= o_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst
clk => o_fin~reg0.CLK
clk => tx_cnt[0].CLK
clk => tx_cnt[1].CLK
clk => tx_cnt[2].CLK
clk => tx_cnt[3].CLK
clk => tx_cnt[4].CLK
clk => tx_cnt[5].CLK
clk => tx_cnt[6].CLK
clk => o_tx~reg0.CLK
clk => tx_shift[0].CLK
clk => tx_shift[1].CLK
clk => tx_shift[2].CLK
clk => tx_shift[3].CLK
clk => tx_shift[4].CLK
clk => tx_shift[5].CLK
clk => tx_shift[6].CLK
clk => tx_shift[7].CLK
clk => tx_shift[8].CLK
clk => tx_shift[9].CLK
clk => tx_shift[10].CLK
clk => tx_shift[11].CLK
clk => tx_shift[12].CLK
clk => tx_shift[13].CLK
clk => tx_shift[14].CLK
clk => tx_shift[15].CLK
clk => tx_shift[16].CLK
clk => tx_shift[17].CLK
clk => tx_shift[18].CLK
clk => tx_shift[19].CLK
clk => tx_shift[20].CLK
clk => tx_shift[21].CLK
clk => tx_shift[22].CLK
clk => tx_shift[23].CLK
clk => tx_shift[24].CLK
clk => tx_shift[25].CLK
clk => tx_shift[26].CLK
clk => tx_shift[27].CLK
clk => tx_shift[28].CLK
clk => tx_shift[29].CLK
clk => tx_shift[30].CLK
clk => tx_shift[31].CLK
clk => tx_shift[32].CLK
clk => tx_shift[33].CLK
clk => tx_shift[34].CLK
clk => tx_shift[35].CLK
clk => tx_shift[36].CLK
clk => tx_shift[37].CLK
clk => tx_shift[38].CLK
clk => tx_shift[39].CLK
clk => tx_shift[40].CLK
clk => tx_shift[41].CLK
clk => tx_shift[42].CLK
clk => tx_shift[43].CLK
clk => tx_shift[44].CLK
clk => tx_shift[45].CLK
clk => tx_shift[46].CLK
clk => tx_shift[47].CLK
clk => tx_shift[48].CLK
clk => tx_shift[49].CLK
clk => tx_shift[50].CLK
clk => tx_shift[51].CLK
clk => tx_shift[52].CLK
clk => tx_shift[53].CLK
clk => tx_shift[54].CLK
clk => tx_shift[55].CLK
clk => tx_shift[56].CLK
clk => tx_shift[57].CLK
clk => tx_shift[58].CLK
clk => tx_shift[59].CLK
clk => tx_shift[60].CLK
clk => tx_shift[61].CLK
clk => tx_shift[62].CLK
clk => tx_shift[63].CLK
clk => tx_shift[64].CLK
clk => tx_shift[65].CLK
clk => tx_shift[66].CLK
clk => tx_shift[67].CLK
clk => tx_shift[68].CLK
clk => tx_shift[69].CLK
clk => tx_shift[70].CLK
clk => tx_shift[71].CLK
clk => tx_shift[72].CLK
clk => tx_shift[73].CLK
clk => tx_shift[74].CLK
clk => tx_shift[75].CLK
clk => tx_shift[76].CLK
clk => tx_shift[77].CLK
clk => tx_shift[78].CLK
clk => tx_shift[79].CLK
clk => tx_shift[80].CLK
clk => tx_shift[81].CLK
clk => tx_shift[82].CLK
clk => tx_shift[83].CLK
clk => tx_shift[84].CLK
clk => tx_shift[85].CLK
clk => tx_shift[86].CLK
clk => tx_shift[87].CLK
clk => tx_shift[88].CLK
clk => tx_shift[89].CLK
clk => tx_shift[90].CLK
clk => tx_shift[91].CLK
clk => tx_shift[92].CLK
clk => tx_shift[93].CLK
clk => tx_shift[94].CLK
clk => tx_shift[95].CLK
clk => tx_shift[96].CLK
clk => tx_shift[97].CLK
clk => tx_shift[98].CLK
clk => tx_shift[99].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => busy_latch.CLK
o_tx <= o_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_shift.OUTPUTSELECT
i_start => tx_cnt.DATAA
i_start => tx_cnt.DATAA
i_start => tx_cnt.DATAA
i_start => tx_cnt.DATAA
i_start => tx_cnt.DATAA
o_fin <= o_fin~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_data[0][0] => tx_shift.DATAB
i_data[0][1] => tx_shift.DATAB
i_data[0][2] => tx_shift.DATAB
i_data[0][3] => tx_shift.DATAB
i_data[0][4] => tx_shift.DATAB
i_data[0][5] => tx_shift.DATAB
i_data[0][6] => tx_shift.DATAB
i_data[0][7] => tx_shift.DATAB
i_data[1][0] => tx_shift.DATAB
i_data[1][1] => tx_shift.DATAB
i_data[1][2] => tx_shift.DATAB
i_data[1][3] => tx_shift.DATAB
i_data[1][4] => tx_shift.DATAB
i_data[1][5] => tx_shift.DATAB
i_data[1][6] => tx_shift.DATAB
i_data[1][7] => tx_shift.DATAB
i_data[2][0] => tx_shift.DATAB
i_data[2][1] => tx_shift.DATAB
i_data[2][2] => tx_shift.DATAB
i_data[2][3] => tx_shift.DATAB
i_data[2][4] => tx_shift.DATAB
i_data[2][5] => tx_shift.DATAB
i_data[2][6] => tx_shift.DATAB
i_data[2][7] => tx_shift.DATAB
i_data[3][0] => tx_shift.DATAB
i_data[3][1] => tx_shift.DATAB
i_data[3][2] => tx_shift.DATAB
i_data[3][3] => tx_shift.DATAB
i_data[3][4] => tx_shift.DATAB
i_data[3][5] => tx_shift.DATAB
i_data[3][6] => tx_shift.DATAB
i_data[3][7] => tx_shift.DATAB
i_data[4][0] => tx_shift.DATAB
i_data[4][1] => tx_shift.DATAB
i_data[4][2] => tx_shift.DATAB
i_data[4][3] => tx_shift.DATAB
i_data[4][4] => tx_shift.DATAB
i_data[4][5] => tx_shift.DATAB
i_data[4][6] => tx_shift.DATAB
i_data[4][7] => tx_shift.DATAB
i_data[5][0] => tx_shift.DATAB
i_data[5][1] => tx_shift.DATAB
i_data[5][2] => tx_shift.DATAB
i_data[5][3] => tx_shift.DATAB
i_data[5][4] => tx_shift.DATAB
i_data[5][5] => tx_shift.DATAB
i_data[5][6] => tx_shift.DATAB
i_data[5][7] => tx_shift.DATAB
i_data[6][0] => tx_shift.DATAB
i_data[6][1] => tx_shift.DATAB
i_data[6][2] => tx_shift.DATAB
i_data[6][3] => tx_shift.DATAB
i_data[6][4] => tx_shift.DATAB
i_data[6][5] => tx_shift.DATAB
i_data[6][6] => tx_shift.DATAB
i_data[6][7] => tx_shift.DATAB
i_data[7][0] => tx_shift.DATAB
i_data[7][1] => tx_shift.DATAB
i_data[7][2] => tx_shift.DATAB
i_data[7][3] => tx_shift.DATAB
i_data[7][4] => tx_shift.DATAB
i_data[7][5] => tx_shift.DATAB
i_data[7][6] => tx_shift.DATAB
i_data[7][7] => tx_shift.DATAB


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst
clk => ram:ram_for_uart_tx_fifo_inst.clk
clk => tx_cnt[0].CLK
clk => tx_cnt[1].CLK
clk => tx_cnt[2].CLK
clk => tx_cnt[3].CLK
clk => tx_cnt[4].CLK
clk => tx_shift[0].CLK
clk => tx_shift[1].CLK
clk => tx_shift[2].CLK
clk => tx_shift[3].CLK
clk => tx_shift[4].CLK
clk => tx_shift[5].CLK
clk => tx_shift[6].CLK
clk => tx_shift[7].CLK
clk => o_uart_tx~reg0.CLK
clk => fifo_rd_pointer[0].CLK
clk => fifo_rd_pointer[1].CLK
clk => fifo_rd_pointer[2].CLK
clk => fifo_rd_pointer[3].CLK
clk => fifo_rd_pointer[4].CLK
clk => fifo_rd_pointer[5].CLK
clk => fifo_rd_pointer[6].CLK
clk => fifo_rd_pointer[7].CLK
clk => fifo_rd_pointer[8].CLK
clk => fifo_rd_pointer[9].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => fifo_wr_pointer[0].CLK
clk => fifo_wr_pointer[1].CLK
clk => fifo_wr_pointer[2].CLK
clk => fifo_wr_pointer[3].CLK
clk => fifo_wr_pointer[4].CLK
clk => fifo_wr_pointer[5].CLK
clk => fifo_wr_pointer[6].CLK
clk => fifo_wr_pointer[7].CLK
clk => fifo_wr_pointer[8].CLK
clk => fifo_wr_pointer[9].CLK
clk => bus.rd_data[0]~reg0.CLK
clk => bus.rd_data[1]~reg0.CLK
clk => bus.rd_data[2]~reg0.CLK
clk => bus.rd_data[3]~reg0.CLK
clk => bus.rd_data[4]~reg0.CLK
clk => bus.rd_data[5]~reg0.CLK
clk => bus.rd_data[6]~reg0.CLK
clk => bus.rd_data[7]~reg0.CLK
clk => bus.rd_data[8]~reg0.CLK
clk => bus.rd_data[9]~reg0.CLK
clk => bus.rd_data[10]~reg0.CLK
clk => bus.rd_data[11]~reg0.CLK
clk => bus.rd_data[12]~reg0.CLK
clk => bus.rd_data[13]~reg0.CLK
clk => bus.rd_data[14]~reg0.CLK
clk => bus.rd_data[15]~reg0.CLK
clk => bus.rd_data[16]~reg0.CLK
clk => bus.rd_data[17]~reg0.CLK
clk => bus.rd_data[18]~reg0.CLK
clk => bus.rd_data[19]~reg0.CLK
clk => bus.rd_data[20]~reg0.CLK
clk => bus.rd_data[21]~reg0.CLK
clk => bus.rd_data[22]~reg0.CLK
clk => bus.rd_data[23]~reg0.CLK
clk => bus.rd_data[24]~reg0.CLK
clk => bus.rd_data[25]~reg0.CLK
clk => bus.rd_data[26]~reg0.CLK
clk => bus.rd_data[27]~reg0.CLK
clk => bus.rd_data[28]~reg0.CLK
clk => bus.rd_data[29]~reg0.CLK
clk => bus.rd_data[30]~reg0.CLK
clk => bus.rd_data[31]~reg0.CLK
rst_n => bus.rd_data[0]~reg0.ACLR
rst_n => bus.rd_data[1]~reg0.ACLR
rst_n => bus.rd_data[2]~reg0.ACLR
rst_n => bus.rd_data[3]~reg0.ACLR
rst_n => bus.rd_data[4]~reg0.ACLR
rst_n => bus.rd_data[5]~reg0.ACLR
rst_n => bus.rd_data[6]~reg0.ACLR
rst_n => bus.rd_data[7]~reg0.ACLR
rst_n => bus.rd_data[8]~reg0.ACLR
rst_n => bus.rd_data[9]~reg0.ACLR
rst_n => bus.rd_data[10]~reg0.ACLR
rst_n => bus.rd_data[11]~reg0.ACLR
rst_n => bus.rd_data[12]~reg0.ACLR
rst_n => bus.rd_data[13]~reg0.ACLR
rst_n => bus.rd_data[14]~reg0.ACLR
rst_n => bus.rd_data[15]~reg0.ACLR
rst_n => bus.rd_data[16]~reg0.ACLR
rst_n => bus.rd_data[17]~reg0.ACLR
rst_n => bus.rd_data[18]~reg0.ACLR
rst_n => bus.rd_data[19]~reg0.ACLR
rst_n => bus.rd_data[20]~reg0.ACLR
rst_n => bus.rd_data[21]~reg0.ACLR
rst_n => bus.rd_data[22]~reg0.ACLR
rst_n => bus.rd_data[23]~reg0.ACLR
rst_n => bus.rd_data[24]~reg0.ACLR
rst_n => bus.rd_data[25]~reg0.ACLR
rst_n => bus.rd_data[26]~reg0.ACLR
rst_n => bus.rd_data[27]~reg0.ACLR
rst_n => bus.rd_data[28]~reg0.ACLR
rst_n => bus.rd_data[29]~reg0.ACLR
rst_n => bus.rd_data[30]~reg0.ACLR
rst_n => bus.rd_data[31]~reg0.ACLR
rst_n => tx_cnt[0].ACLR
rst_n => tx_cnt[1].ACLR
rst_n => tx_cnt[2].ACLR
rst_n => tx_cnt[3].ACLR
rst_n => tx_cnt[4].ACLR
rst_n => tx_shift[0].ACLR
rst_n => tx_shift[1].ACLR
rst_n => tx_shift[2].ACLR
rst_n => tx_shift[3].ACLR
rst_n => tx_shift[4].ACLR
rst_n => tx_shift[5].ACLR
rst_n => tx_shift[6].ACLR
rst_n => tx_shift[7].ACLR
rst_n => o_uart_tx~reg0.PRESET
rst_n => fifo_rd_pointer[0].ACLR
rst_n => fifo_rd_pointer[1].ACLR
rst_n => fifo_rd_pointer[2].ACLR
rst_n => fifo_rd_pointer[3].ACLR
rst_n => fifo_rd_pointer[4].ACLR
rst_n => fifo_rd_pointer[5].ACLR
rst_n => fifo_rd_pointer[6].ACLR
rst_n => fifo_rd_pointer[7].ACLR
rst_n => fifo_rd_pointer[8].ACLR
rst_n => fifo_rd_pointer[9].ACLR
rst_n => fifo_wr_pointer[0].ACLR
rst_n => fifo_wr_pointer[1].ACLR
rst_n => fifo_wr_pointer[2].ACLR
rst_n => fifo_wr_pointer[3].ACLR
rst_n => fifo_wr_pointer[4].ACLR
rst_n => fifo_wr_pointer[5].ACLR
rst_n => fifo_wr_pointer[6].ACLR
rst_n => fifo_wr_pointer[7].ACLR
rst_n => fifo_wr_pointer[8].ACLR
rst_n => fifo_wr_pointer[9].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => cnt[13].ACLR
rst_n => cnt[14].ACLR
rst_n => cnt[15].ACLR
rst_n => cnt[16].ACLR
rst_n => cnt[17].ACLR
rst_n => cnt[18].ACLR
rst_n => cnt[19].ACLR
rst_n => cnt[20].ACLR
rst_n => cnt[21].ACLR
rst_n => cnt[22].ACLR
rst_n => cnt[23].ACLR
rst_n => cnt[24].ACLR
rst_n => cnt[25].ACLR
rst_n => cnt[26].ACLR
rst_n => cnt[27].ACLR
rst_n => cnt[28].ACLR
rst_n => cnt[29].ACLR
rst_n => cnt[30].ACLR
rst_n => cnt[31].ACLR
o_uart_tx <= o_uart_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_gnt <= wr_gnt.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[0] => ram:ram_for_uart_tx_fifo_inst.i_wdata[0]
bus.wr_data[1] => ram:ram_for_uart_tx_fifo_inst.i_wdata[1]
bus.wr_data[2] => ram:ram_for_uart_tx_fifo_inst.i_wdata[2]
bus.wr_data[3] => ram:ram_for_uart_tx_fifo_inst.i_wdata[3]
bus.wr_data[4] => ram:ram_for_uart_tx_fifo_inst.i_wdata[4]
bus.wr_data[5] => ram:ram_for_uart_tx_fifo_inst.i_wdata[5]
bus.wr_data[6] => ram:ram_for_uart_tx_fifo_inst.i_wdata[6]
bus.wr_data[7] => ram:ram_for_uart_tx_fifo_inst.i_wdata[7]
bus.wr_data[8] => ~NO_FANOUT~
bus.wr_data[9] => ~NO_FANOUT~
bus.wr_data[10] => ~NO_FANOUT~
bus.wr_data[11] => ~NO_FANOUT~
bus.wr_data[12] => ~NO_FANOUT~
bus.wr_data[13] => ~NO_FANOUT~
bus.wr_data[14] => ~NO_FANOUT~
bus.wr_data[15] => ~NO_FANOUT~
bus.wr_data[16] => ~NO_FANOUT~
bus.wr_data[17] => ~NO_FANOUT~
bus.wr_data[18] => ~NO_FANOUT~
bus.wr_data[19] => ~NO_FANOUT~
bus.wr_data[20] => ~NO_FANOUT~
bus.wr_data[21] => ~NO_FANOUT~
bus.wr_data[22] => ~NO_FANOUT~
bus.wr_data[23] => ~NO_FANOUT~
bus.wr_data[24] => ~NO_FANOUT~
bus.wr_data[25] => ~NO_FANOUT~
bus.wr_data[26] => ~NO_FANOUT~
bus.wr_data[27] => ~NO_FANOUT~
bus.wr_data[28] => ~NO_FANOUT~
bus.wr_data[29] => ~NO_FANOUT~
bus.wr_data[30] => ~NO_FANOUT~
bus.wr_data[31] => ~NO_FANOUT~
bus.wr_addr[0] => ~NO_FANOUT~
bus.wr_addr[1] => ~NO_FANOUT~
bus.wr_addr[2] => Equal1.IN29
bus.wr_addr[3] => Equal1.IN28
bus.wr_addr[4] => Equal1.IN27
bus.wr_addr[5] => Equal1.IN26
bus.wr_addr[6] => Equal1.IN25
bus.wr_addr[7] => Equal1.IN24
bus.wr_addr[8] => Equal1.IN23
bus.wr_addr[9] => Equal1.IN22
bus.wr_addr[10] => Equal1.IN21
bus.wr_addr[11] => Equal1.IN20
bus.wr_addr[12] => Equal1.IN19
bus.wr_addr[13] => Equal1.IN18
bus.wr_addr[14] => Equal1.IN17
bus.wr_addr[15] => Equal1.IN16
bus.wr_addr[16] => Equal1.IN15
bus.wr_addr[17] => Equal1.IN14
bus.wr_addr[18] => Equal1.IN13
bus.wr_addr[19] => Equal1.IN12
bus.wr_addr[20] => Equal1.IN11
bus.wr_addr[21] => Equal1.IN10
bus.wr_addr[22] => Equal1.IN9
bus.wr_addr[23] => Equal1.IN8
bus.wr_addr[24] => Equal1.IN7
bus.wr_addr[25] => Equal1.IN6
bus.wr_addr[26] => Equal1.IN5
bus.wr_addr[27] => Equal1.IN4
bus.wr_addr[28] => Equal1.IN3
bus.wr_addr[29] => Equal1.IN2
bus.wr_addr[30] => Equal1.IN1
bus.wr_addr[31] => Equal1.IN0
bus.wr_be[0] => always1.IN1
bus.wr_be[0] => always2.IN1
bus.wr_be[0] => comb.IN1
bus.wr_be[1] => ~NO_FANOUT~
bus.wr_be[2] => ~NO_FANOUT~
bus.wr_be[3] => ~NO_FANOUT~
bus.wr_req => wr_gnt.OUTPUTSELECT
bus.wr_req => always2.IN1
bus.wr_req => comb.IN1
bus.rd_gnt <= bus.rd_req.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[0] <= bus.rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[1] <= bus.rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[2] <= bus.rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[3] <= bus.rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[4] <= bus.rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[5] <= bus.rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[6] <= bus.rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[7] <= bus.rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[8] <= bus.rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[9] <= bus.rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[10] <= bus.rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[11] <= bus.rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[12] <= bus.rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[13] <= bus.rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[14] <= bus.rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[15] <= bus.rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[16] <= bus.rd_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[17] <= bus.rd_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[18] <= bus.rd_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[19] <= bus.rd_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[20] <= bus.rd_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[21] <= bus.rd_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[22] <= bus.rd_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[23] <= bus.rd_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[24] <= bus.rd_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[25] <= bus.rd_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[26] <= bus.rd_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[27] <= bus.rd_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[28] <= bus.rd_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[29] <= bus.rd_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[30] <= bus.rd_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[31] <= bus.rd_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[0] => ~NO_FANOUT~
bus.rd_addr[1] => ~NO_FANOUT~
bus.rd_addr[2] => Equal0.IN29
bus.rd_addr[3] => Equal0.IN28
bus.rd_addr[4] => Equal0.IN27
bus.rd_addr[5] => Equal0.IN26
bus.rd_addr[6] => Equal0.IN25
bus.rd_addr[7] => Equal0.IN24
bus.rd_addr[8] => Equal0.IN23
bus.rd_addr[9] => Equal0.IN22
bus.rd_addr[10] => Equal0.IN21
bus.rd_addr[11] => Equal0.IN20
bus.rd_addr[12] => Equal0.IN19
bus.rd_addr[13] => Equal0.IN18
bus.rd_addr[14] => Equal0.IN17
bus.rd_addr[15] => Equal0.IN16
bus.rd_addr[16] => Equal0.IN15
bus.rd_addr[17] => Equal0.IN14
bus.rd_addr[18] => Equal0.IN13
bus.rd_addr[19] => Equal0.IN12
bus.rd_addr[20] => Equal0.IN11
bus.rd_addr[21] => Equal0.IN10
bus.rd_addr[22] => Equal0.IN9
bus.rd_addr[23] => Equal0.IN8
bus.rd_addr[24] => Equal0.IN7
bus.rd_addr[25] => Equal0.IN6
bus.rd_addr[26] => Equal0.IN5
bus.rd_addr[27] => Equal0.IN4
bus.rd_addr[28] => Equal0.IN3
bus.rd_addr[29] => Equal0.IN2
bus.rd_addr[30] => Equal0.IN1
bus.rd_addr[31] => Equal0.IN0
bus.rd_be[0] => ~NO_FANOUT~
bus.rd_be[1] => ~NO_FANOUT~
bus.rd_be[2] => ~NO_FANOUT~
bus.rd_be[3] => ~NO_FANOUT~
bus.rd_req => always0.IN1
bus.rd_req => bus.rd_gnt.DATAIN


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[10].CLK
clk => data_ram_cell.waddr_a[9].CLK
clk => data_ram_cell.waddr_a[8].CLK
clk => data_ram_cell.waddr_a[7].CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_waddr[5] => data_ram_cell.waddr_a[5].DATAIN
i_waddr[5] => data_ram_cell.WADDR5
i_waddr[6] => data_ram_cell.waddr_a[6].DATAIN
i_waddr[6] => data_ram_cell.WADDR6
i_waddr[7] => data_ram_cell.waddr_a[7].DATAIN
i_waddr[7] => data_ram_cell.WADDR7
i_waddr[8] => data_ram_cell.waddr_a[8].DATAIN
i_waddr[8] => data_ram_cell.WADDR8
i_waddr[9] => data_ram_cell.waddr_a[9].DATAIN
i_waddr[9] => data_ram_cell.WADDR9
i_waddr[10] => data_ram_cell.waddr_a[10].DATAIN
i_waddr[10] => data_ram_cell.WADDR10
i_raddr[0] => data_ram_cell.RADDR
i_raddr[1] => data_ram_cell.RADDR1
i_raddr[2] => data_ram_cell.RADDR2
i_raddr[3] => data_ram_cell.RADDR3
i_raddr[4] => data_ram_cell.RADDR4
i_raddr[5] => data_ram_cell.RADDR5
i_raddr[6] => data_ram_cell.RADDR6
i_raddr[7] => data_ram_cell.RADDR7
i_raddr[8] => data_ram_cell.RADDR8
i_raddr[9] => data_ram_cell.RADDR9
i_raddr[10] => data_ram_cell.RADDR10
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst
clk => core_instr_bus_adapter:core_instr_bus_adapter_i.clk
clk => core_regfile:core_regfile_inst.clk
clk => core_bus_wrapper:core_bus_wrapper_inst.clk
clk => wb_alu_res[0].CLK
clk => wb_alu_res[1].CLK
clk => wb_alu_res[2].CLK
clk => wb_alu_res[3].CLK
clk => wb_alu_res[4].CLK
clk => wb_alu_res[5].CLK
clk => wb_alu_res[6].CLK
clk => wb_alu_res[7].CLK
clk => wb_alu_res[8].CLK
clk => wb_alu_res[9].CLK
clk => wb_alu_res[10].CLK
clk => wb_alu_res[11].CLK
clk => wb_alu_res[12].CLK
clk => wb_alu_res[13].CLK
clk => wb_alu_res[14].CLK
clk => wb_alu_res[15].CLK
clk => wb_alu_res[16].CLK
clk => wb_alu_res[17].CLK
clk => wb_alu_res[18].CLK
clk => wb_alu_res[19].CLK
clk => wb_alu_res[20].CLK
clk => wb_alu_res[21].CLK
clk => wb_alu_res[22].CLK
clk => wb_alu_res[23].CLK
clk => wb_alu_res[24].CLK
clk => wb_alu_res[25].CLK
clk => wb_alu_res[26].CLK
clk => wb_alu_res[27].CLK
clk => wb_alu_res[28].CLK
clk => wb_alu_res[29].CLK
clk => wb_alu_res[30].CLK
clk => wb_alu_res[31].CLK
clk => wb_dst_reg_addr[0].CLK
clk => wb_dst_reg_addr[1].CLK
clk => wb_dst_reg_addr[2].CLK
clk => wb_dst_reg_addr[3].CLK
clk => wb_dst_reg_addr[4].CLK
clk => wb_memory2reg.CLK
clk => wb_regwrite.CLK
clk => mem_funct3[0].CLK
clk => mem_funct3[1].CLK
clk => mem_funct3[2].CLK
clk => mem_mem_wdata[0].CLK
clk => mem_mem_wdata[1].CLK
clk => mem_mem_wdata[2].CLK
clk => mem_mem_wdata[3].CLK
clk => mem_mem_wdata[4].CLK
clk => mem_mem_wdata[5].CLK
clk => mem_mem_wdata[6].CLK
clk => mem_mem_wdata[7].CLK
clk => mem_mem_wdata[8].CLK
clk => mem_mem_wdata[9].CLK
clk => mem_mem_wdata[10].CLK
clk => mem_mem_wdata[11].CLK
clk => mem_mem_wdata[12].CLK
clk => mem_mem_wdata[13].CLK
clk => mem_mem_wdata[14].CLK
clk => mem_mem_wdata[15].CLK
clk => mem_mem_wdata[16].CLK
clk => mem_mem_wdata[17].CLK
clk => mem_mem_wdata[18].CLK
clk => mem_mem_wdata[19].CLK
clk => mem_mem_wdata[20].CLK
clk => mem_mem_wdata[21].CLK
clk => mem_mem_wdata[22].CLK
clk => mem_mem_wdata[23].CLK
clk => mem_mem_wdata[24].CLK
clk => mem_mem_wdata[25].CLK
clk => mem_mem_wdata[26].CLK
clk => mem_mem_wdata[27].CLK
clk => mem_mem_wdata[28].CLK
clk => mem_mem_wdata[29].CLK
clk => mem_mem_wdata[30].CLK
clk => mem_mem_wdata[31].CLK
clk => mem_mem_addr[0].CLK
clk => mem_mem_addr[1].CLK
clk => mem_mem_addr[2].CLK
clk => mem_mem_addr[3].CLK
clk => mem_mem_addr[4].CLK
clk => mem_mem_addr[5].CLK
clk => mem_mem_addr[6].CLK
clk => mem_mem_addr[7].CLK
clk => mem_mem_addr[8].CLK
clk => mem_mem_addr[9].CLK
clk => mem_mem_addr[10].CLK
clk => mem_mem_addr[11].CLK
clk => mem_mem_addr[12].CLK
clk => mem_mem_addr[13].CLK
clk => mem_mem_addr[14].CLK
clk => mem_mem_addr[15].CLK
clk => mem_mem_addr[16].CLK
clk => mem_mem_addr[17].CLK
clk => mem_mem_addr[18].CLK
clk => mem_mem_addr[19].CLK
clk => mem_mem_addr[20].CLK
clk => mem_mem_addr[21].CLK
clk => mem_mem_addr[22].CLK
clk => mem_mem_addr[23].CLK
clk => mem_mem_addr[24].CLK
clk => mem_mem_addr[25].CLK
clk => mem_mem_addr[26].CLK
clk => mem_mem_addr[27].CLK
clk => mem_mem_addr[28].CLK
clk => mem_mem_addr[29].CLK
clk => mem_mem_addr[30].CLK
clk => mem_mem_addr[31].CLK
clk => mem_memwrite.CLK
clk => mem_dst_reg_addr[0].CLK
clk => mem_dst_reg_addr[1].CLK
clk => mem_dst_reg_addr[2].CLK
clk => mem_dst_reg_addr[3].CLK
clk => mem_dst_reg_addr[4].CLK
clk => mem_alu_res[0].CLK
clk => mem_alu_res[1].CLK
clk => mem_alu_res[2].CLK
clk => mem_alu_res[3].CLK
clk => mem_alu_res[4].CLK
clk => mem_alu_res[5].CLK
clk => mem_alu_res[6].CLK
clk => mem_alu_res[7].CLK
clk => mem_alu_res[8].CLK
clk => mem_alu_res[9].CLK
clk => mem_alu_res[10].CLK
clk => mem_alu_res[11].CLK
clk => mem_alu_res[12].CLK
clk => mem_alu_res[13].CLK
clk => mem_alu_res[14].CLK
clk => mem_alu_res[15].CLK
clk => mem_alu_res[16].CLK
clk => mem_alu_res[17].CLK
clk => mem_alu_res[18].CLK
clk => mem_alu_res[19].CLK
clk => mem_alu_res[20].CLK
clk => mem_alu_res[21].CLK
clk => mem_alu_res[22].CLK
clk => mem_alu_res[23].CLK
clk => mem_alu_res[24].CLK
clk => mem_alu_res[25].CLK
clk => mem_alu_res[26].CLK
clk => mem_alu_res[27].CLK
clk => mem_alu_res[28].CLK
clk => mem_alu_res[29].CLK
clk => mem_alu_res[30].CLK
clk => mem_alu_res[31].CLK
clk => mem_alures2reg.CLK
clk => mem_memory2reg.CLK
clk => ex_pc[0].CLK
clk => ex_pc[1].CLK
clk => ex_pc[2].CLK
clk => ex_pc[3].CLK
clk => ex_pc[4].CLK
clk => ex_pc[5].CLK
clk => ex_pc[6].CLK
clk => ex_pc[7].CLK
clk => ex_pc[8].CLK
clk => ex_pc[9].CLK
clk => ex_pc[10].CLK
clk => ex_pc[11].CLK
clk => ex_pc[12].CLK
clk => ex_pc[13].CLK
clk => ex_pc[14].CLK
clk => ex_pc[15].CLK
clk => ex_pc[16].CLK
clk => ex_pc[17].CLK
clk => ex_pc[18].CLK
clk => ex_pc[19].CLK
clk => ex_pc[20].CLK
clk => ex_pc[21].CLK
clk => ex_pc[22].CLK
clk => ex_pc[23].CLK
clk => ex_pc[24].CLK
clk => ex_pc[25].CLK
clk => ex_pc[26].CLK
clk => ex_pc[27].CLK
clk => ex_pc[28].CLK
clk => ex_pc[29].CLK
clk => ex_pc[30].CLK
clk => ex_pc[31].CLK
clk => ex_imm[0].CLK
clk => ex_imm[1].CLK
clk => ex_imm[2].CLK
clk => ex_imm[3].CLK
clk => ex_imm[4].CLK
clk => ex_imm[5].CLK
clk => ex_imm[6].CLK
clk => ex_imm[7].CLK
clk => ex_imm[8].CLK
clk => ex_imm[9].CLK
clk => ex_imm[10].CLK
clk => ex_imm[11].CLK
clk => ex_imm[12].CLK
clk => ex_imm[13].CLK
clk => ex_imm[14].CLK
clk => ex_imm[15].CLK
clk => ex_imm[16].CLK
clk => ex_imm[17].CLK
clk => ex_imm[18].CLK
clk => ex_imm[19].CLK
clk => ex_imm[20].CLK
clk => ex_imm[21].CLK
clk => ex_imm[22].CLK
clk => ex_imm[23].CLK
clk => ex_imm[24].CLK
clk => ex_imm[25].CLK
clk => ex_imm[26].CLK
clk => ex_imm[27].CLK
clk => ex_imm[28].CLK
clk => ex_imm[29].CLK
clk => ex_imm[30].CLK
clk => ex_imm[31].CLK
clk => ex_funct7[0].CLK
clk => ex_funct7[1].CLK
clk => ex_funct7[2].CLK
clk => ex_funct7[3].CLK
clk => ex_funct7[4].CLK
clk => ex_funct7[5].CLK
clk => ex_funct7[6].CLK
clk => ex_funct3[0].CLK
clk => ex_funct3[1].CLK
clk => ex_funct3[2].CLK
clk => ex_opcode[0].CLK
clk => ex_opcode[1].CLK
clk => ex_opcode[2].CLK
clk => ex_opcode[3].CLK
clk => ex_opcode[4].CLK
clk => ex_opcode[5].CLK
clk => ex_opcode[6].CLK
clk => ex_dst_reg_addr[0].CLK
clk => ex_dst_reg_addr[1].CLK
clk => ex_dst_reg_addr[2].CLK
clk => ex_dst_reg_addr[3].CLK
clk => ex_dst_reg_addr[4].CLK
clk => ex_memwrite.CLK
clk => ex_memory2reg.CLK
clk => ex_alures2reg.CLK
rst_n => core_instr_bus_adapter:core_instr_bus_adapter_i.rst_n
rst_n => core_regfile:core_regfile_inst.rst_n
rst_n => core_bus_wrapper:core_bus_wrapper_inst.rst_n
rst_n => ex_pc[0].ACLR
rst_n => ex_pc[1].ACLR
rst_n => ex_pc[2].ACLR
rst_n => ex_pc[3].ACLR
rst_n => ex_pc[4].ACLR
rst_n => ex_pc[5].ACLR
rst_n => ex_pc[6].ACLR
rst_n => ex_pc[7].ACLR
rst_n => ex_pc[8].ACLR
rst_n => ex_pc[9].ACLR
rst_n => ex_pc[10].ACLR
rst_n => ex_pc[11].ACLR
rst_n => ex_pc[12].ACLR
rst_n => ex_pc[13].ACLR
rst_n => ex_pc[14].ACLR
rst_n => ex_pc[15].ACLR
rst_n => ex_pc[16].ACLR
rst_n => ex_pc[17].ACLR
rst_n => ex_pc[18].ACLR
rst_n => ex_pc[19].ACLR
rst_n => ex_pc[20].ACLR
rst_n => ex_pc[21].ACLR
rst_n => ex_pc[22].ACLR
rst_n => ex_pc[23].ACLR
rst_n => ex_pc[24].ACLR
rst_n => ex_pc[25].ACLR
rst_n => ex_pc[26].ACLR
rst_n => ex_pc[27].ACLR
rst_n => ex_pc[28].ACLR
rst_n => ex_pc[29].ACLR
rst_n => ex_pc[30].ACLR
rst_n => ex_pc[31].ACLR
rst_n => ex_imm[0].ACLR
rst_n => ex_imm[1].ACLR
rst_n => ex_imm[2].ACLR
rst_n => ex_imm[3].ACLR
rst_n => ex_imm[4].ACLR
rst_n => ex_imm[5].ACLR
rst_n => ex_imm[6].ACLR
rst_n => ex_imm[7].ACLR
rst_n => ex_imm[8].ACLR
rst_n => ex_imm[9].ACLR
rst_n => ex_imm[10].ACLR
rst_n => ex_imm[11].ACLR
rst_n => ex_imm[12].ACLR
rst_n => ex_imm[13].ACLR
rst_n => ex_imm[14].ACLR
rst_n => ex_imm[15].ACLR
rst_n => ex_imm[16].ACLR
rst_n => ex_imm[17].ACLR
rst_n => ex_imm[18].ACLR
rst_n => ex_imm[19].ACLR
rst_n => ex_imm[20].ACLR
rst_n => ex_imm[21].ACLR
rst_n => ex_imm[22].ACLR
rst_n => ex_imm[23].ACLR
rst_n => ex_imm[24].ACLR
rst_n => ex_imm[25].ACLR
rst_n => ex_imm[26].ACLR
rst_n => ex_imm[27].ACLR
rst_n => ex_imm[28].ACLR
rst_n => ex_imm[29].ACLR
rst_n => ex_imm[30].ACLR
rst_n => ex_imm[31].ACLR
rst_n => ex_funct7[0].ACLR
rst_n => ex_funct7[1].ACLR
rst_n => ex_funct7[2].ACLR
rst_n => ex_funct7[3].ACLR
rst_n => ex_funct7[4].ACLR
rst_n => ex_funct7[5].ACLR
rst_n => ex_funct7[6].ACLR
rst_n => ex_funct3[0].ACLR
rst_n => ex_funct3[1].ACLR
rst_n => ex_funct3[2].ACLR
rst_n => ex_opcode[0].ACLR
rst_n => ex_opcode[1].ACLR
rst_n => ex_opcode[2].ACLR
rst_n => ex_opcode[3].ACLR
rst_n => ex_opcode[4].ACLR
rst_n => ex_opcode[5].ACLR
rst_n => ex_opcode[6].ACLR
rst_n => ex_dst_reg_addr[0].ACLR
rst_n => ex_dst_reg_addr[1].ACLR
rst_n => ex_dst_reg_addr[2].ACLR
rst_n => ex_dst_reg_addr[3].ACLR
rst_n => ex_dst_reg_addr[4].ACLR
rst_n => ex_memwrite.ACLR
rst_n => ex_memory2reg.ACLR
rst_n => ex_alures2reg.ACLR
rst_n => wb_alu_res[0].ACLR
rst_n => wb_alu_res[1].ACLR
rst_n => wb_alu_res[2].ACLR
rst_n => wb_alu_res[3].ACLR
rst_n => wb_alu_res[4].ACLR
rst_n => wb_alu_res[5].ACLR
rst_n => wb_alu_res[6].ACLR
rst_n => wb_alu_res[7].ACLR
rst_n => wb_alu_res[8].ACLR
rst_n => wb_alu_res[9].ACLR
rst_n => wb_alu_res[10].ACLR
rst_n => wb_alu_res[11].ACLR
rst_n => wb_alu_res[12].ACLR
rst_n => wb_alu_res[13].ACLR
rst_n => wb_alu_res[14].ACLR
rst_n => wb_alu_res[15].ACLR
rst_n => wb_alu_res[16].ACLR
rst_n => wb_alu_res[17].ACLR
rst_n => wb_alu_res[18].ACLR
rst_n => wb_alu_res[19].ACLR
rst_n => wb_alu_res[20].ACLR
rst_n => wb_alu_res[21].ACLR
rst_n => wb_alu_res[22].ACLR
rst_n => wb_alu_res[23].ACLR
rst_n => wb_alu_res[24].ACLR
rst_n => wb_alu_res[25].ACLR
rst_n => wb_alu_res[26].ACLR
rst_n => wb_alu_res[27].ACLR
rst_n => wb_alu_res[28].ACLR
rst_n => wb_alu_res[29].ACLR
rst_n => wb_alu_res[30].ACLR
rst_n => wb_alu_res[31].ACLR
rst_n => wb_dst_reg_addr[0].ACLR
rst_n => wb_dst_reg_addr[1].ACLR
rst_n => wb_dst_reg_addr[2].ACLR
rst_n => wb_dst_reg_addr[3].ACLR
rst_n => wb_dst_reg_addr[4].ACLR
rst_n => wb_memory2reg.ACLR
rst_n => wb_regwrite.ACLR
rst_n => mem_funct3[0].ACLR
rst_n => mem_funct3[1].ACLR
rst_n => mem_funct3[2].ACLR
rst_n => mem_mem_wdata[0].ACLR
rst_n => mem_mem_wdata[1].ACLR
rst_n => mem_mem_wdata[2].ACLR
rst_n => mem_mem_wdata[3].ACLR
rst_n => mem_mem_wdata[4].ACLR
rst_n => mem_mem_wdata[5].ACLR
rst_n => mem_mem_wdata[6].ACLR
rst_n => mem_mem_wdata[7].ACLR
rst_n => mem_mem_wdata[8].ACLR
rst_n => mem_mem_wdata[9].ACLR
rst_n => mem_mem_wdata[10].ACLR
rst_n => mem_mem_wdata[11].ACLR
rst_n => mem_mem_wdata[12].ACLR
rst_n => mem_mem_wdata[13].ACLR
rst_n => mem_mem_wdata[14].ACLR
rst_n => mem_mem_wdata[15].ACLR
rst_n => mem_mem_wdata[16].ACLR
rst_n => mem_mem_wdata[17].ACLR
rst_n => mem_mem_wdata[18].ACLR
rst_n => mem_mem_wdata[19].ACLR
rst_n => mem_mem_wdata[20].ACLR
rst_n => mem_mem_wdata[21].ACLR
rst_n => mem_mem_wdata[22].ACLR
rst_n => mem_mem_wdata[23].ACLR
rst_n => mem_mem_wdata[24].ACLR
rst_n => mem_mem_wdata[25].ACLR
rst_n => mem_mem_wdata[26].ACLR
rst_n => mem_mem_wdata[27].ACLR
rst_n => mem_mem_wdata[28].ACLR
rst_n => mem_mem_wdata[29].ACLR
rst_n => mem_mem_wdata[30].ACLR
rst_n => mem_mem_wdata[31].ACLR
rst_n => mem_mem_addr[0].ACLR
rst_n => mem_mem_addr[1].ACLR
rst_n => mem_mem_addr[2].ACLR
rst_n => mem_mem_addr[3].ACLR
rst_n => mem_mem_addr[4].ACLR
rst_n => mem_mem_addr[5].ACLR
rst_n => mem_mem_addr[6].ACLR
rst_n => mem_mem_addr[7].ACLR
rst_n => mem_mem_addr[8].ACLR
rst_n => mem_mem_addr[9].ACLR
rst_n => mem_mem_addr[10].ACLR
rst_n => mem_mem_addr[11].ACLR
rst_n => mem_mem_addr[12].ACLR
rst_n => mem_mem_addr[13].ACLR
rst_n => mem_mem_addr[14].ACLR
rst_n => mem_mem_addr[15].ACLR
rst_n => mem_mem_addr[16].ACLR
rst_n => mem_mem_addr[17].ACLR
rst_n => mem_mem_addr[18].ACLR
rst_n => mem_mem_addr[19].ACLR
rst_n => mem_mem_addr[20].ACLR
rst_n => mem_mem_addr[21].ACLR
rst_n => mem_mem_addr[22].ACLR
rst_n => mem_mem_addr[23].ACLR
rst_n => mem_mem_addr[24].ACLR
rst_n => mem_mem_addr[25].ACLR
rst_n => mem_mem_addr[26].ACLR
rst_n => mem_mem_addr[27].ACLR
rst_n => mem_mem_addr[28].ACLR
rst_n => mem_mem_addr[29].ACLR
rst_n => mem_mem_addr[30].ACLR
rst_n => mem_mem_addr[31].ACLR
rst_n => mem_memwrite.ACLR
rst_n => mem_dst_reg_addr[0].ACLR
rst_n => mem_dst_reg_addr[1].ACLR
rst_n => mem_dst_reg_addr[2].ACLR
rst_n => mem_dst_reg_addr[3].ACLR
rst_n => mem_dst_reg_addr[4].ACLR
rst_n => mem_alu_res[0].ACLR
rst_n => mem_alu_res[1].ACLR
rst_n => mem_alu_res[2].ACLR
rst_n => mem_alu_res[3].ACLR
rst_n => mem_alu_res[4].ACLR
rst_n => mem_alu_res[5].ACLR
rst_n => mem_alu_res[6].ACLR
rst_n => mem_alu_res[7].ACLR
rst_n => mem_alu_res[8].ACLR
rst_n => mem_alu_res[9].ACLR
rst_n => mem_alu_res[10].ACLR
rst_n => mem_alu_res[11].ACLR
rst_n => mem_alu_res[12].ACLR
rst_n => mem_alu_res[13].ACLR
rst_n => mem_alu_res[14].ACLR
rst_n => mem_alu_res[15].ACLR
rst_n => mem_alu_res[16].ACLR
rst_n => mem_alu_res[17].ACLR
rst_n => mem_alu_res[18].ACLR
rst_n => mem_alu_res[19].ACLR
rst_n => mem_alu_res[20].ACLR
rst_n => mem_alu_res[21].ACLR
rst_n => mem_alu_res[22].ACLR
rst_n => mem_alu_res[23].ACLR
rst_n => mem_alu_res[24].ACLR
rst_n => mem_alu_res[25].ACLR
rst_n => mem_alu_res[26].ACLR
rst_n => mem_alu_res[27].ACLR
rst_n => mem_alu_res[28].ACLR
rst_n => mem_alu_res[29].ACLR
rst_n => mem_alu_res[30].ACLR
rst_n => mem_alu_res[31].ACLR
rst_n => mem_alures2reg.ACLR
rst_n => mem_memory2reg.ACLR
i_boot_addr[0] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[0]
i_boot_addr[1] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[1]
i_boot_addr[2] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[2]
i_boot_addr[3] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[3]
i_boot_addr[4] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[4]
i_boot_addr[5] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[5]
i_boot_addr[6] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[6]
i_boot_addr[7] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[7]
i_boot_addr[8] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[8]
i_boot_addr[9] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[9]
i_boot_addr[10] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[10]
i_boot_addr[11] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[11]
i_boot_addr[12] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[12]
i_boot_addr[13] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[13]
i_boot_addr[14] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[14]
i_boot_addr[15] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[15]
i_boot_addr[16] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[16]
i_boot_addr[17] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[17]
i_boot_addr[18] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[18]
i_boot_addr[19] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[19]
i_boot_addr[20] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[20]
i_boot_addr[21] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[21]
i_boot_addr[22] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[22]
i_boot_addr[23] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[23]
i_boot_addr[24] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[24]
i_boot_addr[25] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[25]
i_boot_addr[26] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[26]
i_boot_addr[27] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[27]
i_boot_addr[28] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[28]
i_boot_addr[29] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[29]
i_boot_addr[30] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[30]
i_boot_addr[31] => core_instr_bus_adapter:core_instr_bus_adapter_i.i_boot_addr[31]
instr_master.wr_gnt => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_gnt
instr_master.wr_data[0] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[0]
instr_master.wr_data[1] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[1]
instr_master.wr_data[2] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[2]
instr_master.wr_data[3] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[3]
instr_master.wr_data[4] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[4]
instr_master.wr_data[5] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[5]
instr_master.wr_data[6] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[6]
instr_master.wr_data[7] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[7]
instr_master.wr_data[8] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[8]
instr_master.wr_data[9] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[9]
instr_master.wr_data[10] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[10]
instr_master.wr_data[11] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[11]
instr_master.wr_data[12] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[12]
instr_master.wr_data[13] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[13]
instr_master.wr_data[14] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[14]
instr_master.wr_data[15] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[15]
instr_master.wr_data[16] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[16]
instr_master.wr_data[17] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[17]
instr_master.wr_data[18] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[18]
instr_master.wr_data[19] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[19]
instr_master.wr_data[20] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[20]
instr_master.wr_data[21] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[21]
instr_master.wr_data[22] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[22]
instr_master.wr_data[23] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[23]
instr_master.wr_data[24] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[24]
instr_master.wr_data[25] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[25]
instr_master.wr_data[26] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[26]
instr_master.wr_data[27] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[27]
instr_master.wr_data[28] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[28]
instr_master.wr_data[29] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[29]
instr_master.wr_data[30] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[30]
instr_master.wr_data[31] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_data[31]
instr_master.wr_addr[0] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[0]
instr_master.wr_addr[1] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[1]
instr_master.wr_addr[2] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[2]
instr_master.wr_addr[3] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[3]
instr_master.wr_addr[4] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[4]
instr_master.wr_addr[5] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[5]
instr_master.wr_addr[6] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[6]
instr_master.wr_addr[7] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[7]
instr_master.wr_addr[8] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[8]
instr_master.wr_addr[9] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[9]
instr_master.wr_addr[10] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[10]
instr_master.wr_addr[11] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[11]
instr_master.wr_addr[12] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[12]
instr_master.wr_addr[13] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[13]
instr_master.wr_addr[14] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[14]
instr_master.wr_addr[15] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[15]
instr_master.wr_addr[16] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[16]
instr_master.wr_addr[17] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[17]
instr_master.wr_addr[18] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[18]
instr_master.wr_addr[19] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[19]
instr_master.wr_addr[20] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[20]
instr_master.wr_addr[21] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[21]
instr_master.wr_addr[22] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[22]
instr_master.wr_addr[23] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[23]
instr_master.wr_addr[24] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[24]
instr_master.wr_addr[25] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[25]
instr_master.wr_addr[26] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[26]
instr_master.wr_addr[27] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[27]
instr_master.wr_addr[28] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[28]
instr_master.wr_addr[29] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[29]
instr_master.wr_addr[30] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[30]
instr_master.wr_addr[31] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_addr[31]
instr_master.wr_be[0] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_be[0]
instr_master.wr_be[1] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_be[1]
instr_master.wr_be[2] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_be[2]
instr_master.wr_be[3] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_be[3]
instr_master.wr_req <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.wr_req
instr_master.rd_gnt => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_gnt
instr_master.rd_data[0] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[0]
instr_master.rd_data[1] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[1]
instr_master.rd_data[2] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[2]
instr_master.rd_data[3] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[3]
instr_master.rd_data[4] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[4]
instr_master.rd_data[5] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[5]
instr_master.rd_data[6] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[6]
instr_master.rd_data[7] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[7]
instr_master.rd_data[8] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[8]
instr_master.rd_data[9] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[9]
instr_master.rd_data[10] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[10]
instr_master.rd_data[11] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[11]
instr_master.rd_data[12] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[12]
instr_master.rd_data[13] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[13]
instr_master.rd_data[14] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[14]
instr_master.rd_data[15] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[15]
instr_master.rd_data[16] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[16]
instr_master.rd_data[17] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[17]
instr_master.rd_data[18] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[18]
instr_master.rd_data[19] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[19]
instr_master.rd_data[20] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[20]
instr_master.rd_data[21] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[21]
instr_master.rd_data[22] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[22]
instr_master.rd_data[23] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[23]
instr_master.rd_data[24] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[24]
instr_master.rd_data[25] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[25]
instr_master.rd_data[26] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[26]
instr_master.rd_data[27] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[27]
instr_master.rd_data[28] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[28]
instr_master.rd_data[29] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[29]
instr_master.rd_data[30] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[30]
instr_master.rd_data[31] => core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_data[31]
instr_master.rd_addr[0] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[0]
instr_master.rd_addr[1] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[1]
instr_master.rd_addr[2] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[2]
instr_master.rd_addr[3] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[3]
instr_master.rd_addr[4] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[4]
instr_master.rd_addr[5] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[5]
instr_master.rd_addr[6] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[6]
instr_master.rd_addr[7] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[7]
instr_master.rd_addr[8] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[8]
instr_master.rd_addr[9] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[9]
instr_master.rd_addr[10] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[10]
instr_master.rd_addr[11] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[11]
instr_master.rd_addr[12] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[12]
instr_master.rd_addr[13] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[13]
instr_master.rd_addr[14] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[14]
instr_master.rd_addr[15] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[15]
instr_master.rd_addr[16] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[16]
instr_master.rd_addr[17] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[17]
instr_master.rd_addr[18] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[18]
instr_master.rd_addr[19] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[19]
instr_master.rd_addr[20] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[20]
instr_master.rd_addr[21] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[21]
instr_master.rd_addr[22] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[22]
instr_master.rd_addr[23] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[23]
instr_master.rd_addr[24] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[24]
instr_master.rd_addr[25] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[25]
instr_master.rd_addr[26] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[26]
instr_master.rd_addr[27] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[27]
instr_master.rd_addr[28] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[28]
instr_master.rd_addr[29] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[29]
instr_master.rd_addr[30] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[30]
instr_master.rd_addr[31] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_addr[31]
instr_master.rd_be[0] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_be[0]
instr_master.rd_be[1] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_be[1]
instr_master.rd_be[2] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_be[2]
instr_master.rd_be[3] <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_be[3]
instr_master.rd_req <= core_instr_bus_adapter:core_instr_bus_adapter_i.bus_master.rd_req
data_master.wr_gnt => core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_gnt
data_master.wr_data[0] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[0]
data_master.wr_data[1] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[1]
data_master.wr_data[2] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[2]
data_master.wr_data[3] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[3]
data_master.wr_data[4] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[4]
data_master.wr_data[5] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[5]
data_master.wr_data[6] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[6]
data_master.wr_data[7] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[7]
data_master.wr_data[8] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[8]
data_master.wr_data[9] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[9]
data_master.wr_data[10] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[10]
data_master.wr_data[11] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[11]
data_master.wr_data[12] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[12]
data_master.wr_data[13] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[13]
data_master.wr_data[14] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[14]
data_master.wr_data[15] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[15]
data_master.wr_data[16] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[16]
data_master.wr_data[17] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[17]
data_master.wr_data[18] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[18]
data_master.wr_data[19] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[19]
data_master.wr_data[20] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[20]
data_master.wr_data[21] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[21]
data_master.wr_data[22] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[22]
data_master.wr_data[23] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[23]
data_master.wr_data[24] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[24]
data_master.wr_data[25] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[25]
data_master.wr_data[26] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[26]
data_master.wr_data[27] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[27]
data_master.wr_data[28] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[28]
data_master.wr_data[29] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[29]
data_master.wr_data[30] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[30]
data_master.wr_data[31] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_data[31]
data_master.wr_addr[0] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[0]
data_master.wr_addr[1] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[1]
data_master.wr_addr[2] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[2]
data_master.wr_addr[3] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[3]
data_master.wr_addr[4] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[4]
data_master.wr_addr[5] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[5]
data_master.wr_addr[6] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[6]
data_master.wr_addr[7] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[7]
data_master.wr_addr[8] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[8]
data_master.wr_addr[9] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[9]
data_master.wr_addr[10] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[10]
data_master.wr_addr[11] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[11]
data_master.wr_addr[12] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[12]
data_master.wr_addr[13] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[13]
data_master.wr_addr[14] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[14]
data_master.wr_addr[15] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[15]
data_master.wr_addr[16] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[16]
data_master.wr_addr[17] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[17]
data_master.wr_addr[18] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[18]
data_master.wr_addr[19] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[19]
data_master.wr_addr[20] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[20]
data_master.wr_addr[21] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[21]
data_master.wr_addr[22] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[22]
data_master.wr_addr[23] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[23]
data_master.wr_addr[24] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[24]
data_master.wr_addr[25] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[25]
data_master.wr_addr[26] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[26]
data_master.wr_addr[27] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[27]
data_master.wr_addr[28] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[28]
data_master.wr_addr[29] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[29]
data_master.wr_addr[30] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[30]
data_master.wr_addr[31] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_addr[31]
data_master.wr_be[0] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_be[0]
data_master.wr_be[1] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_be[1]
data_master.wr_be[2] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_be[2]
data_master.wr_be[3] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_be[3]
data_master.wr_req <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.wr_req
data_master.rd_gnt => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_gnt
data_master.rd_data[0] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[0]
data_master.rd_data[1] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[1]
data_master.rd_data[2] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[2]
data_master.rd_data[3] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[3]
data_master.rd_data[4] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[4]
data_master.rd_data[5] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[5]
data_master.rd_data[6] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[6]
data_master.rd_data[7] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[7]
data_master.rd_data[8] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[8]
data_master.rd_data[9] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[9]
data_master.rd_data[10] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[10]
data_master.rd_data[11] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[11]
data_master.rd_data[12] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[12]
data_master.rd_data[13] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[13]
data_master.rd_data[14] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[14]
data_master.rd_data[15] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[15]
data_master.rd_data[16] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[16]
data_master.rd_data[17] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[17]
data_master.rd_data[18] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[18]
data_master.rd_data[19] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[19]
data_master.rd_data[20] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[20]
data_master.rd_data[21] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[21]
data_master.rd_data[22] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[22]
data_master.rd_data[23] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[23]
data_master.rd_data[24] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[24]
data_master.rd_data[25] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[25]
data_master.rd_data[26] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[26]
data_master.rd_data[27] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[27]
data_master.rd_data[28] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[28]
data_master.rd_data[29] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[29]
data_master.rd_data[30] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[30]
data_master.rd_data[31] => core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_data[31]
data_master.rd_addr[0] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[0]
data_master.rd_addr[1] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[1]
data_master.rd_addr[2] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[2]
data_master.rd_addr[3] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[3]
data_master.rd_addr[4] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[4]
data_master.rd_addr[5] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[5]
data_master.rd_addr[6] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[6]
data_master.rd_addr[7] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[7]
data_master.rd_addr[8] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[8]
data_master.rd_addr[9] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[9]
data_master.rd_addr[10] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[10]
data_master.rd_addr[11] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[11]
data_master.rd_addr[12] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[12]
data_master.rd_addr[13] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[13]
data_master.rd_addr[14] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[14]
data_master.rd_addr[15] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[15]
data_master.rd_addr[16] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[16]
data_master.rd_addr[17] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[17]
data_master.rd_addr[18] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[18]
data_master.rd_addr[19] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[19]
data_master.rd_addr[20] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[20]
data_master.rd_addr[21] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[21]
data_master.rd_addr[22] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[22]
data_master.rd_addr[23] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[23]
data_master.rd_addr[24] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[24]
data_master.rd_addr[25] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[25]
data_master.rd_addr[26] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[26]
data_master.rd_addr[27] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[27]
data_master.rd_addr[28] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[28]
data_master.rd_addr[29] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[29]
data_master.rd_addr[30] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[30]
data_master.rd_addr[31] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_addr[31]
data_master.rd_be[0] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_be[0]
data_master.rd_be[1] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_be[1]
data_master.rd_be[2] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_be[2]
data_master.rd_be[3] <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_be[3]
data_master.rd_req <= core_bus_wrapper:core_bus_wrapper_inst.bus_master.rd_req


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i
clk => o_pc[0]~reg0.CLK
clk => o_pc[1]~reg0.CLK
clk => o_pc[2]~reg0.CLK
clk => o_pc[3]~reg0.CLK
clk => o_pc[4]~reg0.CLK
clk => o_pc[5]~reg0.CLK
clk => o_pc[6]~reg0.CLK
clk => o_pc[7]~reg0.CLK
clk => o_pc[8]~reg0.CLK
clk => o_pc[9]~reg0.CLK
clk => o_pc[10]~reg0.CLK
clk => o_pc[11]~reg0.CLK
clk => o_pc[12]~reg0.CLK
clk => o_pc[13]~reg0.CLK
clk => o_pc[14]~reg0.CLK
clk => o_pc[15]~reg0.CLK
clk => o_pc[16]~reg0.CLK
clk => o_pc[17]~reg0.CLK
clk => o_pc[18]~reg0.CLK
clk => o_pc[19]~reg0.CLK
clk => o_pc[20]~reg0.CLK
clk => o_pc[21]~reg0.CLK
clk => o_pc[22]~reg0.CLK
clk => o_pc[23]~reg0.CLK
clk => o_pc[24]~reg0.CLK
clk => o_pc[25]~reg0.CLK
clk => o_pc[26]~reg0.CLK
clk => o_pc[27]~reg0.CLK
clk => o_pc[28]~reg0.CLK
clk => o_pc[29]~reg0.CLK
clk => o_pc[30]~reg0.CLK
clk => o_pc[31]~reg0.CLK
clk => instr_hold[0].CLK
clk => instr_hold[1].CLK
clk => instr_hold[2].CLK
clk => instr_hold[3].CLK
clk => instr_hold[4].CLK
clk => instr_hold[5].CLK
clk => instr_hold[6].CLK
clk => instr_hold[7].CLK
clk => instr_hold[8].CLK
clk => instr_hold[9].CLK
clk => instr_hold[10].CLK
clk => instr_hold[11].CLK
clk => instr_hold[12].CLK
clk => instr_hold[13].CLK
clk => instr_hold[14].CLK
clk => instr_hold[15].CLK
clk => instr_hold[16].CLK
clk => instr_hold[17].CLK
clk => instr_hold[18].CLK
clk => instr_hold[19].CLK
clk => instr_hold[20].CLK
clk => instr_hold[21].CLK
clk => instr_hold[22].CLK
clk => instr_hold[23].CLK
clk => instr_hold[24].CLK
clk => instr_hold[25].CLK
clk => instr_hold[26].CLK
clk => instr_hold[27].CLK
clk => instr_hold[28].CLK
clk => instr_hold[29].CLK
clk => instr_hold[30].CLK
clk => instr_hold[31].CLK
clk => bus_busy.CLK
clk => stall_n.CLK
rst_n => instr_hold[0].ACLR
rst_n => instr_hold[1].ACLR
rst_n => instr_hold[2].ACLR
rst_n => instr_hold[3].ACLR
rst_n => instr_hold[4].ACLR
rst_n => instr_hold[5].ACLR
rst_n => instr_hold[6].ACLR
rst_n => instr_hold[7].ACLR
rst_n => instr_hold[8].ACLR
rst_n => instr_hold[9].ACLR
rst_n => instr_hold[10].ACLR
rst_n => instr_hold[11].ACLR
rst_n => instr_hold[12].ACLR
rst_n => instr_hold[13].ACLR
rst_n => instr_hold[14].ACLR
rst_n => instr_hold[15].ACLR
rst_n => instr_hold[16].ACLR
rst_n => instr_hold[17].ACLR
rst_n => instr_hold[18].ACLR
rst_n => instr_hold[19].ACLR
rst_n => instr_hold[20].ACLR
rst_n => instr_hold[21].ACLR
rst_n => instr_hold[22].ACLR
rst_n => instr_hold[23].ACLR
rst_n => instr_hold[24].ACLR
rst_n => instr_hold[25].ACLR
rst_n => instr_hold[26].ACLR
rst_n => instr_hold[27].ACLR
rst_n => instr_hold[28].ACLR
rst_n => instr_hold[29].ACLR
rst_n => instr_hold[30].ACLR
rst_n => instr_hold[31].ACLR
rst_n => bus_busy.ACLR
rst_n => stall_n.ACLR
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
rst_n => o_pc.OUTPUTSELECT
i_boot_addr[0] => ~NO_FANOUT~
i_boot_addr[1] => ~NO_FANOUT~
i_boot_addr[2] => Add1.IN60
i_boot_addr[3] => Add1.IN59
i_boot_addr[4] => Add1.IN58
i_boot_addr[5] => Add1.IN57
i_boot_addr[6] => Add1.IN56
i_boot_addr[7] => Add1.IN55
i_boot_addr[8] => Add1.IN54
i_boot_addr[9] => Add1.IN53
i_boot_addr[10] => Add1.IN52
i_boot_addr[11] => Add1.IN51
i_boot_addr[12] => Add1.IN50
i_boot_addr[13] => Add1.IN49
i_boot_addr[14] => Add1.IN48
i_boot_addr[15] => Add1.IN47
i_boot_addr[16] => Add1.IN46
i_boot_addr[17] => Add1.IN45
i_boot_addr[18] => Add1.IN44
i_boot_addr[19] => Add1.IN43
i_boot_addr[20] => Add1.IN42
i_boot_addr[21] => Add1.IN41
i_boot_addr[22] => Add1.IN40
i_boot_addr[23] => Add1.IN39
i_boot_addr[24] => Add1.IN38
i_boot_addr[25] => Add1.IN37
i_boot_addr[26] => Add1.IN36
i_boot_addr[27] => Add1.IN35
i_boot_addr[28] => Add1.IN34
i_boot_addr[29] => Add1.IN33
i_boot_addr[30] => Add1.IN32
i_boot_addr[31] => Add1.IN31
i_stall => stall_n.DATAIN
i_bus_disable => always0.IN1
i_bus_disable => bus_busy.IN0
i_bus_disable => bus_master.rd_req.DATAIN
i_bus_disable => bus_master.rd_be[3].DATAIN
i_bus_disable => bus_master.rd_be[2].DATAIN
i_bus_disable => bus_master.rd_be[1].DATAIN
i_bus_disable => bus_master.rd_be[0].DATAIN
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => npc.OUTPUTSELECT
i_ex_jmp => always2.IN1
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_id_jmp => npc.OUTPUTSELECT
i_ex_target[0] => npc.DATAB
i_ex_target[1] => npc.DATAB
i_ex_target[2] => npc.DATAB
i_ex_target[3] => npc.DATAB
i_ex_target[4] => npc.DATAB
i_ex_target[5] => npc.DATAB
i_ex_target[6] => npc.DATAB
i_ex_target[7] => npc.DATAB
i_ex_target[8] => npc.DATAB
i_ex_target[9] => npc.DATAB
i_ex_target[10] => npc.DATAB
i_ex_target[11] => npc.DATAB
i_ex_target[12] => npc.DATAB
i_ex_target[13] => npc.DATAB
i_ex_target[14] => npc.DATAB
i_ex_target[15] => npc.DATAB
i_ex_target[16] => npc.DATAB
i_ex_target[17] => npc.DATAB
i_ex_target[18] => npc.DATAB
i_ex_target[19] => npc.DATAB
i_ex_target[20] => npc.DATAB
i_ex_target[21] => npc.DATAB
i_ex_target[22] => npc.DATAB
i_ex_target[23] => npc.DATAB
i_ex_target[24] => npc.DATAB
i_ex_target[25] => npc.DATAB
i_ex_target[26] => npc.DATAB
i_ex_target[27] => npc.DATAB
i_ex_target[28] => npc.DATAB
i_ex_target[29] => npc.DATAB
i_ex_target[30] => npc.DATAB
i_ex_target[31] => npc.DATAB
i_id_target[0] => npc.DATAB
i_id_target[1] => npc.DATAB
i_id_target[2] => npc.DATAB
i_id_target[3] => npc.DATAB
i_id_target[4] => npc.DATAB
i_id_target[5] => npc.DATAB
i_id_target[6] => npc.DATAB
i_id_target[7] => npc.DATAB
i_id_target[8] => npc.DATAB
i_id_target[9] => npc.DATAB
i_id_target[10] => npc.DATAB
i_id_target[11] => npc.DATAB
i_id_target[12] => npc.DATAB
i_id_target[13] => npc.DATAB
i_id_target[14] => npc.DATAB
i_id_target[15] => npc.DATAB
i_id_target[16] => npc.DATAB
i_id_target[17] => npc.DATAB
i_id_target[18] => npc.DATAB
i_id_target[19] => npc.DATAB
i_id_target[20] => npc.DATAB
i_id_target[21] => npc.DATAB
i_id_target[22] => npc.DATAB
i_id_target[23] => npc.DATAB
i_id_target[24] => npc.DATAB
i_id_target[25] => npc.DATAB
i_id_target[26] => npc.DATAB
i_id_target[27] => npc.DATAB
i_id_target[28] => npc.DATAB
i_id_target[29] => npc.DATAB
i_id_target[30] => npc.DATAB
i_id_target[31] => npc.DATAB
o_pc[0] <= o_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[1] <= o_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[2] <= o_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[3] <= o_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[4] <= o_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[5] <= o_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[6] <= o_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[7] <= o_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[8] <= o_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[9] <= o_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[10] <= o_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[11] <= o_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[12] <= o_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[13] <= o_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[14] <= o_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[15] <= o_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[16] <= o_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[17] <= o_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[18] <= o_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[19] <= o_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[20] <= o_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[21] <= o_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[22] <= o_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[23] <= o_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[24] <= o_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[25] <= o_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[26] <= o_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[27] <= o_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[28] <= o_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[29] <= o_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[30] <= o_pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc[31] <= o_pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_instr[0] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[1] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[2] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[3] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[4] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[5] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[6] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[7] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[8] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[9] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[10] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[11] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[12] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[13] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[14] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[15] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[16] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[17] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[18] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[19] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[20] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[21] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[22] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[23] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[24] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[25] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[26] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[27] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[28] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[29] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[30] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
o_instr[31] <= o_instr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_gnt => ~NO_FANOUT~
bus_master.wr_data[0] <= <GND>
bus_master.wr_data[1] <= <GND>
bus_master.wr_data[2] <= <GND>
bus_master.wr_data[3] <= <GND>
bus_master.wr_data[4] <= <GND>
bus_master.wr_data[5] <= <GND>
bus_master.wr_data[6] <= <GND>
bus_master.wr_data[7] <= <GND>
bus_master.wr_data[8] <= <GND>
bus_master.wr_data[9] <= <GND>
bus_master.wr_data[10] <= <GND>
bus_master.wr_data[11] <= <GND>
bus_master.wr_data[12] <= <GND>
bus_master.wr_data[13] <= <GND>
bus_master.wr_data[14] <= <GND>
bus_master.wr_data[15] <= <GND>
bus_master.wr_data[16] <= <GND>
bus_master.wr_data[17] <= <GND>
bus_master.wr_data[18] <= <GND>
bus_master.wr_data[19] <= <GND>
bus_master.wr_data[20] <= <GND>
bus_master.wr_data[21] <= <GND>
bus_master.wr_data[22] <= <GND>
bus_master.wr_data[23] <= <GND>
bus_master.wr_data[24] <= <GND>
bus_master.wr_data[25] <= <GND>
bus_master.wr_data[26] <= <GND>
bus_master.wr_data[27] <= <GND>
bus_master.wr_data[28] <= <GND>
bus_master.wr_data[29] <= <GND>
bus_master.wr_data[30] <= <GND>
bus_master.wr_data[31] <= <GND>
bus_master.wr_addr[0] <= <GND>
bus_master.wr_addr[1] <= <GND>
bus_master.wr_addr[2] <= <GND>
bus_master.wr_addr[3] <= <GND>
bus_master.wr_addr[4] <= <GND>
bus_master.wr_addr[5] <= <GND>
bus_master.wr_addr[6] <= <GND>
bus_master.wr_addr[7] <= <GND>
bus_master.wr_addr[8] <= <GND>
bus_master.wr_addr[9] <= <GND>
bus_master.wr_addr[10] <= <GND>
bus_master.wr_addr[11] <= <GND>
bus_master.wr_addr[12] <= <GND>
bus_master.wr_addr[13] <= <GND>
bus_master.wr_addr[14] <= <GND>
bus_master.wr_addr[15] <= <GND>
bus_master.wr_addr[16] <= <GND>
bus_master.wr_addr[17] <= <GND>
bus_master.wr_addr[18] <= <GND>
bus_master.wr_addr[19] <= <GND>
bus_master.wr_addr[20] <= <GND>
bus_master.wr_addr[21] <= <GND>
bus_master.wr_addr[22] <= <GND>
bus_master.wr_addr[23] <= <GND>
bus_master.wr_addr[24] <= <GND>
bus_master.wr_addr[25] <= <GND>
bus_master.wr_addr[26] <= <GND>
bus_master.wr_addr[27] <= <GND>
bus_master.wr_addr[28] <= <GND>
bus_master.wr_addr[29] <= <GND>
bus_master.wr_addr[30] <= <GND>
bus_master.wr_addr[31] <= <GND>
bus_master.wr_be[0] <= <GND>
bus_master.wr_be[1] <= <GND>
bus_master.wr_be[2] <= <GND>
bus_master.wr_be[3] <= <GND>
bus_master.wr_req <= <GND>
bus_master.rd_gnt => bus_busy.IN1
bus_master.rd_data[0] => o_instr.DATAA
bus_master.rd_data[1] => o_instr.DATAA
bus_master.rd_data[2] => o_instr.DATAA
bus_master.rd_data[3] => o_instr.DATAA
bus_master.rd_data[4] => o_instr.DATAA
bus_master.rd_data[5] => o_instr.DATAA
bus_master.rd_data[6] => o_instr.DATAA
bus_master.rd_data[7] => o_instr.DATAA
bus_master.rd_data[8] => o_instr.DATAA
bus_master.rd_data[9] => o_instr.DATAA
bus_master.rd_data[10] => o_instr.DATAA
bus_master.rd_data[11] => o_instr.DATAA
bus_master.rd_data[12] => o_instr.DATAA
bus_master.rd_data[13] => o_instr.DATAA
bus_master.rd_data[14] => o_instr.DATAA
bus_master.rd_data[15] => o_instr.DATAA
bus_master.rd_data[16] => o_instr.DATAA
bus_master.rd_data[17] => o_instr.DATAA
bus_master.rd_data[18] => o_instr.DATAA
bus_master.rd_data[19] => o_instr.DATAA
bus_master.rd_data[20] => o_instr.DATAA
bus_master.rd_data[21] => o_instr.DATAA
bus_master.rd_data[22] => o_instr.DATAA
bus_master.rd_data[23] => o_instr.DATAA
bus_master.rd_data[24] => o_instr.DATAA
bus_master.rd_data[25] => o_instr.DATAA
bus_master.rd_data[26] => o_instr.DATAA
bus_master.rd_data[27] => o_instr.DATAA
bus_master.rd_data[28] => o_instr.DATAA
bus_master.rd_data[29] => o_instr.DATAA
bus_master.rd_data[30] => o_instr.DATAA
bus_master.rd_data[31] => o_instr.DATAA
bus_master.rd_addr[0] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[1] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[2] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[3] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[4] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[5] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[6] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[7] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[8] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[9] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[10] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[11] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[12] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[13] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[14] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[15] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[16] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[17] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[18] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[19] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[20] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[21] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[22] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[23] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[24] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[25] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[26] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[27] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[28] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[29] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[30] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[31] <= npc.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_be[0] <= i_bus_disable.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_be[1] <= i_bus_disable.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_be[2] <= i_bus_disable.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_be[3] <= i_bus_disable.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_req <= i_bus_disable.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_id_stage:core_id_stage_inst
i_instr[0] => Decoder0.IN6
i_instr[0] => o_opcode[0].DATAIN
i_instr[0] => Equal0.IN5
i_instr[0] => Equal1.IN1
i_instr[0] => Equal2.IN2
i_instr[0] => Equal3.IN4
i_instr[0] => Equal4.IN4
i_instr[0] => Equal5.IN3
i_instr[0] => Equal6.IN2
i_instr[0] => Equal7.IN3
i_instr[1] => Decoder0.IN5
i_instr[1] => o_opcode[1].DATAIN
i_instr[1] => Equal0.IN4
i_instr[1] => Equal1.IN0
i_instr[1] => Equal2.IN1
i_instr[1] => Equal3.IN3
i_instr[1] => Equal4.IN3
i_instr[1] => Equal5.IN2
i_instr[1] => Equal6.IN1
i_instr[1] => Equal7.IN2
i_instr[2] => Decoder0.IN4
i_instr[2] => o_opcode[2].DATAIN
i_instr[2] => Equal0.IN3
i_instr[2] => Equal1.IN6
i_instr[2] => Equal2.IN6
i_instr[2] => Equal3.IN2
i_instr[2] => Equal4.IN2
i_instr[2] => Equal5.IN1
i_instr[2] => Equal6.IN6
i_instr[2] => Equal7.IN6
i_instr[3] => Decoder0.IN3
i_instr[3] => o_opcode[3].DATAIN
i_instr[3] => Equal0.IN2
i_instr[3] => Equal1.IN5
i_instr[3] => Equal2.IN5
i_instr[3] => Equal3.IN6
i_instr[3] => Equal4.IN6
i_instr[3] => Equal5.IN6
i_instr[3] => Equal6.IN5
i_instr[3] => Equal7.IN5
i_instr[4] => Decoder0.IN2
i_instr[4] => o_opcode[4].DATAIN
i_instr[4] => Equal0.IN6
i_instr[4] => Equal1.IN4
i_instr[4] => Equal2.IN4
i_instr[4] => Equal3.IN5
i_instr[4] => Equal4.IN1
i_instr[4] => Equal5.IN0
i_instr[4] => Equal6.IN0
i_instr[4] => Equal7.IN1
i_instr[5] => Decoder0.IN1
i_instr[5] => o_opcode[5].DATAIN
i_instr[5] => Equal0.IN1
i_instr[5] => Equal1.IN3
i_instr[5] => Equal2.IN0
i_instr[5] => Equal3.IN1
i_instr[5] => Equal4.IN0
i_instr[5] => Equal5.IN5
i_instr[5] => Equal6.IN4
i_instr[5] => Equal7.IN0
i_instr[6] => Decoder0.IN0
i_instr[6] => o_opcode[6].DATAIN
i_instr[6] => Equal0.IN0
i_instr[6] => Equal1.IN2
i_instr[6] => Equal2.IN3
i_instr[6] => Equal3.IN0
i_instr[6] => Equal4.IN5
i_instr[6] => Equal5.IN4
i_instr[6] => Equal6.IN3
i_instr[6] => Equal7.IN4
i_instr[7] => Selector19.IN7
i_instr[7] => Selector24.IN5
i_instr[7] => o_dst_reg_addr[0].DATAIN
i_instr[8] => Selector23.IN5
i_instr[8] => o_dst_reg_addr[1].DATAIN
i_instr[9] => Selector22.IN5
i_instr[9] => o_dst_reg_addr[2].DATAIN
i_instr[10] => Selector21.IN5
i_instr[10] => o_dst_reg_addr[3].DATAIN
i_instr[11] => Selector20.IN5
i_instr[11] => o_dst_reg_addr[4].DATAIN
i_instr[12] => Selector18.IN5
i_instr[12] => o_funct3[0].DATAIN
i_instr[13] => Selector17.IN5
i_instr[13] => o_funct3[1].DATAIN
i_instr[14] => Selector16.IN5
i_instr[14] => o_funct3[2].DATAIN
i_instr[15] => Selector15.IN5
i_instr[15] => o_src1_reg_addr[0].DATAIN
i_instr[16] => Selector14.IN5
i_instr[16] => o_src1_reg_addr[1].DATAIN
i_instr[17] => Selector13.IN5
i_instr[17] => o_src1_reg_addr[2].DATAIN
i_instr[18] => Selector12.IN5
i_instr[18] => o_src1_reg_addr[3].DATAIN
i_instr[19] => Selector11.IN5
i_instr[19] => o_src1_reg_addr[4].DATAIN
i_instr[20] => Selector10.IN5
i_instr[20] => Selector19.IN6
i_instr[20] => Selector24.IN4
i_instr[20] => o_src2_reg_addr[0].DATAIN
i_instr[21] => Selector9.IN5
i_instr[21] => Selector23.IN4
i_instr[21] => o_src2_reg_addr[1].DATAIN
i_instr[22] => Selector8.IN5
i_instr[22] => Selector22.IN4
i_instr[22] => o_src2_reg_addr[2].DATAIN
i_instr[23] => Selector7.IN5
i_instr[23] => Selector21.IN4
i_instr[23] => o_src2_reg_addr[3].DATAIN
i_instr[24] => Selector6.IN5
i_instr[24] => Selector20.IN4
i_instr[24] => o_src2_reg_addr[4].DATAIN
i_instr[25] => Selector5.IN5
i_instr[25] => o_imm.DATAA
i_instr[25] => o_funct7[0].DATAIN
i_instr[26] => Selector4.IN5
i_instr[26] => o_imm.DATAA
i_instr[26] => o_funct7[1].DATAIN
i_instr[27] => Selector3.IN5
i_instr[27] => o_imm.DATAA
i_instr[27] => o_funct7[2].DATAIN
i_instr[28] => Selector2.IN5
i_instr[28] => o_imm.DATAA
i_instr[28] => o_funct7[3].DATAIN
i_instr[29] => Selector1.IN5
i_instr[29] => o_imm.DATAA
i_instr[29] => o_funct7[4].DATAIN
i_instr[30] => Selector0.IN5
i_instr[30] => o_imm.DATAA
i_instr[30] => o_funct7[5].DATAIN
i_instr[31] => o_imm.DATAA
i_instr[31] => Selector0.IN4
i_instr[31] => Selector1.IN4
i_instr[31] => Selector2.IN4
i_instr[31] => Selector3.IN4
i_instr[31] => Selector4.IN4
i_instr[31] => Selector5.IN4
i_instr[31] => Selector6.IN4
i_instr[31] => Selector7.IN4
i_instr[31] => Selector8.IN4
i_instr[31] => Selector9.IN4
i_instr[31] => Selector10.IN4
i_instr[31] => Selector11.IN4
i_instr[31] => Selector12.IN4
i_instr[31] => Selector13.IN4
i_instr[31] => Selector14.IN4
i_instr[31] => Selector15.IN4
i_instr[31] => Selector16.IN4
i_instr[31] => Selector17.IN4
i_instr[31] => Selector18.IN4
i_instr[31] => Selector19.IN5
i_instr[31] => o_funct7[6].DATAIN
o_src1_reg_en <= WideNor1.DB_MAX_OUTPUT_PORT_TYPE
o_src2_reg_en <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
o_jal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_alures2reg <= o_alures2reg.DB_MAX_OUTPUT_PORT_TYPE
o_memory2reg <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_mem_write <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
o_src1_reg_addr[0] <= i_instr[15].DB_MAX_OUTPUT_PORT_TYPE
o_src1_reg_addr[1] <= i_instr[16].DB_MAX_OUTPUT_PORT_TYPE
o_src1_reg_addr[2] <= i_instr[17].DB_MAX_OUTPUT_PORT_TYPE
o_src1_reg_addr[3] <= i_instr[18].DB_MAX_OUTPUT_PORT_TYPE
o_src1_reg_addr[4] <= i_instr[19].DB_MAX_OUTPUT_PORT_TYPE
o_src2_reg_addr[0] <= i_instr[20].DB_MAX_OUTPUT_PORT_TYPE
o_src2_reg_addr[1] <= i_instr[21].DB_MAX_OUTPUT_PORT_TYPE
o_src2_reg_addr[2] <= i_instr[22].DB_MAX_OUTPUT_PORT_TYPE
o_src2_reg_addr[3] <= i_instr[23].DB_MAX_OUTPUT_PORT_TYPE
o_src2_reg_addr[4] <= i_instr[24].DB_MAX_OUTPUT_PORT_TYPE
o_dst_reg_addr[0] <= i_instr[7].DB_MAX_OUTPUT_PORT_TYPE
o_dst_reg_addr[1] <= i_instr[8].DB_MAX_OUTPUT_PORT_TYPE
o_dst_reg_addr[2] <= i_instr[9].DB_MAX_OUTPUT_PORT_TYPE
o_dst_reg_addr[3] <= i_instr[10].DB_MAX_OUTPUT_PORT_TYPE
o_dst_reg_addr[4] <= i_instr[11].DB_MAX_OUTPUT_PORT_TYPE
o_opcode[0] <= i_instr[0].DB_MAX_OUTPUT_PORT_TYPE
o_opcode[1] <= i_instr[1].DB_MAX_OUTPUT_PORT_TYPE
o_opcode[2] <= i_instr[2].DB_MAX_OUTPUT_PORT_TYPE
o_opcode[3] <= i_instr[3].DB_MAX_OUTPUT_PORT_TYPE
o_opcode[4] <= i_instr[4].DB_MAX_OUTPUT_PORT_TYPE
o_opcode[5] <= i_instr[5].DB_MAX_OUTPUT_PORT_TYPE
o_opcode[6] <= i_instr[6].DB_MAX_OUTPUT_PORT_TYPE
o_funct7[0] <= i_instr[25].DB_MAX_OUTPUT_PORT_TYPE
o_funct7[1] <= i_instr[26].DB_MAX_OUTPUT_PORT_TYPE
o_funct7[2] <= i_instr[27].DB_MAX_OUTPUT_PORT_TYPE
o_funct7[3] <= i_instr[28].DB_MAX_OUTPUT_PORT_TYPE
o_funct7[4] <= i_instr[29].DB_MAX_OUTPUT_PORT_TYPE
o_funct7[5] <= i_instr[30].DB_MAX_OUTPUT_PORT_TYPE
o_funct7[6] <= i_instr[31].DB_MAX_OUTPUT_PORT_TYPE
o_funct3[0] <= i_instr[12].DB_MAX_OUTPUT_PORT_TYPE
o_funct3[1] <= i_instr[13].DB_MAX_OUTPUT_PORT_TYPE
o_funct3[2] <= i_instr[14].DB_MAX_OUTPUT_PORT_TYPE
o_imm[0] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
o_imm[1] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
o_imm[2] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
o_imm[3] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
o_imm[4] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
o_imm[5] <= o_imm.DB_MAX_OUTPUT_PORT_TYPE
o_imm[6] <= o_imm.DB_MAX_OUTPUT_PORT_TYPE
o_imm[7] <= o_imm.DB_MAX_OUTPUT_PORT_TYPE
o_imm[8] <= o_imm.DB_MAX_OUTPUT_PORT_TYPE
o_imm[9] <= o_imm.DB_MAX_OUTPUT_PORT_TYPE
o_imm[10] <= o_imm.DB_MAX_OUTPUT_PORT_TYPE
o_imm[11] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
o_imm[12] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
o_imm[13] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
o_imm[14] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
o_imm[15] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
o_imm[16] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
o_imm[17] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
o_imm[18] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
o_imm[19] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
o_imm[20] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
o_imm[21] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
o_imm[22] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
o_imm[23] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
o_imm[24] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
o_imm[25] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
o_imm[26] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
o_imm[27] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
o_imm[28] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
o_imm[29] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
o_imm[30] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_imm[31] <= o_imm.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst
clk => clk.IN1
rst_n => forward_data1[0].ACLR
rst_n => forward_data1[1].ACLR
rst_n => forward_data1[2].ACLR
rst_n => forward_data1[3].ACLR
rst_n => forward_data1[4].ACLR
rst_n => forward_data1[5].ACLR
rst_n => forward_data1[6].ACLR
rst_n => forward_data1[7].ACLR
rst_n => forward_data1[8].ACLR
rst_n => forward_data1[9].ACLR
rst_n => forward_data1[10].ACLR
rst_n => forward_data1[11].ACLR
rst_n => forward_data1[12].ACLR
rst_n => forward_data1[13].ACLR
rst_n => forward_data1[14].ACLR
rst_n => forward_data1[15].ACLR
rst_n => forward_data1[16].ACLR
rst_n => forward_data1[17].ACLR
rst_n => forward_data1[18].ACLR
rst_n => forward_data1[19].ACLR
rst_n => forward_data1[20].ACLR
rst_n => forward_data1[21].ACLR
rst_n => forward_data1[22].ACLR
rst_n => forward_data1[23].ACLR
rst_n => forward_data1[24].ACLR
rst_n => forward_data1[25].ACLR
rst_n => forward_data1[26].ACLR
rst_n => forward_data1[27].ACLR
rst_n => forward_data1[28].ACLR
rst_n => forward_data1[29].ACLR
rst_n => forward_data1[30].ACLR
rst_n => forward_data1[31].ACLR
rst_n => from_fw1.ACLR
rst_n => forward_data2[0].ACLR
rst_n => forward_data2[1].ACLR
rst_n => forward_data2[2].ACLR
rst_n => forward_data2[3].ACLR
rst_n => forward_data2[4].ACLR
rst_n => forward_data2[5].ACLR
rst_n => forward_data2[6].ACLR
rst_n => forward_data2[7].ACLR
rst_n => forward_data2[8].ACLR
rst_n => forward_data2[9].ACLR
rst_n => forward_data2[10].ACLR
rst_n => forward_data2[11].ACLR
rst_n => forward_data2[12].ACLR
rst_n => forward_data2[13].ACLR
rst_n => forward_data2[14].ACLR
rst_n => forward_data2[15].ACLR
rst_n => forward_data2[16].ACLR
rst_n => forward_data2[17].ACLR
rst_n => forward_data2[18].ACLR
rst_n => forward_data2[19].ACLR
rst_n => forward_data2[20].ACLR
rst_n => forward_data2[21].ACLR
rst_n => forward_data2[22].ACLR
rst_n => forward_data2[23].ACLR
rst_n => forward_data2[24].ACLR
rst_n => forward_data2[25].ACLR
rst_n => forward_data2[26].ACLR
rst_n => forward_data2[27].ACLR
rst_n => forward_data2[28].ACLR
rst_n => forward_data2[29].ACLR
rst_n => forward_data2[30].ACLR
rst_n => forward_data2[31].ACLR
rst_n => from_fw2.ACLR
rd_latch => from_fw1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => forward_data1.OUTPUTSELECT
rd_latch => from_fw2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
rd_latch => forward_data2.OUTPUTSELECT
i_re1 => always0.IN1
i_raddr1[0] => i_raddr1[0].IN1
i_raddr1[1] => i_raddr1[1].IN1
i_raddr1[2] => i_raddr1[2].IN1
i_raddr1[3] => i_raddr1[3].IN1
i_raddr1[4] => i_raddr1[4].IN1
o_rdata1[0] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[1] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[2] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[3] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[4] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[5] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[6] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[7] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[8] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[9] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[10] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[11] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[12] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[13] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[14] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[15] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[16] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[17] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[18] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[19] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[20] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[21] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[22] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[23] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[24] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[25] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[26] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[27] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[28] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[29] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[30] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[31] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
i_re2 => always1.IN1
i_raddr2[0] => i_raddr2[0].IN1
i_raddr2[1] => i_raddr2[1].IN1
i_raddr2[2] => i_raddr2[2].IN1
i_raddr2[3] => i_raddr2[3].IN1
i_raddr2[4] => i_raddr2[4].IN1
o_rdata2[0] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[1] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[2] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[3] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[4] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[5] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[6] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[7] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[8] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[9] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[10] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[11] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[12] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[13] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[14] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[15] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[16] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[17] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[18] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[19] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[20] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[21] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[22] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[23] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[24] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[25] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[26] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[27] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[28] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[29] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[30] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[31] <= o_rdata2.DB_MAX_OUTPUT_PORT_TYPE
i_forward1 => always0.IN1
i_forward1 => always1.IN1
i_faddr1[0] => Equal1.IN9
i_faddr1[0] => Equal5.IN9
i_faddr1[1] => Equal1.IN8
i_faddr1[1] => Equal5.IN8
i_faddr1[2] => Equal1.IN7
i_faddr1[2] => Equal5.IN7
i_faddr1[3] => Equal1.IN6
i_faddr1[3] => Equal5.IN6
i_faddr1[4] => Equal1.IN5
i_faddr1[4] => Equal5.IN5
i_fdata1[0] => forward_data1.DATAB
i_fdata1[0] => forward_data2.DATAB
i_fdata1[1] => forward_data1.DATAB
i_fdata1[1] => forward_data2.DATAB
i_fdata1[2] => forward_data1.DATAB
i_fdata1[2] => forward_data2.DATAB
i_fdata1[3] => forward_data1.DATAB
i_fdata1[3] => forward_data2.DATAB
i_fdata1[4] => forward_data1.DATAB
i_fdata1[4] => forward_data2.DATAB
i_fdata1[5] => forward_data1.DATAB
i_fdata1[5] => forward_data2.DATAB
i_fdata1[6] => forward_data1.DATAB
i_fdata1[6] => forward_data2.DATAB
i_fdata1[7] => forward_data1.DATAB
i_fdata1[7] => forward_data2.DATAB
i_fdata1[8] => forward_data1.DATAB
i_fdata1[8] => forward_data2.DATAB
i_fdata1[9] => forward_data1.DATAB
i_fdata1[9] => forward_data2.DATAB
i_fdata1[10] => forward_data1.DATAB
i_fdata1[10] => forward_data2.DATAB
i_fdata1[11] => forward_data1.DATAB
i_fdata1[11] => forward_data2.DATAB
i_fdata1[12] => forward_data1.DATAB
i_fdata1[12] => forward_data2.DATAB
i_fdata1[13] => forward_data1.DATAB
i_fdata1[13] => forward_data2.DATAB
i_fdata1[14] => forward_data1.DATAB
i_fdata1[14] => forward_data2.DATAB
i_fdata1[15] => forward_data1.DATAB
i_fdata1[15] => forward_data2.DATAB
i_fdata1[16] => forward_data1.DATAB
i_fdata1[16] => forward_data2.DATAB
i_fdata1[17] => forward_data1.DATAB
i_fdata1[17] => forward_data2.DATAB
i_fdata1[18] => forward_data1.DATAB
i_fdata1[18] => forward_data2.DATAB
i_fdata1[19] => forward_data1.DATAB
i_fdata1[19] => forward_data2.DATAB
i_fdata1[20] => forward_data1.DATAB
i_fdata1[20] => forward_data2.DATAB
i_fdata1[21] => forward_data1.DATAB
i_fdata1[21] => forward_data2.DATAB
i_fdata1[22] => forward_data1.DATAB
i_fdata1[22] => forward_data2.DATAB
i_fdata1[23] => forward_data1.DATAB
i_fdata1[23] => forward_data2.DATAB
i_fdata1[24] => forward_data1.DATAB
i_fdata1[24] => forward_data2.DATAB
i_fdata1[25] => forward_data1.DATAB
i_fdata1[25] => forward_data2.DATAB
i_fdata1[26] => forward_data1.DATAB
i_fdata1[26] => forward_data2.DATAB
i_fdata1[27] => forward_data1.DATAB
i_fdata1[27] => forward_data2.DATAB
i_fdata1[28] => forward_data1.DATAB
i_fdata1[28] => forward_data2.DATAB
i_fdata1[29] => forward_data1.DATAB
i_fdata1[29] => forward_data2.DATAB
i_fdata1[30] => forward_data1.DATAB
i_fdata1[30] => forward_data2.DATAB
i_fdata1[31] => forward_data1.DATAB
i_fdata1[31] => forward_data2.DATAB
i_forward2 => always0.IN1
i_forward2 => always1.IN1
i_faddr2[0] => Equal2.IN9
i_faddr2[0] => Equal6.IN9
i_faddr2[1] => Equal2.IN8
i_faddr2[1] => Equal6.IN8
i_faddr2[2] => Equal2.IN7
i_faddr2[2] => Equal6.IN7
i_faddr2[3] => Equal2.IN6
i_faddr2[3] => Equal6.IN6
i_faddr2[4] => Equal2.IN5
i_faddr2[4] => Equal6.IN5
i_fdata2[0] => forward_data1.DATAB
i_fdata2[0] => forward_data2.DATAB
i_fdata2[1] => forward_data1.DATAB
i_fdata2[1] => forward_data2.DATAB
i_fdata2[2] => forward_data1.DATAB
i_fdata2[2] => forward_data2.DATAB
i_fdata2[3] => forward_data1.DATAB
i_fdata2[3] => forward_data2.DATAB
i_fdata2[4] => forward_data1.DATAB
i_fdata2[4] => forward_data2.DATAB
i_fdata2[5] => forward_data1.DATAB
i_fdata2[5] => forward_data2.DATAB
i_fdata2[6] => forward_data1.DATAB
i_fdata2[6] => forward_data2.DATAB
i_fdata2[7] => forward_data1.DATAB
i_fdata2[7] => forward_data2.DATAB
i_fdata2[8] => forward_data1.DATAB
i_fdata2[8] => forward_data2.DATAB
i_fdata2[9] => forward_data1.DATAB
i_fdata2[9] => forward_data2.DATAB
i_fdata2[10] => forward_data1.DATAB
i_fdata2[10] => forward_data2.DATAB
i_fdata2[11] => forward_data1.DATAB
i_fdata2[11] => forward_data2.DATAB
i_fdata2[12] => forward_data1.DATAB
i_fdata2[12] => forward_data2.DATAB
i_fdata2[13] => forward_data1.DATAB
i_fdata2[13] => forward_data2.DATAB
i_fdata2[14] => forward_data1.DATAB
i_fdata2[14] => forward_data2.DATAB
i_fdata2[15] => forward_data1.DATAB
i_fdata2[15] => forward_data2.DATAB
i_fdata2[16] => forward_data1.DATAB
i_fdata2[16] => forward_data2.DATAB
i_fdata2[17] => forward_data1.DATAB
i_fdata2[17] => forward_data2.DATAB
i_fdata2[18] => forward_data1.DATAB
i_fdata2[18] => forward_data2.DATAB
i_fdata2[19] => forward_data1.DATAB
i_fdata2[19] => forward_data2.DATAB
i_fdata2[20] => forward_data1.DATAB
i_fdata2[20] => forward_data2.DATAB
i_fdata2[21] => forward_data1.DATAB
i_fdata2[21] => forward_data2.DATAB
i_fdata2[22] => forward_data1.DATAB
i_fdata2[22] => forward_data2.DATAB
i_fdata2[23] => forward_data1.DATAB
i_fdata2[23] => forward_data2.DATAB
i_fdata2[24] => forward_data1.DATAB
i_fdata2[24] => forward_data2.DATAB
i_fdata2[25] => forward_data1.DATAB
i_fdata2[25] => forward_data2.DATAB
i_fdata2[26] => forward_data1.DATAB
i_fdata2[26] => forward_data2.DATAB
i_fdata2[27] => forward_data1.DATAB
i_fdata2[27] => forward_data2.DATAB
i_fdata2[28] => forward_data1.DATAB
i_fdata2[28] => forward_data2.DATAB
i_fdata2[29] => forward_data1.DATAB
i_fdata2[29] => forward_data2.DATAB
i_fdata2[30] => forward_data1.DATAB
i_fdata2[30] => forward_data2.DATAB
i_fdata2[31] => forward_data1.DATAB
i_fdata2[31] => forward_data2.DATAB
i_we => i_we.IN1
i_waddr[0] => i_waddr[0].IN1
i_waddr[1] => i_waddr[1].IN1
i_waddr[2] => i_waddr[2].IN1
i_waddr[3] => i_waddr[3].IN1
i_waddr[4] => i_waddr[4].IN1
i_wdata[0] => i_wdata[0].IN1
i_wdata[1] => i_wdata[1].IN1
i_wdata[2] => i_wdata[2].IN1
i_wdata[3] => i_wdata[3].IN1
i_wdata[4] => i_wdata[4].IN1
i_wdata[5] => i_wdata[5].IN1
i_wdata[6] => i_wdata[6].IN1
i_wdata[7] => i_wdata[7].IN1
i_wdata[8] => i_wdata[8].IN1
i_wdata[9] => i_wdata[9].IN1
i_wdata[10] => i_wdata[10].IN1
i_wdata[11] => i_wdata[11].IN1
i_wdata[12] => i_wdata[12].IN1
i_wdata[13] => i_wdata[13].IN1
i_wdata[14] => i_wdata[14].IN1
i_wdata[15] => i_wdata[15].IN1
i_wdata[16] => i_wdata[16].IN1
i_wdata[17] => i_wdata[17].IN1
i_wdata[18] => i_wdata[18].IN1
i_wdata[19] => i_wdata[19].IN1
i_wdata[20] => i_wdata[20].IN1
i_wdata[21] => i_wdata[21].IN1
i_wdata[22] => i_wdata[22].IN1
i_wdata[23] => i_wdata[23].IN1
i_wdata[24] => i_wdata[24].IN1
i_wdata[25] => i_wdata[25].IN1
i_wdata[26] => i_wdata[26].IN1
i_wdata[27] => i_wdata[27].IN1
i_wdata[28] => i_wdata[28].IN1
i_wdata[29] => i_wdata[29].IN1
i_wdata[30] => i_wdata[30].IN1
i_wdata[31] => i_wdata[31].IN1


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[31].CLK
clk => data_ram_cell.data_a[30].CLK
clk => data_ram_cell.data_a[29].CLK
clk => data_ram_cell.data_a[28].CLK
clk => data_ram_cell.data_a[27].CLK
clk => data_ram_cell.data_a[26].CLK
clk => data_ram_cell.data_a[25].CLK
clk => data_ram_cell.data_a[24].CLK
clk => data_ram_cell.data_a[23].CLK
clk => data_ram_cell.data_a[22].CLK
clk => data_ram_cell.data_a[21].CLK
clk => data_ram_cell.data_a[20].CLK
clk => data_ram_cell.data_a[19].CLK
clk => data_ram_cell.data_a[18].CLK
clk => data_ram_cell.data_a[17].CLK
clk => data_ram_cell.data_a[16].CLK
clk => data_ram_cell.data_a[15].CLK
clk => data_ram_cell.data_a[14].CLK
clk => data_ram_cell.data_a[13].CLK
clk => data_ram_cell.data_a[12].CLK
clk => data_ram_cell.data_a[11].CLK
clk => data_ram_cell.data_a[10].CLK
clk => data_ram_cell.data_a[9].CLK
clk => data_ram_cell.data_a[8].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata2[0]~reg0.CLK
clk => o_rdata2[1]~reg0.CLK
clk => o_rdata2[2]~reg0.CLK
clk => o_rdata2[3]~reg0.CLK
clk => o_rdata2[4]~reg0.CLK
clk => o_rdata2[5]~reg0.CLK
clk => o_rdata2[6]~reg0.CLK
clk => o_rdata2[7]~reg0.CLK
clk => o_rdata2[8]~reg0.CLK
clk => o_rdata2[9]~reg0.CLK
clk => o_rdata2[10]~reg0.CLK
clk => o_rdata2[11]~reg0.CLK
clk => o_rdata2[12]~reg0.CLK
clk => o_rdata2[13]~reg0.CLK
clk => o_rdata2[14]~reg0.CLK
clk => o_rdata2[15]~reg0.CLK
clk => o_rdata2[16]~reg0.CLK
clk => o_rdata2[17]~reg0.CLK
clk => o_rdata2[18]~reg0.CLK
clk => o_rdata2[19]~reg0.CLK
clk => o_rdata2[20]~reg0.CLK
clk => o_rdata2[21]~reg0.CLK
clk => o_rdata2[22]~reg0.CLK
clk => o_rdata2[23]~reg0.CLK
clk => o_rdata2[24]~reg0.CLK
clk => o_rdata2[25]~reg0.CLK
clk => o_rdata2[26]~reg0.CLK
clk => o_rdata2[27]~reg0.CLK
clk => o_rdata2[28]~reg0.CLK
clk => o_rdata2[29]~reg0.CLK
clk => o_rdata2[30]~reg0.CLK
clk => o_rdata2[31]~reg0.CLK
clk => o_rdata1[0]~reg0.CLK
clk => o_rdata1[1]~reg0.CLK
clk => o_rdata1[2]~reg0.CLK
clk => o_rdata1[3]~reg0.CLK
clk => o_rdata1[4]~reg0.CLK
clk => o_rdata1[5]~reg0.CLK
clk => o_rdata1[6]~reg0.CLK
clk => o_rdata1[7]~reg0.CLK
clk => o_rdata1[8]~reg0.CLK
clk => o_rdata1[9]~reg0.CLK
clk => o_rdata1[10]~reg0.CLK
clk => o_rdata1[11]~reg0.CLK
clk => o_rdata1[12]~reg0.CLK
clk => o_rdata1[13]~reg0.CLK
clk => o_rdata1[14]~reg0.CLK
clk => o_rdata1[15]~reg0.CLK
clk => o_rdata1[16]~reg0.CLK
clk => o_rdata1[17]~reg0.CLK
clk => o_rdata1[18]~reg0.CLK
clk => o_rdata1[19]~reg0.CLK
clk => o_rdata1[20]~reg0.CLK
clk => o_rdata1[21]~reg0.CLK
clk => o_rdata1[22]~reg0.CLK
clk => o_rdata1[23]~reg0.CLK
clk => o_rdata1[24]~reg0.CLK
clk => o_rdata1[25]~reg0.CLK
clk => o_rdata1[26]~reg0.CLK
clk => o_rdata1[27]~reg0.CLK
clk => o_rdata1[28]~reg0.CLK
clk => o_rdata1[29]~reg0.CLK
clk => o_rdata1[30]~reg0.CLK
clk => o_rdata1[31]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
i_wdata[8] => data_ram_cell.data_a[8].DATAIN
i_wdata[8] => data_ram_cell.DATAIN8
i_wdata[9] => data_ram_cell.data_a[9].DATAIN
i_wdata[9] => data_ram_cell.DATAIN9
i_wdata[10] => data_ram_cell.data_a[10].DATAIN
i_wdata[10] => data_ram_cell.DATAIN10
i_wdata[11] => data_ram_cell.data_a[11].DATAIN
i_wdata[11] => data_ram_cell.DATAIN11
i_wdata[12] => data_ram_cell.data_a[12].DATAIN
i_wdata[12] => data_ram_cell.DATAIN12
i_wdata[13] => data_ram_cell.data_a[13].DATAIN
i_wdata[13] => data_ram_cell.DATAIN13
i_wdata[14] => data_ram_cell.data_a[14].DATAIN
i_wdata[14] => data_ram_cell.DATAIN14
i_wdata[15] => data_ram_cell.data_a[15].DATAIN
i_wdata[15] => data_ram_cell.DATAIN15
i_wdata[16] => data_ram_cell.data_a[16].DATAIN
i_wdata[16] => data_ram_cell.DATAIN16
i_wdata[17] => data_ram_cell.data_a[17].DATAIN
i_wdata[17] => data_ram_cell.DATAIN17
i_wdata[18] => data_ram_cell.data_a[18].DATAIN
i_wdata[18] => data_ram_cell.DATAIN18
i_wdata[19] => data_ram_cell.data_a[19].DATAIN
i_wdata[19] => data_ram_cell.DATAIN19
i_wdata[20] => data_ram_cell.data_a[20].DATAIN
i_wdata[20] => data_ram_cell.DATAIN20
i_wdata[21] => data_ram_cell.data_a[21].DATAIN
i_wdata[21] => data_ram_cell.DATAIN21
i_wdata[22] => data_ram_cell.data_a[22].DATAIN
i_wdata[22] => data_ram_cell.DATAIN22
i_wdata[23] => data_ram_cell.data_a[23].DATAIN
i_wdata[23] => data_ram_cell.DATAIN23
i_wdata[24] => data_ram_cell.data_a[24].DATAIN
i_wdata[24] => data_ram_cell.DATAIN24
i_wdata[25] => data_ram_cell.data_a[25].DATAIN
i_wdata[25] => data_ram_cell.DATAIN25
i_wdata[26] => data_ram_cell.data_a[26].DATAIN
i_wdata[26] => data_ram_cell.DATAIN26
i_wdata[27] => data_ram_cell.data_a[27].DATAIN
i_wdata[27] => data_ram_cell.DATAIN27
i_wdata[28] => data_ram_cell.data_a[28].DATAIN
i_wdata[28] => data_ram_cell.DATAIN28
i_wdata[29] => data_ram_cell.data_a[29].DATAIN
i_wdata[29] => data_ram_cell.DATAIN29
i_wdata[30] => data_ram_cell.data_a[30].DATAIN
i_wdata[30] => data_ram_cell.DATAIN30
i_wdata[31] => data_ram_cell.data_a[31].DATAIN
i_wdata[31] => data_ram_cell.DATAIN31
i_raddr1[0] => data_ram_cell.RADDR
i_raddr1[1] => data_ram_cell.RADDR1
i_raddr1[2] => data_ram_cell.RADDR2
i_raddr1[3] => data_ram_cell.RADDR3
i_raddr1[4] => data_ram_cell.RADDR4
o_rdata1[0] <= o_rdata1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[1] <= o_rdata1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[2] <= o_rdata1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[3] <= o_rdata1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[4] <= o_rdata1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[5] <= o_rdata1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[6] <= o_rdata1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[7] <= o_rdata1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[8] <= o_rdata1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[9] <= o_rdata1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[10] <= o_rdata1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[11] <= o_rdata1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[12] <= o_rdata1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[13] <= o_rdata1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[14] <= o_rdata1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[15] <= o_rdata1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[16] <= o_rdata1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[17] <= o_rdata1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[18] <= o_rdata1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[19] <= o_rdata1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[20] <= o_rdata1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[21] <= o_rdata1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[22] <= o_rdata1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[23] <= o_rdata1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[24] <= o_rdata1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[25] <= o_rdata1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[26] <= o_rdata1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[27] <= o_rdata1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[28] <= o_rdata1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[29] <= o_rdata1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[30] <= o_rdata1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[31] <= o_rdata1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_raddr2[0] => data_ram_cell.PORTBRADDR
i_raddr2[1] => data_ram_cell.PORTBRADDR1
i_raddr2[2] => data_ram_cell.PORTBRADDR2
i_raddr2[3] => data_ram_cell.PORTBRADDR3
i_raddr2[4] => data_ram_cell.PORTBRADDR4
o_rdata2[0] <= o_rdata2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[1] <= o_rdata2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[2] <= o_rdata2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[3] <= o_rdata2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[4] <= o_rdata2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[5] <= o_rdata2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[6] <= o_rdata2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[7] <= o_rdata2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[8] <= o_rdata2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[9] <= o_rdata2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[10] <= o_rdata2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[11] <= o_rdata2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[12] <= o_rdata2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[13] <= o_rdata2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[14] <= o_rdata2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[15] <= o_rdata2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[16] <= o_rdata2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[17] <= o_rdata2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[18] <= o_rdata2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[19] <= o_rdata2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[20] <= o_rdata2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[21] <= o_rdata2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[22] <= o_rdata2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[23] <= o_rdata2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[24] <= o_rdata2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[25] <= o_rdata2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[26] <= o_rdata2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[27] <= o_rdata2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[28] <= o_rdata2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[29] <= o_rdata2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[30] <= o_rdata2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata2[31] <= o_rdata2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_alu:core_alu_inst
i_opcode[0] => Equal1.IN13
i_opcode[0] => Equal2.IN13
i_opcode[0] => Equal3.IN23
i_opcode[0] => Equal4.IN23
i_opcode[0] => Equal5.IN23
i_opcode[0] => Equal6.IN23
i_opcode[0] => Equal7.IN23
i_opcode[0] => Equal8.IN23
i_opcode[0] => Equal9.IN23
i_opcode[0] => Equal10.IN23
i_opcode[0] => Equal11.IN23
i_opcode[0] => Equal12.IN23
i_opcode[0] => Equal13.IN23
i_opcode[0] => Equal14.IN23
i_opcode[0] => Equal15.IN23
i_opcode[0] => WideNor1.IN0
i_opcode[0] => WideNor2.IN0
i_opcode[0] => WideNor3.IN0
i_opcode[0] => WideNor4.IN0
i_opcode[0] => WideNor5.IN0
i_opcode[0] => WideNor6.IN0
i_opcode[0] => WideNor7.IN0
i_opcode[0] => WideNor8.IN0
i_opcode[0] => WideNor9.IN0
i_opcode[1] => Equal1.IN12
i_opcode[1] => Equal2.IN12
i_opcode[1] => Equal3.IN22
i_opcode[1] => Equal4.IN22
i_opcode[1] => Equal5.IN22
i_opcode[1] => Equal6.IN22
i_opcode[1] => Equal7.IN22
i_opcode[1] => Equal8.IN22
i_opcode[1] => Equal9.IN22
i_opcode[1] => Equal10.IN22
i_opcode[1] => Equal11.IN22
i_opcode[1] => Equal12.IN22
i_opcode[1] => Equal13.IN22
i_opcode[1] => Equal14.IN22
i_opcode[1] => Equal15.IN22
i_opcode[1] => WideNor1.IN1
i_opcode[1] => WideNor2.IN1
i_opcode[1] => WideNor3.IN1
i_opcode[1] => WideNor4.IN1
i_opcode[1] => WideNor5.IN1
i_opcode[1] => WideNor6.IN1
i_opcode[1] => WideNor7.IN1
i_opcode[1] => WideNor8.IN1
i_opcode[1] => WideNor9.IN1
i_opcode[2] => Equal1.IN11
i_opcode[2] => Equal2.IN11
i_opcode[2] => Equal3.IN21
i_opcode[2] => WideNor4.IN2
i_opcode[2] => Equal4.IN21
i_opcode[2] => Equal5.IN21
i_opcode[2] => WideNor5.IN2
i_opcode[2] => Equal6.IN21
i_opcode[2] => WideNor6.IN2
i_opcode[2] => Equal7.IN21
i_opcode[2] => WideNor7.IN2
i_opcode[2] => Equal8.IN21
i_opcode[2] => Equal9.IN21
i_opcode[2] => Equal10.IN21
i_opcode[2] => Equal11.IN21
i_opcode[2] => Equal12.IN21
i_opcode[2] => Equal13.IN21
i_opcode[2] => Equal14.IN21
i_opcode[2] => WideNor8.IN2
i_opcode[2] => Equal15.IN21
i_opcode[2] => WideNor9.IN2
i_opcode[2] => WideNor1.IN2
i_opcode[2] => WideNor2.IN2
i_opcode[2] => WideNor3.IN2
i_opcode[3] => Equal1.IN10
i_opcode[3] => Equal2.IN10
i_opcode[3] => WideNor2.IN3
i_opcode[3] => WideNor3.IN3
i_opcode[3] => Equal3.IN20
i_opcode[3] => WideNor4.IN3
i_opcode[3] => Equal4.IN20
i_opcode[3] => Equal5.IN20
i_opcode[3] => WideNor5.IN3
i_opcode[3] => Equal6.IN20
i_opcode[3] => WideNor6.IN3
i_opcode[3] => Equal7.IN20
i_opcode[3] => WideNor7.IN3
i_opcode[3] => Equal8.IN20
i_opcode[3] => Equal9.IN20
i_opcode[3] => Equal10.IN20
i_opcode[3] => Equal11.IN20
i_opcode[3] => Equal12.IN20
i_opcode[3] => Equal13.IN20
i_opcode[3] => Equal14.IN20
i_opcode[3] => WideNor8.IN3
i_opcode[3] => Equal15.IN20
i_opcode[3] => WideNor9.IN3
i_opcode[4] => Equal1.IN9
i_opcode[4] => Equal2.IN9
i_opcode[4] => WideNor1.IN3
i_opcode[4] => Equal3.IN19
i_opcode[4] => Equal4.IN19
i_opcode[4] => Equal5.IN19
i_opcode[4] => Equal6.IN19
i_opcode[4] => Equal7.IN19
i_opcode[4] => Equal8.IN19
i_opcode[4] => Equal9.IN19
i_opcode[4] => Equal10.IN19
i_opcode[4] => Equal11.IN19
i_opcode[4] => Equal12.IN19
i_opcode[4] => Equal13.IN19
i_opcode[4] => Equal14.IN19
i_opcode[4] => Equal15.IN19
i_opcode[4] => WideNor2.IN4
i_opcode[4] => WideNor3.IN4
i_opcode[4] => WideNor4.IN4
i_opcode[4] => WideNor5.IN4
i_opcode[4] => WideNor6.IN4
i_opcode[4] => WideNor7.IN4
i_opcode[4] => WideNor8.IN4
i_opcode[4] => WideNor9.IN4
i_opcode[5] => Equal1.IN8
i_opcode[5] => Equal2.IN8
i_opcode[5] => WideNor3.IN5
i_opcode[5] => Equal3.IN18
i_opcode[5] => WideNor4.IN5
i_opcode[5] => Equal4.IN18
i_opcode[5] => Equal5.IN18
i_opcode[5] => WideNor5.IN5
i_opcode[5] => Equal6.IN18
i_opcode[5] => WideNor6.IN5
i_opcode[5] => Equal7.IN18
i_opcode[5] => WideNor7.IN5
i_opcode[5] => Equal8.IN18
i_opcode[5] => Equal9.IN18
i_opcode[5] => Equal10.IN18
i_opcode[5] => Equal11.IN18
i_opcode[5] => Equal12.IN18
i_opcode[5] => Equal13.IN18
i_opcode[5] => Equal14.IN18
i_opcode[5] => WideNor8.IN5
i_opcode[5] => Equal15.IN18
i_opcode[5] => WideNor9.IN5
i_opcode[5] => WideNor1.IN4
i_opcode[5] => WideNor2.IN5
i_opcode[6] => Equal1.IN7
i_opcode[6] => Equal2.IN7
i_opcode[6] => WideNor2.IN6
i_opcode[6] => WideNor3.IN6
i_opcode[6] => Equal3.IN17
i_opcode[6] => WideNor4.IN6
i_opcode[6] => Equal4.IN17
i_opcode[6] => Equal5.IN17
i_opcode[6] => WideNor5.IN6
i_opcode[6] => Equal6.IN17
i_opcode[6] => WideNor6.IN6
i_opcode[6] => Equal7.IN17
i_opcode[6] => WideNor7.IN6
i_opcode[6] => Equal8.IN17
i_opcode[6] => Equal9.IN17
i_opcode[6] => Equal10.IN17
i_opcode[6] => Equal11.IN17
i_opcode[6] => Equal12.IN17
i_opcode[6] => Equal13.IN17
i_opcode[6] => Equal14.IN17
i_opcode[6] => WideNor8.IN6
i_opcode[6] => Equal15.IN17
i_opcode[6] => WideNor9.IN6
i_opcode[6] => WideNor1.IN5
i_funct7[0] => Equal3.IN30
i_funct7[0] => Equal4.IN30
i_funct7[0] => Equal5.IN30
i_funct7[0] => Equal6.IN30
i_funct7[0] => Equal7.IN30
i_funct7[0] => Equal8.IN30
i_funct7[0] => Equal9.IN30
i_funct7[0] => Equal10.IN30
i_funct7[0] => Equal11.IN30
i_funct7[0] => Equal12.IN30
i_funct7[0] => Equal13.IN30
i_funct7[0] => Equal14.IN30
i_funct7[0] => Equal15.IN30
i_funct7[1] => Equal3.IN29
i_funct7[1] => Equal4.IN29
i_funct7[1] => Equal5.IN29
i_funct7[1] => Equal6.IN29
i_funct7[1] => Equal7.IN29
i_funct7[1] => Equal8.IN29
i_funct7[1] => Equal9.IN29
i_funct7[1] => Equal10.IN29
i_funct7[1] => Equal11.IN29
i_funct7[1] => Equal12.IN29
i_funct7[1] => Equal13.IN29
i_funct7[1] => Equal14.IN29
i_funct7[1] => Equal15.IN29
i_funct7[2] => Equal3.IN28
i_funct7[2] => Equal4.IN28
i_funct7[2] => Equal5.IN28
i_funct7[2] => Equal6.IN28
i_funct7[2] => Equal7.IN28
i_funct7[2] => Equal8.IN28
i_funct7[2] => Equal9.IN28
i_funct7[2] => Equal10.IN28
i_funct7[2] => Equal11.IN28
i_funct7[2] => Equal12.IN28
i_funct7[2] => Equal13.IN28
i_funct7[2] => Equal14.IN28
i_funct7[2] => Equal15.IN28
i_funct7[3] => Equal3.IN27
i_funct7[3] => Equal4.IN27
i_funct7[3] => Equal5.IN27
i_funct7[3] => Equal6.IN27
i_funct7[3] => Equal7.IN27
i_funct7[3] => Equal8.IN27
i_funct7[3] => Equal9.IN27
i_funct7[3] => Equal10.IN27
i_funct7[3] => Equal11.IN27
i_funct7[3] => Equal12.IN27
i_funct7[3] => Equal13.IN27
i_funct7[3] => Equal14.IN27
i_funct7[3] => Equal15.IN27
i_funct7[4] => Equal3.IN26
i_funct7[4] => Equal4.IN26
i_funct7[4] => Equal5.IN26
i_funct7[4] => Equal6.IN26
i_funct7[4] => Equal7.IN26
i_funct7[4] => Equal8.IN26
i_funct7[4] => Equal9.IN26
i_funct7[4] => Equal10.IN26
i_funct7[4] => Equal11.IN26
i_funct7[4] => Equal12.IN26
i_funct7[4] => Equal13.IN26
i_funct7[4] => Equal14.IN26
i_funct7[4] => Equal15.IN26
i_funct7[5] => Equal3.IN25
i_funct7[5] => Equal4.IN25
i_funct7[5] => Equal5.IN25
i_funct7[5] => Equal6.IN25
i_funct7[5] => Equal7.IN25
i_funct7[5] => Equal8.IN25
i_funct7[5] => Equal9.IN25
i_funct7[5] => Equal10.IN25
i_funct7[5] => Equal11.IN25
i_funct7[5] => Equal12.IN25
i_funct7[5] => Equal13.IN25
i_funct7[5] => Equal14.IN25
i_funct7[5] => Equal15.IN25
i_funct7[6] => Equal3.IN24
i_funct7[6] => Equal4.IN24
i_funct7[6] => Equal5.IN24
i_funct7[6] => Equal6.IN24
i_funct7[6] => Equal7.IN24
i_funct7[6] => Equal8.IN24
i_funct7[6] => Equal9.IN24
i_funct7[6] => Equal10.IN24
i_funct7[6] => Equal11.IN24
i_funct7[6] => Equal12.IN24
i_funct7[6] => Equal13.IN24
i_funct7[6] => Equal14.IN24
i_funct7[6] => Equal15.IN24
i_funct3[0] => Mux0.IN10
i_funct3[0] => Equal3.IN33
i_funct3[0] => WideNor4.IN7
i_funct3[0] => Equal4.IN33
i_funct3[0] => Equal5.IN33
i_funct3[0] => WideNor5.IN7
i_funct3[0] => Equal6.IN33
i_funct3[0] => WideNor6.IN7
i_funct3[0] => Equal7.IN33
i_funct3[0] => Equal8.IN33
i_funct3[0] => Equal9.IN33
i_funct3[0] => Equal10.IN33
i_funct3[0] => Equal11.IN33
i_funct3[0] => Equal12.IN33
i_funct3[0] => Equal13.IN33
i_funct3[0] => Equal14.IN33
i_funct3[0] => WideNor8.IN7
i_funct3[0] => Equal15.IN33
i_funct3[0] => WideNor7.IN7
i_funct3[0] => WideNor9.IN7
i_funct3[1] => Mux0.IN9
i_funct3[1] => Equal3.IN32
i_funct3[1] => WideNor4.IN8
i_funct3[1] => Equal4.IN32
i_funct3[1] => Equal5.IN32
i_funct3[1] => WideNor5.IN8
i_funct3[1] => Equal6.IN32
i_funct3[1] => Equal7.IN32
i_funct3[1] => Equal8.IN32
i_funct3[1] => Equal9.IN32
i_funct3[1] => Equal10.IN32
i_funct3[1] => Equal11.IN32
i_funct3[1] => Equal12.IN32
i_funct3[1] => Equal13.IN32
i_funct3[1] => Equal14.IN32
i_funct3[1] => Equal15.IN32
i_funct3[1] => WideNor6.IN8
i_funct3[1] => WideNor7.IN8
i_funct3[1] => WideNor8.IN8
i_funct3[1] => WideNor9.IN8
i_funct3[2] => Mux0.IN8
i_funct3[2] => Equal3.IN31
i_funct3[2] => WideNor4.IN9
i_funct3[2] => Equal4.IN31
i_funct3[2] => Equal5.IN31
i_funct3[2] => Equal6.IN31
i_funct3[2] => Equal7.IN31
i_funct3[2] => Equal8.IN31
i_funct3[2] => Equal9.IN31
i_funct3[2] => Equal10.IN31
i_funct3[2] => Equal11.IN31
i_funct3[2] => Equal12.IN31
i_funct3[2] => Equal13.IN31
i_funct3[2] => Equal14.IN31
i_funct3[2] => WideNor8.IN9
i_funct3[2] => Equal15.IN31
i_funct3[2] => WideNor9.IN9
i_funct3[2] => WideNor5.IN9
i_funct3[2] => WideNor6.IN9
i_funct3[2] => WideNor7.IN9
i_num1u[0] => Add0.IN32
i_num1u[0] => Equal0.IN31
i_num1u[0] => LessThan2.IN32
i_num1u[0] => LessThan3.IN32
i_num1u[0] => Add3.IN32
i_num1u[0] => Add4.IN64
i_num1u[0] => o_res.IN0
i_num1u[0] => o_res.IN0
i_num1u[0] => o_res.IN0
i_num1u[0] => o_res.IN0
i_num1u[0] => o_res.IN0
i_num1u[0] => o_res.IN0
i_num1u[0] => ShiftLeft0.IN32
i_num1u[0] => ShiftLeft1.IN32
i_num1u[0] => ShiftRight0.IN32
i_num1u[0] => ShiftRight1.IN32
i_num1u[0] => LessThan69.IN32
i_num1u[0] => LessThan0.IN32
i_num1u[0] => LessThan1.IN32
i_num1u[0] => LessThan68.IN32
i_num1u[1] => Add0.IN31
i_num1u[1] => Equal0.IN30
i_num1u[1] => LessThan2.IN31
i_num1u[1] => LessThan3.IN31
i_num1u[1] => Add3.IN31
i_num1u[1] => Add4.IN63
i_num1u[1] => o_res.IN0
i_num1u[1] => o_res.IN0
i_num1u[1] => o_res.IN0
i_num1u[1] => o_res.IN0
i_num1u[1] => o_res.IN0
i_num1u[1] => o_res.IN0
i_num1u[1] => ShiftLeft0.IN31
i_num1u[1] => ShiftLeft1.IN31
i_num1u[1] => ShiftRight0.IN31
i_num1u[1] => ShiftRight1.IN31
i_num1u[1] => LessThan69.IN31
i_num1u[1] => LessThan0.IN31
i_num1u[1] => LessThan1.IN31
i_num1u[1] => LessThan68.IN31
i_num1u[2] => Add0.IN30
i_num1u[2] => Equal0.IN29
i_num1u[2] => LessThan2.IN30
i_num1u[2] => LessThan3.IN30
i_num1u[2] => Add3.IN30
i_num1u[2] => Add4.IN62
i_num1u[2] => o_res.IN0
i_num1u[2] => o_res.IN0
i_num1u[2] => o_res.IN0
i_num1u[2] => o_res.IN0
i_num1u[2] => o_res.IN0
i_num1u[2] => o_res.IN0
i_num1u[2] => ShiftLeft0.IN30
i_num1u[2] => ShiftLeft1.IN30
i_num1u[2] => ShiftRight0.IN30
i_num1u[2] => ShiftRight1.IN30
i_num1u[2] => LessThan69.IN30
i_num1u[2] => LessThan0.IN30
i_num1u[2] => LessThan1.IN30
i_num1u[2] => LessThan68.IN30
i_num1u[3] => Add0.IN29
i_num1u[3] => Equal0.IN28
i_num1u[3] => LessThan2.IN29
i_num1u[3] => LessThan3.IN29
i_num1u[3] => Add3.IN29
i_num1u[3] => Add4.IN61
i_num1u[3] => o_res.IN0
i_num1u[3] => o_res.IN0
i_num1u[3] => o_res.IN0
i_num1u[3] => o_res.IN0
i_num1u[3] => o_res.IN0
i_num1u[3] => o_res.IN0
i_num1u[3] => ShiftLeft0.IN29
i_num1u[3] => ShiftLeft1.IN29
i_num1u[3] => ShiftRight0.IN29
i_num1u[3] => ShiftRight1.IN29
i_num1u[3] => LessThan69.IN29
i_num1u[3] => LessThan0.IN29
i_num1u[3] => LessThan1.IN29
i_num1u[3] => LessThan68.IN29
i_num1u[4] => Add0.IN28
i_num1u[4] => Equal0.IN27
i_num1u[4] => LessThan2.IN28
i_num1u[4] => LessThan3.IN28
i_num1u[4] => Add3.IN28
i_num1u[4] => Add4.IN60
i_num1u[4] => o_res.IN0
i_num1u[4] => o_res.IN0
i_num1u[4] => o_res.IN0
i_num1u[4] => o_res.IN0
i_num1u[4] => o_res.IN0
i_num1u[4] => o_res.IN0
i_num1u[4] => ShiftLeft0.IN28
i_num1u[4] => ShiftLeft1.IN28
i_num1u[4] => ShiftRight0.IN28
i_num1u[4] => ShiftRight1.IN28
i_num1u[4] => LessThan69.IN28
i_num1u[4] => LessThan0.IN28
i_num1u[4] => LessThan1.IN28
i_num1u[4] => LessThan68.IN28
i_num1u[5] => Add0.IN27
i_num1u[5] => Equal0.IN26
i_num1u[5] => LessThan2.IN27
i_num1u[5] => LessThan3.IN27
i_num1u[5] => Add3.IN27
i_num1u[5] => Add4.IN59
i_num1u[5] => o_res.IN0
i_num1u[5] => o_res.IN0
i_num1u[5] => o_res.IN0
i_num1u[5] => o_res.IN0
i_num1u[5] => o_res.IN0
i_num1u[5] => o_res.IN0
i_num1u[5] => ShiftLeft0.IN27
i_num1u[5] => ShiftLeft1.IN27
i_num1u[5] => ShiftRight0.IN27
i_num1u[5] => ShiftRight1.IN27
i_num1u[5] => LessThan69.IN27
i_num1u[5] => LessThan0.IN27
i_num1u[5] => LessThan1.IN27
i_num1u[5] => LessThan68.IN27
i_num1u[6] => Add0.IN26
i_num1u[6] => Equal0.IN25
i_num1u[6] => LessThan2.IN26
i_num1u[6] => LessThan3.IN26
i_num1u[6] => Add3.IN26
i_num1u[6] => Add4.IN58
i_num1u[6] => o_res.IN0
i_num1u[6] => o_res.IN0
i_num1u[6] => o_res.IN0
i_num1u[6] => o_res.IN0
i_num1u[6] => o_res.IN0
i_num1u[6] => o_res.IN0
i_num1u[6] => ShiftLeft0.IN26
i_num1u[6] => ShiftLeft1.IN26
i_num1u[6] => ShiftRight0.IN26
i_num1u[6] => ShiftRight1.IN26
i_num1u[6] => LessThan69.IN26
i_num1u[6] => LessThan0.IN26
i_num1u[6] => LessThan1.IN26
i_num1u[6] => LessThan68.IN26
i_num1u[7] => Add0.IN25
i_num1u[7] => Equal0.IN24
i_num1u[7] => LessThan2.IN25
i_num1u[7] => LessThan3.IN25
i_num1u[7] => Add3.IN25
i_num1u[7] => Add4.IN57
i_num1u[7] => o_res.IN0
i_num1u[7] => o_res.IN0
i_num1u[7] => o_res.IN0
i_num1u[7] => o_res.IN0
i_num1u[7] => o_res.IN0
i_num1u[7] => o_res.IN0
i_num1u[7] => ShiftLeft0.IN25
i_num1u[7] => ShiftLeft1.IN25
i_num1u[7] => ShiftRight0.IN25
i_num1u[7] => ShiftRight1.IN25
i_num1u[7] => LessThan69.IN25
i_num1u[7] => LessThan0.IN25
i_num1u[7] => LessThan1.IN25
i_num1u[7] => LessThan68.IN25
i_num1u[8] => Add0.IN24
i_num1u[8] => Equal0.IN23
i_num1u[8] => LessThan2.IN24
i_num1u[8] => LessThan3.IN24
i_num1u[8] => Add3.IN24
i_num1u[8] => Add4.IN56
i_num1u[8] => o_res.IN0
i_num1u[8] => o_res.IN0
i_num1u[8] => o_res.IN0
i_num1u[8] => o_res.IN0
i_num1u[8] => o_res.IN0
i_num1u[8] => o_res.IN0
i_num1u[8] => ShiftLeft0.IN24
i_num1u[8] => ShiftLeft1.IN24
i_num1u[8] => ShiftRight0.IN24
i_num1u[8] => ShiftRight1.IN24
i_num1u[8] => LessThan69.IN24
i_num1u[8] => LessThan0.IN24
i_num1u[8] => LessThan1.IN24
i_num1u[8] => LessThan68.IN24
i_num1u[9] => Add0.IN23
i_num1u[9] => Equal0.IN22
i_num1u[9] => LessThan2.IN23
i_num1u[9] => LessThan3.IN23
i_num1u[9] => Add3.IN23
i_num1u[9] => Add4.IN55
i_num1u[9] => o_res.IN0
i_num1u[9] => o_res.IN0
i_num1u[9] => o_res.IN0
i_num1u[9] => o_res.IN0
i_num1u[9] => o_res.IN0
i_num1u[9] => o_res.IN0
i_num1u[9] => ShiftLeft0.IN23
i_num1u[9] => ShiftLeft1.IN23
i_num1u[9] => ShiftRight0.IN23
i_num1u[9] => ShiftRight1.IN23
i_num1u[9] => LessThan69.IN23
i_num1u[9] => LessThan0.IN23
i_num1u[9] => LessThan1.IN23
i_num1u[9] => LessThan68.IN23
i_num1u[10] => Add0.IN22
i_num1u[10] => Equal0.IN21
i_num1u[10] => LessThan2.IN22
i_num1u[10] => LessThan3.IN22
i_num1u[10] => Add3.IN22
i_num1u[10] => Add4.IN54
i_num1u[10] => o_res.IN0
i_num1u[10] => o_res.IN0
i_num1u[10] => o_res.IN0
i_num1u[10] => o_res.IN0
i_num1u[10] => o_res.IN0
i_num1u[10] => o_res.IN0
i_num1u[10] => ShiftLeft0.IN22
i_num1u[10] => ShiftLeft1.IN22
i_num1u[10] => ShiftRight0.IN22
i_num1u[10] => ShiftRight1.IN22
i_num1u[10] => LessThan69.IN22
i_num1u[10] => LessThan0.IN22
i_num1u[10] => LessThan1.IN22
i_num1u[10] => LessThan68.IN22
i_num1u[11] => Add0.IN21
i_num1u[11] => Equal0.IN20
i_num1u[11] => LessThan2.IN21
i_num1u[11] => LessThan3.IN21
i_num1u[11] => Add3.IN21
i_num1u[11] => Add4.IN53
i_num1u[11] => o_res.IN0
i_num1u[11] => o_res.IN0
i_num1u[11] => o_res.IN0
i_num1u[11] => o_res.IN0
i_num1u[11] => o_res.IN0
i_num1u[11] => o_res.IN0
i_num1u[11] => ShiftLeft0.IN21
i_num1u[11] => ShiftLeft1.IN21
i_num1u[11] => ShiftRight0.IN21
i_num1u[11] => ShiftRight1.IN21
i_num1u[11] => LessThan69.IN21
i_num1u[11] => LessThan0.IN21
i_num1u[11] => LessThan1.IN21
i_num1u[11] => LessThan68.IN21
i_num1u[12] => Add0.IN20
i_num1u[12] => Equal0.IN19
i_num1u[12] => LessThan2.IN20
i_num1u[12] => LessThan3.IN20
i_num1u[12] => Add3.IN20
i_num1u[12] => Add4.IN52
i_num1u[12] => o_res.IN0
i_num1u[12] => o_res.IN0
i_num1u[12] => o_res.IN0
i_num1u[12] => o_res.IN0
i_num1u[12] => o_res.IN0
i_num1u[12] => o_res.IN0
i_num1u[12] => ShiftLeft0.IN20
i_num1u[12] => ShiftLeft1.IN20
i_num1u[12] => ShiftRight0.IN20
i_num1u[12] => ShiftRight1.IN20
i_num1u[12] => LessThan69.IN20
i_num1u[12] => LessThan0.IN20
i_num1u[12] => LessThan1.IN20
i_num1u[12] => LessThan68.IN20
i_num1u[13] => Add0.IN19
i_num1u[13] => Equal0.IN18
i_num1u[13] => LessThan2.IN19
i_num1u[13] => LessThan3.IN19
i_num1u[13] => Add3.IN19
i_num1u[13] => Add4.IN51
i_num1u[13] => o_res.IN0
i_num1u[13] => o_res.IN0
i_num1u[13] => o_res.IN0
i_num1u[13] => o_res.IN0
i_num1u[13] => o_res.IN0
i_num1u[13] => o_res.IN0
i_num1u[13] => ShiftLeft0.IN19
i_num1u[13] => ShiftLeft1.IN19
i_num1u[13] => ShiftRight0.IN19
i_num1u[13] => ShiftRight1.IN19
i_num1u[13] => LessThan69.IN19
i_num1u[13] => LessThan0.IN19
i_num1u[13] => LessThan1.IN19
i_num1u[13] => LessThan68.IN19
i_num1u[14] => Add0.IN18
i_num1u[14] => Equal0.IN17
i_num1u[14] => LessThan2.IN18
i_num1u[14] => LessThan3.IN18
i_num1u[14] => Add3.IN18
i_num1u[14] => Add4.IN50
i_num1u[14] => o_res.IN0
i_num1u[14] => o_res.IN0
i_num1u[14] => o_res.IN0
i_num1u[14] => o_res.IN0
i_num1u[14] => o_res.IN0
i_num1u[14] => o_res.IN0
i_num1u[14] => ShiftLeft0.IN18
i_num1u[14] => ShiftLeft1.IN18
i_num1u[14] => ShiftRight0.IN18
i_num1u[14] => ShiftRight1.IN18
i_num1u[14] => LessThan69.IN18
i_num1u[14] => LessThan0.IN18
i_num1u[14] => LessThan1.IN18
i_num1u[14] => LessThan68.IN18
i_num1u[15] => Add0.IN17
i_num1u[15] => Equal0.IN16
i_num1u[15] => LessThan2.IN17
i_num1u[15] => LessThan3.IN17
i_num1u[15] => Add3.IN17
i_num1u[15] => Add4.IN49
i_num1u[15] => o_res.IN0
i_num1u[15] => o_res.IN0
i_num1u[15] => o_res.IN0
i_num1u[15] => o_res.IN0
i_num1u[15] => o_res.IN0
i_num1u[15] => o_res.IN0
i_num1u[15] => ShiftLeft0.IN17
i_num1u[15] => ShiftLeft1.IN17
i_num1u[15] => ShiftRight0.IN17
i_num1u[15] => ShiftRight1.IN17
i_num1u[15] => LessThan69.IN17
i_num1u[15] => LessThan0.IN17
i_num1u[15] => LessThan1.IN17
i_num1u[15] => LessThan68.IN17
i_num1u[16] => Add0.IN16
i_num1u[16] => Equal0.IN15
i_num1u[16] => LessThan2.IN16
i_num1u[16] => LessThan3.IN16
i_num1u[16] => Add3.IN16
i_num1u[16] => Add4.IN48
i_num1u[16] => o_res.IN0
i_num1u[16] => o_res.IN0
i_num1u[16] => o_res.IN0
i_num1u[16] => o_res.IN0
i_num1u[16] => o_res.IN0
i_num1u[16] => o_res.IN0
i_num1u[16] => ShiftLeft0.IN16
i_num1u[16] => ShiftLeft1.IN16
i_num1u[16] => ShiftRight0.IN16
i_num1u[16] => ShiftRight1.IN16
i_num1u[16] => LessThan69.IN16
i_num1u[16] => LessThan0.IN16
i_num1u[16] => LessThan1.IN16
i_num1u[16] => LessThan68.IN16
i_num1u[17] => Add0.IN15
i_num1u[17] => Equal0.IN14
i_num1u[17] => LessThan2.IN15
i_num1u[17] => LessThan3.IN15
i_num1u[17] => Add3.IN15
i_num1u[17] => Add4.IN47
i_num1u[17] => o_res.IN0
i_num1u[17] => o_res.IN0
i_num1u[17] => o_res.IN0
i_num1u[17] => o_res.IN0
i_num1u[17] => o_res.IN0
i_num1u[17] => o_res.IN0
i_num1u[17] => ShiftLeft0.IN15
i_num1u[17] => ShiftLeft1.IN15
i_num1u[17] => ShiftRight0.IN15
i_num1u[17] => ShiftRight1.IN15
i_num1u[17] => LessThan69.IN15
i_num1u[17] => LessThan0.IN15
i_num1u[17] => LessThan1.IN15
i_num1u[17] => LessThan68.IN15
i_num1u[18] => Add0.IN14
i_num1u[18] => Equal0.IN13
i_num1u[18] => LessThan2.IN14
i_num1u[18] => LessThan3.IN14
i_num1u[18] => Add3.IN14
i_num1u[18] => Add4.IN46
i_num1u[18] => o_res.IN0
i_num1u[18] => o_res.IN0
i_num1u[18] => o_res.IN0
i_num1u[18] => o_res.IN0
i_num1u[18] => o_res.IN0
i_num1u[18] => o_res.IN0
i_num1u[18] => ShiftLeft0.IN14
i_num1u[18] => ShiftLeft1.IN14
i_num1u[18] => ShiftRight0.IN14
i_num1u[18] => ShiftRight1.IN14
i_num1u[18] => LessThan69.IN14
i_num1u[18] => LessThan0.IN14
i_num1u[18] => LessThan1.IN14
i_num1u[18] => LessThan68.IN14
i_num1u[19] => Add0.IN13
i_num1u[19] => Equal0.IN12
i_num1u[19] => LessThan2.IN13
i_num1u[19] => LessThan3.IN13
i_num1u[19] => Add3.IN13
i_num1u[19] => Add4.IN45
i_num1u[19] => o_res.IN0
i_num1u[19] => o_res.IN0
i_num1u[19] => o_res.IN0
i_num1u[19] => o_res.IN0
i_num1u[19] => o_res.IN0
i_num1u[19] => o_res.IN0
i_num1u[19] => ShiftLeft0.IN13
i_num1u[19] => ShiftLeft1.IN13
i_num1u[19] => ShiftRight0.IN13
i_num1u[19] => ShiftRight1.IN13
i_num1u[19] => LessThan69.IN13
i_num1u[19] => LessThan0.IN13
i_num1u[19] => LessThan1.IN13
i_num1u[19] => LessThan68.IN13
i_num1u[20] => Add0.IN12
i_num1u[20] => Equal0.IN11
i_num1u[20] => LessThan2.IN12
i_num1u[20] => LessThan3.IN12
i_num1u[20] => Add3.IN12
i_num1u[20] => Add4.IN44
i_num1u[20] => o_res.IN0
i_num1u[20] => o_res.IN0
i_num1u[20] => o_res.IN0
i_num1u[20] => o_res.IN0
i_num1u[20] => o_res.IN0
i_num1u[20] => o_res.IN0
i_num1u[20] => ShiftLeft0.IN12
i_num1u[20] => ShiftLeft1.IN12
i_num1u[20] => ShiftRight0.IN12
i_num1u[20] => ShiftRight1.IN12
i_num1u[20] => LessThan69.IN12
i_num1u[20] => LessThan0.IN12
i_num1u[20] => LessThan1.IN12
i_num1u[20] => LessThan68.IN12
i_num1u[21] => Add0.IN11
i_num1u[21] => Equal0.IN10
i_num1u[21] => LessThan2.IN11
i_num1u[21] => LessThan3.IN11
i_num1u[21] => Add3.IN11
i_num1u[21] => Add4.IN43
i_num1u[21] => o_res.IN0
i_num1u[21] => o_res.IN0
i_num1u[21] => o_res.IN0
i_num1u[21] => o_res.IN0
i_num1u[21] => o_res.IN0
i_num1u[21] => o_res.IN0
i_num1u[21] => ShiftLeft0.IN11
i_num1u[21] => ShiftLeft1.IN11
i_num1u[21] => ShiftRight0.IN11
i_num1u[21] => ShiftRight1.IN11
i_num1u[21] => LessThan69.IN11
i_num1u[21] => LessThan0.IN11
i_num1u[21] => LessThan1.IN11
i_num1u[21] => LessThan68.IN11
i_num1u[22] => Add0.IN10
i_num1u[22] => Equal0.IN9
i_num1u[22] => LessThan2.IN10
i_num1u[22] => LessThan3.IN10
i_num1u[22] => Add3.IN10
i_num1u[22] => Add4.IN42
i_num1u[22] => o_res.IN0
i_num1u[22] => o_res.IN0
i_num1u[22] => o_res.IN0
i_num1u[22] => o_res.IN0
i_num1u[22] => o_res.IN0
i_num1u[22] => o_res.IN0
i_num1u[22] => ShiftLeft0.IN10
i_num1u[22] => ShiftLeft1.IN10
i_num1u[22] => ShiftRight0.IN10
i_num1u[22] => ShiftRight1.IN10
i_num1u[22] => LessThan69.IN10
i_num1u[22] => LessThan0.IN10
i_num1u[22] => LessThan1.IN10
i_num1u[22] => LessThan68.IN10
i_num1u[23] => Add0.IN9
i_num1u[23] => Equal0.IN8
i_num1u[23] => LessThan2.IN9
i_num1u[23] => LessThan3.IN9
i_num1u[23] => Add3.IN9
i_num1u[23] => Add4.IN41
i_num1u[23] => o_res.IN0
i_num1u[23] => o_res.IN0
i_num1u[23] => o_res.IN0
i_num1u[23] => o_res.IN0
i_num1u[23] => o_res.IN0
i_num1u[23] => o_res.IN0
i_num1u[23] => ShiftLeft0.IN9
i_num1u[23] => ShiftLeft1.IN9
i_num1u[23] => ShiftRight0.IN9
i_num1u[23] => ShiftRight1.IN9
i_num1u[23] => LessThan69.IN9
i_num1u[23] => LessThan0.IN9
i_num1u[23] => LessThan1.IN9
i_num1u[23] => LessThan68.IN9
i_num1u[24] => Add0.IN8
i_num1u[24] => Equal0.IN7
i_num1u[24] => LessThan2.IN8
i_num1u[24] => LessThan3.IN8
i_num1u[24] => Add3.IN8
i_num1u[24] => Add4.IN40
i_num1u[24] => o_res.IN0
i_num1u[24] => o_res.IN0
i_num1u[24] => o_res.IN0
i_num1u[24] => o_res.IN0
i_num1u[24] => o_res.IN0
i_num1u[24] => o_res.IN0
i_num1u[24] => ShiftLeft0.IN8
i_num1u[24] => ShiftLeft1.IN8
i_num1u[24] => ShiftRight0.IN8
i_num1u[24] => ShiftRight1.IN8
i_num1u[24] => LessThan69.IN8
i_num1u[24] => LessThan0.IN8
i_num1u[24] => LessThan1.IN8
i_num1u[24] => LessThan68.IN8
i_num1u[25] => Add0.IN7
i_num1u[25] => Equal0.IN6
i_num1u[25] => LessThan2.IN7
i_num1u[25] => LessThan3.IN7
i_num1u[25] => Add3.IN7
i_num1u[25] => Add4.IN39
i_num1u[25] => o_res.IN0
i_num1u[25] => o_res.IN0
i_num1u[25] => o_res.IN0
i_num1u[25] => o_res.IN0
i_num1u[25] => o_res.IN0
i_num1u[25] => o_res.IN0
i_num1u[25] => ShiftLeft0.IN7
i_num1u[25] => ShiftLeft1.IN7
i_num1u[25] => ShiftRight0.IN7
i_num1u[25] => ShiftRight1.IN7
i_num1u[25] => LessThan69.IN7
i_num1u[25] => LessThan0.IN7
i_num1u[25] => LessThan1.IN7
i_num1u[25] => LessThan68.IN7
i_num1u[26] => Add0.IN6
i_num1u[26] => Equal0.IN5
i_num1u[26] => LessThan2.IN6
i_num1u[26] => LessThan3.IN6
i_num1u[26] => Add3.IN6
i_num1u[26] => Add4.IN38
i_num1u[26] => o_res.IN0
i_num1u[26] => o_res.IN0
i_num1u[26] => o_res.IN0
i_num1u[26] => o_res.IN0
i_num1u[26] => o_res.IN0
i_num1u[26] => o_res.IN0
i_num1u[26] => ShiftLeft0.IN6
i_num1u[26] => ShiftLeft1.IN6
i_num1u[26] => ShiftRight0.IN6
i_num1u[26] => ShiftRight1.IN6
i_num1u[26] => LessThan69.IN6
i_num1u[26] => LessThan0.IN6
i_num1u[26] => LessThan1.IN6
i_num1u[26] => LessThan68.IN6
i_num1u[27] => Add0.IN5
i_num1u[27] => Equal0.IN4
i_num1u[27] => LessThan2.IN5
i_num1u[27] => LessThan3.IN5
i_num1u[27] => Add3.IN5
i_num1u[27] => Add4.IN37
i_num1u[27] => o_res.IN0
i_num1u[27] => o_res.IN0
i_num1u[27] => o_res.IN0
i_num1u[27] => o_res.IN0
i_num1u[27] => o_res.IN0
i_num1u[27] => o_res.IN0
i_num1u[27] => ShiftLeft0.IN5
i_num1u[27] => ShiftLeft1.IN5
i_num1u[27] => ShiftRight0.IN5
i_num1u[27] => ShiftRight1.IN5
i_num1u[27] => LessThan69.IN5
i_num1u[27] => LessThan0.IN5
i_num1u[27] => LessThan1.IN5
i_num1u[27] => LessThan68.IN5
i_num1u[28] => Add0.IN4
i_num1u[28] => Equal0.IN3
i_num1u[28] => LessThan2.IN4
i_num1u[28] => LessThan3.IN4
i_num1u[28] => Add3.IN4
i_num1u[28] => Add4.IN36
i_num1u[28] => o_res.IN0
i_num1u[28] => o_res.IN0
i_num1u[28] => o_res.IN0
i_num1u[28] => o_res.IN0
i_num1u[28] => o_res.IN0
i_num1u[28] => o_res.IN0
i_num1u[28] => ShiftLeft0.IN4
i_num1u[28] => ShiftLeft1.IN4
i_num1u[28] => ShiftRight0.IN4
i_num1u[28] => ShiftRight1.IN4
i_num1u[28] => LessThan69.IN4
i_num1u[28] => LessThan0.IN4
i_num1u[28] => LessThan1.IN4
i_num1u[28] => LessThan68.IN4
i_num1u[29] => Add0.IN3
i_num1u[29] => Equal0.IN2
i_num1u[29] => LessThan2.IN3
i_num1u[29] => LessThan3.IN3
i_num1u[29] => Add3.IN3
i_num1u[29] => Add4.IN35
i_num1u[29] => o_res.IN0
i_num1u[29] => o_res.IN0
i_num1u[29] => o_res.IN0
i_num1u[29] => o_res.IN0
i_num1u[29] => o_res.IN0
i_num1u[29] => o_res.IN0
i_num1u[29] => ShiftLeft0.IN3
i_num1u[29] => ShiftLeft1.IN3
i_num1u[29] => ShiftRight0.IN3
i_num1u[29] => ShiftRight1.IN3
i_num1u[29] => LessThan69.IN3
i_num1u[29] => LessThan0.IN3
i_num1u[29] => LessThan1.IN3
i_num1u[29] => LessThan68.IN3
i_num1u[30] => Add0.IN2
i_num1u[30] => Equal0.IN1
i_num1u[30] => LessThan2.IN2
i_num1u[30] => LessThan3.IN2
i_num1u[30] => Add3.IN2
i_num1u[30] => Add4.IN34
i_num1u[30] => o_res.IN0
i_num1u[30] => o_res.IN0
i_num1u[30] => o_res.IN0
i_num1u[30] => o_res.IN0
i_num1u[30] => o_res.IN0
i_num1u[30] => o_res.IN0
i_num1u[30] => ShiftLeft0.IN2
i_num1u[30] => ShiftLeft1.IN2
i_num1u[30] => ShiftRight0.IN2
i_num1u[30] => ShiftRight1.IN2
i_num1u[30] => LessThan69.IN2
i_num1u[30] => LessThan0.IN2
i_num1u[30] => LessThan1.IN2
i_num1u[30] => LessThan68.IN2
i_num1u[31] => Add0.IN1
i_num1u[31] => Equal0.IN0
i_num1u[31] => LessThan2.IN1
i_num1u[31] => LessThan3.IN1
i_num1u[31] => Add3.IN1
i_num1u[31] => Add4.IN33
i_num1u[31] => o_res.IN0
i_num1u[31] => o_res.IN0
i_num1u[31] => o_res.IN0
i_num1u[31] => o_res.IN0
i_num1u[31] => o_res.IN0
i_num1u[31] => o_res.IN0
i_num1u[31] => ShiftLeft0.IN1
i_num1u[31] => ShiftLeft1.IN1
i_num1u[31] => ShiftRight0.IN1
i_num1u[31] => ShiftRight1.IN1
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => o_res.DATAA
i_num1u[31] => LessThan69.IN1
i_num1u[31] => LessThan0.IN1
i_num1u[31] => LessThan1.IN1
i_num1u[31] => LessThan68.IN1
i_num2u[0] => ShiftLeft0.IN37
i_num2u[0] => ShiftRight0.IN37
i_num2u[0] => LessThan4.IN10
i_num2u[0] => LessThan5.IN10
i_num2u[0] => LessThan6.IN10
i_num2u[0] => LessThan7.IN10
i_num2u[0] => LessThan8.IN10
i_num2u[0] => LessThan9.IN10
i_num2u[0] => LessThan10.IN10
i_num2u[0] => LessThan11.IN10
i_num2u[0] => LessThan12.IN10
i_num2u[0] => LessThan13.IN10
i_num2u[0] => LessThan14.IN10
i_num2u[0] => LessThan15.IN10
i_num2u[0] => LessThan16.IN10
i_num2u[0] => LessThan17.IN10
i_num2u[0] => LessThan18.IN10
i_num2u[0] => LessThan19.IN10
i_num2u[0] => LessThan20.IN10
i_num2u[0] => LessThan21.IN10
i_num2u[0] => LessThan22.IN10
i_num2u[0] => LessThan23.IN10
i_num2u[0] => LessThan24.IN10
i_num2u[0] => LessThan25.IN10
i_num2u[0] => LessThan26.IN10
i_num2u[0] => LessThan27.IN10
i_num2u[0] => LessThan28.IN10
i_num2u[0] => LessThan29.IN10
i_num2u[0] => LessThan30.IN10
i_num2u[0] => LessThan31.IN10
i_num2u[0] => LessThan32.IN10
i_num2u[0] => LessThan33.IN10
i_num2u[0] => LessThan34.IN10
i_num2u[0] => LessThan35.IN10
i_num2u[0] => Equal0.IN63
i_num2u[0] => LessThan2.IN64
i_num2u[0] => LessThan3.IN64
i_num2u[0] => Add3.IN64
i_num2u[0] => o_res.IN1
i_num2u[0] => o_res.IN1
i_num2u[0] => o_res.IN1
i_num2u[0] => LessThan0.IN64
i_num2u[0] => LessThan1.IN64
i_num2u[0] => Add4.IN32
i_num2u[1] => ShiftLeft0.IN36
i_num2u[1] => ShiftRight0.IN36
i_num2u[1] => LessThan4.IN9
i_num2u[1] => LessThan5.IN9
i_num2u[1] => LessThan6.IN9
i_num2u[1] => LessThan7.IN9
i_num2u[1] => LessThan8.IN9
i_num2u[1] => LessThan9.IN9
i_num2u[1] => LessThan10.IN9
i_num2u[1] => LessThan11.IN9
i_num2u[1] => LessThan12.IN9
i_num2u[1] => LessThan13.IN9
i_num2u[1] => LessThan14.IN9
i_num2u[1] => LessThan15.IN9
i_num2u[1] => LessThan16.IN9
i_num2u[1] => LessThan17.IN9
i_num2u[1] => LessThan18.IN9
i_num2u[1] => LessThan19.IN9
i_num2u[1] => LessThan20.IN9
i_num2u[1] => LessThan21.IN9
i_num2u[1] => LessThan22.IN9
i_num2u[1] => LessThan23.IN9
i_num2u[1] => LessThan24.IN9
i_num2u[1] => LessThan25.IN9
i_num2u[1] => LessThan26.IN9
i_num2u[1] => LessThan27.IN9
i_num2u[1] => LessThan28.IN9
i_num2u[1] => LessThan29.IN9
i_num2u[1] => LessThan30.IN9
i_num2u[1] => LessThan31.IN9
i_num2u[1] => LessThan32.IN9
i_num2u[1] => LessThan33.IN9
i_num2u[1] => LessThan34.IN9
i_num2u[1] => LessThan35.IN9
i_num2u[1] => Equal0.IN62
i_num2u[1] => LessThan2.IN63
i_num2u[1] => LessThan3.IN63
i_num2u[1] => Add3.IN63
i_num2u[1] => o_res.IN1
i_num2u[1] => o_res.IN1
i_num2u[1] => o_res.IN1
i_num2u[1] => LessThan0.IN63
i_num2u[1] => LessThan1.IN63
i_num2u[1] => Add4.IN31
i_num2u[2] => ShiftLeft0.IN35
i_num2u[2] => ShiftRight0.IN35
i_num2u[2] => LessThan4.IN8
i_num2u[2] => LessThan5.IN8
i_num2u[2] => LessThan6.IN8
i_num2u[2] => LessThan7.IN8
i_num2u[2] => LessThan8.IN8
i_num2u[2] => LessThan9.IN8
i_num2u[2] => LessThan10.IN8
i_num2u[2] => LessThan11.IN8
i_num2u[2] => LessThan12.IN8
i_num2u[2] => LessThan13.IN8
i_num2u[2] => LessThan14.IN8
i_num2u[2] => LessThan15.IN8
i_num2u[2] => LessThan16.IN8
i_num2u[2] => LessThan17.IN8
i_num2u[2] => LessThan18.IN8
i_num2u[2] => LessThan19.IN8
i_num2u[2] => LessThan20.IN8
i_num2u[2] => LessThan21.IN8
i_num2u[2] => LessThan22.IN8
i_num2u[2] => LessThan23.IN8
i_num2u[2] => LessThan24.IN8
i_num2u[2] => LessThan25.IN8
i_num2u[2] => LessThan26.IN8
i_num2u[2] => LessThan27.IN8
i_num2u[2] => LessThan28.IN8
i_num2u[2] => LessThan29.IN8
i_num2u[2] => LessThan30.IN8
i_num2u[2] => LessThan31.IN8
i_num2u[2] => LessThan32.IN8
i_num2u[2] => LessThan33.IN8
i_num2u[2] => LessThan34.IN8
i_num2u[2] => LessThan35.IN8
i_num2u[2] => Equal0.IN61
i_num2u[2] => LessThan2.IN62
i_num2u[2] => LessThan3.IN62
i_num2u[2] => Add3.IN62
i_num2u[2] => o_res.IN1
i_num2u[2] => o_res.IN1
i_num2u[2] => o_res.IN1
i_num2u[2] => LessThan0.IN62
i_num2u[2] => LessThan1.IN62
i_num2u[2] => Add4.IN30
i_num2u[3] => ShiftLeft0.IN34
i_num2u[3] => ShiftRight0.IN34
i_num2u[3] => LessThan4.IN7
i_num2u[3] => LessThan5.IN7
i_num2u[3] => LessThan6.IN7
i_num2u[3] => LessThan7.IN7
i_num2u[3] => LessThan8.IN7
i_num2u[3] => LessThan9.IN7
i_num2u[3] => LessThan10.IN7
i_num2u[3] => LessThan11.IN7
i_num2u[3] => LessThan12.IN7
i_num2u[3] => LessThan13.IN7
i_num2u[3] => LessThan14.IN7
i_num2u[3] => LessThan15.IN7
i_num2u[3] => LessThan16.IN7
i_num2u[3] => LessThan17.IN7
i_num2u[3] => LessThan18.IN7
i_num2u[3] => LessThan19.IN7
i_num2u[3] => LessThan20.IN7
i_num2u[3] => LessThan21.IN7
i_num2u[3] => LessThan22.IN7
i_num2u[3] => LessThan23.IN7
i_num2u[3] => LessThan24.IN7
i_num2u[3] => LessThan25.IN7
i_num2u[3] => LessThan26.IN7
i_num2u[3] => LessThan27.IN7
i_num2u[3] => LessThan28.IN7
i_num2u[3] => LessThan29.IN7
i_num2u[3] => LessThan30.IN7
i_num2u[3] => LessThan31.IN7
i_num2u[3] => LessThan32.IN7
i_num2u[3] => LessThan33.IN7
i_num2u[3] => LessThan34.IN7
i_num2u[3] => LessThan35.IN7
i_num2u[3] => Equal0.IN60
i_num2u[3] => LessThan2.IN61
i_num2u[3] => LessThan3.IN61
i_num2u[3] => Add3.IN61
i_num2u[3] => o_res.IN1
i_num2u[3] => o_res.IN1
i_num2u[3] => o_res.IN1
i_num2u[3] => LessThan0.IN61
i_num2u[3] => LessThan1.IN61
i_num2u[3] => Add4.IN29
i_num2u[4] => ShiftLeft0.IN33
i_num2u[4] => ShiftRight0.IN33
i_num2u[4] => LessThan4.IN6
i_num2u[4] => LessThan5.IN6
i_num2u[4] => LessThan6.IN6
i_num2u[4] => LessThan7.IN6
i_num2u[4] => LessThan8.IN6
i_num2u[4] => LessThan9.IN6
i_num2u[4] => LessThan10.IN6
i_num2u[4] => LessThan11.IN6
i_num2u[4] => LessThan12.IN6
i_num2u[4] => LessThan13.IN6
i_num2u[4] => LessThan14.IN6
i_num2u[4] => LessThan15.IN6
i_num2u[4] => LessThan16.IN6
i_num2u[4] => LessThan17.IN6
i_num2u[4] => LessThan18.IN6
i_num2u[4] => LessThan19.IN6
i_num2u[4] => LessThan20.IN6
i_num2u[4] => LessThan21.IN6
i_num2u[4] => LessThan22.IN6
i_num2u[4] => LessThan23.IN6
i_num2u[4] => LessThan24.IN6
i_num2u[4] => LessThan25.IN6
i_num2u[4] => LessThan26.IN6
i_num2u[4] => LessThan27.IN6
i_num2u[4] => LessThan28.IN6
i_num2u[4] => LessThan29.IN6
i_num2u[4] => LessThan30.IN6
i_num2u[4] => LessThan31.IN6
i_num2u[4] => LessThan32.IN6
i_num2u[4] => LessThan33.IN6
i_num2u[4] => LessThan34.IN6
i_num2u[4] => LessThan35.IN6
i_num2u[4] => Equal0.IN59
i_num2u[4] => LessThan2.IN60
i_num2u[4] => LessThan3.IN60
i_num2u[4] => Add3.IN60
i_num2u[4] => o_res.IN1
i_num2u[4] => o_res.IN1
i_num2u[4] => o_res.IN1
i_num2u[4] => LessThan0.IN60
i_num2u[4] => LessThan1.IN60
i_num2u[4] => Add4.IN28
i_num2u[5] => Equal0.IN58
i_num2u[5] => LessThan2.IN59
i_num2u[5] => LessThan3.IN59
i_num2u[5] => Add3.IN59
i_num2u[5] => o_res.IN1
i_num2u[5] => o_res.IN1
i_num2u[5] => o_res.IN1
i_num2u[5] => LessThan0.IN59
i_num2u[5] => LessThan1.IN59
i_num2u[5] => Add4.IN27
i_num2u[6] => Equal0.IN57
i_num2u[6] => LessThan2.IN58
i_num2u[6] => LessThan3.IN58
i_num2u[6] => Add3.IN58
i_num2u[6] => o_res.IN1
i_num2u[6] => o_res.IN1
i_num2u[6] => o_res.IN1
i_num2u[6] => LessThan0.IN58
i_num2u[6] => LessThan1.IN58
i_num2u[6] => Add4.IN26
i_num2u[7] => Equal0.IN56
i_num2u[7] => LessThan2.IN57
i_num2u[7] => LessThan3.IN57
i_num2u[7] => Add3.IN57
i_num2u[7] => o_res.IN1
i_num2u[7] => o_res.IN1
i_num2u[7] => o_res.IN1
i_num2u[7] => LessThan0.IN57
i_num2u[7] => LessThan1.IN57
i_num2u[7] => Add4.IN25
i_num2u[8] => Equal0.IN55
i_num2u[8] => LessThan2.IN56
i_num2u[8] => LessThan3.IN56
i_num2u[8] => Add3.IN56
i_num2u[8] => o_res.IN1
i_num2u[8] => o_res.IN1
i_num2u[8] => o_res.IN1
i_num2u[8] => LessThan0.IN56
i_num2u[8] => LessThan1.IN56
i_num2u[8] => Add4.IN24
i_num2u[9] => Equal0.IN54
i_num2u[9] => LessThan2.IN55
i_num2u[9] => LessThan3.IN55
i_num2u[9] => Add3.IN55
i_num2u[9] => o_res.IN1
i_num2u[9] => o_res.IN1
i_num2u[9] => o_res.IN1
i_num2u[9] => LessThan0.IN55
i_num2u[9] => LessThan1.IN55
i_num2u[9] => Add4.IN23
i_num2u[10] => Equal0.IN53
i_num2u[10] => LessThan2.IN54
i_num2u[10] => LessThan3.IN54
i_num2u[10] => Add3.IN54
i_num2u[10] => o_res.IN1
i_num2u[10] => o_res.IN1
i_num2u[10] => o_res.IN1
i_num2u[10] => LessThan0.IN54
i_num2u[10] => LessThan1.IN54
i_num2u[10] => Add4.IN22
i_num2u[11] => Equal0.IN52
i_num2u[11] => LessThan2.IN53
i_num2u[11] => LessThan3.IN53
i_num2u[11] => Add3.IN53
i_num2u[11] => o_res.IN1
i_num2u[11] => o_res.IN1
i_num2u[11] => o_res.IN1
i_num2u[11] => LessThan0.IN53
i_num2u[11] => LessThan1.IN53
i_num2u[11] => Add4.IN21
i_num2u[12] => Equal0.IN51
i_num2u[12] => LessThan2.IN52
i_num2u[12] => LessThan3.IN52
i_num2u[12] => Add3.IN52
i_num2u[12] => o_res.IN1
i_num2u[12] => o_res.IN1
i_num2u[12] => o_res.IN1
i_num2u[12] => LessThan0.IN52
i_num2u[12] => LessThan1.IN52
i_num2u[12] => Add4.IN20
i_num2u[13] => Equal0.IN50
i_num2u[13] => LessThan2.IN51
i_num2u[13] => LessThan3.IN51
i_num2u[13] => Add3.IN51
i_num2u[13] => o_res.IN1
i_num2u[13] => o_res.IN1
i_num2u[13] => o_res.IN1
i_num2u[13] => LessThan0.IN51
i_num2u[13] => LessThan1.IN51
i_num2u[13] => Add4.IN19
i_num2u[14] => Equal0.IN49
i_num2u[14] => LessThan2.IN50
i_num2u[14] => LessThan3.IN50
i_num2u[14] => Add3.IN50
i_num2u[14] => o_res.IN1
i_num2u[14] => o_res.IN1
i_num2u[14] => o_res.IN1
i_num2u[14] => LessThan0.IN50
i_num2u[14] => LessThan1.IN50
i_num2u[14] => Add4.IN18
i_num2u[15] => Equal0.IN48
i_num2u[15] => LessThan2.IN49
i_num2u[15] => LessThan3.IN49
i_num2u[15] => Add3.IN49
i_num2u[15] => o_res.IN1
i_num2u[15] => o_res.IN1
i_num2u[15] => o_res.IN1
i_num2u[15] => LessThan0.IN49
i_num2u[15] => LessThan1.IN49
i_num2u[15] => Add4.IN17
i_num2u[16] => Equal0.IN47
i_num2u[16] => LessThan2.IN48
i_num2u[16] => LessThan3.IN48
i_num2u[16] => Add3.IN48
i_num2u[16] => o_res.IN1
i_num2u[16] => o_res.IN1
i_num2u[16] => o_res.IN1
i_num2u[16] => LessThan0.IN48
i_num2u[16] => LessThan1.IN48
i_num2u[16] => Add4.IN16
i_num2u[17] => Equal0.IN46
i_num2u[17] => LessThan2.IN47
i_num2u[17] => LessThan3.IN47
i_num2u[17] => Add3.IN47
i_num2u[17] => o_res.IN1
i_num2u[17] => o_res.IN1
i_num2u[17] => o_res.IN1
i_num2u[17] => LessThan0.IN47
i_num2u[17] => LessThan1.IN47
i_num2u[17] => Add4.IN15
i_num2u[18] => Equal0.IN45
i_num2u[18] => LessThan2.IN46
i_num2u[18] => LessThan3.IN46
i_num2u[18] => Add3.IN46
i_num2u[18] => o_res.IN1
i_num2u[18] => o_res.IN1
i_num2u[18] => o_res.IN1
i_num2u[18] => LessThan0.IN46
i_num2u[18] => LessThan1.IN46
i_num2u[18] => Add4.IN14
i_num2u[19] => Equal0.IN44
i_num2u[19] => LessThan2.IN45
i_num2u[19] => LessThan3.IN45
i_num2u[19] => Add3.IN45
i_num2u[19] => o_res.IN1
i_num2u[19] => o_res.IN1
i_num2u[19] => o_res.IN1
i_num2u[19] => LessThan0.IN45
i_num2u[19] => LessThan1.IN45
i_num2u[19] => Add4.IN13
i_num2u[20] => Equal0.IN43
i_num2u[20] => LessThan2.IN44
i_num2u[20] => LessThan3.IN44
i_num2u[20] => Add3.IN44
i_num2u[20] => o_res.IN1
i_num2u[20] => o_res.IN1
i_num2u[20] => o_res.IN1
i_num2u[20] => LessThan0.IN44
i_num2u[20] => LessThan1.IN44
i_num2u[20] => Add4.IN12
i_num2u[21] => Equal0.IN42
i_num2u[21] => LessThan2.IN43
i_num2u[21] => LessThan3.IN43
i_num2u[21] => Add3.IN43
i_num2u[21] => o_res.IN1
i_num2u[21] => o_res.IN1
i_num2u[21] => o_res.IN1
i_num2u[21] => LessThan0.IN43
i_num2u[21] => LessThan1.IN43
i_num2u[21] => Add4.IN11
i_num2u[22] => Equal0.IN41
i_num2u[22] => LessThan2.IN42
i_num2u[22] => LessThan3.IN42
i_num2u[22] => Add3.IN42
i_num2u[22] => o_res.IN1
i_num2u[22] => o_res.IN1
i_num2u[22] => o_res.IN1
i_num2u[22] => LessThan0.IN42
i_num2u[22] => LessThan1.IN42
i_num2u[22] => Add4.IN10
i_num2u[23] => Equal0.IN40
i_num2u[23] => LessThan2.IN41
i_num2u[23] => LessThan3.IN41
i_num2u[23] => Add3.IN41
i_num2u[23] => o_res.IN1
i_num2u[23] => o_res.IN1
i_num2u[23] => o_res.IN1
i_num2u[23] => LessThan0.IN41
i_num2u[23] => LessThan1.IN41
i_num2u[23] => Add4.IN9
i_num2u[24] => Equal0.IN39
i_num2u[24] => LessThan2.IN40
i_num2u[24] => LessThan3.IN40
i_num2u[24] => Add3.IN40
i_num2u[24] => o_res.IN1
i_num2u[24] => o_res.IN1
i_num2u[24] => o_res.IN1
i_num2u[24] => LessThan0.IN40
i_num2u[24] => LessThan1.IN40
i_num2u[24] => Add4.IN8
i_num2u[25] => Equal0.IN38
i_num2u[25] => LessThan2.IN39
i_num2u[25] => LessThan3.IN39
i_num2u[25] => Add3.IN39
i_num2u[25] => o_res.IN1
i_num2u[25] => o_res.IN1
i_num2u[25] => o_res.IN1
i_num2u[25] => LessThan0.IN39
i_num2u[25] => LessThan1.IN39
i_num2u[25] => Add4.IN7
i_num2u[26] => Equal0.IN37
i_num2u[26] => LessThan2.IN38
i_num2u[26] => LessThan3.IN38
i_num2u[26] => Add3.IN38
i_num2u[26] => o_res.IN1
i_num2u[26] => o_res.IN1
i_num2u[26] => o_res.IN1
i_num2u[26] => LessThan0.IN38
i_num2u[26] => LessThan1.IN38
i_num2u[26] => Add4.IN6
i_num2u[27] => Equal0.IN36
i_num2u[27] => LessThan2.IN37
i_num2u[27] => LessThan3.IN37
i_num2u[27] => Add3.IN37
i_num2u[27] => o_res.IN1
i_num2u[27] => o_res.IN1
i_num2u[27] => o_res.IN1
i_num2u[27] => LessThan0.IN37
i_num2u[27] => LessThan1.IN37
i_num2u[27] => Add4.IN5
i_num2u[28] => Equal0.IN35
i_num2u[28] => LessThan2.IN36
i_num2u[28] => LessThan3.IN36
i_num2u[28] => Add3.IN36
i_num2u[28] => o_res.IN1
i_num2u[28] => o_res.IN1
i_num2u[28] => o_res.IN1
i_num2u[28] => LessThan0.IN36
i_num2u[28] => LessThan1.IN36
i_num2u[28] => Add4.IN4
i_num2u[29] => Equal0.IN34
i_num2u[29] => LessThan2.IN35
i_num2u[29] => LessThan3.IN35
i_num2u[29] => Add3.IN35
i_num2u[29] => o_res.IN1
i_num2u[29] => o_res.IN1
i_num2u[29] => o_res.IN1
i_num2u[29] => LessThan0.IN35
i_num2u[29] => LessThan1.IN35
i_num2u[29] => Add4.IN3
i_num2u[30] => Equal0.IN33
i_num2u[30] => LessThan2.IN34
i_num2u[30] => LessThan3.IN34
i_num2u[30] => Add3.IN34
i_num2u[30] => o_res.IN1
i_num2u[30] => o_res.IN1
i_num2u[30] => o_res.IN1
i_num2u[30] => LessThan0.IN34
i_num2u[30] => LessThan1.IN34
i_num2u[30] => Add4.IN2
i_num2u[31] => Equal0.IN32
i_num2u[31] => LessThan2.IN33
i_num2u[31] => LessThan3.IN33
i_num2u[31] => Add3.IN33
i_num2u[31] => o_res.IN1
i_num2u[31] => o_res.IN1
i_num2u[31] => o_res.IN1
i_num2u[31] => LessThan0.IN33
i_num2u[31] => LessThan1.IN33
i_num2u[31] => Add4.IN1
i_pc[0] => Add1.IN32
i_pc[0] => Selector64.IN42
i_pc[1] => Add1.IN31
i_pc[1] => Selector63.IN34
i_pc[2] => Add1.IN30
i_pc[2] => Add2.IN60
i_pc[3] => Add1.IN29
i_pc[3] => Add2.IN59
i_pc[4] => Add1.IN28
i_pc[4] => Add2.IN58
i_pc[5] => Add1.IN27
i_pc[5] => Add2.IN57
i_pc[6] => Add1.IN26
i_pc[6] => Add2.IN56
i_pc[7] => Add1.IN25
i_pc[7] => Add2.IN55
i_pc[8] => Add1.IN24
i_pc[8] => Add2.IN54
i_pc[9] => Add1.IN23
i_pc[9] => Add2.IN53
i_pc[10] => Add1.IN22
i_pc[10] => Add2.IN52
i_pc[11] => Add1.IN21
i_pc[11] => Add2.IN51
i_pc[12] => Add1.IN20
i_pc[12] => Add2.IN50
i_pc[13] => Add1.IN19
i_pc[13] => Add2.IN49
i_pc[14] => Add1.IN18
i_pc[14] => Add2.IN48
i_pc[15] => Add1.IN17
i_pc[15] => Add2.IN47
i_pc[16] => Add1.IN16
i_pc[16] => Add2.IN46
i_pc[17] => Add1.IN15
i_pc[17] => Add2.IN45
i_pc[18] => Add1.IN14
i_pc[18] => Add2.IN44
i_pc[19] => Add1.IN13
i_pc[19] => Add2.IN43
i_pc[20] => Add1.IN12
i_pc[20] => Add2.IN42
i_pc[21] => Add1.IN11
i_pc[21] => Add2.IN41
i_pc[22] => Add1.IN10
i_pc[22] => Add2.IN40
i_pc[23] => Add1.IN9
i_pc[23] => Add2.IN39
i_pc[24] => Add1.IN8
i_pc[24] => Add2.IN38
i_pc[25] => Add1.IN7
i_pc[25] => Add2.IN37
i_pc[26] => Add1.IN6
i_pc[26] => Add2.IN36
i_pc[27] => Add1.IN5
i_pc[27] => Add2.IN35
i_pc[28] => Add1.IN4
i_pc[28] => Add2.IN34
i_pc[29] => Add1.IN3
i_pc[29] => Add2.IN33
i_pc[30] => Add1.IN2
i_pc[30] => Add2.IN32
i_pc[31] => Add1.IN1
i_pc[31] => Add2.IN31
i_immu[0] => ShiftLeft1.IN37
i_immu[0] => ShiftRight1.IN37
i_immu[0] => LessThan36.IN10
i_immu[0] => LessThan37.IN10
i_immu[0] => LessThan38.IN10
i_immu[0] => LessThan39.IN10
i_immu[0] => LessThan40.IN10
i_immu[0] => LessThan41.IN10
i_immu[0] => LessThan42.IN10
i_immu[0] => LessThan43.IN10
i_immu[0] => LessThan44.IN10
i_immu[0] => LessThan45.IN10
i_immu[0] => LessThan46.IN10
i_immu[0] => LessThan47.IN10
i_immu[0] => LessThan48.IN10
i_immu[0] => LessThan49.IN10
i_immu[0] => LessThan50.IN10
i_immu[0] => LessThan51.IN10
i_immu[0] => LessThan52.IN10
i_immu[0] => LessThan53.IN10
i_immu[0] => LessThan54.IN10
i_immu[0] => LessThan55.IN10
i_immu[0] => LessThan56.IN10
i_immu[0] => LessThan57.IN10
i_immu[0] => LessThan58.IN10
i_immu[0] => LessThan59.IN10
i_immu[0] => LessThan60.IN10
i_immu[0] => LessThan61.IN10
i_immu[0] => LessThan62.IN10
i_immu[0] => LessThan63.IN10
i_immu[0] => LessThan64.IN10
i_immu[0] => LessThan65.IN10
i_immu[0] => LessThan66.IN10
i_immu[0] => LessThan67.IN10
i_immu[0] => Add0.IN64
i_immu[0] => Add1.IN64
i_immu[0] => o_res.IN1
i_immu[0] => o_res.IN1
i_immu[0] => o_res.IN1
i_immu[0] => LessThan69.IN64
i_immu[0] => Selector64.IN43
i_immu[0] => LessThan68.IN64
i_immu[1] => ShiftLeft1.IN36
i_immu[1] => ShiftRight1.IN36
i_immu[1] => LessThan36.IN9
i_immu[1] => LessThan37.IN9
i_immu[1] => LessThan38.IN9
i_immu[1] => LessThan39.IN9
i_immu[1] => LessThan40.IN9
i_immu[1] => LessThan41.IN9
i_immu[1] => LessThan42.IN9
i_immu[1] => LessThan43.IN9
i_immu[1] => LessThan44.IN9
i_immu[1] => LessThan45.IN9
i_immu[1] => LessThan46.IN9
i_immu[1] => LessThan47.IN9
i_immu[1] => LessThan48.IN9
i_immu[1] => LessThan49.IN9
i_immu[1] => LessThan50.IN9
i_immu[1] => LessThan51.IN9
i_immu[1] => LessThan52.IN9
i_immu[1] => LessThan53.IN9
i_immu[1] => LessThan54.IN9
i_immu[1] => LessThan55.IN9
i_immu[1] => LessThan56.IN9
i_immu[1] => LessThan57.IN9
i_immu[1] => LessThan58.IN9
i_immu[1] => LessThan59.IN9
i_immu[1] => LessThan60.IN9
i_immu[1] => LessThan61.IN9
i_immu[1] => LessThan62.IN9
i_immu[1] => LessThan63.IN9
i_immu[1] => LessThan64.IN9
i_immu[1] => LessThan65.IN9
i_immu[1] => LessThan66.IN9
i_immu[1] => LessThan67.IN9
i_immu[1] => Add0.IN63
i_immu[1] => Add1.IN63
i_immu[1] => o_res.IN1
i_immu[1] => o_res.IN1
i_immu[1] => o_res.IN1
i_immu[1] => LessThan69.IN63
i_immu[1] => Selector63.IN35
i_immu[1] => LessThan68.IN63
i_immu[2] => ShiftLeft1.IN35
i_immu[2] => ShiftRight1.IN35
i_immu[2] => LessThan36.IN8
i_immu[2] => LessThan37.IN8
i_immu[2] => LessThan38.IN8
i_immu[2] => LessThan39.IN8
i_immu[2] => LessThan40.IN8
i_immu[2] => LessThan41.IN8
i_immu[2] => LessThan42.IN8
i_immu[2] => LessThan43.IN8
i_immu[2] => LessThan44.IN8
i_immu[2] => LessThan45.IN8
i_immu[2] => LessThan46.IN8
i_immu[2] => LessThan47.IN8
i_immu[2] => LessThan48.IN8
i_immu[2] => LessThan49.IN8
i_immu[2] => LessThan50.IN8
i_immu[2] => LessThan51.IN8
i_immu[2] => LessThan52.IN8
i_immu[2] => LessThan53.IN8
i_immu[2] => LessThan54.IN8
i_immu[2] => LessThan55.IN8
i_immu[2] => LessThan56.IN8
i_immu[2] => LessThan57.IN8
i_immu[2] => LessThan58.IN8
i_immu[2] => LessThan59.IN8
i_immu[2] => LessThan60.IN8
i_immu[2] => LessThan61.IN8
i_immu[2] => LessThan62.IN8
i_immu[2] => LessThan63.IN8
i_immu[2] => LessThan64.IN8
i_immu[2] => LessThan65.IN8
i_immu[2] => LessThan66.IN8
i_immu[2] => LessThan67.IN8
i_immu[2] => Add0.IN62
i_immu[2] => Add1.IN62
i_immu[2] => o_res.IN1
i_immu[2] => o_res.IN1
i_immu[2] => o_res.IN1
i_immu[2] => LessThan69.IN62
i_immu[2] => Selector62.IN35
i_immu[2] => LessThan68.IN62
i_immu[3] => ShiftLeft1.IN34
i_immu[3] => ShiftRight1.IN34
i_immu[3] => LessThan36.IN7
i_immu[3] => LessThan37.IN7
i_immu[3] => LessThan38.IN7
i_immu[3] => LessThan39.IN7
i_immu[3] => LessThan40.IN7
i_immu[3] => LessThan41.IN7
i_immu[3] => LessThan42.IN7
i_immu[3] => LessThan43.IN7
i_immu[3] => LessThan44.IN7
i_immu[3] => LessThan45.IN7
i_immu[3] => LessThan46.IN7
i_immu[3] => LessThan47.IN7
i_immu[3] => LessThan48.IN7
i_immu[3] => LessThan49.IN7
i_immu[3] => LessThan50.IN7
i_immu[3] => LessThan51.IN7
i_immu[3] => LessThan52.IN7
i_immu[3] => LessThan53.IN7
i_immu[3] => LessThan54.IN7
i_immu[3] => LessThan55.IN7
i_immu[3] => LessThan56.IN7
i_immu[3] => LessThan57.IN7
i_immu[3] => LessThan58.IN7
i_immu[3] => LessThan59.IN7
i_immu[3] => LessThan60.IN7
i_immu[3] => LessThan61.IN7
i_immu[3] => LessThan62.IN7
i_immu[3] => LessThan63.IN7
i_immu[3] => LessThan64.IN7
i_immu[3] => LessThan65.IN7
i_immu[3] => LessThan66.IN7
i_immu[3] => LessThan67.IN7
i_immu[3] => Add0.IN61
i_immu[3] => Add1.IN61
i_immu[3] => o_res.IN1
i_immu[3] => o_res.IN1
i_immu[3] => o_res.IN1
i_immu[3] => LessThan69.IN61
i_immu[3] => Selector61.IN35
i_immu[3] => LessThan68.IN61
i_immu[4] => ShiftLeft1.IN33
i_immu[4] => ShiftRight1.IN33
i_immu[4] => LessThan36.IN6
i_immu[4] => LessThan37.IN6
i_immu[4] => LessThan38.IN6
i_immu[4] => LessThan39.IN6
i_immu[4] => LessThan40.IN6
i_immu[4] => LessThan41.IN6
i_immu[4] => LessThan42.IN6
i_immu[4] => LessThan43.IN6
i_immu[4] => LessThan44.IN6
i_immu[4] => LessThan45.IN6
i_immu[4] => LessThan46.IN6
i_immu[4] => LessThan47.IN6
i_immu[4] => LessThan48.IN6
i_immu[4] => LessThan49.IN6
i_immu[4] => LessThan50.IN6
i_immu[4] => LessThan51.IN6
i_immu[4] => LessThan52.IN6
i_immu[4] => LessThan53.IN6
i_immu[4] => LessThan54.IN6
i_immu[4] => LessThan55.IN6
i_immu[4] => LessThan56.IN6
i_immu[4] => LessThan57.IN6
i_immu[4] => LessThan58.IN6
i_immu[4] => LessThan59.IN6
i_immu[4] => LessThan60.IN6
i_immu[4] => LessThan61.IN6
i_immu[4] => LessThan62.IN6
i_immu[4] => LessThan63.IN6
i_immu[4] => LessThan64.IN6
i_immu[4] => LessThan65.IN6
i_immu[4] => LessThan66.IN6
i_immu[4] => LessThan67.IN6
i_immu[4] => Add0.IN60
i_immu[4] => Add1.IN60
i_immu[4] => o_res.IN1
i_immu[4] => o_res.IN1
i_immu[4] => o_res.IN1
i_immu[4] => LessThan69.IN60
i_immu[4] => Selector60.IN35
i_immu[4] => LessThan68.IN60
i_immu[5] => Add0.IN59
i_immu[5] => Add1.IN59
i_immu[5] => o_res.IN1
i_immu[5] => o_res.IN1
i_immu[5] => o_res.IN1
i_immu[5] => LessThan69.IN59
i_immu[5] => Selector59.IN35
i_immu[5] => LessThan68.IN59
i_immu[6] => Add0.IN58
i_immu[6] => Add1.IN58
i_immu[6] => o_res.IN1
i_immu[6] => o_res.IN1
i_immu[6] => o_res.IN1
i_immu[6] => LessThan69.IN58
i_immu[6] => Selector58.IN35
i_immu[6] => LessThan68.IN58
i_immu[7] => Add0.IN57
i_immu[7] => Add1.IN57
i_immu[7] => o_res.IN1
i_immu[7] => o_res.IN1
i_immu[7] => o_res.IN1
i_immu[7] => LessThan69.IN57
i_immu[7] => Selector57.IN35
i_immu[7] => LessThan68.IN57
i_immu[8] => Add0.IN56
i_immu[8] => Add1.IN56
i_immu[8] => o_res.IN1
i_immu[8] => o_res.IN1
i_immu[8] => o_res.IN1
i_immu[8] => LessThan69.IN56
i_immu[8] => Selector56.IN35
i_immu[8] => LessThan68.IN56
i_immu[9] => Add0.IN55
i_immu[9] => Add1.IN55
i_immu[9] => o_res.IN1
i_immu[9] => o_res.IN1
i_immu[9] => o_res.IN1
i_immu[9] => LessThan69.IN55
i_immu[9] => Selector55.IN35
i_immu[9] => LessThan68.IN55
i_immu[10] => Add0.IN54
i_immu[10] => Add1.IN54
i_immu[10] => o_res.IN1
i_immu[10] => o_res.IN1
i_immu[10] => o_res.IN1
i_immu[10] => LessThan69.IN54
i_immu[10] => Selector54.IN35
i_immu[10] => LessThan68.IN54
i_immu[11] => Add0.IN53
i_immu[11] => Add1.IN53
i_immu[11] => o_res.IN1
i_immu[11] => o_res.IN1
i_immu[11] => o_res.IN1
i_immu[11] => LessThan69.IN53
i_immu[11] => Selector53.IN35
i_immu[11] => LessThan68.IN53
i_immu[12] => Add0.IN52
i_immu[12] => Add1.IN52
i_immu[12] => o_res.IN1
i_immu[12] => o_res.IN1
i_immu[12] => o_res.IN1
i_immu[12] => LessThan69.IN52
i_immu[12] => Selector52.IN35
i_immu[12] => LessThan68.IN52
i_immu[13] => Add0.IN51
i_immu[13] => Add1.IN51
i_immu[13] => o_res.IN1
i_immu[13] => o_res.IN1
i_immu[13] => o_res.IN1
i_immu[13] => LessThan69.IN51
i_immu[13] => Selector51.IN35
i_immu[13] => LessThan68.IN51
i_immu[14] => Add0.IN50
i_immu[14] => Add1.IN50
i_immu[14] => o_res.IN1
i_immu[14] => o_res.IN1
i_immu[14] => o_res.IN1
i_immu[14] => LessThan69.IN50
i_immu[14] => Selector50.IN35
i_immu[14] => LessThan68.IN50
i_immu[15] => Add0.IN49
i_immu[15] => Add1.IN49
i_immu[15] => o_res.IN1
i_immu[15] => o_res.IN1
i_immu[15] => o_res.IN1
i_immu[15] => LessThan69.IN49
i_immu[15] => Selector49.IN35
i_immu[15] => LessThan68.IN49
i_immu[16] => Add0.IN48
i_immu[16] => Add1.IN48
i_immu[16] => o_res.IN1
i_immu[16] => o_res.IN1
i_immu[16] => o_res.IN1
i_immu[16] => LessThan69.IN48
i_immu[16] => Selector48.IN35
i_immu[16] => LessThan68.IN48
i_immu[17] => Add0.IN47
i_immu[17] => Add1.IN47
i_immu[17] => o_res.IN1
i_immu[17] => o_res.IN1
i_immu[17] => o_res.IN1
i_immu[17] => LessThan69.IN47
i_immu[17] => Selector47.IN35
i_immu[17] => LessThan68.IN47
i_immu[18] => Add0.IN46
i_immu[18] => Add1.IN46
i_immu[18] => o_res.IN1
i_immu[18] => o_res.IN1
i_immu[18] => o_res.IN1
i_immu[18] => LessThan69.IN46
i_immu[18] => Selector46.IN35
i_immu[18] => LessThan68.IN46
i_immu[19] => Add0.IN45
i_immu[19] => Add1.IN45
i_immu[19] => o_res.IN1
i_immu[19] => o_res.IN1
i_immu[19] => o_res.IN1
i_immu[19] => LessThan69.IN45
i_immu[19] => Selector45.IN35
i_immu[19] => LessThan68.IN45
i_immu[20] => Add0.IN44
i_immu[20] => Add1.IN44
i_immu[20] => o_res.IN1
i_immu[20] => o_res.IN1
i_immu[20] => o_res.IN1
i_immu[20] => LessThan69.IN44
i_immu[20] => Selector44.IN35
i_immu[20] => LessThan68.IN44
i_immu[21] => Add0.IN43
i_immu[21] => Add1.IN43
i_immu[21] => o_res.IN1
i_immu[21] => o_res.IN1
i_immu[21] => o_res.IN1
i_immu[21] => LessThan69.IN43
i_immu[21] => Selector43.IN35
i_immu[21] => LessThan68.IN43
i_immu[22] => Add0.IN42
i_immu[22] => Add1.IN42
i_immu[22] => o_res.IN1
i_immu[22] => o_res.IN1
i_immu[22] => o_res.IN1
i_immu[22] => LessThan69.IN42
i_immu[22] => Selector42.IN35
i_immu[22] => LessThan68.IN42
i_immu[23] => Add0.IN41
i_immu[23] => Add1.IN41
i_immu[23] => o_res.IN1
i_immu[23] => o_res.IN1
i_immu[23] => o_res.IN1
i_immu[23] => LessThan69.IN41
i_immu[23] => Selector41.IN35
i_immu[23] => LessThan68.IN41
i_immu[24] => Add0.IN40
i_immu[24] => Add1.IN40
i_immu[24] => o_res.IN1
i_immu[24] => o_res.IN1
i_immu[24] => o_res.IN1
i_immu[24] => LessThan69.IN40
i_immu[24] => Selector40.IN35
i_immu[24] => LessThan68.IN40
i_immu[25] => Add0.IN39
i_immu[25] => Add1.IN39
i_immu[25] => o_res.IN1
i_immu[25] => o_res.IN1
i_immu[25] => o_res.IN1
i_immu[25] => LessThan69.IN39
i_immu[25] => Selector39.IN35
i_immu[25] => LessThan68.IN39
i_immu[26] => Add0.IN38
i_immu[26] => Add1.IN38
i_immu[26] => o_res.IN1
i_immu[26] => o_res.IN1
i_immu[26] => o_res.IN1
i_immu[26] => LessThan69.IN38
i_immu[26] => Selector38.IN35
i_immu[26] => LessThan68.IN38
i_immu[27] => Add0.IN37
i_immu[27] => Add1.IN37
i_immu[27] => o_res.IN1
i_immu[27] => o_res.IN1
i_immu[27] => o_res.IN1
i_immu[27] => LessThan69.IN37
i_immu[27] => Selector37.IN35
i_immu[27] => LessThan68.IN37
i_immu[28] => Add0.IN36
i_immu[28] => Add1.IN36
i_immu[28] => o_res.IN1
i_immu[28] => o_res.IN1
i_immu[28] => o_res.IN1
i_immu[28] => LessThan69.IN36
i_immu[28] => Selector36.IN35
i_immu[28] => LessThan68.IN36
i_immu[29] => Add0.IN35
i_immu[29] => Add1.IN35
i_immu[29] => o_res.IN1
i_immu[29] => o_res.IN1
i_immu[29] => o_res.IN1
i_immu[29] => LessThan69.IN35
i_immu[29] => Selector35.IN35
i_immu[29] => LessThan68.IN35
i_immu[30] => Add0.IN34
i_immu[30] => Add1.IN34
i_immu[30] => o_res.IN1
i_immu[30] => o_res.IN1
i_immu[30] => o_res.IN1
i_immu[30] => LessThan69.IN34
i_immu[30] => Selector34.IN35
i_immu[30] => LessThan68.IN34
i_immu[31] => Add0.IN33
i_immu[31] => Add1.IN33
i_immu[31] => o_res.IN1
i_immu[31] => o_res.IN1
i_immu[31] => o_res.IN1
i_immu[31] => LessThan69.IN33
i_immu[31] => Selector33.IN35
i_immu[31] => LessThan68.IN33
o_branch_jalr <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_res[0] <= Selector64.DB_MAX_OUTPUT_PORT_TYPE
o_res[1] <= Selector63.DB_MAX_OUTPUT_PORT_TYPE
o_res[2] <= Selector62.DB_MAX_OUTPUT_PORT_TYPE
o_res[3] <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
o_res[4] <= Selector60.DB_MAX_OUTPUT_PORT_TYPE
o_res[5] <= Selector59.DB_MAX_OUTPUT_PORT_TYPE
o_res[6] <= Selector58.DB_MAX_OUTPUT_PORT_TYPE
o_res[7] <= Selector57.DB_MAX_OUTPUT_PORT_TYPE
o_res[8] <= Selector56.DB_MAX_OUTPUT_PORT_TYPE
o_res[9] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE
o_res[10] <= Selector54.DB_MAX_OUTPUT_PORT_TYPE
o_res[11] <= Selector53.DB_MAX_OUTPUT_PORT_TYPE
o_res[12] <= Selector52.DB_MAX_OUTPUT_PORT_TYPE
o_res[13] <= Selector51.DB_MAX_OUTPUT_PORT_TYPE
o_res[14] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
o_res[15] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
o_res[16] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
o_res[17] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
o_res[18] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
o_res[19] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
o_res[20] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
o_res[21] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
o_res[22] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
o_res[23] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
o_res[24] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
o_res[25] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
o_res[26] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
o_res[27] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
o_res[28] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
o_res[29] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
o_res[30] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
o_res[31] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[16] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[17] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[18] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[19] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[20] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[21] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[22] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[23] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[24] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[25] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[26] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[27] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[28] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[29] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[30] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
o_branch_jalr_target[31] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst
clk => rdata_latch[0].CLK
clk => rdata_latch[1].CLK
clk => rdata_latch[2].CLK
clk => rdata_latch[3].CLK
clk => rdata_latch[4].CLK
clk => rdata_latch[5].CLK
clk => rdata_latch[6].CLK
clk => rdata_latch[7].CLK
clk => rdata_latch[8].CLK
clk => rdata_latch[9].CLK
clk => rdata_latch[10].CLK
clk => rdata_latch[11].CLK
clk => rdata_latch[12].CLK
clk => rdata_latch[13].CLK
clk => rdata_latch[14].CLK
clk => rdata_latch[15].CLK
clk => rdata_latch[16].CLK
clk => rdata_latch[17].CLK
clk => rdata_latch[18].CLK
clk => rdata_latch[19].CLK
clk => rdata_latch[20].CLK
clk => rdata_latch[21].CLK
clk => rdata_latch[22].CLK
clk => rdata_latch[23].CLK
clk => rdata_latch[24].CLK
clk => rdata_latch[25].CLK
clk => rdata_latch[26].CLK
clk => rdata_latch[27].CLK
clk => rdata_latch[28].CLK
clk => rdata_latch[29].CLK
clk => rdata_latch[30].CLK
clk => rdata_latch[31].CLK
clk => o_conflict_latch.CLK
clk => rd_funct3[0].CLK
clk => rd_funct3[1].CLK
clk => rd_funct3[2].CLK
clk => rd_addr_lsb[0].CLK
clk => rd_addr_lsb[1].CLK
clk => i_re_latch.CLK
rst_n => rdata_latch[0].ACLR
rst_n => rdata_latch[1].ACLR
rst_n => rdata_latch[2].ACLR
rst_n => rdata_latch[3].ACLR
rst_n => rdata_latch[4].ACLR
rst_n => rdata_latch[5].ACLR
rst_n => rdata_latch[6].ACLR
rst_n => rdata_latch[7].ACLR
rst_n => rdata_latch[8].ACLR
rst_n => rdata_latch[9].ACLR
rst_n => rdata_latch[10].ACLR
rst_n => rdata_latch[11].ACLR
rst_n => rdata_latch[12].ACLR
rst_n => rdata_latch[13].ACLR
rst_n => rdata_latch[14].ACLR
rst_n => rdata_latch[15].ACLR
rst_n => rdata_latch[16].ACLR
rst_n => rdata_latch[17].ACLR
rst_n => rdata_latch[18].ACLR
rst_n => rdata_latch[19].ACLR
rst_n => rdata_latch[20].ACLR
rst_n => rdata_latch[21].ACLR
rst_n => rdata_latch[22].ACLR
rst_n => rdata_latch[23].ACLR
rst_n => rdata_latch[24].ACLR
rst_n => rdata_latch[25].ACLR
rst_n => rdata_latch[26].ACLR
rst_n => rdata_latch[27].ACLR
rst_n => rdata_latch[28].ACLR
rst_n => rdata_latch[29].ACLR
rst_n => rdata_latch[30].ACLR
rst_n => rdata_latch[31].ACLR
rst_n => o_conflict_latch.ACLR
rst_n => rd_funct3[0].ACLR
rst_n => rd_funct3[1].ACLR
rst_n => rd_funct3[2].ACLR
rst_n => rd_addr_lsb[0].ACLR
rst_n => rd_addr_lsb[1].ACLR
rst_n => i_re_latch.ACLR
i_re => rd_be.OUTPUTSELECT
i_re => rd_be.OUTPUTSELECT
i_re => rd_be.OUTPUTSELECT
i_re => rd_be.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => rd_addr.OUTPUTSELECT
i_re => i_re_latch.DATAIN
i_re => o_conflict.IN0
i_re => bus_master.rd_req.DATAIN
i_we => wr_be.OUTPUTSELECT
i_we => wr_be.OUTPUTSELECT
i_we => wr_be.OUTPUTSELECT
i_we => wr_be.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_addr.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => wr_data.OUTPUTSELECT
i_we => o_conflict.IN0
i_we => bus_master.wr_req.DATAIN
o_conflict <= o_conflict.DB_MAX_OUTPUT_PORT_TYPE
i_funct3[0] => Mux0.IN10
i_funct3[0] => Mux1.IN10
i_funct3[0] => Mux2.IN10
i_funct3[0] => Mux3.IN10
i_funct3[0] => Mux4.IN10
i_funct3[0] => Mux5.IN10
i_funct3[0] => Mux6.IN10
i_funct3[0] => Mux7.IN10
i_funct3[0] => Mux8.IN10
i_funct3[0] => Mux9.IN10
i_funct3[0] => Mux10.IN10
i_funct3[0] => Mux11.IN10
i_funct3[0] => Mux12.IN10
i_funct3[0] => Mux13.IN10
i_funct3[0] => Mux14.IN10
i_funct3[0] => Mux15.IN10
i_funct3[0] => Mux16.IN10
i_funct3[0] => Mux17.IN10
i_funct3[0] => Mux18.IN10
i_funct3[0] => Mux19.IN10
i_funct3[0] => Mux20.IN10
i_funct3[0] => Mux21.IN10
i_funct3[0] => Mux22.IN10
i_funct3[0] => Mux23.IN10
i_funct3[0] => Mux24.IN10
i_funct3[0] => Mux25.IN10
i_funct3[0] => Mux26.IN10
i_funct3[0] => Mux27.IN10
i_funct3[0] => Mux28.IN10
i_funct3[0] => Mux29.IN10
i_funct3[0] => Mux30.IN10
i_funct3[0] => Mux31.IN10
i_funct3[0] => Mux32.IN10
i_funct3[0] => Mux33.IN10
i_funct3[0] => Mux34.IN10
i_funct3[0] => Mux35.IN10
i_funct3[0] => rd_funct3[0].DATAIN
i_funct3[1] => Mux0.IN9
i_funct3[1] => Mux1.IN9
i_funct3[1] => Mux2.IN9
i_funct3[1] => Mux3.IN9
i_funct3[1] => Mux4.IN9
i_funct3[1] => Mux5.IN9
i_funct3[1] => Mux6.IN9
i_funct3[1] => Mux7.IN9
i_funct3[1] => Mux8.IN9
i_funct3[1] => Mux9.IN9
i_funct3[1] => Mux10.IN9
i_funct3[1] => Mux11.IN9
i_funct3[1] => Mux12.IN9
i_funct3[1] => Mux13.IN9
i_funct3[1] => Mux14.IN9
i_funct3[1] => Mux15.IN9
i_funct3[1] => Mux16.IN9
i_funct3[1] => Mux17.IN9
i_funct3[1] => Mux18.IN9
i_funct3[1] => Mux19.IN9
i_funct3[1] => Mux20.IN9
i_funct3[1] => Mux21.IN9
i_funct3[1] => Mux22.IN9
i_funct3[1] => Mux23.IN9
i_funct3[1] => Mux24.IN9
i_funct3[1] => Mux25.IN9
i_funct3[1] => Mux26.IN9
i_funct3[1] => Mux27.IN9
i_funct3[1] => Mux28.IN9
i_funct3[1] => Mux29.IN9
i_funct3[1] => Mux30.IN9
i_funct3[1] => Mux31.IN9
i_funct3[1] => Mux32.IN9
i_funct3[1] => Mux33.IN9
i_funct3[1] => Mux34.IN9
i_funct3[1] => Mux35.IN9
i_funct3[1] => rd_funct3[1].DATAIN
i_funct3[2] => Mux0.IN8
i_funct3[2] => Mux1.IN8
i_funct3[2] => Mux2.IN8
i_funct3[2] => Mux3.IN8
i_funct3[2] => Mux4.IN8
i_funct3[2] => Mux5.IN8
i_funct3[2] => Mux6.IN8
i_funct3[2] => Mux7.IN8
i_funct3[2] => Mux8.IN8
i_funct3[2] => Mux9.IN8
i_funct3[2] => Mux10.IN8
i_funct3[2] => Mux11.IN8
i_funct3[2] => Mux12.IN8
i_funct3[2] => Mux13.IN8
i_funct3[2] => Mux14.IN8
i_funct3[2] => Mux15.IN8
i_funct3[2] => Mux16.IN8
i_funct3[2] => Mux17.IN8
i_funct3[2] => Mux18.IN8
i_funct3[2] => Mux19.IN8
i_funct3[2] => Mux20.IN8
i_funct3[2] => Mux21.IN8
i_funct3[2] => Mux22.IN8
i_funct3[2] => Mux23.IN8
i_funct3[2] => Mux24.IN8
i_funct3[2] => Mux25.IN8
i_funct3[2] => Mux26.IN8
i_funct3[2] => Mux27.IN8
i_funct3[2] => Mux28.IN8
i_funct3[2] => Mux29.IN8
i_funct3[2] => Mux30.IN8
i_funct3[2] => Mux31.IN8
i_funct3[2] => Mux32.IN8
i_funct3[2] => Mux33.IN8
i_funct3[2] => Mux34.IN8
i_funct3[2] => Mux35.IN8
i_funct3[2] => rd_funct3[2].DATAIN
i_addr[0] => rd_addr_lsb[0].DATAIN
i_addr[0] => Equal0.IN0
i_addr[0] => Equal1.IN1
i_addr[0] => Equal2.IN1
i_addr[1] => rd_addr_lsb[1].DATAIN
i_addr[1] => Equal0.IN1
i_addr[1] => Equal1.IN0
i_addr[1] => Equal2.IN0
i_addr[2] => rd_addr.DATAB
i_addr[2] => wr_addr.DATAB
i_addr[3] => rd_addr.DATAB
i_addr[3] => wr_addr.DATAB
i_addr[4] => rd_addr.DATAB
i_addr[4] => wr_addr.DATAB
i_addr[5] => rd_addr.DATAB
i_addr[5] => wr_addr.DATAB
i_addr[6] => rd_addr.DATAB
i_addr[6] => wr_addr.DATAB
i_addr[7] => rd_addr.DATAB
i_addr[7] => wr_addr.DATAB
i_addr[8] => rd_addr.DATAB
i_addr[8] => wr_addr.DATAB
i_addr[9] => rd_addr.DATAB
i_addr[9] => wr_addr.DATAB
i_addr[10] => rd_addr.DATAB
i_addr[10] => wr_addr.DATAB
i_addr[11] => rd_addr.DATAB
i_addr[11] => wr_addr.DATAB
i_addr[12] => rd_addr.DATAB
i_addr[12] => wr_addr.DATAB
i_addr[13] => rd_addr.DATAB
i_addr[13] => wr_addr.DATAB
i_addr[14] => rd_addr.DATAB
i_addr[14] => wr_addr.DATAB
i_addr[15] => rd_addr.DATAB
i_addr[15] => wr_addr.DATAB
i_addr[16] => rd_addr.DATAB
i_addr[16] => wr_addr.DATAB
i_addr[17] => rd_addr.DATAB
i_addr[17] => wr_addr.DATAB
i_addr[18] => rd_addr.DATAB
i_addr[18] => wr_addr.DATAB
i_addr[19] => rd_addr.DATAB
i_addr[19] => wr_addr.DATAB
i_addr[20] => rd_addr.DATAB
i_addr[20] => wr_addr.DATAB
i_addr[21] => rd_addr.DATAB
i_addr[21] => wr_addr.DATAB
i_addr[22] => rd_addr.DATAB
i_addr[22] => wr_addr.DATAB
i_addr[23] => rd_addr.DATAB
i_addr[23] => wr_addr.DATAB
i_addr[24] => rd_addr.DATAB
i_addr[24] => wr_addr.DATAB
i_addr[25] => rd_addr.DATAB
i_addr[25] => wr_addr.DATAB
i_addr[26] => rd_addr.DATAB
i_addr[26] => wr_addr.DATAB
i_addr[27] => rd_addr.DATAB
i_addr[27] => wr_addr.DATAB
i_addr[28] => rd_addr.DATAB
i_addr[28] => wr_addr.DATAB
i_addr[29] => rd_addr.DATAB
i_addr[29] => wr_addr.DATAB
i_addr[30] => rd_addr.DATAB
i_addr[30] => wr_addr.DATAB
i_addr[31] => rd_addr.DATAB
i_addr[31] => wr_addr.DATAB
i_wdata[0] => wdata.DATAA
i_wdata[0] => wdata.DATAB
i_wdata[0] => wdata.DATAB
i_wdata[0] => wdata.DATAB
i_wdata[1] => wdata.DATAA
i_wdata[1] => wdata.DATAB
i_wdata[1] => wdata.DATAB
i_wdata[1] => wdata.DATAB
i_wdata[2] => wdata.DATAA
i_wdata[2] => wdata.DATAB
i_wdata[2] => wdata.DATAB
i_wdata[2] => wdata.DATAB
i_wdata[3] => wdata.DATAA
i_wdata[3] => wdata.DATAB
i_wdata[3] => wdata.DATAB
i_wdata[3] => wdata.DATAB
i_wdata[4] => wdata.DATAA
i_wdata[4] => wdata.DATAB
i_wdata[4] => wdata.DATAB
i_wdata[4] => wdata.DATAB
i_wdata[5] => wdata.DATAA
i_wdata[5] => wdata.DATAB
i_wdata[5] => wdata.DATAB
i_wdata[5] => wdata.DATAB
i_wdata[6] => wdata.DATAA
i_wdata[6] => wdata.DATAB
i_wdata[6] => wdata.DATAB
i_wdata[6] => wdata.DATAB
i_wdata[7] => wdata.DATAA
i_wdata[7] => wdata.DATAB
i_wdata[7] => wdata.DATAB
i_wdata[7] => wdata.DATAB
i_wdata[8] => wdata.DATAB
i_wdata[8] => wdata.DATAB
i_wdata[9] => wdata.DATAB
i_wdata[9] => wdata.DATAB
i_wdata[10] => wdata.DATAB
i_wdata[10] => wdata.DATAB
i_wdata[11] => wdata.DATAB
i_wdata[11] => wdata.DATAB
i_wdata[12] => wdata.DATAB
i_wdata[12] => wdata.DATAB
i_wdata[13] => wdata.DATAB
i_wdata[13] => wdata.DATAB
i_wdata[14] => wdata.DATAB
i_wdata[14] => wdata.DATAB
i_wdata[15] => wdata.DATAB
i_wdata[15] => wdata.DATAB
i_wdata[16] => wdata.DATAB
i_wdata[17] => wdata.DATAB
i_wdata[18] => wdata.DATAB
i_wdata[19] => wdata.DATAB
i_wdata[20] => wdata.DATAB
i_wdata[21] => wdata.DATAB
i_wdata[22] => wdata.DATAB
i_wdata[23] => wdata.DATAB
i_wdata[24] => wdata.DATAB
i_wdata[25] => wdata.DATAB
i_wdata[26] => wdata.DATAB
i_wdata[27] => wdata.DATAB
i_wdata[28] => wdata.DATAB
i_wdata[29] => wdata.DATAB
i_wdata[30] => wdata.DATAB
i_wdata[31] => wdata.DATAB
o_rdata[0] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[8] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[9] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[10] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[11] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[12] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[13] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[14] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[15] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[16] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[17] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[18] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[19] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[20] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[21] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[22] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[23] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[24] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[25] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[26] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[27] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[28] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[29] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[30] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[31] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_gnt => o_conflict.IN1
bus_master.wr_data[0] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[1] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[2] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[3] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[4] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[5] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[6] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[7] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[8] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[9] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[10] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[11] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[12] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[13] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[14] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[15] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[16] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[17] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[18] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[19] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[20] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[21] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[22] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[23] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[24] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[25] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[26] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[27] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[28] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[29] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[30] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_data[31] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[0] <= <GND>
bus_master.wr_addr[1] <= <GND>
bus_master.wr_addr[2] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[3] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[4] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[5] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[6] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[7] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[8] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[9] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[10] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[11] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[12] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[13] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[14] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[15] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[16] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[17] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[18] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[19] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[20] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[21] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[22] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[23] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[24] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[25] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[26] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[27] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[28] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[29] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[30] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_addr[31] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_be[0] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_be[1] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_be[2] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_be[3] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
bus_master.wr_req <= i_we.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_gnt => o_conflict.IN1
bus_master.rd_data[0] => o_rdata.DATAB
bus_master.rd_data[0] => o_rdata.DATAB
bus_master.rd_data[0] => o_rdata.DATAB
bus_master.rd_data[1] => o_rdata.DATAB
bus_master.rd_data[1] => o_rdata.DATAB
bus_master.rd_data[1] => o_rdata.DATAB
bus_master.rd_data[2] => o_rdata.DATAB
bus_master.rd_data[2] => o_rdata.DATAB
bus_master.rd_data[2] => o_rdata.DATAB
bus_master.rd_data[3] => o_rdata.DATAB
bus_master.rd_data[3] => o_rdata.DATAB
bus_master.rd_data[3] => o_rdata.DATAB
bus_master.rd_data[4] => o_rdata.DATAB
bus_master.rd_data[4] => o_rdata.DATAB
bus_master.rd_data[4] => o_rdata.DATAB
bus_master.rd_data[5] => o_rdata.DATAB
bus_master.rd_data[5] => o_rdata.DATAB
bus_master.rd_data[5] => o_rdata.DATAB
bus_master.rd_data[6] => o_rdata.DATAB
bus_master.rd_data[6] => o_rdata.DATAB
bus_master.rd_data[6] => o_rdata.DATAB
bus_master.rd_data[7] => o_rdata.DATAB
bus_master.rd_data[7] => o_rdata.DATAB
bus_master.rd_data[7] => o_rdata.DATAB
bus_master.rd_data[8] => o_rdata.DATAB
bus_master.rd_data[8] => o_rdata.DATAB
bus_master.rd_data[8] => o_rdata.DATAB
bus_master.rd_data[9] => o_rdata.DATAB
bus_master.rd_data[9] => o_rdata.DATAB
bus_master.rd_data[9] => o_rdata.DATAB
bus_master.rd_data[10] => o_rdata.DATAB
bus_master.rd_data[10] => o_rdata.DATAB
bus_master.rd_data[10] => o_rdata.DATAB
bus_master.rd_data[11] => o_rdata.DATAB
bus_master.rd_data[11] => o_rdata.DATAB
bus_master.rd_data[11] => o_rdata.DATAB
bus_master.rd_data[12] => o_rdata.DATAB
bus_master.rd_data[12] => o_rdata.DATAB
bus_master.rd_data[12] => o_rdata.DATAB
bus_master.rd_data[13] => o_rdata.DATAB
bus_master.rd_data[13] => o_rdata.DATAB
bus_master.rd_data[13] => o_rdata.DATAB
bus_master.rd_data[14] => o_rdata.DATAB
bus_master.rd_data[14] => o_rdata.DATAB
bus_master.rd_data[14] => o_rdata.DATAB
bus_master.rd_data[15] => o_rdata.DATAB
bus_master.rd_data[15] => o_rdata.DATAB
bus_master.rd_data[15] => o_rdata.DATAB
bus_master.rd_data[16] => o_rdata.DATAB
bus_master.rd_data[16] => o_rdata.DATAB
bus_master.rd_data[16] => o_rdata.DATAB
bus_master.rd_data[17] => o_rdata.DATAB
bus_master.rd_data[17] => o_rdata.DATAB
bus_master.rd_data[17] => o_rdata.DATAB
bus_master.rd_data[18] => o_rdata.DATAB
bus_master.rd_data[18] => o_rdata.DATAB
bus_master.rd_data[18] => o_rdata.DATAB
bus_master.rd_data[19] => o_rdata.DATAB
bus_master.rd_data[19] => o_rdata.DATAB
bus_master.rd_data[19] => o_rdata.DATAB
bus_master.rd_data[20] => o_rdata.DATAB
bus_master.rd_data[20] => o_rdata.DATAB
bus_master.rd_data[20] => o_rdata.DATAB
bus_master.rd_data[21] => o_rdata.DATAB
bus_master.rd_data[21] => o_rdata.DATAB
bus_master.rd_data[21] => o_rdata.DATAB
bus_master.rd_data[22] => o_rdata.DATAB
bus_master.rd_data[22] => o_rdata.DATAB
bus_master.rd_data[22] => o_rdata.DATAB
bus_master.rd_data[23] => o_rdata.DATAB
bus_master.rd_data[23] => o_rdata.DATAB
bus_master.rd_data[23] => o_rdata.DATAB
bus_master.rd_data[24] => o_rdata.DATAA
bus_master.rd_data[24] => o_rdata.DATAB
bus_master.rd_data[24] => o_rdata.DATAB
bus_master.rd_data[25] => o_rdata.DATAA
bus_master.rd_data[25] => o_rdata.DATAB
bus_master.rd_data[25] => o_rdata.DATAB
bus_master.rd_data[26] => o_rdata.DATAA
bus_master.rd_data[26] => o_rdata.DATAB
bus_master.rd_data[26] => o_rdata.DATAB
bus_master.rd_data[27] => o_rdata.DATAA
bus_master.rd_data[27] => o_rdata.DATAB
bus_master.rd_data[27] => o_rdata.DATAB
bus_master.rd_data[28] => o_rdata.DATAA
bus_master.rd_data[28] => o_rdata.DATAB
bus_master.rd_data[28] => o_rdata.DATAB
bus_master.rd_data[29] => o_rdata.DATAA
bus_master.rd_data[29] => o_rdata.DATAB
bus_master.rd_data[29] => o_rdata.DATAB
bus_master.rd_data[30] => o_rdata.DATAA
bus_master.rd_data[30] => o_rdata.DATAB
bus_master.rd_data[30] => o_rdata.DATAB
bus_master.rd_data[31] => o_rdata.DATAA
bus_master.rd_data[31] => o_rdata.DATAB
bus_master.rd_data[31] => o_rdata.DATAB
bus_master.rd_addr[0] <= <GND>
bus_master.rd_addr[1] <= <GND>
bus_master.rd_addr[2] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[3] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[4] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[5] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[6] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[7] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[8] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[9] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[10] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[11] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[12] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[13] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[14] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[15] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[16] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[17] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[18] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[19] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[20] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[21] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[22] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[23] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[24] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[25] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[26] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[27] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[28] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[29] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[30] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_addr[31] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_be[0] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_be[1] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_be[2] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_be[3] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
bus_master.rd_req <= i_re.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst
clk => bus.rd_data[0]~reg0.CLK
clk => bus.rd_data[1]~reg0.CLK
clk => bus.rd_data[2]~reg0.CLK
clk => bus.rd_data[3]~reg0.CLK
clk => bus.rd_data[4]~reg0.CLK
clk => bus.rd_data[5]~reg0.CLK
clk => bus.rd_data[6]~reg0.CLK
clk => bus.rd_data[7]~reg0.CLK
clk => bus.rd_data[8]~reg0.CLK
clk => bus.rd_data[9]~reg0.CLK
clk => bus.rd_data[10]~reg0.CLK
clk => bus.rd_data[11]~reg0.CLK
clk => bus.rd_data[12]~reg0.CLK
clk => bus.rd_data[13]~reg0.CLK
clk => bus.rd_data[14]~reg0.CLK
clk => bus.rd_data[15]~reg0.CLK
clk => bus.rd_data[16]~reg0.CLK
clk => bus.rd_data[17]~reg0.CLK
clk => bus.rd_data[18]~reg0.CLK
clk => bus.rd_data[19]~reg0.CLK
clk => bus.rd_data[20]~reg0.CLK
clk => bus.rd_data[21]~reg0.CLK
clk => bus.rd_data[22]~reg0.CLK
clk => bus.rd_data[23]~reg0.CLK
clk => bus.rd_data[24]~reg0.CLK
clk => bus.rd_data[25]~reg0.CLK
clk => bus.rd_data[26]~reg0.CLK
clk => bus.rd_data[27]~reg0.CLK
clk => bus.rd_data[28]~reg0.CLK
clk => bus.rd_data[29]~reg0.CLK
clk => bus.rd_data[30]~reg0.CLK
clk => bus.rd_data[31]~reg0.CLK
rst_n => bus.rd_data[0]~reg0.ACLR
rst_n => bus.rd_data[1]~reg0.ACLR
rst_n => bus.rd_data[2]~reg0.ACLR
rst_n => bus.rd_data[3]~reg0.ACLR
rst_n => bus.rd_data[4]~reg0.ACLR
rst_n => bus.rd_data[5]~reg0.ACLR
rst_n => bus.rd_data[6]~reg0.ACLR
rst_n => bus.rd_data[7]~reg0.ACLR
rst_n => bus.rd_data[8]~reg0.ACLR
rst_n => bus.rd_data[9]~reg0.ACLR
rst_n => bus.rd_data[10]~reg0.ACLR
rst_n => bus.rd_data[11]~reg0.ACLR
rst_n => bus.rd_data[12]~reg0.ACLR
rst_n => bus.rd_data[13]~reg0.ACLR
rst_n => bus.rd_data[14]~reg0.ACLR
rst_n => bus.rd_data[15]~reg0.ACLR
rst_n => bus.rd_data[16]~reg0.ACLR
rst_n => bus.rd_data[17]~reg0.ACLR
rst_n => bus.rd_data[18]~reg0.ACLR
rst_n => bus.rd_data[19]~reg0.ACLR
rst_n => bus.rd_data[20]~reg0.ACLR
rst_n => bus.rd_data[21]~reg0.ACLR
rst_n => bus.rd_data[22]~reg0.ACLR
rst_n => bus.rd_data[23]~reg0.ACLR
rst_n => bus.rd_data[24]~reg0.ACLR
rst_n => bus.rd_data[25]~reg0.ACLR
rst_n => bus.rd_data[26]~reg0.ACLR
rst_n => bus.rd_data[27]~reg0.ACLR
rst_n => bus.rd_data[28]~reg0.ACLR
rst_n => bus.rd_data[29]~reg0.ACLR
rst_n => bus.rd_data[30]~reg0.ACLR
rst_n => bus.rd_data[31]~reg0.ACLR
bus.wr_gnt <= bus.wr_req.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[0] => ~NO_FANOUT~
bus.wr_data[1] => ~NO_FANOUT~
bus.wr_data[2] => ~NO_FANOUT~
bus.wr_data[3] => ~NO_FANOUT~
bus.wr_data[4] => ~NO_FANOUT~
bus.wr_data[5] => ~NO_FANOUT~
bus.wr_data[6] => ~NO_FANOUT~
bus.wr_data[7] => ~NO_FANOUT~
bus.wr_data[8] => ~NO_FANOUT~
bus.wr_data[9] => ~NO_FANOUT~
bus.wr_data[10] => ~NO_FANOUT~
bus.wr_data[11] => ~NO_FANOUT~
bus.wr_data[12] => ~NO_FANOUT~
bus.wr_data[13] => ~NO_FANOUT~
bus.wr_data[14] => ~NO_FANOUT~
bus.wr_data[15] => ~NO_FANOUT~
bus.wr_data[16] => ~NO_FANOUT~
bus.wr_data[17] => ~NO_FANOUT~
bus.wr_data[18] => ~NO_FANOUT~
bus.wr_data[19] => ~NO_FANOUT~
bus.wr_data[20] => ~NO_FANOUT~
bus.wr_data[21] => ~NO_FANOUT~
bus.wr_data[22] => ~NO_FANOUT~
bus.wr_data[23] => ~NO_FANOUT~
bus.wr_data[24] => ~NO_FANOUT~
bus.wr_data[25] => ~NO_FANOUT~
bus.wr_data[26] => ~NO_FANOUT~
bus.wr_data[27] => ~NO_FANOUT~
bus.wr_data[28] => ~NO_FANOUT~
bus.wr_data[29] => ~NO_FANOUT~
bus.wr_data[30] => ~NO_FANOUT~
bus.wr_data[31] => ~NO_FANOUT~
bus.wr_addr[0] => ~NO_FANOUT~
bus.wr_addr[1] => ~NO_FANOUT~
bus.wr_addr[2] => ~NO_FANOUT~
bus.wr_addr[3] => ~NO_FANOUT~
bus.wr_addr[4] => ~NO_FANOUT~
bus.wr_addr[5] => ~NO_FANOUT~
bus.wr_addr[6] => ~NO_FANOUT~
bus.wr_addr[7] => ~NO_FANOUT~
bus.wr_addr[8] => ~NO_FANOUT~
bus.wr_addr[9] => ~NO_FANOUT~
bus.wr_addr[10] => ~NO_FANOUT~
bus.wr_addr[11] => ~NO_FANOUT~
bus.wr_addr[12] => ~NO_FANOUT~
bus.wr_addr[13] => ~NO_FANOUT~
bus.wr_addr[14] => ~NO_FANOUT~
bus.wr_addr[15] => ~NO_FANOUT~
bus.wr_addr[16] => ~NO_FANOUT~
bus.wr_addr[17] => ~NO_FANOUT~
bus.wr_addr[18] => ~NO_FANOUT~
bus.wr_addr[19] => ~NO_FANOUT~
bus.wr_addr[20] => ~NO_FANOUT~
bus.wr_addr[21] => ~NO_FANOUT~
bus.wr_addr[22] => ~NO_FANOUT~
bus.wr_addr[23] => ~NO_FANOUT~
bus.wr_addr[24] => ~NO_FANOUT~
bus.wr_addr[25] => ~NO_FANOUT~
bus.wr_addr[26] => ~NO_FANOUT~
bus.wr_addr[27] => ~NO_FANOUT~
bus.wr_addr[28] => ~NO_FANOUT~
bus.wr_addr[29] => ~NO_FANOUT~
bus.wr_addr[30] => ~NO_FANOUT~
bus.wr_addr[31] => ~NO_FANOUT~
bus.wr_be[0] => ~NO_FANOUT~
bus.wr_be[1] => ~NO_FANOUT~
bus.wr_be[2] => ~NO_FANOUT~
bus.wr_be[3] => ~NO_FANOUT~
bus.wr_req => bus.wr_gnt.DATAIN
bus.rd_gnt <= bus.rd_req.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[0] <= bus.rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[1] <= bus.rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[2] <= bus.rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[3] <= bus.rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[4] <= bus.rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[5] <= bus.rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[6] <= bus.rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[7] <= bus.rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[8] <= bus.rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[9] <= bus.rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[10] <= bus.rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[11] <= bus.rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[12] <= bus.rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[13] <= bus.rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[14] <= bus.rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[15] <= bus.rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[16] <= bus.rd_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[17] <= bus.rd_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[18] <= bus.rd_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[19] <= bus.rd_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[20] <= bus.rd_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[21] <= bus.rd_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[22] <= bus.rd_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[23] <= bus.rd_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[24] <= bus.rd_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[25] <= bus.rd_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[26] <= bus.rd_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[27] <= bus.rd_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[28] <= bus.rd_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[29] <= bus.rd_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[30] <= bus.rd_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[31] <= bus.rd_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_addr[0] => ~NO_FANOUT~
bus.rd_addr[1] => ~NO_FANOUT~
bus.rd_addr[2] => LessThan0.IN60
bus.rd_addr[2] => Mux0.IN134
bus.rd_addr[2] => Mux1.IN134
bus.rd_addr[2] => Mux2.IN134
bus.rd_addr[2] => Mux3.IN134
bus.rd_addr[2] => Mux4.IN134
bus.rd_addr[2] => Mux5.IN134
bus.rd_addr[2] => Mux6.IN134
bus.rd_addr[2] => Mux7.IN134
bus.rd_addr[2] => Mux8.IN134
bus.rd_addr[2] => Mux9.IN134
bus.rd_addr[2] => Mux10.IN134
bus.rd_addr[2] => Mux11.IN134
bus.rd_addr[2] => Mux12.IN134
bus.rd_addr[2] => Mux13.IN134
bus.rd_addr[2] => Mux14.IN134
bus.rd_addr[2] => Mux15.IN134
bus.rd_addr[2] => Mux16.IN134
bus.rd_addr[2] => Mux17.IN134
bus.rd_addr[2] => Mux18.IN134
bus.rd_addr[2] => Mux19.IN134
bus.rd_addr[2] => Mux20.IN134
bus.rd_addr[2] => Mux21.IN134
bus.rd_addr[2] => Mux22.IN134
bus.rd_addr[3] => LessThan0.IN59
bus.rd_addr[3] => Mux0.IN133
bus.rd_addr[3] => Mux1.IN133
bus.rd_addr[3] => Mux2.IN133
bus.rd_addr[3] => Mux3.IN133
bus.rd_addr[3] => Mux4.IN133
bus.rd_addr[3] => Mux5.IN133
bus.rd_addr[3] => Mux6.IN133
bus.rd_addr[3] => Mux7.IN133
bus.rd_addr[3] => Mux8.IN133
bus.rd_addr[3] => Mux9.IN133
bus.rd_addr[3] => Mux10.IN133
bus.rd_addr[3] => Mux11.IN133
bus.rd_addr[3] => Mux12.IN133
bus.rd_addr[3] => Mux13.IN133
bus.rd_addr[3] => Mux14.IN133
bus.rd_addr[3] => Mux15.IN133
bus.rd_addr[3] => Mux16.IN133
bus.rd_addr[3] => Mux17.IN133
bus.rd_addr[3] => Mux18.IN133
bus.rd_addr[3] => Mux19.IN133
bus.rd_addr[3] => Mux20.IN133
bus.rd_addr[3] => Mux21.IN133
bus.rd_addr[3] => Mux22.IN133
bus.rd_addr[4] => LessThan0.IN58
bus.rd_addr[4] => Mux0.IN132
bus.rd_addr[4] => Mux1.IN132
bus.rd_addr[4] => Mux2.IN132
bus.rd_addr[4] => Mux3.IN132
bus.rd_addr[4] => Mux4.IN132
bus.rd_addr[4] => Mux5.IN132
bus.rd_addr[4] => Mux6.IN132
bus.rd_addr[4] => Mux7.IN132
bus.rd_addr[4] => Mux8.IN132
bus.rd_addr[4] => Mux9.IN132
bus.rd_addr[4] => Mux10.IN132
bus.rd_addr[4] => Mux11.IN132
bus.rd_addr[4] => Mux12.IN132
bus.rd_addr[4] => Mux13.IN132
bus.rd_addr[4] => Mux14.IN132
bus.rd_addr[4] => Mux15.IN132
bus.rd_addr[4] => Mux16.IN132
bus.rd_addr[4] => Mux17.IN132
bus.rd_addr[4] => Mux18.IN132
bus.rd_addr[4] => Mux19.IN132
bus.rd_addr[4] => Mux20.IN132
bus.rd_addr[4] => Mux21.IN132
bus.rd_addr[4] => Mux22.IN132
bus.rd_addr[5] => LessThan0.IN57
bus.rd_addr[5] => Mux0.IN131
bus.rd_addr[5] => Mux1.IN131
bus.rd_addr[5] => Mux2.IN131
bus.rd_addr[5] => Mux3.IN131
bus.rd_addr[5] => Mux4.IN131
bus.rd_addr[5] => Mux5.IN131
bus.rd_addr[5] => Mux6.IN131
bus.rd_addr[5] => Mux7.IN131
bus.rd_addr[5] => Mux8.IN131
bus.rd_addr[5] => Mux9.IN131
bus.rd_addr[5] => Mux10.IN131
bus.rd_addr[5] => Mux11.IN131
bus.rd_addr[5] => Mux12.IN131
bus.rd_addr[5] => Mux13.IN131
bus.rd_addr[5] => Mux14.IN131
bus.rd_addr[5] => Mux15.IN131
bus.rd_addr[5] => Mux16.IN131
bus.rd_addr[5] => Mux17.IN131
bus.rd_addr[5] => Mux18.IN131
bus.rd_addr[5] => Mux19.IN131
bus.rd_addr[5] => Mux20.IN131
bus.rd_addr[5] => Mux21.IN131
bus.rd_addr[5] => Mux22.IN131
bus.rd_addr[6] => LessThan0.IN56
bus.rd_addr[6] => Mux0.IN130
bus.rd_addr[6] => Mux1.IN130
bus.rd_addr[6] => Mux2.IN130
bus.rd_addr[6] => Mux3.IN130
bus.rd_addr[6] => Mux4.IN130
bus.rd_addr[6] => Mux5.IN130
bus.rd_addr[6] => Mux6.IN130
bus.rd_addr[6] => Mux7.IN130
bus.rd_addr[6] => Mux8.IN130
bus.rd_addr[6] => Mux9.IN130
bus.rd_addr[6] => Mux10.IN130
bus.rd_addr[6] => Mux11.IN130
bus.rd_addr[6] => Mux12.IN130
bus.rd_addr[6] => Mux13.IN130
bus.rd_addr[6] => Mux14.IN130
bus.rd_addr[6] => Mux15.IN130
bus.rd_addr[6] => Mux16.IN130
bus.rd_addr[6] => Mux17.IN130
bus.rd_addr[6] => Mux18.IN130
bus.rd_addr[6] => Mux19.IN130
bus.rd_addr[6] => Mux20.IN130
bus.rd_addr[6] => Mux21.IN130
bus.rd_addr[6] => Mux22.IN130
bus.rd_addr[7] => LessThan0.IN55
bus.rd_addr[7] => Mux0.IN129
bus.rd_addr[7] => Mux1.IN129
bus.rd_addr[7] => Mux2.IN129
bus.rd_addr[7] => Mux3.IN129
bus.rd_addr[7] => Mux4.IN129
bus.rd_addr[7] => Mux5.IN129
bus.rd_addr[7] => Mux6.IN129
bus.rd_addr[7] => Mux7.IN129
bus.rd_addr[7] => Mux8.IN129
bus.rd_addr[7] => Mux9.IN129
bus.rd_addr[7] => Mux10.IN129
bus.rd_addr[7] => Mux11.IN129
bus.rd_addr[7] => Mux12.IN129
bus.rd_addr[7] => Mux13.IN129
bus.rd_addr[7] => Mux14.IN129
bus.rd_addr[7] => Mux15.IN129
bus.rd_addr[7] => Mux16.IN129
bus.rd_addr[7] => Mux17.IN129
bus.rd_addr[7] => Mux18.IN129
bus.rd_addr[7] => Mux19.IN129
bus.rd_addr[7] => Mux20.IN129
bus.rd_addr[7] => Mux21.IN129
bus.rd_addr[7] => Mux22.IN129
bus.rd_addr[8] => LessThan0.IN54
bus.rd_addr[8] => Mux0.IN128
bus.rd_addr[8] => Mux1.IN128
bus.rd_addr[8] => Mux2.IN128
bus.rd_addr[8] => Mux3.IN128
bus.rd_addr[8] => Mux4.IN128
bus.rd_addr[8] => Mux5.IN128
bus.rd_addr[8] => Mux6.IN128
bus.rd_addr[8] => Mux7.IN128
bus.rd_addr[8] => Mux8.IN128
bus.rd_addr[8] => Mux9.IN128
bus.rd_addr[8] => Mux10.IN128
bus.rd_addr[8] => Mux11.IN128
bus.rd_addr[8] => Mux12.IN128
bus.rd_addr[8] => Mux13.IN128
bus.rd_addr[8] => Mux14.IN128
bus.rd_addr[8] => Mux15.IN128
bus.rd_addr[8] => Mux16.IN128
bus.rd_addr[8] => Mux17.IN128
bus.rd_addr[8] => Mux18.IN128
bus.rd_addr[8] => Mux19.IN128
bus.rd_addr[8] => Mux20.IN128
bus.rd_addr[8] => Mux21.IN128
bus.rd_addr[8] => Mux22.IN128
bus.rd_addr[9] => LessThan0.IN53
bus.rd_addr[10] => LessThan0.IN52
bus.rd_addr[11] => LessThan0.IN51
bus.rd_addr[12] => LessThan0.IN50
bus.rd_addr[13] => LessThan0.IN49
bus.rd_addr[14] => LessThan0.IN48
bus.rd_addr[15] => LessThan0.IN47
bus.rd_addr[16] => LessThan0.IN46
bus.rd_addr[17] => LessThan0.IN45
bus.rd_addr[18] => LessThan0.IN44
bus.rd_addr[19] => LessThan0.IN43
bus.rd_addr[20] => LessThan0.IN42
bus.rd_addr[21] => LessThan0.IN41
bus.rd_addr[22] => LessThan0.IN40
bus.rd_addr[23] => LessThan0.IN39
bus.rd_addr[24] => LessThan0.IN38
bus.rd_addr[25] => LessThan0.IN37
bus.rd_addr[26] => LessThan0.IN36
bus.rd_addr[27] => LessThan0.IN35
bus.rd_addr[28] => LessThan0.IN34
bus.rd_addr[29] => LessThan0.IN33
bus.rd_addr[30] => LessThan0.IN32
bus.rd_addr[31] => LessThan0.IN31
bus.rd_be[0] => ~NO_FANOUT~
bus.rd_be[1] => ~NO_FANOUT~
bus.rd_be[2] => ~NO_FANOUT~
bus.rd_be[3] => ~NO_FANOUT~
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => rd_data.OUTPUTSELECT
bus.rd_req => bus.rd_gnt.DATAIN


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst
clk => ram:ram_block_inst_0.clk
clk => ram:ram_block_inst_1.clk
clk => ram:ram_block_inst_2.clk
clk => ram:ram_block_inst_3.clk
rst_n => ~NO_FANOUT~
bus.wr_gnt <= bus.wr_req.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[0] => ram:ram_block_inst_0.i_wdata[0]
bus.wr_data[1] => ram:ram_block_inst_0.i_wdata[1]
bus.wr_data[2] => ram:ram_block_inst_0.i_wdata[2]
bus.wr_data[3] => ram:ram_block_inst_0.i_wdata[3]
bus.wr_data[4] => ram:ram_block_inst_0.i_wdata[4]
bus.wr_data[5] => ram:ram_block_inst_0.i_wdata[5]
bus.wr_data[6] => ram:ram_block_inst_0.i_wdata[6]
bus.wr_data[7] => ram:ram_block_inst_0.i_wdata[7]
bus.wr_data[8] => ram:ram_block_inst_1.i_wdata[0]
bus.wr_data[9] => ram:ram_block_inst_1.i_wdata[1]
bus.wr_data[10] => ram:ram_block_inst_1.i_wdata[2]
bus.wr_data[11] => ram:ram_block_inst_1.i_wdata[3]
bus.wr_data[12] => ram:ram_block_inst_1.i_wdata[4]
bus.wr_data[13] => ram:ram_block_inst_1.i_wdata[5]
bus.wr_data[14] => ram:ram_block_inst_1.i_wdata[6]
bus.wr_data[15] => ram:ram_block_inst_1.i_wdata[7]
bus.wr_data[16] => ram:ram_block_inst_2.i_wdata[0]
bus.wr_data[17] => ram:ram_block_inst_2.i_wdata[1]
bus.wr_data[18] => ram:ram_block_inst_2.i_wdata[2]
bus.wr_data[19] => ram:ram_block_inst_2.i_wdata[3]
bus.wr_data[20] => ram:ram_block_inst_2.i_wdata[4]
bus.wr_data[21] => ram:ram_block_inst_2.i_wdata[5]
bus.wr_data[22] => ram:ram_block_inst_2.i_wdata[6]
bus.wr_data[23] => ram:ram_block_inst_2.i_wdata[7]
bus.wr_data[24] => ram:ram_block_inst_3.i_wdata[0]
bus.wr_data[25] => ram:ram_block_inst_3.i_wdata[1]
bus.wr_data[26] => ram:ram_block_inst_3.i_wdata[2]
bus.wr_data[27] => ram:ram_block_inst_3.i_wdata[3]
bus.wr_data[28] => ram:ram_block_inst_3.i_wdata[4]
bus.wr_data[29] => ram:ram_block_inst_3.i_wdata[5]
bus.wr_data[30] => ram:ram_block_inst_3.i_wdata[6]
bus.wr_data[31] => ram:ram_block_inst_3.i_wdata[7]
bus.wr_addr[0] => ~NO_FANOUT~
bus.wr_addr[1] => ~NO_FANOUT~
bus.wr_addr[2] => ram:ram_block_inst_0.i_waddr[0]
bus.wr_addr[2] => ram:ram_block_inst_1.i_waddr[0]
bus.wr_addr[2] => ram:ram_block_inst_2.i_waddr[0]
bus.wr_addr[2] => ram:ram_block_inst_3.i_waddr[0]
bus.wr_addr[3] => ram:ram_block_inst_0.i_waddr[1]
bus.wr_addr[3] => ram:ram_block_inst_1.i_waddr[1]
bus.wr_addr[3] => ram:ram_block_inst_2.i_waddr[1]
bus.wr_addr[3] => ram:ram_block_inst_3.i_waddr[1]
bus.wr_addr[4] => ram:ram_block_inst_0.i_waddr[2]
bus.wr_addr[4] => ram:ram_block_inst_1.i_waddr[2]
bus.wr_addr[4] => ram:ram_block_inst_2.i_waddr[2]
bus.wr_addr[4] => ram:ram_block_inst_3.i_waddr[2]
bus.wr_addr[5] => ram:ram_block_inst_0.i_waddr[3]
bus.wr_addr[5] => ram:ram_block_inst_1.i_waddr[3]
bus.wr_addr[5] => ram:ram_block_inst_2.i_waddr[3]
bus.wr_addr[5] => ram:ram_block_inst_3.i_waddr[3]
bus.wr_addr[6] => ram:ram_block_inst_0.i_waddr[4]
bus.wr_addr[6] => ram:ram_block_inst_1.i_waddr[4]
bus.wr_addr[6] => ram:ram_block_inst_2.i_waddr[4]
bus.wr_addr[6] => ram:ram_block_inst_3.i_waddr[4]
bus.wr_addr[7] => ram:ram_block_inst_0.i_waddr[5]
bus.wr_addr[7] => ram:ram_block_inst_1.i_waddr[5]
bus.wr_addr[7] => ram:ram_block_inst_2.i_waddr[5]
bus.wr_addr[7] => ram:ram_block_inst_3.i_waddr[5]
bus.wr_addr[8] => ram:ram_block_inst_0.i_waddr[6]
bus.wr_addr[8] => ram:ram_block_inst_1.i_waddr[6]
bus.wr_addr[8] => ram:ram_block_inst_2.i_waddr[6]
bus.wr_addr[8] => ram:ram_block_inst_3.i_waddr[6]
bus.wr_addr[9] => ram:ram_block_inst_0.i_waddr[7]
bus.wr_addr[9] => ram:ram_block_inst_1.i_waddr[7]
bus.wr_addr[9] => ram:ram_block_inst_2.i_waddr[7]
bus.wr_addr[9] => ram:ram_block_inst_3.i_waddr[7]
bus.wr_addr[10] => ram:ram_block_inst_0.i_waddr[8]
bus.wr_addr[10] => ram:ram_block_inst_1.i_waddr[8]
bus.wr_addr[10] => ram:ram_block_inst_2.i_waddr[8]
bus.wr_addr[10] => ram:ram_block_inst_3.i_waddr[8]
bus.wr_addr[11] => ram:ram_block_inst_0.i_waddr[9]
bus.wr_addr[11] => ram:ram_block_inst_1.i_waddr[9]
bus.wr_addr[11] => ram:ram_block_inst_2.i_waddr[9]
bus.wr_addr[11] => ram:ram_block_inst_3.i_waddr[9]
bus.wr_addr[12] => ram:ram_block_inst_0.i_waddr[10]
bus.wr_addr[12] => ram:ram_block_inst_1.i_waddr[10]
bus.wr_addr[12] => ram:ram_block_inst_2.i_waddr[10]
bus.wr_addr[12] => ram:ram_block_inst_3.i_waddr[10]
bus.wr_addr[13] => ~NO_FANOUT~
bus.wr_addr[14] => ~NO_FANOUT~
bus.wr_addr[15] => ~NO_FANOUT~
bus.wr_addr[16] => ~NO_FANOUT~
bus.wr_addr[17] => ~NO_FANOUT~
bus.wr_addr[18] => ~NO_FANOUT~
bus.wr_addr[19] => ~NO_FANOUT~
bus.wr_addr[20] => ~NO_FANOUT~
bus.wr_addr[21] => ~NO_FANOUT~
bus.wr_addr[22] => ~NO_FANOUT~
bus.wr_addr[23] => ~NO_FANOUT~
bus.wr_addr[24] => ~NO_FANOUT~
bus.wr_addr[25] => ~NO_FANOUT~
bus.wr_addr[26] => ~NO_FANOUT~
bus.wr_addr[27] => ~NO_FANOUT~
bus.wr_addr[28] => ~NO_FANOUT~
bus.wr_addr[29] => ~NO_FANOUT~
bus.wr_addr[30] => ~NO_FANOUT~
bus.wr_addr[31] => ~NO_FANOUT~
bus.wr_be[0] => comb.IN0
bus.wr_be[1] => comb.IN0
bus.wr_be[2] => comb.IN0
bus.wr_be[3] => comb.IN0
bus.wr_req => comb.IN1
bus.wr_req => comb.IN1
bus.wr_req => comb.IN1
bus.wr_req => comb.IN1
bus.wr_req => bus.wr_gnt.DATAIN
bus.rd_gnt <= bus.rd_req.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[0] <= ram:ram_block_inst_0.o_rdata[0]
bus.rd_data[1] <= ram:ram_block_inst_0.o_rdata[1]
bus.rd_data[2] <= ram:ram_block_inst_0.o_rdata[2]
bus.rd_data[3] <= ram:ram_block_inst_0.o_rdata[3]
bus.rd_data[4] <= ram:ram_block_inst_0.o_rdata[4]
bus.rd_data[5] <= ram:ram_block_inst_0.o_rdata[5]
bus.rd_data[6] <= ram:ram_block_inst_0.o_rdata[6]
bus.rd_data[7] <= ram:ram_block_inst_0.o_rdata[7]
bus.rd_data[8] <= ram:ram_block_inst_1.o_rdata[0]
bus.rd_data[9] <= ram:ram_block_inst_1.o_rdata[1]
bus.rd_data[10] <= ram:ram_block_inst_1.o_rdata[2]
bus.rd_data[11] <= ram:ram_block_inst_1.o_rdata[3]
bus.rd_data[12] <= ram:ram_block_inst_1.o_rdata[4]
bus.rd_data[13] <= ram:ram_block_inst_1.o_rdata[5]
bus.rd_data[14] <= ram:ram_block_inst_1.o_rdata[6]
bus.rd_data[15] <= ram:ram_block_inst_1.o_rdata[7]
bus.rd_data[16] <= ram:ram_block_inst_2.o_rdata[0]
bus.rd_data[17] <= ram:ram_block_inst_2.o_rdata[1]
bus.rd_data[18] <= ram:ram_block_inst_2.o_rdata[2]
bus.rd_data[19] <= ram:ram_block_inst_2.o_rdata[3]
bus.rd_data[20] <= ram:ram_block_inst_2.o_rdata[4]
bus.rd_data[21] <= ram:ram_block_inst_2.o_rdata[5]
bus.rd_data[22] <= ram:ram_block_inst_2.o_rdata[6]
bus.rd_data[23] <= ram:ram_block_inst_2.o_rdata[7]
bus.rd_data[24] <= ram:ram_block_inst_3.o_rdata[0]
bus.rd_data[25] <= ram:ram_block_inst_3.o_rdata[1]
bus.rd_data[26] <= ram:ram_block_inst_3.o_rdata[2]
bus.rd_data[27] <= ram:ram_block_inst_3.o_rdata[3]
bus.rd_data[28] <= ram:ram_block_inst_3.o_rdata[4]
bus.rd_data[29] <= ram:ram_block_inst_3.o_rdata[5]
bus.rd_data[30] <= ram:ram_block_inst_3.o_rdata[6]
bus.rd_data[31] <= ram:ram_block_inst_3.o_rdata[7]
bus.rd_addr[0] => ~NO_FANOUT~
bus.rd_addr[1] => ~NO_FANOUT~
bus.rd_addr[2] => ram:ram_block_inst_0.i_raddr[0]
bus.rd_addr[2] => ram:ram_block_inst_1.i_raddr[0]
bus.rd_addr[2] => ram:ram_block_inst_2.i_raddr[0]
bus.rd_addr[2] => ram:ram_block_inst_3.i_raddr[0]
bus.rd_addr[3] => ram:ram_block_inst_0.i_raddr[1]
bus.rd_addr[3] => ram:ram_block_inst_1.i_raddr[1]
bus.rd_addr[3] => ram:ram_block_inst_2.i_raddr[1]
bus.rd_addr[3] => ram:ram_block_inst_3.i_raddr[1]
bus.rd_addr[4] => ram:ram_block_inst_0.i_raddr[2]
bus.rd_addr[4] => ram:ram_block_inst_1.i_raddr[2]
bus.rd_addr[4] => ram:ram_block_inst_2.i_raddr[2]
bus.rd_addr[4] => ram:ram_block_inst_3.i_raddr[2]
bus.rd_addr[5] => ram:ram_block_inst_0.i_raddr[3]
bus.rd_addr[5] => ram:ram_block_inst_1.i_raddr[3]
bus.rd_addr[5] => ram:ram_block_inst_2.i_raddr[3]
bus.rd_addr[5] => ram:ram_block_inst_3.i_raddr[3]
bus.rd_addr[6] => ram:ram_block_inst_0.i_raddr[4]
bus.rd_addr[6] => ram:ram_block_inst_1.i_raddr[4]
bus.rd_addr[6] => ram:ram_block_inst_2.i_raddr[4]
bus.rd_addr[6] => ram:ram_block_inst_3.i_raddr[4]
bus.rd_addr[7] => ram:ram_block_inst_0.i_raddr[5]
bus.rd_addr[7] => ram:ram_block_inst_1.i_raddr[5]
bus.rd_addr[7] => ram:ram_block_inst_2.i_raddr[5]
bus.rd_addr[7] => ram:ram_block_inst_3.i_raddr[5]
bus.rd_addr[8] => ram:ram_block_inst_0.i_raddr[6]
bus.rd_addr[8] => ram:ram_block_inst_1.i_raddr[6]
bus.rd_addr[8] => ram:ram_block_inst_2.i_raddr[6]
bus.rd_addr[8] => ram:ram_block_inst_3.i_raddr[6]
bus.rd_addr[9] => ram:ram_block_inst_0.i_raddr[7]
bus.rd_addr[9] => ram:ram_block_inst_1.i_raddr[7]
bus.rd_addr[9] => ram:ram_block_inst_2.i_raddr[7]
bus.rd_addr[9] => ram:ram_block_inst_3.i_raddr[7]
bus.rd_addr[10] => ram:ram_block_inst_0.i_raddr[8]
bus.rd_addr[10] => ram:ram_block_inst_1.i_raddr[8]
bus.rd_addr[10] => ram:ram_block_inst_2.i_raddr[8]
bus.rd_addr[10] => ram:ram_block_inst_3.i_raddr[8]
bus.rd_addr[11] => ram:ram_block_inst_0.i_raddr[9]
bus.rd_addr[11] => ram:ram_block_inst_1.i_raddr[9]
bus.rd_addr[11] => ram:ram_block_inst_2.i_raddr[9]
bus.rd_addr[11] => ram:ram_block_inst_3.i_raddr[9]
bus.rd_addr[12] => ram:ram_block_inst_0.i_raddr[10]
bus.rd_addr[12] => ram:ram_block_inst_1.i_raddr[10]
bus.rd_addr[12] => ram:ram_block_inst_2.i_raddr[10]
bus.rd_addr[12] => ram:ram_block_inst_3.i_raddr[10]
bus.rd_addr[13] => ~NO_FANOUT~
bus.rd_addr[14] => ~NO_FANOUT~
bus.rd_addr[15] => ~NO_FANOUT~
bus.rd_addr[16] => ~NO_FANOUT~
bus.rd_addr[17] => ~NO_FANOUT~
bus.rd_addr[18] => ~NO_FANOUT~
bus.rd_addr[19] => ~NO_FANOUT~
bus.rd_addr[20] => ~NO_FANOUT~
bus.rd_addr[21] => ~NO_FANOUT~
bus.rd_addr[22] => ~NO_FANOUT~
bus.rd_addr[23] => ~NO_FANOUT~
bus.rd_addr[24] => ~NO_FANOUT~
bus.rd_addr[25] => ~NO_FANOUT~
bus.rd_addr[26] => ~NO_FANOUT~
bus.rd_addr[27] => ~NO_FANOUT~
bus.rd_addr[28] => ~NO_FANOUT~
bus.rd_addr[29] => ~NO_FANOUT~
bus.rd_addr[30] => ~NO_FANOUT~
bus.rd_addr[31] => ~NO_FANOUT~
bus.rd_be[0] => ~NO_FANOUT~
bus.rd_be[1] => ~NO_FANOUT~
bus.rd_be[2] => ~NO_FANOUT~
bus.rd_be[3] => ~NO_FANOUT~
bus.rd_req => bus.rd_gnt.DATAIN


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[10].CLK
clk => data_ram_cell.waddr_a[9].CLK
clk => data_ram_cell.waddr_a[8].CLK
clk => data_ram_cell.waddr_a[7].CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_waddr[5] => data_ram_cell.waddr_a[5].DATAIN
i_waddr[5] => data_ram_cell.WADDR5
i_waddr[6] => data_ram_cell.waddr_a[6].DATAIN
i_waddr[6] => data_ram_cell.WADDR6
i_waddr[7] => data_ram_cell.waddr_a[7].DATAIN
i_waddr[7] => data_ram_cell.WADDR7
i_waddr[8] => data_ram_cell.waddr_a[8].DATAIN
i_waddr[8] => data_ram_cell.WADDR8
i_waddr[9] => data_ram_cell.waddr_a[9].DATAIN
i_waddr[9] => data_ram_cell.WADDR9
i_waddr[10] => data_ram_cell.waddr_a[10].DATAIN
i_waddr[10] => data_ram_cell.WADDR10
i_raddr[0] => data_ram_cell.RADDR
i_raddr[1] => data_ram_cell.RADDR1
i_raddr[2] => data_ram_cell.RADDR2
i_raddr[3] => data_ram_cell.RADDR3
i_raddr[4] => data_ram_cell.RADDR4
i_raddr[5] => data_ram_cell.RADDR5
i_raddr[6] => data_ram_cell.RADDR6
i_raddr[7] => data_ram_cell.RADDR7
i_raddr[8] => data_ram_cell.RADDR8
i_raddr[9] => data_ram_cell.RADDR9
i_raddr[10] => data_ram_cell.RADDR10
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[10].CLK
clk => data_ram_cell.waddr_a[9].CLK
clk => data_ram_cell.waddr_a[8].CLK
clk => data_ram_cell.waddr_a[7].CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_waddr[5] => data_ram_cell.waddr_a[5].DATAIN
i_waddr[5] => data_ram_cell.WADDR5
i_waddr[6] => data_ram_cell.waddr_a[6].DATAIN
i_waddr[6] => data_ram_cell.WADDR6
i_waddr[7] => data_ram_cell.waddr_a[7].DATAIN
i_waddr[7] => data_ram_cell.WADDR7
i_waddr[8] => data_ram_cell.waddr_a[8].DATAIN
i_waddr[8] => data_ram_cell.WADDR8
i_waddr[9] => data_ram_cell.waddr_a[9].DATAIN
i_waddr[9] => data_ram_cell.WADDR9
i_waddr[10] => data_ram_cell.waddr_a[10].DATAIN
i_waddr[10] => data_ram_cell.WADDR10
i_raddr[0] => data_ram_cell.RADDR
i_raddr[1] => data_ram_cell.RADDR1
i_raddr[2] => data_ram_cell.RADDR2
i_raddr[3] => data_ram_cell.RADDR3
i_raddr[4] => data_ram_cell.RADDR4
i_raddr[5] => data_ram_cell.RADDR5
i_raddr[6] => data_ram_cell.RADDR6
i_raddr[7] => data_ram_cell.RADDR7
i_raddr[8] => data_ram_cell.RADDR8
i_raddr[9] => data_ram_cell.RADDR9
i_raddr[10] => data_ram_cell.RADDR10
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[10].CLK
clk => data_ram_cell.waddr_a[9].CLK
clk => data_ram_cell.waddr_a[8].CLK
clk => data_ram_cell.waddr_a[7].CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_waddr[5] => data_ram_cell.waddr_a[5].DATAIN
i_waddr[5] => data_ram_cell.WADDR5
i_waddr[6] => data_ram_cell.waddr_a[6].DATAIN
i_waddr[6] => data_ram_cell.WADDR6
i_waddr[7] => data_ram_cell.waddr_a[7].DATAIN
i_waddr[7] => data_ram_cell.WADDR7
i_waddr[8] => data_ram_cell.waddr_a[8].DATAIN
i_waddr[8] => data_ram_cell.WADDR8
i_waddr[9] => data_ram_cell.waddr_a[9].DATAIN
i_waddr[9] => data_ram_cell.WADDR9
i_waddr[10] => data_ram_cell.waddr_a[10].DATAIN
i_waddr[10] => data_ram_cell.WADDR10
i_raddr[0] => data_ram_cell.RADDR
i_raddr[1] => data_ram_cell.RADDR1
i_raddr[2] => data_ram_cell.RADDR2
i_raddr[3] => data_ram_cell.RADDR3
i_raddr[4] => data_ram_cell.RADDR4
i_raddr[5] => data_ram_cell.RADDR5
i_raddr[6] => data_ram_cell.RADDR6
i_raddr[7] => data_ram_cell.RADDR7
i_raddr[8] => data_ram_cell.RADDR8
i_raddr[9] => data_ram_cell.RADDR9
i_raddr[10] => data_ram_cell.RADDR10
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[10].CLK
clk => data_ram_cell.waddr_a[9].CLK
clk => data_ram_cell.waddr_a[8].CLK
clk => data_ram_cell.waddr_a[7].CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_waddr[5] => data_ram_cell.waddr_a[5].DATAIN
i_waddr[5] => data_ram_cell.WADDR5
i_waddr[6] => data_ram_cell.waddr_a[6].DATAIN
i_waddr[6] => data_ram_cell.WADDR6
i_waddr[7] => data_ram_cell.waddr_a[7].DATAIN
i_waddr[7] => data_ram_cell.WADDR7
i_waddr[8] => data_ram_cell.waddr_a[8].DATAIN
i_waddr[8] => data_ram_cell.WADDR8
i_waddr[9] => data_ram_cell.waddr_a[9].DATAIN
i_waddr[9] => data_ram_cell.WADDR9
i_waddr[10] => data_ram_cell.waddr_a[10].DATAIN
i_waddr[10] => data_ram_cell.WADDR10
i_raddr[0] => data_ram_cell.RADDR
i_raddr[1] => data_ram_cell.RADDR1
i_raddr[2] => data_ram_cell.RADDR2
i_raddr[3] => data_ram_cell.RADDR3
i_raddr[4] => data_ram_cell.RADDR4
i_raddr[5] => data_ram_cell.RADDR5
i_raddr[6] => data_ram_cell.RADDR6
i_raddr[7] => data_ram_cell.RADDR7
i_raddr[8] => data_ram_cell.RADDR8
i_raddr[9] => data_ram_cell.RADDR9
i_raddr[10] => data_ram_cell.RADDR10
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst
clk => ram:ram_block_inst_0.clk
clk => ram:ram_block_inst_1.clk
clk => ram:ram_block_inst_2.clk
clk => ram:ram_block_inst_3.clk
rst_n => ~NO_FANOUT~
bus.wr_gnt <= bus.wr_req.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[0] => ram:ram_block_inst_0.i_wdata[0]
bus.wr_data[1] => ram:ram_block_inst_0.i_wdata[1]
bus.wr_data[2] => ram:ram_block_inst_0.i_wdata[2]
bus.wr_data[3] => ram:ram_block_inst_0.i_wdata[3]
bus.wr_data[4] => ram:ram_block_inst_0.i_wdata[4]
bus.wr_data[5] => ram:ram_block_inst_0.i_wdata[5]
bus.wr_data[6] => ram:ram_block_inst_0.i_wdata[6]
bus.wr_data[7] => ram:ram_block_inst_0.i_wdata[7]
bus.wr_data[8] => ram:ram_block_inst_1.i_wdata[0]
bus.wr_data[9] => ram:ram_block_inst_1.i_wdata[1]
bus.wr_data[10] => ram:ram_block_inst_1.i_wdata[2]
bus.wr_data[11] => ram:ram_block_inst_1.i_wdata[3]
bus.wr_data[12] => ram:ram_block_inst_1.i_wdata[4]
bus.wr_data[13] => ram:ram_block_inst_1.i_wdata[5]
bus.wr_data[14] => ram:ram_block_inst_1.i_wdata[6]
bus.wr_data[15] => ram:ram_block_inst_1.i_wdata[7]
bus.wr_data[16] => ram:ram_block_inst_2.i_wdata[0]
bus.wr_data[17] => ram:ram_block_inst_2.i_wdata[1]
bus.wr_data[18] => ram:ram_block_inst_2.i_wdata[2]
bus.wr_data[19] => ram:ram_block_inst_2.i_wdata[3]
bus.wr_data[20] => ram:ram_block_inst_2.i_wdata[4]
bus.wr_data[21] => ram:ram_block_inst_2.i_wdata[5]
bus.wr_data[22] => ram:ram_block_inst_2.i_wdata[6]
bus.wr_data[23] => ram:ram_block_inst_2.i_wdata[7]
bus.wr_data[24] => ram:ram_block_inst_3.i_wdata[0]
bus.wr_data[25] => ram:ram_block_inst_3.i_wdata[1]
bus.wr_data[26] => ram:ram_block_inst_3.i_wdata[2]
bus.wr_data[27] => ram:ram_block_inst_3.i_wdata[3]
bus.wr_data[28] => ram:ram_block_inst_3.i_wdata[4]
bus.wr_data[29] => ram:ram_block_inst_3.i_wdata[5]
bus.wr_data[30] => ram:ram_block_inst_3.i_wdata[6]
bus.wr_data[31] => ram:ram_block_inst_3.i_wdata[7]
bus.wr_addr[0] => ~NO_FANOUT~
bus.wr_addr[1] => ~NO_FANOUT~
bus.wr_addr[2] => ram:ram_block_inst_0.i_waddr[0]
bus.wr_addr[2] => ram:ram_block_inst_1.i_waddr[0]
bus.wr_addr[2] => ram:ram_block_inst_2.i_waddr[0]
bus.wr_addr[2] => ram:ram_block_inst_3.i_waddr[0]
bus.wr_addr[3] => ram:ram_block_inst_0.i_waddr[1]
bus.wr_addr[3] => ram:ram_block_inst_1.i_waddr[1]
bus.wr_addr[3] => ram:ram_block_inst_2.i_waddr[1]
bus.wr_addr[3] => ram:ram_block_inst_3.i_waddr[1]
bus.wr_addr[4] => ram:ram_block_inst_0.i_waddr[2]
bus.wr_addr[4] => ram:ram_block_inst_1.i_waddr[2]
bus.wr_addr[4] => ram:ram_block_inst_2.i_waddr[2]
bus.wr_addr[4] => ram:ram_block_inst_3.i_waddr[2]
bus.wr_addr[5] => ram:ram_block_inst_0.i_waddr[3]
bus.wr_addr[5] => ram:ram_block_inst_1.i_waddr[3]
bus.wr_addr[5] => ram:ram_block_inst_2.i_waddr[3]
bus.wr_addr[5] => ram:ram_block_inst_3.i_waddr[3]
bus.wr_addr[6] => ram:ram_block_inst_0.i_waddr[4]
bus.wr_addr[6] => ram:ram_block_inst_1.i_waddr[4]
bus.wr_addr[6] => ram:ram_block_inst_2.i_waddr[4]
bus.wr_addr[6] => ram:ram_block_inst_3.i_waddr[4]
bus.wr_addr[7] => ram:ram_block_inst_0.i_waddr[5]
bus.wr_addr[7] => ram:ram_block_inst_1.i_waddr[5]
bus.wr_addr[7] => ram:ram_block_inst_2.i_waddr[5]
bus.wr_addr[7] => ram:ram_block_inst_3.i_waddr[5]
bus.wr_addr[8] => ram:ram_block_inst_0.i_waddr[6]
bus.wr_addr[8] => ram:ram_block_inst_1.i_waddr[6]
bus.wr_addr[8] => ram:ram_block_inst_2.i_waddr[6]
bus.wr_addr[8] => ram:ram_block_inst_3.i_waddr[6]
bus.wr_addr[9] => ram:ram_block_inst_0.i_waddr[7]
bus.wr_addr[9] => ram:ram_block_inst_1.i_waddr[7]
bus.wr_addr[9] => ram:ram_block_inst_2.i_waddr[7]
bus.wr_addr[9] => ram:ram_block_inst_3.i_waddr[7]
bus.wr_addr[10] => ram:ram_block_inst_0.i_waddr[8]
bus.wr_addr[10] => ram:ram_block_inst_1.i_waddr[8]
bus.wr_addr[10] => ram:ram_block_inst_2.i_waddr[8]
bus.wr_addr[10] => ram:ram_block_inst_3.i_waddr[8]
bus.wr_addr[11] => ram:ram_block_inst_0.i_waddr[9]
bus.wr_addr[11] => ram:ram_block_inst_1.i_waddr[9]
bus.wr_addr[11] => ram:ram_block_inst_2.i_waddr[9]
bus.wr_addr[11] => ram:ram_block_inst_3.i_waddr[9]
bus.wr_addr[12] => ram:ram_block_inst_0.i_waddr[10]
bus.wr_addr[12] => ram:ram_block_inst_1.i_waddr[10]
bus.wr_addr[12] => ram:ram_block_inst_2.i_waddr[10]
bus.wr_addr[12] => ram:ram_block_inst_3.i_waddr[10]
bus.wr_addr[13] => ~NO_FANOUT~
bus.wr_addr[14] => ~NO_FANOUT~
bus.wr_addr[15] => ~NO_FANOUT~
bus.wr_addr[16] => ~NO_FANOUT~
bus.wr_addr[17] => ~NO_FANOUT~
bus.wr_addr[18] => ~NO_FANOUT~
bus.wr_addr[19] => ~NO_FANOUT~
bus.wr_addr[20] => ~NO_FANOUT~
bus.wr_addr[21] => ~NO_FANOUT~
bus.wr_addr[22] => ~NO_FANOUT~
bus.wr_addr[23] => ~NO_FANOUT~
bus.wr_addr[24] => ~NO_FANOUT~
bus.wr_addr[25] => ~NO_FANOUT~
bus.wr_addr[26] => ~NO_FANOUT~
bus.wr_addr[27] => ~NO_FANOUT~
bus.wr_addr[28] => ~NO_FANOUT~
bus.wr_addr[29] => ~NO_FANOUT~
bus.wr_addr[30] => ~NO_FANOUT~
bus.wr_addr[31] => ~NO_FANOUT~
bus.wr_be[0] => comb.IN0
bus.wr_be[1] => comb.IN0
bus.wr_be[2] => comb.IN0
bus.wr_be[3] => comb.IN0
bus.wr_req => comb.IN1
bus.wr_req => comb.IN1
bus.wr_req => comb.IN1
bus.wr_req => comb.IN1
bus.wr_req => bus.wr_gnt.DATAIN
bus.rd_gnt <= bus.rd_req.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[0] <= ram:ram_block_inst_0.o_rdata[0]
bus.rd_data[1] <= ram:ram_block_inst_0.o_rdata[1]
bus.rd_data[2] <= ram:ram_block_inst_0.o_rdata[2]
bus.rd_data[3] <= ram:ram_block_inst_0.o_rdata[3]
bus.rd_data[4] <= ram:ram_block_inst_0.o_rdata[4]
bus.rd_data[5] <= ram:ram_block_inst_0.o_rdata[5]
bus.rd_data[6] <= ram:ram_block_inst_0.o_rdata[6]
bus.rd_data[7] <= ram:ram_block_inst_0.o_rdata[7]
bus.rd_data[8] <= ram:ram_block_inst_1.o_rdata[0]
bus.rd_data[9] <= ram:ram_block_inst_1.o_rdata[1]
bus.rd_data[10] <= ram:ram_block_inst_1.o_rdata[2]
bus.rd_data[11] <= ram:ram_block_inst_1.o_rdata[3]
bus.rd_data[12] <= ram:ram_block_inst_1.o_rdata[4]
bus.rd_data[13] <= ram:ram_block_inst_1.o_rdata[5]
bus.rd_data[14] <= ram:ram_block_inst_1.o_rdata[6]
bus.rd_data[15] <= ram:ram_block_inst_1.o_rdata[7]
bus.rd_data[16] <= ram:ram_block_inst_2.o_rdata[0]
bus.rd_data[17] <= ram:ram_block_inst_2.o_rdata[1]
bus.rd_data[18] <= ram:ram_block_inst_2.o_rdata[2]
bus.rd_data[19] <= ram:ram_block_inst_2.o_rdata[3]
bus.rd_data[20] <= ram:ram_block_inst_2.o_rdata[4]
bus.rd_data[21] <= ram:ram_block_inst_2.o_rdata[5]
bus.rd_data[22] <= ram:ram_block_inst_2.o_rdata[6]
bus.rd_data[23] <= ram:ram_block_inst_2.o_rdata[7]
bus.rd_data[24] <= ram:ram_block_inst_3.o_rdata[0]
bus.rd_data[25] <= ram:ram_block_inst_3.o_rdata[1]
bus.rd_data[26] <= ram:ram_block_inst_3.o_rdata[2]
bus.rd_data[27] <= ram:ram_block_inst_3.o_rdata[3]
bus.rd_data[28] <= ram:ram_block_inst_3.o_rdata[4]
bus.rd_data[29] <= ram:ram_block_inst_3.o_rdata[5]
bus.rd_data[30] <= ram:ram_block_inst_3.o_rdata[6]
bus.rd_data[31] <= ram:ram_block_inst_3.o_rdata[7]
bus.rd_addr[0] => ~NO_FANOUT~
bus.rd_addr[1] => ~NO_FANOUT~
bus.rd_addr[2] => ram:ram_block_inst_0.i_raddr[0]
bus.rd_addr[2] => ram:ram_block_inst_1.i_raddr[0]
bus.rd_addr[2] => ram:ram_block_inst_2.i_raddr[0]
bus.rd_addr[2] => ram:ram_block_inst_3.i_raddr[0]
bus.rd_addr[3] => ram:ram_block_inst_0.i_raddr[1]
bus.rd_addr[3] => ram:ram_block_inst_1.i_raddr[1]
bus.rd_addr[3] => ram:ram_block_inst_2.i_raddr[1]
bus.rd_addr[3] => ram:ram_block_inst_3.i_raddr[1]
bus.rd_addr[4] => ram:ram_block_inst_0.i_raddr[2]
bus.rd_addr[4] => ram:ram_block_inst_1.i_raddr[2]
bus.rd_addr[4] => ram:ram_block_inst_2.i_raddr[2]
bus.rd_addr[4] => ram:ram_block_inst_3.i_raddr[2]
bus.rd_addr[5] => ram:ram_block_inst_0.i_raddr[3]
bus.rd_addr[5] => ram:ram_block_inst_1.i_raddr[3]
bus.rd_addr[5] => ram:ram_block_inst_2.i_raddr[3]
bus.rd_addr[5] => ram:ram_block_inst_3.i_raddr[3]
bus.rd_addr[6] => ram:ram_block_inst_0.i_raddr[4]
bus.rd_addr[6] => ram:ram_block_inst_1.i_raddr[4]
bus.rd_addr[6] => ram:ram_block_inst_2.i_raddr[4]
bus.rd_addr[6] => ram:ram_block_inst_3.i_raddr[4]
bus.rd_addr[7] => ram:ram_block_inst_0.i_raddr[5]
bus.rd_addr[7] => ram:ram_block_inst_1.i_raddr[5]
bus.rd_addr[7] => ram:ram_block_inst_2.i_raddr[5]
bus.rd_addr[7] => ram:ram_block_inst_3.i_raddr[5]
bus.rd_addr[8] => ram:ram_block_inst_0.i_raddr[6]
bus.rd_addr[8] => ram:ram_block_inst_1.i_raddr[6]
bus.rd_addr[8] => ram:ram_block_inst_2.i_raddr[6]
bus.rd_addr[8] => ram:ram_block_inst_3.i_raddr[6]
bus.rd_addr[9] => ram:ram_block_inst_0.i_raddr[7]
bus.rd_addr[9] => ram:ram_block_inst_1.i_raddr[7]
bus.rd_addr[9] => ram:ram_block_inst_2.i_raddr[7]
bus.rd_addr[9] => ram:ram_block_inst_3.i_raddr[7]
bus.rd_addr[10] => ram:ram_block_inst_0.i_raddr[8]
bus.rd_addr[10] => ram:ram_block_inst_1.i_raddr[8]
bus.rd_addr[10] => ram:ram_block_inst_2.i_raddr[8]
bus.rd_addr[10] => ram:ram_block_inst_3.i_raddr[8]
bus.rd_addr[11] => ram:ram_block_inst_0.i_raddr[9]
bus.rd_addr[11] => ram:ram_block_inst_1.i_raddr[9]
bus.rd_addr[11] => ram:ram_block_inst_2.i_raddr[9]
bus.rd_addr[11] => ram:ram_block_inst_3.i_raddr[9]
bus.rd_addr[12] => ram:ram_block_inst_0.i_raddr[10]
bus.rd_addr[12] => ram:ram_block_inst_1.i_raddr[10]
bus.rd_addr[12] => ram:ram_block_inst_2.i_raddr[10]
bus.rd_addr[12] => ram:ram_block_inst_3.i_raddr[10]
bus.rd_addr[13] => ~NO_FANOUT~
bus.rd_addr[14] => ~NO_FANOUT~
bus.rd_addr[15] => ~NO_FANOUT~
bus.rd_addr[16] => ~NO_FANOUT~
bus.rd_addr[17] => ~NO_FANOUT~
bus.rd_addr[18] => ~NO_FANOUT~
bus.rd_addr[19] => ~NO_FANOUT~
bus.rd_addr[20] => ~NO_FANOUT~
bus.rd_addr[21] => ~NO_FANOUT~
bus.rd_addr[22] => ~NO_FANOUT~
bus.rd_addr[23] => ~NO_FANOUT~
bus.rd_addr[24] => ~NO_FANOUT~
bus.rd_addr[25] => ~NO_FANOUT~
bus.rd_addr[26] => ~NO_FANOUT~
bus.rd_addr[27] => ~NO_FANOUT~
bus.rd_addr[28] => ~NO_FANOUT~
bus.rd_addr[29] => ~NO_FANOUT~
bus.rd_addr[30] => ~NO_FANOUT~
bus.rd_addr[31] => ~NO_FANOUT~
bus.rd_be[0] => ~NO_FANOUT~
bus.rd_be[1] => ~NO_FANOUT~
bus.rd_be[2] => ~NO_FANOUT~
bus.rd_be[3] => ~NO_FANOUT~
bus.rd_req => bus.rd_gnt.DATAIN


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[10].CLK
clk => data_ram_cell.waddr_a[9].CLK
clk => data_ram_cell.waddr_a[8].CLK
clk => data_ram_cell.waddr_a[7].CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_waddr[5] => data_ram_cell.waddr_a[5].DATAIN
i_waddr[5] => data_ram_cell.WADDR5
i_waddr[6] => data_ram_cell.waddr_a[6].DATAIN
i_waddr[6] => data_ram_cell.WADDR6
i_waddr[7] => data_ram_cell.waddr_a[7].DATAIN
i_waddr[7] => data_ram_cell.WADDR7
i_waddr[8] => data_ram_cell.waddr_a[8].DATAIN
i_waddr[8] => data_ram_cell.WADDR8
i_waddr[9] => data_ram_cell.waddr_a[9].DATAIN
i_waddr[9] => data_ram_cell.WADDR9
i_waddr[10] => data_ram_cell.waddr_a[10].DATAIN
i_waddr[10] => data_ram_cell.WADDR10
i_raddr[0] => data_ram_cell.RADDR
i_raddr[1] => data_ram_cell.RADDR1
i_raddr[2] => data_ram_cell.RADDR2
i_raddr[3] => data_ram_cell.RADDR3
i_raddr[4] => data_ram_cell.RADDR4
i_raddr[5] => data_ram_cell.RADDR5
i_raddr[6] => data_ram_cell.RADDR6
i_raddr[7] => data_ram_cell.RADDR7
i_raddr[8] => data_ram_cell.RADDR8
i_raddr[9] => data_ram_cell.RADDR9
i_raddr[10] => data_ram_cell.RADDR10
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[10].CLK
clk => data_ram_cell.waddr_a[9].CLK
clk => data_ram_cell.waddr_a[8].CLK
clk => data_ram_cell.waddr_a[7].CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_waddr[5] => data_ram_cell.waddr_a[5].DATAIN
i_waddr[5] => data_ram_cell.WADDR5
i_waddr[6] => data_ram_cell.waddr_a[6].DATAIN
i_waddr[6] => data_ram_cell.WADDR6
i_waddr[7] => data_ram_cell.waddr_a[7].DATAIN
i_waddr[7] => data_ram_cell.WADDR7
i_waddr[8] => data_ram_cell.waddr_a[8].DATAIN
i_waddr[8] => data_ram_cell.WADDR8
i_waddr[9] => data_ram_cell.waddr_a[9].DATAIN
i_waddr[9] => data_ram_cell.WADDR9
i_waddr[10] => data_ram_cell.waddr_a[10].DATAIN
i_waddr[10] => data_ram_cell.WADDR10
i_raddr[0] => data_ram_cell.RADDR
i_raddr[1] => data_ram_cell.RADDR1
i_raddr[2] => data_ram_cell.RADDR2
i_raddr[3] => data_ram_cell.RADDR3
i_raddr[4] => data_ram_cell.RADDR4
i_raddr[5] => data_ram_cell.RADDR5
i_raddr[6] => data_ram_cell.RADDR6
i_raddr[7] => data_ram_cell.RADDR7
i_raddr[8] => data_ram_cell.RADDR8
i_raddr[9] => data_ram_cell.RADDR9
i_raddr[10] => data_ram_cell.RADDR10
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[10].CLK
clk => data_ram_cell.waddr_a[9].CLK
clk => data_ram_cell.waddr_a[8].CLK
clk => data_ram_cell.waddr_a[7].CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_waddr[5] => data_ram_cell.waddr_a[5].DATAIN
i_waddr[5] => data_ram_cell.WADDR5
i_waddr[6] => data_ram_cell.waddr_a[6].DATAIN
i_waddr[6] => data_ram_cell.WADDR6
i_waddr[7] => data_ram_cell.waddr_a[7].DATAIN
i_waddr[7] => data_ram_cell.WADDR7
i_waddr[8] => data_ram_cell.waddr_a[8].DATAIN
i_waddr[8] => data_ram_cell.WADDR8
i_waddr[9] => data_ram_cell.waddr_a[9].DATAIN
i_waddr[9] => data_ram_cell.WADDR9
i_waddr[10] => data_ram_cell.waddr_a[10].DATAIN
i_waddr[10] => data_ram_cell.WADDR10
i_raddr[0] => data_ram_cell.RADDR
i_raddr[1] => data_ram_cell.RADDR1
i_raddr[2] => data_ram_cell.RADDR2
i_raddr[3] => data_ram_cell.RADDR3
i_raddr[4] => data_ram_cell.RADDR4
i_raddr[5] => data_ram_cell.RADDR5
i_raddr[6] => data_ram_cell.RADDR6
i_raddr[7] => data_ram_cell.RADDR7
i_raddr[8] => data_ram_cell.RADDR8
i_raddr[9] => data_ram_cell.RADDR9
i_raddr[10] => data_ram_cell.RADDR10
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[10].CLK
clk => data_ram_cell.waddr_a[9].CLK
clk => data_ram_cell.waddr_a[8].CLK
clk => data_ram_cell.waddr_a[7].CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_waddr[5] => data_ram_cell.waddr_a[5].DATAIN
i_waddr[5] => data_ram_cell.WADDR5
i_waddr[6] => data_ram_cell.waddr_a[6].DATAIN
i_waddr[6] => data_ram_cell.WADDR6
i_waddr[7] => data_ram_cell.waddr_a[7].DATAIN
i_waddr[7] => data_ram_cell.WADDR7
i_waddr[8] => data_ram_cell.waddr_a[8].DATAIN
i_waddr[8] => data_ram_cell.WADDR8
i_waddr[9] => data_ram_cell.waddr_a[9].DATAIN
i_waddr[9] => data_ram_cell.WADDR9
i_waddr[10] => data_ram_cell.waddr_a[10].DATAIN
i_waddr[10] => data_ram_cell.WADDR10
i_raddr[0] => data_ram_cell.RADDR
i_raddr[1] => data_ram_cell.RADDR1
i_raddr[2] => data_ram_cell.RADDR2
i_raddr[3] => data_ram_cell.RADDR3
i_raddr[4] => data_ram_cell.RADDR4
i_raddr[5] => data_ram_cell.RADDR5
i_raddr[6] => data_ram_cell.RADDR6
i_raddr[7] => data_ram_cell.RADDR7
i_raddr[8] => data_ram_cell.RADDR8
i_raddr[9] => data_ram_cell.RADDR9
i_raddr[10] => data_ram_cell.RADDR10
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst
clk => clk.IN1
rst_n => rst_n.IN1
o_hsync <= vga_char_svga:vga_char_86x32_inst.hsync
o_vsync <= vga_char_svga:vga_char_86x32_inst.vsync
o_red <= vga_char_svga:vga_char_86x32_inst.red
o_green <= vga_char_svga:vga_char_86x32_inst.green
o_blue <= vga_char_svga:vga_char_86x32_inst.blue
bus.wr_gnt <= bus.wr_req.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[0] => ram:ram_block_inst_0.i_wdata[0]
bus.wr_data[1] => ram:ram_block_inst_0.i_wdata[1]
bus.wr_data[2] => ram:ram_block_inst_0.i_wdata[2]
bus.wr_data[3] => ram:ram_block_inst_0.i_wdata[3]
bus.wr_data[4] => ram:ram_block_inst_0.i_wdata[4]
bus.wr_data[5] => ram:ram_block_inst_0.i_wdata[5]
bus.wr_data[6] => ram:ram_block_inst_0.i_wdata[6]
bus.wr_data[7] => ram:ram_block_inst_0.i_wdata[7]
bus.wr_data[8] => ram:ram_block_inst_1.i_wdata[0]
bus.wr_data[9] => ram:ram_block_inst_1.i_wdata[1]
bus.wr_data[10] => ram:ram_block_inst_1.i_wdata[2]
bus.wr_data[11] => ram:ram_block_inst_1.i_wdata[3]
bus.wr_data[12] => ram:ram_block_inst_1.i_wdata[4]
bus.wr_data[13] => ram:ram_block_inst_1.i_wdata[5]
bus.wr_data[14] => ram:ram_block_inst_1.i_wdata[6]
bus.wr_data[15] => ram:ram_block_inst_1.i_wdata[7]
bus.wr_data[16] => ram:ram_block_inst_2.i_wdata[0]
bus.wr_data[17] => ram:ram_block_inst_2.i_wdata[1]
bus.wr_data[18] => ram:ram_block_inst_2.i_wdata[2]
bus.wr_data[19] => ram:ram_block_inst_2.i_wdata[3]
bus.wr_data[20] => ram:ram_block_inst_2.i_wdata[4]
bus.wr_data[21] => ram:ram_block_inst_2.i_wdata[5]
bus.wr_data[22] => ram:ram_block_inst_2.i_wdata[6]
bus.wr_data[23] => ram:ram_block_inst_2.i_wdata[7]
bus.wr_data[24] => ram:ram_block_inst_3.i_wdata[0]
bus.wr_data[25] => ram:ram_block_inst_3.i_wdata[1]
bus.wr_data[26] => ram:ram_block_inst_3.i_wdata[2]
bus.wr_data[27] => ram:ram_block_inst_3.i_wdata[3]
bus.wr_data[28] => ram:ram_block_inst_3.i_wdata[4]
bus.wr_data[29] => ram:ram_block_inst_3.i_wdata[5]
bus.wr_data[30] => ram:ram_block_inst_3.i_wdata[6]
bus.wr_data[31] => ram:ram_block_inst_3.i_wdata[7]
bus.wr_addr[0] => ~NO_FANOUT~
bus.wr_addr[1] => ~NO_FANOUT~
bus.wr_addr[2] => ram:ram_block_inst_0.i_waddr[0]
bus.wr_addr[2] => ram:ram_block_inst_1.i_waddr[0]
bus.wr_addr[2] => ram:ram_block_inst_2.i_waddr[0]
bus.wr_addr[2] => ram:ram_block_inst_3.i_waddr[0]
bus.wr_addr[3] => ram:ram_block_inst_0.i_waddr[1]
bus.wr_addr[3] => ram:ram_block_inst_1.i_waddr[1]
bus.wr_addr[3] => ram:ram_block_inst_2.i_waddr[1]
bus.wr_addr[3] => ram:ram_block_inst_3.i_waddr[1]
bus.wr_addr[4] => ram:ram_block_inst_0.i_waddr[2]
bus.wr_addr[4] => ram:ram_block_inst_1.i_waddr[2]
bus.wr_addr[4] => ram:ram_block_inst_2.i_waddr[2]
bus.wr_addr[4] => ram:ram_block_inst_3.i_waddr[2]
bus.wr_addr[5] => ram:ram_block_inst_0.i_waddr[3]
bus.wr_addr[5] => ram:ram_block_inst_1.i_waddr[3]
bus.wr_addr[5] => ram:ram_block_inst_2.i_waddr[3]
bus.wr_addr[5] => ram:ram_block_inst_3.i_waddr[3]
bus.wr_addr[6] => ram:ram_block_inst_0.i_waddr[4]
bus.wr_addr[6] => ram:ram_block_inst_1.i_waddr[4]
bus.wr_addr[6] => ram:ram_block_inst_2.i_waddr[4]
bus.wr_addr[6] => ram:ram_block_inst_3.i_waddr[4]
bus.wr_addr[7] => ram:ram_block_inst_0.i_waddr[5]
bus.wr_addr[7] => ram:ram_block_inst_1.i_waddr[5]
bus.wr_addr[7] => ram:ram_block_inst_2.i_waddr[5]
bus.wr_addr[7] => ram:ram_block_inst_3.i_waddr[5]
bus.wr_addr[8] => ram:ram_block_inst_0.i_waddr[6]
bus.wr_addr[8] => ram:ram_block_inst_1.i_waddr[6]
bus.wr_addr[8] => ram:ram_block_inst_2.i_waddr[6]
bus.wr_addr[8] => ram:ram_block_inst_3.i_waddr[6]
bus.wr_addr[9] => ram:ram_block_inst_0.i_waddr[7]
bus.wr_addr[9] => ram:ram_block_inst_1.i_waddr[7]
bus.wr_addr[9] => ram:ram_block_inst_2.i_waddr[7]
bus.wr_addr[9] => ram:ram_block_inst_3.i_waddr[7]
bus.wr_addr[10] => ram:ram_block_inst_0.i_waddr[8]
bus.wr_addr[10] => ram:ram_block_inst_1.i_waddr[8]
bus.wr_addr[10] => ram:ram_block_inst_2.i_waddr[8]
bus.wr_addr[10] => ram:ram_block_inst_3.i_waddr[8]
bus.wr_addr[11] => ram:ram_block_inst_0.i_waddr[9]
bus.wr_addr[11] => ram:ram_block_inst_1.i_waddr[9]
bus.wr_addr[11] => ram:ram_block_inst_2.i_waddr[9]
bus.wr_addr[11] => ram:ram_block_inst_3.i_waddr[9]
bus.wr_addr[12] => ~NO_FANOUT~
bus.wr_addr[13] => ~NO_FANOUT~
bus.wr_addr[14] => ~NO_FANOUT~
bus.wr_addr[15] => ~NO_FANOUT~
bus.wr_addr[16] => ~NO_FANOUT~
bus.wr_addr[17] => ~NO_FANOUT~
bus.wr_addr[18] => ~NO_FANOUT~
bus.wr_addr[19] => ~NO_FANOUT~
bus.wr_addr[20] => ~NO_FANOUT~
bus.wr_addr[21] => ~NO_FANOUT~
bus.wr_addr[22] => ~NO_FANOUT~
bus.wr_addr[23] => ~NO_FANOUT~
bus.wr_addr[24] => ~NO_FANOUT~
bus.wr_addr[25] => ~NO_FANOUT~
bus.wr_addr[26] => ~NO_FANOUT~
bus.wr_addr[27] => ~NO_FANOUT~
bus.wr_addr[28] => ~NO_FANOUT~
bus.wr_addr[29] => ~NO_FANOUT~
bus.wr_addr[30] => ~NO_FANOUT~
bus.wr_addr[31] => ~NO_FANOUT~
bus.wr_be[0] => comb.IN0
bus.wr_be[1] => comb.IN0
bus.wr_be[2] => comb.IN0
bus.wr_be[3] => comb.IN0
bus.wr_req => comb.IN1
bus.wr_req => comb.IN1
bus.wr_req => comb.IN1
bus.wr_req => comb.IN1
bus.wr_req => bus.wr_gnt.DATAIN
bus.rd_gnt <= rd_gnt.DB_MAX_OUTPUT_PORT_TYPE
bus.rd_data[0] <= ram:ram_block_inst_0.o_rdata[0]
bus.rd_data[1] <= ram:ram_block_inst_0.o_rdata[1]
bus.rd_data[2] <= ram:ram_block_inst_0.o_rdata[2]
bus.rd_data[3] <= ram:ram_block_inst_0.o_rdata[3]
bus.rd_data[4] <= ram:ram_block_inst_0.o_rdata[4]
bus.rd_data[5] <= ram:ram_block_inst_0.o_rdata[5]
bus.rd_data[6] <= ram:ram_block_inst_0.o_rdata[6]
bus.rd_data[7] <= ram:ram_block_inst_0.o_rdata[7]
bus.rd_data[8] <= ram:ram_block_inst_1.o_rdata[0]
bus.rd_data[9] <= ram:ram_block_inst_1.o_rdata[1]
bus.rd_data[10] <= ram:ram_block_inst_1.o_rdata[2]
bus.rd_data[11] <= ram:ram_block_inst_1.o_rdata[3]
bus.rd_data[12] <= ram:ram_block_inst_1.o_rdata[4]
bus.rd_data[13] <= ram:ram_block_inst_1.o_rdata[5]
bus.rd_data[14] <= ram:ram_block_inst_1.o_rdata[6]
bus.rd_data[15] <= ram:ram_block_inst_1.o_rdata[7]
bus.rd_data[16] <= ram:ram_block_inst_2.o_rdata[0]
bus.rd_data[17] <= ram:ram_block_inst_2.o_rdata[1]
bus.rd_data[18] <= ram:ram_block_inst_2.o_rdata[2]
bus.rd_data[19] <= ram:ram_block_inst_2.o_rdata[3]
bus.rd_data[20] <= ram:ram_block_inst_2.o_rdata[4]
bus.rd_data[21] <= ram:ram_block_inst_2.o_rdata[5]
bus.rd_data[22] <= ram:ram_block_inst_2.o_rdata[6]
bus.rd_data[23] <= ram:ram_block_inst_2.o_rdata[7]
bus.rd_data[24] <= ram:ram_block_inst_3.o_rdata[0]
bus.rd_data[25] <= ram:ram_block_inst_3.o_rdata[1]
bus.rd_data[26] <= ram:ram_block_inst_3.o_rdata[2]
bus.rd_data[27] <= ram:ram_block_inst_3.o_rdata[3]
bus.rd_data[28] <= ram:ram_block_inst_3.o_rdata[4]
bus.rd_data[29] <= ram:ram_block_inst_3.o_rdata[5]
bus.rd_data[30] <= ram:ram_block_inst_3.o_rdata[6]
bus.rd_data[31] <= ram:ram_block_inst_3.o_rdata[7]
bus.rd_addr[0] => ~NO_FANOUT~
bus.rd_addr[1] => ~NO_FANOUT~
bus.rd_addr[2] => cell_rd_addr[0].DATAA
bus.rd_addr[3] => cell_rd_addr[1].DATAA
bus.rd_addr[4] => cell_rd_addr[2].DATAA
bus.rd_addr[5] => cell_rd_addr[3].DATAA
bus.rd_addr[6] => cell_rd_addr[4].DATAA
bus.rd_addr[7] => cell_rd_addr[5].DATAA
bus.rd_addr[8] => cell_rd_addr[6].DATAA
bus.rd_addr[9] => cell_rd_addr[7].DATAA
bus.rd_addr[10] => cell_rd_addr[8].DATAA
bus.rd_addr[11] => cell_rd_addr[9].DATAA
bus.rd_addr[12] => ~NO_FANOUT~
bus.rd_addr[13] => ~NO_FANOUT~
bus.rd_addr[14] => ~NO_FANOUT~
bus.rd_addr[15] => ~NO_FANOUT~
bus.rd_addr[16] => ~NO_FANOUT~
bus.rd_addr[17] => ~NO_FANOUT~
bus.rd_addr[18] => ~NO_FANOUT~
bus.rd_addr[19] => ~NO_FANOUT~
bus.rd_addr[20] => ~NO_FANOUT~
bus.rd_addr[21] => ~NO_FANOUT~
bus.rd_addr[22] => ~NO_FANOUT~
bus.rd_addr[23] => ~NO_FANOUT~
bus.rd_addr[24] => ~NO_FANOUT~
bus.rd_addr[25] => ~NO_FANOUT~
bus.rd_addr[26] => ~NO_FANOUT~
bus.rd_addr[27] => ~NO_FANOUT~
bus.rd_addr[28] => ~NO_FANOUT~
bus.rd_addr[29] => ~NO_FANOUT~
bus.rd_addr[30] => ~NO_FANOUT~
bus.rd_addr[31] => ~NO_FANOUT~
bus.rd_be[0] => ~NO_FANOUT~
bus.rd_be[1] => ~NO_FANOUT~
bus.rd_be[2] => ~NO_FANOUT~
bus.rd_be[3] => ~NO_FANOUT~
bus.rd_req => rd_gnt.IN1


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[10].CLK
clk => data_ram_cell.waddr_a[9].CLK
clk => data_ram_cell.waddr_a[8].CLK
clk => data_ram_cell.waddr_a[7].CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_waddr[5] => data_ram_cell.waddr_a[5].DATAIN
i_waddr[5] => data_ram_cell.WADDR5
i_waddr[6] => data_ram_cell.waddr_a[6].DATAIN
i_waddr[6] => data_ram_cell.WADDR6
i_waddr[7] => data_ram_cell.waddr_a[7].DATAIN
i_waddr[7] => data_ram_cell.WADDR7
i_waddr[8] => data_ram_cell.waddr_a[8].DATAIN
i_waddr[8] => data_ram_cell.WADDR8
i_waddr[9] => data_ram_cell.waddr_a[9].DATAIN
i_waddr[9] => data_ram_cell.WADDR9
i_waddr[10] => data_ram_cell.waddr_a[10].DATAIN
i_waddr[10] => data_ram_cell.WADDR10
i_raddr[0] => data_ram_cell.RADDR
i_raddr[1] => data_ram_cell.RADDR1
i_raddr[2] => data_ram_cell.RADDR2
i_raddr[3] => data_ram_cell.RADDR3
i_raddr[4] => data_ram_cell.RADDR4
i_raddr[5] => data_ram_cell.RADDR5
i_raddr[6] => data_ram_cell.RADDR6
i_raddr[7] => data_ram_cell.RADDR7
i_raddr[8] => data_ram_cell.RADDR8
i_raddr[9] => data_ram_cell.RADDR9
i_raddr[10] => data_ram_cell.RADDR10
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[10].CLK
clk => data_ram_cell.waddr_a[9].CLK
clk => data_ram_cell.waddr_a[8].CLK
clk => data_ram_cell.waddr_a[7].CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_waddr[5] => data_ram_cell.waddr_a[5].DATAIN
i_waddr[5] => data_ram_cell.WADDR5
i_waddr[6] => data_ram_cell.waddr_a[6].DATAIN
i_waddr[6] => data_ram_cell.WADDR6
i_waddr[7] => data_ram_cell.waddr_a[7].DATAIN
i_waddr[7] => data_ram_cell.WADDR7
i_waddr[8] => data_ram_cell.waddr_a[8].DATAIN
i_waddr[8] => data_ram_cell.WADDR8
i_waddr[9] => data_ram_cell.waddr_a[9].DATAIN
i_waddr[9] => data_ram_cell.WADDR9
i_waddr[10] => data_ram_cell.waddr_a[10].DATAIN
i_waddr[10] => data_ram_cell.WADDR10
i_raddr[0] => data_ram_cell.RADDR
i_raddr[1] => data_ram_cell.RADDR1
i_raddr[2] => data_ram_cell.RADDR2
i_raddr[3] => data_ram_cell.RADDR3
i_raddr[4] => data_ram_cell.RADDR4
i_raddr[5] => data_ram_cell.RADDR5
i_raddr[6] => data_ram_cell.RADDR6
i_raddr[7] => data_ram_cell.RADDR7
i_raddr[8] => data_ram_cell.RADDR8
i_raddr[9] => data_ram_cell.RADDR9
i_raddr[10] => data_ram_cell.RADDR10
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[10].CLK
clk => data_ram_cell.waddr_a[9].CLK
clk => data_ram_cell.waddr_a[8].CLK
clk => data_ram_cell.waddr_a[7].CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_waddr[5] => data_ram_cell.waddr_a[5].DATAIN
i_waddr[5] => data_ram_cell.WADDR5
i_waddr[6] => data_ram_cell.waddr_a[6].DATAIN
i_waddr[6] => data_ram_cell.WADDR6
i_waddr[7] => data_ram_cell.waddr_a[7].DATAIN
i_waddr[7] => data_ram_cell.WADDR7
i_waddr[8] => data_ram_cell.waddr_a[8].DATAIN
i_waddr[8] => data_ram_cell.WADDR8
i_waddr[9] => data_ram_cell.waddr_a[9].DATAIN
i_waddr[9] => data_ram_cell.WADDR9
i_waddr[10] => data_ram_cell.waddr_a[10].DATAIN
i_waddr[10] => data_ram_cell.WADDR10
i_raddr[0] => data_ram_cell.RADDR
i_raddr[1] => data_ram_cell.RADDR1
i_raddr[2] => data_ram_cell.RADDR2
i_raddr[3] => data_ram_cell.RADDR3
i_raddr[4] => data_ram_cell.RADDR4
i_raddr[5] => data_ram_cell.RADDR5
i_raddr[6] => data_ram_cell.RADDR6
i_raddr[7] => data_ram_cell.RADDR7
i_raddr[8] => data_ram_cell.RADDR8
i_raddr[9] => data_ram_cell.RADDR9
i_raddr[10] => data_ram_cell.RADDR10
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[10].CLK
clk => data_ram_cell.waddr_a[9].CLK
clk => data_ram_cell.waddr_a[8].CLK
clk => data_ram_cell.waddr_a[7].CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_waddr[0] => data_ram_cell.waddr_a[0].DATAIN
i_waddr[0] => data_ram_cell.WADDR
i_waddr[1] => data_ram_cell.waddr_a[1].DATAIN
i_waddr[1] => data_ram_cell.WADDR1
i_waddr[2] => data_ram_cell.waddr_a[2].DATAIN
i_waddr[2] => data_ram_cell.WADDR2
i_waddr[3] => data_ram_cell.waddr_a[3].DATAIN
i_waddr[3] => data_ram_cell.WADDR3
i_waddr[4] => data_ram_cell.waddr_a[4].DATAIN
i_waddr[4] => data_ram_cell.WADDR4
i_waddr[5] => data_ram_cell.waddr_a[5].DATAIN
i_waddr[5] => data_ram_cell.WADDR5
i_waddr[6] => data_ram_cell.waddr_a[6].DATAIN
i_waddr[6] => data_ram_cell.WADDR6
i_waddr[7] => data_ram_cell.waddr_a[7].DATAIN
i_waddr[7] => data_ram_cell.WADDR7
i_waddr[8] => data_ram_cell.waddr_a[8].DATAIN
i_waddr[8] => data_ram_cell.WADDR8
i_waddr[9] => data_ram_cell.waddr_a[9].DATAIN
i_waddr[9] => data_ram_cell.WADDR9
i_waddr[10] => data_ram_cell.waddr_a[10].DATAIN
i_waddr[10] => data_ram_cell.WADDR10
i_raddr[0] => data_ram_cell.RADDR
i_raddr[1] => data_ram_cell.RADDR1
i_raddr[2] => data_ram_cell.RADDR2
i_raddr[3] => data_ram_cell.RADDR3
i_raddr[4] => data_ram_cell.RADDR4
i_raddr[5] => data_ram_cell.RADDR5
i_raddr[6] => data_ram_cell.RADDR6
i_raddr[7] => data_ram_cell.RADDR7
i_raddr[8] => data_ram_cell.RADDR8
i_raddr[9] => data_ram_cell.RADDR9
i_raddr[10] => data_ram_cell.RADDR10
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst
clk => ram128B:ram128B_vga_line_buffer_inst.clk
clk => char8x16_rom:char_8x16_rom_inst.clk
clk => ascii_latch[0].CLK
clk => ascii_latch[1].CLK
clk => ascii_latch[2].CLK
clk => ascii_latch[3].CLK
clk => ascii_latch[4].CLK
clk => ascii_latch[5].CLK
clk => ascii_latch[6].CLK
clk => ascii_latch[7].CLK
clk => blue~reg0.CLK
clk => green~reg0.CLK
clk => red~reg0.CLK
clk => x_h2[0].CLK
clk => x_h2[1].CLK
clk => x_h2[2].CLK
clk => x_h2[3].CLK
clk => x_h2[4].CLK
clk => x_h2[5].CLK
clk => x_h2[6].CLK
clk => x_h1[0].CLK
clk => x_h1[1].CLK
clk => x_h1[2].CLK
clk => x_h1[3].CLK
clk => x_h1[4].CLK
clk => x_h1[5].CLK
clk => x_h1[6].CLK
clk => x_l4[0].CLK
clk => x_l4[1].CLK
clk => x_l4[2].CLK
clk => y_l3[0].CLK
clk => y_l3[1].CLK
clk => y_l3[2].CLK
clk => y_l3[3].CLK
clk => x_l3[0].CLK
clk => x_l3[1].CLK
clk => x_l3[2].CLK
clk => y_l2[0].CLK
clk => y_l2[1].CLK
clk => y_l2[2].CLK
clk => y_l2[3].CLK
clk => x_l2[0].CLK
clk => x_l2[1].CLK
clk => x_l2[2].CLK
clk => y_l1[0].CLK
clk => y_l1[1].CLK
clk => y_l1[2].CLK
clk => y_l1[3].CLK
clk => x_l1[0].CLK
clk => x_l1[1].CLK
clk => x_l1[2].CLK
clk => addr[0]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[6]~reg0.CLK
clk => addr[7]~reg0.CLK
clk => addr[8]~reg0.CLK
clk => addr[9]~reg0.CLK
clk => addr[10]~reg0.CLK
clk => addr[11]~reg0.CLK
clk => req2.CLK
clk => req1.CLK
clk => req~reg0.CLK
clk => cy[0].CLK
clk => cy[1].CLK
clk => cy[2].CLK
clk => cy[3].CLK
clk => cy[4].CLK
clk => cy[5].CLK
clk => cy[6].CLK
clk => cy[7].CLK
clk => cy[8].CLK
clk => cy[9].CLK
clk => cx[0].CLK
clk => cx[1].CLK
clk => cx[2].CLK
clk => cx[3].CLK
clk => cx[4].CLK
clk => cx[5].CLK
clk => cx[6].CLK
clk => cx[7].CLK
clk => cx[8].CLK
clk => cx[9].CLK
clk => de.CLK
clk => vsync~reg0.CLK
clk => hsync~reg0.CLK
clk => vcnt[0].CLK
clk => vcnt[1].CLK
clk => vcnt[2].CLK
clk => vcnt[3].CLK
clk => vcnt[4].CLK
clk => vcnt[5].CLK
clk => vcnt[6].CLK
clk => vcnt[7].CLK
clk => vcnt[8].CLK
clk => vcnt[9].CLK
clk => vcnt[10].CLK
clk => vcnt[11].CLK
clk => hcnt[0].CLK
clk => hcnt[1].CLK
clk => hcnt[2].CLK
clk => hcnt[3].CLK
clk => hcnt[4].CLK
clk => hcnt[5].CLK
clk => hcnt[6].CLK
clk => hcnt[7].CLK
clk => hcnt[8].CLK
clk => hcnt[9].CLK
clk => hcnt[10].CLK
clk => hcnt[11].CLK
rst_n => addr[0]~reg0.ACLR
rst_n => addr[1]~reg0.ACLR
rst_n => addr[2]~reg0.ACLR
rst_n => addr[3]~reg0.ACLR
rst_n => addr[4]~reg0.ACLR
rst_n => addr[5]~reg0.ACLR
rst_n => addr[6]~reg0.ACLR
rst_n => addr[7]~reg0.ACLR
rst_n => addr[8]~reg0.ACLR
rst_n => addr[9]~reg0.ACLR
rst_n => addr[10]~reg0.ACLR
rst_n => addr[11]~reg0.ACLR
rst_n => vsync~reg0.ACLR
rst_n => hsync~reg0.ACLR
rst_n => blue~reg0.ACLR
rst_n => green~reg0.ACLR
rst_n => red~reg0.ACLR
rst_n => req2.ACLR
rst_n => req1.ACLR
rst_n => req~reg0.ACLR
rst_n => hcnt[0].ACLR
rst_n => hcnt[1].ACLR
rst_n => hcnt[2].ACLR
rst_n => hcnt[3].ACLR
rst_n => hcnt[4].ACLR
rst_n => hcnt[5].ACLR
rst_n => hcnt[6].ACLR
rst_n => hcnt[7].ACLR
rst_n => hcnt[8].ACLR
rst_n => hcnt[9].ACLR
rst_n => hcnt[10].ACLR
rst_n => hcnt[11].ACLR
rst_n => ascii_latch[0].ACLR
rst_n => ascii_latch[1].ACLR
rst_n => ascii_latch[2].ACLR
rst_n => ascii_latch[3].ACLR
rst_n => ascii_latch[4].ACLR
rst_n => ascii_latch[5].ACLR
rst_n => ascii_latch[6].ACLR
rst_n => ascii_latch[7].ACLR
rst_n => vcnt[0].ACLR
rst_n => vcnt[1].ACLR
rst_n => vcnt[2].ACLR
rst_n => vcnt[3].ACLR
rst_n => vcnt[4].ACLR
rst_n => vcnt[5].ACLR
rst_n => vcnt[6].ACLR
rst_n => vcnt[7].ACLR
rst_n => vcnt[8].ACLR
rst_n => vcnt[9].ACLR
rst_n => vcnt[10].ACLR
rst_n => vcnt[11].ACLR
rst_n => de.ACLR
rst_n => cy[0].ACLR
rst_n => cy[1].ACLR
rst_n => cy[2].ACLR
rst_n => cy[3].ACLR
rst_n => cy[4].ACLR
rst_n => cy[5].ACLR
rst_n => cy[6].ACLR
rst_n => cy[7].ACLR
rst_n => cy[8].ACLR
rst_n => cy[9].ACLR
rst_n => cx[0].ACLR
rst_n => cx[1].ACLR
rst_n => cx[2].ACLR
rst_n => cx[3].ACLR
rst_n => cx[4].ACLR
rst_n => cx[5].ACLR
rst_n => cx[6].ACLR
rst_n => cx[7].ACLR
rst_n => cx[8].ACLR
rst_n => cx[9].ACLR
rst_n => x_h2[0].ACLR
rst_n => x_h2[1].ACLR
rst_n => x_h2[2].ACLR
rst_n => x_h2[3].ACLR
rst_n => x_h2[4].ACLR
rst_n => x_h2[5].ACLR
rst_n => x_h2[6].ACLR
rst_n => x_h1[0].ACLR
rst_n => x_h1[1].ACLR
rst_n => x_h1[2].ACLR
rst_n => x_h1[3].ACLR
rst_n => x_h1[4].ACLR
rst_n => x_h1[5].ACLR
rst_n => x_h1[6].ACLR
rst_n => x_l4[0].ACLR
rst_n => x_l4[1].ACLR
rst_n => x_l4[2].ACLR
rst_n => y_l3[0].ACLR
rst_n => y_l3[1].ACLR
rst_n => y_l3[2].ACLR
rst_n => y_l3[3].ACLR
rst_n => x_l3[0].ACLR
rst_n => x_l3[1].ACLR
rst_n => x_l3[2].ACLR
rst_n => y_l2[0].ACLR
rst_n => y_l2[1].ACLR
rst_n => y_l2[2].ACLR
rst_n => y_l2[3].ACLR
rst_n => x_l2[0].ACLR
rst_n => x_l2[1].ACLR
rst_n => x_l2[2].ACLR
rst_n => y_l1[0].ACLR
rst_n => y_l1[1].ACLR
rst_n => y_l1[2].ACLR
rst_n => y_l1[3].ACLR
rst_n => x_l1[0].ACLR
rst_n => x_l1[1].ACLR
rst_n => x_l1[2].ACLR
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
red <= red~reg0.DB_MAX_OUTPUT_PORT_TYPE
green <= green~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue <= blue~reg0.DB_MAX_OUTPUT_PORT_TYPE
req <= req~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii[0] => ascii_latch.DATAB
ascii[0] => ram128B:ram128B_vga_line_buffer_inst.i_wdata[0]
ascii[1] => ascii_latch.DATAB
ascii[1] => ram128B:ram128B_vga_line_buffer_inst.i_wdata[1]
ascii[2] => ascii_latch.DATAB
ascii[2] => ram128B:ram128B_vga_line_buffer_inst.i_wdata[2]
ascii[3] => ascii_latch.DATAB
ascii[3] => ram128B:ram128B_vga_line_buffer_inst.i_wdata[3]
ascii[4] => ascii_latch.DATAB
ascii[4] => ram128B:ram128B_vga_line_buffer_inst.i_wdata[4]
ascii[5] => ascii_latch.DATAB
ascii[5] => ram128B:ram128B_vga_line_buffer_inst.i_wdata[5]
ascii[6] => ascii_latch.DATAB
ascii[6] => ram128B:ram128B_vga_line_buffer_inst.i_wdata[6]
ascii[7] => ascii_latch.DATAB
ascii[7] => ram128B:ram128B_vga_line_buffer_inst.i_wdata[7]


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst
clk => data_ram_cell.we_a.CLK
clk => data_ram_cell.waddr_a[6].CLK
clk => data_ram_cell.waddr_a[5].CLK
clk => data_ram_cell.waddr_a[4].CLK
clk => data_ram_cell.waddr_a[3].CLK
clk => data_ram_cell.waddr_a[2].CLK
clk => data_ram_cell.waddr_a[1].CLK
clk => data_ram_cell.waddr_a[0].CLK
clk => data_ram_cell.data_a[7].CLK
clk => data_ram_cell.data_a[6].CLK
clk => data_ram_cell.data_a[5].CLK
clk => data_ram_cell.data_a[4].CLK
clk => data_ram_cell.data_a[3].CLK
clk => data_ram_cell.data_a[2].CLK
clk => data_ram_cell.data_a[1].CLK
clk => data_ram_cell.data_a[0].CLK
clk => o_rdata[0]~reg0.CLK
clk => o_rdata[1]~reg0.CLK
clk => o_rdata[2]~reg0.CLK
clk => o_rdata[3]~reg0.CLK
clk => o_rdata[4]~reg0.CLK
clk => o_rdata[5]~reg0.CLK
clk => o_rdata[6]~reg0.CLK
clk => o_rdata[7]~reg0.CLK
clk => data_ram_cell.CLK0
i_we => data_ram_cell.we_a.DATAIN
i_we => data_ram_cell.WE
i_addr[0] => data_ram_cell.waddr_a[0].DATAIN
i_addr[0] => data_ram_cell.WADDR
i_addr[0] => data_ram_cell.RADDR
i_addr[1] => data_ram_cell.waddr_a[1].DATAIN
i_addr[1] => data_ram_cell.WADDR1
i_addr[1] => data_ram_cell.RADDR1
i_addr[2] => data_ram_cell.waddr_a[2].DATAIN
i_addr[2] => data_ram_cell.WADDR2
i_addr[2] => data_ram_cell.RADDR2
i_addr[3] => data_ram_cell.waddr_a[3].DATAIN
i_addr[3] => data_ram_cell.WADDR3
i_addr[3] => data_ram_cell.RADDR3
i_addr[4] => data_ram_cell.waddr_a[4].DATAIN
i_addr[4] => data_ram_cell.WADDR4
i_addr[4] => data_ram_cell.RADDR4
i_addr[5] => data_ram_cell.waddr_a[5].DATAIN
i_addr[5] => data_ram_cell.WADDR5
i_addr[5] => data_ram_cell.RADDR5
i_addr[6] => data_ram_cell.waddr_a[6].DATAIN
i_addr[6] => data_ram_cell.WADDR6
i_addr[6] => data_ram_cell.RADDR6
i_wdata[0] => data_ram_cell.data_a[0].DATAIN
i_wdata[0] => data_ram_cell.DATAIN
i_wdata[1] => data_ram_cell.data_a[1].DATAIN
i_wdata[1] => data_ram_cell.DATAIN1
i_wdata[2] => data_ram_cell.data_a[2].DATAIN
i_wdata[2] => data_ram_cell.DATAIN2
i_wdata[3] => data_ram_cell.data_a[3].DATAIN
i_wdata[3] => data_ram_cell.DATAIN3
i_wdata[4] => data_ram_cell.data_a[4].DATAIN
i_wdata[4] => data_ram_cell.DATAIN4
i_wdata[5] => data_ram_cell.data_a[5].DATAIN
i_wdata[5] => data_ram_cell.DATAIN5
i_wdata[6] => data_ram_cell.data_a[6].DATAIN
i_wdata[6] => data_ram_cell.DATAIN6
i_wdata[7] => data_ram_cell.data_a[7].DATAIN
i_wdata[7] => data_ram_cell.DATAIN7
o_rdata[0] <= o_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[2] <= o_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[3] <= o_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[4] <= o_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[5] <= o_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[6] <= o_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[7] <= o_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => Mux0.IN2058
addr[0] => Mux1.IN2058
addr[0] => Mux2.IN2058
addr[0] => Mux3.IN2058
addr[0] => Mux4.IN2058
addr[0] => Mux5.IN2058
addr[0] => Mux6.IN2058
addr[0] => Mux7.IN2058
addr[1] => Mux0.IN2057
addr[1] => Mux1.IN2057
addr[1] => Mux2.IN2057
addr[1] => Mux3.IN2057
addr[1] => Mux4.IN2057
addr[1] => Mux5.IN2057
addr[1] => Mux6.IN2057
addr[1] => Mux7.IN2057
addr[2] => Mux0.IN2056
addr[2] => Mux1.IN2056
addr[2] => Mux2.IN2056
addr[2] => Mux3.IN2056
addr[2] => Mux4.IN2056
addr[2] => Mux5.IN2056
addr[2] => Mux6.IN2056
addr[2] => Mux7.IN2056
addr[3] => Mux0.IN2055
addr[3] => Mux1.IN2055
addr[3] => Mux2.IN2055
addr[3] => Mux3.IN2055
addr[3] => Mux4.IN2055
addr[3] => Mux5.IN2055
addr[3] => Mux6.IN2055
addr[3] => Mux7.IN2055
addr[4] => Mux0.IN2054
addr[4] => Mux1.IN2054
addr[4] => Mux2.IN2054
addr[4] => Mux3.IN2054
addr[4] => Mux4.IN2054
addr[4] => Mux5.IN2054
addr[4] => Mux6.IN2054
addr[4] => Mux7.IN2054
addr[5] => Mux0.IN2053
addr[5] => Mux1.IN2053
addr[5] => Mux2.IN2053
addr[5] => Mux3.IN2053
addr[5] => Mux4.IN2053
addr[5] => Mux5.IN2053
addr[5] => Mux6.IN2053
addr[5] => Mux7.IN2053
addr[6] => Mux0.IN2052
addr[6] => Mux1.IN2052
addr[6] => Mux2.IN2052
addr[6] => Mux3.IN2052
addr[6] => Mux4.IN2052
addr[6] => Mux5.IN2052
addr[6] => Mux6.IN2052
addr[6] => Mux7.IN2052
addr[7] => Mux0.IN2051
addr[7] => Mux1.IN2051
addr[7] => Mux2.IN2051
addr[7] => Mux3.IN2051
addr[7] => Mux4.IN2051
addr[7] => Mux5.IN2051
addr[7] => Mux6.IN2051
addr[7] => Mux7.IN2051
addr[8] => Mux0.IN2050
addr[8] => Mux1.IN2050
addr[8] => Mux2.IN2050
addr[8] => Mux3.IN2050
addr[8] => Mux4.IN2050
addr[8] => Mux5.IN2050
addr[8] => Mux6.IN2050
addr[8] => Mux7.IN2050
addr[9] => Mux0.IN2049
addr[9] => Mux1.IN2049
addr[9] => Mux2.IN2049
addr[9] => Mux3.IN2049
addr[9] => Mux4.IN2049
addr[9] => Mux5.IN2049
addr[9] => Mux6.IN2049
addr[9] => Mux7.IN2049
addr[10] => Mux0.IN2048
addr[10] => Mux1.IN2048
addr[10] => Mux2.IN2048
addr[10] => Mux3.IN2048
addr[10] => Mux4.IN2048
addr[10] => Mux5.IN2048
addr[10] => Mux6.IN2048
addr[10] => Mux7.IN2048
addr[11] => data.OUTPUTSELECT
addr[11] => data.OUTPUTSELECT
addr[11] => data.OUTPUTSELECT
addr[11] => data.OUTPUTSELECT
addr[11] => data.OUTPUTSELECT
addr[11] => data.OUTPUTSELECT
addr[11] => data.OUTPUTSELECT
addr[11] => data.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|pout_led:pout_led_inst
clk => led[0]~reg0.CLK
clk => led[1]~reg0.CLK
clk => led[2]~reg0.CLK
clk => led[3]~reg0.CLK
clk => led[4]~reg0.CLK
clk => led[5]~reg0.CLK
clk => led[6]~reg0.CLK
clk => led[7]~reg0.CLK
clk => led[8]~reg0.CLK
clk => led[9]~reg0.CLK
clk => led[10]~reg0.CLK
clk => led[11]~reg0.CLK
clk => led[12]~reg0.CLK
clk => led[13]~reg0.CLK
clk => led[14]~reg0.CLK
clk => led[15]~reg0.CLK
clk => led[16]~reg0.CLK
clk => led[17]~reg0.CLK
clk => led[18]~reg0.CLK
clk => led[19]~reg0.CLK
clk => led[20]~reg0.CLK
clk => led[21]~reg0.CLK
clk => led[22]~reg0.CLK
clk => led[23]~reg0.CLK
clk => led[24]~reg0.CLK
clk => led[25]~reg0.CLK
clk => led[26]~reg0.CLK
clk => led[27]~reg0.CLK
clk => led[28]~reg0.CLK
clk => led[29]~reg0.CLK
clk => led[30]~reg0.CLK
clk => led[31]~reg0.CLK
rst_n => led[0]~reg0.ACLR
rst_n => led[1]~reg0.ACLR
rst_n => led[2]~reg0.ACLR
rst_n => led[3]~reg0.ACLR
rst_n => led[4]~reg0.ACLR
rst_n => led[5]~reg0.ACLR
rst_n => led[6]~reg0.ACLR
rst_n => led[7]~reg0.ACLR
rst_n => led[8]~reg0.ACLR
rst_n => led[9]~reg0.ACLR
rst_n => led[10]~reg0.ACLR
rst_n => led[11]~reg0.ACLR
rst_n => led[12]~reg0.ACLR
rst_n => led[13]~reg0.ACLR
rst_n => led[14]~reg0.ACLR
rst_n => led[15]~reg0.ACLR
rst_n => led[16]~reg0.ACLR
rst_n => led[17]~reg0.ACLR
rst_n => led[18]~reg0.ACLR
rst_n => led[19]~reg0.ACLR
rst_n => led[20]~reg0.ACLR
rst_n => led[21]~reg0.ACLR
rst_n => led[22]~reg0.ACLR
rst_n => led[23]~reg0.ACLR
rst_n => led[24]~reg0.ACLR
rst_n => led[25]~reg0.ACLR
rst_n => led[26]~reg0.ACLR
rst_n => led[27]~reg0.ACLR
rst_n => led[28]~reg0.ACLR
rst_n => led[29]~reg0.ACLR
rst_n => led[30]~reg0.ACLR
rst_n => led[31]~reg0.ACLR
led[0] <= led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= led[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[5] <= led[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[6] <= led[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[7] <= led[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[8] <= led[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[9] <= led[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[10] <= led[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[11] <= led[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[12] <= led[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[13] <= led[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[14] <= led[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[15] <= led[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[16] <= led[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[17] <= led[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[18] <= led[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[19] <= led[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[20] <= led[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[21] <= led[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[22] <= led[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[23] <= led[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[24] <= led[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[25] <= led[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[26] <= led[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[27] <= led[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[28] <= led[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[29] <= led[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[30] <= led[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[31] <= led[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_gnt <= bus.wr_req.DB_MAX_OUTPUT_PORT_TYPE
bus.wr_data[0] => led[0]~reg0.DATAIN
bus.wr_data[1] => led[1]~reg0.DATAIN
bus.wr_data[2] => led[2]~reg0.DATAIN
bus.wr_data[3] => led[3]~reg0.DATAIN
bus.wr_data[4] => led[4]~reg0.DATAIN
bus.wr_data[5] => led[5]~reg0.DATAIN
bus.wr_data[6] => led[6]~reg0.DATAIN
bus.wr_data[7] => led[7]~reg0.DATAIN
bus.wr_data[8] => led[8]~reg0.DATAIN
bus.wr_data[9] => led[9]~reg0.DATAIN
bus.wr_data[10] => led[10]~reg0.DATAIN
bus.wr_data[11] => led[11]~reg0.DATAIN
bus.wr_data[12] => led[12]~reg0.DATAIN
bus.wr_data[13] => led[13]~reg0.DATAIN
bus.wr_data[14] => led[14]~reg0.DATAIN
bus.wr_data[15] => led[15]~reg0.DATAIN
bus.wr_data[16] => led[16]~reg0.DATAIN
bus.wr_data[17] => led[17]~reg0.DATAIN
bus.wr_data[18] => led[18]~reg0.DATAIN
bus.wr_data[19] => led[19]~reg0.DATAIN
bus.wr_data[20] => led[20]~reg0.DATAIN
bus.wr_data[21] => led[21]~reg0.DATAIN
bus.wr_data[22] => led[22]~reg0.DATAIN
bus.wr_data[23] => led[23]~reg0.DATAIN
bus.wr_data[24] => led[24]~reg0.DATAIN
bus.wr_data[25] => led[25]~reg0.DATAIN
bus.wr_data[26] => led[26]~reg0.DATAIN
bus.wr_data[27] => led[27]~reg0.DATAIN
bus.wr_data[28] => led[28]~reg0.DATAIN
bus.wr_data[29] => led[29]~reg0.DATAIN
bus.wr_data[30] => led[30]~reg0.DATAIN
bus.wr_data[31] => led[31]~reg0.DATAIN
bus.wr_addr[0] => ~NO_FANOUT~
bus.wr_addr[1] => ~NO_FANOUT~
bus.wr_addr[2] => Equal0.IN31
bus.wr_addr[3] => Equal0.IN30
bus.wr_addr[4] => ~NO_FANOUT~
bus.wr_addr[5] => ~NO_FANOUT~
bus.wr_addr[6] => ~NO_FANOUT~
bus.wr_addr[7] => ~NO_FANOUT~
bus.wr_addr[8] => ~NO_FANOUT~
bus.wr_addr[9] => ~NO_FANOUT~
bus.wr_addr[10] => ~NO_FANOUT~
bus.wr_addr[11] => ~NO_FANOUT~
bus.wr_addr[12] => ~NO_FANOUT~
bus.wr_addr[13] => ~NO_FANOUT~
bus.wr_addr[14] => ~NO_FANOUT~
bus.wr_addr[15] => ~NO_FANOUT~
bus.wr_addr[16] => ~NO_FANOUT~
bus.wr_addr[17] => ~NO_FANOUT~
bus.wr_addr[18] => ~NO_FANOUT~
bus.wr_addr[19] => ~NO_FANOUT~
bus.wr_addr[20] => ~NO_FANOUT~
bus.wr_addr[21] => ~NO_FANOUT~
bus.wr_addr[22] => ~NO_FANOUT~
bus.wr_addr[23] => ~NO_FANOUT~
bus.wr_addr[24] => ~NO_FANOUT~
bus.wr_addr[25] => ~NO_FANOUT~
bus.wr_addr[26] => ~NO_FANOUT~
bus.wr_addr[27] => ~NO_FANOUT~
bus.wr_addr[28] => ~NO_FANOUT~
bus.wr_addr[29] => ~NO_FANOUT~
bus.wr_addr[30] => ~NO_FANOUT~
bus.wr_addr[31] => ~NO_FANOUT~
bus.wr_be[0] => ~NO_FANOUT~
bus.wr_be[1] => ~NO_FANOUT~
bus.wr_be[2] => ~NO_FANOUT~
bus.wr_be[3] => ~NO_FANOUT~
bus.wr_req => always0.IN1
bus.wr_req => bus.wr_gnt.DATAIN
bus.rd_gnt <= <GND>
bus.rd_data[0] <= <GND>
bus.rd_data[1] <= <GND>
bus.rd_data[2] <= <GND>
bus.rd_data[3] <= <GND>
bus.rd_data[4] <= <GND>
bus.rd_data[5] <= <GND>
bus.rd_data[6] <= <GND>
bus.rd_data[7] <= <GND>
bus.rd_data[8] <= <GND>
bus.rd_data[9] <= <GND>
bus.rd_data[10] <= <GND>
bus.rd_data[11] <= <GND>
bus.rd_data[12] <= <GND>
bus.rd_data[13] <= <GND>
bus.rd_data[14] <= <GND>
bus.rd_data[15] <= <GND>
bus.rd_data[16] <= <GND>
bus.rd_data[17] <= <GND>
bus.rd_data[18] <= <GND>
bus.rd_data[19] <= <GND>
bus.rd_data[20] <= <GND>
bus.rd_data[21] <= <GND>
bus.rd_data[22] <= <GND>
bus.rd_data[23] <= <GND>
bus.rd_data[24] <= <GND>
bus.rd_data[25] <= <GND>
bus.rd_data[26] <= <GND>
bus.rd_data[27] <= <GND>
bus.rd_data[28] <= <GND>
bus.rd_data[29] <= <GND>
bus.rd_data[30] <= <GND>
bus.rd_data[31] <= <GND>
bus.rd_addr[0] => ~NO_FANOUT~
bus.rd_addr[1] => ~NO_FANOUT~
bus.rd_addr[2] => ~NO_FANOUT~
bus.rd_addr[3] => ~NO_FANOUT~
bus.rd_addr[4] => ~NO_FANOUT~
bus.rd_addr[5] => ~NO_FANOUT~
bus.rd_addr[6] => ~NO_FANOUT~
bus.rd_addr[7] => ~NO_FANOUT~
bus.rd_addr[8] => ~NO_FANOUT~
bus.rd_addr[9] => ~NO_FANOUT~
bus.rd_addr[10] => ~NO_FANOUT~
bus.rd_addr[11] => ~NO_FANOUT~
bus.rd_addr[12] => ~NO_FANOUT~
bus.rd_addr[13] => ~NO_FANOUT~
bus.rd_addr[14] => ~NO_FANOUT~
bus.rd_addr[15] => ~NO_FANOUT~
bus.rd_addr[16] => ~NO_FANOUT~
bus.rd_addr[17] => ~NO_FANOUT~
bus.rd_addr[18] => ~NO_FANOUT~
bus.rd_addr[19] => ~NO_FANOUT~
bus.rd_addr[20] => ~NO_FANOUT~
bus.rd_addr[21] => ~NO_FANOUT~
bus.rd_addr[22] => ~NO_FANOUT~
bus.rd_addr[23] => ~NO_FANOUT~
bus.rd_addr[24] => ~NO_FANOUT~
bus.rd_addr[25] => ~NO_FANOUT~
bus.rd_addr[26] => ~NO_FANOUT~
bus.rd_addr[27] => ~NO_FANOUT~
bus.rd_addr[28] => ~NO_FANOUT~
bus.rd_addr[29] => ~NO_FANOUT~
bus.rd_addr[30] => ~NO_FANOUT~
bus.rd_addr[31] => ~NO_FANOUT~
bus.rd_be[0] => ~NO_FANOUT~
bus.rd_be[1] => ~NO_FANOUT~
bus.rd_be[2] => ~NO_FANOUT~
bus.rd_be[3] => ~NO_FANOUT~
bus.rd_req => ~NO_FANOUT~


|HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst
clk => master_rd_slv_index_latch[0][0].CLK
clk => master_rd_slv_index_latch[0][1].CLK
clk => master_rd_slv_index_latch[0][2].CLK
clk => master_rd_slv_index_latch[1][0].CLK
clk => master_rd_slv_index_latch[1][1].CLK
clk => master_rd_slv_index_latch[1][2].CLK
clk => master_rd_slv_index_latch[2][0].CLK
clk => master_rd_slv_index_latch[2][1].CLK
clk => master_rd_slv_index_latch[2][2].CLK
rst_n => master_rd_slv_index_latch[0][0].ACLR
rst_n => master_rd_slv_index_latch[0][1].PRESET
rst_n => master_rd_slv_index_latch[0][2].PRESET
rst_n => master_rd_slv_index_latch[1][0].ACLR
rst_n => master_rd_slv_index_latch[1][1].PRESET
rst_n => master_rd_slv_index_latch[1][2].PRESET
rst_n => master_rd_slv_index_latch[2][0].ACLR
rst_n => master_rd_slv_index_latch[2][1].PRESET
rst_n => master_rd_slv_index_latch[2][2].PRESET
masters[0].wr_gnt <= wr_gnt.DB_MAX_OUTPUT_PORT_TYPE
masters[0].wr_data[0] => wr_data.DATAB
masters[0].wr_data[0] => wr_data.DATAB
masters[0].wr_data[0] => wr_data.DATAB
masters[0].wr_data[0] => wr_data.DATAB
masters[0].wr_data[0] => wr_data.DATAB
masters[0].wr_data[0] => wr_data.DATAB
masters[0].wr_data[1] => wr_data.DATAB
masters[0].wr_data[1] => wr_data.DATAB
masters[0].wr_data[1] => wr_data.DATAB
masters[0].wr_data[1] => wr_data.DATAB
masters[0].wr_data[1] => wr_data.DATAB
masters[0].wr_data[1] => wr_data.DATAB
masters[0].wr_data[2] => wr_data.DATAB
masters[0].wr_data[2] => wr_data.DATAB
masters[0].wr_data[2] => wr_data.DATAB
masters[0].wr_data[2] => wr_data.DATAB
masters[0].wr_data[2] => wr_data.DATAB
masters[0].wr_data[2] => wr_data.DATAB
masters[0].wr_data[3] => wr_data.DATAB
masters[0].wr_data[3] => wr_data.DATAB
masters[0].wr_data[3] => wr_data.DATAB
masters[0].wr_data[3] => wr_data.DATAB
masters[0].wr_data[3] => wr_data.DATAB
masters[0].wr_data[3] => wr_data.DATAB
masters[0].wr_data[4] => wr_data.DATAB
masters[0].wr_data[4] => wr_data.DATAB
masters[0].wr_data[4] => wr_data.DATAB
masters[0].wr_data[4] => wr_data.DATAB
masters[0].wr_data[4] => wr_data.DATAB
masters[0].wr_data[4] => wr_data.DATAB
masters[0].wr_data[5] => wr_data.DATAB
masters[0].wr_data[5] => wr_data.DATAB
masters[0].wr_data[5] => wr_data.DATAB
masters[0].wr_data[5] => wr_data.DATAB
masters[0].wr_data[5] => wr_data.DATAB
masters[0].wr_data[5] => wr_data.DATAB
masters[0].wr_data[6] => wr_data.DATAB
masters[0].wr_data[6] => wr_data.DATAB
masters[0].wr_data[6] => wr_data.DATAB
masters[0].wr_data[6] => wr_data.DATAB
masters[0].wr_data[6] => wr_data.DATAB
masters[0].wr_data[6] => wr_data.DATAB
masters[0].wr_data[7] => wr_data.DATAB
masters[0].wr_data[7] => wr_data.DATAB
masters[0].wr_data[7] => wr_data.DATAB
masters[0].wr_data[7] => wr_data.DATAB
masters[0].wr_data[7] => wr_data.DATAB
masters[0].wr_data[7] => wr_data.DATAB
masters[0].wr_data[8] => wr_data.DATAB
masters[0].wr_data[8] => wr_data.DATAB
masters[0].wr_data[8] => wr_data.DATAB
masters[0].wr_data[8] => wr_data.DATAB
masters[0].wr_data[8] => wr_data.DATAB
masters[0].wr_data[8] => wr_data.DATAB
masters[0].wr_data[9] => wr_data.DATAB
masters[0].wr_data[9] => wr_data.DATAB
masters[0].wr_data[9] => wr_data.DATAB
masters[0].wr_data[9] => wr_data.DATAB
masters[0].wr_data[9] => wr_data.DATAB
masters[0].wr_data[9] => wr_data.DATAB
masters[0].wr_data[10] => wr_data.DATAB
masters[0].wr_data[10] => wr_data.DATAB
masters[0].wr_data[10] => wr_data.DATAB
masters[0].wr_data[10] => wr_data.DATAB
masters[0].wr_data[10] => wr_data.DATAB
masters[0].wr_data[10] => wr_data.DATAB
masters[0].wr_data[11] => wr_data.DATAB
masters[0].wr_data[11] => wr_data.DATAB
masters[0].wr_data[11] => wr_data.DATAB
masters[0].wr_data[11] => wr_data.DATAB
masters[0].wr_data[11] => wr_data.DATAB
masters[0].wr_data[11] => wr_data.DATAB
masters[0].wr_data[12] => wr_data.DATAB
masters[0].wr_data[12] => wr_data.DATAB
masters[0].wr_data[12] => wr_data.DATAB
masters[0].wr_data[12] => wr_data.DATAB
masters[0].wr_data[12] => wr_data.DATAB
masters[0].wr_data[12] => wr_data.DATAB
masters[0].wr_data[13] => wr_data.DATAB
masters[0].wr_data[13] => wr_data.DATAB
masters[0].wr_data[13] => wr_data.DATAB
masters[0].wr_data[13] => wr_data.DATAB
masters[0].wr_data[13] => wr_data.DATAB
masters[0].wr_data[13] => wr_data.DATAB
masters[0].wr_data[14] => wr_data.DATAB
masters[0].wr_data[14] => wr_data.DATAB
masters[0].wr_data[14] => wr_data.DATAB
masters[0].wr_data[14] => wr_data.DATAB
masters[0].wr_data[14] => wr_data.DATAB
masters[0].wr_data[14] => wr_data.DATAB
masters[0].wr_data[15] => wr_data.DATAB
masters[0].wr_data[15] => wr_data.DATAB
masters[0].wr_data[15] => wr_data.DATAB
masters[0].wr_data[15] => wr_data.DATAB
masters[0].wr_data[15] => wr_data.DATAB
masters[0].wr_data[15] => wr_data.DATAB
masters[0].wr_data[16] => wr_data.DATAB
masters[0].wr_data[16] => wr_data.DATAB
masters[0].wr_data[16] => wr_data.DATAB
masters[0].wr_data[16] => wr_data.DATAB
masters[0].wr_data[16] => wr_data.DATAB
masters[0].wr_data[16] => wr_data.DATAB
masters[0].wr_data[17] => wr_data.DATAB
masters[0].wr_data[17] => wr_data.DATAB
masters[0].wr_data[17] => wr_data.DATAB
masters[0].wr_data[17] => wr_data.DATAB
masters[0].wr_data[17] => wr_data.DATAB
masters[0].wr_data[17] => wr_data.DATAB
masters[0].wr_data[18] => wr_data.DATAB
masters[0].wr_data[18] => wr_data.DATAB
masters[0].wr_data[18] => wr_data.DATAB
masters[0].wr_data[18] => wr_data.DATAB
masters[0].wr_data[18] => wr_data.DATAB
masters[0].wr_data[18] => wr_data.DATAB
masters[0].wr_data[19] => wr_data.DATAB
masters[0].wr_data[19] => wr_data.DATAB
masters[0].wr_data[19] => wr_data.DATAB
masters[0].wr_data[19] => wr_data.DATAB
masters[0].wr_data[19] => wr_data.DATAB
masters[0].wr_data[19] => wr_data.DATAB
masters[0].wr_data[20] => wr_data.DATAB
masters[0].wr_data[20] => wr_data.DATAB
masters[0].wr_data[20] => wr_data.DATAB
masters[0].wr_data[20] => wr_data.DATAB
masters[0].wr_data[20] => wr_data.DATAB
masters[0].wr_data[20] => wr_data.DATAB
masters[0].wr_data[21] => wr_data.DATAB
masters[0].wr_data[21] => wr_data.DATAB
masters[0].wr_data[21] => wr_data.DATAB
masters[0].wr_data[21] => wr_data.DATAB
masters[0].wr_data[21] => wr_data.DATAB
masters[0].wr_data[21] => wr_data.DATAB
masters[0].wr_data[22] => wr_data.DATAB
masters[0].wr_data[22] => wr_data.DATAB
masters[0].wr_data[22] => wr_data.DATAB
masters[0].wr_data[22] => wr_data.DATAB
masters[0].wr_data[22] => wr_data.DATAB
masters[0].wr_data[22] => wr_data.DATAB
masters[0].wr_data[23] => wr_data.DATAB
masters[0].wr_data[23] => wr_data.DATAB
masters[0].wr_data[23] => wr_data.DATAB
masters[0].wr_data[23] => wr_data.DATAB
masters[0].wr_data[23] => wr_data.DATAB
masters[0].wr_data[23] => wr_data.DATAB
masters[0].wr_data[24] => wr_data.DATAB
masters[0].wr_data[24] => wr_data.DATAB
masters[0].wr_data[24] => wr_data.DATAB
masters[0].wr_data[24] => wr_data.DATAB
masters[0].wr_data[24] => wr_data.DATAB
masters[0].wr_data[24] => wr_data.DATAB
masters[0].wr_data[25] => wr_data.DATAB
masters[0].wr_data[25] => wr_data.DATAB
masters[0].wr_data[25] => wr_data.DATAB
masters[0].wr_data[25] => wr_data.DATAB
masters[0].wr_data[25] => wr_data.DATAB
masters[0].wr_data[25] => wr_data.DATAB
masters[0].wr_data[26] => wr_data.DATAB
masters[0].wr_data[26] => wr_data.DATAB
masters[0].wr_data[26] => wr_data.DATAB
masters[0].wr_data[26] => wr_data.DATAB
masters[0].wr_data[26] => wr_data.DATAB
masters[0].wr_data[26] => wr_data.DATAB
masters[0].wr_data[27] => wr_data.DATAB
masters[0].wr_data[27] => wr_data.DATAB
masters[0].wr_data[27] => wr_data.DATAB
masters[0].wr_data[27] => wr_data.DATAB
masters[0].wr_data[27] => wr_data.DATAB
masters[0].wr_data[27] => wr_data.DATAB
masters[0].wr_data[28] => wr_data.DATAB
masters[0].wr_data[28] => wr_data.DATAB
masters[0].wr_data[28] => wr_data.DATAB
masters[0].wr_data[28] => wr_data.DATAB
masters[0].wr_data[28] => wr_data.DATAB
masters[0].wr_data[28] => wr_data.DATAB
masters[0].wr_data[29] => wr_data.DATAB
masters[0].wr_data[29] => wr_data.DATAB
masters[0].wr_data[29] => wr_data.DATAB
masters[0].wr_data[29] => wr_data.DATAB
masters[0].wr_data[29] => wr_data.DATAB
masters[0].wr_data[29] => wr_data.DATAB
masters[0].wr_data[30] => wr_data.DATAB
masters[0].wr_data[30] => wr_data.DATAB
masters[0].wr_data[30] => wr_data.DATAB
masters[0].wr_data[30] => wr_data.DATAB
masters[0].wr_data[30] => wr_data.DATAB
masters[0].wr_data[30] => wr_data.DATAB
masters[0].wr_data[31] => wr_data.DATAB
masters[0].wr_data[31] => wr_data.DATAB
masters[0].wr_data[31] => wr_data.DATAB
masters[0].wr_data[31] => wr_data.DATAB
masters[0].wr_data[31] => wr_data.DATAB
masters[0].wr_data[31] => wr_data.DATAB
masters[0].wr_addr[0] => wr_addr.DATAB
masters[0].wr_addr[0] => wr_addr.DATAB
masters[0].wr_addr[0] => wr_addr.DATAB
masters[0].wr_addr[0] => wr_addr.DATAB
masters[0].wr_addr[0] => wr_addr.DATAB
masters[0].wr_addr[0] => wr_addr.DATAB
masters[0].wr_addr[1] => wr_addr.DATAB
masters[0].wr_addr[1] => wr_addr.DATAB
masters[0].wr_addr[1] => wr_addr.DATAB
masters[0].wr_addr[1] => wr_addr.DATAB
masters[0].wr_addr[1] => wr_addr.DATAB
masters[0].wr_addr[1] => wr_addr.DATAB
masters[0].wr_addr[2] => wr_addr.DATAB
masters[0].wr_addr[2] => wr_addr.DATAB
masters[0].wr_addr[2] => wr_addr.DATAB
masters[0].wr_addr[2] => wr_addr.DATAB
masters[0].wr_addr[2] => wr_addr.DATAB
masters[0].wr_addr[2] => Equal7.IN29
masters[0].wr_addr[3] => wr_addr.DATAB
masters[0].wr_addr[3] => wr_addr.DATAB
masters[0].wr_addr[3] => wr_addr.DATAB
masters[0].wr_addr[3] => wr_addr.DATAB
masters[0].wr_addr[3] => wr_addr.DATAB
masters[0].wr_addr[3] => Equal7.IN28
masters[0].wr_addr[4] => wr_addr.DATAB
masters[0].wr_addr[4] => wr_addr.DATAB
masters[0].wr_addr[4] => wr_addr.DATAB
masters[0].wr_addr[4] => wr_addr.DATAB
masters[0].wr_addr[4] => Equal1.IN27
masters[0].wr_addr[4] => Equal7.IN27
masters[0].wr_addr[5] => wr_addr.DATAB
masters[0].wr_addr[5] => wr_addr.DATAB
masters[0].wr_addr[5] => wr_addr.DATAB
masters[0].wr_addr[5] => wr_addr.DATAB
masters[0].wr_addr[5] => Equal1.IN26
masters[0].wr_addr[5] => Equal7.IN26
masters[0].wr_addr[6] => wr_addr.DATAB
masters[0].wr_addr[6] => wr_addr.DATAB
masters[0].wr_addr[6] => wr_addr.DATAB
masters[0].wr_addr[6] => wr_addr.DATAB
masters[0].wr_addr[6] => Equal1.IN25
masters[0].wr_addr[6] => Equal7.IN25
masters[0].wr_addr[7] => wr_addr.DATAB
masters[0].wr_addr[7] => wr_addr.DATAB
masters[0].wr_addr[7] => wr_addr.DATAB
masters[0].wr_addr[7] => wr_addr.DATAB
masters[0].wr_addr[7] => Equal1.IN24
masters[0].wr_addr[7] => Equal7.IN24
masters[0].wr_addr[8] => wr_addr.DATAB
masters[0].wr_addr[8] => wr_addr.DATAB
masters[0].wr_addr[8] => wr_addr.DATAB
masters[0].wr_addr[8] => wr_addr.DATAB
masters[0].wr_addr[8] => Equal1.IN23
masters[0].wr_addr[8] => Equal7.IN23
masters[0].wr_addr[9] => wr_addr.DATAB
masters[0].wr_addr[9] => wr_addr.DATAB
masters[0].wr_addr[9] => wr_addr.DATAB
masters[0].wr_addr[9] => wr_addr.DATAB
masters[0].wr_addr[9] => Equal1.IN22
masters[0].wr_addr[9] => Equal7.IN22
masters[0].wr_addr[10] => wr_addr.DATAB
masters[0].wr_addr[10] => wr_addr.DATAB
masters[0].wr_addr[10] => wr_addr.DATAB
masters[0].wr_addr[10] => wr_addr.DATAB
masters[0].wr_addr[10] => Equal1.IN21
masters[0].wr_addr[10] => Equal7.IN21
masters[0].wr_addr[11] => wr_addr.DATAB
masters[0].wr_addr[11] => wr_addr.DATAB
masters[0].wr_addr[11] => wr_addr.DATAB
masters[0].wr_addr[11] => wr_addr.DATAB
masters[0].wr_addr[11] => Equal1.IN20
masters[0].wr_addr[11] => Equal7.IN20
masters[0].wr_addr[12] => Equal1.IN2
masters[0].wr_addr[12] => Equal7.IN19
masters[0].wr_addr[12] => Equal13.IN19
masters[0].wr_addr[12] => Equal19.IN19
masters[0].wr_addr[12] => Equal25.IN19
masters[0].wr_addr[12] => Equal31.IN19
masters[0].wr_addr[13] => Equal1.IN19
masters[0].wr_addr[13] => Equal7.IN18
masters[0].wr_addr[13] => Equal13.IN18
masters[0].wr_addr[13] => Equal19.IN18
masters[0].wr_addr[13] => Equal25.IN18
masters[0].wr_addr[13] => Equal31.IN18
masters[0].wr_addr[14] => Equal1.IN18
masters[0].wr_addr[14] => Equal7.IN17
masters[0].wr_addr[14] => Equal13.IN17
masters[0].wr_addr[14] => Equal19.IN17
masters[0].wr_addr[14] => Equal25.IN17
masters[0].wr_addr[14] => Equal31.IN17
masters[0].wr_addr[15] => Equal1.IN17
masters[0].wr_addr[15] => Equal7.IN16
masters[0].wr_addr[15] => Equal13.IN16
masters[0].wr_addr[15] => Equal19.IN16
masters[0].wr_addr[15] => Equal25.IN0
masters[0].wr_addr[15] => Equal31.IN16
masters[0].wr_addr[16] => Equal1.IN1
masters[0].wr_addr[16] => Equal7.IN1
masters[0].wr_addr[16] => Equal13.IN15
masters[0].wr_addr[16] => Equal19.IN0
masters[0].wr_addr[16] => Equal25.IN16
masters[0].wr_addr[16] => Equal31.IN15
masters[0].wr_addr[17] => Equal1.IN0
masters[0].wr_addr[17] => Equal7.IN0
masters[0].wr_addr[17] => Equal13.IN0
masters[0].wr_addr[17] => Equal19.IN15
masters[0].wr_addr[17] => Equal25.IN15
masters[0].wr_addr[17] => Equal31.IN14
masters[0].wr_addr[18] => Equal1.IN16
masters[0].wr_addr[18] => Equal7.IN15
masters[0].wr_addr[18] => Equal13.IN14
masters[0].wr_addr[18] => Equal19.IN14
masters[0].wr_addr[18] => Equal25.IN14
masters[0].wr_addr[18] => Equal31.IN13
masters[0].wr_addr[19] => Equal1.IN15
masters[0].wr_addr[19] => Equal7.IN14
masters[0].wr_addr[19] => Equal13.IN13
masters[0].wr_addr[19] => Equal19.IN13
masters[0].wr_addr[19] => Equal25.IN13
masters[0].wr_addr[19] => Equal31.IN12
masters[0].wr_addr[20] => Equal1.IN14
masters[0].wr_addr[20] => Equal7.IN13
masters[0].wr_addr[20] => Equal13.IN12
masters[0].wr_addr[20] => Equal19.IN12
masters[0].wr_addr[20] => Equal25.IN12
masters[0].wr_addr[20] => Equal31.IN11
masters[0].wr_addr[21] => Equal1.IN13
masters[0].wr_addr[21] => Equal7.IN12
masters[0].wr_addr[21] => Equal13.IN11
masters[0].wr_addr[21] => Equal19.IN11
masters[0].wr_addr[21] => Equal25.IN11
masters[0].wr_addr[21] => Equal31.IN10
masters[0].wr_addr[22] => Equal1.IN12
masters[0].wr_addr[22] => Equal7.IN11
masters[0].wr_addr[22] => Equal13.IN10
masters[0].wr_addr[22] => Equal19.IN10
masters[0].wr_addr[22] => Equal25.IN10
masters[0].wr_addr[22] => Equal31.IN9
masters[0].wr_addr[23] => Equal1.IN11
masters[0].wr_addr[23] => Equal7.IN10
masters[0].wr_addr[23] => Equal13.IN9
masters[0].wr_addr[23] => Equal19.IN9
masters[0].wr_addr[23] => Equal25.IN9
masters[0].wr_addr[23] => Equal31.IN8
masters[0].wr_addr[24] => Equal1.IN10
masters[0].wr_addr[24] => Equal7.IN9
masters[0].wr_addr[24] => Equal13.IN8
masters[0].wr_addr[24] => Equal19.IN8
masters[0].wr_addr[24] => Equal25.IN8
masters[0].wr_addr[24] => Equal31.IN7
masters[0].wr_addr[25] => Equal1.IN9
masters[0].wr_addr[25] => Equal7.IN8
masters[0].wr_addr[25] => Equal13.IN7
masters[0].wr_addr[25] => Equal19.IN7
masters[0].wr_addr[25] => Equal25.IN7
masters[0].wr_addr[25] => Equal31.IN6
masters[0].wr_addr[26] => Equal1.IN8
masters[0].wr_addr[26] => Equal7.IN7
masters[0].wr_addr[26] => Equal13.IN6
masters[0].wr_addr[26] => Equal19.IN6
masters[0].wr_addr[26] => Equal25.IN6
masters[0].wr_addr[26] => Equal31.IN5
masters[0].wr_addr[27] => Equal1.IN7
masters[0].wr_addr[27] => Equal7.IN6
masters[0].wr_addr[27] => Equal13.IN5
masters[0].wr_addr[27] => Equal19.IN5
masters[0].wr_addr[27] => Equal25.IN5
masters[0].wr_addr[27] => Equal31.IN4
masters[0].wr_addr[28] => Equal1.IN6
masters[0].wr_addr[28] => Equal7.IN5
masters[0].wr_addr[28] => Equal13.IN4
masters[0].wr_addr[28] => Equal19.IN4
masters[0].wr_addr[28] => Equal25.IN4
masters[0].wr_addr[28] => Equal31.IN3
masters[0].wr_addr[29] => Equal1.IN5
masters[0].wr_addr[29] => Equal7.IN4
masters[0].wr_addr[29] => Equal13.IN3
masters[0].wr_addr[29] => Equal19.IN3
masters[0].wr_addr[29] => Equal25.IN3
masters[0].wr_addr[29] => Equal31.IN2
masters[0].wr_addr[30] => Equal1.IN4
masters[0].wr_addr[30] => Equal7.IN3
masters[0].wr_addr[30] => Equal13.IN2
masters[0].wr_addr[30] => Equal19.IN2
masters[0].wr_addr[30] => Equal25.IN2
masters[0].wr_addr[30] => Equal31.IN1
masters[0].wr_addr[31] => Equal1.IN3
masters[0].wr_addr[31] => Equal7.IN2
masters[0].wr_addr[31] => Equal13.IN1
masters[0].wr_addr[31] => Equal19.IN1
masters[0].wr_addr[31] => Equal25.IN1
masters[0].wr_addr[31] => Equal31.IN0
masters[0].wr_be[0] => wr_be.DATAB
masters[0].wr_be[0] => wr_be.DATAB
masters[0].wr_be[0] => wr_be.DATAB
masters[0].wr_be[0] => wr_be.DATAB
masters[0].wr_be[0] => wr_be.DATAB
masters[0].wr_be[0] => wr_be.DATAB
masters[0].wr_be[1] => wr_be.DATAB
masters[0].wr_be[1] => wr_be.DATAB
masters[0].wr_be[1] => wr_be.DATAB
masters[0].wr_be[1] => wr_be.DATAB
masters[0].wr_be[1] => wr_be.DATAB
masters[0].wr_be[1] => wr_be.DATAB
masters[0].wr_be[2] => wr_be.DATAB
masters[0].wr_be[2] => wr_be.DATAB
masters[0].wr_be[2] => wr_be.DATAB
masters[0].wr_be[2] => wr_be.DATAB
masters[0].wr_be[2] => wr_be.DATAB
masters[0].wr_be[2] => wr_be.DATAB
masters[0].wr_be[3] => wr_be.DATAB
masters[0].wr_be[3] => wr_be.DATAB
masters[0].wr_be[3] => wr_be.DATAB
masters[0].wr_be[3] => wr_be.DATAB
masters[0].wr_be[3] => wr_be.DATAB
masters[0].wr_be[3] => wr_be.DATAB
masters[0].wr_req => always0.IN1
masters[0].wr_req => always1.IN1
masters[0].wr_req => always2.IN1
masters[0].wr_req => always3.IN1
masters[0].wr_req => always4.IN1
masters[0].wr_req => always5.IN1
masters[0].rd_gnt <= masters_rd_gnt.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
masters[0].rd_addr[0] => rd_addr.DATAB
masters[0].rd_addr[0] => rd_addr.DATAB
masters[0].rd_addr[0] => rd_addr.DATAB
masters[0].rd_addr[0] => rd_addr.DATAB
masters[0].rd_addr[0] => rd_addr.DATAB
masters[0].rd_addr[0] => rd_addr.DATAB
masters[0].rd_addr[1] => rd_addr.DATAB
masters[0].rd_addr[1] => rd_addr.DATAB
masters[0].rd_addr[1] => rd_addr.DATAB
masters[0].rd_addr[1] => rd_addr.DATAB
masters[0].rd_addr[1] => rd_addr.DATAB
masters[0].rd_addr[1] => rd_addr.DATAB
masters[0].rd_addr[2] => rd_addr.DATAB
masters[0].rd_addr[2] => rd_addr.DATAB
masters[0].rd_addr[2] => rd_addr.DATAB
masters[0].rd_addr[2] => rd_addr.DATAB
masters[0].rd_addr[2] => rd_addr.DATAB
masters[0].rd_addr[2] => Equal6.IN29
masters[0].rd_addr[3] => rd_addr.DATAB
masters[0].rd_addr[3] => rd_addr.DATAB
masters[0].rd_addr[3] => rd_addr.DATAB
masters[0].rd_addr[3] => rd_addr.DATAB
masters[0].rd_addr[3] => rd_addr.DATAB
masters[0].rd_addr[3] => Equal6.IN28
masters[0].rd_addr[4] => rd_addr.DATAB
masters[0].rd_addr[4] => rd_addr.DATAB
masters[0].rd_addr[4] => rd_addr.DATAB
masters[0].rd_addr[4] => rd_addr.DATAB
masters[0].rd_addr[4] => Equal0.IN27
masters[0].rd_addr[4] => Equal6.IN27
masters[0].rd_addr[5] => rd_addr.DATAB
masters[0].rd_addr[5] => rd_addr.DATAB
masters[0].rd_addr[5] => rd_addr.DATAB
masters[0].rd_addr[5] => rd_addr.DATAB
masters[0].rd_addr[5] => Equal0.IN26
masters[0].rd_addr[5] => Equal6.IN26
masters[0].rd_addr[6] => rd_addr.DATAB
masters[0].rd_addr[6] => rd_addr.DATAB
masters[0].rd_addr[6] => rd_addr.DATAB
masters[0].rd_addr[6] => rd_addr.DATAB
masters[0].rd_addr[6] => Equal0.IN25
masters[0].rd_addr[6] => Equal6.IN25
masters[0].rd_addr[7] => rd_addr.DATAB
masters[0].rd_addr[7] => rd_addr.DATAB
masters[0].rd_addr[7] => rd_addr.DATAB
masters[0].rd_addr[7] => rd_addr.DATAB
masters[0].rd_addr[7] => Equal0.IN24
masters[0].rd_addr[7] => Equal6.IN24
masters[0].rd_addr[8] => rd_addr.DATAB
masters[0].rd_addr[8] => rd_addr.DATAB
masters[0].rd_addr[8] => rd_addr.DATAB
masters[0].rd_addr[8] => rd_addr.DATAB
masters[0].rd_addr[8] => Equal0.IN23
masters[0].rd_addr[8] => Equal6.IN23
masters[0].rd_addr[9] => rd_addr.DATAB
masters[0].rd_addr[9] => rd_addr.DATAB
masters[0].rd_addr[9] => rd_addr.DATAB
masters[0].rd_addr[9] => rd_addr.DATAB
masters[0].rd_addr[9] => Equal0.IN22
masters[0].rd_addr[9] => Equal6.IN22
masters[0].rd_addr[10] => rd_addr.DATAB
masters[0].rd_addr[10] => rd_addr.DATAB
masters[0].rd_addr[10] => rd_addr.DATAB
masters[0].rd_addr[10] => rd_addr.DATAB
masters[0].rd_addr[10] => Equal0.IN21
masters[0].rd_addr[10] => Equal6.IN21
masters[0].rd_addr[11] => rd_addr.DATAB
masters[0].rd_addr[11] => rd_addr.DATAB
masters[0].rd_addr[11] => rd_addr.DATAB
masters[0].rd_addr[11] => rd_addr.DATAB
masters[0].rd_addr[11] => Equal0.IN20
masters[0].rd_addr[11] => Equal6.IN20
masters[0].rd_addr[12] => Equal0.IN2
masters[0].rd_addr[12] => Equal6.IN19
masters[0].rd_addr[12] => Equal12.IN19
masters[0].rd_addr[12] => Equal18.IN19
masters[0].rd_addr[12] => Equal24.IN19
masters[0].rd_addr[12] => Equal30.IN19
masters[0].rd_addr[13] => Equal0.IN19
masters[0].rd_addr[13] => Equal6.IN18
masters[0].rd_addr[13] => Equal12.IN18
masters[0].rd_addr[13] => Equal18.IN18
masters[0].rd_addr[13] => Equal24.IN18
masters[0].rd_addr[13] => Equal30.IN18
masters[0].rd_addr[14] => Equal0.IN18
masters[0].rd_addr[14] => Equal6.IN17
masters[0].rd_addr[14] => Equal12.IN17
masters[0].rd_addr[14] => Equal18.IN17
masters[0].rd_addr[14] => Equal24.IN17
masters[0].rd_addr[14] => Equal30.IN17
masters[0].rd_addr[15] => Equal0.IN17
masters[0].rd_addr[15] => Equal6.IN16
masters[0].rd_addr[15] => Equal12.IN16
masters[0].rd_addr[15] => Equal18.IN16
masters[0].rd_addr[15] => Equal24.IN0
masters[0].rd_addr[15] => Equal30.IN16
masters[0].rd_addr[16] => Equal0.IN1
masters[0].rd_addr[16] => Equal6.IN1
masters[0].rd_addr[16] => Equal12.IN15
masters[0].rd_addr[16] => Equal18.IN0
masters[0].rd_addr[16] => Equal24.IN16
masters[0].rd_addr[16] => Equal30.IN15
masters[0].rd_addr[17] => Equal0.IN0
masters[0].rd_addr[17] => Equal6.IN0
masters[0].rd_addr[17] => Equal12.IN0
masters[0].rd_addr[17] => Equal18.IN15
masters[0].rd_addr[17] => Equal24.IN15
masters[0].rd_addr[17] => Equal30.IN14
masters[0].rd_addr[18] => Equal0.IN16
masters[0].rd_addr[18] => Equal6.IN15
masters[0].rd_addr[18] => Equal12.IN14
masters[0].rd_addr[18] => Equal18.IN14
masters[0].rd_addr[18] => Equal24.IN14
masters[0].rd_addr[18] => Equal30.IN13
masters[0].rd_addr[19] => Equal0.IN15
masters[0].rd_addr[19] => Equal6.IN14
masters[0].rd_addr[19] => Equal12.IN13
masters[0].rd_addr[19] => Equal18.IN13
masters[0].rd_addr[19] => Equal24.IN13
masters[0].rd_addr[19] => Equal30.IN12
masters[0].rd_addr[20] => Equal0.IN14
masters[0].rd_addr[20] => Equal6.IN13
masters[0].rd_addr[20] => Equal12.IN12
masters[0].rd_addr[20] => Equal18.IN12
masters[0].rd_addr[20] => Equal24.IN12
masters[0].rd_addr[20] => Equal30.IN11
masters[0].rd_addr[21] => Equal0.IN13
masters[0].rd_addr[21] => Equal6.IN12
masters[0].rd_addr[21] => Equal12.IN11
masters[0].rd_addr[21] => Equal18.IN11
masters[0].rd_addr[21] => Equal24.IN11
masters[0].rd_addr[21] => Equal30.IN10
masters[0].rd_addr[22] => Equal0.IN12
masters[0].rd_addr[22] => Equal6.IN11
masters[0].rd_addr[22] => Equal12.IN10
masters[0].rd_addr[22] => Equal18.IN10
masters[0].rd_addr[22] => Equal24.IN10
masters[0].rd_addr[22] => Equal30.IN9
masters[0].rd_addr[23] => Equal0.IN11
masters[0].rd_addr[23] => Equal6.IN10
masters[0].rd_addr[23] => Equal12.IN9
masters[0].rd_addr[23] => Equal18.IN9
masters[0].rd_addr[23] => Equal24.IN9
masters[0].rd_addr[23] => Equal30.IN8
masters[0].rd_addr[24] => Equal0.IN10
masters[0].rd_addr[24] => Equal6.IN9
masters[0].rd_addr[24] => Equal12.IN8
masters[0].rd_addr[24] => Equal18.IN8
masters[0].rd_addr[24] => Equal24.IN8
masters[0].rd_addr[24] => Equal30.IN7
masters[0].rd_addr[25] => Equal0.IN9
masters[0].rd_addr[25] => Equal6.IN8
masters[0].rd_addr[25] => Equal12.IN7
masters[0].rd_addr[25] => Equal18.IN7
masters[0].rd_addr[25] => Equal24.IN7
masters[0].rd_addr[25] => Equal30.IN6
masters[0].rd_addr[26] => Equal0.IN8
masters[0].rd_addr[26] => Equal6.IN7
masters[0].rd_addr[26] => Equal12.IN6
masters[0].rd_addr[26] => Equal18.IN6
masters[0].rd_addr[26] => Equal24.IN6
masters[0].rd_addr[26] => Equal30.IN5
masters[0].rd_addr[27] => Equal0.IN7
masters[0].rd_addr[27] => Equal6.IN6
masters[0].rd_addr[27] => Equal12.IN5
masters[0].rd_addr[27] => Equal18.IN5
masters[0].rd_addr[27] => Equal24.IN5
masters[0].rd_addr[27] => Equal30.IN4
masters[0].rd_addr[28] => Equal0.IN6
masters[0].rd_addr[28] => Equal6.IN5
masters[0].rd_addr[28] => Equal12.IN4
masters[0].rd_addr[28] => Equal18.IN4
masters[0].rd_addr[28] => Equal24.IN4
masters[0].rd_addr[28] => Equal30.IN3
masters[0].rd_addr[29] => Equal0.IN5
masters[0].rd_addr[29] => Equal6.IN4
masters[0].rd_addr[29] => Equal12.IN3
masters[0].rd_addr[29] => Equal18.IN3
masters[0].rd_addr[29] => Equal24.IN3
masters[0].rd_addr[29] => Equal30.IN2
masters[0].rd_addr[30] => Equal0.IN4
masters[0].rd_addr[30] => Equal6.IN3
masters[0].rd_addr[30] => Equal12.IN2
masters[0].rd_addr[30] => Equal18.IN2
masters[0].rd_addr[30] => Equal24.IN2
masters[0].rd_addr[30] => Equal30.IN1
masters[0].rd_addr[31] => Equal0.IN3
masters[0].rd_addr[31] => Equal6.IN2
masters[0].rd_addr[31] => Equal12.IN1
masters[0].rd_addr[31] => Equal18.IN1
masters[0].rd_addr[31] => Equal24.IN1
masters[0].rd_addr[31] => Equal30.IN0
masters[0].rd_be[0] => rd_be.DATAB
masters[0].rd_be[0] => rd_be.DATAB
masters[0].rd_be[0] => rd_be.DATAB
masters[0].rd_be[0] => rd_be.DATAB
masters[0].rd_be[0] => rd_be.DATAB
masters[0].rd_be[0] => rd_be.DATAB
masters[0].rd_be[1] => rd_be.DATAB
masters[0].rd_be[1] => rd_be.DATAB
masters[0].rd_be[1] => rd_be.DATAB
masters[0].rd_be[1] => rd_be.DATAB
masters[0].rd_be[1] => rd_be.DATAB
masters[0].rd_be[1] => rd_be.DATAB
masters[0].rd_be[2] => rd_be.DATAB
masters[0].rd_be[2] => rd_be.DATAB
masters[0].rd_be[2] => rd_be.DATAB
masters[0].rd_be[2] => rd_be.DATAB
masters[0].rd_be[2] => rd_be.DATAB
masters[0].rd_be[2] => rd_be.DATAB
masters[0].rd_be[3] => rd_be.DATAB
masters[0].rd_be[3] => rd_be.DATAB
masters[0].rd_be[3] => rd_be.DATAB
masters[0].rd_be[3] => rd_be.DATAB
masters[0].rd_be[3] => rd_be.DATAB
masters[0].rd_be[3] => rd_be.DATAB
masters[0].rd_req => always0.IN1
masters[0].rd_req => always1.IN1
masters[0].rd_req => always2.IN1
masters[0].rd_req => always3.IN1
masters[0].rd_req => always4.IN1
masters[0].rd_req => always5.IN1
masters[1].wr_gnt <= wr_gnt.DB_MAX_OUTPUT_PORT_TYPE
masters[1].wr_data[0] => wr_data.DATAB
masters[1].wr_data[0] => wr_data.DATAB
masters[1].wr_data[0] => wr_data.DATAB
masters[1].wr_data[0] => wr_data.DATAB
masters[1].wr_data[0] => wr_data.DATAB
masters[1].wr_data[0] => wr_data.DATAB
masters[1].wr_data[1] => wr_data.DATAB
masters[1].wr_data[1] => wr_data.DATAB
masters[1].wr_data[1] => wr_data.DATAB
masters[1].wr_data[1] => wr_data.DATAB
masters[1].wr_data[1] => wr_data.DATAB
masters[1].wr_data[1] => wr_data.DATAB
masters[1].wr_data[2] => wr_data.DATAB
masters[1].wr_data[2] => wr_data.DATAB
masters[1].wr_data[2] => wr_data.DATAB
masters[1].wr_data[2] => wr_data.DATAB
masters[1].wr_data[2] => wr_data.DATAB
masters[1].wr_data[2] => wr_data.DATAB
masters[1].wr_data[3] => wr_data.DATAB
masters[1].wr_data[3] => wr_data.DATAB
masters[1].wr_data[3] => wr_data.DATAB
masters[1].wr_data[3] => wr_data.DATAB
masters[1].wr_data[3] => wr_data.DATAB
masters[1].wr_data[3] => wr_data.DATAB
masters[1].wr_data[4] => wr_data.DATAB
masters[1].wr_data[4] => wr_data.DATAB
masters[1].wr_data[4] => wr_data.DATAB
masters[1].wr_data[4] => wr_data.DATAB
masters[1].wr_data[4] => wr_data.DATAB
masters[1].wr_data[4] => wr_data.DATAB
masters[1].wr_data[5] => wr_data.DATAB
masters[1].wr_data[5] => wr_data.DATAB
masters[1].wr_data[5] => wr_data.DATAB
masters[1].wr_data[5] => wr_data.DATAB
masters[1].wr_data[5] => wr_data.DATAB
masters[1].wr_data[5] => wr_data.DATAB
masters[1].wr_data[6] => wr_data.DATAB
masters[1].wr_data[6] => wr_data.DATAB
masters[1].wr_data[6] => wr_data.DATAB
masters[1].wr_data[6] => wr_data.DATAB
masters[1].wr_data[6] => wr_data.DATAB
masters[1].wr_data[6] => wr_data.DATAB
masters[1].wr_data[7] => wr_data.DATAB
masters[1].wr_data[7] => wr_data.DATAB
masters[1].wr_data[7] => wr_data.DATAB
masters[1].wr_data[7] => wr_data.DATAB
masters[1].wr_data[7] => wr_data.DATAB
masters[1].wr_data[7] => wr_data.DATAB
masters[1].wr_data[8] => wr_data.DATAB
masters[1].wr_data[8] => wr_data.DATAB
masters[1].wr_data[8] => wr_data.DATAB
masters[1].wr_data[8] => wr_data.DATAB
masters[1].wr_data[8] => wr_data.DATAB
masters[1].wr_data[8] => wr_data.DATAB
masters[1].wr_data[9] => wr_data.DATAB
masters[1].wr_data[9] => wr_data.DATAB
masters[1].wr_data[9] => wr_data.DATAB
masters[1].wr_data[9] => wr_data.DATAB
masters[1].wr_data[9] => wr_data.DATAB
masters[1].wr_data[9] => wr_data.DATAB
masters[1].wr_data[10] => wr_data.DATAB
masters[1].wr_data[10] => wr_data.DATAB
masters[1].wr_data[10] => wr_data.DATAB
masters[1].wr_data[10] => wr_data.DATAB
masters[1].wr_data[10] => wr_data.DATAB
masters[1].wr_data[10] => wr_data.DATAB
masters[1].wr_data[11] => wr_data.DATAB
masters[1].wr_data[11] => wr_data.DATAB
masters[1].wr_data[11] => wr_data.DATAB
masters[1].wr_data[11] => wr_data.DATAB
masters[1].wr_data[11] => wr_data.DATAB
masters[1].wr_data[11] => wr_data.DATAB
masters[1].wr_data[12] => wr_data.DATAB
masters[1].wr_data[12] => wr_data.DATAB
masters[1].wr_data[12] => wr_data.DATAB
masters[1].wr_data[12] => wr_data.DATAB
masters[1].wr_data[12] => wr_data.DATAB
masters[1].wr_data[12] => wr_data.DATAB
masters[1].wr_data[13] => wr_data.DATAB
masters[1].wr_data[13] => wr_data.DATAB
masters[1].wr_data[13] => wr_data.DATAB
masters[1].wr_data[13] => wr_data.DATAB
masters[1].wr_data[13] => wr_data.DATAB
masters[1].wr_data[13] => wr_data.DATAB
masters[1].wr_data[14] => wr_data.DATAB
masters[1].wr_data[14] => wr_data.DATAB
masters[1].wr_data[14] => wr_data.DATAB
masters[1].wr_data[14] => wr_data.DATAB
masters[1].wr_data[14] => wr_data.DATAB
masters[1].wr_data[14] => wr_data.DATAB
masters[1].wr_data[15] => wr_data.DATAB
masters[1].wr_data[15] => wr_data.DATAB
masters[1].wr_data[15] => wr_data.DATAB
masters[1].wr_data[15] => wr_data.DATAB
masters[1].wr_data[15] => wr_data.DATAB
masters[1].wr_data[15] => wr_data.DATAB
masters[1].wr_data[16] => wr_data.DATAB
masters[1].wr_data[16] => wr_data.DATAB
masters[1].wr_data[16] => wr_data.DATAB
masters[1].wr_data[16] => wr_data.DATAB
masters[1].wr_data[16] => wr_data.DATAB
masters[1].wr_data[16] => wr_data.DATAB
masters[1].wr_data[17] => wr_data.DATAB
masters[1].wr_data[17] => wr_data.DATAB
masters[1].wr_data[17] => wr_data.DATAB
masters[1].wr_data[17] => wr_data.DATAB
masters[1].wr_data[17] => wr_data.DATAB
masters[1].wr_data[17] => wr_data.DATAB
masters[1].wr_data[18] => wr_data.DATAB
masters[1].wr_data[18] => wr_data.DATAB
masters[1].wr_data[18] => wr_data.DATAB
masters[1].wr_data[18] => wr_data.DATAB
masters[1].wr_data[18] => wr_data.DATAB
masters[1].wr_data[18] => wr_data.DATAB
masters[1].wr_data[19] => wr_data.DATAB
masters[1].wr_data[19] => wr_data.DATAB
masters[1].wr_data[19] => wr_data.DATAB
masters[1].wr_data[19] => wr_data.DATAB
masters[1].wr_data[19] => wr_data.DATAB
masters[1].wr_data[19] => wr_data.DATAB
masters[1].wr_data[20] => wr_data.DATAB
masters[1].wr_data[20] => wr_data.DATAB
masters[1].wr_data[20] => wr_data.DATAB
masters[1].wr_data[20] => wr_data.DATAB
masters[1].wr_data[20] => wr_data.DATAB
masters[1].wr_data[20] => wr_data.DATAB
masters[1].wr_data[21] => wr_data.DATAB
masters[1].wr_data[21] => wr_data.DATAB
masters[1].wr_data[21] => wr_data.DATAB
masters[1].wr_data[21] => wr_data.DATAB
masters[1].wr_data[21] => wr_data.DATAB
masters[1].wr_data[21] => wr_data.DATAB
masters[1].wr_data[22] => wr_data.DATAB
masters[1].wr_data[22] => wr_data.DATAB
masters[1].wr_data[22] => wr_data.DATAB
masters[1].wr_data[22] => wr_data.DATAB
masters[1].wr_data[22] => wr_data.DATAB
masters[1].wr_data[22] => wr_data.DATAB
masters[1].wr_data[23] => wr_data.DATAB
masters[1].wr_data[23] => wr_data.DATAB
masters[1].wr_data[23] => wr_data.DATAB
masters[1].wr_data[23] => wr_data.DATAB
masters[1].wr_data[23] => wr_data.DATAB
masters[1].wr_data[23] => wr_data.DATAB
masters[1].wr_data[24] => wr_data.DATAB
masters[1].wr_data[24] => wr_data.DATAB
masters[1].wr_data[24] => wr_data.DATAB
masters[1].wr_data[24] => wr_data.DATAB
masters[1].wr_data[24] => wr_data.DATAB
masters[1].wr_data[24] => wr_data.DATAB
masters[1].wr_data[25] => wr_data.DATAB
masters[1].wr_data[25] => wr_data.DATAB
masters[1].wr_data[25] => wr_data.DATAB
masters[1].wr_data[25] => wr_data.DATAB
masters[1].wr_data[25] => wr_data.DATAB
masters[1].wr_data[25] => wr_data.DATAB
masters[1].wr_data[26] => wr_data.DATAB
masters[1].wr_data[26] => wr_data.DATAB
masters[1].wr_data[26] => wr_data.DATAB
masters[1].wr_data[26] => wr_data.DATAB
masters[1].wr_data[26] => wr_data.DATAB
masters[1].wr_data[26] => wr_data.DATAB
masters[1].wr_data[27] => wr_data.DATAB
masters[1].wr_data[27] => wr_data.DATAB
masters[1].wr_data[27] => wr_data.DATAB
masters[1].wr_data[27] => wr_data.DATAB
masters[1].wr_data[27] => wr_data.DATAB
masters[1].wr_data[27] => wr_data.DATAB
masters[1].wr_data[28] => wr_data.DATAB
masters[1].wr_data[28] => wr_data.DATAB
masters[1].wr_data[28] => wr_data.DATAB
masters[1].wr_data[28] => wr_data.DATAB
masters[1].wr_data[28] => wr_data.DATAB
masters[1].wr_data[28] => wr_data.DATAB
masters[1].wr_data[29] => wr_data.DATAB
masters[1].wr_data[29] => wr_data.DATAB
masters[1].wr_data[29] => wr_data.DATAB
masters[1].wr_data[29] => wr_data.DATAB
masters[1].wr_data[29] => wr_data.DATAB
masters[1].wr_data[29] => wr_data.DATAB
masters[1].wr_data[30] => wr_data.DATAB
masters[1].wr_data[30] => wr_data.DATAB
masters[1].wr_data[30] => wr_data.DATAB
masters[1].wr_data[30] => wr_data.DATAB
masters[1].wr_data[30] => wr_data.DATAB
masters[1].wr_data[30] => wr_data.DATAB
masters[1].wr_data[31] => wr_data.DATAB
masters[1].wr_data[31] => wr_data.DATAB
masters[1].wr_data[31] => wr_data.DATAB
masters[1].wr_data[31] => wr_data.DATAB
masters[1].wr_data[31] => wr_data.DATAB
masters[1].wr_data[31] => wr_data.DATAB
masters[1].wr_addr[0] => wr_addr.DATAB
masters[1].wr_addr[0] => wr_addr.DATAB
masters[1].wr_addr[0] => wr_addr.DATAB
masters[1].wr_addr[0] => wr_addr.DATAB
masters[1].wr_addr[0] => wr_addr.DATAB
masters[1].wr_addr[0] => wr_addr.DATAB
masters[1].wr_addr[1] => wr_addr.DATAB
masters[1].wr_addr[1] => wr_addr.DATAB
masters[1].wr_addr[1] => wr_addr.DATAB
masters[1].wr_addr[1] => wr_addr.DATAB
masters[1].wr_addr[1] => wr_addr.DATAB
masters[1].wr_addr[1] => wr_addr.DATAB
masters[1].wr_addr[2] => wr_addr.DATAB
masters[1].wr_addr[2] => wr_addr.DATAB
masters[1].wr_addr[2] => wr_addr.DATAB
masters[1].wr_addr[2] => wr_addr.DATAB
masters[1].wr_addr[2] => wr_addr.DATAB
masters[1].wr_addr[2] => Equal9.IN29
masters[1].wr_addr[3] => wr_addr.DATAB
masters[1].wr_addr[3] => wr_addr.DATAB
masters[1].wr_addr[3] => wr_addr.DATAB
masters[1].wr_addr[3] => wr_addr.DATAB
masters[1].wr_addr[3] => wr_addr.DATAB
masters[1].wr_addr[3] => Equal9.IN28
masters[1].wr_addr[4] => wr_addr.DATAB
masters[1].wr_addr[4] => wr_addr.DATAB
masters[1].wr_addr[4] => wr_addr.DATAB
masters[1].wr_addr[4] => wr_addr.DATAB
masters[1].wr_addr[4] => Equal3.IN27
masters[1].wr_addr[4] => Equal9.IN27
masters[1].wr_addr[5] => wr_addr.DATAB
masters[1].wr_addr[5] => wr_addr.DATAB
masters[1].wr_addr[5] => wr_addr.DATAB
masters[1].wr_addr[5] => wr_addr.DATAB
masters[1].wr_addr[5] => Equal3.IN26
masters[1].wr_addr[5] => Equal9.IN26
masters[1].wr_addr[6] => wr_addr.DATAB
masters[1].wr_addr[6] => wr_addr.DATAB
masters[1].wr_addr[6] => wr_addr.DATAB
masters[1].wr_addr[6] => wr_addr.DATAB
masters[1].wr_addr[6] => Equal3.IN25
masters[1].wr_addr[6] => Equal9.IN25
masters[1].wr_addr[7] => wr_addr.DATAB
masters[1].wr_addr[7] => wr_addr.DATAB
masters[1].wr_addr[7] => wr_addr.DATAB
masters[1].wr_addr[7] => wr_addr.DATAB
masters[1].wr_addr[7] => Equal3.IN24
masters[1].wr_addr[7] => Equal9.IN24
masters[1].wr_addr[8] => wr_addr.DATAB
masters[1].wr_addr[8] => wr_addr.DATAB
masters[1].wr_addr[8] => wr_addr.DATAB
masters[1].wr_addr[8] => wr_addr.DATAB
masters[1].wr_addr[8] => Equal3.IN23
masters[1].wr_addr[8] => Equal9.IN23
masters[1].wr_addr[9] => wr_addr.DATAB
masters[1].wr_addr[9] => wr_addr.DATAB
masters[1].wr_addr[9] => wr_addr.DATAB
masters[1].wr_addr[9] => wr_addr.DATAB
masters[1].wr_addr[9] => Equal3.IN22
masters[1].wr_addr[9] => Equal9.IN22
masters[1].wr_addr[10] => wr_addr.DATAB
masters[1].wr_addr[10] => wr_addr.DATAB
masters[1].wr_addr[10] => wr_addr.DATAB
masters[1].wr_addr[10] => wr_addr.DATAB
masters[1].wr_addr[10] => Equal3.IN21
masters[1].wr_addr[10] => Equal9.IN21
masters[1].wr_addr[11] => wr_addr.DATAB
masters[1].wr_addr[11] => wr_addr.DATAB
masters[1].wr_addr[11] => wr_addr.DATAB
masters[1].wr_addr[11] => wr_addr.DATAB
masters[1].wr_addr[11] => Equal3.IN20
masters[1].wr_addr[11] => Equal9.IN20
masters[1].wr_addr[12] => Equal3.IN2
masters[1].wr_addr[12] => Equal9.IN19
masters[1].wr_addr[12] => Equal15.IN19
masters[1].wr_addr[12] => Equal21.IN19
masters[1].wr_addr[12] => Equal27.IN19
masters[1].wr_addr[12] => Equal33.IN19
masters[1].wr_addr[13] => Equal3.IN19
masters[1].wr_addr[13] => Equal9.IN18
masters[1].wr_addr[13] => Equal15.IN18
masters[1].wr_addr[13] => Equal21.IN18
masters[1].wr_addr[13] => Equal27.IN18
masters[1].wr_addr[13] => Equal33.IN18
masters[1].wr_addr[14] => Equal3.IN18
masters[1].wr_addr[14] => Equal9.IN17
masters[1].wr_addr[14] => Equal15.IN17
masters[1].wr_addr[14] => Equal21.IN17
masters[1].wr_addr[14] => Equal27.IN17
masters[1].wr_addr[14] => Equal33.IN17
masters[1].wr_addr[15] => Equal3.IN17
masters[1].wr_addr[15] => Equal9.IN16
masters[1].wr_addr[15] => Equal15.IN16
masters[1].wr_addr[15] => Equal21.IN16
masters[1].wr_addr[15] => Equal27.IN0
masters[1].wr_addr[15] => Equal33.IN16
masters[1].wr_addr[16] => Equal3.IN1
masters[1].wr_addr[16] => Equal9.IN1
masters[1].wr_addr[16] => Equal15.IN15
masters[1].wr_addr[16] => Equal21.IN0
masters[1].wr_addr[16] => Equal27.IN16
masters[1].wr_addr[16] => Equal33.IN15
masters[1].wr_addr[17] => Equal3.IN0
masters[1].wr_addr[17] => Equal9.IN0
masters[1].wr_addr[17] => Equal15.IN0
masters[1].wr_addr[17] => Equal21.IN15
masters[1].wr_addr[17] => Equal27.IN15
masters[1].wr_addr[17] => Equal33.IN14
masters[1].wr_addr[18] => Equal3.IN16
masters[1].wr_addr[18] => Equal9.IN15
masters[1].wr_addr[18] => Equal15.IN14
masters[1].wr_addr[18] => Equal21.IN14
masters[1].wr_addr[18] => Equal27.IN14
masters[1].wr_addr[18] => Equal33.IN13
masters[1].wr_addr[19] => Equal3.IN15
masters[1].wr_addr[19] => Equal9.IN14
masters[1].wr_addr[19] => Equal15.IN13
masters[1].wr_addr[19] => Equal21.IN13
masters[1].wr_addr[19] => Equal27.IN13
masters[1].wr_addr[19] => Equal33.IN12
masters[1].wr_addr[20] => Equal3.IN14
masters[1].wr_addr[20] => Equal9.IN13
masters[1].wr_addr[20] => Equal15.IN12
masters[1].wr_addr[20] => Equal21.IN12
masters[1].wr_addr[20] => Equal27.IN12
masters[1].wr_addr[20] => Equal33.IN11
masters[1].wr_addr[21] => Equal3.IN13
masters[1].wr_addr[21] => Equal9.IN12
masters[1].wr_addr[21] => Equal15.IN11
masters[1].wr_addr[21] => Equal21.IN11
masters[1].wr_addr[21] => Equal27.IN11
masters[1].wr_addr[21] => Equal33.IN10
masters[1].wr_addr[22] => Equal3.IN12
masters[1].wr_addr[22] => Equal9.IN11
masters[1].wr_addr[22] => Equal15.IN10
masters[1].wr_addr[22] => Equal21.IN10
masters[1].wr_addr[22] => Equal27.IN10
masters[1].wr_addr[22] => Equal33.IN9
masters[1].wr_addr[23] => Equal3.IN11
masters[1].wr_addr[23] => Equal9.IN10
masters[1].wr_addr[23] => Equal15.IN9
masters[1].wr_addr[23] => Equal21.IN9
masters[1].wr_addr[23] => Equal27.IN9
masters[1].wr_addr[23] => Equal33.IN8
masters[1].wr_addr[24] => Equal3.IN10
masters[1].wr_addr[24] => Equal9.IN9
masters[1].wr_addr[24] => Equal15.IN8
masters[1].wr_addr[24] => Equal21.IN8
masters[1].wr_addr[24] => Equal27.IN8
masters[1].wr_addr[24] => Equal33.IN7
masters[1].wr_addr[25] => Equal3.IN9
masters[1].wr_addr[25] => Equal9.IN8
masters[1].wr_addr[25] => Equal15.IN7
masters[1].wr_addr[25] => Equal21.IN7
masters[1].wr_addr[25] => Equal27.IN7
masters[1].wr_addr[25] => Equal33.IN6
masters[1].wr_addr[26] => Equal3.IN8
masters[1].wr_addr[26] => Equal9.IN7
masters[1].wr_addr[26] => Equal15.IN6
masters[1].wr_addr[26] => Equal21.IN6
masters[1].wr_addr[26] => Equal27.IN6
masters[1].wr_addr[26] => Equal33.IN5
masters[1].wr_addr[27] => Equal3.IN7
masters[1].wr_addr[27] => Equal9.IN6
masters[1].wr_addr[27] => Equal15.IN5
masters[1].wr_addr[27] => Equal21.IN5
masters[1].wr_addr[27] => Equal27.IN5
masters[1].wr_addr[27] => Equal33.IN4
masters[1].wr_addr[28] => Equal3.IN6
masters[1].wr_addr[28] => Equal9.IN5
masters[1].wr_addr[28] => Equal15.IN4
masters[1].wr_addr[28] => Equal21.IN4
masters[1].wr_addr[28] => Equal27.IN4
masters[1].wr_addr[28] => Equal33.IN3
masters[1].wr_addr[29] => Equal3.IN5
masters[1].wr_addr[29] => Equal9.IN4
masters[1].wr_addr[29] => Equal15.IN3
masters[1].wr_addr[29] => Equal21.IN3
masters[1].wr_addr[29] => Equal27.IN3
masters[1].wr_addr[29] => Equal33.IN2
masters[1].wr_addr[30] => Equal3.IN4
masters[1].wr_addr[30] => Equal9.IN3
masters[1].wr_addr[30] => Equal15.IN2
masters[1].wr_addr[30] => Equal21.IN2
masters[1].wr_addr[30] => Equal27.IN2
masters[1].wr_addr[30] => Equal33.IN1
masters[1].wr_addr[31] => Equal3.IN3
masters[1].wr_addr[31] => Equal9.IN2
masters[1].wr_addr[31] => Equal15.IN1
masters[1].wr_addr[31] => Equal21.IN1
masters[1].wr_addr[31] => Equal27.IN1
masters[1].wr_addr[31] => Equal33.IN0
masters[1].wr_be[0] => wr_be.DATAB
masters[1].wr_be[0] => wr_be.DATAB
masters[1].wr_be[0] => wr_be.DATAB
masters[1].wr_be[0] => wr_be.DATAB
masters[1].wr_be[0] => wr_be.DATAB
masters[1].wr_be[0] => wr_be.DATAB
masters[1].wr_be[1] => wr_be.DATAB
masters[1].wr_be[1] => wr_be.DATAB
masters[1].wr_be[1] => wr_be.DATAB
masters[1].wr_be[1] => wr_be.DATAB
masters[1].wr_be[1] => wr_be.DATAB
masters[1].wr_be[1] => wr_be.DATAB
masters[1].wr_be[2] => wr_be.DATAB
masters[1].wr_be[2] => wr_be.DATAB
masters[1].wr_be[2] => wr_be.DATAB
masters[1].wr_be[2] => wr_be.DATAB
masters[1].wr_be[2] => wr_be.DATAB
masters[1].wr_be[2] => wr_be.DATAB
masters[1].wr_be[3] => wr_be.DATAB
masters[1].wr_be[3] => wr_be.DATAB
masters[1].wr_be[3] => wr_be.DATAB
masters[1].wr_be[3] => wr_be.DATAB
masters[1].wr_be[3] => wr_be.DATAB
masters[1].wr_be[3] => wr_be.DATAB
masters[1].wr_req => always0.IN1
masters[1].wr_req => always1.IN1
masters[1].wr_req => always2.IN1
masters[1].wr_req => always3.IN1
masters[1].wr_req => always4.IN1
masters[1].wr_req => always5.IN1
masters[1].rd_gnt <= masters_rd_gnt.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_data[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
masters[1].rd_addr[0] => rd_addr.DATAB
masters[1].rd_addr[0] => rd_addr.DATAB
masters[1].rd_addr[0] => rd_addr.DATAB
masters[1].rd_addr[0] => rd_addr.DATAB
masters[1].rd_addr[0] => rd_addr.DATAB
masters[1].rd_addr[0] => rd_addr.DATAB
masters[1].rd_addr[1] => rd_addr.DATAB
masters[1].rd_addr[1] => rd_addr.DATAB
masters[1].rd_addr[1] => rd_addr.DATAB
masters[1].rd_addr[1] => rd_addr.DATAB
masters[1].rd_addr[1] => rd_addr.DATAB
masters[1].rd_addr[1] => rd_addr.DATAB
masters[1].rd_addr[2] => rd_addr.DATAB
masters[1].rd_addr[2] => rd_addr.DATAB
masters[1].rd_addr[2] => rd_addr.DATAB
masters[1].rd_addr[2] => rd_addr.DATAB
masters[1].rd_addr[2] => rd_addr.DATAB
masters[1].rd_addr[2] => Equal8.IN29
masters[1].rd_addr[3] => rd_addr.DATAB
masters[1].rd_addr[3] => rd_addr.DATAB
masters[1].rd_addr[3] => rd_addr.DATAB
masters[1].rd_addr[3] => rd_addr.DATAB
masters[1].rd_addr[3] => rd_addr.DATAB
masters[1].rd_addr[3] => Equal8.IN28
masters[1].rd_addr[4] => rd_addr.DATAB
masters[1].rd_addr[4] => rd_addr.DATAB
masters[1].rd_addr[4] => rd_addr.DATAB
masters[1].rd_addr[4] => rd_addr.DATAB
masters[1].rd_addr[4] => Equal2.IN27
masters[1].rd_addr[4] => Equal8.IN27
masters[1].rd_addr[5] => rd_addr.DATAB
masters[1].rd_addr[5] => rd_addr.DATAB
masters[1].rd_addr[5] => rd_addr.DATAB
masters[1].rd_addr[5] => rd_addr.DATAB
masters[1].rd_addr[5] => Equal2.IN26
masters[1].rd_addr[5] => Equal8.IN26
masters[1].rd_addr[6] => rd_addr.DATAB
masters[1].rd_addr[6] => rd_addr.DATAB
masters[1].rd_addr[6] => rd_addr.DATAB
masters[1].rd_addr[6] => rd_addr.DATAB
masters[1].rd_addr[6] => Equal2.IN25
masters[1].rd_addr[6] => Equal8.IN25
masters[1].rd_addr[7] => rd_addr.DATAB
masters[1].rd_addr[7] => rd_addr.DATAB
masters[1].rd_addr[7] => rd_addr.DATAB
masters[1].rd_addr[7] => rd_addr.DATAB
masters[1].rd_addr[7] => Equal2.IN24
masters[1].rd_addr[7] => Equal8.IN24
masters[1].rd_addr[8] => rd_addr.DATAB
masters[1].rd_addr[8] => rd_addr.DATAB
masters[1].rd_addr[8] => rd_addr.DATAB
masters[1].rd_addr[8] => rd_addr.DATAB
masters[1].rd_addr[8] => Equal2.IN23
masters[1].rd_addr[8] => Equal8.IN23
masters[1].rd_addr[9] => rd_addr.DATAB
masters[1].rd_addr[9] => rd_addr.DATAB
masters[1].rd_addr[9] => rd_addr.DATAB
masters[1].rd_addr[9] => rd_addr.DATAB
masters[1].rd_addr[9] => Equal2.IN22
masters[1].rd_addr[9] => Equal8.IN22
masters[1].rd_addr[10] => rd_addr.DATAB
masters[1].rd_addr[10] => rd_addr.DATAB
masters[1].rd_addr[10] => rd_addr.DATAB
masters[1].rd_addr[10] => rd_addr.DATAB
masters[1].rd_addr[10] => Equal2.IN21
masters[1].rd_addr[10] => Equal8.IN21
masters[1].rd_addr[11] => rd_addr.DATAB
masters[1].rd_addr[11] => rd_addr.DATAB
masters[1].rd_addr[11] => rd_addr.DATAB
masters[1].rd_addr[11] => rd_addr.DATAB
masters[1].rd_addr[11] => Equal2.IN20
masters[1].rd_addr[11] => Equal8.IN20
masters[1].rd_addr[12] => Equal2.IN2
masters[1].rd_addr[12] => Equal8.IN19
masters[1].rd_addr[12] => Equal14.IN19
masters[1].rd_addr[12] => Equal20.IN19
masters[1].rd_addr[12] => Equal26.IN19
masters[1].rd_addr[12] => Equal32.IN19
masters[1].rd_addr[13] => Equal2.IN19
masters[1].rd_addr[13] => Equal8.IN18
masters[1].rd_addr[13] => Equal14.IN18
masters[1].rd_addr[13] => Equal20.IN18
masters[1].rd_addr[13] => Equal26.IN18
masters[1].rd_addr[13] => Equal32.IN18
masters[1].rd_addr[14] => Equal2.IN18
masters[1].rd_addr[14] => Equal8.IN17
masters[1].rd_addr[14] => Equal14.IN17
masters[1].rd_addr[14] => Equal20.IN17
masters[1].rd_addr[14] => Equal26.IN17
masters[1].rd_addr[14] => Equal32.IN17
masters[1].rd_addr[15] => Equal2.IN17
masters[1].rd_addr[15] => Equal8.IN16
masters[1].rd_addr[15] => Equal14.IN16
masters[1].rd_addr[15] => Equal20.IN16
masters[1].rd_addr[15] => Equal26.IN0
masters[1].rd_addr[15] => Equal32.IN16
masters[1].rd_addr[16] => Equal2.IN1
masters[1].rd_addr[16] => Equal8.IN1
masters[1].rd_addr[16] => Equal14.IN15
masters[1].rd_addr[16] => Equal20.IN0
masters[1].rd_addr[16] => Equal26.IN16
masters[1].rd_addr[16] => Equal32.IN15
masters[1].rd_addr[17] => Equal2.IN0
masters[1].rd_addr[17] => Equal8.IN0
masters[1].rd_addr[17] => Equal14.IN0
masters[1].rd_addr[17] => Equal20.IN15
masters[1].rd_addr[17] => Equal26.IN15
masters[1].rd_addr[17] => Equal32.IN14
masters[1].rd_addr[18] => Equal2.IN16
masters[1].rd_addr[18] => Equal8.IN15
masters[1].rd_addr[18] => Equal14.IN14
masters[1].rd_addr[18] => Equal20.IN14
masters[1].rd_addr[18] => Equal26.IN14
masters[1].rd_addr[18] => Equal32.IN13
masters[1].rd_addr[19] => Equal2.IN15
masters[1].rd_addr[19] => Equal8.IN14
masters[1].rd_addr[19] => Equal14.IN13
masters[1].rd_addr[19] => Equal20.IN13
masters[1].rd_addr[19] => Equal26.IN13
masters[1].rd_addr[19] => Equal32.IN12
masters[1].rd_addr[20] => Equal2.IN14
masters[1].rd_addr[20] => Equal8.IN13
masters[1].rd_addr[20] => Equal14.IN12
masters[1].rd_addr[20] => Equal20.IN12
masters[1].rd_addr[20] => Equal26.IN12
masters[1].rd_addr[20] => Equal32.IN11
masters[1].rd_addr[21] => Equal2.IN13
masters[1].rd_addr[21] => Equal8.IN12
masters[1].rd_addr[21] => Equal14.IN11
masters[1].rd_addr[21] => Equal20.IN11
masters[1].rd_addr[21] => Equal26.IN11
masters[1].rd_addr[21] => Equal32.IN10
masters[1].rd_addr[22] => Equal2.IN12
masters[1].rd_addr[22] => Equal8.IN11
masters[1].rd_addr[22] => Equal14.IN10
masters[1].rd_addr[22] => Equal20.IN10
masters[1].rd_addr[22] => Equal26.IN10
masters[1].rd_addr[22] => Equal32.IN9
masters[1].rd_addr[23] => Equal2.IN11
masters[1].rd_addr[23] => Equal8.IN10
masters[1].rd_addr[23] => Equal14.IN9
masters[1].rd_addr[23] => Equal20.IN9
masters[1].rd_addr[23] => Equal26.IN9
masters[1].rd_addr[23] => Equal32.IN8
masters[1].rd_addr[24] => Equal2.IN10
masters[1].rd_addr[24] => Equal8.IN9
masters[1].rd_addr[24] => Equal14.IN8
masters[1].rd_addr[24] => Equal20.IN8
masters[1].rd_addr[24] => Equal26.IN8
masters[1].rd_addr[24] => Equal32.IN7
masters[1].rd_addr[25] => Equal2.IN9
masters[1].rd_addr[25] => Equal8.IN8
masters[1].rd_addr[25] => Equal14.IN7
masters[1].rd_addr[25] => Equal20.IN7
masters[1].rd_addr[25] => Equal26.IN7
masters[1].rd_addr[25] => Equal32.IN6
masters[1].rd_addr[26] => Equal2.IN8
masters[1].rd_addr[26] => Equal8.IN7
masters[1].rd_addr[26] => Equal14.IN6
masters[1].rd_addr[26] => Equal20.IN6
masters[1].rd_addr[26] => Equal26.IN6
masters[1].rd_addr[26] => Equal32.IN5
masters[1].rd_addr[27] => Equal2.IN7
masters[1].rd_addr[27] => Equal8.IN6
masters[1].rd_addr[27] => Equal14.IN5
masters[1].rd_addr[27] => Equal20.IN5
masters[1].rd_addr[27] => Equal26.IN5
masters[1].rd_addr[27] => Equal32.IN4
masters[1].rd_addr[28] => Equal2.IN6
masters[1].rd_addr[28] => Equal8.IN5
masters[1].rd_addr[28] => Equal14.IN4
masters[1].rd_addr[28] => Equal20.IN4
masters[1].rd_addr[28] => Equal26.IN4
masters[1].rd_addr[28] => Equal32.IN3
masters[1].rd_addr[29] => Equal2.IN5
masters[1].rd_addr[29] => Equal8.IN4
masters[1].rd_addr[29] => Equal14.IN3
masters[1].rd_addr[29] => Equal20.IN3
masters[1].rd_addr[29] => Equal26.IN3
masters[1].rd_addr[29] => Equal32.IN2
masters[1].rd_addr[30] => Equal2.IN4
masters[1].rd_addr[30] => Equal8.IN3
masters[1].rd_addr[30] => Equal14.IN2
masters[1].rd_addr[30] => Equal20.IN2
masters[1].rd_addr[30] => Equal26.IN2
masters[1].rd_addr[30] => Equal32.IN1
masters[1].rd_addr[31] => Equal2.IN3
masters[1].rd_addr[31] => Equal8.IN2
masters[1].rd_addr[31] => Equal14.IN1
masters[1].rd_addr[31] => Equal20.IN1
masters[1].rd_addr[31] => Equal26.IN1
masters[1].rd_addr[31] => Equal32.IN0
masters[1].rd_be[0] => rd_be.DATAB
masters[1].rd_be[0] => rd_be.DATAB
masters[1].rd_be[0] => rd_be.DATAB
masters[1].rd_be[0] => rd_be.DATAB
masters[1].rd_be[0] => rd_be.DATAB
masters[1].rd_be[0] => rd_be.DATAB
masters[1].rd_be[1] => rd_be.DATAB
masters[1].rd_be[1] => rd_be.DATAB
masters[1].rd_be[1] => rd_be.DATAB
masters[1].rd_be[1] => rd_be.DATAB
masters[1].rd_be[1] => rd_be.DATAB
masters[1].rd_be[1] => rd_be.DATAB
masters[1].rd_be[2] => rd_be.DATAB
masters[1].rd_be[2] => rd_be.DATAB
masters[1].rd_be[2] => rd_be.DATAB
masters[1].rd_be[2] => rd_be.DATAB
masters[1].rd_be[2] => rd_be.DATAB
masters[1].rd_be[2] => rd_be.DATAB
masters[1].rd_be[3] => rd_be.DATAB
masters[1].rd_be[3] => rd_be.DATAB
masters[1].rd_be[3] => rd_be.DATAB
masters[1].rd_be[3] => rd_be.DATAB
masters[1].rd_be[3] => rd_be.DATAB
masters[1].rd_be[3] => rd_be.DATAB
masters[1].rd_req => always0.IN1
masters[1].rd_req => always1.IN1
masters[1].rd_req => always2.IN1
masters[1].rd_req => always3.IN1
masters[1].rd_req => always4.IN1
masters[1].rd_req => always5.IN1
masters[2].wr_gnt <= wr_gnt.DB_MAX_OUTPUT_PORT_TYPE
masters[2].wr_data[0] => wr_data.DATAB
masters[2].wr_data[0] => wr_data.DATAB
masters[2].wr_data[0] => wr_data.DATAB
masters[2].wr_data[0] => wr_data.DATAB
masters[2].wr_data[0] => wr_data.DATAB
masters[2].wr_data[0] => wr_data.DATAB
masters[2].wr_data[1] => wr_data.DATAB
masters[2].wr_data[1] => wr_data.DATAB
masters[2].wr_data[1] => wr_data.DATAB
masters[2].wr_data[1] => wr_data.DATAB
masters[2].wr_data[1] => wr_data.DATAB
masters[2].wr_data[1] => wr_data.DATAB
masters[2].wr_data[2] => wr_data.DATAB
masters[2].wr_data[2] => wr_data.DATAB
masters[2].wr_data[2] => wr_data.DATAB
masters[2].wr_data[2] => wr_data.DATAB
masters[2].wr_data[2] => wr_data.DATAB
masters[2].wr_data[2] => wr_data.DATAB
masters[2].wr_data[3] => wr_data.DATAB
masters[2].wr_data[3] => wr_data.DATAB
masters[2].wr_data[3] => wr_data.DATAB
masters[2].wr_data[3] => wr_data.DATAB
masters[2].wr_data[3] => wr_data.DATAB
masters[2].wr_data[3] => wr_data.DATAB
masters[2].wr_data[4] => wr_data.DATAB
masters[2].wr_data[4] => wr_data.DATAB
masters[2].wr_data[4] => wr_data.DATAB
masters[2].wr_data[4] => wr_data.DATAB
masters[2].wr_data[4] => wr_data.DATAB
masters[2].wr_data[4] => wr_data.DATAB
masters[2].wr_data[5] => wr_data.DATAB
masters[2].wr_data[5] => wr_data.DATAB
masters[2].wr_data[5] => wr_data.DATAB
masters[2].wr_data[5] => wr_data.DATAB
masters[2].wr_data[5] => wr_data.DATAB
masters[2].wr_data[5] => wr_data.DATAB
masters[2].wr_data[6] => wr_data.DATAB
masters[2].wr_data[6] => wr_data.DATAB
masters[2].wr_data[6] => wr_data.DATAB
masters[2].wr_data[6] => wr_data.DATAB
masters[2].wr_data[6] => wr_data.DATAB
masters[2].wr_data[6] => wr_data.DATAB
masters[2].wr_data[7] => wr_data.DATAB
masters[2].wr_data[7] => wr_data.DATAB
masters[2].wr_data[7] => wr_data.DATAB
masters[2].wr_data[7] => wr_data.DATAB
masters[2].wr_data[7] => wr_data.DATAB
masters[2].wr_data[7] => wr_data.DATAB
masters[2].wr_data[8] => wr_data.DATAB
masters[2].wr_data[8] => wr_data.DATAB
masters[2].wr_data[8] => wr_data.DATAB
masters[2].wr_data[8] => wr_data.DATAB
masters[2].wr_data[8] => wr_data.DATAB
masters[2].wr_data[8] => wr_data.DATAB
masters[2].wr_data[9] => wr_data.DATAB
masters[2].wr_data[9] => wr_data.DATAB
masters[2].wr_data[9] => wr_data.DATAB
masters[2].wr_data[9] => wr_data.DATAB
masters[2].wr_data[9] => wr_data.DATAB
masters[2].wr_data[9] => wr_data.DATAB
masters[2].wr_data[10] => wr_data.DATAB
masters[2].wr_data[10] => wr_data.DATAB
masters[2].wr_data[10] => wr_data.DATAB
masters[2].wr_data[10] => wr_data.DATAB
masters[2].wr_data[10] => wr_data.DATAB
masters[2].wr_data[10] => wr_data.DATAB
masters[2].wr_data[11] => wr_data.DATAB
masters[2].wr_data[11] => wr_data.DATAB
masters[2].wr_data[11] => wr_data.DATAB
masters[2].wr_data[11] => wr_data.DATAB
masters[2].wr_data[11] => wr_data.DATAB
masters[2].wr_data[11] => wr_data.DATAB
masters[2].wr_data[12] => wr_data.DATAB
masters[2].wr_data[12] => wr_data.DATAB
masters[2].wr_data[12] => wr_data.DATAB
masters[2].wr_data[12] => wr_data.DATAB
masters[2].wr_data[12] => wr_data.DATAB
masters[2].wr_data[12] => wr_data.DATAB
masters[2].wr_data[13] => wr_data.DATAB
masters[2].wr_data[13] => wr_data.DATAB
masters[2].wr_data[13] => wr_data.DATAB
masters[2].wr_data[13] => wr_data.DATAB
masters[2].wr_data[13] => wr_data.DATAB
masters[2].wr_data[13] => wr_data.DATAB
masters[2].wr_data[14] => wr_data.DATAB
masters[2].wr_data[14] => wr_data.DATAB
masters[2].wr_data[14] => wr_data.DATAB
masters[2].wr_data[14] => wr_data.DATAB
masters[2].wr_data[14] => wr_data.DATAB
masters[2].wr_data[14] => wr_data.DATAB
masters[2].wr_data[15] => wr_data.DATAB
masters[2].wr_data[15] => wr_data.DATAB
masters[2].wr_data[15] => wr_data.DATAB
masters[2].wr_data[15] => wr_data.DATAB
masters[2].wr_data[15] => wr_data.DATAB
masters[2].wr_data[15] => wr_data.DATAB
masters[2].wr_data[16] => wr_data.DATAB
masters[2].wr_data[16] => wr_data.DATAB
masters[2].wr_data[16] => wr_data.DATAB
masters[2].wr_data[16] => wr_data.DATAB
masters[2].wr_data[16] => wr_data.DATAB
masters[2].wr_data[16] => wr_data.DATAB
masters[2].wr_data[17] => wr_data.DATAB
masters[2].wr_data[17] => wr_data.DATAB
masters[2].wr_data[17] => wr_data.DATAB
masters[2].wr_data[17] => wr_data.DATAB
masters[2].wr_data[17] => wr_data.DATAB
masters[2].wr_data[17] => wr_data.DATAB
masters[2].wr_data[18] => wr_data.DATAB
masters[2].wr_data[18] => wr_data.DATAB
masters[2].wr_data[18] => wr_data.DATAB
masters[2].wr_data[18] => wr_data.DATAB
masters[2].wr_data[18] => wr_data.DATAB
masters[2].wr_data[18] => wr_data.DATAB
masters[2].wr_data[19] => wr_data.DATAB
masters[2].wr_data[19] => wr_data.DATAB
masters[2].wr_data[19] => wr_data.DATAB
masters[2].wr_data[19] => wr_data.DATAB
masters[2].wr_data[19] => wr_data.DATAB
masters[2].wr_data[19] => wr_data.DATAB
masters[2].wr_data[20] => wr_data.DATAB
masters[2].wr_data[20] => wr_data.DATAB
masters[2].wr_data[20] => wr_data.DATAB
masters[2].wr_data[20] => wr_data.DATAB
masters[2].wr_data[20] => wr_data.DATAB
masters[2].wr_data[20] => wr_data.DATAB
masters[2].wr_data[21] => wr_data.DATAB
masters[2].wr_data[21] => wr_data.DATAB
masters[2].wr_data[21] => wr_data.DATAB
masters[2].wr_data[21] => wr_data.DATAB
masters[2].wr_data[21] => wr_data.DATAB
masters[2].wr_data[21] => wr_data.DATAB
masters[2].wr_data[22] => wr_data.DATAB
masters[2].wr_data[22] => wr_data.DATAB
masters[2].wr_data[22] => wr_data.DATAB
masters[2].wr_data[22] => wr_data.DATAB
masters[2].wr_data[22] => wr_data.DATAB
masters[2].wr_data[22] => wr_data.DATAB
masters[2].wr_data[23] => wr_data.DATAB
masters[2].wr_data[23] => wr_data.DATAB
masters[2].wr_data[23] => wr_data.DATAB
masters[2].wr_data[23] => wr_data.DATAB
masters[2].wr_data[23] => wr_data.DATAB
masters[2].wr_data[23] => wr_data.DATAB
masters[2].wr_data[24] => wr_data.DATAB
masters[2].wr_data[24] => wr_data.DATAB
masters[2].wr_data[24] => wr_data.DATAB
masters[2].wr_data[24] => wr_data.DATAB
masters[2].wr_data[24] => wr_data.DATAB
masters[2].wr_data[24] => wr_data.DATAB
masters[2].wr_data[25] => wr_data.DATAB
masters[2].wr_data[25] => wr_data.DATAB
masters[2].wr_data[25] => wr_data.DATAB
masters[2].wr_data[25] => wr_data.DATAB
masters[2].wr_data[25] => wr_data.DATAB
masters[2].wr_data[25] => wr_data.DATAB
masters[2].wr_data[26] => wr_data.DATAB
masters[2].wr_data[26] => wr_data.DATAB
masters[2].wr_data[26] => wr_data.DATAB
masters[2].wr_data[26] => wr_data.DATAB
masters[2].wr_data[26] => wr_data.DATAB
masters[2].wr_data[26] => wr_data.DATAB
masters[2].wr_data[27] => wr_data.DATAB
masters[2].wr_data[27] => wr_data.DATAB
masters[2].wr_data[27] => wr_data.DATAB
masters[2].wr_data[27] => wr_data.DATAB
masters[2].wr_data[27] => wr_data.DATAB
masters[2].wr_data[27] => wr_data.DATAB
masters[2].wr_data[28] => wr_data.DATAB
masters[2].wr_data[28] => wr_data.DATAB
masters[2].wr_data[28] => wr_data.DATAB
masters[2].wr_data[28] => wr_data.DATAB
masters[2].wr_data[28] => wr_data.DATAB
masters[2].wr_data[28] => wr_data.DATAB
masters[2].wr_data[29] => wr_data.DATAB
masters[2].wr_data[29] => wr_data.DATAB
masters[2].wr_data[29] => wr_data.DATAB
masters[2].wr_data[29] => wr_data.DATAB
masters[2].wr_data[29] => wr_data.DATAB
masters[2].wr_data[29] => wr_data.DATAB
masters[2].wr_data[30] => wr_data.DATAB
masters[2].wr_data[30] => wr_data.DATAB
masters[2].wr_data[30] => wr_data.DATAB
masters[2].wr_data[30] => wr_data.DATAB
masters[2].wr_data[30] => wr_data.DATAB
masters[2].wr_data[30] => wr_data.DATAB
masters[2].wr_data[31] => wr_data.DATAB
masters[2].wr_data[31] => wr_data.DATAB
masters[2].wr_data[31] => wr_data.DATAB
masters[2].wr_data[31] => wr_data.DATAB
masters[2].wr_data[31] => wr_data.DATAB
masters[2].wr_data[31] => wr_data.DATAB
masters[2].wr_addr[0] => wr_addr.DATAB
masters[2].wr_addr[0] => wr_addr.DATAB
masters[2].wr_addr[0] => wr_addr.DATAB
masters[2].wr_addr[0] => wr_addr.DATAB
masters[2].wr_addr[0] => wr_addr.DATAB
masters[2].wr_addr[0] => wr_addr.DATAB
masters[2].wr_addr[1] => wr_addr.DATAB
masters[2].wr_addr[1] => wr_addr.DATAB
masters[2].wr_addr[1] => wr_addr.DATAB
masters[2].wr_addr[1] => wr_addr.DATAB
masters[2].wr_addr[1] => wr_addr.DATAB
masters[2].wr_addr[1] => wr_addr.DATAB
masters[2].wr_addr[2] => wr_addr.DATAB
masters[2].wr_addr[2] => wr_addr.DATAB
masters[2].wr_addr[2] => wr_addr.DATAB
masters[2].wr_addr[2] => wr_addr.DATAB
masters[2].wr_addr[2] => wr_addr.DATAB
masters[2].wr_addr[2] => Equal11.IN29
masters[2].wr_addr[3] => wr_addr.DATAB
masters[2].wr_addr[3] => wr_addr.DATAB
masters[2].wr_addr[3] => wr_addr.DATAB
masters[2].wr_addr[3] => wr_addr.DATAB
masters[2].wr_addr[3] => wr_addr.DATAB
masters[2].wr_addr[3] => Equal11.IN28
masters[2].wr_addr[4] => wr_addr.DATAB
masters[2].wr_addr[4] => wr_addr.DATAB
masters[2].wr_addr[4] => wr_addr.DATAB
masters[2].wr_addr[4] => wr_addr.DATAB
masters[2].wr_addr[4] => Equal5.IN27
masters[2].wr_addr[4] => Equal11.IN27
masters[2].wr_addr[5] => wr_addr.DATAB
masters[2].wr_addr[5] => wr_addr.DATAB
masters[2].wr_addr[5] => wr_addr.DATAB
masters[2].wr_addr[5] => wr_addr.DATAB
masters[2].wr_addr[5] => Equal5.IN26
masters[2].wr_addr[5] => Equal11.IN26
masters[2].wr_addr[6] => wr_addr.DATAB
masters[2].wr_addr[6] => wr_addr.DATAB
masters[2].wr_addr[6] => wr_addr.DATAB
masters[2].wr_addr[6] => wr_addr.DATAB
masters[2].wr_addr[6] => Equal5.IN25
masters[2].wr_addr[6] => Equal11.IN25
masters[2].wr_addr[7] => wr_addr.DATAB
masters[2].wr_addr[7] => wr_addr.DATAB
masters[2].wr_addr[7] => wr_addr.DATAB
masters[2].wr_addr[7] => wr_addr.DATAB
masters[2].wr_addr[7] => Equal5.IN24
masters[2].wr_addr[7] => Equal11.IN24
masters[2].wr_addr[8] => wr_addr.DATAB
masters[2].wr_addr[8] => wr_addr.DATAB
masters[2].wr_addr[8] => wr_addr.DATAB
masters[2].wr_addr[8] => wr_addr.DATAB
masters[2].wr_addr[8] => Equal5.IN23
masters[2].wr_addr[8] => Equal11.IN23
masters[2].wr_addr[9] => wr_addr.DATAB
masters[2].wr_addr[9] => wr_addr.DATAB
masters[2].wr_addr[9] => wr_addr.DATAB
masters[2].wr_addr[9] => wr_addr.DATAB
masters[2].wr_addr[9] => Equal5.IN22
masters[2].wr_addr[9] => Equal11.IN22
masters[2].wr_addr[10] => wr_addr.DATAB
masters[2].wr_addr[10] => wr_addr.DATAB
masters[2].wr_addr[10] => wr_addr.DATAB
masters[2].wr_addr[10] => wr_addr.DATAB
masters[2].wr_addr[10] => Equal5.IN21
masters[2].wr_addr[10] => Equal11.IN21
masters[2].wr_addr[11] => wr_addr.DATAB
masters[2].wr_addr[11] => wr_addr.DATAB
masters[2].wr_addr[11] => wr_addr.DATAB
masters[2].wr_addr[11] => wr_addr.DATAB
masters[2].wr_addr[11] => Equal5.IN20
masters[2].wr_addr[11] => Equal11.IN20
masters[2].wr_addr[12] => Equal5.IN2
masters[2].wr_addr[12] => Equal11.IN19
masters[2].wr_addr[12] => Equal17.IN19
masters[2].wr_addr[12] => Equal23.IN19
masters[2].wr_addr[12] => Equal29.IN19
masters[2].wr_addr[12] => Equal35.IN19
masters[2].wr_addr[13] => Equal5.IN19
masters[2].wr_addr[13] => Equal11.IN18
masters[2].wr_addr[13] => Equal17.IN18
masters[2].wr_addr[13] => Equal23.IN18
masters[2].wr_addr[13] => Equal29.IN18
masters[2].wr_addr[13] => Equal35.IN18
masters[2].wr_addr[14] => Equal5.IN18
masters[2].wr_addr[14] => Equal11.IN17
masters[2].wr_addr[14] => Equal17.IN17
masters[2].wr_addr[14] => Equal23.IN17
masters[2].wr_addr[14] => Equal29.IN17
masters[2].wr_addr[14] => Equal35.IN17
masters[2].wr_addr[15] => Equal5.IN17
masters[2].wr_addr[15] => Equal11.IN16
masters[2].wr_addr[15] => Equal17.IN16
masters[2].wr_addr[15] => Equal23.IN16
masters[2].wr_addr[15] => Equal29.IN0
masters[2].wr_addr[15] => Equal35.IN16
masters[2].wr_addr[16] => Equal5.IN1
masters[2].wr_addr[16] => Equal11.IN1
masters[2].wr_addr[16] => Equal17.IN15
masters[2].wr_addr[16] => Equal23.IN0
masters[2].wr_addr[16] => Equal29.IN16
masters[2].wr_addr[16] => Equal35.IN15
masters[2].wr_addr[17] => Equal5.IN0
masters[2].wr_addr[17] => Equal11.IN0
masters[2].wr_addr[17] => Equal17.IN0
masters[2].wr_addr[17] => Equal23.IN15
masters[2].wr_addr[17] => Equal29.IN15
masters[2].wr_addr[17] => Equal35.IN14
masters[2].wr_addr[18] => Equal5.IN16
masters[2].wr_addr[18] => Equal11.IN15
masters[2].wr_addr[18] => Equal17.IN14
masters[2].wr_addr[18] => Equal23.IN14
masters[2].wr_addr[18] => Equal29.IN14
masters[2].wr_addr[18] => Equal35.IN13
masters[2].wr_addr[19] => Equal5.IN15
masters[2].wr_addr[19] => Equal11.IN14
masters[2].wr_addr[19] => Equal17.IN13
masters[2].wr_addr[19] => Equal23.IN13
masters[2].wr_addr[19] => Equal29.IN13
masters[2].wr_addr[19] => Equal35.IN12
masters[2].wr_addr[20] => Equal5.IN14
masters[2].wr_addr[20] => Equal11.IN13
masters[2].wr_addr[20] => Equal17.IN12
masters[2].wr_addr[20] => Equal23.IN12
masters[2].wr_addr[20] => Equal29.IN12
masters[2].wr_addr[20] => Equal35.IN11
masters[2].wr_addr[21] => Equal5.IN13
masters[2].wr_addr[21] => Equal11.IN12
masters[2].wr_addr[21] => Equal17.IN11
masters[2].wr_addr[21] => Equal23.IN11
masters[2].wr_addr[21] => Equal29.IN11
masters[2].wr_addr[21] => Equal35.IN10
masters[2].wr_addr[22] => Equal5.IN12
masters[2].wr_addr[22] => Equal11.IN11
masters[2].wr_addr[22] => Equal17.IN10
masters[2].wr_addr[22] => Equal23.IN10
masters[2].wr_addr[22] => Equal29.IN10
masters[2].wr_addr[22] => Equal35.IN9
masters[2].wr_addr[23] => Equal5.IN11
masters[2].wr_addr[23] => Equal11.IN10
masters[2].wr_addr[23] => Equal17.IN9
masters[2].wr_addr[23] => Equal23.IN9
masters[2].wr_addr[23] => Equal29.IN9
masters[2].wr_addr[23] => Equal35.IN8
masters[2].wr_addr[24] => Equal5.IN10
masters[2].wr_addr[24] => Equal11.IN9
masters[2].wr_addr[24] => Equal17.IN8
masters[2].wr_addr[24] => Equal23.IN8
masters[2].wr_addr[24] => Equal29.IN8
masters[2].wr_addr[24] => Equal35.IN7
masters[2].wr_addr[25] => Equal5.IN9
masters[2].wr_addr[25] => Equal11.IN8
masters[2].wr_addr[25] => Equal17.IN7
masters[2].wr_addr[25] => Equal23.IN7
masters[2].wr_addr[25] => Equal29.IN7
masters[2].wr_addr[25] => Equal35.IN6
masters[2].wr_addr[26] => Equal5.IN8
masters[2].wr_addr[26] => Equal11.IN7
masters[2].wr_addr[26] => Equal17.IN6
masters[2].wr_addr[26] => Equal23.IN6
masters[2].wr_addr[26] => Equal29.IN6
masters[2].wr_addr[26] => Equal35.IN5
masters[2].wr_addr[27] => Equal5.IN7
masters[2].wr_addr[27] => Equal11.IN6
masters[2].wr_addr[27] => Equal17.IN5
masters[2].wr_addr[27] => Equal23.IN5
masters[2].wr_addr[27] => Equal29.IN5
masters[2].wr_addr[27] => Equal35.IN4
masters[2].wr_addr[28] => Equal5.IN6
masters[2].wr_addr[28] => Equal11.IN5
masters[2].wr_addr[28] => Equal17.IN4
masters[2].wr_addr[28] => Equal23.IN4
masters[2].wr_addr[28] => Equal29.IN4
masters[2].wr_addr[28] => Equal35.IN3
masters[2].wr_addr[29] => Equal5.IN5
masters[2].wr_addr[29] => Equal11.IN4
masters[2].wr_addr[29] => Equal17.IN3
masters[2].wr_addr[29] => Equal23.IN3
masters[2].wr_addr[29] => Equal29.IN3
masters[2].wr_addr[29] => Equal35.IN2
masters[2].wr_addr[30] => Equal5.IN4
masters[2].wr_addr[30] => Equal11.IN3
masters[2].wr_addr[30] => Equal17.IN2
masters[2].wr_addr[30] => Equal23.IN2
masters[2].wr_addr[30] => Equal29.IN2
masters[2].wr_addr[30] => Equal35.IN1
masters[2].wr_addr[31] => Equal5.IN3
masters[2].wr_addr[31] => Equal11.IN2
masters[2].wr_addr[31] => Equal17.IN1
masters[2].wr_addr[31] => Equal23.IN1
masters[2].wr_addr[31] => Equal29.IN1
masters[2].wr_addr[31] => Equal35.IN0
masters[2].wr_be[0] => wr_be.DATAB
masters[2].wr_be[0] => wr_be.DATAB
masters[2].wr_be[0] => wr_be.DATAB
masters[2].wr_be[0] => wr_be.DATAB
masters[2].wr_be[0] => wr_be.DATAB
masters[2].wr_be[0] => wr_be.DATAB
masters[2].wr_be[1] => wr_be.DATAB
masters[2].wr_be[1] => wr_be.DATAB
masters[2].wr_be[1] => wr_be.DATAB
masters[2].wr_be[1] => wr_be.DATAB
masters[2].wr_be[1] => wr_be.DATAB
masters[2].wr_be[1] => wr_be.DATAB
masters[2].wr_be[2] => wr_be.DATAB
masters[2].wr_be[2] => wr_be.DATAB
masters[2].wr_be[2] => wr_be.DATAB
masters[2].wr_be[2] => wr_be.DATAB
masters[2].wr_be[2] => wr_be.DATAB
masters[2].wr_be[2] => wr_be.DATAB
masters[2].wr_be[3] => wr_be.DATAB
masters[2].wr_be[3] => wr_be.DATAB
masters[2].wr_be[3] => wr_be.DATAB
masters[2].wr_be[3] => wr_be.DATAB
masters[2].wr_be[3] => wr_be.DATAB
masters[2].wr_be[3] => wr_be.DATAB
masters[2].wr_req => always0.IN1
masters[2].wr_req => always1.IN1
masters[2].wr_req => always2.IN1
masters[2].wr_req => always3.IN1
masters[2].wr_req => always4.IN1
masters[2].wr_req => always5.IN1
masters[2].rd_gnt <= masters_rd_gnt.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_data[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
masters[2].rd_addr[0] => rd_addr.DATAB
masters[2].rd_addr[0] => rd_addr.DATAB
masters[2].rd_addr[0] => rd_addr.DATAB
masters[2].rd_addr[0] => rd_addr.DATAB
masters[2].rd_addr[0] => rd_addr.DATAB
masters[2].rd_addr[0] => rd_addr.DATAB
masters[2].rd_addr[1] => rd_addr.DATAB
masters[2].rd_addr[1] => rd_addr.DATAB
masters[2].rd_addr[1] => rd_addr.DATAB
masters[2].rd_addr[1] => rd_addr.DATAB
masters[2].rd_addr[1] => rd_addr.DATAB
masters[2].rd_addr[1] => rd_addr.DATAB
masters[2].rd_addr[2] => rd_addr.DATAB
masters[2].rd_addr[2] => rd_addr.DATAB
masters[2].rd_addr[2] => rd_addr.DATAB
masters[2].rd_addr[2] => rd_addr.DATAB
masters[2].rd_addr[2] => rd_addr.DATAB
masters[2].rd_addr[2] => Equal10.IN29
masters[2].rd_addr[3] => rd_addr.DATAB
masters[2].rd_addr[3] => rd_addr.DATAB
masters[2].rd_addr[3] => rd_addr.DATAB
masters[2].rd_addr[3] => rd_addr.DATAB
masters[2].rd_addr[3] => rd_addr.DATAB
masters[2].rd_addr[3] => Equal10.IN28
masters[2].rd_addr[4] => rd_addr.DATAB
masters[2].rd_addr[4] => rd_addr.DATAB
masters[2].rd_addr[4] => rd_addr.DATAB
masters[2].rd_addr[4] => rd_addr.DATAB
masters[2].rd_addr[4] => Equal4.IN27
masters[2].rd_addr[4] => Equal10.IN27
masters[2].rd_addr[5] => rd_addr.DATAB
masters[2].rd_addr[5] => rd_addr.DATAB
masters[2].rd_addr[5] => rd_addr.DATAB
masters[2].rd_addr[5] => rd_addr.DATAB
masters[2].rd_addr[5] => Equal4.IN26
masters[2].rd_addr[5] => Equal10.IN26
masters[2].rd_addr[6] => rd_addr.DATAB
masters[2].rd_addr[6] => rd_addr.DATAB
masters[2].rd_addr[6] => rd_addr.DATAB
masters[2].rd_addr[6] => rd_addr.DATAB
masters[2].rd_addr[6] => Equal4.IN25
masters[2].rd_addr[6] => Equal10.IN25
masters[2].rd_addr[7] => rd_addr.DATAB
masters[2].rd_addr[7] => rd_addr.DATAB
masters[2].rd_addr[7] => rd_addr.DATAB
masters[2].rd_addr[7] => rd_addr.DATAB
masters[2].rd_addr[7] => Equal4.IN24
masters[2].rd_addr[7] => Equal10.IN24
masters[2].rd_addr[8] => rd_addr.DATAB
masters[2].rd_addr[8] => rd_addr.DATAB
masters[2].rd_addr[8] => rd_addr.DATAB
masters[2].rd_addr[8] => rd_addr.DATAB
masters[2].rd_addr[8] => Equal4.IN23
masters[2].rd_addr[8] => Equal10.IN23
masters[2].rd_addr[9] => rd_addr.DATAB
masters[2].rd_addr[9] => rd_addr.DATAB
masters[2].rd_addr[9] => rd_addr.DATAB
masters[2].rd_addr[9] => rd_addr.DATAB
masters[2].rd_addr[9] => Equal4.IN22
masters[2].rd_addr[9] => Equal10.IN22
masters[2].rd_addr[10] => rd_addr.DATAB
masters[2].rd_addr[10] => rd_addr.DATAB
masters[2].rd_addr[10] => rd_addr.DATAB
masters[2].rd_addr[10] => rd_addr.DATAB
masters[2].rd_addr[10] => Equal4.IN21
masters[2].rd_addr[10] => Equal10.IN21
masters[2].rd_addr[11] => rd_addr.DATAB
masters[2].rd_addr[11] => rd_addr.DATAB
masters[2].rd_addr[11] => rd_addr.DATAB
masters[2].rd_addr[11] => rd_addr.DATAB
masters[2].rd_addr[11] => Equal4.IN20
masters[2].rd_addr[11] => Equal10.IN20
masters[2].rd_addr[12] => Equal4.IN2
masters[2].rd_addr[12] => Equal10.IN19
masters[2].rd_addr[12] => Equal16.IN19
masters[2].rd_addr[12] => Equal22.IN19
masters[2].rd_addr[12] => Equal28.IN19
masters[2].rd_addr[12] => Equal34.IN19
masters[2].rd_addr[13] => Equal4.IN19
masters[2].rd_addr[13] => Equal10.IN18
masters[2].rd_addr[13] => Equal16.IN18
masters[2].rd_addr[13] => Equal22.IN18
masters[2].rd_addr[13] => Equal28.IN18
masters[2].rd_addr[13] => Equal34.IN18
masters[2].rd_addr[14] => Equal4.IN18
masters[2].rd_addr[14] => Equal10.IN17
masters[2].rd_addr[14] => Equal16.IN17
masters[2].rd_addr[14] => Equal22.IN17
masters[2].rd_addr[14] => Equal28.IN17
masters[2].rd_addr[14] => Equal34.IN17
masters[2].rd_addr[15] => Equal4.IN17
masters[2].rd_addr[15] => Equal10.IN16
masters[2].rd_addr[15] => Equal16.IN16
masters[2].rd_addr[15] => Equal22.IN16
masters[2].rd_addr[15] => Equal28.IN0
masters[2].rd_addr[15] => Equal34.IN16
masters[2].rd_addr[16] => Equal4.IN1
masters[2].rd_addr[16] => Equal10.IN1
masters[2].rd_addr[16] => Equal16.IN15
masters[2].rd_addr[16] => Equal22.IN0
masters[2].rd_addr[16] => Equal28.IN16
masters[2].rd_addr[16] => Equal34.IN15
masters[2].rd_addr[17] => Equal4.IN0
masters[2].rd_addr[17] => Equal10.IN0
masters[2].rd_addr[17] => Equal16.IN0
masters[2].rd_addr[17] => Equal22.IN15
masters[2].rd_addr[17] => Equal28.IN15
masters[2].rd_addr[17] => Equal34.IN14
masters[2].rd_addr[18] => Equal4.IN16
masters[2].rd_addr[18] => Equal10.IN15
masters[2].rd_addr[18] => Equal16.IN14
masters[2].rd_addr[18] => Equal22.IN14
masters[2].rd_addr[18] => Equal28.IN14
masters[2].rd_addr[18] => Equal34.IN13
masters[2].rd_addr[19] => Equal4.IN15
masters[2].rd_addr[19] => Equal10.IN14
masters[2].rd_addr[19] => Equal16.IN13
masters[2].rd_addr[19] => Equal22.IN13
masters[2].rd_addr[19] => Equal28.IN13
masters[2].rd_addr[19] => Equal34.IN12
masters[2].rd_addr[20] => Equal4.IN14
masters[2].rd_addr[20] => Equal10.IN13
masters[2].rd_addr[20] => Equal16.IN12
masters[2].rd_addr[20] => Equal22.IN12
masters[2].rd_addr[20] => Equal28.IN12
masters[2].rd_addr[20] => Equal34.IN11
masters[2].rd_addr[21] => Equal4.IN13
masters[2].rd_addr[21] => Equal10.IN12
masters[2].rd_addr[21] => Equal16.IN11
masters[2].rd_addr[21] => Equal22.IN11
masters[2].rd_addr[21] => Equal28.IN11
masters[2].rd_addr[21] => Equal34.IN10
masters[2].rd_addr[22] => Equal4.IN12
masters[2].rd_addr[22] => Equal10.IN11
masters[2].rd_addr[22] => Equal16.IN10
masters[2].rd_addr[22] => Equal22.IN10
masters[2].rd_addr[22] => Equal28.IN10
masters[2].rd_addr[22] => Equal34.IN9
masters[2].rd_addr[23] => Equal4.IN11
masters[2].rd_addr[23] => Equal10.IN10
masters[2].rd_addr[23] => Equal16.IN9
masters[2].rd_addr[23] => Equal22.IN9
masters[2].rd_addr[23] => Equal28.IN9
masters[2].rd_addr[23] => Equal34.IN8
masters[2].rd_addr[24] => Equal4.IN10
masters[2].rd_addr[24] => Equal10.IN9
masters[2].rd_addr[24] => Equal16.IN8
masters[2].rd_addr[24] => Equal22.IN8
masters[2].rd_addr[24] => Equal28.IN8
masters[2].rd_addr[24] => Equal34.IN7
masters[2].rd_addr[25] => Equal4.IN9
masters[2].rd_addr[25] => Equal10.IN8
masters[2].rd_addr[25] => Equal16.IN7
masters[2].rd_addr[25] => Equal22.IN7
masters[2].rd_addr[25] => Equal28.IN7
masters[2].rd_addr[25] => Equal34.IN6
masters[2].rd_addr[26] => Equal4.IN8
masters[2].rd_addr[26] => Equal10.IN7
masters[2].rd_addr[26] => Equal16.IN6
masters[2].rd_addr[26] => Equal22.IN6
masters[2].rd_addr[26] => Equal28.IN6
masters[2].rd_addr[26] => Equal34.IN5
masters[2].rd_addr[27] => Equal4.IN7
masters[2].rd_addr[27] => Equal10.IN6
masters[2].rd_addr[27] => Equal16.IN5
masters[2].rd_addr[27] => Equal22.IN5
masters[2].rd_addr[27] => Equal28.IN5
masters[2].rd_addr[27] => Equal34.IN4
masters[2].rd_addr[28] => Equal4.IN6
masters[2].rd_addr[28] => Equal10.IN5
masters[2].rd_addr[28] => Equal16.IN4
masters[2].rd_addr[28] => Equal22.IN4
masters[2].rd_addr[28] => Equal28.IN4
masters[2].rd_addr[28] => Equal34.IN3
masters[2].rd_addr[29] => Equal4.IN5
masters[2].rd_addr[29] => Equal10.IN4
masters[2].rd_addr[29] => Equal16.IN3
masters[2].rd_addr[29] => Equal22.IN3
masters[2].rd_addr[29] => Equal28.IN3
masters[2].rd_addr[29] => Equal34.IN2
masters[2].rd_addr[30] => Equal4.IN4
masters[2].rd_addr[30] => Equal10.IN3
masters[2].rd_addr[30] => Equal16.IN2
masters[2].rd_addr[30] => Equal22.IN2
masters[2].rd_addr[30] => Equal28.IN2
masters[2].rd_addr[30] => Equal34.IN1
masters[2].rd_addr[31] => Equal4.IN3
masters[2].rd_addr[31] => Equal10.IN2
masters[2].rd_addr[31] => Equal16.IN1
masters[2].rd_addr[31] => Equal22.IN1
masters[2].rd_addr[31] => Equal28.IN1
masters[2].rd_addr[31] => Equal34.IN0
masters[2].rd_be[0] => rd_be.DATAB
masters[2].rd_be[0] => rd_be.DATAB
masters[2].rd_be[0] => rd_be.DATAB
masters[2].rd_be[0] => rd_be.DATAB
masters[2].rd_be[0] => rd_be.DATAB
masters[2].rd_be[0] => rd_be.DATAB
masters[2].rd_be[1] => rd_be.DATAB
masters[2].rd_be[1] => rd_be.DATAB
masters[2].rd_be[1] => rd_be.DATAB
masters[2].rd_be[1] => rd_be.DATAB
masters[2].rd_be[1] => rd_be.DATAB
masters[2].rd_be[1] => rd_be.DATAB
masters[2].rd_be[2] => rd_be.DATAB
masters[2].rd_be[2] => rd_be.DATAB
masters[2].rd_be[2] => rd_be.DATAB
masters[2].rd_be[2] => rd_be.DATAB
masters[2].rd_be[2] => rd_be.DATAB
masters[2].rd_be[2] => rd_be.DATAB
masters[2].rd_be[3] => rd_be.DATAB
masters[2].rd_be[3] => rd_be.DATAB
masters[2].rd_be[3] => rd_be.DATAB
masters[2].rd_be[3] => rd_be.DATAB
masters[2].rd_be[3] => rd_be.DATAB
masters[2].rd_be[3] => rd_be.DATAB
masters[2].rd_req => always0.IN1
masters[2].rd_req => always1.IN1
masters[2].rd_req => always2.IN1
masters[2].rd_req => always3.IN1
masters[2].rd_req => always4.IN1
masters[2].rd_req => always5.IN1
slaves[0].wr_gnt => wr_gnt.DATAB
slaves[0].wr_gnt => wr_gnt.DATAB
slaves[0].wr_gnt => wr_gnt.DATAB
slaves[0].wr_data[0] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[1] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[2] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[3] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[4] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[5] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[6] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[7] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[8] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[9] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[10] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[11] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[12] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[13] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[14] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[15] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[16] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[17] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[18] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[19] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[20] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[21] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[22] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[23] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[24] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[25] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[26] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[27] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[28] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[29] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[30] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_data[31] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_addr[0] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_addr[1] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_addr[2] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_addr[3] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_addr[4] <= <GND>
slaves[0].wr_addr[5] <= <GND>
slaves[0].wr_addr[6] <= <GND>
slaves[0].wr_addr[7] <= <GND>
slaves[0].wr_addr[8] <= <GND>
slaves[0].wr_addr[9] <= <GND>
slaves[0].wr_addr[10] <= <GND>
slaves[0].wr_addr[11] <= <GND>
slaves[0].wr_addr[12] <= <GND>
slaves[0].wr_addr[13] <= <GND>
slaves[0].wr_addr[14] <= <GND>
slaves[0].wr_addr[15] <= <GND>
slaves[0].wr_addr[16] <= <GND>
slaves[0].wr_addr[17] <= <GND>
slaves[0].wr_addr[18] <= <GND>
slaves[0].wr_addr[19] <= <GND>
slaves[0].wr_addr[20] <= <GND>
slaves[0].wr_addr[21] <= <GND>
slaves[0].wr_addr[22] <= <GND>
slaves[0].wr_addr[23] <= <GND>
slaves[0].wr_addr[24] <= <GND>
slaves[0].wr_addr[25] <= <GND>
slaves[0].wr_addr[26] <= <GND>
slaves[0].wr_addr[27] <= <GND>
slaves[0].wr_addr[28] <= <GND>
slaves[0].wr_addr[29] <= <GND>
slaves[0].wr_addr[30] <= <GND>
slaves[0].wr_addr[31] <= <GND>
slaves[0].wr_be[0] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_be[1] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_be[2] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_be[3] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].wr_req <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].rd_gnt => masters_rd_gnt.DATAB
slaves[0].rd_gnt => masters_rd_gnt.DATAB
slaves[0].rd_gnt => masters_rd_gnt.DATAB
slaves[0].rd_data[0] => Mux31.IN10
slaves[0].rd_data[0] => Mux63.IN10
slaves[0].rd_data[0] => Mux95.IN10
slaves[0].rd_data[1] => Mux30.IN10
slaves[0].rd_data[1] => Mux62.IN10
slaves[0].rd_data[1] => Mux94.IN10
slaves[0].rd_data[2] => Mux29.IN10
slaves[0].rd_data[2] => Mux61.IN10
slaves[0].rd_data[2] => Mux93.IN10
slaves[0].rd_data[3] => Mux28.IN10
slaves[0].rd_data[3] => Mux60.IN10
slaves[0].rd_data[3] => Mux92.IN10
slaves[0].rd_data[4] => Mux27.IN10
slaves[0].rd_data[4] => Mux59.IN10
slaves[0].rd_data[4] => Mux91.IN10
slaves[0].rd_data[5] => Mux26.IN10
slaves[0].rd_data[5] => Mux58.IN10
slaves[0].rd_data[5] => Mux90.IN10
slaves[0].rd_data[6] => Mux25.IN10
slaves[0].rd_data[6] => Mux57.IN10
slaves[0].rd_data[6] => Mux89.IN10
slaves[0].rd_data[7] => Mux24.IN10
slaves[0].rd_data[7] => Mux56.IN10
slaves[0].rd_data[7] => Mux88.IN10
slaves[0].rd_data[8] => Mux23.IN10
slaves[0].rd_data[8] => Mux55.IN10
slaves[0].rd_data[8] => Mux87.IN10
slaves[0].rd_data[9] => Mux22.IN10
slaves[0].rd_data[9] => Mux54.IN10
slaves[0].rd_data[9] => Mux86.IN10
slaves[0].rd_data[10] => Mux21.IN10
slaves[0].rd_data[10] => Mux53.IN10
slaves[0].rd_data[10] => Mux85.IN10
slaves[0].rd_data[11] => Mux20.IN10
slaves[0].rd_data[11] => Mux52.IN10
slaves[0].rd_data[11] => Mux84.IN10
slaves[0].rd_data[12] => Mux19.IN10
slaves[0].rd_data[12] => Mux51.IN10
slaves[0].rd_data[12] => Mux83.IN10
slaves[0].rd_data[13] => Mux18.IN10
slaves[0].rd_data[13] => Mux50.IN10
slaves[0].rd_data[13] => Mux82.IN10
slaves[0].rd_data[14] => Mux17.IN10
slaves[0].rd_data[14] => Mux49.IN10
slaves[0].rd_data[14] => Mux81.IN10
slaves[0].rd_data[15] => Mux16.IN10
slaves[0].rd_data[15] => Mux48.IN10
slaves[0].rd_data[15] => Mux80.IN10
slaves[0].rd_data[16] => Mux15.IN10
slaves[0].rd_data[16] => Mux47.IN10
slaves[0].rd_data[16] => Mux79.IN10
slaves[0].rd_data[17] => Mux14.IN10
slaves[0].rd_data[17] => Mux46.IN10
slaves[0].rd_data[17] => Mux78.IN10
slaves[0].rd_data[18] => Mux13.IN10
slaves[0].rd_data[18] => Mux45.IN10
slaves[0].rd_data[18] => Mux77.IN10
slaves[0].rd_data[19] => Mux12.IN10
slaves[0].rd_data[19] => Mux44.IN10
slaves[0].rd_data[19] => Mux76.IN10
slaves[0].rd_data[20] => Mux11.IN10
slaves[0].rd_data[20] => Mux43.IN10
slaves[0].rd_data[20] => Mux75.IN10
slaves[0].rd_data[21] => Mux10.IN10
slaves[0].rd_data[21] => Mux42.IN10
slaves[0].rd_data[21] => Mux74.IN10
slaves[0].rd_data[22] => Mux9.IN10
slaves[0].rd_data[22] => Mux41.IN10
slaves[0].rd_data[22] => Mux73.IN10
slaves[0].rd_data[23] => Mux8.IN10
slaves[0].rd_data[23] => Mux40.IN10
slaves[0].rd_data[23] => Mux72.IN10
slaves[0].rd_data[24] => Mux7.IN10
slaves[0].rd_data[24] => Mux39.IN10
slaves[0].rd_data[24] => Mux71.IN10
slaves[0].rd_data[25] => Mux6.IN10
slaves[0].rd_data[25] => Mux38.IN10
slaves[0].rd_data[25] => Mux70.IN10
slaves[0].rd_data[26] => Mux5.IN10
slaves[0].rd_data[26] => Mux37.IN10
slaves[0].rd_data[26] => Mux69.IN10
slaves[0].rd_data[27] => Mux4.IN10
slaves[0].rd_data[27] => Mux36.IN10
slaves[0].rd_data[27] => Mux68.IN10
slaves[0].rd_data[28] => Mux3.IN10
slaves[0].rd_data[28] => Mux35.IN10
slaves[0].rd_data[28] => Mux67.IN10
slaves[0].rd_data[29] => Mux2.IN10
slaves[0].rd_data[29] => Mux34.IN10
slaves[0].rd_data[29] => Mux66.IN10
slaves[0].rd_data[30] => Mux1.IN10
slaves[0].rd_data[30] => Mux33.IN10
slaves[0].rd_data[30] => Mux65.IN10
slaves[0].rd_data[31] => Mux0.IN10
slaves[0].rd_data[31] => Mux32.IN10
slaves[0].rd_data[31] => Mux64.IN10
slaves[0].rd_addr[0] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].rd_addr[1] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].rd_addr[2] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].rd_addr[3] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].rd_addr[4] <= <GND>
slaves[0].rd_addr[5] <= <GND>
slaves[0].rd_addr[6] <= <GND>
slaves[0].rd_addr[7] <= <GND>
slaves[0].rd_addr[8] <= <GND>
slaves[0].rd_addr[9] <= <GND>
slaves[0].rd_addr[10] <= <GND>
slaves[0].rd_addr[11] <= <GND>
slaves[0].rd_addr[12] <= <GND>
slaves[0].rd_addr[13] <= <GND>
slaves[0].rd_addr[14] <= <GND>
slaves[0].rd_addr[15] <= <GND>
slaves[0].rd_addr[16] <= <GND>
slaves[0].rd_addr[17] <= <GND>
slaves[0].rd_addr[18] <= <GND>
slaves[0].rd_addr[19] <= <GND>
slaves[0].rd_addr[20] <= <GND>
slaves[0].rd_addr[21] <= <GND>
slaves[0].rd_addr[22] <= <GND>
slaves[0].rd_addr[23] <= <GND>
slaves[0].rd_addr[24] <= <GND>
slaves[0].rd_addr[25] <= <GND>
slaves[0].rd_addr[26] <= <GND>
slaves[0].rd_addr[27] <= <GND>
slaves[0].rd_addr[28] <= <GND>
slaves[0].rd_addr[29] <= <GND>
slaves[0].rd_addr[30] <= <GND>
slaves[0].rd_addr[31] <= <GND>
slaves[0].rd_be[0] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].rd_be[1] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].rd_be[2] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].rd_be[3] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[0].rd_req <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_gnt => wr_gnt.DATAB
slaves[1].wr_gnt => wr_gnt.DATAB
slaves[1].wr_gnt => wr_gnt.DATAB
slaves[1].wr_data[0] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[1] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[2] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[3] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[4] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[5] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[6] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[7] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[8] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[9] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[10] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[11] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[12] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[13] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[14] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[15] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[16] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[17] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[18] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[19] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[20] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[21] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[22] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[23] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[24] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[25] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[26] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[27] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[28] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[29] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[30] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_data[31] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_addr[0] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_addr[1] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_addr[2] <= <GND>
slaves[1].wr_addr[3] <= <GND>
slaves[1].wr_addr[4] <= <GND>
slaves[1].wr_addr[5] <= <GND>
slaves[1].wr_addr[6] <= <GND>
slaves[1].wr_addr[7] <= <GND>
slaves[1].wr_addr[8] <= <GND>
slaves[1].wr_addr[9] <= <GND>
slaves[1].wr_addr[10] <= <GND>
slaves[1].wr_addr[11] <= <GND>
slaves[1].wr_addr[12] <= <GND>
slaves[1].wr_addr[13] <= <GND>
slaves[1].wr_addr[14] <= <GND>
slaves[1].wr_addr[15] <= <GND>
slaves[1].wr_addr[16] <= <GND>
slaves[1].wr_addr[17] <= <GND>
slaves[1].wr_addr[18] <= <GND>
slaves[1].wr_addr[19] <= <GND>
slaves[1].wr_addr[20] <= <GND>
slaves[1].wr_addr[21] <= <GND>
slaves[1].wr_addr[22] <= <GND>
slaves[1].wr_addr[23] <= <GND>
slaves[1].wr_addr[24] <= <GND>
slaves[1].wr_addr[25] <= <GND>
slaves[1].wr_addr[26] <= <GND>
slaves[1].wr_addr[27] <= <GND>
slaves[1].wr_addr[28] <= <GND>
slaves[1].wr_addr[29] <= <GND>
slaves[1].wr_addr[30] <= <GND>
slaves[1].wr_addr[31] <= <GND>
slaves[1].wr_be[0] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_be[1] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_be[2] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_be[3] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].wr_req <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].rd_gnt => masters_rd_gnt.DATAB
slaves[1].rd_gnt => masters_rd_gnt.DATAB
slaves[1].rd_gnt => masters_rd_gnt.DATAB
slaves[1].rd_data[0] => Mux31.IN9
slaves[1].rd_data[0] => Mux63.IN9
slaves[1].rd_data[0] => Mux95.IN9
slaves[1].rd_data[1] => Mux30.IN9
slaves[1].rd_data[1] => Mux62.IN9
slaves[1].rd_data[1] => Mux94.IN9
slaves[1].rd_data[2] => Mux29.IN9
slaves[1].rd_data[2] => Mux61.IN9
slaves[1].rd_data[2] => Mux93.IN9
slaves[1].rd_data[3] => Mux28.IN9
slaves[1].rd_data[3] => Mux60.IN9
slaves[1].rd_data[3] => Mux92.IN9
slaves[1].rd_data[4] => Mux27.IN9
slaves[1].rd_data[4] => Mux59.IN9
slaves[1].rd_data[4] => Mux91.IN9
slaves[1].rd_data[5] => Mux26.IN9
slaves[1].rd_data[5] => Mux58.IN9
slaves[1].rd_data[5] => Mux90.IN9
slaves[1].rd_data[6] => Mux25.IN9
slaves[1].rd_data[6] => Mux57.IN9
slaves[1].rd_data[6] => Mux89.IN9
slaves[1].rd_data[7] => Mux24.IN9
slaves[1].rd_data[7] => Mux56.IN9
slaves[1].rd_data[7] => Mux88.IN9
slaves[1].rd_data[8] => Mux23.IN9
slaves[1].rd_data[8] => Mux55.IN9
slaves[1].rd_data[8] => Mux87.IN9
slaves[1].rd_data[9] => Mux22.IN9
slaves[1].rd_data[9] => Mux54.IN9
slaves[1].rd_data[9] => Mux86.IN9
slaves[1].rd_data[10] => Mux21.IN9
slaves[1].rd_data[10] => Mux53.IN9
slaves[1].rd_data[10] => Mux85.IN9
slaves[1].rd_data[11] => Mux20.IN9
slaves[1].rd_data[11] => Mux52.IN9
slaves[1].rd_data[11] => Mux84.IN9
slaves[1].rd_data[12] => Mux19.IN9
slaves[1].rd_data[12] => Mux51.IN9
slaves[1].rd_data[12] => Mux83.IN9
slaves[1].rd_data[13] => Mux18.IN9
slaves[1].rd_data[13] => Mux50.IN9
slaves[1].rd_data[13] => Mux82.IN9
slaves[1].rd_data[14] => Mux17.IN9
slaves[1].rd_data[14] => Mux49.IN9
slaves[1].rd_data[14] => Mux81.IN9
slaves[1].rd_data[15] => Mux16.IN9
slaves[1].rd_data[15] => Mux48.IN9
slaves[1].rd_data[15] => Mux80.IN9
slaves[1].rd_data[16] => Mux15.IN9
slaves[1].rd_data[16] => Mux47.IN9
slaves[1].rd_data[16] => Mux79.IN9
slaves[1].rd_data[17] => Mux14.IN9
slaves[1].rd_data[17] => Mux46.IN9
slaves[1].rd_data[17] => Mux78.IN9
slaves[1].rd_data[18] => Mux13.IN9
slaves[1].rd_data[18] => Mux45.IN9
slaves[1].rd_data[18] => Mux77.IN9
slaves[1].rd_data[19] => Mux12.IN9
slaves[1].rd_data[19] => Mux44.IN9
slaves[1].rd_data[19] => Mux76.IN9
slaves[1].rd_data[20] => Mux11.IN9
slaves[1].rd_data[20] => Mux43.IN9
slaves[1].rd_data[20] => Mux75.IN9
slaves[1].rd_data[21] => Mux10.IN9
slaves[1].rd_data[21] => Mux42.IN9
slaves[1].rd_data[21] => Mux74.IN9
slaves[1].rd_data[22] => Mux9.IN9
slaves[1].rd_data[22] => Mux41.IN9
slaves[1].rd_data[22] => Mux73.IN9
slaves[1].rd_data[23] => Mux8.IN9
slaves[1].rd_data[23] => Mux40.IN9
slaves[1].rd_data[23] => Mux72.IN9
slaves[1].rd_data[24] => Mux7.IN9
slaves[1].rd_data[24] => Mux39.IN9
slaves[1].rd_data[24] => Mux71.IN9
slaves[1].rd_data[25] => Mux6.IN9
slaves[1].rd_data[25] => Mux38.IN9
slaves[1].rd_data[25] => Mux70.IN9
slaves[1].rd_data[26] => Mux5.IN9
slaves[1].rd_data[26] => Mux37.IN9
slaves[1].rd_data[26] => Mux69.IN9
slaves[1].rd_data[27] => Mux4.IN9
slaves[1].rd_data[27] => Mux36.IN9
slaves[1].rd_data[27] => Mux68.IN9
slaves[1].rd_data[28] => Mux3.IN9
slaves[1].rd_data[28] => Mux35.IN9
slaves[1].rd_data[28] => Mux67.IN9
slaves[1].rd_data[29] => Mux2.IN9
slaves[1].rd_data[29] => Mux34.IN9
slaves[1].rd_data[29] => Mux66.IN9
slaves[1].rd_data[30] => Mux1.IN9
slaves[1].rd_data[30] => Mux33.IN9
slaves[1].rd_data[30] => Mux65.IN9
slaves[1].rd_data[31] => Mux0.IN9
slaves[1].rd_data[31] => Mux32.IN9
slaves[1].rd_data[31] => Mux64.IN9
slaves[1].rd_addr[0] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].rd_addr[1] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].rd_addr[2] <= <GND>
slaves[1].rd_addr[3] <= <GND>
slaves[1].rd_addr[4] <= <GND>
slaves[1].rd_addr[5] <= <GND>
slaves[1].rd_addr[6] <= <GND>
slaves[1].rd_addr[7] <= <GND>
slaves[1].rd_addr[8] <= <GND>
slaves[1].rd_addr[9] <= <GND>
slaves[1].rd_addr[10] <= <GND>
slaves[1].rd_addr[11] <= <GND>
slaves[1].rd_addr[12] <= <GND>
slaves[1].rd_addr[13] <= <GND>
slaves[1].rd_addr[14] <= <GND>
slaves[1].rd_addr[15] <= <GND>
slaves[1].rd_addr[16] <= <GND>
slaves[1].rd_addr[17] <= <GND>
slaves[1].rd_addr[18] <= <GND>
slaves[1].rd_addr[19] <= <GND>
slaves[1].rd_addr[20] <= <GND>
slaves[1].rd_addr[21] <= <GND>
slaves[1].rd_addr[22] <= <GND>
slaves[1].rd_addr[23] <= <GND>
slaves[1].rd_addr[24] <= <GND>
slaves[1].rd_addr[25] <= <GND>
slaves[1].rd_addr[26] <= <GND>
slaves[1].rd_addr[27] <= <GND>
slaves[1].rd_addr[28] <= <GND>
slaves[1].rd_addr[29] <= <GND>
slaves[1].rd_addr[30] <= <GND>
slaves[1].rd_addr[31] <= <GND>
slaves[1].rd_be[0] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].rd_be[1] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].rd_be[2] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].rd_be[3] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[1].rd_req <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_gnt => wr_gnt.DATAB
slaves[2].wr_gnt => wr_gnt.DATAB
slaves[2].wr_gnt => wr_gnt.DATAB
slaves[2].wr_data[0] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[1] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[2] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[3] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[4] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[5] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[6] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[7] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[8] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[9] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[10] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[11] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[12] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[13] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[14] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[15] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[16] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[17] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[18] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[19] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[20] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[21] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[22] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[23] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[24] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[25] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[26] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[27] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[28] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[29] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[30] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_data[31] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_addr[0] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_addr[1] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_addr[2] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_addr[3] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_addr[4] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_addr[5] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_addr[6] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_addr[7] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_addr[8] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_addr[9] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_addr[10] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_addr[11] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_addr[12] <= <GND>
slaves[2].wr_addr[13] <= <GND>
slaves[2].wr_addr[14] <= <GND>
slaves[2].wr_addr[15] <= <GND>
slaves[2].wr_addr[16] <= <GND>
slaves[2].wr_addr[17] <= <GND>
slaves[2].wr_addr[18] <= <GND>
slaves[2].wr_addr[19] <= <GND>
slaves[2].wr_addr[20] <= <GND>
slaves[2].wr_addr[21] <= <GND>
slaves[2].wr_addr[22] <= <GND>
slaves[2].wr_addr[23] <= <GND>
slaves[2].wr_addr[24] <= <GND>
slaves[2].wr_addr[25] <= <GND>
slaves[2].wr_addr[26] <= <GND>
slaves[2].wr_addr[27] <= <GND>
slaves[2].wr_addr[28] <= <GND>
slaves[2].wr_addr[29] <= <GND>
slaves[2].wr_addr[30] <= <GND>
slaves[2].wr_addr[31] <= <GND>
slaves[2].wr_be[0] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_be[1] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_be[2] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_be[3] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].wr_req <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_gnt => masters_rd_gnt.DATAB
slaves[2].rd_gnt => masters_rd_gnt.DATAB
slaves[2].rd_gnt => masters_rd_gnt.DATAB
slaves[2].rd_data[0] => Mux31.IN8
slaves[2].rd_data[0] => Mux63.IN8
slaves[2].rd_data[0] => Mux95.IN8
slaves[2].rd_data[1] => Mux30.IN8
slaves[2].rd_data[1] => Mux62.IN8
slaves[2].rd_data[1] => Mux94.IN8
slaves[2].rd_data[2] => Mux29.IN8
slaves[2].rd_data[2] => Mux61.IN8
slaves[2].rd_data[2] => Mux93.IN8
slaves[2].rd_data[3] => Mux28.IN8
slaves[2].rd_data[3] => Mux60.IN8
slaves[2].rd_data[3] => Mux92.IN8
slaves[2].rd_data[4] => Mux27.IN8
slaves[2].rd_data[4] => Mux59.IN8
slaves[2].rd_data[4] => Mux91.IN8
slaves[2].rd_data[5] => Mux26.IN8
slaves[2].rd_data[5] => Mux58.IN8
slaves[2].rd_data[5] => Mux90.IN8
slaves[2].rd_data[6] => Mux25.IN8
slaves[2].rd_data[6] => Mux57.IN8
slaves[2].rd_data[6] => Mux89.IN8
slaves[2].rd_data[7] => Mux24.IN8
slaves[2].rd_data[7] => Mux56.IN8
slaves[2].rd_data[7] => Mux88.IN8
slaves[2].rd_data[8] => Mux23.IN8
slaves[2].rd_data[8] => Mux55.IN8
slaves[2].rd_data[8] => Mux87.IN8
slaves[2].rd_data[9] => Mux22.IN8
slaves[2].rd_data[9] => Mux54.IN8
slaves[2].rd_data[9] => Mux86.IN8
slaves[2].rd_data[10] => Mux21.IN8
slaves[2].rd_data[10] => Mux53.IN8
slaves[2].rd_data[10] => Mux85.IN8
slaves[2].rd_data[11] => Mux20.IN8
slaves[2].rd_data[11] => Mux52.IN8
slaves[2].rd_data[11] => Mux84.IN8
slaves[2].rd_data[12] => Mux19.IN8
slaves[2].rd_data[12] => Mux51.IN8
slaves[2].rd_data[12] => Mux83.IN8
slaves[2].rd_data[13] => Mux18.IN8
slaves[2].rd_data[13] => Mux50.IN8
slaves[2].rd_data[13] => Mux82.IN8
slaves[2].rd_data[14] => Mux17.IN8
slaves[2].rd_data[14] => Mux49.IN8
slaves[2].rd_data[14] => Mux81.IN8
slaves[2].rd_data[15] => Mux16.IN8
slaves[2].rd_data[15] => Mux48.IN8
slaves[2].rd_data[15] => Mux80.IN8
slaves[2].rd_data[16] => Mux15.IN8
slaves[2].rd_data[16] => Mux47.IN8
slaves[2].rd_data[16] => Mux79.IN8
slaves[2].rd_data[17] => Mux14.IN8
slaves[2].rd_data[17] => Mux46.IN8
slaves[2].rd_data[17] => Mux78.IN8
slaves[2].rd_data[18] => Mux13.IN8
slaves[2].rd_data[18] => Mux45.IN8
slaves[2].rd_data[18] => Mux77.IN8
slaves[2].rd_data[19] => Mux12.IN8
slaves[2].rd_data[19] => Mux44.IN8
slaves[2].rd_data[19] => Mux76.IN8
slaves[2].rd_data[20] => Mux11.IN8
slaves[2].rd_data[20] => Mux43.IN8
slaves[2].rd_data[20] => Mux75.IN8
slaves[2].rd_data[21] => Mux10.IN8
slaves[2].rd_data[21] => Mux42.IN8
slaves[2].rd_data[21] => Mux74.IN8
slaves[2].rd_data[22] => Mux9.IN8
slaves[2].rd_data[22] => Mux41.IN8
slaves[2].rd_data[22] => Mux73.IN8
slaves[2].rd_data[23] => Mux8.IN8
slaves[2].rd_data[23] => Mux40.IN8
slaves[2].rd_data[23] => Mux72.IN8
slaves[2].rd_data[24] => Mux7.IN8
slaves[2].rd_data[24] => Mux39.IN8
slaves[2].rd_data[24] => Mux71.IN8
slaves[2].rd_data[25] => Mux6.IN8
slaves[2].rd_data[25] => Mux38.IN8
slaves[2].rd_data[25] => Mux70.IN8
slaves[2].rd_data[26] => Mux5.IN8
slaves[2].rd_data[26] => Mux37.IN8
slaves[2].rd_data[26] => Mux69.IN8
slaves[2].rd_data[27] => Mux4.IN8
slaves[2].rd_data[27] => Mux36.IN8
slaves[2].rd_data[27] => Mux68.IN8
slaves[2].rd_data[28] => Mux3.IN8
slaves[2].rd_data[28] => Mux35.IN8
slaves[2].rd_data[28] => Mux67.IN8
slaves[2].rd_data[29] => Mux2.IN8
slaves[2].rd_data[29] => Mux34.IN8
slaves[2].rd_data[29] => Mux66.IN8
slaves[2].rd_data[30] => Mux1.IN8
slaves[2].rd_data[30] => Mux33.IN8
slaves[2].rd_data[30] => Mux65.IN8
slaves[2].rd_data[31] => Mux0.IN8
slaves[2].rd_data[31] => Mux32.IN8
slaves[2].rd_data[31] => Mux64.IN8
slaves[2].rd_addr[0] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_addr[1] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_addr[2] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_addr[3] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_addr[4] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_addr[5] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_addr[6] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_addr[7] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_addr[8] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_addr[9] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_addr[10] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_addr[11] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_addr[12] <= <GND>
slaves[2].rd_addr[13] <= <GND>
slaves[2].rd_addr[14] <= <GND>
slaves[2].rd_addr[15] <= <GND>
slaves[2].rd_addr[16] <= <GND>
slaves[2].rd_addr[17] <= <GND>
slaves[2].rd_addr[18] <= <GND>
slaves[2].rd_addr[19] <= <GND>
slaves[2].rd_addr[20] <= <GND>
slaves[2].rd_addr[21] <= <GND>
slaves[2].rd_addr[22] <= <GND>
slaves[2].rd_addr[23] <= <GND>
slaves[2].rd_addr[24] <= <GND>
slaves[2].rd_addr[25] <= <GND>
slaves[2].rd_addr[26] <= <GND>
slaves[2].rd_addr[27] <= <GND>
slaves[2].rd_addr[28] <= <GND>
slaves[2].rd_addr[29] <= <GND>
slaves[2].rd_addr[30] <= <GND>
slaves[2].rd_addr[31] <= <GND>
slaves[2].rd_be[0] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_be[1] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_be[2] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_be[3] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[2].rd_req <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_gnt => wr_gnt.DATAB
slaves[3].wr_gnt => wr_gnt.DATAB
slaves[3].wr_gnt => wr_gnt.DATAB
slaves[3].wr_data[0] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[1] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[2] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[3] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[4] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[5] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[6] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[7] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[8] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[9] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[10] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[11] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[12] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[13] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[14] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[15] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[16] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[17] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[18] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[19] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[20] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[21] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[22] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[23] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[24] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[25] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[26] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[27] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[28] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[29] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[30] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_data[31] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_addr[0] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_addr[1] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_addr[2] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_addr[3] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_addr[4] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_addr[5] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_addr[6] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_addr[7] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_addr[8] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_addr[9] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_addr[10] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_addr[11] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_addr[12] <= <GND>
slaves[3].wr_addr[13] <= <GND>
slaves[3].wr_addr[14] <= <GND>
slaves[3].wr_addr[15] <= <GND>
slaves[3].wr_addr[16] <= <GND>
slaves[3].wr_addr[17] <= <GND>
slaves[3].wr_addr[18] <= <GND>
slaves[3].wr_addr[19] <= <GND>
slaves[3].wr_addr[20] <= <GND>
slaves[3].wr_addr[21] <= <GND>
slaves[3].wr_addr[22] <= <GND>
slaves[3].wr_addr[23] <= <GND>
slaves[3].wr_addr[24] <= <GND>
slaves[3].wr_addr[25] <= <GND>
slaves[3].wr_addr[26] <= <GND>
slaves[3].wr_addr[27] <= <GND>
slaves[3].wr_addr[28] <= <GND>
slaves[3].wr_addr[29] <= <GND>
slaves[3].wr_addr[30] <= <GND>
slaves[3].wr_addr[31] <= <GND>
slaves[3].wr_be[0] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_be[1] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_be[2] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_be[3] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].wr_req <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_gnt => masters_rd_gnt.DATAB
slaves[3].rd_gnt => masters_rd_gnt.DATAB
slaves[3].rd_gnt => masters_rd_gnt.DATAB
slaves[3].rd_data[0] => Mux31.IN7
slaves[3].rd_data[0] => Mux63.IN7
slaves[3].rd_data[0] => Mux95.IN7
slaves[3].rd_data[1] => Mux30.IN7
slaves[3].rd_data[1] => Mux62.IN7
slaves[3].rd_data[1] => Mux94.IN7
slaves[3].rd_data[2] => Mux29.IN7
slaves[3].rd_data[2] => Mux61.IN7
slaves[3].rd_data[2] => Mux93.IN7
slaves[3].rd_data[3] => Mux28.IN7
slaves[3].rd_data[3] => Mux60.IN7
slaves[3].rd_data[3] => Mux92.IN7
slaves[3].rd_data[4] => Mux27.IN7
slaves[3].rd_data[4] => Mux59.IN7
slaves[3].rd_data[4] => Mux91.IN7
slaves[3].rd_data[5] => Mux26.IN7
slaves[3].rd_data[5] => Mux58.IN7
slaves[3].rd_data[5] => Mux90.IN7
slaves[3].rd_data[6] => Mux25.IN7
slaves[3].rd_data[6] => Mux57.IN7
slaves[3].rd_data[6] => Mux89.IN7
slaves[3].rd_data[7] => Mux24.IN7
slaves[3].rd_data[7] => Mux56.IN7
slaves[3].rd_data[7] => Mux88.IN7
slaves[3].rd_data[8] => Mux23.IN7
slaves[3].rd_data[8] => Mux55.IN7
slaves[3].rd_data[8] => Mux87.IN7
slaves[3].rd_data[9] => Mux22.IN7
slaves[3].rd_data[9] => Mux54.IN7
slaves[3].rd_data[9] => Mux86.IN7
slaves[3].rd_data[10] => Mux21.IN7
slaves[3].rd_data[10] => Mux53.IN7
slaves[3].rd_data[10] => Mux85.IN7
slaves[3].rd_data[11] => Mux20.IN7
slaves[3].rd_data[11] => Mux52.IN7
slaves[3].rd_data[11] => Mux84.IN7
slaves[3].rd_data[12] => Mux19.IN7
slaves[3].rd_data[12] => Mux51.IN7
slaves[3].rd_data[12] => Mux83.IN7
slaves[3].rd_data[13] => Mux18.IN7
slaves[3].rd_data[13] => Mux50.IN7
slaves[3].rd_data[13] => Mux82.IN7
slaves[3].rd_data[14] => Mux17.IN7
slaves[3].rd_data[14] => Mux49.IN7
slaves[3].rd_data[14] => Mux81.IN7
slaves[3].rd_data[15] => Mux16.IN7
slaves[3].rd_data[15] => Mux48.IN7
slaves[3].rd_data[15] => Mux80.IN7
slaves[3].rd_data[16] => Mux15.IN7
slaves[3].rd_data[16] => Mux47.IN7
slaves[3].rd_data[16] => Mux79.IN7
slaves[3].rd_data[17] => Mux14.IN7
slaves[3].rd_data[17] => Mux46.IN7
slaves[3].rd_data[17] => Mux78.IN7
slaves[3].rd_data[18] => Mux13.IN7
slaves[3].rd_data[18] => Mux45.IN7
slaves[3].rd_data[18] => Mux77.IN7
slaves[3].rd_data[19] => Mux12.IN7
slaves[3].rd_data[19] => Mux44.IN7
slaves[3].rd_data[19] => Mux76.IN7
slaves[3].rd_data[20] => Mux11.IN7
slaves[3].rd_data[20] => Mux43.IN7
slaves[3].rd_data[20] => Mux75.IN7
slaves[3].rd_data[21] => Mux10.IN7
slaves[3].rd_data[21] => Mux42.IN7
slaves[3].rd_data[21] => Mux74.IN7
slaves[3].rd_data[22] => Mux9.IN7
slaves[3].rd_data[22] => Mux41.IN7
slaves[3].rd_data[22] => Mux73.IN7
slaves[3].rd_data[23] => Mux8.IN7
slaves[3].rd_data[23] => Mux40.IN7
slaves[3].rd_data[23] => Mux72.IN7
slaves[3].rd_data[24] => Mux7.IN7
slaves[3].rd_data[24] => Mux39.IN7
slaves[3].rd_data[24] => Mux71.IN7
slaves[3].rd_data[25] => Mux6.IN7
slaves[3].rd_data[25] => Mux38.IN7
slaves[3].rd_data[25] => Mux70.IN7
slaves[3].rd_data[26] => Mux5.IN7
slaves[3].rd_data[26] => Mux37.IN7
slaves[3].rd_data[26] => Mux69.IN7
slaves[3].rd_data[27] => Mux4.IN7
slaves[3].rd_data[27] => Mux36.IN7
slaves[3].rd_data[27] => Mux68.IN7
slaves[3].rd_data[28] => Mux3.IN7
slaves[3].rd_data[28] => Mux35.IN7
slaves[3].rd_data[28] => Mux67.IN7
slaves[3].rd_data[29] => Mux2.IN7
slaves[3].rd_data[29] => Mux34.IN7
slaves[3].rd_data[29] => Mux66.IN7
slaves[3].rd_data[30] => Mux1.IN7
slaves[3].rd_data[30] => Mux33.IN7
slaves[3].rd_data[30] => Mux65.IN7
slaves[3].rd_data[31] => Mux0.IN7
slaves[3].rd_data[31] => Mux32.IN7
slaves[3].rd_data[31] => Mux64.IN7
slaves[3].rd_addr[0] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_addr[1] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_addr[2] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_addr[3] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_addr[4] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_addr[5] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_addr[6] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_addr[7] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_addr[8] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_addr[9] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_addr[10] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_addr[11] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_addr[12] <= <GND>
slaves[3].rd_addr[13] <= <GND>
slaves[3].rd_addr[14] <= <GND>
slaves[3].rd_addr[15] <= <GND>
slaves[3].rd_addr[16] <= <GND>
slaves[3].rd_addr[17] <= <GND>
slaves[3].rd_addr[18] <= <GND>
slaves[3].rd_addr[19] <= <GND>
slaves[3].rd_addr[20] <= <GND>
slaves[3].rd_addr[21] <= <GND>
slaves[3].rd_addr[22] <= <GND>
slaves[3].rd_addr[23] <= <GND>
slaves[3].rd_addr[24] <= <GND>
slaves[3].rd_addr[25] <= <GND>
slaves[3].rd_addr[26] <= <GND>
slaves[3].rd_addr[27] <= <GND>
slaves[3].rd_addr[28] <= <GND>
slaves[3].rd_addr[29] <= <GND>
slaves[3].rd_addr[30] <= <GND>
slaves[3].rd_addr[31] <= <GND>
slaves[3].rd_be[0] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_be[1] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_be[2] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_be[3] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[3].rd_req <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_gnt => wr_gnt.DATAB
slaves[4].wr_gnt => wr_gnt.DATAB
slaves[4].wr_gnt => wr_gnt.DATAB
slaves[4].wr_data[0] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[1] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[2] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[3] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[4] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[5] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[6] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[7] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[8] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[9] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[10] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[11] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[12] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[13] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[14] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[15] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[16] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[17] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[18] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[19] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[20] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[21] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[22] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[23] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[24] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[25] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[26] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[27] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[28] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[29] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[30] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_data[31] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_addr[0] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_addr[1] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_addr[2] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_addr[3] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_addr[4] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_addr[5] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_addr[6] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_addr[7] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_addr[8] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_addr[9] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_addr[10] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_addr[11] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_addr[12] <= <GND>
slaves[4].wr_addr[13] <= <GND>
slaves[4].wr_addr[14] <= <GND>
slaves[4].wr_addr[15] <= <GND>
slaves[4].wr_addr[16] <= <GND>
slaves[4].wr_addr[17] <= <GND>
slaves[4].wr_addr[18] <= <GND>
slaves[4].wr_addr[19] <= <GND>
slaves[4].wr_addr[20] <= <GND>
slaves[4].wr_addr[21] <= <GND>
slaves[4].wr_addr[22] <= <GND>
slaves[4].wr_addr[23] <= <GND>
slaves[4].wr_addr[24] <= <GND>
slaves[4].wr_addr[25] <= <GND>
slaves[4].wr_addr[26] <= <GND>
slaves[4].wr_addr[27] <= <GND>
slaves[4].wr_addr[28] <= <GND>
slaves[4].wr_addr[29] <= <GND>
slaves[4].wr_addr[30] <= <GND>
slaves[4].wr_addr[31] <= <GND>
slaves[4].wr_be[0] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_be[1] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_be[2] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_be[3] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].wr_req <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_gnt => masters_rd_gnt.DATAB
slaves[4].rd_gnt => masters_rd_gnt.DATAB
slaves[4].rd_gnt => masters_rd_gnt.DATAB
slaves[4].rd_data[0] => Mux31.IN6
slaves[4].rd_data[0] => Mux63.IN6
slaves[4].rd_data[0] => Mux95.IN6
slaves[4].rd_data[1] => Mux30.IN6
slaves[4].rd_data[1] => Mux62.IN6
slaves[4].rd_data[1] => Mux94.IN6
slaves[4].rd_data[2] => Mux29.IN6
slaves[4].rd_data[2] => Mux61.IN6
slaves[4].rd_data[2] => Mux93.IN6
slaves[4].rd_data[3] => Mux28.IN6
slaves[4].rd_data[3] => Mux60.IN6
slaves[4].rd_data[3] => Mux92.IN6
slaves[4].rd_data[4] => Mux27.IN6
slaves[4].rd_data[4] => Mux59.IN6
slaves[4].rd_data[4] => Mux91.IN6
slaves[4].rd_data[5] => Mux26.IN6
slaves[4].rd_data[5] => Mux58.IN6
slaves[4].rd_data[5] => Mux90.IN6
slaves[4].rd_data[6] => Mux25.IN6
slaves[4].rd_data[6] => Mux57.IN6
slaves[4].rd_data[6] => Mux89.IN6
slaves[4].rd_data[7] => Mux24.IN6
slaves[4].rd_data[7] => Mux56.IN6
slaves[4].rd_data[7] => Mux88.IN6
slaves[4].rd_data[8] => Mux23.IN6
slaves[4].rd_data[8] => Mux55.IN6
slaves[4].rd_data[8] => Mux87.IN6
slaves[4].rd_data[9] => Mux22.IN6
slaves[4].rd_data[9] => Mux54.IN6
slaves[4].rd_data[9] => Mux86.IN6
slaves[4].rd_data[10] => Mux21.IN6
slaves[4].rd_data[10] => Mux53.IN6
slaves[4].rd_data[10] => Mux85.IN6
slaves[4].rd_data[11] => Mux20.IN6
slaves[4].rd_data[11] => Mux52.IN6
slaves[4].rd_data[11] => Mux84.IN6
slaves[4].rd_data[12] => Mux19.IN6
slaves[4].rd_data[12] => Mux51.IN6
slaves[4].rd_data[12] => Mux83.IN6
slaves[4].rd_data[13] => Mux18.IN6
slaves[4].rd_data[13] => Mux50.IN6
slaves[4].rd_data[13] => Mux82.IN6
slaves[4].rd_data[14] => Mux17.IN6
slaves[4].rd_data[14] => Mux49.IN6
slaves[4].rd_data[14] => Mux81.IN6
slaves[4].rd_data[15] => Mux16.IN6
slaves[4].rd_data[15] => Mux48.IN6
slaves[4].rd_data[15] => Mux80.IN6
slaves[4].rd_data[16] => Mux15.IN6
slaves[4].rd_data[16] => Mux47.IN6
slaves[4].rd_data[16] => Mux79.IN6
slaves[4].rd_data[17] => Mux14.IN6
slaves[4].rd_data[17] => Mux46.IN6
slaves[4].rd_data[17] => Mux78.IN6
slaves[4].rd_data[18] => Mux13.IN6
slaves[4].rd_data[18] => Mux45.IN6
slaves[4].rd_data[18] => Mux77.IN6
slaves[4].rd_data[19] => Mux12.IN6
slaves[4].rd_data[19] => Mux44.IN6
slaves[4].rd_data[19] => Mux76.IN6
slaves[4].rd_data[20] => Mux11.IN6
slaves[4].rd_data[20] => Mux43.IN6
slaves[4].rd_data[20] => Mux75.IN6
slaves[4].rd_data[21] => Mux10.IN6
slaves[4].rd_data[21] => Mux42.IN6
slaves[4].rd_data[21] => Mux74.IN6
slaves[4].rd_data[22] => Mux9.IN6
slaves[4].rd_data[22] => Mux41.IN6
slaves[4].rd_data[22] => Mux73.IN6
slaves[4].rd_data[23] => Mux8.IN6
slaves[4].rd_data[23] => Mux40.IN6
slaves[4].rd_data[23] => Mux72.IN6
slaves[4].rd_data[24] => Mux7.IN6
slaves[4].rd_data[24] => Mux39.IN6
slaves[4].rd_data[24] => Mux71.IN6
slaves[4].rd_data[25] => Mux6.IN6
slaves[4].rd_data[25] => Mux38.IN6
slaves[4].rd_data[25] => Mux70.IN6
slaves[4].rd_data[26] => Mux5.IN6
slaves[4].rd_data[26] => Mux37.IN6
slaves[4].rd_data[26] => Mux69.IN6
slaves[4].rd_data[27] => Mux4.IN6
slaves[4].rd_data[27] => Mux36.IN6
slaves[4].rd_data[27] => Mux68.IN6
slaves[4].rd_data[28] => Mux3.IN6
slaves[4].rd_data[28] => Mux35.IN6
slaves[4].rd_data[28] => Mux67.IN6
slaves[4].rd_data[29] => Mux2.IN6
slaves[4].rd_data[29] => Mux34.IN6
slaves[4].rd_data[29] => Mux66.IN6
slaves[4].rd_data[30] => Mux1.IN6
slaves[4].rd_data[30] => Mux33.IN6
slaves[4].rd_data[30] => Mux65.IN6
slaves[4].rd_data[31] => Mux0.IN6
slaves[4].rd_data[31] => Mux32.IN6
slaves[4].rd_data[31] => Mux64.IN6
slaves[4].rd_addr[0] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_addr[1] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_addr[2] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_addr[3] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_addr[4] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_addr[5] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_addr[6] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_addr[7] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_addr[8] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_addr[9] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_addr[10] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_addr[11] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_addr[12] <= <GND>
slaves[4].rd_addr[13] <= <GND>
slaves[4].rd_addr[14] <= <GND>
slaves[4].rd_addr[15] <= <GND>
slaves[4].rd_addr[16] <= <GND>
slaves[4].rd_addr[17] <= <GND>
slaves[4].rd_addr[18] <= <GND>
slaves[4].rd_addr[19] <= <GND>
slaves[4].rd_addr[20] <= <GND>
slaves[4].rd_addr[21] <= <GND>
slaves[4].rd_addr[22] <= <GND>
slaves[4].rd_addr[23] <= <GND>
slaves[4].rd_addr[24] <= <GND>
slaves[4].rd_addr[25] <= <GND>
slaves[4].rd_addr[26] <= <GND>
slaves[4].rd_addr[27] <= <GND>
slaves[4].rd_addr[28] <= <GND>
slaves[4].rd_addr[29] <= <GND>
slaves[4].rd_addr[30] <= <GND>
slaves[4].rd_addr[31] <= <GND>
slaves[4].rd_be[0] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_be[1] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_be[2] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_be[3] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[4].rd_req <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_gnt => wr_gnt.DATAB
slaves[5].wr_gnt => wr_gnt.DATAB
slaves[5].wr_gnt => wr_gnt.DATAB
slaves[5].wr_data[0] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[1] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[2] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[3] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[4] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[5] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[6] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[7] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[8] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[9] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[10] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[11] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[12] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[13] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[14] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[15] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[16] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[17] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[18] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[19] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[20] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[21] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[22] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[23] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[24] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[25] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[26] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[27] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[28] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[29] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[30] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_data[31] <= wr_data.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_addr[0] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_addr[1] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_addr[2] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_addr[3] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_addr[4] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_addr[5] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_addr[6] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_addr[7] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_addr[8] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_addr[9] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_addr[10] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_addr[11] <= wr_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_addr[12] <= <GND>
slaves[5].wr_addr[13] <= <GND>
slaves[5].wr_addr[14] <= <GND>
slaves[5].wr_addr[15] <= <GND>
slaves[5].wr_addr[16] <= <GND>
slaves[5].wr_addr[17] <= <GND>
slaves[5].wr_addr[18] <= <GND>
slaves[5].wr_addr[19] <= <GND>
slaves[5].wr_addr[20] <= <GND>
slaves[5].wr_addr[21] <= <GND>
slaves[5].wr_addr[22] <= <GND>
slaves[5].wr_addr[23] <= <GND>
slaves[5].wr_addr[24] <= <GND>
slaves[5].wr_addr[25] <= <GND>
slaves[5].wr_addr[26] <= <GND>
slaves[5].wr_addr[27] <= <GND>
slaves[5].wr_addr[28] <= <GND>
slaves[5].wr_addr[29] <= <GND>
slaves[5].wr_addr[30] <= <GND>
slaves[5].wr_addr[31] <= <GND>
slaves[5].wr_be[0] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_be[1] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_be[2] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_be[3] <= wr_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].wr_req <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_gnt => masters_rd_gnt.DATAB
slaves[5].rd_gnt => masters_rd_gnt.DATAB
slaves[5].rd_gnt => masters_rd_gnt.DATAB
slaves[5].rd_data[0] => Mux31.IN5
slaves[5].rd_data[0] => Mux63.IN5
slaves[5].rd_data[0] => Mux95.IN5
slaves[5].rd_data[1] => Mux30.IN5
slaves[5].rd_data[1] => Mux62.IN5
slaves[5].rd_data[1] => Mux94.IN5
slaves[5].rd_data[2] => Mux29.IN5
slaves[5].rd_data[2] => Mux61.IN5
slaves[5].rd_data[2] => Mux93.IN5
slaves[5].rd_data[3] => Mux28.IN5
slaves[5].rd_data[3] => Mux60.IN5
slaves[5].rd_data[3] => Mux92.IN5
slaves[5].rd_data[4] => Mux27.IN5
slaves[5].rd_data[4] => Mux59.IN5
slaves[5].rd_data[4] => Mux91.IN5
slaves[5].rd_data[5] => Mux26.IN5
slaves[5].rd_data[5] => Mux58.IN5
slaves[5].rd_data[5] => Mux90.IN5
slaves[5].rd_data[6] => Mux25.IN5
slaves[5].rd_data[6] => Mux57.IN5
slaves[5].rd_data[6] => Mux89.IN5
slaves[5].rd_data[7] => Mux24.IN5
slaves[5].rd_data[7] => Mux56.IN5
slaves[5].rd_data[7] => Mux88.IN5
slaves[5].rd_data[8] => Mux23.IN5
slaves[5].rd_data[8] => Mux55.IN5
slaves[5].rd_data[8] => Mux87.IN5
slaves[5].rd_data[9] => Mux22.IN5
slaves[5].rd_data[9] => Mux54.IN5
slaves[5].rd_data[9] => Mux86.IN5
slaves[5].rd_data[10] => Mux21.IN5
slaves[5].rd_data[10] => Mux53.IN5
slaves[5].rd_data[10] => Mux85.IN5
slaves[5].rd_data[11] => Mux20.IN5
slaves[5].rd_data[11] => Mux52.IN5
slaves[5].rd_data[11] => Mux84.IN5
slaves[5].rd_data[12] => Mux19.IN5
slaves[5].rd_data[12] => Mux51.IN5
slaves[5].rd_data[12] => Mux83.IN5
slaves[5].rd_data[13] => Mux18.IN5
slaves[5].rd_data[13] => Mux50.IN5
slaves[5].rd_data[13] => Mux82.IN5
slaves[5].rd_data[14] => Mux17.IN5
slaves[5].rd_data[14] => Mux49.IN5
slaves[5].rd_data[14] => Mux81.IN5
slaves[5].rd_data[15] => Mux16.IN5
slaves[5].rd_data[15] => Mux48.IN5
slaves[5].rd_data[15] => Mux80.IN5
slaves[5].rd_data[16] => Mux15.IN5
slaves[5].rd_data[16] => Mux47.IN5
slaves[5].rd_data[16] => Mux79.IN5
slaves[5].rd_data[17] => Mux14.IN5
slaves[5].rd_data[17] => Mux46.IN5
slaves[5].rd_data[17] => Mux78.IN5
slaves[5].rd_data[18] => Mux13.IN5
slaves[5].rd_data[18] => Mux45.IN5
slaves[5].rd_data[18] => Mux77.IN5
slaves[5].rd_data[19] => Mux12.IN5
slaves[5].rd_data[19] => Mux44.IN5
slaves[5].rd_data[19] => Mux76.IN5
slaves[5].rd_data[20] => Mux11.IN5
slaves[5].rd_data[20] => Mux43.IN5
slaves[5].rd_data[20] => Mux75.IN5
slaves[5].rd_data[21] => Mux10.IN5
slaves[5].rd_data[21] => Mux42.IN5
slaves[5].rd_data[21] => Mux74.IN5
slaves[5].rd_data[22] => Mux9.IN5
slaves[5].rd_data[22] => Mux41.IN5
slaves[5].rd_data[22] => Mux73.IN5
slaves[5].rd_data[23] => Mux8.IN5
slaves[5].rd_data[23] => Mux40.IN5
slaves[5].rd_data[23] => Mux72.IN5
slaves[5].rd_data[24] => Mux7.IN5
slaves[5].rd_data[24] => Mux39.IN5
slaves[5].rd_data[24] => Mux71.IN5
slaves[5].rd_data[25] => Mux6.IN5
slaves[5].rd_data[25] => Mux38.IN5
slaves[5].rd_data[25] => Mux70.IN5
slaves[5].rd_data[26] => Mux5.IN5
slaves[5].rd_data[26] => Mux37.IN5
slaves[5].rd_data[26] => Mux69.IN5
slaves[5].rd_data[27] => Mux4.IN5
slaves[5].rd_data[27] => Mux36.IN5
slaves[5].rd_data[27] => Mux68.IN5
slaves[5].rd_data[28] => Mux3.IN5
slaves[5].rd_data[28] => Mux35.IN5
slaves[5].rd_data[28] => Mux67.IN5
slaves[5].rd_data[29] => Mux2.IN5
slaves[5].rd_data[29] => Mux34.IN5
slaves[5].rd_data[29] => Mux66.IN5
slaves[5].rd_data[30] => Mux1.IN5
slaves[5].rd_data[30] => Mux33.IN5
slaves[5].rd_data[30] => Mux65.IN5
slaves[5].rd_data[31] => Mux0.IN5
slaves[5].rd_data[31] => Mux32.IN5
slaves[5].rd_data[31] => Mux64.IN5
slaves[5].rd_addr[0] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_addr[1] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_addr[2] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_addr[3] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_addr[4] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_addr[5] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_addr[6] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_addr[7] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_addr[8] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_addr[9] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_addr[10] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_addr[11] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_addr[12] <= <GND>
slaves[5].rd_addr[13] <= <GND>
slaves[5].rd_addr[14] <= <GND>
slaves[5].rd_addr[15] <= <GND>
slaves[5].rd_addr[16] <= <GND>
slaves[5].rd_addr[17] <= <GND>
slaves[5].rd_addr[18] <= <GND>
slaves[5].rd_addr[19] <= <GND>
slaves[5].rd_addr[20] <= <GND>
slaves[5].rd_addr[21] <= <GND>
slaves[5].rd_addr[22] <= <GND>
slaves[5].rd_addr[23] <= <GND>
slaves[5].rd_addr[24] <= <GND>
slaves[5].rd_addr[25] <= <GND>
slaves[5].rd_addr[26] <= <GND>
slaves[5].rd_addr[27] <= <GND>
slaves[5].rd_addr[28] <= <GND>
slaves[5].rd_addr[29] <= <GND>
slaves[5].rd_addr[30] <= <GND>
slaves[5].rd_addr[31] <= <GND>
slaves[5].rd_be[0] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_be[1] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_be[2] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_be[3] <= rd_be.DB_MAX_OUTPUT_PORT_TYPE
slaves[5].rd_req <= rd_req.DB_MAX_OUTPUT_PORT_TYPE


