;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-24
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB @0, @2
	MOV -1, <-24
	MOV -1, <-24
	MOV 100, 100
	MOV 100, 100
	MOV -1, <-24
	ADD #270, <1
	DJN 0, 901
	ADD #270, <1
	SLT #300, 91
	SLT 20, @12
	MOV -1, <-20
	JMN @12, #200
	SUB 240, 60
	SUB 240, 60
	SUB 240, 60
	SUB @124, 106
	MOV -4, <-20
	MOV -4, <-20
	SPL 0, <-102
	SLT #0, -11
	SLT #0, -11
	SLT #300, 91
	SLT #0, -11
	SLT #0, -11
	SUB @124, 106
	SLT 0, 901
	SLT 0, 901
	SUB @829, 500
	SUB -209, <820
	SUB @124, 106
	MOV -4, <-20
	SUB @0, @2
	SUB #92, @202
	MOV -4, <-20
	MOV -4, <-20
	ADD -130, 9
	ADD <300, 90
	ADD <300, 90
	MOV -1, <-24
	MOV -4, <-20
	MOV -4, <-20
	ADD <300, 90
	SPL 0, <753
	MOV -1, <-24
