Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 786a81e5af404d0f9966713cd18e6767 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_main_behav xil_defaultlib.sim_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 1 for port pushbutton [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/main.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_3hz
Compiling module xil_defaultlib.led_counter
Compiling module xil_defaultlib.led_controller
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.sim_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_main_behav
