// Seed: 1428449962
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  always
  fork : id_8
  join
  wire id_9, id_10, id_11 = id_9, id_12;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    output wor   id_2,
    output logic id_3
);
  initial begin
    id_3 <= id_0 !== 1;
  end
  wire id_5;
  xor (id_2, id_0, id_1, id_5, id_6, id_7);
  wire id_6;
  wire id_7;
  module_0(
      id_5, id_6, id_7, id_5
  );
endmodule
