#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Dec  1 17:37:06 2023
# Process ID: 16732
# Current directory: C:/Users/user/Desktop/Vivado/Lab9/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21444 C:\Users\user\Desktop\Vivado\Lab9\Lab5\Lab5.xpr
# Log file: C:/Users/user/Desktop/Vivado/Lab9/Lab5/vivado.log
# Journal file: C:/Users/user/Desktop/Vivado/Lab9/Lab5\vivado.jou
# Running On: DESKTOP-7K0J699, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 17032 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Shlab_26/Desktop/Lab5' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1481.711 ; gain = 279.172
update_compile_order -fileset sources_1
file mkdir C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new
close [ open C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v w ]
add_files C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v
update_compile_order -fileset sources_1
file mkdir C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=0123456789abcdef valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=0123456789abcdef valid=0 hash=67452301efcdab8998badcfe10325476
$stop called at time : 10 ns : File "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" Line 29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.523 ; gain = 21.176
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
$stop called at time : 10 ns : File "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" Line 29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
$stop called at time : 10 ns : File "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" Line 29
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
$stop called at time : 10 ns : File "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" Line 29
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777xxxxxxxx88888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475xxxxxxxxxxxxxxxx98badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffexxxxxxxxxxxxxxxxxxxxxxxx
Time=45000 in=0 txt=3132333435363738 valid=0 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time=645000 in=0 txt=3132333435363738 valid=1 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777xxxxxxxx88888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475xxxxxxxxxxxxxxxx98badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffexxxxxxxxxxxxxxxxxxxxxxxx
Time=45000 in=0 txt=3132333435363738 valid=0 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time=645000 in=0 txt=3132333435363738 valid=1 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777xxxxxxxx88888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475xxxxxxxxxxxxxxxx98badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffexxxxxxxxxxxxxxxxxxxxxxxx
Time=45000 in=0 txt=3132333435363738 valid=0 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time=645000 in=0 txt=3132333435363738 valid=1 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777xxxxxxxx88888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475xxxxxxxxxxxxxxxx98badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffexxxxxxxxxxxxxxxxxxxxxxxx
Time=45000 in=0 txt=3132333435363738 valid=0 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time=645000 in=0 txt=3132333435363738 valid=1 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777xxxxxxxx88888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475xxxxxxxxxxxxxxxx98badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffexxxxxxxxxxxxxxxxxxxxxxxx
Time=45000 in=0 txt=3132333435363738 valid=0 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time=645000 in=0 txt=3132333435363738 valid=1 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=7777777794edb2fd88888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475888325da2da88ffb98badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffe2e736cfe213e02d83ddae471
Time=45000 in=0 txt=3132333435363738 valid=0 hash=a520077207387b11c72e49fc3170574e
Time=55000 in=0 txt=3132333435363738 valid=0 hash=98b57a4f164480c39ff3580fd7609e72
Time=65000 in=0 txt=3132333435363738 valid=0 hash=3ea5c1733d4264b6aeff5dc1b025ac85
Time=75000 in=0 txt=3132333435363738 valid=0 hash=176acf869a12a102d5fd41b4bf31b237
Time=85000 in=0 txt=3132333435363738 valid=0 hash=2676d538389a573f32cd7e00e62f962a
Time=95000 in=0 txt=3132333435363738 valid=0 hash=4d74b92b99ac39d6d155343d42ffd276
Time=105000 in=0 txt=3132333435363738 valid=0 hash=aa44f577445e195d326716d4e18788b3
Time=115000 in=0 txt=3132333435363738 valid=0 hash=48ccabb4e4891ab2dd18f65b42996b4a
Time=125000 in=0 txt=3132333435363738 valid=0 hash=a9de8e4be53661a37d43f7b0ed4b4ad1
Time=135000 in=0 txt=3132333435363738 valid=0 hash=54906dd253aa30cf7df13ea18d764c26
Time=145000 in=0 txt=3132333435363738 valid=0 hash=f4bb6f27fb96ba82ec650dcd8e239317
Time=155000 in=0 txt=3132333435363738 valid=0 hash=f568b6183a7a88ad94519780fc976243
Time=165000 in=0 txt=3132333435363738 valid=0 hash=63dc854454d6f7dad33565aba483ebf6
Time=175000 in=0 txt=3132333435363738 valid=0 hash=0bc90ef74b5bddf6ed91d4d8e367ba21
Time=185000 in=0 txt=3132333435363738 valid=0 hash=4aacdd22d628c34fe416baf4fdc4294e
Time=195000 in=0 txt=3132333435363738 valid=0 hash=65094c4f245afdab6ee3a04df4490f6a
Time=205000 in=0 txt=3132333435363738 valid=0 hash=5b8e326b19d25dbcbd15daa97f15f4c3
Time=215000 in=0 txt=3132333435363738 valid=0 hash=e65b17c43497cf9fb28d3abacd482f1f
Time=225000 in=0 txt=3132333435363738 valid=0 hash=348d5220fc311c12cd52ac9dc2bf8f30
Time=235000 in=0 txt=3132333435363738 valid=0 hash=2a04b231ad4b726a94ebf910dd850113
Time=245000 in=0 txt=3132333435363738 valid=0 hash=44ca2414e100eefd46064f68a51e4d86
Time=255000 in=0 txt=3132333435363738 valid=0 hash=0c6370871c0a281e79bbcbfb5638a3de
Time=265000 in=0 txt=3132333435363738 valid=0 hash=bd7dc6dfbe9b6b26b4c5051c89ee2071
Time=275000 in=0 txt=3132333435363738 valid=0 hash=f13343728a6ca25057564824c4f75992
Time=285000 in=0 txt=3132333435363738 valid=0 hash=2c3c7c93a0be238a23277f4e67889c9a
Time=295000 in=0 txt=3132333435363738 valid=0 hash=cecdbf9bbeda8eda397900883359d3c4
Time=305000 in=0 txt=3132333435363738 valid=0 hash=9a9ef6c5000b1ba557956bd849ab54fe
Time=315000 in=0 txt=3132333435363738 valid=0 hash=b0f077ff8a4ef74798c5f8a367c7c04e
Time=325000 in=0 txt=3132333435363738 valid=0 hash=cf0ce34fe991bcb22309d445a8f84d19
Time=335000 in=0 txt=3132333435363738 valid=0 hash=103d701a6d57eb68824c99b0333c28bb
Time=345000 in=0 txt=3132333435363738 valid=0 hash=9a814bbc3ebc73190612c866927eee26
Time=355000 in=0 txt=3132333435363738 valid=0 hash=f9c41127b951008bd777501716451cdc
Time=365000 in=0 txt=3132333435363738 valid=0 hash=7d8a3fddc642d829520bdd89e7a9a48d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=4eeec78ecba415435efdb527623e31ff
Time=385000 in=0 txt=3132333435363738 valid=0 hash=c98355000effd6df645ef2416f30099d
Time=395000 in=0 txt=3132333435363738 valid=0 hash=d6752c9e56465496a7bab3dd749146b7
Time=405000 in=0 txt=3132333435363738 valid=0 hash=dbd669b83d736957ef013194b7ed0853
Time=415000 in=0 txt=3132333435363738 valid=0 hash=1f322b543776cac1d62e4655ff33860a
Time=425000 in=0 txt=3132333435363738 valid=0 hash=6678a90b5909c06ed031a7bfe6609acb
Time=435000 in=0 txt=3132333435363738 valid=0 hash=4da5bdcca8df0f0df1c49d6ce063fc35
Time=445000 in=0 txt=3132333435363738 valid=0 hash=47a91f3607f45ab24199ec0b01f6f1e2
Time=455000 in=0 txt=3132333435363738 valid=0 hash=693c14e3b9bbc9f7a0af37b051cc4081
Time=465000 in=0 txt=3132333435363738 valid=0 hash=b91163821b53c6875276a6f5b0e18c26
Time=475000 in=0 txt=3132333435363738 valid=0 hash=1826af275426f306b40ea38562a8fb6b
Time=485000 in=0 txt=3132333435363738 valid=0 hash=c9ee1e6c67004235ece1d004c440f7fb
Time=495000 in=0 txt=3132333435363738 valid=0 hash=2b861afc8096c7b7ffbb1f33fd14247a
Time=505000 in=0 txt=3132333435363738 valid=0 hash=6459477b44809f011951a4b50fed73a9
Time=515000 in=0 txt=3132333435363738 valid=0 hash=773296aa85457e56dd3b7bff2983f92b
Time=525000 in=0 txt=3132333435363738 valid=0 hash=90c91c2cb9f0ebcd1e005b54ed6dd075
Time=535000 in=0 txt=3132333435363738 valid=0 hash=54b2f376ca00d34252abc8cb2e32afca
Time=545000 in=0 txt=3132333435363738 valid=0 hash=9577d2cb06ca4e3162bbb04062de1d41
Time=555000 in=0 txt=3132333435363738 valid=0 hash=ca234042bc49e1639f852b2f72ee04b6
Time=565000 in=0 txt=3132333435363738 valid=0 hash=da3327b70579216a5504be61afb77fa5
Time=575000 in=0 txt=3132333435363738 valid=0 hash=16fca2a6ccd75bf09e33fe68653712d7
Time=585000 in=0 txt=3132333435363738 valid=0 hash=cc7c35d8fb84c642659238eeae6652de
Time=595000 in=0 txt=3132333435363738 valid=0 hash=15ab75df781399a6943fa34075c48d64
Time=605000 in=0 txt=3132333435363738 valid=0 hash=dd09b065cf8f944b10ce76a4a471f7b6
Time=615000 in=0 txt=3132333435363738 valid=0 hash=0bb71ab7d0c5034a684a71492100cb1a
Time=625000 in=0 txt=3132333435363738 valid=0 hash=8845ee1badbdf948697fe048787cc5bf
Time=635000 in=0 txt=3132333435363738 valid=0 hash=dfc1e8c0ab4741de4678d64679b234be
Time=645000 in=0 txt=3132333435363738 valid=1 hash=e0f757bffc9d513344021edc56ab2abc
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2632.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=7777777794edb2fd88888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475888325da2da88ffb98badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffe2e736cfe213e02d83ddae471
Time=45000 in=0 txt=3132333435363738 valid=0 hash=a520077207387b11c72e49fc3170574e
Time=55000 in=0 txt=3132333435363738 valid=0 hash=98b57a4f164480c39ff3580fd7609e72
Time=65000 in=0 txt=3132333435363738 valid=0 hash=3ea5c1733d4264b6aeff5dc1b025ac85
Time=75000 in=0 txt=3132333435363738 valid=0 hash=176acf869a12a102d5fd41b4bf31b237
Time=85000 in=0 txt=3132333435363738 valid=0 hash=2676d538389a573f32cd7e00e62f962a
Time=95000 in=0 txt=3132333435363738 valid=0 hash=4d74b92b99ac39d6d155343d42ffd276
Time=105000 in=0 txt=3132333435363738 valid=0 hash=aa44f577445e195d326716d4e18788b3
Time=115000 in=0 txt=3132333435363738 valid=0 hash=48ccabb4e4891ab2dd18f65b42996b4a
Time=125000 in=0 txt=3132333435363738 valid=0 hash=a9de8e4be53661a37d43f7b0ed4b4ad1
Time=135000 in=0 txt=3132333435363738 valid=0 hash=54906dd253aa30cf7df13ea18d764c26
Time=145000 in=0 txt=3132333435363738 valid=0 hash=f4bb6f27fb96ba82ec650dcd8e239317
Time=155000 in=0 txt=3132333435363738 valid=0 hash=f568b6183a7a88ad94519780fc976243
Time=165000 in=0 txt=3132333435363738 valid=0 hash=63dc854454d6f7dad33565aba483ebf6
Time=175000 in=0 txt=3132333435363738 valid=0 hash=0bc90ef74b5bddf6ed91d4d8e367ba21
Time=185000 in=0 txt=3132333435363738 valid=0 hash=4aacdd22d628c34fe416baf4fdc4294e
Time=195000 in=0 txt=3132333435363738 valid=0 hash=65094c4f245afdab6ee3a04df4490f6a
Time=205000 in=0 txt=3132333435363738 valid=0 hash=5b8e326b19d25dbcbd15daa97f15f4c3
Time=215000 in=0 txt=3132333435363738 valid=0 hash=e65b17c43497cf9fb28d3abacd482f1f
Time=225000 in=0 txt=3132333435363738 valid=0 hash=348d5220fc311c12cd52ac9dc2bf8f30
Time=235000 in=0 txt=3132333435363738 valid=0 hash=2a04b231ad4b726a94ebf910dd850113
Time=245000 in=0 txt=3132333435363738 valid=0 hash=44ca2414e100eefd46064f68a51e4d86
Time=255000 in=0 txt=3132333435363738 valid=0 hash=0c6370871c0a281e79bbcbfb5638a3de
Time=265000 in=0 txt=3132333435363738 valid=0 hash=bd7dc6dfbe9b6b26b4c5051c89ee2071
Time=275000 in=0 txt=3132333435363738 valid=0 hash=f13343728a6ca25057564824c4f75992
Time=285000 in=0 txt=3132333435363738 valid=0 hash=2c3c7c93a0be238a23277f4e67889c9a
Time=295000 in=0 txt=3132333435363738 valid=0 hash=cecdbf9bbeda8eda397900883359d3c4
Time=305000 in=0 txt=3132333435363738 valid=0 hash=9a9ef6c5000b1ba557956bd849ab54fe
Time=315000 in=0 txt=3132333435363738 valid=0 hash=b0f077ff8a4ef74798c5f8a367c7c04e
Time=325000 in=0 txt=3132333435363738 valid=0 hash=cf0ce34fe991bcb22309d445a8f84d19
Time=335000 in=0 txt=3132333435363738 valid=0 hash=103d701a6d57eb68824c99b0333c28bb
Time=345000 in=0 txt=3132333435363738 valid=0 hash=9a814bbc3ebc73190612c866927eee26
Time=355000 in=0 txt=3132333435363738 valid=0 hash=f9c41127b951008bd777501716451cdc
Time=365000 in=0 txt=3132333435363738 valid=0 hash=7d8a3fddc642d829520bdd89e7a9a48d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=4eeec78ecba415435efdb527623e31ff
Time=385000 in=0 txt=3132333435363738 valid=0 hash=c98355000effd6df645ef2416f30099d
Time=395000 in=0 txt=3132333435363738 valid=0 hash=d6752c9e56465496a7bab3dd749146b7
Time=405000 in=0 txt=3132333435363738 valid=0 hash=dbd669b83d736957ef013194b7ed0853
Time=415000 in=0 txt=3132333435363738 valid=0 hash=1f322b543776cac1d62e4655ff33860a
Time=425000 in=0 txt=3132333435363738 valid=0 hash=6678a90b5909c06ed031a7bfe6609acb
Time=435000 in=0 txt=3132333435363738 valid=0 hash=4da5bdcca8df0f0df1c49d6ce063fc35
Time=445000 in=0 txt=3132333435363738 valid=0 hash=47a91f3607f45ab24199ec0b01f6f1e2
Time=455000 in=0 txt=3132333435363738 valid=0 hash=693c14e3b9bbc9f7a0af37b051cc4081
Time=465000 in=0 txt=3132333435363738 valid=0 hash=b91163821b53c6875276a6f5b0e18c26
Time=475000 in=0 txt=3132333435363738 valid=0 hash=1826af275426f306b40ea38562a8fb6b
Time=485000 in=0 txt=3132333435363738 valid=0 hash=c9ee1e6c67004235ece1d004c440f7fb
Time=495000 in=0 txt=3132333435363738 valid=0 hash=2b861afc8096c7b7ffbb1f33fd14247a
Time=505000 in=0 txt=3132333435363738 valid=0 hash=6459477b44809f011951a4b50fed73a9
Time=515000 in=0 txt=3132333435363738 valid=0 hash=773296aa85457e56dd3b7bff2983f92b
Time=525000 in=0 txt=3132333435363738 valid=0 hash=90c91c2cb9f0ebcd1e005b54ed6dd075
Time=535000 in=0 txt=3132333435363738 valid=0 hash=54b2f376ca00d34252abc8cb2e32afca
Time=545000 in=0 txt=3132333435363738 valid=0 hash=9577d2cb06ca4e3162bbb04062de1d41
Time=555000 in=0 txt=3132333435363738 valid=0 hash=ca234042bc49e1639f852b2f72ee04b6
Time=565000 in=0 txt=3132333435363738 valid=0 hash=da3327b70579216a5504be61afb77fa5
Time=575000 in=0 txt=3132333435363738 valid=0 hash=16fca2a6ccd75bf09e33fe68653712d7
Time=585000 in=0 txt=3132333435363738 valid=0 hash=cc7c35d8fb84c642659238eeae6652de
Time=595000 in=0 txt=3132333435363738 valid=0 hash=15ab75df781399a6943fa34075c48d64
Time=605000 in=0 txt=3132333435363738 valid=0 hash=dd09b065cf8f944b10ce76a4a471f7b6
Time=615000 in=0 txt=3132333435363738 valid=0 hash=0bb71ab7d0c5034a684a71492100cb1a
Time=625000 in=0 txt=3132333435363738 valid=0 hash=8845ee1badbdf948697fe048787cc5bf
Time=635000 in=0 txt=3132333435363738 valid=0 hash=dfc1e8c0ab4741de4678d64679b234be
Time=645000 in=0 txt=3132333435363738 valid=1 hash=e0f757bffc9d513344021edc56ab2abc
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=7777777794edb2fd88888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475888325da2da88ffb98badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffe2e736cfe213e02d83ddae471
Time=45000 in=0 txt=3132333435363738 valid=0 hash=a520077207387b11c72e49fc3170574e
Time=55000 in=0 txt=3132333435363738 valid=0 hash=98b57a4f164480c39ff3580fd7609e72
Time=65000 in=0 txt=3132333435363738 valid=0 hash=3ea5c1733d4264b6aeff5dc1b025ac85
Time=75000 in=0 txt=3132333435363738 valid=0 hash=176acf869a12a102d5fd41b4bf31b237
Time=85000 in=0 txt=3132333435363738 valid=0 hash=2676d538389a573f32cd7e00e62f962a
Time=95000 in=0 txt=3132333435363738 valid=0 hash=4d74b92b99ac39d6d155343d42ffd276
Time=105000 in=0 txt=3132333435363738 valid=0 hash=aa44f577445e195d326716d4e18788b3
Time=115000 in=0 txt=3132333435363738 valid=0 hash=48ccabb4e4891ab2dd18f65b42996b4a
Time=125000 in=0 txt=3132333435363738 valid=0 hash=a9de8e4be53661a37d43f7b0ed4b4ad1
Time=135000 in=0 txt=3132333435363738 valid=0 hash=54906dd253aa30cf7df13ea18d764c26
Time=145000 in=0 txt=3132333435363738 valid=0 hash=f4bb6f27fb96ba82ec650dcd8e239317
Time=155000 in=0 txt=3132333435363738 valid=0 hash=f568b6183a7a88ad94519780fc976243
Time=165000 in=0 txt=3132333435363738 valid=0 hash=63dc854454d6f7dad33565aba483ebf6
Time=175000 in=0 txt=3132333435363738 valid=0 hash=0bc90ef74b5bddf6ed91d4d8e367ba21
Time=185000 in=0 txt=3132333435363738 valid=0 hash=4aacdd22d628c34fe416baf4fdc4294e
Time=195000 in=0 txt=3132333435363738 valid=0 hash=65094c4f245afdab6ee3a04df4490f6a
Time=205000 in=0 txt=3132333435363738 valid=0 hash=5b8e326b19d25dbcbd15daa97f15f4c3
Time=215000 in=0 txt=3132333435363738 valid=0 hash=e65b17c43497cf9fb28d3abacd482f1f
Time=225000 in=0 txt=3132333435363738 valid=0 hash=348d5220fc311c12cd52ac9dc2bf8f30
Time=235000 in=0 txt=3132333435363738 valid=0 hash=2a04b231ad4b726a94ebf910dd850113
Time=245000 in=0 txt=3132333435363738 valid=0 hash=44ca2414e100eefd46064f68a51e4d86
Time=255000 in=0 txt=3132333435363738 valid=0 hash=0c6370871c0a281e79bbcbfb5638a3de
Time=265000 in=0 txt=3132333435363738 valid=0 hash=bd7dc6dfbe9b6b26b4c5051c89ee2071
Time=275000 in=0 txt=3132333435363738 valid=0 hash=f13343728a6ca25057564824c4f75992
Time=285000 in=0 txt=3132333435363738 valid=0 hash=2c3c7c93a0be238a23277f4e67889c9a
Time=295000 in=0 txt=3132333435363738 valid=0 hash=cecdbf9bbeda8eda397900883359d3c4
Time=305000 in=0 txt=3132333435363738 valid=0 hash=9a9ef6c5000b1ba557956bd849ab54fe
Time=315000 in=0 txt=3132333435363738 valid=0 hash=b0f077ff8a4ef74798c5f8a367c7c04e
Time=325000 in=0 txt=3132333435363738 valid=0 hash=cf0ce34fe991bcb22309d445a8f84d19
Time=335000 in=0 txt=3132333435363738 valid=0 hash=103d701a6d57eb68824c99b0333c28bb
Time=345000 in=0 txt=3132333435363738 valid=0 hash=9a814bbc3ebc73190612c866927eee26
Time=355000 in=0 txt=3132333435363738 valid=0 hash=f9c41127b951008bd777501716451cdc
Time=365000 in=0 txt=3132333435363738 valid=0 hash=7d8a3fddc642d829520bdd89e7a9a48d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=4eeec78ecba415435efdb527623e31ff
Time=385000 in=0 txt=3132333435363738 valid=0 hash=c98355000effd6df645ef2416f30099d
Time=395000 in=0 txt=3132333435363738 valid=0 hash=d6752c9e56465496a7bab3dd749146b7
Time=405000 in=0 txt=3132333435363738 valid=0 hash=dbd669b83d736957ef013194b7ed0853
Time=415000 in=0 txt=3132333435363738 valid=0 hash=1f322b543776cac1d62e4655ff33860a
Time=425000 in=0 txt=3132333435363738 valid=0 hash=6678a90b5909c06ed031a7bfe6609acb
Time=435000 in=0 txt=3132333435363738 valid=0 hash=4da5bdcca8df0f0df1c49d6ce063fc35
Time=445000 in=0 txt=3132333435363738 valid=0 hash=47a91f3607f45ab24199ec0b01f6f1e2
Time=455000 in=0 txt=3132333435363738 valid=0 hash=693c14e3b9bbc9f7a0af37b051cc4081
Time=465000 in=0 txt=3132333435363738 valid=0 hash=b91163821b53c6875276a6f5b0e18c26
Time=475000 in=0 txt=3132333435363738 valid=0 hash=1826af275426f306b40ea38562a8fb6b
Time=485000 in=0 txt=3132333435363738 valid=0 hash=c9ee1e6c67004235ece1d004c440f7fb
Time=495000 in=0 txt=3132333435363738 valid=0 hash=2b861afc8096c7b7ffbb1f33fd14247a
Time=505000 in=0 txt=3132333435363738 valid=0 hash=6459477b44809f011951a4b50fed73a9
Time=515000 in=0 txt=3132333435363738 valid=0 hash=773296aa85457e56dd3b7bff2983f92b
Time=525000 in=0 txt=3132333435363738 valid=0 hash=90c91c2cb9f0ebcd1e005b54ed6dd075
Time=535000 in=0 txt=3132333435363738 valid=0 hash=54b2f376ca00d34252abc8cb2e32afca
Time=545000 in=0 txt=3132333435363738 valid=0 hash=9577d2cb06ca4e3162bbb04062de1d41
Time=555000 in=0 txt=3132333435363738 valid=0 hash=ca234042bc49e1639f852b2f72ee04b6
Time=565000 in=0 txt=3132333435363738 valid=0 hash=da3327b70579216a5504be61afb77fa5
Time=575000 in=0 txt=3132333435363738 valid=0 hash=16fca2a6ccd75bf09e33fe68653712d7
Time=585000 in=0 txt=3132333435363738 valid=0 hash=cc7c35d8fb84c642659238eeae6652de
Time=595000 in=0 txt=3132333435363738 valid=0 hash=15ab75df781399a6943fa34075c48d64
Time=605000 in=0 txt=3132333435363738 valid=0 hash=dd09b065cf8f944b10ce76a4a471f7b6
Time=615000 in=0 txt=3132333435363738 valid=0 hash=0bb71ab7d0c5034a684a71492100cb1a
Time=625000 in=0 txt=3132333435363738 valid=0 hash=8845ee1badbdf948697fe048787cc5bf
Time=635000 in=0 txt=3132333435363738 valid=0 hash=dfc1e8c0ab4741de4678d64679b234be
Time=645000 in=0 txt=3132333435363738 valid=1 hash=e0f757bffc9d513344021edc56ab2abc
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=777777772e072c9688888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752e50ab6ec6c2099498badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffecc5e8317c70b886cd6f45e0a
Time=45000 in=0 txt=3132333435363738 valid=0 hash=3e39810bab60cbf465196015d73ddce2
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3e82ffe389e6b7b9441ba8f2754bb48b
Time=65000 in=0 txt=3132333435363738 valid=0 hash=dc90d78c028b95db22a194b7544dfd68
Time=75000 in=0 txt=3132333435363738 valid=0 hash=bb9320694c62bf869b4672d932d3e92d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=9a190c2ea7689c9be51d9c84ab78c74f
Time=95000 in=0 txt=3132333435363738 valid=0 hash=12bdea50d8365a0840237999f54ff0fa
Time=105000 in=0 txt=3132333435363738 valid=0 hash=5c9513fb20399d4570f137065055ce0f
Time=115000 in=0 txt=3132333435363738 valid=0 hash=b79af110ad4f9a3ab8f47a4381238b7c
Time=125000 in=0 txt=3132333435363738 valid=0 hash=e868ae7dbe6ce22c460a7738c926ceb9
Time=135000 in=0 txt=3132333435363738 valid=0 hash=306bf1ba8a13f0905727bf2a563ccbae
Time=145000 in=0 txt=3132333435363738 valid=0 hash=bd81eeaf7077139f22cecd8e675a13a0
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce9f36a165c8444b0931f09d33012204
Time=165000 in=0 txt=3132333435363738 valid=0 hash=9a46450502ebe316fe83214919644513
Time=175000 in=0 txt=3132333435363738 valid=0 hash=80a9681425df37129ba6c0140eb575bf
Time=185000 in=0 txt=3132333435363738 valid=0 hash=75fa98c077bd08acbe9a1410abd9148a
Time=195000 in=0 txt=3132333435363738 valid=0 hash=131e378b20c9ae261077e5aacecc6886
Time=205000 in=0 txt=3132333435363738 valid=0 hash=36118b877c08e531b9848b2420aa3a20
Time=215000 in=0 txt=3132333435363738 valid=0 hash=87ef5d211f3b54ba14c3c22fc9b6df9a
Time=225000 in=0 txt=3132333435363738 valid=0 hash=30fc029b6ca7b0d1b7f631b824f616a5
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8c3b39a67443a79e05628dcfc828862e
Time=245000 in=0 txt=3132333435363738 valid=0 hash=2f6da92f1308c5850cfe849c1594e245
Time=255000 in=0 txt=3132333435363738 valid=0 hash=7cda05462f4d6b46abc3a2831d30d912
Time=265000 in=0 txt=3132333435363738 valid=0 hash=8475fc131bb5b260c8084844bbf5f6f9
Time=275000 in=0 txt=3132333435363738 valid=0 hash=233b19fa72739ba6b4708f5ed83a9cba
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3f7fbfbb2c1f09ad0b2e78a4c4a2e3d4
Time=295000 in=0 txt=3132333435363738 valid=0 hash=2be806d5029a1944c4d9e6ab1b60cd1a
Time=305000 in=0 txt=3132333435363738 valid=0 hash=82a5f01bff095bac9b54f642d50c3b21
Time=315000 in=0 txt=3132333435363738 valid=0 hash=3c515e2207648d3e97c438aaab874ab8
Time=325000 in=0 txt=3132333435363738 valid=0 hash=12cc6db9d876b21fa01f6a3ca7f68d20
Time=335000 in=0 txt=3132333435363738 valid=0 hash=0f3bb0216342d64f71318f1db051beb2
Time=345000 in=0 txt=3132333435363738 valid=0 hash=1796e1b32160613afbfdb34d8163e393
Time=355000 in=0 txt=3132333435363738 valid=0 hash=e8a90694fc6c47e1ba1b3e380c3007c3
Time=365000 in=0 txt=3132333435363738 valid=0 hash=73752ac48c57975a952724dfca4d92ae
Time=375000 in=0 txt=3132333435363738 valid=0 hash=3192b5af182974e725127458a5597955
Time=385000 in=0 txt=3132333435363738 valid=0 hash=0c9e9c56127291bdb0e451e53544c8ce
Time=395000 in=0 txt=3132333435363738 valid=0 hash=9c89ebcfcce57ecdab2d6ebbc116a65b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=285bc95ca165b67965a05bcbbb5fc331
Time=415000 in=0 txt=3132333435363738 valid=0 hash=22a4e632087819f93a20937775d2b041
Time=425000 in=0 txt=3132333435363738 valid=0 hash=dd17d34259147e78a132f6f74a52e7ed
Time=435000 in=0 txt=3132333435363738 valid=0 hash=b1980aeef7995567f1cf5b76b1654b6d
Time=445000 in=0 txt=3132333435363738 valid=0 hash=18aa6e6e76df35e8905432650201afec
Time=455000 in=0 txt=3132333435363738 valid=0 hash=6946d2ed1a6d73180f9a12e6a08686db
Time=465000 in=0 txt=3132333435363738 valid=0 hash=07cba9dcf649c416b32850161fcc675c
Time=475000 in=0 txt=3132333435363738 valid=0 hash=87118a5db39cda528f04a114c35aa48c
Time=485000 in=0 txt=3132333435363738 valid=0 hash=2a9fc78ddd346a674c57b7509f36f58a
Time=495000 in=0 txt=3132333435363738 valid=0 hash=067c188b7a5aeed275ef47655c8a0bc6
Time=505000 in=0 txt=3132333435363738 valid=0 hash=c3cf2ec71abbbf921315cbd086219bdb
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ed66bedc95cefa6cb3769c9023482046
Time=525000 in=0 txt=3132333435363738 valid=0 hash=8a8d43477e6272212e89d76ac3a8f106
Time=535000 in=0 txt=3132333435363738 valid=0 hash=2aee14072a7eceb7171d4f1f3ebc2be0
Time=545000 in=0 txt=3132333435363738 valid=0 hash=a6014ee14bb87d1cc339abb5274fa395
Time=555000 in=0 txt=3132333435363738 valid=0 hash=8e94c696fe1a36b3e4735a1ad36c002b
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3ab1232cfb8ab54e96d513b1f4a5ae90
Time=575000 in=0 txt=3132333435363738 valid=0 hash=5bead191502370439445924ca7076827
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0e4c8b28f913da39e8de4d41a477e6c2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=0bbd09c3c9db6e1491ceb737f910a1b7
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6055c4b867d6d3f862964b12a2010bad
Time=615000 in=0 txt=3132333435363738 valid=0 hash=09462eaecef9a5320091b0f672c89f88
Time=625000 in=0 txt=3132333435363738 valid=0 hash=da0dc289e9f08bcf67b4823010c4056c
Time=635000 in=0 txt=3132333435363738 valid=0 hash=7809286dd0053f2582ab68cd77e6d6a6
Time=645000 in=0 txt=3132333435363738 valid=1 hash=df2bf9a70e07a82d68c01c2392ddbd43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=777777772e072c9688888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752e50ab6ec6c2099498badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffecc5e8317c70b886cd6f45e0a
Time=45000 in=0 txt=3132333435363738 valid=0 hash=3e39810bab60cbf465196015d73ddce2
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3e82ffe389e6b7b9441ba8f2754bb48b
Time=65000 in=0 txt=3132333435363738 valid=0 hash=dc90d78c028b95db22a194b7544dfd68
Time=75000 in=0 txt=3132333435363738 valid=0 hash=bb9320694c62bf869b4672d932d3e92d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=9a190c2ea7689c9be51d9c84ab78c74f
Time=95000 in=0 txt=3132333435363738 valid=0 hash=12bdea50d8365a0840237999f54ff0fa
Time=105000 in=0 txt=3132333435363738 valid=0 hash=5c9513fb20399d4570f137065055ce0f
Time=115000 in=0 txt=3132333435363738 valid=0 hash=b79af110ad4f9a3ab8f47a4381238b7c
Time=125000 in=0 txt=3132333435363738 valid=0 hash=e868ae7dbe6ce22c460a7738c926ceb9
Time=135000 in=0 txt=3132333435363738 valid=0 hash=306bf1ba8a13f0905727bf2a563ccbae
Time=145000 in=0 txt=3132333435363738 valid=0 hash=bd81eeaf7077139f22cecd8e675a13a0
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce9f36a165c8444b0931f09d33012204
Time=165000 in=0 txt=3132333435363738 valid=0 hash=9a46450502ebe316fe83214919644513
Time=175000 in=0 txt=3132333435363738 valid=0 hash=80a9681425df37129ba6c0140eb575bf
Time=185000 in=0 txt=3132333435363738 valid=0 hash=75fa98c077bd08acbe9a1410abd9148a
Time=195000 in=0 txt=3132333435363738 valid=0 hash=131e378b20c9ae261077e5aacecc6886
Time=205000 in=0 txt=3132333435363738 valid=0 hash=36118b877c08e531b9848b2420aa3a20
Time=215000 in=0 txt=3132333435363738 valid=0 hash=87ef5d211f3b54ba14c3c22fc9b6df9a
Time=225000 in=0 txt=3132333435363738 valid=0 hash=30fc029b6ca7b0d1b7f631b824f616a5
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8c3b39a67443a79e05628dcfc828862e
Time=245000 in=0 txt=3132333435363738 valid=0 hash=2f6da92f1308c5850cfe849c1594e245
Time=255000 in=0 txt=3132333435363738 valid=0 hash=7cda05462f4d6b46abc3a2831d30d912
Time=265000 in=0 txt=3132333435363738 valid=0 hash=8475fc131bb5b260c8084844bbf5f6f9
Time=275000 in=0 txt=3132333435363738 valid=0 hash=233b19fa72739ba6b4708f5ed83a9cba
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3f7fbfbb2c1f09ad0b2e78a4c4a2e3d4
Time=295000 in=0 txt=3132333435363738 valid=0 hash=2be806d5029a1944c4d9e6ab1b60cd1a
Time=305000 in=0 txt=3132333435363738 valid=0 hash=82a5f01bff095bac9b54f642d50c3b21
Time=315000 in=0 txt=3132333435363738 valid=0 hash=3c515e2207648d3e97c438aaab874ab8
Time=325000 in=0 txt=3132333435363738 valid=0 hash=12cc6db9d876b21fa01f6a3ca7f68d20
Time=335000 in=0 txt=3132333435363738 valid=0 hash=0f3bb0216342d64f71318f1db051beb2
Time=345000 in=0 txt=3132333435363738 valid=0 hash=1796e1b32160613afbfdb34d8163e393
Time=355000 in=0 txt=3132333435363738 valid=0 hash=e8a90694fc6c47e1ba1b3e380c3007c3
Time=365000 in=0 txt=3132333435363738 valid=0 hash=73752ac48c57975a952724dfca4d92ae
Time=375000 in=0 txt=3132333435363738 valid=0 hash=3192b5af182974e725127458a5597955
Time=385000 in=0 txt=3132333435363738 valid=0 hash=0c9e9c56127291bdb0e451e53544c8ce
Time=395000 in=0 txt=3132333435363738 valid=0 hash=9c89ebcfcce57ecdab2d6ebbc116a65b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=285bc95ca165b67965a05bcbbb5fc331
Time=415000 in=0 txt=3132333435363738 valid=0 hash=22a4e632087819f93a20937775d2b041
Time=425000 in=0 txt=3132333435363738 valid=0 hash=dd17d34259147e78a132f6f74a52e7ed
Time=435000 in=0 txt=3132333435363738 valid=0 hash=b1980aeef7995567f1cf5b76b1654b6d
Time=445000 in=0 txt=3132333435363738 valid=0 hash=18aa6e6e76df35e8905432650201afec
Time=455000 in=0 txt=3132333435363738 valid=0 hash=6946d2ed1a6d73180f9a12e6a08686db
Time=465000 in=0 txt=3132333435363738 valid=0 hash=07cba9dcf649c416b32850161fcc675c
Time=475000 in=0 txt=3132333435363738 valid=0 hash=87118a5db39cda528f04a114c35aa48c
Time=485000 in=0 txt=3132333435363738 valid=0 hash=2a9fc78ddd346a674c57b7509f36f58a
Time=495000 in=0 txt=3132333435363738 valid=0 hash=067c188b7a5aeed275ef47655c8a0bc6
Time=505000 in=0 txt=3132333435363738 valid=0 hash=c3cf2ec71abbbf921315cbd086219bdb
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ed66bedc95cefa6cb3769c9023482046
Time=525000 in=0 txt=3132333435363738 valid=0 hash=8a8d43477e6272212e89d76ac3a8f106
Time=535000 in=0 txt=3132333435363738 valid=0 hash=2aee14072a7eceb7171d4f1f3ebc2be0
Time=545000 in=0 txt=3132333435363738 valid=0 hash=a6014ee14bb87d1cc339abb5274fa395
Time=555000 in=0 txt=3132333435363738 valid=0 hash=8e94c696fe1a36b3e4735a1ad36c002b
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3ab1232cfb8ab54e96d513b1f4a5ae90
Time=575000 in=0 txt=3132333435363738 valid=0 hash=5bead191502370439445924ca7076827
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0e4c8b28f913da39e8de4d41a477e6c2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=0bbd09c3c9db6e1491ceb737f910a1b7
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6055c4b867d6d3f862964b12a2010bad
Time=615000 in=0 txt=3132333435363738 valid=0 hash=09462eaecef9a5320091b0f672c89f88
Time=625000 in=0 txt=3132333435363738 valid=0 hash=da0dc289e9f08bcf67b4823010c4056c
Time=635000 in=0 txt=3132333435363738 valid=0 hash=7809286dd0053f2582ab68cd77e6d6a6
Time=645000 in=0 txt=3132333435363738 valid=1 hash=df2bf9a70e07a82d68c01c2392ddbd43
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=777777772e072c9688888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752e50ab6ec6c2099498badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffecc5e8317c70b886cd6f45e0a
Time=45000 in=0 txt=3132333435363738 valid=0 hash=3e39810bab60cbf465196015d73ddce2
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3e82ffe389e6b7b9441ba8f2754bb48b
Time=65000 in=0 txt=3132333435363738 valid=0 hash=dc90d78c028b95db22a194b7544dfd68
Time=75000 in=0 txt=3132333435363738 valid=0 hash=bb9320694c62bf869b4672d932d3e92d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=9a190c2ea7689c9be51d9c84ab78c74f
Time=95000 in=0 txt=3132333435363738 valid=0 hash=12bdea50d8365a0840237999f54ff0fa
Time=105000 in=0 txt=3132333435363738 valid=0 hash=5c9513fb20399d4570f137065055ce0f
Time=115000 in=0 txt=3132333435363738 valid=0 hash=b79af110ad4f9a3ab8f47a4381238b7c
Time=125000 in=0 txt=3132333435363738 valid=0 hash=e868ae7dbe6ce22c460a7738c926ceb9
Time=135000 in=0 txt=3132333435363738 valid=0 hash=306bf1ba8a13f0905727bf2a563ccbae
Time=145000 in=0 txt=3132333435363738 valid=0 hash=bd81eeaf7077139f22cecd8e675a13a0
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce9f36a165c8444b0931f09d33012204
Time=165000 in=0 txt=3132333435363738 valid=0 hash=9a46450502ebe316fe83214919644513
Time=175000 in=0 txt=3132333435363738 valid=0 hash=80a9681425df37129ba6c0140eb575bf
Time=185000 in=0 txt=3132333435363738 valid=0 hash=75fa98c077bd08acbe9a1410abd9148a
Time=195000 in=0 txt=3132333435363738 valid=0 hash=131e378b20c9ae261077e5aacecc6886
Time=205000 in=0 txt=3132333435363738 valid=0 hash=36118b877c08e531b9848b2420aa3a20
Time=215000 in=0 txt=3132333435363738 valid=0 hash=87ef5d211f3b54ba14c3c22fc9b6df9a
Time=225000 in=0 txt=3132333435363738 valid=0 hash=30fc029b6ca7b0d1b7f631b824f616a5
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8c3b39a67443a79e05628dcfc828862e
Time=245000 in=0 txt=3132333435363738 valid=0 hash=2f6da92f1308c5850cfe849c1594e245
Time=255000 in=0 txt=3132333435363738 valid=0 hash=7cda05462f4d6b46abc3a2831d30d912
Time=265000 in=0 txt=3132333435363738 valid=0 hash=8475fc131bb5b260c8084844bbf5f6f9
Time=275000 in=0 txt=3132333435363738 valid=0 hash=233b19fa72739ba6b4708f5ed83a9cba
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3f7fbfbb2c1f09ad0b2e78a4c4a2e3d4
Time=295000 in=0 txt=3132333435363738 valid=0 hash=2be806d5029a1944c4d9e6ab1b60cd1a
Time=305000 in=0 txt=3132333435363738 valid=0 hash=82a5f01bff095bac9b54f642d50c3b21
Time=315000 in=0 txt=3132333435363738 valid=0 hash=3c515e2207648d3e97c438aaab874ab8
Time=325000 in=0 txt=3132333435363738 valid=0 hash=12cc6db9d876b21fa01f6a3ca7f68d20
Time=335000 in=0 txt=3132333435363738 valid=0 hash=0f3bb0216342d64f71318f1db051beb2
Time=345000 in=0 txt=3132333435363738 valid=0 hash=1796e1b32160613afbfdb34d8163e393
Time=355000 in=0 txt=3132333435363738 valid=0 hash=e8a90694fc6c47e1ba1b3e380c3007c3
Time=365000 in=0 txt=3132333435363738 valid=0 hash=73752ac48c57975a952724dfca4d92ae
Time=375000 in=0 txt=3132333435363738 valid=0 hash=3192b5af182974e725127458a5597955
Time=385000 in=0 txt=3132333435363738 valid=0 hash=0c9e9c56127291bdb0e451e53544c8ce
Time=395000 in=0 txt=3132333435363738 valid=0 hash=9c89ebcfcce57ecdab2d6ebbc116a65b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=285bc95ca165b67965a05bcbbb5fc331
Time=415000 in=0 txt=3132333435363738 valid=0 hash=22a4e632087819f93a20937775d2b041
Time=425000 in=0 txt=3132333435363738 valid=0 hash=dd17d34259147e78a132f6f74a52e7ed
Time=435000 in=0 txt=3132333435363738 valid=0 hash=b1980aeef7995567f1cf5b76b1654b6d
Time=445000 in=0 txt=3132333435363738 valid=0 hash=18aa6e6e76df35e8905432650201afec
Time=455000 in=0 txt=3132333435363738 valid=0 hash=6946d2ed1a6d73180f9a12e6a08686db
Time=465000 in=0 txt=3132333435363738 valid=0 hash=07cba9dcf649c416b32850161fcc675c
Time=475000 in=0 txt=3132333435363738 valid=0 hash=87118a5db39cda528f04a114c35aa48c
Time=485000 in=0 txt=3132333435363738 valid=0 hash=2a9fc78ddd346a674c57b7509f36f58a
Time=495000 in=0 txt=3132333435363738 valid=0 hash=067c188b7a5aeed275ef47655c8a0bc6
Time=505000 in=0 txt=3132333435363738 valid=0 hash=c3cf2ec71abbbf921315cbd086219bdb
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ed66bedc95cefa6cb3769c9023482046
Time=525000 in=0 txt=3132333435363738 valid=0 hash=8a8d43477e6272212e89d76ac3a8f106
Time=535000 in=0 txt=3132333435363738 valid=0 hash=2aee14072a7eceb7171d4f1f3ebc2be0
Time=545000 in=0 txt=3132333435363738 valid=0 hash=a6014ee14bb87d1cc339abb5274fa395
Time=555000 in=0 txt=3132333435363738 valid=0 hash=8e94c696fe1a36b3e4735a1ad36c002b
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3ab1232cfb8ab54e96d513b1f4a5ae90
Time=575000 in=0 txt=3132333435363738 valid=0 hash=5bead191502370439445924ca7076827
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0e4c8b28f913da39e8de4d41a477e6c2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=0bbd09c3c9db6e1491ceb737f910a1b7
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6055c4b867d6d3f862964b12a2010bad
Time=615000 in=0 txt=3132333435363738 valid=0 hash=09462eaecef9a5320091b0f672c89f88
Time=625000 in=0 txt=3132333435363738 valid=0 hash=da0dc289e9f08bcf67b4823010c4056c
Time=635000 in=0 txt=3132333435363738 valid=0 hash=7809286dd0053f2582ab68cd77e6d6a6
Time=645000 in=0 txt=3132333435363738 valid=1 hash=df2bf9a70e07a82d68c01c2392ddbd43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=777777772e072c9688888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752e50ab6ec6c2099498badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffecc5e8317c70b886cd6f45e0a
Time=45000 in=0 txt=3132333435363738 valid=0 hash=3e39810bab60cbf465196015d73ddce2
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3e82ffe389e6b7b9441ba8f2754bb48b
Time=65000 in=0 txt=3132333435363738 valid=0 hash=dc90d78c028b95db22a194b7544dfd68
Time=75000 in=0 txt=3132333435363738 valid=0 hash=bb9320694c62bf869b4672d932d3e92d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=9a190c2ea7689c9be51d9c84ab78c74f
Time=95000 in=0 txt=3132333435363738 valid=0 hash=12bdea50d8365a0840237999f54ff0fa
Time=105000 in=0 txt=3132333435363738 valid=0 hash=5c9513fb20399d4570f137065055ce0f
Time=115000 in=0 txt=3132333435363738 valid=0 hash=b79af110ad4f9a3ab8f47a4381238b7c
Time=125000 in=0 txt=3132333435363738 valid=0 hash=e868ae7dbe6ce22c460a7738c926ceb9
Time=135000 in=0 txt=3132333435363738 valid=0 hash=306bf1ba8a13f0905727bf2a563ccbae
Time=145000 in=0 txt=3132333435363738 valid=0 hash=bd81eeaf7077139f22cecd8e675a13a0
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce9f36a165c8444b0931f09d33012204
Time=165000 in=0 txt=3132333435363738 valid=0 hash=9a46450502ebe316fe83214919644513
Time=175000 in=0 txt=3132333435363738 valid=0 hash=80a9681425df37129ba6c0140eb575bf
Time=185000 in=0 txt=3132333435363738 valid=0 hash=75fa98c077bd08acbe9a1410abd9148a
Time=195000 in=0 txt=3132333435363738 valid=0 hash=131e378b20c9ae261077e5aacecc6886
Time=205000 in=0 txt=3132333435363738 valid=0 hash=36118b877c08e531b9848b2420aa3a20
Time=215000 in=0 txt=3132333435363738 valid=0 hash=87ef5d211f3b54ba14c3c22fc9b6df9a
Time=225000 in=0 txt=3132333435363738 valid=0 hash=30fc029b6ca7b0d1b7f631b824f616a5
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8c3b39a67443a79e05628dcfc828862e
Time=245000 in=0 txt=3132333435363738 valid=0 hash=2f6da92f1308c5850cfe849c1594e245
Time=255000 in=0 txt=3132333435363738 valid=0 hash=7cda05462f4d6b46abc3a2831d30d912
Time=265000 in=0 txt=3132333435363738 valid=0 hash=8475fc131bb5b260c8084844bbf5f6f9
Time=275000 in=0 txt=3132333435363738 valid=0 hash=233b19fa72739ba6b4708f5ed83a9cba
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3f7fbfbb2c1f09ad0b2e78a4c4a2e3d4
Time=295000 in=0 txt=3132333435363738 valid=0 hash=2be806d5029a1944c4d9e6ab1b60cd1a
Time=305000 in=0 txt=3132333435363738 valid=0 hash=82a5f01bff095bac9b54f642d50c3b21
Time=315000 in=0 txt=3132333435363738 valid=0 hash=3c515e2207648d3e97c438aaab874ab8
Time=325000 in=0 txt=3132333435363738 valid=0 hash=12cc6db9d876b21fa01f6a3ca7f68d20
Time=335000 in=0 txt=3132333435363738 valid=0 hash=0f3bb0216342d64f71318f1db051beb2
Time=345000 in=0 txt=3132333435363738 valid=0 hash=1796e1b32160613afbfdb34d8163e393
Time=355000 in=0 txt=3132333435363738 valid=0 hash=e8a90694fc6c47e1ba1b3e380c3007c3
Time=365000 in=0 txt=3132333435363738 valid=0 hash=73752ac48c57975a952724dfca4d92ae
Time=375000 in=0 txt=3132333435363738 valid=0 hash=3192b5af182974e725127458a5597955
Time=385000 in=0 txt=3132333435363738 valid=0 hash=0c9e9c56127291bdb0e451e53544c8ce
Time=395000 in=0 txt=3132333435363738 valid=0 hash=9c89ebcfcce57ecdab2d6ebbc116a65b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=285bc95ca165b67965a05bcbbb5fc331
Time=415000 in=0 txt=3132333435363738 valid=0 hash=22a4e632087819f93a20937775d2b041
Time=425000 in=0 txt=3132333435363738 valid=0 hash=dd17d34259147e78a132f6f74a52e7ed
Time=435000 in=0 txt=3132333435363738 valid=0 hash=b1980aeef7995567f1cf5b76b1654b6d
Time=445000 in=0 txt=3132333435363738 valid=0 hash=18aa6e6e76df35e8905432650201afec
Time=455000 in=0 txt=3132333435363738 valid=0 hash=6946d2ed1a6d73180f9a12e6a08686db
Time=465000 in=0 txt=3132333435363738 valid=0 hash=07cba9dcf649c416b32850161fcc675c
Time=475000 in=0 txt=3132333435363738 valid=0 hash=87118a5db39cda528f04a114c35aa48c
Time=485000 in=0 txt=3132333435363738 valid=0 hash=2a9fc78ddd346a674c57b7509f36f58a
Time=495000 in=0 txt=3132333435363738 valid=0 hash=067c188b7a5aeed275ef47655c8a0bc6
Time=505000 in=0 txt=3132333435363738 valid=0 hash=c3cf2ec71abbbf921315cbd086219bdb
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ed66bedc95cefa6cb3769c9023482046
Time=525000 in=0 txt=3132333435363738 valid=0 hash=8a8d43477e6272212e89d76ac3a8f106
Time=535000 in=0 txt=3132333435363738 valid=0 hash=2aee14072a7eceb7171d4f1f3ebc2be0
Time=545000 in=0 txt=3132333435363738 valid=0 hash=a6014ee14bb87d1cc339abb5274fa395
Time=555000 in=0 txt=3132333435363738 valid=0 hash=8e94c696fe1a36b3e4735a1ad36c002b
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3ab1232cfb8ab54e96d513b1f4a5ae90
Time=575000 in=0 txt=3132333435363738 valid=0 hash=5bead191502370439445924ca7076827
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0e4c8b28f913da39e8de4d41a477e6c2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=0bbd09c3c9db6e1491ceb737f910a1b7
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6055c4b867d6d3f862964b12a2010bad
Time=615000 in=0 txt=3132333435363738 valid=0 hash=09462eaecef9a5320091b0f672c89f88
Time=625000 in=0 txt=3132333435363738 valid=0 hash=da0dc289e9f08bcf67b4823010c4056c
Time=635000 in=0 txt=3132333435363738 valid=0 hash=7809286dd0053f2582ab68cd77e6d6a6
Time=645000 in=0 txt=3132333435363738 valid=1 hash=df2bf9a70e07a82d68c01c2392ddbd43
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=777777772e072c9688888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752e50ab6ec6c2099498badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffecc5e8317c70b886cd6f45e0a
Time=45000 in=0 txt=3132333435363738 valid=0 hash=3e39810bab60cbf465196015d73ddce2
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3e82ffe389e6b7b9441ba8f2754bb48b
Time=65000 in=0 txt=3132333435363738 valid=0 hash=dc90d78c028b95db22a194b7544dfd68
Time=75000 in=0 txt=3132333435363738 valid=0 hash=bb9320694c62bf869b4672d932d3e92d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=9a190c2ea7689c9be51d9c84ab78c74f
Time=95000 in=0 txt=3132333435363738 valid=0 hash=12bdea50d8365a0840237999f54ff0fa
Time=105000 in=0 txt=3132333435363738 valid=0 hash=5c9513fb20399d4570f137065055ce0f
Time=115000 in=0 txt=3132333435363738 valid=0 hash=b79af110ad4f9a3ab8f47a4381238b7c
Time=125000 in=0 txt=3132333435363738 valid=0 hash=e868ae7dbe6ce22c460a7738c926ceb9
Time=135000 in=0 txt=3132333435363738 valid=0 hash=306bf1ba8a13f0905727bf2a563ccbae
Time=145000 in=0 txt=3132333435363738 valid=0 hash=bd81eeaf7077139f22cecd8e675a13a0
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce9f36a165c8444b0931f09d33012204
Time=165000 in=0 txt=3132333435363738 valid=0 hash=9a46450502ebe316fe83214919644513
Time=175000 in=0 txt=3132333435363738 valid=0 hash=80a9681425df37129ba6c0140eb575bf
Time=185000 in=0 txt=3132333435363738 valid=0 hash=75fa98c077bd08acbe9a1410abd9148a
Time=195000 in=0 txt=3132333435363738 valid=0 hash=131e378b20c9ae261077e5aacecc6886
Time=205000 in=0 txt=3132333435363738 valid=0 hash=36118b877c08e531b9848b2420aa3a20
Time=215000 in=0 txt=3132333435363738 valid=0 hash=87ef5d211f3b54ba14c3c22fc9b6df9a
Time=225000 in=0 txt=3132333435363738 valid=0 hash=30fc029b6ca7b0d1b7f631b824f616a5
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8c3b39a67443a79e05628dcfc828862e
Time=245000 in=0 txt=3132333435363738 valid=0 hash=2f6da92f1308c5850cfe849c1594e245
Time=255000 in=0 txt=3132333435363738 valid=0 hash=7cda05462f4d6b46abc3a2831d30d912
Time=265000 in=0 txt=3132333435363738 valid=0 hash=8475fc131bb5b260c8084844bbf5f6f9
Time=275000 in=0 txt=3132333435363738 valid=0 hash=233b19fa72739ba6b4708f5ed83a9cba
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3f7fbfbb2c1f09ad0b2e78a4c4a2e3d4
Time=295000 in=0 txt=3132333435363738 valid=0 hash=2be806d5029a1944c4d9e6ab1b60cd1a
Time=305000 in=0 txt=3132333435363738 valid=0 hash=82a5f01bff095bac9b54f642d50c3b21
Time=315000 in=0 txt=3132333435363738 valid=0 hash=3c515e2207648d3e97c438aaab874ab8
Time=325000 in=0 txt=3132333435363738 valid=0 hash=12cc6db9d876b21fa01f6a3ca7f68d20
Time=335000 in=0 txt=3132333435363738 valid=0 hash=0f3bb0216342d64f71318f1db051beb2
Time=345000 in=0 txt=3132333435363738 valid=0 hash=1796e1b32160613afbfdb34d8163e393
Time=355000 in=0 txt=3132333435363738 valid=0 hash=e8a90694fc6c47e1ba1b3e380c3007c3
Time=365000 in=0 txt=3132333435363738 valid=0 hash=73752ac48c57975a952724dfca4d92ae
Time=375000 in=0 txt=3132333435363738 valid=0 hash=3192b5af182974e725127458a5597955
Time=385000 in=0 txt=3132333435363738 valid=0 hash=0c9e9c56127291bdb0e451e53544c8ce
Time=395000 in=0 txt=3132333435363738 valid=0 hash=9c89ebcfcce57ecdab2d6ebbc116a65b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=285bc95ca165b67965a05bcbbb5fc331
Time=415000 in=0 txt=3132333435363738 valid=0 hash=22a4e632087819f93a20937775d2b041
Time=425000 in=0 txt=3132333435363738 valid=0 hash=dd17d34259147e78a132f6f74a52e7ed
Time=435000 in=0 txt=3132333435363738 valid=0 hash=b1980aeef7995567f1cf5b76b1654b6d
Time=445000 in=0 txt=3132333435363738 valid=0 hash=18aa6e6e76df35e8905432650201afec
Time=455000 in=0 txt=3132333435363738 valid=0 hash=6946d2ed1a6d73180f9a12e6a08686db
Time=465000 in=0 txt=3132333435363738 valid=0 hash=07cba9dcf649c416b32850161fcc675c
Time=475000 in=0 txt=3132333435363738 valid=0 hash=87118a5db39cda528f04a114c35aa48c
Time=485000 in=0 txt=3132333435363738 valid=0 hash=2a9fc78ddd346a674c57b7509f36f58a
Time=495000 in=0 txt=3132333435363738 valid=0 hash=067c188b7a5aeed275ef47655c8a0bc6
Time=505000 in=0 txt=3132333435363738 valid=0 hash=c3cf2ec71abbbf921315cbd086219bdb
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ed66bedc95cefa6cb3769c9023482046
Time=525000 in=0 txt=3132333435363738 valid=0 hash=8a8d43477e6272212e89d76ac3a8f106
Time=535000 in=0 txt=3132333435363738 valid=0 hash=2aee14072a7eceb7171d4f1f3ebc2be0
Time=545000 in=0 txt=3132333435363738 valid=0 hash=a6014ee14bb87d1cc339abb5274fa395
Time=555000 in=0 txt=3132333435363738 valid=0 hash=8e94c696fe1a36b3e4735a1ad36c002b
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3ab1232cfb8ab54e96d513b1f4a5ae90
Time=575000 in=0 txt=3132333435363738 valid=0 hash=5bead191502370439445924ca7076827
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0e4c8b28f913da39e8de4d41a477e6c2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=0bbd09c3c9db6e1491ceb737f910a1b7
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6055c4b867d6d3f862964b12a2010bad
Time=615000 in=0 txt=3132333435363738 valid=0 hash=09462eaecef9a5320091b0f672c89f88
Time=625000 in=0 txt=3132333435363738 valid=0 hash=da0dc289e9f08bcf67b4823010c4056c
Time=635000 in=0 txt=3132333435363738 valid=0 hash=7809286dd0053f2582ab68cd77e6d6a6
Time=645000 in=0 txt=3132333435363738 valid=1 hash=df2bf9a70e07a82d68c01c2392ddbd43
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=777777772e072c9688888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752e50ab6ec6c2099498badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffecc5e8317c70b886cd6f45e0a
Time=45000 in=0 txt=3132333435363738 valid=0 hash=3e39810bab60cbf465196015d73ddce2
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3e82ffe389e6b7b9441ba8f2754bb48b
Time=65000 in=0 txt=3132333435363738 valid=0 hash=dc90d78c028b95db22a194b7544dfd68
Time=75000 in=0 txt=3132333435363738 valid=0 hash=bb9320694c62bf869b4672d932d3e92d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=9a190c2ea7689c9be51d9c84ab78c74f
Time=95000 in=0 txt=3132333435363738 valid=0 hash=12bdea50d8365a0840237999f54ff0fa
Time=105000 in=0 txt=3132333435363738 valid=0 hash=5c9513fb20399d4570f137065055ce0f
Time=115000 in=0 txt=3132333435363738 valid=0 hash=b79af110ad4f9a3ab8f47a4381238b7c
Time=125000 in=0 txt=3132333435363738 valid=0 hash=e868ae7dbe6ce22c460a7738c926ceb9
Time=135000 in=0 txt=3132333435363738 valid=0 hash=306bf1ba8a13f0905727bf2a563ccbae
Time=145000 in=0 txt=3132333435363738 valid=0 hash=bd81eeaf7077139f22cecd8e675a13a0
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce9f36a165c8444b0931f09d33012204
Time=165000 in=0 txt=3132333435363738 valid=0 hash=9a46450502ebe316fe83214919644513
Time=175000 in=0 txt=3132333435363738 valid=0 hash=80a9681425df37129ba6c0140eb575bf
Time=185000 in=0 txt=3132333435363738 valid=0 hash=75fa98c077bd08acbe9a1410abd9148a
Time=195000 in=0 txt=3132333435363738 valid=0 hash=131e378b20c9ae261077e5aacecc6886
Time=205000 in=0 txt=3132333435363738 valid=0 hash=36118b877c08e531b9848b2420aa3a20
Time=215000 in=0 txt=3132333435363738 valid=0 hash=87ef5d211f3b54ba14c3c22fc9b6df9a
Time=225000 in=0 txt=3132333435363738 valid=0 hash=30fc029b6ca7b0d1b7f631b824f616a5
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8c3b39a67443a79e05628dcfc828862e
Time=245000 in=0 txt=3132333435363738 valid=0 hash=2f6da92f1308c5850cfe849c1594e245
Time=255000 in=0 txt=3132333435363738 valid=0 hash=7cda05462f4d6b46abc3a2831d30d912
Time=265000 in=0 txt=3132333435363738 valid=0 hash=8475fc131bb5b260c8084844bbf5f6f9
Time=275000 in=0 txt=3132333435363738 valid=0 hash=233b19fa72739ba6b4708f5ed83a9cba
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3f7fbfbb2c1f09ad0b2e78a4c4a2e3d4
Time=295000 in=0 txt=3132333435363738 valid=0 hash=2be806d5029a1944c4d9e6ab1b60cd1a
Time=305000 in=0 txt=3132333435363738 valid=0 hash=82a5f01bff095bac9b54f642d50c3b21
Time=315000 in=0 txt=3132333435363738 valid=0 hash=3c515e2207648d3e97c438aaab874ab8
Time=325000 in=0 txt=3132333435363738 valid=0 hash=12cc6db9d876b21fa01f6a3ca7f68d20
Time=335000 in=0 txt=3132333435363738 valid=0 hash=0f3bb0216342d64f71318f1db051beb2
Time=345000 in=0 txt=3132333435363738 valid=0 hash=1796e1b32160613afbfdb34d8163e393
Time=355000 in=0 txt=3132333435363738 valid=0 hash=e8a90694fc6c47e1ba1b3e380c3007c3
Time=365000 in=0 txt=3132333435363738 valid=0 hash=73752ac48c57975a952724dfca4d92ae
Time=375000 in=0 txt=3132333435363738 valid=0 hash=3192b5af182974e725127458a5597955
Time=385000 in=0 txt=3132333435363738 valid=0 hash=0c9e9c56127291bdb0e451e53544c8ce
Time=395000 in=0 txt=3132333435363738 valid=0 hash=9c89ebcfcce57ecdab2d6ebbc116a65b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=285bc95ca165b67965a05bcbbb5fc331
Time=415000 in=0 txt=3132333435363738 valid=0 hash=22a4e632087819f93a20937775d2b041
Time=425000 in=0 txt=3132333435363738 valid=0 hash=dd17d34259147e78a132f6f74a52e7ed
Time=435000 in=0 txt=3132333435363738 valid=0 hash=b1980aeef7995567f1cf5b76b1654b6d
Time=445000 in=0 txt=3132333435363738 valid=0 hash=18aa6e6e76df35e8905432650201afec
Time=455000 in=0 txt=3132333435363738 valid=0 hash=6946d2ed1a6d73180f9a12e6a08686db
Time=465000 in=0 txt=3132333435363738 valid=0 hash=07cba9dcf649c416b32850161fcc675c
Time=475000 in=0 txt=3132333435363738 valid=0 hash=87118a5db39cda528f04a114c35aa48c
Time=485000 in=0 txt=3132333435363738 valid=0 hash=2a9fc78ddd346a674c57b7509f36f58a
Time=495000 in=0 txt=3132333435363738 valid=0 hash=067c188b7a5aeed275ef47655c8a0bc6
Time=505000 in=0 txt=3132333435363738 valid=0 hash=c3cf2ec71abbbf921315cbd086219bdb
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ed66bedc95cefa6cb3769c9023482046
Time=525000 in=0 txt=3132333435363738 valid=0 hash=8a8d43477e6272212e89d76ac3a8f106
Time=535000 in=0 txt=3132333435363738 valid=0 hash=2aee14072a7eceb7171d4f1f3ebc2be0
Time=545000 in=0 txt=3132333435363738 valid=0 hash=a6014ee14bb87d1cc339abb5274fa395
Time=555000 in=0 txt=3132333435363738 valid=0 hash=8e94c696fe1a36b3e4735a1ad36c002b
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3ab1232cfb8ab54e96d513b1f4a5ae90
Time=575000 in=0 txt=3132333435363738 valid=0 hash=5bead191502370439445924ca7076827
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0e4c8b28f913da39e8de4d41a477e6c2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=0bbd09c3c9db6e1491ceb737f910a1b7
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6055c4b867d6d3f862964b12a2010bad
Time=615000 in=0 txt=3132333435363738 valid=0 hash=09462eaecef9a5320091b0f672c89f88
Time=625000 in=0 txt=3132333435363738 valid=0 hash=da0dc289e9f08bcf67b4823010c4056c
Time=635000 in=0 txt=3132333435363738 valid=0 hash=7809286dd0053f2582ab68cd77e6d6a6
Time=645000 in=0 txt=3132333435363738 valid=1 hash=df2bf9a70e07a82d68c01c2392ddbd43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=777777772e072c9688888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752e50ab6ec6c2099498badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffecc5e8317c70b886cd6f45e0a
Time=45000 in=0 txt=3132333435363738 valid=0 hash=3e39810bab60cbf465196015d73ddce2
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3e82ffe389e6b7b9441ba8f2754bb48b
Time=65000 in=0 txt=3132333435363738 valid=0 hash=dc90d78c028b95db22a194b7544dfd68
Time=75000 in=0 txt=3132333435363738 valid=0 hash=bb9320694c62bf869b4672d932d3e92d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=9a190c2ea7689c9be51d9c84ab78c74f
Time=95000 in=0 txt=3132333435363738 valid=0 hash=12bdea50d8365a0840237999f54ff0fa
Time=105000 in=0 txt=3132333435363738 valid=0 hash=5c9513fb20399d4570f137065055ce0f
Time=115000 in=0 txt=3132333435363738 valid=0 hash=b79af110ad4f9a3ab8f47a4381238b7c
Time=125000 in=0 txt=3132333435363738 valid=0 hash=e868ae7dbe6ce22c460a7738c926ceb9
Time=135000 in=0 txt=3132333435363738 valid=0 hash=306bf1ba8a13f0905727bf2a563ccbae
Time=145000 in=0 txt=3132333435363738 valid=0 hash=bd81eeaf7077139f22cecd8e675a13a0
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce9f36a165c8444b0931f09d33012204
Time=165000 in=0 txt=3132333435363738 valid=0 hash=9a46450502ebe316fe83214919644513
Time=175000 in=0 txt=3132333435363738 valid=0 hash=80a9681425df37129ba6c0140eb575bf
Time=185000 in=0 txt=3132333435363738 valid=0 hash=75fa98c077bd08acbe9a1410abd9148a
Time=195000 in=0 txt=3132333435363738 valid=0 hash=131e378b20c9ae261077e5aacecc6886
Time=205000 in=0 txt=3132333435363738 valid=0 hash=36118b877c08e531b9848b2420aa3a20
Time=215000 in=0 txt=3132333435363738 valid=0 hash=87ef5d211f3b54ba14c3c22fc9b6df9a
Time=225000 in=0 txt=3132333435363738 valid=0 hash=30fc029b6ca7b0d1b7f631b824f616a5
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8c3b39a67443a79e05628dcfc828862e
Time=245000 in=0 txt=3132333435363738 valid=0 hash=2f6da92f1308c5850cfe849c1594e245
Time=255000 in=0 txt=3132333435363738 valid=0 hash=7cda05462f4d6b46abc3a2831d30d912
Time=265000 in=0 txt=3132333435363738 valid=0 hash=8475fc131bb5b260c8084844bbf5f6f9
Time=275000 in=0 txt=3132333435363738 valid=0 hash=233b19fa72739ba6b4708f5ed83a9cba
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3f7fbfbb2c1f09ad0b2e78a4c4a2e3d4
Time=295000 in=0 txt=3132333435363738 valid=0 hash=2be806d5029a1944c4d9e6ab1b60cd1a
Time=305000 in=0 txt=3132333435363738 valid=0 hash=82a5f01bff095bac9b54f642d50c3b21
Time=315000 in=0 txt=3132333435363738 valid=0 hash=3c515e2207648d3e97c438aaab874ab8
Time=325000 in=0 txt=3132333435363738 valid=0 hash=12cc6db9d876b21fa01f6a3ca7f68d20
Time=335000 in=0 txt=3132333435363738 valid=0 hash=0f3bb0216342d64f71318f1db051beb2
Time=345000 in=0 txt=3132333435363738 valid=0 hash=1796e1b32160613afbfdb34d8163e393
Time=355000 in=0 txt=3132333435363738 valid=0 hash=e8a90694fc6c47e1ba1b3e380c3007c3
Time=365000 in=0 txt=3132333435363738 valid=0 hash=73752ac48c57975a952724dfca4d92ae
Time=375000 in=0 txt=3132333435363738 valid=0 hash=3192b5af182974e725127458a5597955
Time=385000 in=0 txt=3132333435363738 valid=0 hash=0c9e9c56127291bdb0e451e53544c8ce
Time=395000 in=0 txt=3132333435363738 valid=0 hash=9c89ebcfcce57ecdab2d6ebbc116a65b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=285bc95ca165b67965a05bcbbb5fc331
Time=415000 in=0 txt=3132333435363738 valid=0 hash=22a4e632087819f93a20937775d2b041
Time=425000 in=0 txt=3132333435363738 valid=0 hash=dd17d34259147e78a132f6f74a52e7ed
Time=435000 in=0 txt=3132333435363738 valid=0 hash=b1980aeef7995567f1cf5b76b1654b6d
Time=445000 in=0 txt=3132333435363738 valid=0 hash=18aa6e6e76df35e8905432650201afec
Time=455000 in=0 txt=3132333435363738 valid=0 hash=6946d2ed1a6d73180f9a12e6a08686db
Time=465000 in=0 txt=3132333435363738 valid=0 hash=07cba9dcf649c416b32850161fcc675c
Time=475000 in=0 txt=3132333435363738 valid=0 hash=87118a5db39cda528f04a114c35aa48c
Time=485000 in=0 txt=3132333435363738 valid=0 hash=2a9fc78ddd346a674c57b7509f36f58a
Time=495000 in=0 txt=3132333435363738 valid=0 hash=067c188b7a5aeed275ef47655c8a0bc6
Time=505000 in=0 txt=3132333435363738 valid=0 hash=c3cf2ec71abbbf921315cbd086219bdb
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ed66bedc95cefa6cb3769c9023482046
Time=525000 in=0 txt=3132333435363738 valid=0 hash=8a8d43477e6272212e89d76ac3a8f106
Time=535000 in=0 txt=3132333435363738 valid=0 hash=2aee14072a7eceb7171d4f1f3ebc2be0
Time=545000 in=0 txt=3132333435363738 valid=0 hash=a6014ee14bb87d1cc339abb5274fa395
Time=555000 in=0 txt=3132333435363738 valid=0 hash=8e94c696fe1a36b3e4735a1ad36c002b
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3ab1232cfb8ab54e96d513b1f4a5ae90
Time=575000 in=0 txt=3132333435363738 valid=0 hash=5bead191502370439445924ca7076827
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0e4c8b28f913da39e8de4d41a477e6c2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=0bbd09c3c9db6e1491ceb737f910a1b7
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6055c4b867d6d3f862964b12a2010bad
Time=615000 in=0 txt=3132333435363738 valid=0 hash=09462eaecef9a5320091b0f672c89f88
Time=625000 in=0 txt=3132333435363738 valid=0 hash=da0dc289e9f08bcf67b4823010c4056c
Time=635000 in=0 txt=3132333435363738 valid=0 hash=7809286dd0053f2582ab68cd77e6d6a6
Time=645000 in=0 txt=3132333435363738 valid=1 hash=df2bf9a70e07a82d68c01c2392ddbd43
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777b088ad1988888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475e3025f0449438a1798badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec82e261f7bbd3c025975de8d
Time=45000 in=0 txt=3132333435363738 valid=0 hash=c0bb018eae0e7e7960e9031d8bef9078
Time=55000 in=0 txt=3132333435363738 valid=0 hash=f334b3794c68542946c95b77711b5793
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d8607a9427652fcfe523312756fbafed
Time=75000 in=0 txt=3132333435363738 valid=0 hash=be40d2eec0aea4dec0200ccdf555859d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=5c9aa89e1e5879dc596981dcd0526143
Time=95000 in=0 txt=3132333435363738 valid=0 hash=3797844417e91a2bb71356da699bd652
Time=105000 in=0 txt=3132333435363738 valid=0 hash=d0e0f953cc03f67ab0a3f729c745ab50
Time=115000 in=0 txt=3132333435363738 valid=0 hash=2e8ace51239df8bd64bed378c0d64b9f
Time=125000 in=0 txt=3132333435363738 valid=0 hash=281b6ea0be20c353bc58d5bb74f127ee
Time=135000 in=0 txt=3132333435363738 valid=0 hash=dc364aef36076c3656dba051cc8b2a31
Time=145000 in=0 txt=3132333435363738 valid=0 hash=33d04d328b74615dcec24934670df4c7
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce5317c8c1eb1277242f3e5bdef49daa
Time=165000 in=0 txt=3132333435363738 valid=0 hash=4639c0ab2ef04a745aa5ef75346192d1
Time=175000 in=0 txt=3132333435363738 valid=0 hash=9ba6b5d2c5bc38d2c7ab27726ad843eb
Time=185000 in=0 txt=3132333435363738 valid=0 hash=d21d66ec3f26f4195e7715d0d7dd7be8
Time=195000 in=0 txt=3132333435363738 valid=0 hash=3f229ee9ba3e4588d7e1d1176ea96a46
Time=205000 in=0 txt=3132333435363738 valid=0 hash=d5ee8d47a806385f52f92286e814258d
Time=215000 in=0 txt=3132333435363738 valid=0 hash=4f59488ea02c509140c1155d632b76fc
Time=225000 in=0 txt=3132333435363738 valid=0 hash=ca7099fd835701b338e72d8f50f369d3
Time=235000 in=0 txt=3132333435363738 valid=0 hash=b8388cd46296440b1c11deb149198205
Time=245000 in=0 txt=3132333435363738 valid=0 hash=b05ea5063cd0930bfb5121092c443327
Time=255000 in=0 txt=3132333435363738 valid=0 hash=938956281ff0102ad58b70090b83757f
Time=265000 in=0 txt=3132333435363738 valid=0 hash=72c89880051bae1cb8aaed28e5bdc47f
Time=275000 in=0 txt=3132333435363738 valid=0 hash=4d02e780cd86f95e9dd68b1ac8dd419e
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3022649f72f080a26641d65cae08df90
Time=295000 in=0 txt=3132333435363738 valid=0 hash=154e029165ffb46d0bab5da076742ad2
Time=305000 in=0 txt=3132333435363738 valid=0 hash=ddb94dd3a6a148c6feba916b1bddb216
Time=315000 in=0 txt=3132333435363738 valid=0 hash=8322d51767fc7d9f3f5c25c40eece5e1
Time=325000 in=0 txt=3132333435363738 valid=0 hash=763208e2b3d6f67000b75a9d4f8e7a3a
Time=335000 in=0 txt=3132333435363738 valid=0 hash=b6d39d3bd255c52c4c91d36e10e9af13
Time=345000 in=0 txt=3132333435363738 valid=0 hash=782ed214894106d06b10a22a5cc427e4
Time=355000 in=0 txt=3132333435363738 valid=0 hash=c4094ae5cdf05abc21fbe3ce7b42f6a0
Time=365000 in=0 txt=3132333435363738 valid=0 hash=e28819a1fb3aabee66ab37ba322e3844
Time=375000 in=0 txt=3132333435363738 valid=0 hash=99735b459077e7dd93f588ec76dd8c30
Time=385000 in=0 txt=3132333435363738 valid=0 hash=de22af3138091bc92932c4dba427dd62
Time=395000 in=0 txt=3132333435363738 valid=0 hash=0b6d0063d817ab05d0c3f8c739651951
Time=405000 in=0 txt=3132333435363738 valid=0 hash=a0aa3c52e8e5908b70d28803e0f64d3d
Time=415000 in=0 txt=3132333435363738 valid=0 hash=483b703e4c64b6ce81a06d898104dc79
Time=425000 in=0 txt=3132333435363738 valid=0 hash=e849ff7adedc8202e51f93cc91d2c1ff
Time=435000 in=0 txt=3132333435363738 valid=0 hash=f917e5003a06a3f877975f00f551e842
Time=445000 in=0 txt=3132333435363738 valid=0 hash=5c970b431b908255d2c180f687c9b376
Time=455000 in=0 txt=3132333435363738 valid=0 hash=ef0ed6775f9d1268b44b5f53e2f3d56c
Time=465000 in=0 txt=3132333435363738 valid=0 hash=4a38f86dba502e3bf857ef66c47db3c9
Time=475000 in=0 txt=3132333435363738 valid=0 hash=2bc2d6ca09cec410530b0b39088a43dc
Time=485000 in=0 txt=3132333435363738 valid=0 hash=6fcf66ddc509558ea289a10e633d5faf
Time=495000 in=0 txt=3132333435363738 valid=0 hash=ca8282b09b9634e45dc4328cb2bbf584
Time=505000 in=0 txt=3132333435363738 valid=0 hash=1a011885c848bfe8345111e26df68702
Time=515000 in=0 txt=3132333435363738 valid=0 hash=d53baa03ea2325b261039ce644836658
Time=525000 in=0 txt=3132333435363738 valid=0 hash=abc8895920d52e8082de02b07135f15c
Time=535000 in=0 txt=3132333435363738 valid=0 hash=d87b145ddadbcad2b9900b7e93105726
Time=545000 in=0 txt=3132333435363738 valid=0 hash=fa557a27e89ba5357396a7d0c9c25ff4
Time=555000 in=0 txt=3132333435363738 valid=0 hash=310782f5d50fcc798156823383c8fc46
Time=565000 in=0 txt=3132333435363738 valid=0 hash=eb0e1f478d5e09476dcaa9779188d6a9
Time=575000 in=0 txt=3132333435363738 valid=0 hash=f8cdf9aa3ff994e42618e6457dfcfded
Time=585000 in=0 txt=3132333435363738 valid=0 hash=e54220eefd38f0e0d8b471e2364b3abb
Time=595000 in=0 txt=3132333435363738 valid=0 hash=9d905dbc97d4bb2895f3cddee8e6c658
Time=605000 in=0 txt=3132333435363738 valid=0 hash=502be959b31da84e308f9826a6262254
Time=615000 in=0 txt=3132333435363738 valid=0 hash=0d6b45559ef2f90e4bd8854c40c1ec9c
Time=625000 in=0 txt=3132333435363738 valid=0 hash=a8070f9d6a64538a37add60c5c0ad9c2
Time=635000 in=0 txt=3132333435363738 valid=0 hash=c34ffcc30975d2d0031f308847e02a82
Time=645000 in=0 txt=3132333435363738 valid=1 hash=af254d835fd2b562a230afce135184fe
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777b088ad1988888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475e3025f0449438a1798badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec82e261f7bbd3c025975de8d
Time=45000 in=0 txt=3132333435363738 valid=0 hash=c0bb018eae0e7e7960e9031d8bef9078
Time=55000 in=0 txt=3132333435363738 valid=0 hash=f334b3794c68542946c95b77711b5793
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d8607a9427652fcfe523312756fbafed
Time=75000 in=0 txt=3132333435363738 valid=0 hash=be40d2eec0aea4dec0200ccdf555859d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=5c9aa89e1e5879dc596981dcd0526143
Time=95000 in=0 txt=3132333435363738 valid=0 hash=3797844417e91a2bb71356da699bd652
Time=105000 in=0 txt=3132333435363738 valid=0 hash=d0e0f953cc03f67ab0a3f729c745ab50
Time=115000 in=0 txt=3132333435363738 valid=0 hash=2e8ace51239df8bd64bed378c0d64b9f
Time=125000 in=0 txt=3132333435363738 valid=0 hash=281b6ea0be20c353bc58d5bb74f127ee
Time=135000 in=0 txt=3132333435363738 valid=0 hash=dc364aef36076c3656dba051cc8b2a31
Time=145000 in=0 txt=3132333435363738 valid=0 hash=33d04d328b74615dcec24934670df4c7
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce5317c8c1eb1277242f3e5bdef49daa
Time=165000 in=0 txt=3132333435363738 valid=0 hash=4639c0ab2ef04a745aa5ef75346192d1
Time=175000 in=0 txt=3132333435363738 valid=0 hash=9ba6b5d2c5bc38d2c7ab27726ad843eb
Time=185000 in=0 txt=3132333435363738 valid=0 hash=d21d66ec3f26f4195e7715d0d7dd7be8
Time=195000 in=0 txt=3132333435363738 valid=0 hash=3f229ee9ba3e4588d7e1d1176ea96a46
Time=205000 in=0 txt=3132333435363738 valid=0 hash=d5ee8d47a806385f52f92286e814258d
Time=215000 in=0 txt=3132333435363738 valid=0 hash=4f59488ea02c509140c1155d632b76fc
Time=225000 in=0 txt=3132333435363738 valid=0 hash=ca7099fd835701b338e72d8f50f369d3
Time=235000 in=0 txt=3132333435363738 valid=0 hash=b8388cd46296440b1c11deb149198205
Time=245000 in=0 txt=3132333435363738 valid=0 hash=b05ea5063cd0930bfb5121092c443327
Time=255000 in=0 txt=3132333435363738 valid=0 hash=938956281ff0102ad58b70090b83757f
Time=265000 in=0 txt=3132333435363738 valid=0 hash=72c89880051bae1cb8aaed28e5bdc47f
Time=275000 in=0 txt=3132333435363738 valid=0 hash=4d02e780cd86f95e9dd68b1ac8dd419e
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3022649f72f080a26641d65cae08df90
Time=295000 in=0 txt=3132333435363738 valid=0 hash=154e029165ffb46d0bab5da076742ad2
Time=305000 in=0 txt=3132333435363738 valid=0 hash=ddb94dd3a6a148c6feba916b1bddb216
Time=315000 in=0 txt=3132333435363738 valid=0 hash=8322d51767fc7d9f3f5c25c40eece5e1
Time=325000 in=0 txt=3132333435363738 valid=0 hash=763208e2b3d6f67000b75a9d4f8e7a3a
Time=335000 in=0 txt=3132333435363738 valid=0 hash=b6d39d3bd255c52c4c91d36e10e9af13
Time=345000 in=0 txt=3132333435363738 valid=0 hash=782ed214894106d06b10a22a5cc427e4
Time=355000 in=0 txt=3132333435363738 valid=0 hash=c4094ae5cdf05abc21fbe3ce7b42f6a0
Time=365000 in=0 txt=3132333435363738 valid=0 hash=e28819a1fb3aabee66ab37ba322e3844
Time=375000 in=0 txt=3132333435363738 valid=0 hash=99735b459077e7dd93f588ec76dd8c30
Time=385000 in=0 txt=3132333435363738 valid=0 hash=de22af3138091bc92932c4dba427dd62
Time=395000 in=0 txt=3132333435363738 valid=0 hash=0b6d0063d817ab05d0c3f8c739651951
Time=405000 in=0 txt=3132333435363738 valid=0 hash=a0aa3c52e8e5908b70d28803e0f64d3d
Time=415000 in=0 txt=3132333435363738 valid=0 hash=483b703e4c64b6ce81a06d898104dc79
Time=425000 in=0 txt=3132333435363738 valid=0 hash=e849ff7adedc8202e51f93cc91d2c1ff
Time=435000 in=0 txt=3132333435363738 valid=0 hash=f917e5003a06a3f877975f00f551e842
Time=445000 in=0 txt=3132333435363738 valid=0 hash=5c970b431b908255d2c180f687c9b376
Time=455000 in=0 txt=3132333435363738 valid=0 hash=ef0ed6775f9d1268b44b5f53e2f3d56c
Time=465000 in=0 txt=3132333435363738 valid=0 hash=4a38f86dba502e3bf857ef66c47db3c9
Time=475000 in=0 txt=3132333435363738 valid=0 hash=2bc2d6ca09cec410530b0b39088a43dc
Time=485000 in=0 txt=3132333435363738 valid=0 hash=6fcf66ddc509558ea289a10e633d5faf
Time=495000 in=0 txt=3132333435363738 valid=0 hash=ca8282b09b9634e45dc4328cb2bbf584
Time=505000 in=0 txt=3132333435363738 valid=0 hash=1a011885c848bfe8345111e26df68702
Time=515000 in=0 txt=3132333435363738 valid=0 hash=d53baa03ea2325b261039ce644836658
Time=525000 in=0 txt=3132333435363738 valid=0 hash=abc8895920d52e8082de02b07135f15c
Time=535000 in=0 txt=3132333435363738 valid=0 hash=d87b145ddadbcad2b9900b7e93105726
Time=545000 in=0 txt=3132333435363738 valid=0 hash=fa557a27e89ba5357396a7d0c9c25ff4
Time=555000 in=0 txt=3132333435363738 valid=0 hash=310782f5d50fcc798156823383c8fc46
Time=565000 in=0 txt=3132333435363738 valid=0 hash=eb0e1f478d5e09476dcaa9779188d6a9
Time=575000 in=0 txt=3132333435363738 valid=0 hash=f8cdf9aa3ff994e42618e6457dfcfded
Time=585000 in=0 txt=3132333435363738 valid=0 hash=e54220eefd38f0e0d8b471e2364b3abb
Time=595000 in=0 txt=3132333435363738 valid=0 hash=9d905dbc97d4bb2895f3cddee8e6c658
Time=605000 in=0 txt=3132333435363738 valid=0 hash=502be959b31da84e308f9826a6262254
Time=615000 in=0 txt=3132333435363738 valid=0 hash=0d6b45559ef2f90e4bd8854c40c1ec9c
Time=625000 in=0 txt=3132333435363738 valid=0 hash=a8070f9d6a64538a37add60c5c0ad9c2
Time=635000 in=0 txt=3132333435363738 valid=0 hash=c34ffcc30975d2d0031f308847e02a82
Time=645000 in=0 txt=3132333435363738 valid=1 hash=af254d835fd2b562a230afce135184fe
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777b088ad1988888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475e3025f0449438a1798badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec82e261f7bbd3c025975de8d
Time=45000 in=0 txt=3132333435363738 valid=0 hash=c0bb018eae0e7e7960e9031d8bef9078
Time=55000 in=0 txt=3132333435363738 valid=0 hash=f334b3794c68542946c95b77711b5793
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d8607a9427652fcfe523312756fbafed
Time=75000 in=0 txt=3132333435363738 valid=0 hash=be40d2eec0aea4dec0200ccdf555859d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=5c9aa89e1e5879dc596981dcd0526143
Time=95000 in=0 txt=3132333435363738 valid=0 hash=3797844417e91a2bb71356da699bd652
Time=105000 in=0 txt=3132333435363738 valid=0 hash=d0e0f953cc03f67ab0a3f729c745ab50
Time=115000 in=0 txt=3132333435363738 valid=0 hash=2e8ace51239df8bd64bed378c0d64b9f
Time=125000 in=0 txt=3132333435363738 valid=0 hash=281b6ea0be20c353bc58d5bb74f127ee
Time=135000 in=0 txt=3132333435363738 valid=0 hash=dc364aef36076c3656dba051cc8b2a31
Time=145000 in=0 txt=3132333435363738 valid=0 hash=33d04d328b74615dcec24934670df4c7
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce5317c8c1eb1277242f3e5bdef49daa
Time=165000 in=0 txt=3132333435363738 valid=0 hash=4639c0ab2ef04a745aa5ef75346192d1
Time=175000 in=0 txt=3132333435363738 valid=0 hash=9ba6b5d2c5bc38d2c7ab27726ad843eb
Time=185000 in=0 txt=3132333435363738 valid=0 hash=d21d66ec3f26f4195e7715d0d7dd7be8
Time=195000 in=0 txt=3132333435363738 valid=0 hash=3f229ee9ba3e4588d7e1d1176ea96a46
Time=205000 in=0 txt=3132333435363738 valid=0 hash=d5ee8d47a806385f52f92286e814258d
Time=215000 in=0 txt=3132333435363738 valid=0 hash=4f59488ea02c509140c1155d632b76fc
Time=225000 in=0 txt=3132333435363738 valid=0 hash=ca7099fd835701b338e72d8f50f369d3
Time=235000 in=0 txt=3132333435363738 valid=0 hash=b8388cd46296440b1c11deb149198205
Time=245000 in=0 txt=3132333435363738 valid=0 hash=b05ea5063cd0930bfb5121092c443327
Time=255000 in=0 txt=3132333435363738 valid=0 hash=938956281ff0102ad58b70090b83757f
Time=265000 in=0 txt=3132333435363738 valid=0 hash=72c89880051bae1cb8aaed28e5bdc47f
Time=275000 in=0 txt=3132333435363738 valid=0 hash=4d02e780cd86f95e9dd68b1ac8dd419e
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3022649f72f080a26641d65cae08df90
Time=295000 in=0 txt=3132333435363738 valid=0 hash=154e029165ffb46d0bab5da076742ad2
Time=305000 in=0 txt=3132333435363738 valid=0 hash=ddb94dd3a6a148c6feba916b1bddb216
Time=315000 in=0 txt=3132333435363738 valid=0 hash=8322d51767fc7d9f3f5c25c40eece5e1
Time=325000 in=0 txt=3132333435363738 valid=0 hash=763208e2b3d6f67000b75a9d4f8e7a3a
Time=335000 in=0 txt=3132333435363738 valid=0 hash=b6d39d3bd255c52c4c91d36e10e9af13
Time=345000 in=0 txt=3132333435363738 valid=0 hash=782ed214894106d06b10a22a5cc427e4
Time=355000 in=0 txt=3132333435363738 valid=0 hash=c4094ae5cdf05abc21fbe3ce7b42f6a0
Time=365000 in=0 txt=3132333435363738 valid=0 hash=e28819a1fb3aabee66ab37ba322e3844
Time=375000 in=0 txt=3132333435363738 valid=0 hash=99735b459077e7dd93f588ec76dd8c30
Time=385000 in=0 txt=3132333435363738 valid=0 hash=de22af3138091bc92932c4dba427dd62
Time=395000 in=0 txt=3132333435363738 valid=0 hash=0b6d0063d817ab05d0c3f8c739651951
Time=405000 in=0 txt=3132333435363738 valid=0 hash=a0aa3c52e8e5908b70d28803e0f64d3d
Time=415000 in=0 txt=3132333435363738 valid=0 hash=483b703e4c64b6ce81a06d898104dc79
Time=425000 in=0 txt=3132333435363738 valid=0 hash=e849ff7adedc8202e51f93cc91d2c1ff
Time=435000 in=0 txt=3132333435363738 valid=0 hash=f917e5003a06a3f877975f00f551e842
Time=445000 in=0 txt=3132333435363738 valid=0 hash=5c970b431b908255d2c180f687c9b376
Time=455000 in=0 txt=3132333435363738 valid=0 hash=ef0ed6775f9d1268b44b5f53e2f3d56c
Time=465000 in=0 txt=3132333435363738 valid=0 hash=4a38f86dba502e3bf857ef66c47db3c9
Time=475000 in=0 txt=3132333435363738 valid=0 hash=2bc2d6ca09cec410530b0b39088a43dc
Time=485000 in=0 txt=3132333435363738 valid=0 hash=6fcf66ddc509558ea289a10e633d5faf
Time=495000 in=0 txt=3132333435363738 valid=0 hash=ca8282b09b9634e45dc4328cb2bbf584
Time=505000 in=0 txt=3132333435363738 valid=0 hash=1a011885c848bfe8345111e26df68702
Time=515000 in=0 txt=3132333435363738 valid=0 hash=d53baa03ea2325b261039ce644836658
Time=525000 in=0 txt=3132333435363738 valid=0 hash=abc8895920d52e8082de02b07135f15c
Time=535000 in=0 txt=3132333435363738 valid=0 hash=d87b145ddadbcad2b9900b7e93105726
Time=545000 in=0 txt=3132333435363738 valid=0 hash=fa557a27e89ba5357396a7d0c9c25ff4
Time=555000 in=0 txt=3132333435363738 valid=0 hash=310782f5d50fcc798156823383c8fc46
Time=565000 in=0 txt=3132333435363738 valid=0 hash=eb0e1f478d5e09476dcaa9779188d6a9
Time=575000 in=0 txt=3132333435363738 valid=0 hash=f8cdf9aa3ff994e42618e6457dfcfded
Time=585000 in=0 txt=3132333435363738 valid=0 hash=e54220eefd38f0e0d8b471e2364b3abb
Time=595000 in=0 txt=3132333435363738 valid=0 hash=9d905dbc97d4bb2895f3cddee8e6c658
Time=605000 in=0 txt=3132333435363738 valid=0 hash=502be959b31da84e308f9826a6262254
Time=615000 in=0 txt=3132333435363738 valid=0 hash=0d6b45559ef2f90e4bd8854c40c1ec9c
Time=625000 in=0 txt=3132333435363738 valid=0 hash=a8070f9d6a64538a37add60c5c0ad9c2
Time=635000 in=0 txt=3132333435363738 valid=0 hash=c34ffcc30975d2d0031f308847e02a82
Time=645000 in=0 txt=3132333435363738 valid=1 hash=af254d835fd2b562a230afce135184fe
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777b088ad1988888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475e3025f0449438a1798badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec82e261f7bbd3c025975de8d
Time=45000 in=0 txt=3132333435363738 valid=0 hash=c0bb018eae0e7e7960e9031d8bef9078
Time=55000 in=0 txt=3132333435363738 valid=0 hash=f334b3794c68542946c95b77711b5793
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d8607a9427652fcfe523312756fbafed
Time=75000 in=0 txt=3132333435363738 valid=0 hash=be40d2eec0aea4dec0200ccdf555859d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=5c9aa89e1e5879dc596981dcd0526143
Time=95000 in=0 txt=3132333435363738 valid=0 hash=3797844417e91a2bb71356da699bd652
Time=105000 in=0 txt=3132333435363738 valid=0 hash=d0e0f953cc03f67ab0a3f729c745ab50
Time=115000 in=0 txt=3132333435363738 valid=0 hash=2e8ace51239df8bd64bed378c0d64b9f
Time=125000 in=0 txt=3132333435363738 valid=0 hash=281b6ea0be20c353bc58d5bb74f127ee
Time=135000 in=0 txt=3132333435363738 valid=0 hash=dc364aef36076c3656dba051cc8b2a31
Time=145000 in=0 txt=3132333435363738 valid=0 hash=33d04d328b74615dcec24934670df4c7
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce5317c8c1eb1277242f3e5bdef49daa
Time=165000 in=0 txt=3132333435363738 valid=0 hash=4639c0ab2ef04a745aa5ef75346192d1
Time=175000 in=0 txt=3132333435363738 valid=0 hash=9ba6b5d2c5bc38d2c7ab27726ad843eb
Time=185000 in=0 txt=3132333435363738 valid=0 hash=d21d66ec3f26f4195e7715d0d7dd7be8
Time=195000 in=0 txt=3132333435363738 valid=0 hash=3f229ee9ba3e4588d7e1d1176ea96a46
Time=205000 in=0 txt=3132333435363738 valid=0 hash=d5ee8d47a806385f52f92286e814258d
Time=215000 in=0 txt=3132333435363738 valid=0 hash=4f59488ea02c509140c1155d632b76fc
Time=225000 in=0 txt=3132333435363738 valid=0 hash=ca7099fd835701b338e72d8f50f369d3
Time=235000 in=0 txt=3132333435363738 valid=0 hash=b8388cd46296440b1c11deb149198205
Time=245000 in=0 txt=3132333435363738 valid=0 hash=b05ea5063cd0930bfb5121092c443327
Time=255000 in=0 txt=3132333435363738 valid=0 hash=938956281ff0102ad58b70090b83757f
Time=265000 in=0 txt=3132333435363738 valid=0 hash=72c89880051bae1cb8aaed28e5bdc47f
Time=275000 in=0 txt=3132333435363738 valid=0 hash=4d02e780cd86f95e9dd68b1ac8dd419e
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3022649f72f080a26641d65cae08df90
Time=295000 in=0 txt=3132333435363738 valid=0 hash=154e029165ffb46d0bab5da076742ad2
Time=305000 in=0 txt=3132333435363738 valid=0 hash=ddb94dd3a6a148c6feba916b1bddb216
Time=315000 in=0 txt=3132333435363738 valid=0 hash=8322d51767fc7d9f3f5c25c40eece5e1
Time=325000 in=0 txt=3132333435363738 valid=0 hash=763208e2b3d6f67000b75a9d4f8e7a3a
Time=335000 in=0 txt=3132333435363738 valid=0 hash=b6d39d3bd255c52c4c91d36e10e9af13
Time=345000 in=0 txt=3132333435363738 valid=0 hash=782ed214894106d06b10a22a5cc427e4
Time=355000 in=0 txt=3132333435363738 valid=0 hash=c4094ae5cdf05abc21fbe3ce7b42f6a0
Time=365000 in=0 txt=3132333435363738 valid=0 hash=e28819a1fb3aabee66ab37ba322e3844
Time=375000 in=0 txt=3132333435363738 valid=0 hash=99735b459077e7dd93f588ec76dd8c30
Time=385000 in=0 txt=3132333435363738 valid=0 hash=de22af3138091bc92932c4dba427dd62
Time=395000 in=0 txt=3132333435363738 valid=0 hash=0b6d0063d817ab05d0c3f8c739651951
Time=405000 in=0 txt=3132333435363738 valid=0 hash=a0aa3c52e8e5908b70d28803e0f64d3d
Time=415000 in=0 txt=3132333435363738 valid=0 hash=483b703e4c64b6ce81a06d898104dc79
Time=425000 in=0 txt=3132333435363738 valid=0 hash=e849ff7adedc8202e51f93cc91d2c1ff
Time=435000 in=0 txt=3132333435363738 valid=0 hash=f917e5003a06a3f877975f00f551e842
Time=445000 in=0 txt=3132333435363738 valid=0 hash=5c970b431b908255d2c180f687c9b376
Time=455000 in=0 txt=3132333435363738 valid=0 hash=ef0ed6775f9d1268b44b5f53e2f3d56c
Time=465000 in=0 txt=3132333435363738 valid=0 hash=4a38f86dba502e3bf857ef66c47db3c9
Time=475000 in=0 txt=3132333435363738 valid=0 hash=2bc2d6ca09cec410530b0b39088a43dc
Time=485000 in=0 txt=3132333435363738 valid=0 hash=6fcf66ddc509558ea289a10e633d5faf
Time=495000 in=0 txt=3132333435363738 valid=0 hash=ca8282b09b9634e45dc4328cb2bbf584
Time=505000 in=0 txt=3132333435363738 valid=0 hash=1a011885c848bfe8345111e26df68702
Time=515000 in=0 txt=3132333435363738 valid=0 hash=d53baa03ea2325b261039ce644836658
Time=525000 in=0 txt=3132333435363738 valid=0 hash=abc8895920d52e8082de02b07135f15c
Time=535000 in=0 txt=3132333435363738 valid=0 hash=d87b145ddadbcad2b9900b7e93105726
Time=545000 in=0 txt=3132333435363738 valid=0 hash=fa557a27e89ba5357396a7d0c9c25ff4
Time=555000 in=0 txt=3132333435363738 valid=0 hash=310782f5d50fcc798156823383c8fc46
Time=565000 in=0 txt=3132333435363738 valid=0 hash=eb0e1f478d5e09476dcaa9779188d6a9
Time=575000 in=0 txt=3132333435363738 valid=0 hash=f8cdf9aa3ff994e42618e6457dfcfded
Time=585000 in=0 txt=3132333435363738 valid=0 hash=e54220eefd38f0e0d8b471e2364b3abb
Time=595000 in=0 txt=3132333435363738 valid=0 hash=9d905dbc97d4bb2895f3cddee8e6c658
Time=605000 in=0 txt=3132333435363738 valid=0 hash=502be959b31da84e308f9826a6262254
Time=615000 in=0 txt=3132333435363738 valid=0 hash=0d6b45559ef2f90e4bd8854c40c1ec9c
Time=625000 in=0 txt=3132333435363738 valid=0 hash=a8070f9d6a64538a37add60c5c0ad9c2
Time=635000 in=0 txt=3132333435363738 valid=0 hash=c34ffcc30975d2d0031f308847e02a82
Time=645000 in=0 txt=3132333435363738 valid=1 hash=af254d835fd2b562a230afce135184fe
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777b088ad1988888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475e3025f0449438a1798badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec82e261f7bbd3c025975de8d
Time=45000 in=0 txt=3132333435363738 valid=0 hash=c0bb018eae0e7e7960e9031d8bef9078
Time=55000 in=0 txt=3132333435363738 valid=0 hash=f334b3794c68542946c95b77711b5793
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d8607a9427652fcfe523312756fbafed
Time=75000 in=0 txt=3132333435363738 valid=0 hash=be40d2eec0aea4dec0200ccdf555859d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=5c9aa89e1e5879dc596981dcd0526143
Time=95000 in=0 txt=3132333435363738 valid=0 hash=3797844417e91a2bb71356da699bd652
Time=105000 in=0 txt=3132333435363738 valid=0 hash=d0e0f953cc03f67ab0a3f729c745ab50
Time=115000 in=0 txt=3132333435363738 valid=0 hash=2e8ace51239df8bd64bed378c0d64b9f
Time=125000 in=0 txt=3132333435363738 valid=0 hash=281b6ea0be20c353bc58d5bb74f127ee
Time=135000 in=0 txt=3132333435363738 valid=0 hash=dc364aef36076c3656dba051cc8b2a31
Time=145000 in=0 txt=3132333435363738 valid=0 hash=33d04d328b74615dcec24934670df4c7
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce5317c8c1eb1277242f3e5bdef49daa
Time=165000 in=0 txt=3132333435363738 valid=0 hash=4639c0ab2ef04a745aa5ef75346192d1
Time=175000 in=0 txt=3132333435363738 valid=0 hash=9ba6b5d2c5bc38d2c7ab27726ad843eb
Time=185000 in=0 txt=3132333435363738 valid=0 hash=d21d66ec3f26f4195e7715d0d7dd7be8
Time=195000 in=0 txt=3132333435363738 valid=0 hash=3f229ee9ba3e4588d7e1d1176ea96a46
Time=205000 in=0 txt=3132333435363738 valid=0 hash=d5ee8d47a806385f52f92286e814258d
Time=215000 in=0 txt=3132333435363738 valid=0 hash=4f59488ea02c509140c1155d632b76fc
Time=225000 in=0 txt=3132333435363738 valid=0 hash=ca7099fd835701b338e72d8f50f369d3
Time=235000 in=0 txt=3132333435363738 valid=0 hash=b8388cd46296440b1c11deb149198205
Time=245000 in=0 txt=3132333435363738 valid=0 hash=b05ea5063cd0930bfb5121092c443327
Time=255000 in=0 txt=3132333435363738 valid=0 hash=938956281ff0102ad58b70090b83757f
Time=265000 in=0 txt=3132333435363738 valid=0 hash=72c89880051bae1cb8aaed28e5bdc47f
Time=275000 in=0 txt=3132333435363738 valid=0 hash=4d02e780cd86f95e9dd68b1ac8dd419e
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3022649f72f080a26641d65cae08df90
Time=295000 in=0 txt=3132333435363738 valid=0 hash=154e029165ffb46d0bab5da076742ad2
Time=305000 in=0 txt=3132333435363738 valid=0 hash=ddb94dd3a6a148c6feba916b1bddb216
Time=315000 in=0 txt=3132333435363738 valid=0 hash=8322d51767fc7d9f3f5c25c40eece5e1
Time=325000 in=0 txt=3132333435363738 valid=0 hash=763208e2b3d6f67000b75a9d4f8e7a3a
Time=335000 in=0 txt=3132333435363738 valid=0 hash=b6d39d3bd255c52c4c91d36e10e9af13
Time=345000 in=0 txt=3132333435363738 valid=0 hash=782ed214894106d06b10a22a5cc427e4
Time=355000 in=0 txt=3132333435363738 valid=0 hash=c4094ae5cdf05abc21fbe3ce7b42f6a0
Time=365000 in=0 txt=3132333435363738 valid=0 hash=e28819a1fb3aabee66ab37ba322e3844
Time=375000 in=0 txt=3132333435363738 valid=0 hash=99735b459077e7dd93f588ec76dd8c30
Time=385000 in=0 txt=3132333435363738 valid=0 hash=de22af3138091bc92932c4dba427dd62
Time=395000 in=0 txt=3132333435363738 valid=0 hash=0b6d0063d817ab05d0c3f8c739651951
Time=405000 in=0 txt=3132333435363738 valid=0 hash=a0aa3c52e8e5908b70d28803e0f64d3d
Time=415000 in=0 txt=3132333435363738 valid=0 hash=483b703e4c64b6ce81a06d898104dc79
Time=425000 in=0 txt=3132333435363738 valid=0 hash=e849ff7adedc8202e51f93cc91d2c1ff
Time=435000 in=0 txt=3132333435363738 valid=0 hash=f917e5003a06a3f877975f00f551e842
Time=445000 in=0 txt=3132333435363738 valid=0 hash=5c970b431b908255d2c180f687c9b376
Time=455000 in=0 txt=3132333435363738 valid=0 hash=ef0ed6775f9d1268b44b5f53e2f3d56c
Time=465000 in=0 txt=3132333435363738 valid=0 hash=4a38f86dba502e3bf857ef66c47db3c9
Time=475000 in=0 txt=3132333435363738 valid=0 hash=2bc2d6ca09cec410530b0b39088a43dc
Time=485000 in=0 txt=3132333435363738 valid=0 hash=6fcf66ddc509558ea289a10e633d5faf
Time=495000 in=0 txt=3132333435363738 valid=0 hash=ca8282b09b9634e45dc4328cb2bbf584
Time=505000 in=0 txt=3132333435363738 valid=0 hash=1a011885c848bfe8345111e26df68702
Time=515000 in=0 txt=3132333435363738 valid=0 hash=d53baa03ea2325b261039ce644836658
Time=525000 in=0 txt=3132333435363738 valid=0 hash=abc8895920d52e8082de02b07135f15c
Time=535000 in=0 txt=3132333435363738 valid=0 hash=d87b145ddadbcad2b9900b7e93105726
Time=545000 in=0 txt=3132333435363738 valid=0 hash=fa557a27e89ba5357396a7d0c9c25ff4
Time=555000 in=0 txt=3132333435363738 valid=0 hash=310782f5d50fcc798156823383c8fc46
Time=565000 in=0 txt=3132333435363738 valid=0 hash=eb0e1f478d5e09476dcaa9779188d6a9
Time=575000 in=0 txt=3132333435363738 valid=0 hash=f8cdf9aa3ff994e42618e6457dfcfded
Time=585000 in=0 txt=3132333435363738 valid=0 hash=e54220eefd38f0e0d8b471e2364b3abb
Time=595000 in=0 txt=3132333435363738 valid=0 hash=9d905dbc97d4bb2895f3cddee8e6c658
Time=605000 in=0 txt=3132333435363738 valid=0 hash=502be959b31da84e308f9826a6262254
Time=615000 in=0 txt=3132333435363738 valid=0 hash=0d6b45559ef2f90e4bd8854c40c1ec9c
Time=625000 in=0 txt=3132333435363738 valid=0 hash=a8070f9d6a64538a37add60c5c0ad9c2
Time=635000 in=0 txt=3132333435363738 valid=0 hash=c34ffcc30975d2d0031f308847e02a82
Time=645000 in=0 txt=3132333435363738 valid=1 hash=af254d835fd2b562a230afce135184fe
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.746 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777b088ad1988888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475e3025f0449438a1798badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec82e261f7bbd3c025975de8d
Time=45000 in=0 txt=3132333435363738 valid=0 hash=c0bb018eae0e7e7960e9031d8bef9078
Time=55000 in=0 txt=3132333435363738 valid=0 hash=f334b3794c68542946c95b77711b5793
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d8607a9427652fcfe523312756fbafed
Time=75000 in=0 txt=3132333435363738 valid=0 hash=be40d2eec0aea4dec0200ccdf555859d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=5c9aa89e1e5879dc596981dcd0526143
Time=95000 in=0 txt=3132333435363738 valid=0 hash=3797844417e91a2bb71356da699bd652
Time=105000 in=0 txt=3132333435363738 valid=0 hash=d0e0f953cc03f67ab0a3f729c745ab50
Time=115000 in=0 txt=3132333435363738 valid=0 hash=2e8ace51239df8bd64bed378c0d64b9f
Time=125000 in=0 txt=3132333435363738 valid=0 hash=281b6ea0be20c353bc58d5bb74f127ee
Time=135000 in=0 txt=3132333435363738 valid=0 hash=dc364aef36076c3656dba051cc8b2a31
Time=145000 in=0 txt=3132333435363738 valid=0 hash=33d04d328b74615dcec24934670df4c7
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce5317c8c1eb1277242f3e5bdef49daa
Time=165000 in=0 txt=3132333435363738 valid=0 hash=4639c0ab2ef04a745aa5ef75346192d1
Time=175000 in=0 txt=3132333435363738 valid=0 hash=9ba6b5d2c5bc38d2c7ab27726ad843eb
Time=185000 in=0 txt=3132333435363738 valid=0 hash=d21d66ec3f26f4195e7715d0d7dd7be8
Time=195000 in=0 txt=3132333435363738 valid=0 hash=3f229ee9ba3e4588d7e1d1176ea96a46
Time=205000 in=0 txt=3132333435363738 valid=0 hash=d5ee8d47a806385f52f92286e814258d
Time=215000 in=0 txt=3132333435363738 valid=0 hash=4f59488ea02c509140c1155d632b76fc
Time=225000 in=0 txt=3132333435363738 valid=0 hash=ca7099fd835701b338e72d8f50f369d3
Time=235000 in=0 txt=3132333435363738 valid=0 hash=b8388cd46296440b1c11deb149198205
Time=245000 in=0 txt=3132333435363738 valid=0 hash=b05ea5063cd0930bfb5121092c443327
Time=255000 in=0 txt=3132333435363738 valid=0 hash=938956281ff0102ad58b70090b83757f
Time=265000 in=0 txt=3132333435363738 valid=0 hash=72c89880051bae1cb8aaed28e5bdc47f
Time=275000 in=0 txt=3132333435363738 valid=0 hash=4d02e780cd86f95e9dd68b1ac8dd419e
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3022649f72f080a26641d65cae08df90
Time=295000 in=0 txt=3132333435363738 valid=0 hash=154e029165ffb46d0bab5da076742ad2
Time=305000 in=0 txt=3132333435363738 valid=0 hash=ddb94dd3a6a148c6feba916b1bddb216
Time=315000 in=0 txt=3132333435363738 valid=0 hash=8322d51767fc7d9f3f5c25c40eece5e1
Time=325000 in=0 txt=3132333435363738 valid=0 hash=763208e2b3d6f67000b75a9d4f8e7a3a
Time=335000 in=0 txt=3132333435363738 valid=0 hash=b6d39d3bd255c52c4c91d36e10e9af13
Time=345000 in=0 txt=3132333435363738 valid=0 hash=782ed214894106d06b10a22a5cc427e4
Time=355000 in=0 txt=3132333435363738 valid=0 hash=c4094ae5cdf05abc21fbe3ce7b42f6a0
Time=365000 in=0 txt=3132333435363738 valid=0 hash=e28819a1fb3aabee66ab37ba322e3844
Time=375000 in=0 txt=3132333435363738 valid=0 hash=99735b459077e7dd93f588ec76dd8c30
Time=385000 in=0 txt=3132333435363738 valid=0 hash=de22af3138091bc92932c4dba427dd62
Time=395000 in=0 txt=3132333435363738 valid=0 hash=0b6d0063d817ab05d0c3f8c739651951
Time=405000 in=0 txt=3132333435363738 valid=0 hash=a0aa3c52e8e5908b70d28803e0f64d3d
Time=415000 in=0 txt=3132333435363738 valid=0 hash=483b703e4c64b6ce81a06d898104dc79
Time=425000 in=0 txt=3132333435363738 valid=0 hash=e849ff7adedc8202e51f93cc91d2c1ff
Time=435000 in=0 txt=3132333435363738 valid=0 hash=f917e5003a06a3f877975f00f551e842
Time=445000 in=0 txt=3132333435363738 valid=0 hash=5c970b431b908255d2c180f687c9b376
Time=455000 in=0 txt=3132333435363738 valid=0 hash=ef0ed6775f9d1268b44b5f53e2f3d56c
Time=465000 in=0 txt=3132333435363738 valid=0 hash=4a38f86dba502e3bf857ef66c47db3c9
Time=475000 in=0 txt=3132333435363738 valid=0 hash=2bc2d6ca09cec410530b0b39088a43dc
Time=485000 in=0 txt=3132333435363738 valid=0 hash=6fcf66ddc509558ea289a10e633d5faf
Time=495000 in=0 txt=3132333435363738 valid=0 hash=ca8282b09b9634e45dc4328cb2bbf584
Time=505000 in=0 txt=3132333435363738 valid=0 hash=1a011885c848bfe8345111e26df68702
Time=515000 in=0 txt=3132333435363738 valid=0 hash=d53baa03ea2325b261039ce644836658
Time=525000 in=0 txt=3132333435363738 valid=0 hash=abc8895920d52e8082de02b07135f15c
Time=535000 in=0 txt=3132333435363738 valid=0 hash=d87b145ddadbcad2b9900b7e93105726
Time=545000 in=0 txt=3132333435363738 valid=0 hash=fa557a27e89ba5357396a7d0c9c25ff4
Time=555000 in=0 txt=3132333435363738 valid=0 hash=310782f5d50fcc798156823383c8fc46
Time=565000 in=0 txt=3132333435363738 valid=0 hash=eb0e1f478d5e09476dcaa9779188d6a9
Time=575000 in=0 txt=3132333435363738 valid=0 hash=f8cdf9aa3ff994e42618e6457dfcfded
Time=585000 in=0 txt=3132333435363738 valid=0 hash=e54220eefd38f0e0d8b471e2364b3abb
Time=595000 in=0 txt=3132333435363738 valid=0 hash=9d905dbc97d4bb2895f3cddee8e6c658
Time=605000 in=0 txt=3132333435363738 valid=0 hash=502be959b31da84e308f9826a6262254
Time=615000 in=0 txt=3132333435363738 valid=0 hash=0d6b45559ef2f90e4bd8854c40c1ec9c
Time=625000 in=0 txt=3132333435363738 valid=0 hash=a8070f9d6a64538a37add60c5c0ad9c2
Time=635000 in=0 txt=3132333435363738 valid=0 hash=c34ffcc30975d2d0031f308847e02a82
Time=645000 in=0 txt=3132333435363738 valid=1 hash=af254d835fd2b562a230afce135184fe
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=777777772e072c9688888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752e50ab6ec6c2099498badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffecc5e8317c70b886cd6f45e0a
Time=45000 in=0 txt=3132333435363738 valid=0 hash=3e39810bab60cbf465196015d73ddce2
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3e82ffe389e6b7b9441ba8f2754bb48b
Time=65000 in=0 txt=3132333435363738 valid=0 hash=dc90d78c028b95db22a194b7544dfd68
Time=75000 in=0 txt=3132333435363738 valid=0 hash=bb9320694c62bf869b4672d932d3e92d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=9a190c2ea7689c9be51d9c84ab78c74f
Time=95000 in=0 txt=3132333435363738 valid=0 hash=12bdea50d8365a0840237999f54ff0fa
Time=105000 in=0 txt=3132333435363738 valid=0 hash=5c9513fb20399d4570f137065055ce0f
Time=115000 in=0 txt=3132333435363738 valid=0 hash=b79af110ad4f9a3ab8f47a4381238b7c
Time=125000 in=0 txt=3132333435363738 valid=0 hash=e868ae7dbe6ce22c460a7738c926ceb9
Time=135000 in=0 txt=3132333435363738 valid=0 hash=306bf1ba8a13f0905727bf2a563ccbae
Time=145000 in=0 txt=3132333435363738 valid=0 hash=bd81eeaf7077139f22cecd8e675a13a0
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce9f36a165c8444b0931f09d33012204
Time=165000 in=0 txt=3132333435363738 valid=0 hash=9a46450502ebe316fe83214919644513
Time=175000 in=0 txt=3132333435363738 valid=0 hash=80a9681425df37129ba6c0140eb575bf
Time=185000 in=0 txt=3132333435363738 valid=0 hash=75fa98c077bd08acbe9a1410abd9148a
Time=195000 in=0 txt=3132333435363738 valid=0 hash=131e378b20c9ae261077e5aacecc6886
Time=205000 in=0 txt=3132333435363738 valid=0 hash=36118b877c08e531b9848b2420aa3a20
Time=215000 in=0 txt=3132333435363738 valid=0 hash=87ef5d211f3b54ba14c3c22fc9b6df9a
Time=225000 in=0 txt=3132333435363738 valid=0 hash=30fc029b6ca7b0d1b7f631b824f616a5
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8c3b39a67443a79e05628dcfc828862e
Time=245000 in=0 txt=3132333435363738 valid=0 hash=2f6da92f1308c5850cfe849c1594e245
Time=255000 in=0 txt=3132333435363738 valid=0 hash=7cda05462f4d6b46abc3a2831d30d912
Time=265000 in=0 txt=3132333435363738 valid=0 hash=8475fc131bb5b260c8084844bbf5f6f9
Time=275000 in=0 txt=3132333435363738 valid=0 hash=233b19fa72739ba6b4708f5ed83a9cba
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3f7fbfbb2c1f09ad0b2e78a4c4a2e3d4
Time=295000 in=0 txt=3132333435363738 valid=0 hash=2be806d5029a1944c4d9e6ab1b60cd1a
Time=305000 in=0 txt=3132333435363738 valid=0 hash=82a5f01bff095bac9b54f642d50c3b21
Time=315000 in=0 txt=3132333435363738 valid=0 hash=3c515e2207648d3e97c438aaab874ab8
Time=325000 in=0 txt=3132333435363738 valid=0 hash=12cc6db9d876b21fa01f6a3ca7f68d20
Time=335000 in=0 txt=3132333435363738 valid=0 hash=0f3bb0216342d64f71318f1db051beb2
Time=345000 in=0 txt=3132333435363738 valid=0 hash=1796e1b32160613afbfdb34d8163e393
Time=355000 in=0 txt=3132333435363738 valid=0 hash=e8a90694fc6c47e1ba1b3e380c3007c3
Time=365000 in=0 txt=3132333435363738 valid=0 hash=73752ac48c57975a952724dfca4d92ae
Time=375000 in=0 txt=3132333435363738 valid=0 hash=3192b5af182974e725127458a5597955
Time=385000 in=0 txt=3132333435363738 valid=0 hash=0c9e9c56127291bdb0e451e53544c8ce
Time=395000 in=0 txt=3132333435363738 valid=0 hash=9c89ebcfcce57ecdab2d6ebbc116a65b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=285bc95ca165b67965a05bcbbb5fc331
Time=415000 in=0 txt=3132333435363738 valid=0 hash=22a4e632087819f93a20937775d2b041
Time=425000 in=0 txt=3132333435363738 valid=0 hash=dd17d34259147e78a132f6f74a52e7ed
Time=435000 in=0 txt=3132333435363738 valid=0 hash=b1980aeef7995567f1cf5b76b1654b6d
Time=445000 in=0 txt=3132333435363738 valid=0 hash=18aa6e6e76df35e8905432650201afec
Time=455000 in=0 txt=3132333435363738 valid=0 hash=6946d2ed1a6d73180f9a12e6a08686db
Time=465000 in=0 txt=3132333435363738 valid=0 hash=07cba9dcf649c416b32850161fcc675c
Time=475000 in=0 txt=3132333435363738 valid=0 hash=87118a5db39cda528f04a114c35aa48c
Time=485000 in=0 txt=3132333435363738 valid=0 hash=2a9fc78ddd346a674c57b7509f36f58a
Time=495000 in=0 txt=3132333435363738 valid=0 hash=067c188b7a5aeed275ef47655c8a0bc6
Time=505000 in=0 txt=3132333435363738 valid=0 hash=c3cf2ec71abbbf921315cbd086219bdb
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ed66bedc95cefa6cb3769c9023482046
Time=525000 in=0 txt=3132333435363738 valid=0 hash=8a8d43477e6272212e89d76ac3a8f106
Time=535000 in=0 txt=3132333435363738 valid=0 hash=2aee14072a7eceb7171d4f1f3ebc2be0
Time=545000 in=0 txt=3132333435363738 valid=0 hash=a6014ee14bb87d1cc339abb5274fa395
Time=555000 in=0 txt=3132333435363738 valid=0 hash=8e94c696fe1a36b3e4735a1ad36c002b
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3ab1232cfb8ab54e96d513b1f4a5ae90
Time=575000 in=0 txt=3132333435363738 valid=0 hash=5bead191502370439445924ca7076827
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0e4c8b28f913da39e8de4d41a477e6c2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=0bbd09c3c9db6e1491ceb737f910a1b7
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6055c4b867d6d3f862964b12a2010bad
Time=615000 in=0 txt=3132333435363738 valid=0 hash=09462eaecef9a5320091b0f672c89f88
Time=625000 in=0 txt=3132333435363738 valid=0 hash=da0dc289e9f08bcf67b4823010c4056c
Time=635000 in=0 txt=3132333435363738 valid=0 hash=7809286dd0053f2582ab68cd77e6d6a6
Time=645000 in=0 txt=3132333435363738 valid=1 hash=df2bf9a70e07a82d68c01c2392ddbd43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=777777772e072c9688888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752e50ab6ec6c2099498badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffecc5e8317c70b886cd6f45e0a
Time=45000 in=0 txt=3132333435363738 valid=0 hash=3e39810bab60cbf465196015d73ddce2
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3e82ffe389e6b7b9441ba8f2754bb48b
Time=65000 in=0 txt=3132333435363738 valid=0 hash=dc90d78c028b95db22a194b7544dfd68
Time=75000 in=0 txt=3132333435363738 valid=0 hash=bb9320694c62bf869b4672d932d3e92d
Time=85000 in=0 txt=3132333435363738 valid=0 hash=9a190c2ea7689c9be51d9c84ab78c74f
Time=95000 in=0 txt=3132333435363738 valid=0 hash=12bdea50d8365a0840237999f54ff0fa
Time=105000 in=0 txt=3132333435363738 valid=0 hash=5c9513fb20399d4570f137065055ce0f
Time=115000 in=0 txt=3132333435363738 valid=0 hash=b79af110ad4f9a3ab8f47a4381238b7c
Time=125000 in=0 txt=3132333435363738 valid=0 hash=e868ae7dbe6ce22c460a7738c926ceb9
Time=135000 in=0 txt=3132333435363738 valid=0 hash=306bf1ba8a13f0905727bf2a563ccbae
Time=145000 in=0 txt=3132333435363738 valid=0 hash=bd81eeaf7077139f22cecd8e675a13a0
Time=155000 in=0 txt=3132333435363738 valid=0 hash=ce9f36a165c8444b0931f09d33012204
Time=165000 in=0 txt=3132333435363738 valid=0 hash=9a46450502ebe316fe83214919644513
Time=175000 in=0 txt=3132333435363738 valid=0 hash=80a9681425df37129ba6c0140eb575bf
Time=185000 in=0 txt=3132333435363738 valid=0 hash=75fa98c077bd08acbe9a1410abd9148a
Time=195000 in=0 txt=3132333435363738 valid=0 hash=131e378b20c9ae261077e5aacecc6886
Time=205000 in=0 txt=3132333435363738 valid=0 hash=36118b877c08e531b9848b2420aa3a20
Time=215000 in=0 txt=3132333435363738 valid=0 hash=87ef5d211f3b54ba14c3c22fc9b6df9a
Time=225000 in=0 txt=3132333435363738 valid=0 hash=30fc029b6ca7b0d1b7f631b824f616a5
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8c3b39a67443a79e05628dcfc828862e
Time=245000 in=0 txt=3132333435363738 valid=0 hash=2f6da92f1308c5850cfe849c1594e245
Time=255000 in=0 txt=3132333435363738 valid=0 hash=7cda05462f4d6b46abc3a2831d30d912
Time=265000 in=0 txt=3132333435363738 valid=0 hash=8475fc131bb5b260c8084844bbf5f6f9
Time=275000 in=0 txt=3132333435363738 valid=0 hash=233b19fa72739ba6b4708f5ed83a9cba
Time=285000 in=0 txt=3132333435363738 valid=0 hash=3f7fbfbb2c1f09ad0b2e78a4c4a2e3d4
Time=295000 in=0 txt=3132333435363738 valid=0 hash=2be806d5029a1944c4d9e6ab1b60cd1a
Time=305000 in=0 txt=3132333435363738 valid=0 hash=82a5f01bff095bac9b54f642d50c3b21
Time=315000 in=0 txt=3132333435363738 valid=0 hash=3c515e2207648d3e97c438aaab874ab8
Time=325000 in=0 txt=3132333435363738 valid=0 hash=12cc6db9d876b21fa01f6a3ca7f68d20
Time=335000 in=0 txt=3132333435363738 valid=0 hash=0f3bb0216342d64f71318f1db051beb2
Time=345000 in=0 txt=3132333435363738 valid=0 hash=1796e1b32160613afbfdb34d8163e393
Time=355000 in=0 txt=3132333435363738 valid=0 hash=e8a90694fc6c47e1ba1b3e380c3007c3
Time=365000 in=0 txt=3132333435363738 valid=0 hash=73752ac48c57975a952724dfca4d92ae
Time=375000 in=0 txt=3132333435363738 valid=0 hash=3192b5af182974e725127458a5597955
Time=385000 in=0 txt=3132333435363738 valid=0 hash=0c9e9c56127291bdb0e451e53544c8ce
Time=395000 in=0 txt=3132333435363738 valid=0 hash=9c89ebcfcce57ecdab2d6ebbc116a65b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=285bc95ca165b67965a05bcbbb5fc331
Time=415000 in=0 txt=3132333435363738 valid=0 hash=22a4e632087819f93a20937775d2b041
Time=425000 in=0 txt=3132333435363738 valid=0 hash=dd17d34259147e78a132f6f74a52e7ed
Time=435000 in=0 txt=3132333435363738 valid=0 hash=b1980aeef7995567f1cf5b76b1654b6d
Time=445000 in=0 txt=3132333435363738 valid=0 hash=18aa6e6e76df35e8905432650201afec
Time=455000 in=0 txt=3132333435363738 valid=0 hash=6946d2ed1a6d73180f9a12e6a08686db
Time=465000 in=0 txt=3132333435363738 valid=0 hash=07cba9dcf649c416b32850161fcc675c
Time=475000 in=0 txt=3132333435363738 valid=0 hash=87118a5db39cda528f04a114c35aa48c
Time=485000 in=0 txt=3132333435363738 valid=0 hash=2a9fc78ddd346a674c57b7509f36f58a
Time=495000 in=0 txt=3132333435363738 valid=0 hash=067c188b7a5aeed275ef47655c8a0bc6
Time=505000 in=0 txt=3132333435363738 valid=0 hash=c3cf2ec71abbbf921315cbd086219bdb
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ed66bedc95cefa6cb3769c9023482046
Time=525000 in=0 txt=3132333435363738 valid=0 hash=8a8d43477e6272212e89d76ac3a8f106
Time=535000 in=0 txt=3132333435363738 valid=0 hash=2aee14072a7eceb7171d4f1f3ebc2be0
Time=545000 in=0 txt=3132333435363738 valid=0 hash=a6014ee14bb87d1cc339abb5274fa395
Time=555000 in=0 txt=3132333435363738 valid=0 hash=8e94c696fe1a36b3e4735a1ad36c002b
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3ab1232cfb8ab54e96d513b1f4a5ae90
Time=575000 in=0 txt=3132333435363738 valid=0 hash=5bead191502370439445924ca7076827
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0e4c8b28f913da39e8de4d41a477e6c2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=0bbd09c3c9db6e1491ceb737f910a1b7
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6055c4b867d6d3f862964b12a2010bad
Time=615000 in=0 txt=3132333435363738 valid=0 hash=09462eaecef9a5320091b0f672c89f88
Time=625000 in=0 txt=3132333435363738 valid=0 hash=da0dc289e9f08bcf67b4823010c4056c
Time=635000 in=0 txt=3132333435363738 valid=0 hash=7809286dd0053f2582ab68cd77e6d6a6
Time=645000 in=0 txt=3132333435363738 valid=1 hash=df2bf9a70e07a82d68c01c2392ddbd43
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec47bdd9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8cde1483b45d36ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d151e8394e576cf60b26d690f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d4ae3210ed7b8be9b73e71e38701b528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=ee46d82994c2a6e4863668e7c770c659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=2eb5e95ac2c115722d7d83e29668bd5d
Time=95000 in=0 txt=3132333435363738 valid=0 hash=fdade05e8c624dc85b7bf2703dafd858
Time=105000 in=0 txt=3132333435363738 valid=0 hash=a4f4fb598799aec0251d2ac66bae46e6
Time=115000 in=0 txt=3132333435363738 valid=0 hash=d2f369e7ccd5fa1720548bbe354f7f3c
Time=125000 in=0 txt=3132333435363738 valid=0 hash=9c94a23db932899b6590d7153086e034
Time=135000 in=0 txt=3132333435363738 valid=0 hash=97cc0335dde9936551ed669975c32b8b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=dd084e8cc482a30d76a47063621fbb0f
Time=155000 in=0 txt=3132333435363738 valid=0 hash=c964de10dbfde3cb5d3d800b86d6c4d9
Time=165000 in=0 txt=3132333435363738 valid=0 hash=ee1be7da66d04ff174b8c0c96d6fd481
Time=175000 in=0 txt=3132333435363738 valid=0 hash=d4b4f782d178ef13ff8b2cef84eb153f
Time=185000 in=0 txt=3132333435363738 valid=0 hash=ec3038403fffa2986a33cc110fbd8165
Time=195000 in=0 txt=3132333435363738 valid=0 hash=7702a466c20b403ed8ba7f967a662087
Time=205000 in=0 txt=3132333435363738 valid=0 hash=e1ab43887ea1ca965ac61d3ce8ecd40c
Time=215000 in=0 txt=3132333435363738 valid=0 hash=5031f70de820092b175ca7946af871b2
Time=225000 in=0 txt=3132333435363738 valid=0 hash=d23d94b3236bb11a80dae629278efc0a
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8ed41f0b6d848e0fbc268e18910d3a9f
Time=245000 in=0 txt=3132333435363738 valid=0 hash=f8525da0f99d5346063f6b0dcc58e28e
Time=255000 in=0 txt=3132333435363738 valid=0 hash=339e058ff4d34ed7925830441671bf83
Time=265000 in=0 txt=3132333435363738 valid=0 hash=7db6e284171bfc018d8e2bd5a28a84ba
Time=275000 in=0 txt=3132333435363738 valid=0 hash=09cfa7bb23ec55b1afd6d8ff9dc0804b
Time=285000 in=0 txt=3132333435363738 valid=0 hash=0505a34caeaa4c14bca732afc0092d75
Time=295000 in=0 txt=3132333435363738 valid=0 hash=274e5076afc36b8d47652912ccd98725
Time=305000 in=0 txt=3132333435363738 valid=0 hash=341eaa269cfdb548487e488b57977d88
Time=315000 in=0 txt=3132333435363738 valid=0 hash=bedca08973a93e6035b8924658b09d01
Time=325000 in=0 txt=3132333435363738 valid=0 hash=bff5c00212c508b00c641b5e45eae6bc
Time=335000 in=0 txt=3132333435363738 valid=0 hash=ad3009bd0bb70deaab7fe5ae1c966fd4
Time=345000 in=0 txt=3132333435363738 valid=0 hash=83db92d578de8453a471eae8bbb23a24
Time=355000 in=0 txt=3132333435363738 valid=0 hash=22f75d25894349d311996151b4a43f5e
Time=365000 in=0 txt=3132333435363738 valid=0 hash=1be9625f313968af21fe26d121cbb5c7
Time=375000 in=0 txt=3132333435363738 valid=0 hash=8910d8c8e30cb616c9f445ad32307b47
Time=385000 in=0 txt=3132333435363738 valid=0 hash=99759e48d3c271777bc79314da269a23
Time=395000 in=0 txt=3132333435363738 valid=0 hash=416bbd24be331a886c7d4e758bf9e78a
Time=405000 in=0 txt=3132333435363738 valid=0 hash=f33f0a8bda2ca9b656edf7867cafa2eb
Time=415000 in=0 txt=3132333435363738 valid=0 hash=e3f4c5ecb0dcd1a172e786b467204bfc
Time=425000 in=0 txt=3132333435363738 valid=0 hash=ce656efda047fb424997ae9f8319db2a
Time=435000 in=0 txt=3132333435363738 valid=0 hash=ea5efe2beaae06653902d84059ca0315
Time=445000 in=0 txt=3132333435363738 valid=0 hash=c10f2616035e30e08368e36349352cb6
Time=455000 in=0 txt=3132333435363738 valid=0 hash=b07a4fb7002e6d319c190dde939b37d9
Time=465000 in=0 txt=3132333435363738 valid=0 hash=fae05ada640325a498e94a2fac4b6254
Time=475000 in=0 txt=3132333435363738 valid=0 hash=13908555fe8ccfd4fcbe02a2a91b9ea5
Time=485000 in=0 txt=3132333435363738 valid=0 hash=1060c1a61247eedb9747acd20cf05718
Time=495000 in=0 txt=3132333435363738 valid=0 hash=74357a19bde4af2cab02cbd9a77a0148
Time=505000 in=0 txt=3132333435363738 valid=0 hash=0ebf24497f8cfa0a569f8c2abb35204f
Time=515000 in=0 txt=3132333435363738 valid=0 hash=227a43503d788b2e1847d70866d1e0a0
Time=525000 in=0 txt=3132333435363738 valid=0 hash=ce1703a1916daea8d633682c287a2b7e
Time=535000 in=0 txt=3132333435363738 valid=0 hash=8fbf4e7faa72ef162a288ba6e665bca2
Time=545000 in=0 txt=3132333435363738 valid=0 hash=4daadfa3190c04ea432dcc143a5ae01c
Time=555000 in=0 txt=3132333435363738 valid=0 hash=a1a0031d9953757bb1c6e1e85360208a
Time=565000 in=0 txt=3132333435363738 valid=0 hash=baa5438b524e2900320e5279c1f9365e
Time=575000 in=0 txt=3132333435363738 valid=0 hash=293e595fa51b5b75eb0905fe4240a6ef
Time=585000 in=0 txt=3132333435363738 valid=0 hash=a985c9f02c1046b93dd63873fb3b5a74
Time=595000 in=0 txt=3132333435363738 valid=0 hash=62807d757b5d8e3dc4cb23b74e088ce9
Time=605000 in=0 txt=3132333435363738 valid=0 hash=b54dafea08b8e77e14186b3bd4fd782d
Time=615000 in=0 txt=3132333435363738 valid=0 hash=3c429b2ea3c71e7ea173c47c244abfb1
Time=625000 in=0 txt=3132333435363738 valid=0 hash=8b8fe2b295e4236a3c81fb7cb1a618f2
Time=635000 in=0 txt=3132333435363738 valid=0 hash=18eb3bf3de1fda422e9f00684cb44ff2
Time=645000 in=0 txt=3132333435363738 valid=1 hash=b3f972f302fe8a3e76dab7403ed154de
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec47bdd9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8cde1483b45d36ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d151e8394e576cf60b26d690f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d4ae3210ed7b8be9b73e71e38701b528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=ee46d82994c2a6e4863668e7c770c659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=2eb5e95ac2c115722d7d83e29668bd5d
Time=95000 in=0 txt=3132333435363738 valid=0 hash=fdade05e8c624dc85b7bf2703dafd858
Time=105000 in=0 txt=3132333435363738 valid=0 hash=a4f4fb598799aec0251d2ac66bae46e6
Time=115000 in=0 txt=3132333435363738 valid=0 hash=d2f369e7ccd5fa1720548bbe354f7f3c
Time=125000 in=0 txt=3132333435363738 valid=0 hash=9c94a23db932899b6590d7153086e034
Time=135000 in=0 txt=3132333435363738 valid=0 hash=97cc0335dde9936551ed669975c32b8b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=dd084e8cc482a30d76a47063621fbb0f
Time=155000 in=0 txt=3132333435363738 valid=0 hash=c964de10dbfde3cb5d3d800b86d6c4d9
Time=165000 in=0 txt=3132333435363738 valid=0 hash=ee1be7da66d04ff174b8c0c96d6fd481
Time=175000 in=0 txt=3132333435363738 valid=0 hash=d4b4f782d178ef13ff8b2cef84eb153f
Time=185000 in=0 txt=3132333435363738 valid=0 hash=ec3038403fffa2986a33cc110fbd8165
Time=195000 in=0 txt=3132333435363738 valid=0 hash=7702a466c20b403ed8ba7f967a662087
Time=205000 in=0 txt=3132333435363738 valid=0 hash=e1ab43887ea1ca965ac61d3ce8ecd40c
Time=215000 in=0 txt=3132333435363738 valid=0 hash=5031f70de820092b175ca7946af871b2
Time=225000 in=0 txt=3132333435363738 valid=0 hash=d23d94b3236bb11a80dae629278efc0a
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8ed41f0b6d848e0fbc268e18910d3a9f
Time=245000 in=0 txt=3132333435363738 valid=0 hash=f8525da0f99d5346063f6b0dcc58e28e
Time=255000 in=0 txt=3132333435363738 valid=0 hash=339e058ff4d34ed7925830441671bf83
Time=265000 in=0 txt=3132333435363738 valid=0 hash=7db6e284171bfc018d8e2bd5a28a84ba
Time=275000 in=0 txt=3132333435363738 valid=0 hash=09cfa7bb23ec55b1afd6d8ff9dc0804b
Time=285000 in=0 txt=3132333435363738 valid=0 hash=0505a34caeaa4c14bca732afc0092d75
Time=295000 in=0 txt=3132333435363738 valid=0 hash=274e5076afc36b8d47652912ccd98725
Time=305000 in=0 txt=3132333435363738 valid=0 hash=341eaa269cfdb548487e488b57977d88
Time=315000 in=0 txt=3132333435363738 valid=0 hash=bedca08973a93e6035b8924658b09d01
Time=325000 in=0 txt=3132333435363738 valid=0 hash=bff5c00212c508b00c641b5e45eae6bc
Time=335000 in=0 txt=3132333435363738 valid=0 hash=ad3009bd0bb70deaab7fe5ae1c966fd4
Time=345000 in=0 txt=3132333435363738 valid=0 hash=83db92d578de8453a471eae8bbb23a24
Time=355000 in=0 txt=3132333435363738 valid=0 hash=22f75d25894349d311996151b4a43f5e
Time=365000 in=0 txt=3132333435363738 valid=0 hash=1be9625f313968af21fe26d121cbb5c7
Time=375000 in=0 txt=3132333435363738 valid=0 hash=8910d8c8e30cb616c9f445ad32307b47
Time=385000 in=0 txt=3132333435363738 valid=0 hash=99759e48d3c271777bc79314da269a23
Time=395000 in=0 txt=3132333435363738 valid=0 hash=416bbd24be331a886c7d4e758bf9e78a
Time=405000 in=0 txt=3132333435363738 valid=0 hash=f33f0a8bda2ca9b656edf7867cafa2eb
Time=415000 in=0 txt=3132333435363738 valid=0 hash=e3f4c5ecb0dcd1a172e786b467204bfc
Time=425000 in=0 txt=3132333435363738 valid=0 hash=ce656efda047fb424997ae9f8319db2a
Time=435000 in=0 txt=3132333435363738 valid=0 hash=ea5efe2beaae06653902d84059ca0315
Time=445000 in=0 txt=3132333435363738 valid=0 hash=c10f2616035e30e08368e36349352cb6
Time=455000 in=0 txt=3132333435363738 valid=0 hash=b07a4fb7002e6d319c190dde939b37d9
Time=465000 in=0 txt=3132333435363738 valid=0 hash=fae05ada640325a498e94a2fac4b6254
Time=475000 in=0 txt=3132333435363738 valid=0 hash=13908555fe8ccfd4fcbe02a2a91b9ea5
Time=485000 in=0 txt=3132333435363738 valid=0 hash=1060c1a61247eedb9747acd20cf05718
Time=495000 in=0 txt=3132333435363738 valid=0 hash=74357a19bde4af2cab02cbd9a77a0148
Time=505000 in=0 txt=3132333435363738 valid=0 hash=0ebf24497f8cfa0a569f8c2abb35204f
Time=515000 in=0 txt=3132333435363738 valid=0 hash=227a43503d788b2e1847d70866d1e0a0
Time=525000 in=0 txt=3132333435363738 valid=0 hash=ce1703a1916daea8d633682c287a2b7e
Time=535000 in=0 txt=3132333435363738 valid=0 hash=8fbf4e7faa72ef162a288ba6e665bca2
Time=545000 in=0 txt=3132333435363738 valid=0 hash=4daadfa3190c04ea432dcc143a5ae01c
Time=555000 in=0 txt=3132333435363738 valid=0 hash=a1a0031d9953757bb1c6e1e85360208a
Time=565000 in=0 txt=3132333435363738 valid=0 hash=baa5438b524e2900320e5279c1f9365e
Time=575000 in=0 txt=3132333435363738 valid=0 hash=293e595fa51b5b75eb0905fe4240a6ef
Time=585000 in=0 txt=3132333435363738 valid=0 hash=a985c9f02c1046b93dd63873fb3b5a74
Time=595000 in=0 txt=3132333435363738 valid=0 hash=62807d757b5d8e3dc4cb23b74e088ce9
Time=605000 in=0 txt=3132333435363738 valid=0 hash=b54dafea08b8e77e14186b3bd4fd782d
Time=615000 in=0 txt=3132333435363738 valid=0 hash=3c429b2ea3c71e7ea173c47c244abfb1
Time=625000 in=0 txt=3132333435363738 valid=0 hash=8b8fe2b295e4236a3c81fb7cb1a618f2
Time=635000 in=0 txt=3132333435363738 valid=0 hash=18eb3bf3de1fda422e9f00684cb44ff2
Time=645000 in=0 txt=3132333435363738 valid=1 hash=b3f972f302fe8a3e76dab7403ed154de
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2662.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2662.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
WARNING: [VRFC 10-2938] 'tmp1' is already implicitly declared on line 41 [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777xxxxxxxx88888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475xxxxxxxxxxxxxxxx98badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffexxxxxxxxxxxxxxxxxxxxxxxx
Time=45000 in=0 txt=3132333435363738 valid=0 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time=645000 in=0 txt=3132333435363738 valid=1 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777xxxxxxxx88888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=10325475xxxxxxxxxxxxxxxx98badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffexxxxxxxxxxxxxxxxxxxxxxxx
Time=45000 in=0 txt=3132333435363738 valid=0 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time=645000 in=0 txt=3132333435363738 valid=1 hash=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db958d90014dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=2949920342588193f193dd12ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff067baa1df4db135e9101c63188
Time=205000 in=0 txt=3132333435363738 valid=0 hash=690b54894bf00d281464faf2eb45b307
Time=215000 in=0 txt=3132333435363738 valid=0 hash=528ad608e55621eae4aaea2624974f68
Time=225000 in=0 txt=3132333435363738 valid=0 hash=8bdc72699d1d5cbf7e10fee8f4dd3e9c
Time=235000 in=0 txt=3132333435363738 valid=0 hash=5c22619d4ebbad3d35d839bd8e43535e
Time=245000 in=0 txt=3132333435363738 valid=0 hash=f588765fc46d15d6e7768a3b460a8e33
Time=255000 in=0 txt=3132333435363738 valid=0 hash=ad4fb134ce79eba65d27f2d4f7a8deb1
Time=265000 in=0 txt=3132333435363738 valid=0 hash=5eee01b29356f2f96734c8a46d5a474a
Time=275000 in=0 txt=3132333435363738 valid=0 hash=d49f6a4b3e0f45d22c11cff777671d1a
Time=285000 in=0 txt=3132333435363738 valid=0 hash=deac401bdb046702d6ca22d03c44246d
Time=295000 in=0 txt=3132333435363738 valid=0 hash=a389476e3d596df573bf4400e6fc7746
Time=305000 in=0 txt=3132333435363738 valid=0 hash=4e419a474270fe1cd6144af383f19876
Time=315000 in=0 txt=3132333435363738 valid=0 hash=eb36bb77c184f65edb2bdb1ae6469f69
Time=325000 in=0 txt=3132333435363738 valid=0 hash=4d8bc26a2dacc97d5a3fd35ceb5e2f90
Time=335000 in=0 txt=3132333435363738 valid=0 hash=52a35291561b7510c667a67b6a7227d2
Time=345000 in=0 txt=3132333435363738 valid=0 hash=d1b74ad3fb95c72beed6520ed699faf1
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3ddf1df2a525dafc9450a429ff08a684
Time=365000 in=0 txt=3132333435363738 valid=0 hash=664dc9854455b78d3de0b7faa482f89f
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0bc81ba08d95bdefdd10948b4e130c70
Time=385000 in=0 txt=3132333435363738 valid=0 hash=b5582f717b6773fa26509aeded42e901
Time=395000 in=0 txt=3132333435363738 valid=0 hash=54880c028d833e31142250f83682ef63
Time=405000 in=0 txt=3132333435363738 valid=0 hash=9dc8126468d3cd74263e1b2f2454a56e
Time=415000 in=0 txt=3132333435363738 valid=0 hash=8b99c86f8965c14d018eaa7236706fa5
Time=425000 in=0 txt=3132333435363738 valid=0 hash=9db592a63e42eb3a22209e4b11c0fee8
Time=435000 in=0 txt=3132333435363738 valid=0 hash=790621e99059fc6fd6fdc8383252f2c1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=999815c2e8148ba82914d96de7301cae
Time=455000 in=0 txt=3132333435363738 valid=0 hash=4e753faf1c0ec1d280cf68a639472de3
Time=465000 in=0 txt=3132333435363738 valid=0 hash=a08c50e4dc80d673b4c99ed09101bd1c
Time=475000 in=0 txt=3132333435363738 valid=0 hash=f846e01d9edbdd21753bb371c4fbf346
Time=485000 in=0 txt=3132333435363738 valid=0 hash=2c411647aba0ff523796ba1f856e07e7
Time=495000 in=0 txt=3132333435363738 valid=0 hash=ecb32ae89c06840b445bdc5047c90e95
Time=505000 in=0 txt=3132333435363738 valid=0 hash=af0e319662ce15c934c16109548e30c6
Time=515000 in=0 txt=3132333435363738 valid=0 hash=bbd353c78e765ed1fb88f2c744f3b57f
Time=525000 in=0 txt=3132333435363738 valid=0 hash=ac38d88061f70d6027313bcf0bbb473d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=73006a3eba2817fdfab1ea5e37639045
Time=545000 in=0 txt=3132333435363738 valid=0 hash=9ea8b3467543e3c352e2f4fb0ae43ed4
Time=555000 in=0 txt=3132333435363738 valid=0 hash=722961d585e1a0e00dfec0c163154971
Time=565000 in=0 txt=3132333435363738 valid=0 hash=ca5a6c72fe8f20ce1e9c7dde1e311537
Time=575000 in=0 txt=3132333435363738 valid=0 hash=8576383831a4e60a9749fdcc2eced254
Time=585000 in=0 txt=3132333435363738 valid=0 hash=9613f555a0e44cb9ca5fc308a77c5242
Time=595000 in=0 txt=3132333435363738 valid=0 hash=0ec17543a4f90bd6399f29b7da92177e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=41d73a7faf03b6563db3e8d449d17e2d
Time=615000 in=0 txt=3132333435363738 valid=0 hash=b116a12e3bd3081647be93544de63d4a
Time=625000 in=0 txt=3132333435363738 valid=0 hash=b52b604b1b34dde9d48de51457f0e7ca
Time=635000 in=0 txt=3132333435363738 valid=0 hash=bf360acb9a4f5ea6b3efbae7e4c0398a
Time=645000 in=0 txt=3132333435363738 valid=0 hash=4c055c8b87d2fb0b330a3ba4c4220f5d
Time=655000 in=0 txt=3132333435363738 valid=0 hash=2b67325eb361aee2208dd809433c901a
Time=665000 in=0 txt=3132333435363738 valid=0 hash=aa81b31be5508b0c4c1c8be030c02c7f
Time=675000 in=0 txt=3132333435363738 valid=0 hash=98054f802eafc96a7e0b680a5c4ee056
Time=685000 in=0 txt=3132333435363738 valid=1 hash=c3940357c167bb4ac76aa6688e3dbc80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db958d90014dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=2949920342588193f193dd12ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff067baa1df4db135e9101c63188
Time=205000 in=0 txt=3132333435363738 valid=0 hash=690b54894bf00d281464faf2eb45b307
Time=215000 in=0 txt=3132333435363738 valid=0 hash=528ad608e55621eae4aaea2624974f68
Time=225000 in=0 txt=3132333435363738 valid=0 hash=8bdc72699d1d5cbf7e10fee8f4dd3e9c
Time=235000 in=0 txt=3132333435363738 valid=0 hash=5c22619d4ebbad3d35d839bd8e43535e
Time=245000 in=0 txt=3132333435363738 valid=0 hash=f588765fc46d15d6e7768a3b460a8e33
Time=255000 in=0 txt=3132333435363738 valid=0 hash=ad4fb134ce79eba65d27f2d4f7a8deb1
Time=265000 in=0 txt=3132333435363738 valid=0 hash=5eee01b29356f2f96734c8a46d5a474a
Time=275000 in=0 txt=3132333435363738 valid=0 hash=d49f6a4b3e0f45d22c11cff777671d1a
Time=285000 in=0 txt=3132333435363738 valid=0 hash=deac401bdb046702d6ca22d03c44246d
Time=295000 in=0 txt=3132333435363738 valid=0 hash=a389476e3d596df573bf4400e6fc7746
Time=305000 in=0 txt=3132333435363738 valid=0 hash=4e419a474270fe1cd6144af383f19876
Time=315000 in=0 txt=3132333435363738 valid=0 hash=eb36bb77c184f65edb2bdb1ae6469f69
Time=325000 in=0 txt=3132333435363738 valid=0 hash=4d8bc26a2dacc97d5a3fd35ceb5e2f90
Time=335000 in=0 txt=3132333435363738 valid=0 hash=52a35291561b7510c667a67b6a7227d2
Time=345000 in=0 txt=3132333435363738 valid=0 hash=d1b74ad3fb95c72beed6520ed699faf1
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3ddf1df2a525dafc9450a429ff08a684
Time=365000 in=0 txt=3132333435363738 valid=0 hash=664dc9854455b78d3de0b7faa482f89f
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0bc81ba08d95bdefdd10948b4e130c70
Time=385000 in=0 txt=3132333435363738 valid=0 hash=b5582f717b6773fa26509aeded42e901
Time=395000 in=0 txt=3132333435363738 valid=0 hash=54880c028d833e31142250f83682ef63
Time=405000 in=0 txt=3132333435363738 valid=0 hash=9dc8126468d3cd74263e1b2f2454a56e
Time=415000 in=0 txt=3132333435363738 valid=0 hash=8b99c86f8965c14d018eaa7236706fa5
Time=425000 in=0 txt=3132333435363738 valid=0 hash=9db592a63e42eb3a22209e4b11c0fee8
Time=435000 in=0 txt=3132333435363738 valid=0 hash=790621e99059fc6fd6fdc8383252f2c1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=999815c2e8148ba82914d96de7301cae
Time=455000 in=0 txt=3132333435363738 valid=0 hash=4e753faf1c0ec1d280cf68a639472de3
Time=465000 in=0 txt=3132333435363738 valid=0 hash=a08c50e4dc80d673b4c99ed09101bd1c
Time=475000 in=0 txt=3132333435363738 valid=0 hash=f846e01d9edbdd21753bb371c4fbf346
Time=485000 in=0 txt=3132333435363738 valid=0 hash=2c411647aba0ff523796ba1f856e07e7
Time=495000 in=0 txt=3132333435363738 valid=0 hash=ecb32ae89c06840b445bdc5047c90e95
Time=505000 in=0 txt=3132333435363738 valid=0 hash=af0e319662ce15c934c16109548e30c6
Time=515000 in=0 txt=3132333435363738 valid=0 hash=bbd353c78e765ed1fb88f2c744f3b57f
Time=525000 in=0 txt=3132333435363738 valid=0 hash=ac38d88061f70d6027313bcf0bbb473d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=73006a3eba2817fdfab1ea5e37639045
Time=545000 in=0 txt=3132333435363738 valid=0 hash=9ea8b3467543e3c352e2f4fb0ae43ed4
Time=555000 in=0 txt=3132333435363738 valid=0 hash=722961d585e1a0e00dfec0c163154971
Time=565000 in=0 txt=3132333435363738 valid=0 hash=ca5a6c72fe8f20ce1e9c7dde1e311537
Time=575000 in=0 txt=3132333435363738 valid=0 hash=8576383831a4e60a9749fdcc2eced254
Time=585000 in=0 txt=3132333435363738 valid=0 hash=9613f555a0e44cb9ca5fc308a77c5242
Time=595000 in=0 txt=3132333435363738 valid=0 hash=0ec17543a4f90bd6399f29b7da92177e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=41d73a7faf03b6563db3e8d449d17e2d
Time=615000 in=0 txt=3132333435363738 valid=0 hash=b116a12e3bd3081647be93544de63d4a
Time=625000 in=0 txt=3132333435363738 valid=0 hash=b52b604b1b34dde9d48de51457f0e7ca
Time=635000 in=0 txt=3132333435363738 valid=0 hash=bf360acb9a4f5ea6b3efbae7e4c0398a
Time=645000 in=0 txt=3132333435363738 valid=0 hash=4c055c8b87d2fb0b330a3ba4c4220f5d
Time=655000 in=0 txt=3132333435363738 valid=0 hash=2b67325eb361aee2208dd809433c901a
Time=665000 in=0 txt=3132333435363738 valid=0 hash=aa81b31be5508b0c4c1c8be030c02c7f
Time=675000 in=0 txt=3132333435363738 valid=0 hash=98054f802eafc96a7e0b680a5c4ee056
Time=685000 in=0 txt=3132333435363738 valid=1 hash=c3940357c167bb4ac76aa6688e3dbc80
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db958d90014dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=2949920342588193f193dd12ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff067baa1df4db135e9101c63188
Time=205000 in=0 txt=3132333435363738 valid=0 hash=690b54894bf00d281464faf2eb45b307
Time=215000 in=0 txt=3132333435363738 valid=0 hash=528ad608e55621eae4aaea2624974f68
Time=225000 in=0 txt=3132333435363738 valid=0 hash=8bdc72699d1d5cbf7e10fee8f4dd3e9c
Time=235000 in=0 txt=3132333435363738 valid=0 hash=5c22619d4ebbad3d35d839bd8e43535e
Time=245000 in=0 txt=3132333435363738 valid=0 hash=f588765fc46d15d6e7768a3b460a8e33
Time=255000 in=0 txt=3132333435363738 valid=0 hash=ad4fb134ce79eba65d27f2d4f7a8deb1
Time=265000 in=0 txt=3132333435363738 valid=0 hash=5eee01b29356f2f96734c8a46d5a474a
Time=275000 in=0 txt=3132333435363738 valid=0 hash=d49f6a4b3e0f45d22c11cff777671d1a
Time=285000 in=0 txt=3132333435363738 valid=0 hash=deac401bdb046702d6ca22d03c44246d
Time=295000 in=0 txt=3132333435363738 valid=0 hash=a389476e3d596df573bf4400e6fc7746
Time=305000 in=0 txt=3132333435363738 valid=0 hash=4e419a474270fe1cd6144af383f19876
Time=315000 in=0 txt=3132333435363738 valid=0 hash=eb36bb77c184f65edb2bdb1ae6469f69
Time=325000 in=0 txt=3132333435363738 valid=0 hash=4d8bc26a2dacc97d5a3fd35ceb5e2f90
Time=335000 in=0 txt=3132333435363738 valid=0 hash=52a35291561b7510c667a67b6a7227d2
Time=345000 in=0 txt=3132333435363738 valid=0 hash=d1b74ad3fb95c72beed6520ed699faf1
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3ddf1df2a525dafc9450a429ff08a684
Time=365000 in=0 txt=3132333435363738 valid=0 hash=664dc9854455b78d3de0b7faa482f89f
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0bc81ba08d95bdefdd10948b4e130c70
Time=385000 in=0 txt=3132333435363738 valid=0 hash=b5582f717b6773fa26509aeded42e901
Time=395000 in=0 txt=3132333435363738 valid=0 hash=54880c028d833e31142250f83682ef63
Time=405000 in=0 txt=3132333435363738 valid=0 hash=9dc8126468d3cd74263e1b2f2454a56e
Time=415000 in=0 txt=3132333435363738 valid=0 hash=8b99c86f8965c14d018eaa7236706fa5
Time=425000 in=0 txt=3132333435363738 valid=0 hash=9db592a63e42eb3a22209e4b11c0fee8
Time=435000 in=0 txt=3132333435363738 valid=0 hash=790621e99059fc6fd6fdc8383252f2c1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=999815c2e8148ba82914d96de7301cae
Time=455000 in=0 txt=3132333435363738 valid=0 hash=4e753faf1c0ec1d280cf68a639472de3
Time=465000 in=0 txt=3132333435363738 valid=0 hash=a08c50e4dc80d673b4c99ed09101bd1c
Time=475000 in=0 txt=3132333435363738 valid=0 hash=f846e01d9edbdd21753bb371c4fbf346
Time=485000 in=0 txt=3132333435363738 valid=0 hash=2c411647aba0ff523796ba1f856e07e7
Time=495000 in=0 txt=3132333435363738 valid=0 hash=ecb32ae89c06840b445bdc5047c90e95
Time=505000 in=0 txt=3132333435363738 valid=0 hash=af0e319662ce15c934c16109548e30c6
Time=515000 in=0 txt=3132333435363738 valid=0 hash=bbd353c78e765ed1fb88f2c744f3b57f
Time=525000 in=0 txt=3132333435363738 valid=0 hash=ac38d88061f70d6027313bcf0bbb473d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=73006a3eba2817fdfab1ea5e37639045
Time=545000 in=0 txt=3132333435363738 valid=0 hash=9ea8b3467543e3c352e2f4fb0ae43ed4
Time=555000 in=0 txt=3132333435363738 valid=0 hash=722961d585e1a0e00dfec0c163154971
Time=565000 in=0 txt=3132333435363738 valid=0 hash=ca5a6c72fe8f20ce1e9c7dde1e311537
Time=575000 in=0 txt=3132333435363738 valid=0 hash=8576383831a4e60a9749fdcc2eced254
Time=585000 in=0 txt=3132333435363738 valid=0 hash=9613f555a0e44cb9ca5fc308a77c5242
Time=595000 in=0 txt=3132333435363738 valid=0 hash=0ec17543a4f90bd6399f29b7da92177e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=41d73a7faf03b6563db3e8d449d17e2d
Time=615000 in=0 txt=3132333435363738 valid=0 hash=b116a12e3bd3081647be93544de63d4a
Time=625000 in=0 txt=3132333435363738 valid=0 hash=b52b604b1b34dde9d48de51457f0e7ca
Time=635000 in=0 txt=3132333435363738 valid=0 hash=bf360acb9a4f5ea6b3efbae7e4c0398a
Time=645000 in=0 txt=3132333435363738 valid=0 hash=4c055c8b87d2fb0b330a3ba4c4220f5d
Time=655000 in=0 txt=3132333435363738 valid=0 hash=2b67325eb361aee2208dd809433c901a
Time=665000 in=0 txt=3132333435363738 valid=0 hash=aa81b31be5508b0c4c1c8be030c02c7f
Time=675000 in=0 txt=3132333435363738 valid=0 hash=98054f802eafc96a7e0b680a5c4ee056
Time=685000 in=0 txt=3132333435363738 valid=1 hash=c3940357c167bb4ac76aa6688e3dbc80
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2666.195 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919173d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f444afaa91b1d21a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db97e53db53dd6a878fc2046f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29499203dc429d49170eb851ed9cdc05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=54e1ff066e48cc2d74fd7a4727410cc7
Time=205000 in=0 txt=3132333435363738 valid=0 hash=8e862fc88d78d8250703a92b852fcebd
Time=215000 in=0 txt=3132333435363738 valid=0 hash=ec74f1be8b1706122633b5231735fda1
Time=225000 in=0 txt=3132333435363738 valid=0 hash=7e7b20a25abdbff923d1e31036660999
Time=235000 in=0 txt=3132333435363738 valid=0 hash=9dab2c9abb471075f3789cf734043786
Time=245000 in=0 txt=3132333435363738 valid=0 hash=9b495a879eb6fbba5401ed7303aaf16d
Time=255000 in=0 txt=3132333435363738 valid=0 hash=6af0146ed8238cff3771d8b8643441e9
Time=265000 in=0 txt=3132333435363738 valid=0 hash=cb7964eaaa8a22b070de69fd47a42d2e
Time=275000 in=0 txt=3132333435363738 valid=0 hash=aee9502fb8b1c4524344ffae8110be73
Time=285000 in=0 txt=3132333435363738 valid=0 hash=e855e174250894fc516ca15053775424
Time=295000 in=0 txt=3132333435363738 valid=0 hash=babc77258464c32bbdc371fa619ef5c6
Time=305000 in=0 txt=3132333435363738 valid=0 hash=c8e418c7391597d51d1fa029cdf5c670
Time=315000 in=0 txt=3132333435363738 valid=0 hash=353ae971d69117aad1d074d32d51f49f
Time=325000 in=0 txt=3132333435363738 valid=0 hash=949717a02fa80f206f4bf4a8e202c949
Time=335000 in=0 txt=3132333435363738 valid=0 hash=4947ec4a8bfb3e43c862ec1e7f7e491e
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e6c36c1ff3e3cc0924b61b41d8954094
Time=355000 in=0 txt=3132333435363738 valid=0 hash=3fda63959256c7958c9ea90734e86fb7
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9c2d92b8a6c825e52b11a4939cd0fd7d
Time=375000 in=0 txt=3132333435363738 valid=0 hash=0416207e2e80ff973f8302e33b43f909
Time=385000 in=0 txt=3132333435363738 valid=0 hash=a2891c0acd08c755c73bdc954fb55759
Time=395000 in=0 txt=3132333435363738 valid=0 hash=b6fa7a5af2d9318f65c3a453d76e310b
Time=405000 in=0 txt=3132333435363738 valid=0 hash=3eb3540c93b1ac108b940e8d75f5f8c9
Time=415000 in=0 txt=3132333435363738 valid=0 hash=dd3b1bcaf2cd1e6d2c6c890e9bc66303
Time=425000 in=0 txt=3132333435363738 valid=0 hash=030b8604ce0f0d858b87fb6b3c9edd84
Time=435000 in=0 txt=3132333435363738 valid=0 hash=a3e400852bd41bdf66c9ea839bba4fe1
Time=445000 in=0 txt=3132333435363738 valid=0 hash=02ff72e2dc58aa4ec48ef8dd76fc3ef9
Time=455000 in=0 txt=3132333435363738 valid=0 hash=de4161fa7be854f37513874cd4c14d53
Time=465000 in=0 txt=3132333435363738 valid=0 hash=3c0670547914693f14a331f18545dbc2
Time=475000 in=0 txt=3132333435363738 valid=0 hash=ec8afec33258cd1911cf463d24d58667
Time=485000 in=0 txt=3132333435363738 valid=0 hash=8c1aa9682f45bd54cb13aa1722019ab3
Time=495000 in=0 txt=3132333435363738 valid=0 hash=8946bdb416188c52c8009a52db45fe8d
Time=505000 in=0 txt=3132333435363738 valid=0 hash=428b218eb5f5f8b9aed36950d832eec8
Time=515000 in=0 txt=3132333435363738 valid=0 hash=3f7811c96a20d4134eb0d5b7bf05bdc6
Time=525000 in=0 txt=3132333435363738 valid=0 hash=264ae0c7144f3dd102dbb1115ee32a2d
Time=535000 in=0 txt=3132333435363738 valid=0 hash=c6284d2e4b1010f9ad0a1acf130e0587
Time=545000 in=0 txt=3132333435363738 valid=0 hash=7a532888192d1434e3caedf7bd3c6f45
Time=555000 in=0 txt=3132333435363738 valid=0 hash=24819246f15f660bb1e7f132f3fd426d
Time=565000 in=0 txt=3132333435363738 valid=0 hash=5b42656e5fa199718a1a4309c21a45a8
Time=575000 in=0 txt=3132333435363738 valid=0 hash=295f68a95c63b6eaf85c766f9a4c977f
Time=585000 in=0 txt=3132333435363738 valid=0 hash=0191ba80b6ffbddaf51e93e8088ecae5
Time=595000 in=0 txt=3132333435363738 valid=0 hash=6fd3ede6c5d196234fba9ad80550e85e
Time=605000 in=0 txt=3132333435363738 valid=0 hash=6c960b5ffd65a3f45e8c73215fecef4e
Time=615000 in=0 txt=3132333435363738 valid=0 hash=c732124f83ea1630962080f26ebec797
Time=625000 in=0 txt=3132333435363738 valid=0 hash=d603ea98503cdbcc1ca4f32ea652d568
Time=635000 in=0 txt=3132333435363738 valid=0 hash=0d97f869b512e3bce8f7b8ca2cd747a4
Time=645000 in=0 txt=3132333435363738 valid=1 hash=941c6aa5942384b14dcdc0baf92a0d40
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -top lab5 -part xc7a35ticsg324-1L -lint 
Command: synth_design -top lab5 -part xc7a35ticsg324-1L -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2666.195 ; gain = 0.000
INFO: [Common 17-344] 'synth_design' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919973d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f435af2a91b2521a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db96f72db4fce6a078fc2846f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29c992038c80ad3d082db84dde9c5c05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=45e17f063da4f53f253b8a3b18600cc3
Time=205000 in=0 txt=3132333435363738 valid=0 hash=7fa52fc470d02e23d65fd23d356ddeb1
Time=215000 in=0 txt=3132333435363738 valid=0 hash=9cb301b2c776a6ff098b0b21e69226b3
Time=225000 in=0 txt=3132333435363738 valid=0 hash=4dd749b420db6a3e603183fd19bd5f97
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8102829815f02557b996473c7063d873
Time=245000 in=0 txt=3132333435363738 valid=0 hash=d7a8fb74097c64aeaeab0255c9c89bb2
Time=255000 in=0 txt=3132333435363738 valid=0 hash=310dbeb3b098df32a23741acbedd56cb
Time=265000 in=0 txt=3132333435363738 valid=0 hash=262279ccc7c8913e4953bc30b2699622
Time=275000 in=0 txt=3132333435363738 valid=0 hash=19aeb9236dc1438b60836e3c598610a6
Time=285000 in=0 txt=3132333435363738 valid=0 hash=c0cb33a778c8d7f8067c208970b5c2b2
Time=295000 in=0 txt=3132333435363738 valid=0 hash=d7fae5b31ecee7431183b4f616ae74ff
Time=305000 in=0 txt=3132333435363738 valid=0 hash=7df39800118ed212b789c44121b6096c
Time=315000 in=0 txt=3132333435363738 valid=0 hash=88fb2c6dd46c29bcaa49af10c7bc18b7
Time=325000 in=0 txt=3132333435363738 valid=0 hash=2f013bb81fa030626d2706baba7c0386
Time=335000 in=0 txt=3132333435363738 valid=0 hash=21c1268780447c0ab85b0d607d595b30
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e49e7e31d8c86acd18ff5908c88d61d6
Time=355000 in=0 txt=3132333435363738 valid=0 hash=2fd284d78de5fd1e718347cb2931ad7e
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9076d07f596eb92a26a0da1c81b59c41
Time=375000 in=0 txt=3132333435363738 valid=0 hash=e8fabf42600a412cf229962836d32e92
Time=385000 in=0 txt=3132333435363738 valid=0 hash=9e185193f1cc2211f8c51e2a025bea9e
Time=395000 in=0 txt=3132333435363738 valid=0 hash=69a10d9f362a0ba18a86ff0f08f772a0
Time=405000 in=0 txt=3132333435363738 valid=0 hash=703c95a174369d2dcee4e89f9ab95385
Time=415000 in=0 txt=3132333435363738 valid=0 hash=01fe76865ebd2aca0cf17a2bdf173d15
Time=425000 in=0 txt=3132333435363738 valid=0 hash=465c6016bac84272f77807c81d23cea1
Time=435000 in=0 txt=3132333435363738 valid=0 hash=8468f1a23ca1fbe853831f7007aa5c3e
Time=445000 in=0 txt=3132333435363738 valid=0 hash=6eef7f3fa8b8a9c6d55cd8e663b573e6
Time=455000 in=0 txt=3132333435363738 valid=0 hash=cafa96e776c5650b417386c4e58f2d5c
Time=465000 in=0 txt=3132333435363738 valid=0 hash=4cd4505d97ddf3850f80420951a5db3a
Time=475000 in=0 txt=3132333435363738 valid=0 hash=b8eafe3b8845a67d3098d0831fb2967f
Time=485000 in=0 txt=3132333435363738 valid=0 hash=86f7b980bdd574bb2100837b40cb24f9
Time=495000 in=0 txt=3132333435363738 valid=0 hash=a81047fa6fbc833a569051b93132d7f1
Time=505000 in=0 txt=3132333435363738 valid=0 hash=9877faf2f1e0dd730877603866c2a62f
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ce07c9301a37c3738a9bba7118a9b4ae
Time=525000 in=0 txt=3132333435363738 valid=0 hash=7feed7afc8927d36b2f2a0719ace0ee7
Time=535000 in=0 txt=3132333435363738 valid=0 hash=021331e82ade3974614d5a34c324f4e7
Time=545000 in=0 txt=3132333435363738 valid=0 hash=2a6a17e815d6135dc3991672717faeaa
Time=555000 in=0 txt=3132333435363738 valid=0 hash=d8c4d1ab9fee4e47ae90f05bd3cb6ae8
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3b108de92382b56e38a92b45bec344d1
Time=575000 in=0 txt=3132333435363738 valid=0 hash=260867d2853d3750bc3d926c48db7fbb
Time=585000 in=0 txt=3132333435363738 valid=0 hash=b020a2bc288620b01df8144ecc6fe6e2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=33b509e346db7005c140fdae2e2a68c4
Time=605000 in=0 txt=3132333435363738 valid=0 hash=956f8bc545d2969bdf964d03d1735224
Time=615000 in=0 txt=3132333435363738 valid=0 hash=38b87525b0e848bfde8d7399efc8a179
Time=625000 in=0 txt=3132333435363738 valid=0 hash=570dc47a4dbd30ba49a325bdeebfc80f
Time=635000 in=0 txt=3132333435363738 valid=0 hash=5604eb1022c9b8b0e6780db859d57a33
Time=645000 in=0 txt=3132333435363738 valid=1 hash=c11a9d343d3cb7aabb8495aef6aa622e
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919973d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f435af2a91b2521a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db96f72db4fce6a078fc2846f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29c992038c80ad3d082db84dde9c5c05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=45e17f063da4f53f253b8a3b18600cc3
Time=205000 in=0 txt=3132333435363738 valid=0 hash=7fa52fc470d02e23d65fd23d356ddeb1
Time=215000 in=0 txt=3132333435363738 valid=0 hash=9cb301b2c776a6ff098b0b21e69226b3
Time=225000 in=0 txt=3132333435363738 valid=0 hash=4dd749b420db6a3e603183fd19bd5f97
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8102829815f02557b996473c7063d873
Time=245000 in=0 txt=3132333435363738 valid=0 hash=d7a8fb74097c64aeaeab0255c9c89bb2
Time=255000 in=0 txt=3132333435363738 valid=0 hash=310dbeb3b098df32a23741acbedd56cb
Time=265000 in=0 txt=3132333435363738 valid=0 hash=262279ccc7c8913e4953bc30b2699622
Time=275000 in=0 txt=3132333435363738 valid=0 hash=19aeb9236dc1438b60836e3c598610a6
Time=285000 in=0 txt=3132333435363738 valid=0 hash=c0cb33a778c8d7f8067c208970b5c2b2
Time=295000 in=0 txt=3132333435363738 valid=0 hash=d7fae5b31ecee7431183b4f616ae74ff
Time=305000 in=0 txt=3132333435363738 valid=0 hash=7df39800118ed212b789c44121b6096c
Time=315000 in=0 txt=3132333435363738 valid=0 hash=88fb2c6dd46c29bcaa49af10c7bc18b7
Time=325000 in=0 txt=3132333435363738 valid=0 hash=2f013bb81fa030626d2706baba7c0386
Time=335000 in=0 txt=3132333435363738 valid=0 hash=21c1268780447c0ab85b0d607d595b30
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e49e7e31d8c86acd18ff5908c88d61d6
Time=355000 in=0 txt=3132333435363738 valid=0 hash=2fd284d78de5fd1e718347cb2931ad7e
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9076d07f596eb92a26a0da1c81b59c41
Time=375000 in=0 txt=3132333435363738 valid=0 hash=e8fabf42600a412cf229962836d32e92
Time=385000 in=0 txt=3132333435363738 valid=0 hash=9e185193f1cc2211f8c51e2a025bea9e
Time=395000 in=0 txt=3132333435363738 valid=0 hash=69a10d9f362a0ba18a86ff0f08f772a0
Time=405000 in=0 txt=3132333435363738 valid=0 hash=703c95a174369d2dcee4e89f9ab95385
Time=415000 in=0 txt=3132333435363738 valid=0 hash=01fe76865ebd2aca0cf17a2bdf173d15
Time=425000 in=0 txt=3132333435363738 valid=0 hash=465c6016bac84272f77807c81d23cea1
Time=435000 in=0 txt=3132333435363738 valid=0 hash=8468f1a23ca1fbe853831f7007aa5c3e
Time=445000 in=0 txt=3132333435363738 valid=0 hash=6eef7f3fa8b8a9c6d55cd8e663b573e6
Time=455000 in=0 txt=3132333435363738 valid=0 hash=cafa96e776c5650b417386c4e58f2d5c
Time=465000 in=0 txt=3132333435363738 valid=0 hash=4cd4505d97ddf3850f80420951a5db3a
Time=475000 in=0 txt=3132333435363738 valid=0 hash=b8eafe3b8845a67d3098d0831fb2967f
Time=485000 in=0 txt=3132333435363738 valid=0 hash=86f7b980bdd574bb2100837b40cb24f9
Time=495000 in=0 txt=3132333435363738 valid=0 hash=a81047fa6fbc833a569051b93132d7f1
Time=505000 in=0 txt=3132333435363738 valid=0 hash=9877faf2f1e0dd730877603866c2a62f
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ce07c9301a37c3738a9bba7118a9b4ae
Time=525000 in=0 txt=3132333435363738 valid=0 hash=7feed7afc8927d36b2f2a0719ace0ee7
Time=535000 in=0 txt=3132333435363738 valid=0 hash=021331e82ade3974614d5a34c324f4e7
Time=545000 in=0 txt=3132333435363738 valid=0 hash=2a6a17e815d6135dc3991672717faeaa
Time=555000 in=0 txt=3132333435363738 valid=0 hash=d8c4d1ab9fee4e47ae90f05bd3cb6ae8
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3b108de92382b56e38a92b45bec344d1
Time=575000 in=0 txt=3132333435363738 valid=0 hash=260867d2853d3750bc3d926c48db7fbb
Time=585000 in=0 txt=3132333435363738 valid=0 hash=b020a2bc288620b01df8144ecc6fe6e2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=33b509e346db7005c140fdae2e2a68c4
Time=605000 in=0 txt=3132333435363738 valid=0 hash=956f8bc545d2969bdf964d03d1735224
Time=615000 in=0 txt=3132333435363738 valid=0 hash=38b87525b0e848bfde8d7399efc8a179
Time=625000 in=0 txt=3132333435363738 valid=0 hash=570dc47a4dbd30ba49a325bdeebfc80f
Time=635000 in=0 txt=3132333435363738 valid=0 hash=5604eb1022c9b8b0e6780db859d57a33
Time=645000 in=0 txt=3132333435363738 valid=1 hash=c11a9d343d3cb7aabb8495aef6aa622e
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919973d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f435af2a91b2521a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db96f72db4fce6a078fc2846f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29c992038c80ad3d082db84dde9c5c05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=45e17f063da4f53f253b8a3b18600cc3
Time=205000 in=0 txt=3132333435363738 valid=0 hash=7fa52fc470d02e23d65fd23d356ddeb1
Time=215000 in=0 txt=3132333435363738 valid=0 hash=9cb301b2c776a6ff098b0b21e69226b3
Time=225000 in=0 txt=3132333435363738 valid=0 hash=4dd749b420db6a3e603183fd19bd5f97
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8102829815f02557b996473c7063d873
Time=245000 in=0 txt=3132333435363738 valid=0 hash=d7a8fb74097c64aeaeab0255c9c89bb2
Time=255000 in=0 txt=3132333435363738 valid=0 hash=310dbeb3b098df32a23741acbedd56cb
Time=265000 in=0 txt=3132333435363738 valid=0 hash=262279ccc7c8913e4953bc30b2699622
Time=275000 in=0 txt=3132333435363738 valid=0 hash=19aeb9236dc1438b60836e3c598610a6
Time=285000 in=0 txt=3132333435363738 valid=0 hash=c0cb33a778c8d7f8067c208970b5c2b2
Time=295000 in=0 txt=3132333435363738 valid=0 hash=d7fae5b31ecee7431183b4f616ae74ff
Time=305000 in=0 txt=3132333435363738 valid=0 hash=7df39800118ed212b789c44121b6096c
Time=315000 in=0 txt=3132333435363738 valid=0 hash=88fb2c6dd46c29bcaa49af10c7bc18b7
Time=325000 in=0 txt=3132333435363738 valid=0 hash=2f013bb81fa030626d2706baba7c0386
Time=335000 in=0 txt=3132333435363738 valid=0 hash=21c1268780447c0ab85b0d607d595b30
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e49e7e31d8c86acd18ff5908c88d61d6
Time=355000 in=0 txt=3132333435363738 valid=0 hash=2fd284d78de5fd1e718347cb2931ad7e
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9076d07f596eb92a26a0da1c81b59c41
Time=375000 in=0 txt=3132333435363738 valid=0 hash=e8fabf42600a412cf229962836d32e92
Time=385000 in=0 txt=3132333435363738 valid=0 hash=9e185193f1cc2211f8c51e2a025bea9e
Time=395000 in=0 txt=3132333435363738 valid=0 hash=69a10d9f362a0ba18a86ff0f08f772a0
Time=405000 in=0 txt=3132333435363738 valid=0 hash=703c95a174369d2dcee4e89f9ab95385
Time=415000 in=0 txt=3132333435363738 valid=0 hash=01fe76865ebd2aca0cf17a2bdf173d15
Time=425000 in=0 txt=3132333435363738 valid=0 hash=465c6016bac84272f77807c81d23cea1
Time=435000 in=0 txt=3132333435363738 valid=0 hash=8468f1a23ca1fbe853831f7007aa5c3e
Time=445000 in=0 txt=3132333435363738 valid=0 hash=6eef7f3fa8b8a9c6d55cd8e663b573e6
Time=455000 in=0 txt=3132333435363738 valid=0 hash=cafa96e776c5650b417386c4e58f2d5c
Time=465000 in=0 txt=3132333435363738 valid=0 hash=4cd4505d97ddf3850f80420951a5db3a
Time=475000 in=0 txt=3132333435363738 valid=0 hash=b8eafe3b8845a67d3098d0831fb2967f
Time=485000 in=0 txt=3132333435363738 valid=0 hash=86f7b980bdd574bb2100837b40cb24f9
Time=495000 in=0 txt=3132333435363738 valid=0 hash=a81047fa6fbc833a569051b93132d7f1
Time=505000 in=0 txt=3132333435363738 valid=0 hash=9877faf2f1e0dd730877603866c2a62f
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ce07c9301a37c3738a9bba7118a9b4ae
Time=525000 in=0 txt=3132333435363738 valid=0 hash=7feed7afc8927d36b2f2a0719ace0ee7
Time=535000 in=0 txt=3132333435363738 valid=0 hash=021331e82ade3974614d5a34c324f4e7
Time=545000 in=0 txt=3132333435363738 valid=0 hash=2a6a17e815d6135dc3991672717faeaa
Time=555000 in=0 txt=3132333435363738 valid=0 hash=d8c4d1ab9fee4e47ae90f05bd3cb6ae8
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3b108de92382b56e38a92b45bec344d1
Time=575000 in=0 txt=3132333435363738 valid=0 hash=260867d2853d3750bc3d926c48db7fbb
Time=585000 in=0 txt=3132333435363738 valid=0 hash=b020a2bc288620b01df8144ecc6fe6e2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=33b509e346db7005c140fdae2e2a68c4
Time=605000 in=0 txt=3132333435363738 valid=0 hash=956f8bc545d2969bdf964d03d1735224
Time=615000 in=0 txt=3132333435363738 valid=0 hash=38b87525b0e848bfde8d7399efc8a179
Time=625000 in=0 txt=3132333435363738 valid=0 hash=570dc47a4dbd30ba49a325bdeebfc80f
Time=635000 in=0 txt=3132333435363738 valid=0 hash=5604eb1022c9b8b0e6780db859d57a33
Time=645000 in=0 txt=3132333435363738 valid=1 hash=c11a9d343d3cb7aabb8495aef6aa622e
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919973d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f435af2a91b2521a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db96f72db4fce6a078fc2846f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29c992038c80ad3d082db84dde9c5c05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=45e17f063da4f53f253b8a3b18600cc3
Time=205000 in=0 txt=3132333435363738 valid=0 hash=7fa52fc470d02e23d65fd23d356ddeb1
Time=215000 in=0 txt=3132333435363738 valid=0 hash=9cb301b2c776a6ff098b0b21e69226b3
Time=225000 in=0 txt=3132333435363738 valid=0 hash=4dd749b420db6a3e603183fd19bd5f97
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8102829815f02557b996473c7063d873
Time=245000 in=0 txt=3132333435363738 valid=0 hash=d7a8fb74097c64aeaeab0255c9c89bb2
Time=255000 in=0 txt=3132333435363738 valid=0 hash=310dbeb3b098df32a23741acbedd56cb
Time=265000 in=0 txt=3132333435363738 valid=0 hash=262279ccc7c8913e4953bc30b2699622
Time=275000 in=0 txt=3132333435363738 valid=0 hash=19aeb9236dc1438b60836e3c598610a6
Time=285000 in=0 txt=3132333435363738 valid=0 hash=c0cb33a778c8d7f8067c208970b5c2b2
Time=295000 in=0 txt=3132333435363738 valid=0 hash=d7fae5b31ecee7431183b4f616ae74ff
Time=305000 in=0 txt=3132333435363738 valid=0 hash=7df39800118ed212b789c44121b6096c
Time=315000 in=0 txt=3132333435363738 valid=0 hash=88fb2c6dd46c29bcaa49af10c7bc18b7
Time=325000 in=0 txt=3132333435363738 valid=0 hash=2f013bb81fa030626d2706baba7c0386
Time=335000 in=0 txt=3132333435363738 valid=0 hash=21c1268780447c0ab85b0d607d595b30
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e49e7e31d8c86acd18ff5908c88d61d6
Time=355000 in=0 txt=3132333435363738 valid=0 hash=2fd284d78de5fd1e718347cb2931ad7e
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9076d07f596eb92a26a0da1c81b59c41
Time=375000 in=0 txt=3132333435363738 valid=0 hash=e8fabf42600a412cf229962836d32e92
Time=385000 in=0 txt=3132333435363738 valid=0 hash=9e185193f1cc2211f8c51e2a025bea9e
Time=395000 in=0 txt=3132333435363738 valid=0 hash=69a10d9f362a0ba18a86ff0f08f772a0
Time=405000 in=0 txt=3132333435363738 valid=0 hash=703c95a174369d2dcee4e89f9ab95385
Time=415000 in=0 txt=3132333435363738 valid=0 hash=01fe76865ebd2aca0cf17a2bdf173d15
Time=425000 in=0 txt=3132333435363738 valid=0 hash=465c6016bac84272f77807c81d23cea1
Time=435000 in=0 txt=3132333435363738 valid=0 hash=8468f1a23ca1fbe853831f7007aa5c3e
Time=445000 in=0 txt=3132333435363738 valid=0 hash=6eef7f3fa8b8a9c6d55cd8e663b573e6
Time=455000 in=0 txt=3132333435363738 valid=0 hash=cafa96e776c5650b417386c4e58f2d5c
Time=465000 in=0 txt=3132333435363738 valid=0 hash=4cd4505d97ddf3850f80420951a5db3a
Time=475000 in=0 txt=3132333435363738 valid=0 hash=b8eafe3b8845a67d3098d0831fb2967f
Time=485000 in=0 txt=3132333435363738 valid=0 hash=86f7b980bdd574bb2100837b40cb24f9
Time=495000 in=0 txt=3132333435363738 valid=0 hash=a81047fa6fbc833a569051b93132d7f1
Time=505000 in=0 txt=3132333435363738 valid=0 hash=9877faf2f1e0dd730877603866c2a62f
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ce07c9301a37c3738a9bba7118a9b4ae
Time=525000 in=0 txt=3132333435363738 valid=0 hash=7feed7afc8927d36b2f2a0719ace0ee7
Time=535000 in=0 txt=3132333435363738 valid=0 hash=021331e82ade3974614d5a34c324f4e7
Time=545000 in=0 txt=3132333435363738 valid=0 hash=2a6a17e815d6135dc3991672717faeaa
Time=555000 in=0 txt=3132333435363738 valid=0 hash=d8c4d1ab9fee4e47ae90f05bd3cb6ae8
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3b108de92382b56e38a92b45bec344d1
Time=575000 in=0 txt=3132333435363738 valid=0 hash=260867d2853d3750bc3d926c48db7fbb
Time=585000 in=0 txt=3132333435363738 valid=0 hash=b020a2bc288620b01df8144ecc6fe6e2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=33b509e346db7005c140fdae2e2a68c4
Time=605000 in=0 txt=3132333435363738 valid=0 hash=956f8bc545d2969bdf964d03d1735224
Time=615000 in=0 txt=3132333435363738 valid=0 hash=38b87525b0e848bfde8d7399efc8a179
Time=625000 in=0 txt=3132333435363738 valid=0 hash=570dc47a4dbd30ba49a325bdeebfc80f
Time=635000 in=0 txt=3132333435363738 valid=0 hash=5604eb1022c9b8b0e6780db859d57a33
Time=645000 in=0 txt=3132333435363738 valid=1 hash=c11a9d343d3cb7aabb8495aef6aa622e
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=ce8a4602df9b57123175b9fc2064a8ec
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=15000 in=0 txt=3132333435363738 valid=0 hash=77777777ae86ab1788888887a8ed3174
Time=25000 in=0 txt=3132333435363738 valid=0 hash=103254752c1f48a04741881598badcfd
Time=35000 in=0 txt=3132333435363738 valid=0 hash=fffffffec57add9bc4da259e5773dc8b
Time=45000 in=0 txt=3132333435363738 valid=0 hash=beb8ff8ce012c3b45e35ba99d50c7a14
Time=55000 in=0 txt=3132333435363738 valid=0 hash=3c519d15a30114e578cda0b26e680f0f
Time=65000 in=0 txt=3132333435363738 valid=0 hash=d5ad3210e87854213bbbf1e388fff528
Time=75000 in=0 txt=3132333435363738 valid=0 hash=f0451829866ecc428133311f4bee4659
Time=85000 in=0 txt=3132333435363738 valid=0 hash=b333695a36fd1b901f29a94091658595
Time=95000 in=0 txt=3132333435363738 valid=0 hash=f8aaa8961abc875fcfb7f88e2f5bfdb6
Time=105000 in=0 txt=3132333435363738 valid=0 hash=96a120b7a7a18c06b377645ddfea4d04
Time=115000 in=0 txt=3132333435363738 valid=0 hash=472f700573c92df7405c6904c3a9b8d3
Time=125000 in=0 txt=3132333435363738 valid=0 hash=2aeedbd4aeeb3a040c840af5508ebd7a
Time=135000 in=0 txt=3132333435363738 valid=0 hash=b7d3e07b054c107f47a617021cb65f6b
Time=145000 in=0 txt=3132333435363738 valid=0 hash=83fb826ca56919449e06ed7d57d86b78
Time=155000 in=0 txt=3132333435363738 valid=0 hash=bf1d8e7919973d8e3e23f642ae3941f3
Time=165000 in=0 txt=3132333435363738 valid=0 hash=157e64f435af2a91b2521a8c4e564ab8
Time=175000 in=0 txt=3132333435363738 valid=0 hash=b59b6db96f72db4fce6a078fc2846f02
Time=185000 in=0 txt=3132333435363738 valid=0 hash=29c992038c80ad3d082db84dde9c5c05
Time=195000 in=0 txt=3132333435363738 valid=0 hash=45e17f063da4f53f253b8a3b18600cc3
Time=205000 in=0 txt=3132333435363738 valid=0 hash=7fa52fc470d02e23d65fd23d356ddeb1
Time=215000 in=0 txt=3132333435363738 valid=0 hash=9cb301b2c776a6ff098b0b21e69226b3
Time=225000 in=0 txt=3132333435363738 valid=0 hash=4dd749b420db6a3e603183fd19bd5f97
Time=235000 in=0 txt=3132333435363738 valid=0 hash=8102829815f02557b996473c7063d873
Time=245000 in=0 txt=3132333435363738 valid=0 hash=d7a8fb74097c64aeaeab0255c9c89bb2
Time=255000 in=0 txt=3132333435363738 valid=0 hash=310dbeb3b098df32a23741acbedd56cb
Time=265000 in=0 txt=3132333435363738 valid=0 hash=262279ccc7c8913e4953bc30b2699622
Time=275000 in=0 txt=3132333435363738 valid=0 hash=19aeb9236dc1438b60836e3c598610a6
Time=285000 in=0 txt=3132333435363738 valid=0 hash=c0cb33a778c8d7f8067c208970b5c2b2
Time=295000 in=0 txt=3132333435363738 valid=0 hash=d7fae5b31ecee7431183b4f616ae74ff
Time=305000 in=0 txt=3132333435363738 valid=0 hash=7df39800118ed212b789c44121b6096c
Time=315000 in=0 txt=3132333435363738 valid=0 hash=88fb2c6dd46c29bcaa49af10c7bc18b7
Time=325000 in=0 txt=3132333435363738 valid=0 hash=2f013bb81fa030626d2706baba7c0386
Time=335000 in=0 txt=3132333435363738 valid=0 hash=21c1268780447c0ab85b0d607d595b30
Time=345000 in=0 txt=3132333435363738 valid=0 hash=e49e7e31d8c86acd18ff5908c88d61d6
Time=355000 in=0 txt=3132333435363738 valid=0 hash=2fd284d78de5fd1e718347cb2931ad7e
Time=365000 in=0 txt=3132333435363738 valid=0 hash=9076d07f596eb92a26a0da1c81b59c41
Time=375000 in=0 txt=3132333435363738 valid=0 hash=e8fabf42600a412cf229962836d32e92
Time=385000 in=0 txt=3132333435363738 valid=0 hash=9e185193f1cc2211f8c51e2a025bea9e
Time=395000 in=0 txt=3132333435363738 valid=0 hash=69a10d9f362a0ba18a86ff0f08f772a0
Time=405000 in=0 txt=3132333435363738 valid=0 hash=703c95a174369d2dcee4e89f9ab95385
Time=415000 in=0 txt=3132333435363738 valid=0 hash=01fe76865ebd2aca0cf17a2bdf173d15
Time=425000 in=0 txt=3132333435363738 valid=0 hash=465c6016bac84272f77807c81d23cea1
Time=435000 in=0 txt=3132333435363738 valid=0 hash=8468f1a23ca1fbe853831f7007aa5c3e
Time=445000 in=0 txt=3132333435363738 valid=0 hash=6eef7f3fa8b8a9c6d55cd8e663b573e6
Time=455000 in=0 txt=3132333435363738 valid=0 hash=cafa96e776c5650b417386c4e58f2d5c
Time=465000 in=0 txt=3132333435363738 valid=0 hash=4cd4505d97ddf3850f80420951a5db3a
Time=475000 in=0 txt=3132333435363738 valid=0 hash=b8eafe3b8845a67d3098d0831fb2967f
Time=485000 in=0 txt=3132333435363738 valid=0 hash=86f7b980bdd574bb2100837b40cb24f9
Time=495000 in=0 txt=3132333435363738 valid=0 hash=a81047fa6fbc833a569051b93132d7f1
Time=505000 in=0 txt=3132333435363738 valid=0 hash=9877faf2f1e0dd730877603866c2a62f
Time=515000 in=0 txt=3132333435363738 valid=0 hash=ce07c9301a37c3738a9bba7118a9b4ae
Time=525000 in=0 txt=3132333435363738 valid=0 hash=7feed7afc8927d36b2f2a0719ace0ee7
Time=535000 in=0 txt=3132333435363738 valid=0 hash=021331e82ade3974614d5a34c324f4e7
Time=545000 in=0 txt=3132333435363738 valid=0 hash=2a6a17e815d6135dc3991672717faeaa
Time=555000 in=0 txt=3132333435363738 valid=0 hash=d8c4d1ab9fee4e47ae90f05bd3cb6ae8
Time=565000 in=0 txt=3132333435363738 valid=0 hash=3b108de92382b56e38a92b45bec344d1
Time=575000 in=0 txt=3132333435363738 valid=0 hash=260867d2853d3750bc3d926c48db7fbb
Time=585000 in=0 txt=3132333435363738 valid=0 hash=b020a2bc288620b01df8144ecc6fe6e2
Time=595000 in=0 txt=3132333435363738 valid=0 hash=33b509e346db7005c140fdae2e2a68c4
Time=605000 in=0 txt=3132333435363738 valid=0 hash=956f8bc545d2969bdf964d03d1735224
Time=615000 in=0 txt=3132333435363738 valid=0 hash=38b87525b0e848bfde8d7399efc8a179
Time=625000 in=0 txt=3132333435363738 valid=0 hash=570dc47a4dbd30ba49a325bdeebfc80f
Time=635000 in=0 txt=3132333435363738 valid=0 hash=5604eb1022c9b8b0e6780db859d57a33
Time=645000 in=0 txt=3132333435363738 valid=1 hash=c11a9d343d3cb7aabb8495aef6aa622e
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v:95]
ERROR: [VRFC 10-4982] syntax error near '}' [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v:99]
ERROR: [VRFC 10-2967] 'a' is not a task [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v:95]
ERROR: [VRFC 10-8530] module 'md5' is ignored due to previous errors [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=67452301efcdab8998badcfe10325476
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=645000 in=0 txt=3132333435363738 valid=1 hash=67452301efcdab8998badcfe10325476
Time=655000 in=0 txt=3132333435363738 valid=1 hash=d25ad5250a40aa836dc764f4ad073c71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time=0 in=1 txt=3132333435363738 valid=x hash=67452301efcdab8998badcfe10325476
Time=5000 in=1 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=10000 in=0 txt=3132333435363738 valid=0 hash=67452301efcdab8998badcfe10325476
Time=645000 in=0 txt=3132333435363738 valid=1 hash=67452301efcdab8998badcfe10325476
Time=655000 in=0 txt=3132333435363738 valid=1 hash=d25ad5250a40aa836dc764f4ad073c71
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v:95]
ERROR: [VRFC 10-4982] syntax error near '}' [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v:99]
ERROR: [VRFC 10-4982] syntax error near ',' [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v:102]
ERROR: [VRFC 10-4982] syntax error near ',' [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v:103]
ERROR: [VRFC 10-4982] syntax error near ',' [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v:104]
ERROR: [VRFC 10-4982] syntax error near ',' [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v:105]
ERROR: [VRFC 10-2967] 'a' is not a task [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v:95]
ERROR: [VRFC 10-8530] module 'md5' is ignored due to previous errors [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3132333435363738 valid=x hash=0123456789abcdeffedcba9876543210
Time=5000 in=1 txt=3132333435363738 valid=0 hash=0123456789abcdeffedcba9876543210
Time=10000 in=0 txt=3132333435363738 valid=0 hash=0123456789abcdeffedcba9876543210
Time=645000 in=0 txt=3132333435363738 valid=1 hash=0123456789abcdeffedcba9876543210
Time=655000 in=0 txt=3132333435363738 valid=1 hash=25d55ad283aa400af464c76d713c07ad
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3939393932323232 valid=x hash=0123456789abcdeffedcba9876543210
Time=5000 in=1 txt=3939393932323232 valid=0 hash=0123456789abcdeffedcba9876543210
Time=10000 in=0 txt=3939393932323232 valid=0 hash=0123456789abcdeffedcba9876543210
Time=645000 in=0 txt=3939393932323232 valid=1 hash=0123456789abcdeffedcba9876543210
Time=655000 in=0 txt=3939393932323232 valid=1 hash=d92c711bc8d2083c7f490905a5ea2069
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3939393932323232 valid=x hash=0123456789abcdeffedcba9876543210
Time=5000 in=1 txt=3939393932323232 valid=0 hash=0123456789abcdeffedcba9876543210
Time=10000 in=0 txt=3939393932323232 valid=0 hash=0123456789abcdeffedcba9876543210
Time=645000 in=0 txt=3939393932323232 valid=1 hash=0123456789abcdeffedcba9876543210
Time=655000 in=0 txt=3939393932323232 valid=1 hash=d92c711bc8d2083c7f490905a5ea2069
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3939393932323232 valid=x hash=0123456789abcdeffedcba9876543210
Time=5000 in=1 txt=3939393932323232 valid=0 hash=0123456789abcdeffedcba9876543210
Time=10000 in=0 txt=3939393932323232 valid=0 hash=0123456789abcdeffedcba9876543210
Time=645000 in=0 txt=3939393932323232 valid=1 hash=0123456789abcdeffedcba9876543210
Time=655000 in=0 txt=3939393932323232 valid=1 hash=d92c711bc8d2083c7f490905a5ea2069
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2961.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3939393932323232 valid=x hash=0123456789abcdeffedcba9876543210
Time=5000 in=1 txt=3939393932323232 valid=0 hash=0123456789abcdeffedcba9876543210
Time=10000 in=0 txt=3939393932323232 valid=0 hash=0123456789abcdeffedcba9876543210
Time=645000 in=0 txt=3939393932323232 valid=1 hash=0123456789abcdeffedcba9876543210
Time=655000 in=0 txt=3939393932323232 valid=1 hash=d92c711bc8d2083c7f490905a5ea2069
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 in=1 txt=3939393932323232 valid=x hash=0123456789abcdeffedcba9876543210
Time=5000 in=1 txt=3939393932323232 valid=0 hash=0123456789abcdeffedcba9876543210
Time=10000 in=0 txt=3939393932323232 valid=0 hash=0123456789abcdeffedcba9876543210
Time=645000 in=0 txt=3939393932323232 valid=1 hash=0123456789abcdeffedcba9876543210
Time=655000 in=0 txt=3939393932323232 valid=1 hash=d92c711bc8d2083c7f490905a5ea2069
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
ERROR: [VRFC 10-2989] 'user_btn' is not declared [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v:34]
ERROR: [VRFC 10-8530] module 'tb_lab5' is ignored due to previous errors [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3587.738 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab5_behav -key {Behavioral:sim_1:Functional:tb_lab5} -tclbatch {tb_lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3604.203 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab5_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_lab5'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab5_behav xil_defaultlib.tb_lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.tb_lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3604.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 190 ns : File "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 190 ns : File "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3604.203 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 190 ns : File "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" Line 54
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3605.523 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3631.004 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3640.246 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_behav xil_defaultlib.lab9 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_behav xil_defaultlib.lab9 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_behav -key {Behavioral:sim_1:Functional:lab9} -tclbatch {lab9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3696.617 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_behav xil_defaultlib.lab9 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_behav xil_defaultlib.lab9 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_behav -key {Behavioral:sim_1:Functional:lab9} -tclbatch {lab9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_behav xil_defaultlib.lab9 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_behav xil_defaultlib.lab9 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_behav -key {Behavioral:sim_1:Functional:lab9} -tclbatch {lab9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_behav xil_defaultlib.lab9 xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_behav xil_defaultlib.lab9 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_behav -key {Behavioral:sim_1:Functional:lab9} -tclbatch {lab9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3696.617 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'md5_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'md5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj md5_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot md5_tb_behav xil_defaultlib.md5_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot md5_tb_behav xil_defaultlib.md5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.md5_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot md5_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "md5_tb_behav -key {Behavioral:sim_1:Functional:md5_tb} -tclbatch {md5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source md5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'md5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'md5_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj md5_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'md5_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot md5_tb_behav xil_defaultlib.md5_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot md5_tb_behav xil_defaultlib.md5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'md5_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'md5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj md5_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot md5_tb_behav xil_defaultlib.md5_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot md5_tb_behav xil_defaultlib.md5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.md5_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot md5_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "md5_tb_behav -key {Behavioral:sim_1:Functional:md5_tb} -tclbatch {md5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source md5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'md5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'md5_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj md5_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'md5_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot md5_tb_behav xil_defaultlib.md5_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot md5_tb_behav xil_defaultlib.md5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'md5_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'md5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj md5_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot md5_tb_behav xil_defaultlib.md5_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot md5_tb_behav xil_defaultlib.md5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.md5_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot md5_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "md5_tb_behav -key {Behavioral:sim_1:Functional:md5_tb} -tclbatch {md5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source md5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'md5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3696.617 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3704.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
remove_forces { {/lab9_tb/LCD_RS} {/lab9_tb/LCD_RW} {/lab9_tb/LCD_E} {/lab9_tb/LCD_D} }
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3704.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3704.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3704.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3704.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3704.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3704.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
ERROR: [VRFC 10-2989] 'indx' is not declared [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v:175]
ERROR: [VRFC 10-8530] module 'lab9' is ignored due to previous errors [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v:2]
INFO: [VRFC 10-311] analyzing module debounce
ERROR: [VRFC 10-8530] module 'debounce' is ignored due to previous errors [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v:213]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3918.867 ; gain = 2.648
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
ERROR: [VRFC 10-2989] 'p' is not declared [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v:175]
ERROR: [VRFC 10-8530] module 'lab9' is ignored due to previous errors [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v:2]
INFO: [VRFC 10-311] analyzing module debounce
ERROR: [VRFC 10-8530] module 'debounce' is ignored due to previous errors [C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v:213]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3946.496 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3946.496 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 1 s
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3946.496 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3946.496 ; gain = 0.000
run 1 ms
run 1 ms
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 15996 KB (Peak: 15996 KB), Simulation CPU Usage: 10484 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 1 s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:44 ; elapsed = 00:02:25 . Memory (MB): peak = 4077.445 ; gain = 0.340
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 16004 KB (Peak: 16004 KB), Simulation CPU Usage: 144108 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4077.445 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4077.445 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 4077.445 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4077.445 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4077.445 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4077.445 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4077.445 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 4077.445 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4077.445 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16084 KB (Peak: 16084 KB), Simulation CPU Usage: 88515 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 60 ms
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 4077.445 ; gain = 0.000
run 200 ms
run: Time (s): cpu = 00:00:49 ; elapsed = 00:03:03 . Memory (MB): peak = 4133.980 ; gain = 56.535
run 50 ms
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 4133.980 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 4133.980 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 4138.168 ; gain = 4.188
close_sim
INFO: xsimkernel Simulation Memory Usage: 16124 KB (Peak: 16124 KB), Simulation CPU Usage: 377171 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCD_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.src/sources_1/new/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab9
Compiling module xil_defaultlib.lab9_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4138.168 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab9_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab9_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Vivado/Lab9/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 100 ms
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 4138.168 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 16140 KB (Peak: 16140 KB), Simulation CPU Usage: 19500 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  2 03:07:40 2023...
