
20220322_Encoder_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002384  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08002490  08002490  00012490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002504  08002504  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002504  08002504  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002504  08002504  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002504  08002504  00012504  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002508  08002508  00012508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800250c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  20000070  0800257c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  0800257c  00020138  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aa90  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c5b  00000000  00000000  0002ab29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba0  00000000  00000000  0002c788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ad8  00000000  00000000  0002d328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017297  00000000  00000000  0002de00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c619  00000000  00000000  00045097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008852b  00000000  00000000  000516b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d9bdb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003390  00000000  00000000  000d9c30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002478 	.word	0x08002478

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002478 	.word	0x08002478

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000152:	4b0e      	ldr	r3, [pc, #56]	; (800018c <MX_GPIO_Init+0x40>)
 8000154:	699b      	ldr	r3, [r3, #24]
 8000156:	4a0d      	ldr	r2, [pc, #52]	; (800018c <MX_GPIO_Init+0x40>)
 8000158:	f043 0320 	orr.w	r3, r3, #32
 800015c:	6193      	str	r3, [r2, #24]
 800015e:	4b0b      	ldr	r3, [pc, #44]	; (800018c <MX_GPIO_Init+0x40>)
 8000160:	699b      	ldr	r3, [r3, #24]
 8000162:	f003 0320 	and.w	r3, r3, #32
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800016a:	4b08      	ldr	r3, [pc, #32]	; (800018c <MX_GPIO_Init+0x40>)
 800016c:	699b      	ldr	r3, [r3, #24]
 800016e:	4a07      	ldr	r2, [pc, #28]	; (800018c <MX_GPIO_Init+0x40>)
 8000170:	f043 0304 	orr.w	r3, r3, #4
 8000174:	6193      	str	r3, [r2, #24]
 8000176:	4b05      	ldr	r3, [pc, #20]	; (800018c <MX_GPIO_Init+0x40>)
 8000178:	699b      	ldr	r3, [r3, #24]
 800017a:	f003 0304 	and.w	r3, r3, #4
 800017e:	603b      	str	r3, [r7, #0]
 8000180:	683b      	ldr	r3, [r7, #0]

}
 8000182:	bf00      	nop
 8000184:	370c      	adds	r7, #12
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr
 800018c:	40021000 	.word	0x40021000

08000190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	b08e      	sub	sp, #56	; 0x38
 8000194:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000196:	f000 fa2f 	bl	80005f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800019a:	f000 f82b 	bl	80001f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800019e:	f7ff ffd5 	bl	800014c <MX_GPIO_Init>
  MX_TIM2_Init();
 80001a2:	f000 f8fd 	bl	80003a0 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80001a6:	f000 f98b 	bl	80004c0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t MSG[50] = {'\0'};
 80001aa:	2300      	movs	r3, #0
 80001ac:	607b      	str	r3, [r7, #4]
 80001ae:	f107 0308 	add.w	r3, r7, #8
 80001b2:	222e      	movs	r2, #46	; 0x2e
 80001b4:	2100      	movs	r1, #0
 80001b6:	4618      	mov	r0, r3
 80001b8:	f001 fd1c 	bl	8001bf4 <memset>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80001bc:	213c      	movs	r1, #60	; 0x3c
 80001be:	480a      	ldr	r0, [pc, #40]	; (80001e8 <main+0x58>)
 80001c0:	f001 f9c4 	bl	800154c <HAL_TIM_Encoder_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  sprintf(MSG, "Encoder Ticks = %d\n\r", (TIM2->CNT));
 80001c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80001c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80001ca:	1d3b      	adds	r3, r7, #4
 80001cc:	4907      	ldr	r1, [pc, #28]	; (80001ec <main+0x5c>)
 80001ce:	4618      	mov	r0, r3
 80001d0:	f001 fd18 	bl	8001c04 <siprintf>
	  HAL_UART_Transmit(&huart1,MSG , sizeof(MSG), 100);
 80001d4:	1d39      	adds	r1, r7, #4
 80001d6:	2364      	movs	r3, #100	; 0x64
 80001d8:	2232      	movs	r2, #50	; 0x32
 80001da:	4805      	ldr	r0, [pc, #20]	; (80001f0 <main+0x60>)
 80001dc:	f001 fb75 	bl	80018ca <HAL_UART_Transmit>
	  HAL_Delay(100);
 80001e0:	2064      	movs	r0, #100	; 0x64
 80001e2:	f000 fa6b 	bl	80006bc <HAL_Delay>
  {
 80001e6:	e7ed      	b.n	80001c4 <main+0x34>
 80001e8:	20000098 	.word	0x20000098
 80001ec:	08002490 	.word	0x08002490
 80001f0:	200000e0 	.word	0x200000e0

080001f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b090      	sub	sp, #64	; 0x40
 80001f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001fa:	f107 0318 	add.w	r3, r7, #24
 80001fe:	2228      	movs	r2, #40	; 0x28
 8000200:	2100      	movs	r1, #0
 8000202:	4618      	mov	r0, r3
 8000204:	f001 fcf6 	bl	8001bf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000208:	1d3b      	adds	r3, r7, #4
 800020a:	2200      	movs	r2, #0
 800020c:	601a      	str	r2, [r3, #0]
 800020e:	605a      	str	r2, [r3, #4]
 8000210:	609a      	str	r2, [r3, #8]
 8000212:	60da      	str	r2, [r3, #12]
 8000214:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000216:	2302      	movs	r3, #2
 8000218:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800021a:	2301      	movs	r3, #1
 800021c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800021e:	2310      	movs	r3, #16
 8000220:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000222:	2300      	movs	r3, #0
 8000224:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000226:	f107 0318 	add.w	r3, r7, #24
 800022a:	4618      	mov	r0, r3
 800022c:	f000 fcd2 	bl	8000bd4 <HAL_RCC_OscConfig>
 8000230:	4603      	mov	r3, r0
 8000232:	2b00      	cmp	r3, #0
 8000234:	d001      	beq.n	800023a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000236:	f000 f818 	bl	800026a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800023a:	230f      	movs	r3, #15
 800023c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800023e:	2300      	movs	r3, #0
 8000240:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000242:	2300      	movs	r3, #0
 8000244:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000246:	2300      	movs	r3, #0
 8000248:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800024a:	2300      	movs	r3, #0
 800024c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	2100      	movs	r1, #0
 8000252:	4618      	mov	r0, r3
 8000254:	f000 ff3e 	bl	80010d4 <HAL_RCC_ClockConfig>
 8000258:	4603      	mov	r3, r0
 800025a:	2b00      	cmp	r3, #0
 800025c:	d001      	beq.n	8000262 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800025e:	f000 f804 	bl	800026a <Error_Handler>
  }
}
 8000262:	bf00      	nop
 8000264:	3740      	adds	r7, #64	; 0x40
 8000266:	46bd      	mov	sp, r7
 8000268:	bd80      	pop	{r7, pc}

0800026a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800026a:	b480      	push	{r7}
 800026c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800026e:	b672      	cpsid	i
}
 8000270:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000272:	e7fe      	b.n	8000272 <Error_Handler+0x8>

08000274 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000274:	b480      	push	{r7}
 8000276:	b085      	sub	sp, #20
 8000278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800027a:	4b15      	ldr	r3, [pc, #84]	; (80002d0 <HAL_MspInit+0x5c>)
 800027c:	699b      	ldr	r3, [r3, #24]
 800027e:	4a14      	ldr	r2, [pc, #80]	; (80002d0 <HAL_MspInit+0x5c>)
 8000280:	f043 0301 	orr.w	r3, r3, #1
 8000284:	6193      	str	r3, [r2, #24]
 8000286:	4b12      	ldr	r3, [pc, #72]	; (80002d0 <HAL_MspInit+0x5c>)
 8000288:	699b      	ldr	r3, [r3, #24]
 800028a:	f003 0301 	and.w	r3, r3, #1
 800028e:	60bb      	str	r3, [r7, #8]
 8000290:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000292:	4b0f      	ldr	r3, [pc, #60]	; (80002d0 <HAL_MspInit+0x5c>)
 8000294:	69db      	ldr	r3, [r3, #28]
 8000296:	4a0e      	ldr	r2, [pc, #56]	; (80002d0 <HAL_MspInit+0x5c>)
 8000298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800029c:	61d3      	str	r3, [r2, #28]
 800029e:	4b0c      	ldr	r3, [pc, #48]	; (80002d0 <HAL_MspInit+0x5c>)
 80002a0:	69db      	ldr	r3, [r3, #28]
 80002a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002a6:	607b      	str	r3, [r7, #4]
 80002a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80002aa:	4b0a      	ldr	r3, [pc, #40]	; (80002d4 <HAL_MspInit+0x60>)
 80002ac:	685b      	ldr	r3, [r3, #4]
 80002ae:	60fb      	str	r3, [r7, #12]
 80002b0:	68fb      	ldr	r3, [r7, #12]
 80002b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80002b6:	60fb      	str	r3, [r7, #12]
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80002be:	60fb      	str	r3, [r7, #12]
 80002c0:	4a04      	ldr	r2, [pc, #16]	; (80002d4 <HAL_MspInit+0x60>)
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002c6:	bf00      	nop
 80002c8:	3714      	adds	r7, #20
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bc80      	pop	{r7}
 80002ce:	4770      	bx	lr
 80002d0:	40021000 	.word	0x40021000
 80002d4:	40010000 	.word	0x40010000

080002d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80002dc:	e7fe      	b.n	80002dc <NMI_Handler+0x4>

080002de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002de:	b480      	push	{r7}
 80002e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002e2:	e7fe      	b.n	80002e2 <HardFault_Handler+0x4>

080002e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002e8:	e7fe      	b.n	80002e8 <MemManage_Handler+0x4>

080002ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002ea:	b480      	push	{r7}
 80002ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002ee:	e7fe      	b.n	80002ee <BusFault_Handler+0x4>

080002f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002f4:	e7fe      	b.n	80002f4 <UsageFault_Handler+0x4>

080002f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002f6:	b480      	push	{r7}
 80002f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002fa:	bf00      	nop
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bc80      	pop	{r7}
 8000300:	4770      	bx	lr

08000302 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000302:	b480      	push	{r7}
 8000304:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000306:	bf00      	nop
 8000308:	46bd      	mov	sp, r7
 800030a:	bc80      	pop	{r7}
 800030c:	4770      	bx	lr

0800030e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800030e:	b480      	push	{r7}
 8000310:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000312:	bf00      	nop
 8000314:	46bd      	mov	sp, r7
 8000316:	bc80      	pop	{r7}
 8000318:	4770      	bx	lr

0800031a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800031a:	b580      	push	{r7, lr}
 800031c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800031e:	f000 f9b1 	bl	8000684 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000322:	bf00      	nop
 8000324:	bd80      	pop	{r7, pc}
	...

08000328 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b086      	sub	sp, #24
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000330:	4a14      	ldr	r2, [pc, #80]	; (8000384 <_sbrk+0x5c>)
 8000332:	4b15      	ldr	r3, [pc, #84]	; (8000388 <_sbrk+0x60>)
 8000334:	1ad3      	subs	r3, r2, r3
 8000336:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000338:	697b      	ldr	r3, [r7, #20]
 800033a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800033c:	4b13      	ldr	r3, [pc, #76]	; (800038c <_sbrk+0x64>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d102      	bne.n	800034a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000344:	4b11      	ldr	r3, [pc, #68]	; (800038c <_sbrk+0x64>)
 8000346:	4a12      	ldr	r2, [pc, #72]	; (8000390 <_sbrk+0x68>)
 8000348:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800034a:	4b10      	ldr	r3, [pc, #64]	; (800038c <_sbrk+0x64>)
 800034c:	681a      	ldr	r2, [r3, #0]
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	4413      	add	r3, r2
 8000352:	693a      	ldr	r2, [r7, #16]
 8000354:	429a      	cmp	r2, r3
 8000356:	d207      	bcs.n	8000368 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000358:	f001 fc22 	bl	8001ba0 <__errno>
 800035c:	4603      	mov	r3, r0
 800035e:	220c      	movs	r2, #12
 8000360:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000362:	f04f 33ff 	mov.w	r3, #4294967295
 8000366:	e009      	b.n	800037c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000368:	4b08      	ldr	r3, [pc, #32]	; (800038c <_sbrk+0x64>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800036e:	4b07      	ldr	r3, [pc, #28]	; (800038c <_sbrk+0x64>)
 8000370:	681a      	ldr	r2, [r3, #0]
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	4413      	add	r3, r2
 8000376:	4a05      	ldr	r2, [pc, #20]	; (800038c <_sbrk+0x64>)
 8000378:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800037a:	68fb      	ldr	r3, [r7, #12]
}
 800037c:	4618      	mov	r0, r3
 800037e:	3718      	adds	r7, #24
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}
 8000384:	20005000 	.word	0x20005000
 8000388:	00000400 	.word	0x00000400
 800038c:	2000008c 	.word	0x2000008c
 8000390:	20000138 	.word	0x20000138

08000394 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000398:	bf00      	nop
 800039a:	46bd      	mov	sp, r7
 800039c:	bc80      	pop	{r7}
 800039e:	4770      	bx	lr

080003a0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b08c      	sub	sp, #48	; 0x30
 80003a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80003a6:	f107 030c 	add.w	r3, r7, #12
 80003aa:	2224      	movs	r2, #36	; 0x24
 80003ac:	2100      	movs	r1, #0
 80003ae:	4618      	mov	r0, r3
 80003b0:	f001 fc20 	bl	8001bf4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003b4:	1d3b      	adds	r3, r7, #4
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80003bc:	4b21      	ldr	r3, [pc, #132]	; (8000444 <MX_TIM2_Init+0xa4>)
 80003be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003c2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80003c4:	4b1f      	ldr	r3, [pc, #124]	; (8000444 <MX_TIM2_Init+0xa4>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003ca:	4b1e      	ldr	r3, [pc, #120]	; (8000444 <MX_TIM2_Init+0xa4>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80003d0:	4b1c      	ldr	r3, [pc, #112]	; (8000444 <MX_TIM2_Init+0xa4>)
 80003d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80003d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003d8:	4b1a      	ldr	r3, [pc, #104]	; (8000444 <MX_TIM2_Init+0xa4>)
 80003da:	2200      	movs	r2, #0
 80003dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80003de:	4b19      	ldr	r3, [pc, #100]	; (8000444 <MX_TIM2_Init+0xa4>)
 80003e0:	2280      	movs	r2, #128	; 0x80
 80003e2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80003e4:	2303      	movs	r3, #3
 80003e6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80003e8:	2300      	movs	r3, #0
 80003ea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80003ec:	2301      	movs	r3, #1
 80003ee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80003f0:	2300      	movs	r3, #0
 80003f2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80003f4:	230a      	movs	r3, #10
 80003f6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80003f8:	2300      	movs	r3, #0
 80003fa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80003fc:	2301      	movs	r3, #1
 80003fe:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000400:	2300      	movs	r3, #0
 8000402:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8000404:	230a      	movs	r3, #10
 8000406:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000408:	f107 030c 	add.w	r3, r7, #12
 800040c:	4619      	mov	r1, r3
 800040e:	480d      	ldr	r0, [pc, #52]	; (8000444 <MX_TIM2_Init+0xa4>)
 8000410:	f000 fffa 	bl	8001408 <HAL_TIM_Encoder_Init>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d001      	beq.n	800041e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800041a:	f7ff ff26 	bl	800026a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800041e:	2300      	movs	r3, #0
 8000420:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000422:	2300      	movs	r3, #0
 8000424:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000426:	1d3b      	adds	r3, r7, #4
 8000428:	4619      	mov	r1, r3
 800042a:	4806      	ldr	r0, [pc, #24]	; (8000444 <MX_TIM2_Init+0xa4>)
 800042c:	f001 f9a2 	bl	8001774 <HAL_TIMEx_MasterConfigSynchronization>
 8000430:	4603      	mov	r3, r0
 8000432:	2b00      	cmp	r3, #0
 8000434:	d001      	beq.n	800043a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000436:	f7ff ff18 	bl	800026a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800043a:	bf00      	nop
 800043c:	3730      	adds	r7, #48	; 0x30
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	20000098 	.word	0x20000098

08000448 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b088      	sub	sp, #32
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000450:	f107 0310 	add.w	r3, r7, #16
 8000454:	2200      	movs	r2, #0
 8000456:	601a      	str	r2, [r3, #0]
 8000458:	605a      	str	r2, [r3, #4]
 800045a:	609a      	str	r2, [r3, #8]
 800045c:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000466:	d123      	bne.n	80004b0 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000468:	4b13      	ldr	r3, [pc, #76]	; (80004b8 <HAL_TIM_Encoder_MspInit+0x70>)
 800046a:	69db      	ldr	r3, [r3, #28]
 800046c:	4a12      	ldr	r2, [pc, #72]	; (80004b8 <HAL_TIM_Encoder_MspInit+0x70>)
 800046e:	f043 0301 	orr.w	r3, r3, #1
 8000472:	61d3      	str	r3, [r2, #28]
 8000474:	4b10      	ldr	r3, [pc, #64]	; (80004b8 <HAL_TIM_Encoder_MspInit+0x70>)
 8000476:	69db      	ldr	r3, [r3, #28]
 8000478:	f003 0301 	and.w	r3, r3, #1
 800047c:	60fb      	str	r3, [r7, #12]
 800047e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000480:	4b0d      	ldr	r3, [pc, #52]	; (80004b8 <HAL_TIM_Encoder_MspInit+0x70>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	4a0c      	ldr	r2, [pc, #48]	; (80004b8 <HAL_TIM_Encoder_MspInit+0x70>)
 8000486:	f043 0304 	orr.w	r3, r3, #4
 800048a:	6193      	str	r3, [r2, #24]
 800048c:	4b0a      	ldr	r3, [pc, #40]	; (80004b8 <HAL_TIM_Encoder_MspInit+0x70>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	f003 0304 	and.w	r3, r3, #4
 8000494:	60bb      	str	r3, [r7, #8]
 8000496:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000498:	2303      	movs	r3, #3
 800049a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800049c:	2300      	movs	r3, #0
 800049e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a0:	2300      	movs	r3, #0
 80004a2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a4:	f107 0310 	add.w	r3, r7, #16
 80004a8:	4619      	mov	r1, r3
 80004aa:	4804      	ldr	r0, [pc, #16]	; (80004bc <HAL_TIM_Encoder_MspInit+0x74>)
 80004ac:	f000 fa0e 	bl	80008cc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80004b0:	bf00      	nop
 80004b2:	3720      	adds	r7, #32
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	40021000 	.word	0x40021000
 80004bc:	40010800 	.word	0x40010800

080004c0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80004c4:	4b11      	ldr	r3, [pc, #68]	; (800050c <MX_USART1_UART_Init+0x4c>)
 80004c6:	4a12      	ldr	r2, [pc, #72]	; (8000510 <MX_USART1_UART_Init+0x50>)
 80004c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80004ca:	4b10      	ldr	r3, [pc, #64]	; (800050c <MX_USART1_UART_Init+0x4c>)
 80004cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80004d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80004d2:	4b0e      	ldr	r3, [pc, #56]	; (800050c <MX_USART1_UART_Init+0x4c>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80004d8:	4b0c      	ldr	r3, [pc, #48]	; (800050c <MX_USART1_UART_Init+0x4c>)
 80004da:	2200      	movs	r2, #0
 80004dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80004de:	4b0b      	ldr	r3, [pc, #44]	; (800050c <MX_USART1_UART_Init+0x4c>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80004e4:	4b09      	ldr	r3, [pc, #36]	; (800050c <MX_USART1_UART_Init+0x4c>)
 80004e6:	220c      	movs	r2, #12
 80004e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004ea:	4b08      	ldr	r3, [pc, #32]	; (800050c <MX_USART1_UART_Init+0x4c>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004f0:	4b06      	ldr	r3, [pc, #24]	; (800050c <MX_USART1_UART_Init+0x4c>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004f6:	4805      	ldr	r0, [pc, #20]	; (800050c <MX_USART1_UART_Init+0x4c>)
 80004f8:	f001 f99a 	bl	8001830 <HAL_UART_Init>
 80004fc:	4603      	mov	r3, r0
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d001      	beq.n	8000506 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000502:	f7ff feb2 	bl	800026a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000506:	bf00      	nop
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	200000e0 	.word	0x200000e0
 8000510:	40013800 	.word	0x40013800

08000514 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b088      	sub	sp, #32
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800051c:	f107 0310 	add.w	r3, r7, #16
 8000520:	2200      	movs	r2, #0
 8000522:	601a      	str	r2, [r3, #0]
 8000524:	605a      	str	r2, [r3, #4]
 8000526:	609a      	str	r2, [r3, #8]
 8000528:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	4a1c      	ldr	r2, [pc, #112]	; (80005a0 <HAL_UART_MspInit+0x8c>)
 8000530:	4293      	cmp	r3, r2
 8000532:	d131      	bne.n	8000598 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000534:	4b1b      	ldr	r3, [pc, #108]	; (80005a4 <HAL_UART_MspInit+0x90>)
 8000536:	699b      	ldr	r3, [r3, #24]
 8000538:	4a1a      	ldr	r2, [pc, #104]	; (80005a4 <HAL_UART_MspInit+0x90>)
 800053a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800053e:	6193      	str	r3, [r2, #24]
 8000540:	4b18      	ldr	r3, [pc, #96]	; (80005a4 <HAL_UART_MspInit+0x90>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000548:	60fb      	str	r3, [r7, #12]
 800054a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800054c:	4b15      	ldr	r3, [pc, #84]	; (80005a4 <HAL_UART_MspInit+0x90>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	4a14      	ldr	r2, [pc, #80]	; (80005a4 <HAL_UART_MspInit+0x90>)
 8000552:	f043 0304 	orr.w	r3, r3, #4
 8000556:	6193      	str	r3, [r2, #24]
 8000558:	4b12      	ldr	r3, [pc, #72]	; (80005a4 <HAL_UART_MspInit+0x90>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f003 0304 	and.w	r3, r3, #4
 8000560:	60bb      	str	r3, [r7, #8]
 8000562:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000564:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000568:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800056a:	2302      	movs	r3, #2
 800056c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800056e:	2303      	movs	r3, #3
 8000570:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000572:	f107 0310 	add.w	r3, r7, #16
 8000576:	4619      	mov	r1, r3
 8000578:	480b      	ldr	r0, [pc, #44]	; (80005a8 <HAL_UART_MspInit+0x94>)
 800057a:	f000 f9a7 	bl	80008cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800057e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000582:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000584:	2300      	movs	r3, #0
 8000586:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000588:	2300      	movs	r3, #0
 800058a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800058c:	f107 0310 	add.w	r3, r7, #16
 8000590:	4619      	mov	r1, r3
 8000592:	4805      	ldr	r0, [pc, #20]	; (80005a8 <HAL_UART_MspInit+0x94>)
 8000594:	f000 f99a 	bl	80008cc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000598:	bf00      	nop
 800059a:	3720      	adds	r7, #32
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	40013800 	.word	0x40013800
 80005a4:	40021000 	.word	0x40021000
 80005a8:	40010800 	.word	0x40010800

080005ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005ac:	480c      	ldr	r0, [pc, #48]	; (80005e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80005ae:	490d      	ldr	r1, [pc, #52]	; (80005e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80005b0:	4a0d      	ldr	r2, [pc, #52]	; (80005e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80005b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005b4:	e002      	b.n	80005bc <LoopCopyDataInit>

080005b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005ba:	3304      	adds	r3, #4

080005bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005c0:	d3f9      	bcc.n	80005b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005c2:	4a0a      	ldr	r2, [pc, #40]	; (80005ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80005c4:	4c0a      	ldr	r4, [pc, #40]	; (80005f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80005c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005c8:	e001      	b.n	80005ce <LoopFillZerobss>

080005ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005cc:	3204      	adds	r2, #4

080005ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005d0:	d3fb      	bcc.n	80005ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005d2:	f7ff fedf 	bl	8000394 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005d6:	f001 fae9 	bl	8001bac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005da:	f7ff fdd9 	bl	8000190 <main>
  bx lr
 80005de:	4770      	bx	lr
  ldr r0, =_sdata
 80005e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005e4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80005e8:	0800250c 	.word	0x0800250c
  ldr r2, =_sbss
 80005ec:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80005f0:	20000138 	.word	0x20000138

080005f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005f4:	e7fe      	b.n	80005f4 <ADC1_2_IRQHandler>
	...

080005f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005fc:	4b08      	ldr	r3, [pc, #32]	; (8000620 <HAL_Init+0x28>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a07      	ldr	r2, [pc, #28]	; (8000620 <HAL_Init+0x28>)
 8000602:	f043 0310 	orr.w	r3, r3, #16
 8000606:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000608:	2003      	movs	r0, #3
 800060a:	f000 f92b 	bl	8000864 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800060e:	200f      	movs	r0, #15
 8000610:	f000 f808 	bl	8000624 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000614:	f7ff fe2e 	bl	8000274 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000618:	2300      	movs	r3, #0
}
 800061a:	4618      	mov	r0, r3
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40022000 	.word	0x40022000

08000624 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800062c:	4b12      	ldr	r3, [pc, #72]	; (8000678 <HAL_InitTick+0x54>)
 800062e:	681a      	ldr	r2, [r3, #0]
 8000630:	4b12      	ldr	r3, [pc, #72]	; (800067c <HAL_InitTick+0x58>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	4619      	mov	r1, r3
 8000636:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800063a:	fbb3 f3f1 	udiv	r3, r3, r1
 800063e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000642:	4618      	mov	r0, r3
 8000644:	f000 f935 	bl	80008b2 <HAL_SYSTICK_Config>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800064e:	2301      	movs	r3, #1
 8000650:	e00e      	b.n	8000670 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2b0f      	cmp	r3, #15
 8000656:	d80a      	bhi.n	800066e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000658:	2200      	movs	r2, #0
 800065a:	6879      	ldr	r1, [r7, #4]
 800065c:	f04f 30ff 	mov.w	r0, #4294967295
 8000660:	f000 f90b 	bl	800087a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000664:	4a06      	ldr	r2, [pc, #24]	; (8000680 <HAL_InitTick+0x5c>)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800066a:	2300      	movs	r3, #0
 800066c:	e000      	b.n	8000670 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800066e:	2301      	movs	r3, #1
}
 8000670:	4618      	mov	r0, r3
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	20000000 	.word	0x20000000
 800067c:	20000008 	.word	0x20000008
 8000680:	20000004 	.word	0x20000004

08000684 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000688:	4b05      	ldr	r3, [pc, #20]	; (80006a0 <HAL_IncTick+0x1c>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	461a      	mov	r2, r3
 800068e:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <HAL_IncTick+0x20>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4413      	add	r3, r2
 8000694:	4a03      	ldr	r2, [pc, #12]	; (80006a4 <HAL_IncTick+0x20>)
 8000696:	6013      	str	r3, [r2, #0]
}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	bc80      	pop	{r7}
 800069e:	4770      	bx	lr
 80006a0:	20000008 	.word	0x20000008
 80006a4:	20000124 	.word	0x20000124

080006a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  return uwTick;
 80006ac:	4b02      	ldr	r3, [pc, #8]	; (80006b8 <HAL_GetTick+0x10>)
 80006ae:	681b      	ldr	r3, [r3, #0]
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bc80      	pop	{r7}
 80006b6:	4770      	bx	lr
 80006b8:	20000124 	.word	0x20000124

080006bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006c4:	f7ff fff0 	bl	80006a8 <HAL_GetTick>
 80006c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006d4:	d005      	beq.n	80006e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006d6:	4b0a      	ldr	r3, [pc, #40]	; (8000700 <HAL_Delay+0x44>)
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	461a      	mov	r2, r3
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	4413      	add	r3, r2
 80006e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006e2:	bf00      	nop
 80006e4:	f7ff ffe0 	bl	80006a8 <HAL_GetTick>
 80006e8:	4602      	mov	r2, r0
 80006ea:	68bb      	ldr	r3, [r7, #8]
 80006ec:	1ad3      	subs	r3, r2, r3
 80006ee:	68fa      	ldr	r2, [r7, #12]
 80006f0:	429a      	cmp	r2, r3
 80006f2:	d8f7      	bhi.n	80006e4 <HAL_Delay+0x28>
  {
  }
}
 80006f4:	bf00      	nop
 80006f6:	bf00      	nop
 80006f8:	3710      	adds	r7, #16
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	20000008 	.word	0x20000008

08000704 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	f003 0307 	and.w	r3, r3, #7
 8000712:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000714:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <__NVIC_SetPriorityGrouping+0x44>)
 8000716:	68db      	ldr	r3, [r3, #12]
 8000718:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800071a:	68ba      	ldr	r2, [r7, #8]
 800071c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000720:	4013      	ands	r3, r2
 8000722:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000728:	68bb      	ldr	r3, [r7, #8]
 800072a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800072c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000730:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000734:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000736:	4a04      	ldr	r2, [pc, #16]	; (8000748 <__NVIC_SetPriorityGrouping+0x44>)
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	60d3      	str	r3, [r2, #12]
}
 800073c:	bf00      	nop
 800073e:	3714      	adds	r7, #20
 8000740:	46bd      	mov	sp, r7
 8000742:	bc80      	pop	{r7}
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000750:	4b04      	ldr	r3, [pc, #16]	; (8000764 <__NVIC_GetPriorityGrouping+0x18>)
 8000752:	68db      	ldr	r3, [r3, #12]
 8000754:	0a1b      	lsrs	r3, r3, #8
 8000756:	f003 0307 	and.w	r3, r3, #7
}
 800075a:	4618      	mov	r0, r3
 800075c:	46bd      	mov	sp, r7
 800075e:	bc80      	pop	{r7}
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	e000ed00 	.word	0xe000ed00

08000768 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	6039      	str	r1, [r7, #0]
 8000772:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000778:	2b00      	cmp	r3, #0
 800077a:	db0a      	blt.n	8000792 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	b2da      	uxtb	r2, r3
 8000780:	490c      	ldr	r1, [pc, #48]	; (80007b4 <__NVIC_SetPriority+0x4c>)
 8000782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000786:	0112      	lsls	r2, r2, #4
 8000788:	b2d2      	uxtb	r2, r2
 800078a:	440b      	add	r3, r1
 800078c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000790:	e00a      	b.n	80007a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	b2da      	uxtb	r2, r3
 8000796:	4908      	ldr	r1, [pc, #32]	; (80007b8 <__NVIC_SetPriority+0x50>)
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	f003 030f 	and.w	r3, r3, #15
 800079e:	3b04      	subs	r3, #4
 80007a0:	0112      	lsls	r2, r2, #4
 80007a2:	b2d2      	uxtb	r2, r2
 80007a4:	440b      	add	r3, r1
 80007a6:	761a      	strb	r2, [r3, #24]
}
 80007a8:	bf00      	nop
 80007aa:	370c      	adds	r7, #12
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bc80      	pop	{r7}
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	e000e100 	.word	0xe000e100
 80007b8:	e000ed00 	.word	0xe000ed00

080007bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007bc:	b480      	push	{r7}
 80007be:	b089      	sub	sp, #36	; 0x24
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	f003 0307 	and.w	r3, r3, #7
 80007ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007d0:	69fb      	ldr	r3, [r7, #28]
 80007d2:	f1c3 0307 	rsb	r3, r3, #7
 80007d6:	2b04      	cmp	r3, #4
 80007d8:	bf28      	it	cs
 80007da:	2304      	movcs	r3, #4
 80007dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007de:	69fb      	ldr	r3, [r7, #28]
 80007e0:	3304      	adds	r3, #4
 80007e2:	2b06      	cmp	r3, #6
 80007e4:	d902      	bls.n	80007ec <NVIC_EncodePriority+0x30>
 80007e6:	69fb      	ldr	r3, [r7, #28]
 80007e8:	3b03      	subs	r3, #3
 80007ea:	e000      	b.n	80007ee <NVIC_EncodePriority+0x32>
 80007ec:	2300      	movs	r3, #0
 80007ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f0:	f04f 32ff 	mov.w	r2, #4294967295
 80007f4:	69bb      	ldr	r3, [r7, #24]
 80007f6:	fa02 f303 	lsl.w	r3, r2, r3
 80007fa:	43da      	mvns	r2, r3
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	401a      	ands	r2, r3
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000804:	f04f 31ff 	mov.w	r1, #4294967295
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	fa01 f303 	lsl.w	r3, r1, r3
 800080e:	43d9      	mvns	r1, r3
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000814:	4313      	orrs	r3, r2
         );
}
 8000816:	4618      	mov	r0, r3
 8000818:	3724      	adds	r7, #36	; 0x24
 800081a:	46bd      	mov	sp, r7
 800081c:	bc80      	pop	{r7}
 800081e:	4770      	bx	lr

08000820 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	3b01      	subs	r3, #1
 800082c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000830:	d301      	bcc.n	8000836 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000832:	2301      	movs	r3, #1
 8000834:	e00f      	b.n	8000856 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000836:	4a0a      	ldr	r2, [pc, #40]	; (8000860 <SysTick_Config+0x40>)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	3b01      	subs	r3, #1
 800083c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800083e:	210f      	movs	r1, #15
 8000840:	f04f 30ff 	mov.w	r0, #4294967295
 8000844:	f7ff ff90 	bl	8000768 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000848:	4b05      	ldr	r3, [pc, #20]	; (8000860 <SysTick_Config+0x40>)
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800084e:	4b04      	ldr	r3, [pc, #16]	; (8000860 <SysTick_Config+0x40>)
 8000850:	2207      	movs	r2, #7
 8000852:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000854:	2300      	movs	r3, #0
}
 8000856:	4618      	mov	r0, r3
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	e000e010 	.word	0xe000e010

08000864 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f7ff ff49 	bl	8000704 <__NVIC_SetPriorityGrouping>
}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}

0800087a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800087a:	b580      	push	{r7, lr}
 800087c:	b086      	sub	sp, #24
 800087e:	af00      	add	r7, sp, #0
 8000880:	4603      	mov	r3, r0
 8000882:	60b9      	str	r1, [r7, #8]
 8000884:	607a      	str	r2, [r7, #4]
 8000886:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000888:	2300      	movs	r3, #0
 800088a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800088c:	f7ff ff5e 	bl	800074c <__NVIC_GetPriorityGrouping>
 8000890:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000892:	687a      	ldr	r2, [r7, #4]
 8000894:	68b9      	ldr	r1, [r7, #8]
 8000896:	6978      	ldr	r0, [r7, #20]
 8000898:	f7ff ff90 	bl	80007bc <NVIC_EncodePriority>
 800089c:	4602      	mov	r2, r0
 800089e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008a2:	4611      	mov	r1, r2
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff ff5f 	bl	8000768 <__NVIC_SetPriority>
}
 80008aa:	bf00      	nop
 80008ac:	3718      	adds	r7, #24
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	b082      	sub	sp, #8
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008ba:	6878      	ldr	r0, [r7, #4]
 80008bc:	f7ff ffb0 	bl	8000820 <SysTick_Config>
 80008c0:	4603      	mov	r3, r0
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
	...

080008cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b08b      	sub	sp, #44	; 0x2c
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008d6:	2300      	movs	r3, #0
 80008d8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80008da:	2300      	movs	r3, #0
 80008dc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008de:	e169      	b.n	8000bb4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80008e0:	2201      	movs	r2, #1
 80008e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008e4:	fa02 f303 	lsl.w	r3, r2, r3
 80008e8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	69fa      	ldr	r2, [r7, #28]
 80008f0:	4013      	ands	r3, r2
 80008f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008f4:	69ba      	ldr	r2, [r7, #24]
 80008f6:	69fb      	ldr	r3, [r7, #28]
 80008f8:	429a      	cmp	r2, r3
 80008fa:	f040 8158 	bne.w	8000bae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	4a9a      	ldr	r2, [pc, #616]	; (8000b6c <HAL_GPIO_Init+0x2a0>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d05e      	beq.n	80009c6 <HAL_GPIO_Init+0xfa>
 8000908:	4a98      	ldr	r2, [pc, #608]	; (8000b6c <HAL_GPIO_Init+0x2a0>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d875      	bhi.n	80009fa <HAL_GPIO_Init+0x12e>
 800090e:	4a98      	ldr	r2, [pc, #608]	; (8000b70 <HAL_GPIO_Init+0x2a4>)
 8000910:	4293      	cmp	r3, r2
 8000912:	d058      	beq.n	80009c6 <HAL_GPIO_Init+0xfa>
 8000914:	4a96      	ldr	r2, [pc, #600]	; (8000b70 <HAL_GPIO_Init+0x2a4>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d86f      	bhi.n	80009fa <HAL_GPIO_Init+0x12e>
 800091a:	4a96      	ldr	r2, [pc, #600]	; (8000b74 <HAL_GPIO_Init+0x2a8>)
 800091c:	4293      	cmp	r3, r2
 800091e:	d052      	beq.n	80009c6 <HAL_GPIO_Init+0xfa>
 8000920:	4a94      	ldr	r2, [pc, #592]	; (8000b74 <HAL_GPIO_Init+0x2a8>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d869      	bhi.n	80009fa <HAL_GPIO_Init+0x12e>
 8000926:	4a94      	ldr	r2, [pc, #592]	; (8000b78 <HAL_GPIO_Init+0x2ac>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d04c      	beq.n	80009c6 <HAL_GPIO_Init+0xfa>
 800092c:	4a92      	ldr	r2, [pc, #584]	; (8000b78 <HAL_GPIO_Init+0x2ac>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d863      	bhi.n	80009fa <HAL_GPIO_Init+0x12e>
 8000932:	4a92      	ldr	r2, [pc, #584]	; (8000b7c <HAL_GPIO_Init+0x2b0>)
 8000934:	4293      	cmp	r3, r2
 8000936:	d046      	beq.n	80009c6 <HAL_GPIO_Init+0xfa>
 8000938:	4a90      	ldr	r2, [pc, #576]	; (8000b7c <HAL_GPIO_Init+0x2b0>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d85d      	bhi.n	80009fa <HAL_GPIO_Init+0x12e>
 800093e:	2b12      	cmp	r3, #18
 8000940:	d82a      	bhi.n	8000998 <HAL_GPIO_Init+0xcc>
 8000942:	2b12      	cmp	r3, #18
 8000944:	d859      	bhi.n	80009fa <HAL_GPIO_Init+0x12e>
 8000946:	a201      	add	r2, pc, #4	; (adr r2, 800094c <HAL_GPIO_Init+0x80>)
 8000948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800094c:	080009c7 	.word	0x080009c7
 8000950:	080009a1 	.word	0x080009a1
 8000954:	080009b3 	.word	0x080009b3
 8000958:	080009f5 	.word	0x080009f5
 800095c:	080009fb 	.word	0x080009fb
 8000960:	080009fb 	.word	0x080009fb
 8000964:	080009fb 	.word	0x080009fb
 8000968:	080009fb 	.word	0x080009fb
 800096c:	080009fb 	.word	0x080009fb
 8000970:	080009fb 	.word	0x080009fb
 8000974:	080009fb 	.word	0x080009fb
 8000978:	080009fb 	.word	0x080009fb
 800097c:	080009fb 	.word	0x080009fb
 8000980:	080009fb 	.word	0x080009fb
 8000984:	080009fb 	.word	0x080009fb
 8000988:	080009fb 	.word	0x080009fb
 800098c:	080009fb 	.word	0x080009fb
 8000990:	080009a9 	.word	0x080009a9
 8000994:	080009bd 	.word	0x080009bd
 8000998:	4a79      	ldr	r2, [pc, #484]	; (8000b80 <HAL_GPIO_Init+0x2b4>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d013      	beq.n	80009c6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800099e:	e02c      	b.n	80009fa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	68db      	ldr	r3, [r3, #12]
 80009a4:	623b      	str	r3, [r7, #32]
          break;
 80009a6:	e029      	b.n	80009fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	68db      	ldr	r3, [r3, #12]
 80009ac:	3304      	adds	r3, #4
 80009ae:	623b      	str	r3, [r7, #32]
          break;
 80009b0:	e024      	b.n	80009fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	68db      	ldr	r3, [r3, #12]
 80009b6:	3308      	adds	r3, #8
 80009b8:	623b      	str	r3, [r7, #32]
          break;
 80009ba:	e01f      	b.n	80009fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	68db      	ldr	r3, [r3, #12]
 80009c0:	330c      	adds	r3, #12
 80009c2:	623b      	str	r3, [r7, #32]
          break;
 80009c4:	e01a      	b.n	80009fc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	689b      	ldr	r3, [r3, #8]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d102      	bne.n	80009d4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80009ce:	2304      	movs	r3, #4
 80009d0:	623b      	str	r3, [r7, #32]
          break;
 80009d2:	e013      	b.n	80009fc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	689b      	ldr	r3, [r3, #8]
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d105      	bne.n	80009e8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009dc:	2308      	movs	r3, #8
 80009de:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	69fa      	ldr	r2, [r7, #28]
 80009e4:	611a      	str	r2, [r3, #16]
          break;
 80009e6:	e009      	b.n	80009fc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009e8:	2308      	movs	r3, #8
 80009ea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	69fa      	ldr	r2, [r7, #28]
 80009f0:	615a      	str	r2, [r3, #20]
          break;
 80009f2:	e003      	b.n	80009fc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80009f4:	2300      	movs	r3, #0
 80009f6:	623b      	str	r3, [r7, #32]
          break;
 80009f8:	e000      	b.n	80009fc <HAL_GPIO_Init+0x130>
          break;
 80009fa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009fc:	69bb      	ldr	r3, [r7, #24]
 80009fe:	2bff      	cmp	r3, #255	; 0xff
 8000a00:	d801      	bhi.n	8000a06 <HAL_GPIO_Init+0x13a>
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	e001      	b.n	8000a0a <HAL_GPIO_Init+0x13e>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	3304      	adds	r3, #4
 8000a0a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a0c:	69bb      	ldr	r3, [r7, #24]
 8000a0e:	2bff      	cmp	r3, #255	; 0xff
 8000a10:	d802      	bhi.n	8000a18 <HAL_GPIO_Init+0x14c>
 8000a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	e002      	b.n	8000a1e <HAL_GPIO_Init+0x152>
 8000a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a1a:	3b08      	subs	r3, #8
 8000a1c:	009b      	lsls	r3, r3, #2
 8000a1e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	681a      	ldr	r2, [r3, #0]
 8000a24:	210f      	movs	r1, #15
 8000a26:	693b      	ldr	r3, [r7, #16]
 8000a28:	fa01 f303 	lsl.w	r3, r1, r3
 8000a2c:	43db      	mvns	r3, r3
 8000a2e:	401a      	ands	r2, r3
 8000a30:	6a39      	ldr	r1, [r7, #32]
 8000a32:	693b      	ldr	r3, [r7, #16]
 8000a34:	fa01 f303 	lsl.w	r3, r1, r3
 8000a38:	431a      	orrs	r2, r3
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	f000 80b1 	beq.w	8000bae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a4c:	4b4d      	ldr	r3, [pc, #308]	; (8000b84 <HAL_GPIO_Init+0x2b8>)
 8000a4e:	699b      	ldr	r3, [r3, #24]
 8000a50:	4a4c      	ldr	r2, [pc, #304]	; (8000b84 <HAL_GPIO_Init+0x2b8>)
 8000a52:	f043 0301 	orr.w	r3, r3, #1
 8000a56:	6193      	str	r3, [r2, #24]
 8000a58:	4b4a      	ldr	r3, [pc, #296]	; (8000b84 <HAL_GPIO_Init+0x2b8>)
 8000a5a:	699b      	ldr	r3, [r3, #24]
 8000a5c:	f003 0301 	and.w	r3, r3, #1
 8000a60:	60bb      	str	r3, [r7, #8]
 8000a62:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a64:	4a48      	ldr	r2, [pc, #288]	; (8000b88 <HAL_GPIO_Init+0x2bc>)
 8000a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a68:	089b      	lsrs	r3, r3, #2
 8000a6a:	3302      	adds	r3, #2
 8000a6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a70:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a74:	f003 0303 	and.w	r3, r3, #3
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	220f      	movs	r2, #15
 8000a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a80:	43db      	mvns	r3, r3
 8000a82:	68fa      	ldr	r2, [r7, #12]
 8000a84:	4013      	ands	r3, r2
 8000a86:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	4a40      	ldr	r2, [pc, #256]	; (8000b8c <HAL_GPIO_Init+0x2c0>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d013      	beq.n	8000ab8 <HAL_GPIO_Init+0x1ec>
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	4a3f      	ldr	r2, [pc, #252]	; (8000b90 <HAL_GPIO_Init+0x2c4>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d00d      	beq.n	8000ab4 <HAL_GPIO_Init+0x1e8>
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	4a3e      	ldr	r2, [pc, #248]	; (8000b94 <HAL_GPIO_Init+0x2c8>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d007      	beq.n	8000ab0 <HAL_GPIO_Init+0x1e4>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	4a3d      	ldr	r2, [pc, #244]	; (8000b98 <HAL_GPIO_Init+0x2cc>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d101      	bne.n	8000aac <HAL_GPIO_Init+0x1e0>
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	e006      	b.n	8000aba <HAL_GPIO_Init+0x1ee>
 8000aac:	2304      	movs	r3, #4
 8000aae:	e004      	b.n	8000aba <HAL_GPIO_Init+0x1ee>
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	e002      	b.n	8000aba <HAL_GPIO_Init+0x1ee>
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	e000      	b.n	8000aba <HAL_GPIO_Init+0x1ee>
 8000ab8:	2300      	movs	r3, #0
 8000aba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000abc:	f002 0203 	and.w	r2, r2, #3
 8000ac0:	0092      	lsls	r2, r2, #2
 8000ac2:	4093      	lsls	r3, r2
 8000ac4:	68fa      	ldr	r2, [r7, #12]
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000aca:	492f      	ldr	r1, [pc, #188]	; (8000b88 <HAL_GPIO_Init+0x2bc>)
 8000acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ace:	089b      	lsrs	r3, r3, #2
 8000ad0:	3302      	adds	r3, #2
 8000ad2:	68fa      	ldr	r2, [r7, #12]
 8000ad4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d006      	beq.n	8000af2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ae4:	4b2d      	ldr	r3, [pc, #180]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	492c      	ldr	r1, [pc, #176]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000aea:	69bb      	ldr	r3, [r7, #24]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	600b      	str	r3, [r1, #0]
 8000af0:	e006      	b.n	8000b00 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000af2:	4b2a      	ldr	r3, [pc, #168]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	69bb      	ldr	r3, [r7, #24]
 8000af8:	43db      	mvns	r3, r3
 8000afa:	4928      	ldr	r1, [pc, #160]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000afc:	4013      	ands	r3, r2
 8000afe:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d006      	beq.n	8000b1a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b0c:	4b23      	ldr	r3, [pc, #140]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000b0e:	685a      	ldr	r2, [r3, #4]
 8000b10:	4922      	ldr	r1, [pc, #136]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000b12:	69bb      	ldr	r3, [r7, #24]
 8000b14:	4313      	orrs	r3, r2
 8000b16:	604b      	str	r3, [r1, #4]
 8000b18:	e006      	b.n	8000b28 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b1a:	4b20      	ldr	r3, [pc, #128]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000b1c:	685a      	ldr	r2, [r3, #4]
 8000b1e:	69bb      	ldr	r3, [r7, #24]
 8000b20:	43db      	mvns	r3, r3
 8000b22:	491e      	ldr	r1, [pc, #120]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000b24:	4013      	ands	r3, r2
 8000b26:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d006      	beq.n	8000b42 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b34:	4b19      	ldr	r3, [pc, #100]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000b36:	689a      	ldr	r2, [r3, #8]
 8000b38:	4918      	ldr	r1, [pc, #96]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000b3a:	69bb      	ldr	r3, [r7, #24]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	608b      	str	r3, [r1, #8]
 8000b40:	e006      	b.n	8000b50 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b42:	4b16      	ldr	r3, [pc, #88]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000b44:	689a      	ldr	r2, [r3, #8]
 8000b46:	69bb      	ldr	r3, [r7, #24]
 8000b48:	43db      	mvns	r3, r3
 8000b4a:	4914      	ldr	r1, [pc, #80]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d021      	beq.n	8000ba0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b5c:	4b0f      	ldr	r3, [pc, #60]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000b5e:	68da      	ldr	r2, [r3, #12]
 8000b60:	490e      	ldr	r1, [pc, #56]	; (8000b9c <HAL_GPIO_Init+0x2d0>)
 8000b62:	69bb      	ldr	r3, [r7, #24]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	60cb      	str	r3, [r1, #12]
 8000b68:	e021      	b.n	8000bae <HAL_GPIO_Init+0x2e2>
 8000b6a:	bf00      	nop
 8000b6c:	10320000 	.word	0x10320000
 8000b70:	10310000 	.word	0x10310000
 8000b74:	10220000 	.word	0x10220000
 8000b78:	10210000 	.word	0x10210000
 8000b7c:	10120000 	.word	0x10120000
 8000b80:	10110000 	.word	0x10110000
 8000b84:	40021000 	.word	0x40021000
 8000b88:	40010000 	.word	0x40010000
 8000b8c:	40010800 	.word	0x40010800
 8000b90:	40010c00 	.word	0x40010c00
 8000b94:	40011000 	.word	0x40011000
 8000b98:	40011400 	.word	0x40011400
 8000b9c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <HAL_GPIO_Init+0x304>)
 8000ba2:	68da      	ldr	r2, [r3, #12]
 8000ba4:	69bb      	ldr	r3, [r7, #24]
 8000ba6:	43db      	mvns	r3, r3
 8000ba8:	4909      	ldr	r1, [pc, #36]	; (8000bd0 <HAL_GPIO_Init+0x304>)
 8000baa:	4013      	ands	r3, r2
 8000bac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bba:	fa22 f303 	lsr.w	r3, r2, r3
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	f47f ae8e 	bne.w	80008e0 <HAL_GPIO_Init+0x14>
  }
}
 8000bc4:	bf00      	nop
 8000bc6:	bf00      	nop
 8000bc8:	372c      	adds	r7, #44	; 0x2c
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bc80      	pop	{r7}
 8000bce:	4770      	bx	lr
 8000bd0:	40010400 	.word	0x40010400

08000bd4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b086      	sub	sp, #24
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d101      	bne.n	8000be6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000be2:	2301      	movs	r3, #1
 8000be4:	e26c      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	f000 8087 	beq.w	8000d02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bf4:	4b92      	ldr	r3, [pc, #584]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	f003 030c 	and.w	r3, r3, #12
 8000bfc:	2b04      	cmp	r3, #4
 8000bfe:	d00c      	beq.n	8000c1a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c00:	4b8f      	ldr	r3, [pc, #572]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	f003 030c 	and.w	r3, r3, #12
 8000c08:	2b08      	cmp	r3, #8
 8000c0a:	d112      	bne.n	8000c32 <HAL_RCC_OscConfig+0x5e>
 8000c0c:	4b8c      	ldr	r3, [pc, #560]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c18:	d10b      	bne.n	8000c32 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c1a:	4b89      	ldr	r3, [pc, #548]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d06c      	beq.n	8000d00 <HAL_RCC_OscConfig+0x12c>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d168      	bne.n	8000d00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e246      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c3a:	d106      	bne.n	8000c4a <HAL_RCC_OscConfig+0x76>
 8000c3c:	4b80      	ldr	r3, [pc, #512]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a7f      	ldr	r2, [pc, #508]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c46:	6013      	str	r3, [r2, #0]
 8000c48:	e02e      	b.n	8000ca8 <HAL_RCC_OscConfig+0xd4>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	685b      	ldr	r3, [r3, #4]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d10c      	bne.n	8000c6c <HAL_RCC_OscConfig+0x98>
 8000c52:	4b7b      	ldr	r3, [pc, #492]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a7a      	ldr	r2, [pc, #488]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c5c:	6013      	str	r3, [r2, #0]
 8000c5e:	4b78      	ldr	r3, [pc, #480]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a77      	ldr	r2, [pc, #476]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c68:	6013      	str	r3, [r2, #0]
 8000c6a:	e01d      	b.n	8000ca8 <HAL_RCC_OscConfig+0xd4>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c74:	d10c      	bne.n	8000c90 <HAL_RCC_OscConfig+0xbc>
 8000c76:	4b72      	ldr	r3, [pc, #456]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a71      	ldr	r2, [pc, #452]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c80:	6013      	str	r3, [r2, #0]
 8000c82:	4b6f      	ldr	r3, [pc, #444]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4a6e      	ldr	r2, [pc, #440]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c8c:	6013      	str	r3, [r2, #0]
 8000c8e:	e00b      	b.n	8000ca8 <HAL_RCC_OscConfig+0xd4>
 8000c90:	4b6b      	ldr	r3, [pc, #428]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a6a      	ldr	r2, [pc, #424]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c9a:	6013      	str	r3, [r2, #0]
 8000c9c:	4b68      	ldr	r3, [pc, #416]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a67      	ldr	r2, [pc, #412]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000ca2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ca6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d013      	beq.n	8000cd8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb0:	f7ff fcfa 	bl	80006a8 <HAL_GetTick>
 8000cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cb6:	e008      	b.n	8000cca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cb8:	f7ff fcf6 	bl	80006a8 <HAL_GetTick>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	2b64      	cmp	r3, #100	; 0x64
 8000cc4:	d901      	bls.n	8000cca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	e1fa      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cca:	4b5d      	ldr	r3, [pc, #372]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d0f0      	beq.n	8000cb8 <HAL_RCC_OscConfig+0xe4>
 8000cd6:	e014      	b.n	8000d02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd8:	f7ff fce6 	bl	80006a8 <HAL_GetTick>
 8000cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cde:	e008      	b.n	8000cf2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ce0:	f7ff fce2 	bl	80006a8 <HAL_GetTick>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	2b64      	cmp	r3, #100	; 0x64
 8000cec:	d901      	bls.n	8000cf2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	e1e6      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cf2:	4b53      	ldr	r3, [pc, #332]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d1f0      	bne.n	8000ce0 <HAL_RCC_OscConfig+0x10c>
 8000cfe:	e000      	b.n	8000d02 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d063      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d0e:	4b4c      	ldr	r3, [pc, #304]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	f003 030c 	and.w	r3, r3, #12
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d00b      	beq.n	8000d32 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d1a:	4b49      	ldr	r3, [pc, #292]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	f003 030c 	and.w	r3, r3, #12
 8000d22:	2b08      	cmp	r3, #8
 8000d24:	d11c      	bne.n	8000d60 <HAL_RCC_OscConfig+0x18c>
 8000d26:	4b46      	ldr	r3, [pc, #280]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d116      	bne.n	8000d60 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d32:	4b43      	ldr	r3, [pc, #268]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 0302 	and.w	r3, r3, #2
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d005      	beq.n	8000d4a <HAL_RCC_OscConfig+0x176>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	691b      	ldr	r3, [r3, #16]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d001      	beq.n	8000d4a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
 8000d48:	e1ba      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d4a:	4b3d      	ldr	r3, [pc, #244]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	695b      	ldr	r3, [r3, #20]
 8000d56:	00db      	lsls	r3, r3, #3
 8000d58:	4939      	ldr	r1, [pc, #228]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d5e:	e03a      	b.n	8000dd6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	691b      	ldr	r3, [r3, #16]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d020      	beq.n	8000daa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d68:	4b36      	ldr	r3, [pc, #216]	; (8000e44 <HAL_RCC_OscConfig+0x270>)
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d6e:	f7ff fc9b 	bl	80006a8 <HAL_GetTick>
 8000d72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d74:	e008      	b.n	8000d88 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d76:	f7ff fc97 	bl	80006a8 <HAL_GetTick>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d901      	bls.n	8000d88 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d84:	2303      	movs	r3, #3
 8000d86:	e19b      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d88:	4b2d      	ldr	r3, [pc, #180]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f003 0302 	and.w	r3, r3, #2
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d0f0      	beq.n	8000d76 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d94:	4b2a      	ldr	r3, [pc, #168]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	695b      	ldr	r3, [r3, #20]
 8000da0:	00db      	lsls	r3, r3, #3
 8000da2:	4927      	ldr	r1, [pc, #156]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000da4:	4313      	orrs	r3, r2
 8000da6:	600b      	str	r3, [r1, #0]
 8000da8:	e015      	b.n	8000dd6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000daa:	4b26      	ldr	r3, [pc, #152]	; (8000e44 <HAL_RCC_OscConfig+0x270>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db0:	f7ff fc7a 	bl	80006a8 <HAL_GetTick>
 8000db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000db6:	e008      	b.n	8000dca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000db8:	f7ff fc76 	bl	80006a8 <HAL_GetTick>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d901      	bls.n	8000dca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000dc6:	2303      	movs	r3, #3
 8000dc8:	e17a      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dca:	4b1d      	ldr	r3, [pc, #116]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f003 0302 	and.w	r3, r3, #2
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d1f0      	bne.n	8000db8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f003 0308 	and.w	r3, r3, #8
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d03a      	beq.n	8000e58 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	699b      	ldr	r3, [r3, #24]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d019      	beq.n	8000e1e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dea:	4b17      	ldr	r3, [pc, #92]	; (8000e48 <HAL_RCC_OscConfig+0x274>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000df0:	f7ff fc5a 	bl	80006a8 <HAL_GetTick>
 8000df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000df6:	e008      	b.n	8000e0a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000df8:	f7ff fc56 	bl	80006a8 <HAL_GetTick>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d901      	bls.n	8000e0a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e06:	2303      	movs	r3, #3
 8000e08:	e15a      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e0a:	4b0d      	ldr	r3, [pc, #52]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e0e:	f003 0302 	and.w	r3, r3, #2
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d0f0      	beq.n	8000df8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e16:	2001      	movs	r0, #1
 8000e18:	f000 fad8 	bl	80013cc <RCC_Delay>
 8000e1c:	e01c      	b.n	8000e58 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e1e:	4b0a      	ldr	r3, [pc, #40]	; (8000e48 <HAL_RCC_OscConfig+0x274>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e24:	f7ff fc40 	bl	80006a8 <HAL_GetTick>
 8000e28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e2a:	e00f      	b.n	8000e4c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e2c:	f7ff fc3c 	bl	80006a8 <HAL_GetTick>
 8000e30:	4602      	mov	r2, r0
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	1ad3      	subs	r3, r2, r3
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	d908      	bls.n	8000e4c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	e140      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
 8000e3e:	bf00      	nop
 8000e40:	40021000 	.word	0x40021000
 8000e44:	42420000 	.word	0x42420000
 8000e48:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e4c:	4b9e      	ldr	r3, [pc, #632]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e50:	f003 0302 	and.w	r3, r3, #2
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d1e9      	bne.n	8000e2c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f003 0304 	and.w	r3, r3, #4
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	f000 80a6 	beq.w	8000fb2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e66:	2300      	movs	r3, #0
 8000e68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e6a:	4b97      	ldr	r3, [pc, #604]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000e6c:	69db      	ldr	r3, [r3, #28]
 8000e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d10d      	bne.n	8000e92 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e76:	4b94      	ldr	r3, [pc, #592]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000e78:	69db      	ldr	r3, [r3, #28]
 8000e7a:	4a93      	ldr	r2, [pc, #588]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000e7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e80:	61d3      	str	r3, [r2, #28]
 8000e82:	4b91      	ldr	r3, [pc, #580]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000e84:	69db      	ldr	r3, [r3, #28]
 8000e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e8a:	60bb      	str	r3, [r7, #8]
 8000e8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e92:	4b8e      	ldr	r3, [pc, #568]	; (80010cc <HAL_RCC_OscConfig+0x4f8>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d118      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e9e:	4b8b      	ldr	r3, [pc, #556]	; (80010cc <HAL_RCC_OscConfig+0x4f8>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a8a      	ldr	r2, [pc, #552]	; (80010cc <HAL_RCC_OscConfig+0x4f8>)
 8000ea4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ea8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000eaa:	f7ff fbfd 	bl	80006a8 <HAL_GetTick>
 8000eae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eb0:	e008      	b.n	8000ec4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000eb2:	f7ff fbf9 	bl	80006a8 <HAL_GetTick>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	1ad3      	subs	r3, r2, r3
 8000ebc:	2b64      	cmp	r3, #100	; 0x64
 8000ebe:	d901      	bls.n	8000ec4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	e0fd      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ec4:	4b81      	ldr	r3, [pc, #516]	; (80010cc <HAL_RCC_OscConfig+0x4f8>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d0f0      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d106      	bne.n	8000ee6 <HAL_RCC_OscConfig+0x312>
 8000ed8:	4b7b      	ldr	r3, [pc, #492]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000eda:	6a1b      	ldr	r3, [r3, #32]
 8000edc:	4a7a      	ldr	r2, [pc, #488]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000ede:	f043 0301 	orr.w	r3, r3, #1
 8000ee2:	6213      	str	r3, [r2, #32]
 8000ee4:	e02d      	b.n	8000f42 <HAL_RCC_OscConfig+0x36e>
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	68db      	ldr	r3, [r3, #12]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d10c      	bne.n	8000f08 <HAL_RCC_OscConfig+0x334>
 8000eee:	4b76      	ldr	r3, [pc, #472]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000ef0:	6a1b      	ldr	r3, [r3, #32]
 8000ef2:	4a75      	ldr	r2, [pc, #468]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000ef4:	f023 0301 	bic.w	r3, r3, #1
 8000ef8:	6213      	str	r3, [r2, #32]
 8000efa:	4b73      	ldr	r3, [pc, #460]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000efc:	6a1b      	ldr	r3, [r3, #32]
 8000efe:	4a72      	ldr	r2, [pc, #456]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000f00:	f023 0304 	bic.w	r3, r3, #4
 8000f04:	6213      	str	r3, [r2, #32]
 8000f06:	e01c      	b.n	8000f42 <HAL_RCC_OscConfig+0x36e>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	2b05      	cmp	r3, #5
 8000f0e:	d10c      	bne.n	8000f2a <HAL_RCC_OscConfig+0x356>
 8000f10:	4b6d      	ldr	r3, [pc, #436]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000f12:	6a1b      	ldr	r3, [r3, #32]
 8000f14:	4a6c      	ldr	r2, [pc, #432]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000f16:	f043 0304 	orr.w	r3, r3, #4
 8000f1a:	6213      	str	r3, [r2, #32]
 8000f1c:	4b6a      	ldr	r3, [pc, #424]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000f1e:	6a1b      	ldr	r3, [r3, #32]
 8000f20:	4a69      	ldr	r2, [pc, #420]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000f22:	f043 0301 	orr.w	r3, r3, #1
 8000f26:	6213      	str	r3, [r2, #32]
 8000f28:	e00b      	b.n	8000f42 <HAL_RCC_OscConfig+0x36e>
 8000f2a:	4b67      	ldr	r3, [pc, #412]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000f2c:	6a1b      	ldr	r3, [r3, #32]
 8000f2e:	4a66      	ldr	r2, [pc, #408]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000f30:	f023 0301 	bic.w	r3, r3, #1
 8000f34:	6213      	str	r3, [r2, #32]
 8000f36:	4b64      	ldr	r3, [pc, #400]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000f38:	6a1b      	ldr	r3, [r3, #32]
 8000f3a:	4a63      	ldr	r2, [pc, #396]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000f3c:	f023 0304 	bic.w	r3, r3, #4
 8000f40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	68db      	ldr	r3, [r3, #12]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d015      	beq.n	8000f76 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f4a:	f7ff fbad 	bl	80006a8 <HAL_GetTick>
 8000f4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f50:	e00a      	b.n	8000f68 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f52:	f7ff fba9 	bl	80006a8 <HAL_GetTick>
 8000f56:	4602      	mov	r2, r0
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d901      	bls.n	8000f68 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	e0ab      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f68:	4b57      	ldr	r3, [pc, #348]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000f6a:	6a1b      	ldr	r3, [r3, #32]
 8000f6c:	f003 0302 	and.w	r3, r3, #2
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d0ee      	beq.n	8000f52 <HAL_RCC_OscConfig+0x37e>
 8000f74:	e014      	b.n	8000fa0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f76:	f7ff fb97 	bl	80006a8 <HAL_GetTick>
 8000f7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f7c:	e00a      	b.n	8000f94 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f7e:	f7ff fb93 	bl	80006a8 <HAL_GetTick>
 8000f82:	4602      	mov	r2, r0
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d901      	bls.n	8000f94 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f90:	2303      	movs	r3, #3
 8000f92:	e095      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f94:	4b4c      	ldr	r3, [pc, #304]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000f96:	6a1b      	ldr	r3, [r3, #32]
 8000f98:	f003 0302 	and.w	r3, r3, #2
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d1ee      	bne.n	8000f7e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000fa0:	7dfb      	ldrb	r3, [r7, #23]
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d105      	bne.n	8000fb2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fa6:	4b48      	ldr	r3, [pc, #288]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	4a47      	ldr	r2, [pc, #284]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000fac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fb0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	69db      	ldr	r3, [r3, #28]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	f000 8081 	beq.w	80010be <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fbc:	4b42      	ldr	r3, [pc, #264]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f003 030c 	and.w	r3, r3, #12
 8000fc4:	2b08      	cmp	r3, #8
 8000fc6:	d061      	beq.n	800108c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	69db      	ldr	r3, [r3, #28]
 8000fcc:	2b02      	cmp	r3, #2
 8000fce:	d146      	bne.n	800105e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fd0:	4b3f      	ldr	r3, [pc, #252]	; (80010d0 <HAL_RCC_OscConfig+0x4fc>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd6:	f7ff fb67 	bl	80006a8 <HAL_GetTick>
 8000fda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fdc:	e008      	b.n	8000ff0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fde:	f7ff fb63 	bl	80006a8 <HAL_GetTick>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d901      	bls.n	8000ff0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000fec:	2303      	movs	r3, #3
 8000fee:	e067      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ff0:	4b35      	ldr	r3, [pc, #212]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d1f0      	bne.n	8000fde <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6a1b      	ldr	r3, [r3, #32]
 8001000:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001004:	d108      	bne.n	8001018 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001006:	4b30      	ldr	r3, [pc, #192]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	492d      	ldr	r1, [pc, #180]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8001014:	4313      	orrs	r3, r2
 8001016:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001018:	4b2b      	ldr	r3, [pc, #172]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6a19      	ldr	r1, [r3, #32]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001028:	430b      	orrs	r3, r1
 800102a:	4927      	ldr	r1, [pc, #156]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 800102c:	4313      	orrs	r3, r2
 800102e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001030:	4b27      	ldr	r3, [pc, #156]	; (80010d0 <HAL_RCC_OscConfig+0x4fc>)
 8001032:	2201      	movs	r2, #1
 8001034:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001036:	f7ff fb37 	bl	80006a8 <HAL_GetTick>
 800103a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800103c:	e008      	b.n	8001050 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800103e:	f7ff fb33 	bl	80006a8 <HAL_GetTick>
 8001042:	4602      	mov	r2, r0
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	2b02      	cmp	r3, #2
 800104a:	d901      	bls.n	8001050 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800104c:	2303      	movs	r3, #3
 800104e:	e037      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001050:	4b1d      	ldr	r3, [pc, #116]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001058:	2b00      	cmp	r3, #0
 800105a:	d0f0      	beq.n	800103e <HAL_RCC_OscConfig+0x46a>
 800105c:	e02f      	b.n	80010be <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800105e:	4b1c      	ldr	r3, [pc, #112]	; (80010d0 <HAL_RCC_OscConfig+0x4fc>)
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001064:	f7ff fb20 	bl	80006a8 <HAL_GetTick>
 8001068:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800106a:	e008      	b.n	800107e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800106c:	f7ff fb1c 	bl	80006a8 <HAL_GetTick>
 8001070:	4602      	mov	r2, r0
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b02      	cmp	r3, #2
 8001078:	d901      	bls.n	800107e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	e020      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800107e:	4b12      	ldr	r3, [pc, #72]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d1f0      	bne.n	800106c <HAL_RCC_OscConfig+0x498>
 800108a:	e018      	b.n	80010be <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	69db      	ldr	r3, [r3, #28]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d101      	bne.n	8001098 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001094:	2301      	movs	r3, #1
 8001096:	e013      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001098:	4b0b      	ldr	r3, [pc, #44]	; (80010c8 <HAL_RCC_OscConfig+0x4f4>)
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6a1b      	ldr	r3, [r3, #32]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d106      	bne.n	80010ba <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d001      	beq.n	80010be <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e000      	b.n	80010c0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80010be:	2300      	movs	r3, #0
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3718      	adds	r7, #24
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40021000 	.word	0x40021000
 80010cc:	40007000 	.word	0x40007000
 80010d0:	42420060 	.word	0x42420060

080010d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d101      	bne.n	80010e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e0d0      	b.n	800128a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010e8:	4b6a      	ldr	r3, [pc, #424]	; (8001294 <HAL_RCC_ClockConfig+0x1c0>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 0307 	and.w	r3, r3, #7
 80010f0:	683a      	ldr	r2, [r7, #0]
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d910      	bls.n	8001118 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010f6:	4b67      	ldr	r3, [pc, #412]	; (8001294 <HAL_RCC_ClockConfig+0x1c0>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f023 0207 	bic.w	r2, r3, #7
 80010fe:	4965      	ldr	r1, [pc, #404]	; (8001294 <HAL_RCC_ClockConfig+0x1c0>)
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	4313      	orrs	r3, r2
 8001104:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001106:	4b63      	ldr	r3, [pc, #396]	; (8001294 <HAL_RCC_ClockConfig+0x1c0>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f003 0307 	and.w	r3, r3, #7
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	429a      	cmp	r2, r3
 8001112:	d001      	beq.n	8001118 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	e0b8      	b.n	800128a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0302 	and.w	r3, r3, #2
 8001120:	2b00      	cmp	r3, #0
 8001122:	d020      	beq.n	8001166 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f003 0304 	and.w	r3, r3, #4
 800112c:	2b00      	cmp	r3, #0
 800112e:	d005      	beq.n	800113c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001130:	4b59      	ldr	r3, [pc, #356]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	4a58      	ldr	r2, [pc, #352]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 8001136:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800113a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f003 0308 	and.w	r3, r3, #8
 8001144:	2b00      	cmp	r3, #0
 8001146:	d005      	beq.n	8001154 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001148:	4b53      	ldr	r3, [pc, #332]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	4a52      	ldr	r2, [pc, #328]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 800114e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001152:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001154:	4b50      	ldr	r3, [pc, #320]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	494d      	ldr	r1, [pc, #308]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 8001162:	4313      	orrs	r3, r2
 8001164:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	2b00      	cmp	r3, #0
 8001170:	d040      	beq.n	80011f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d107      	bne.n	800118a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800117a:	4b47      	ldr	r3, [pc, #284]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d115      	bne.n	80011b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e07f      	b.n	800128a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b02      	cmp	r3, #2
 8001190:	d107      	bne.n	80011a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001192:	4b41      	ldr	r3, [pc, #260]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d109      	bne.n	80011b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e073      	b.n	800128a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011a2:	4b3d      	ldr	r3, [pc, #244]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d101      	bne.n	80011b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e06b      	b.n	800128a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011b2:	4b39      	ldr	r3, [pc, #228]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f023 0203 	bic.w	r2, r3, #3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	4936      	ldr	r1, [pc, #216]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 80011c0:	4313      	orrs	r3, r2
 80011c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011c4:	f7ff fa70 	bl	80006a8 <HAL_GetTick>
 80011c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ca:	e00a      	b.n	80011e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011cc:	f7ff fa6c 	bl	80006a8 <HAL_GetTick>
 80011d0:	4602      	mov	r2, r0
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80011da:	4293      	cmp	r3, r2
 80011dc:	d901      	bls.n	80011e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e053      	b.n	800128a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011e2:	4b2d      	ldr	r3, [pc, #180]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	f003 020c 	and.w	r2, r3, #12
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d1eb      	bne.n	80011cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011f4:	4b27      	ldr	r3, [pc, #156]	; (8001294 <HAL_RCC_ClockConfig+0x1c0>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 0307 	and.w	r3, r3, #7
 80011fc:	683a      	ldr	r2, [r7, #0]
 80011fe:	429a      	cmp	r2, r3
 8001200:	d210      	bcs.n	8001224 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001202:	4b24      	ldr	r3, [pc, #144]	; (8001294 <HAL_RCC_ClockConfig+0x1c0>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f023 0207 	bic.w	r2, r3, #7
 800120a:	4922      	ldr	r1, [pc, #136]	; (8001294 <HAL_RCC_ClockConfig+0x1c0>)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	4313      	orrs	r3, r2
 8001210:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001212:	4b20      	ldr	r3, [pc, #128]	; (8001294 <HAL_RCC_ClockConfig+0x1c0>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0307 	and.w	r3, r3, #7
 800121a:	683a      	ldr	r2, [r7, #0]
 800121c:	429a      	cmp	r2, r3
 800121e:	d001      	beq.n	8001224 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001220:	2301      	movs	r3, #1
 8001222:	e032      	b.n	800128a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 0304 	and.w	r3, r3, #4
 800122c:	2b00      	cmp	r3, #0
 800122e:	d008      	beq.n	8001242 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001230:	4b19      	ldr	r3, [pc, #100]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	4916      	ldr	r1, [pc, #88]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 800123e:	4313      	orrs	r3, r2
 8001240:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 0308 	and.w	r3, r3, #8
 800124a:	2b00      	cmp	r3, #0
 800124c:	d009      	beq.n	8001262 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800124e:	4b12      	ldr	r3, [pc, #72]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	691b      	ldr	r3, [r3, #16]
 800125a:	00db      	lsls	r3, r3, #3
 800125c:	490e      	ldr	r1, [pc, #56]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 800125e:	4313      	orrs	r3, r2
 8001260:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001262:	f000 f821 	bl	80012a8 <HAL_RCC_GetSysClockFreq>
 8001266:	4602      	mov	r2, r0
 8001268:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <HAL_RCC_ClockConfig+0x1c4>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	091b      	lsrs	r3, r3, #4
 800126e:	f003 030f 	and.w	r3, r3, #15
 8001272:	490a      	ldr	r1, [pc, #40]	; (800129c <HAL_RCC_ClockConfig+0x1c8>)
 8001274:	5ccb      	ldrb	r3, [r1, r3]
 8001276:	fa22 f303 	lsr.w	r3, r2, r3
 800127a:	4a09      	ldr	r2, [pc, #36]	; (80012a0 <HAL_RCC_ClockConfig+0x1cc>)
 800127c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800127e:	4b09      	ldr	r3, [pc, #36]	; (80012a4 <HAL_RCC_ClockConfig+0x1d0>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff f9ce 	bl	8000624 <HAL_InitTick>

  return HAL_OK;
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	40022000 	.word	0x40022000
 8001298:	40021000 	.word	0x40021000
 800129c:	080024b8 	.word	0x080024b8
 80012a0:	20000000 	.word	0x20000000
 80012a4:	20000004 	.word	0x20000004

080012a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012a8:	b490      	push	{r4, r7}
 80012aa:	b08a      	sub	sp, #40	; 0x28
 80012ac:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80012ae:	4b2a      	ldr	r3, [pc, #168]	; (8001358 <HAL_RCC_GetSysClockFreq+0xb0>)
 80012b0:	1d3c      	adds	r4, r7, #4
 80012b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80012b8:	f240 2301 	movw	r3, #513	; 0x201
 80012bc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
 80012c2:	2300      	movs	r3, #0
 80012c4:	61bb      	str	r3, [r7, #24]
 80012c6:	2300      	movs	r3, #0
 80012c8:	627b      	str	r3, [r7, #36]	; 0x24
 80012ca:	2300      	movs	r3, #0
 80012cc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80012ce:	2300      	movs	r3, #0
 80012d0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012d2:	4b22      	ldr	r3, [pc, #136]	; (800135c <HAL_RCC_GetSysClockFreq+0xb4>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	f003 030c 	and.w	r3, r3, #12
 80012de:	2b04      	cmp	r3, #4
 80012e0:	d002      	beq.n	80012e8 <HAL_RCC_GetSysClockFreq+0x40>
 80012e2:	2b08      	cmp	r3, #8
 80012e4:	d003      	beq.n	80012ee <HAL_RCC_GetSysClockFreq+0x46>
 80012e6:	e02d      	b.n	8001344 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012e8:	4b1d      	ldr	r3, [pc, #116]	; (8001360 <HAL_RCC_GetSysClockFreq+0xb8>)
 80012ea:	623b      	str	r3, [r7, #32]
      break;
 80012ec:	e02d      	b.n	800134a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	0c9b      	lsrs	r3, r3, #18
 80012f2:	f003 030f 	and.w	r3, r3, #15
 80012f6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80012fa:	4413      	add	r3, r2
 80012fc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001300:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001308:	2b00      	cmp	r3, #0
 800130a:	d013      	beq.n	8001334 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800130c:	4b13      	ldr	r3, [pc, #76]	; (800135c <HAL_RCC_GetSysClockFreq+0xb4>)
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	0c5b      	lsrs	r3, r3, #17
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800131a:	4413      	add	r3, r2
 800131c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001320:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	4a0e      	ldr	r2, [pc, #56]	; (8001360 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001326:	fb02 f203 	mul.w	r2, r2, r3
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001330:	627b      	str	r3, [r7, #36]	; 0x24
 8001332:	e004      	b.n	800133e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	4a0b      	ldr	r2, [pc, #44]	; (8001364 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001338:	fb02 f303 	mul.w	r3, r2, r3
 800133c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800133e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001340:	623b      	str	r3, [r7, #32]
      break;
 8001342:	e002      	b.n	800134a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001344:	4b06      	ldr	r3, [pc, #24]	; (8001360 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001346:	623b      	str	r3, [r7, #32]
      break;
 8001348:	bf00      	nop
    }
  }
  return sysclockfreq;
 800134a:	6a3b      	ldr	r3, [r7, #32]
}
 800134c:	4618      	mov	r0, r3
 800134e:	3728      	adds	r7, #40	; 0x28
 8001350:	46bd      	mov	sp, r7
 8001352:	bc90      	pop	{r4, r7}
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	080024a8 	.word	0x080024a8
 800135c:	40021000 	.word	0x40021000
 8001360:	007a1200 	.word	0x007a1200
 8001364:	003d0900 	.word	0x003d0900

08001368 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800136c:	4b02      	ldr	r3, [pc, #8]	; (8001378 <HAL_RCC_GetHCLKFreq+0x10>)
 800136e:	681b      	ldr	r3, [r3, #0]
}
 8001370:	4618      	mov	r0, r3
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr
 8001378:	20000000 	.word	0x20000000

0800137c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001380:	f7ff fff2 	bl	8001368 <HAL_RCC_GetHCLKFreq>
 8001384:	4602      	mov	r2, r0
 8001386:	4b05      	ldr	r3, [pc, #20]	; (800139c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	0a1b      	lsrs	r3, r3, #8
 800138c:	f003 0307 	and.w	r3, r3, #7
 8001390:	4903      	ldr	r1, [pc, #12]	; (80013a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001392:	5ccb      	ldrb	r3, [r1, r3]
 8001394:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001398:	4618      	mov	r0, r3
 800139a:	bd80      	pop	{r7, pc}
 800139c:	40021000 	.word	0x40021000
 80013a0:	080024c8 	.word	0x080024c8

080013a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80013a8:	f7ff ffde 	bl	8001368 <HAL_RCC_GetHCLKFreq>
 80013ac:	4602      	mov	r2, r0
 80013ae:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	0adb      	lsrs	r3, r3, #11
 80013b4:	f003 0307 	and.w	r3, r3, #7
 80013b8:	4903      	ldr	r1, [pc, #12]	; (80013c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80013ba:	5ccb      	ldrb	r3, [r1, r3]
 80013bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40021000 	.word	0x40021000
 80013c8:	080024c8 	.word	0x080024c8

080013cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80013d4:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <RCC_Delay+0x34>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a0a      	ldr	r2, [pc, #40]	; (8001404 <RCC_Delay+0x38>)
 80013da:	fba2 2303 	umull	r2, r3, r2, r3
 80013de:	0a5b      	lsrs	r3, r3, #9
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	fb02 f303 	mul.w	r3, r2, r3
 80013e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80013e8:	bf00      	nop
  }
  while (Delay --);
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	1e5a      	subs	r2, r3, #1
 80013ee:	60fa      	str	r2, [r7, #12]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d1f9      	bne.n	80013e8 <RCC_Delay+0x1c>
}
 80013f4:	bf00      	nop
 80013f6:	bf00      	nop
 80013f8:	3714      	adds	r7, #20
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr
 8001400:	20000000 	.word	0x20000000
 8001404:	10624dd3 	.word	0x10624dd3

08001408 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b086      	sub	sp, #24
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d101      	bne.n	800141c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	e093      	b.n	8001544 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001422:	b2db      	uxtb	r3, r3
 8001424:	2b00      	cmp	r3, #0
 8001426:	d106      	bne.n	8001436 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2200      	movs	r2, #0
 800142c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f7ff f809 	bl	8000448 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2202      	movs	r2, #2
 800143a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	6812      	ldr	r2, [r2, #0]
 8001448:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800144c:	f023 0307 	bic.w	r3, r3, #7
 8001450:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	3304      	adds	r3, #4
 800145a:	4619      	mov	r1, r3
 800145c:	4610      	mov	r0, r2
 800145e:	f000 f903 	bl	8001668 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	6a1b      	ldr	r3, [r3, #32]
 8001478:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	697a      	ldr	r2, [r7, #20]
 8001480:	4313      	orrs	r3, r2
 8001482:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800148a:	f023 0303 	bic.w	r3, r3, #3
 800148e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	689a      	ldr	r2, [r3, #8]
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	021b      	lsls	r3, r3, #8
 800149a:	4313      	orrs	r3, r2
 800149c:	693a      	ldr	r2, [r7, #16]
 800149e:	4313      	orrs	r3, r2
 80014a0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80014a8:	f023 030c 	bic.w	r3, r3, #12
 80014ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80014b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80014b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	68da      	ldr	r2, [r3, #12]
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	69db      	ldr	r3, [r3, #28]
 80014c2:	021b      	lsls	r3, r3, #8
 80014c4:	4313      	orrs	r3, r2
 80014c6:	693a      	ldr	r2, [r7, #16]
 80014c8:	4313      	orrs	r3, r2
 80014ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	691b      	ldr	r3, [r3, #16]
 80014d0:	011a      	lsls	r2, r3, #4
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	6a1b      	ldr	r3, [r3, #32]
 80014d6:	031b      	lsls	r3, r3, #12
 80014d8:	4313      	orrs	r3, r2
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	4313      	orrs	r3, r2
 80014de:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80014e6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	695b      	ldr	r3, [r3, #20]
 80014f0:	011b      	lsls	r3, r3, #4
 80014f2:	4313      	orrs	r3, r2
 80014f4:	68fa      	ldr	r2, [r7, #12]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	697a      	ldr	r2, [r7, #20]
 8001500:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	693a      	ldr	r2, [r7, #16]
 8001508:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	68fa      	ldr	r2, [r7, #12]
 8001510:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2201      	movs	r2, #1
 8001516:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2201      	movs	r2, #1
 800151e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2201      	movs	r2, #1
 8001526:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2201      	movs	r2, #1
 800152e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2201      	movs	r2, #1
 8001536:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2201      	movs	r2, #1
 800153e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001542:	2300      	movs	r3, #0
}
 8001544:	4618      	mov	r0, r3
 8001546:	3718      	adds	r7, #24
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800155c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001564:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800156c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8001574:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d110      	bne.n	800159e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800157c:	7bfb      	ldrb	r3, [r7, #15]
 800157e:	2b01      	cmp	r3, #1
 8001580:	d102      	bne.n	8001588 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8001582:	7b7b      	ldrb	r3, [r7, #13]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d001      	beq.n	800158c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e069      	b.n	8001660 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2202      	movs	r2, #2
 8001590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2202      	movs	r2, #2
 8001598:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800159c:	e031      	b.n	8001602 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	2b04      	cmp	r3, #4
 80015a2:	d110      	bne.n	80015c6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80015a4:	7bbb      	ldrb	r3, [r7, #14]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d102      	bne.n	80015b0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80015aa:	7b3b      	ldrb	r3, [r7, #12]
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d001      	beq.n	80015b4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e055      	b.n	8001660 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2202      	movs	r2, #2
 80015b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2202      	movs	r2, #2
 80015c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80015c4:	e01d      	b.n	8001602 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d108      	bne.n	80015de <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80015cc:	7bbb      	ldrb	r3, [r7, #14]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d105      	bne.n	80015de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80015d2:	7b7b      	ldrb	r3, [r7, #13]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d102      	bne.n	80015de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80015d8:	7b3b      	ldrb	r3, [r7, #12]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d001      	beq.n	80015e2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e03e      	b.n	8001660 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2202      	movs	r2, #2
 80015e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2202      	movs	r2, #2
 80015ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2202      	movs	r2, #2
 80015f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2202      	movs	r2, #2
 80015fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d003      	beq.n	8001610 <HAL_TIM_Encoder_Start+0xc4>
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	2b04      	cmp	r3, #4
 800160c:	d008      	beq.n	8001620 <HAL_TIM_Encoder_Start+0xd4>
 800160e:	e00f      	b.n	8001630 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2201      	movs	r2, #1
 8001616:	2100      	movs	r1, #0
 8001618:	4618      	mov	r0, r3
 800161a:	f000 f887 	bl	800172c <TIM_CCxChannelCmd>
      break;
 800161e:	e016      	b.n	800164e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2201      	movs	r2, #1
 8001626:	2104      	movs	r1, #4
 8001628:	4618      	mov	r0, r3
 800162a:	f000 f87f 	bl	800172c <TIM_CCxChannelCmd>
      break;
 800162e:	e00e      	b.n	800164e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2201      	movs	r2, #1
 8001636:	2100      	movs	r1, #0
 8001638:	4618      	mov	r0, r3
 800163a:	f000 f877 	bl	800172c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2201      	movs	r2, #1
 8001644:	2104      	movs	r1, #4
 8001646:	4618      	mov	r0, r3
 8001648:	f000 f870 	bl	800172c <TIM_CCxChannelCmd>
      break;
 800164c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f042 0201 	orr.w	r2, r2, #1
 800165c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800165e:	2300      	movs	r3, #0
}
 8001660:	4618      	mov	r0, r3
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a29      	ldr	r2, [pc, #164]	; (8001720 <TIM_Base_SetConfig+0xb8>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d00b      	beq.n	8001698 <TIM_Base_SetConfig+0x30>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001686:	d007      	beq.n	8001698 <TIM_Base_SetConfig+0x30>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4a26      	ldr	r2, [pc, #152]	; (8001724 <TIM_Base_SetConfig+0xbc>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d003      	beq.n	8001698 <TIM_Base_SetConfig+0x30>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a25      	ldr	r2, [pc, #148]	; (8001728 <TIM_Base_SetConfig+0xc0>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d108      	bne.n	80016aa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800169e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	68fa      	ldr	r2, [r7, #12]
 80016a6:	4313      	orrs	r3, r2
 80016a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a1c      	ldr	r2, [pc, #112]	; (8001720 <TIM_Base_SetConfig+0xb8>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d00b      	beq.n	80016ca <TIM_Base_SetConfig+0x62>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016b8:	d007      	beq.n	80016ca <TIM_Base_SetConfig+0x62>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a19      	ldr	r2, [pc, #100]	; (8001724 <TIM_Base_SetConfig+0xbc>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d003      	beq.n	80016ca <TIM_Base_SetConfig+0x62>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4a18      	ldr	r2, [pc, #96]	; (8001728 <TIM_Base_SetConfig+0xc0>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d108      	bne.n	80016dc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	68db      	ldr	r3, [r3, #12]
 80016d6:	68fa      	ldr	r2, [r7, #12]
 80016d8:	4313      	orrs	r3, r2
 80016da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	695b      	ldr	r3, [r3, #20]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	68fa      	ldr	r2, [r7, #12]
 80016ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4a07      	ldr	r2, [pc, #28]	; (8001720 <TIM_Base_SetConfig+0xb8>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d103      	bne.n	8001710 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	691a      	ldr	r2, [r3, #16]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2201      	movs	r2, #1
 8001714:	615a      	str	r2, [r3, #20]
}
 8001716:	bf00      	nop
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr
 8001720:	40012c00 	.word	0x40012c00
 8001724:	40000400 	.word	0x40000400
 8001728:	40000800 	.word	0x40000800

0800172c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800172c:	b480      	push	{r7}
 800172e:	b087      	sub	sp, #28
 8001730:	af00      	add	r7, sp, #0
 8001732:	60f8      	str	r0, [r7, #12]
 8001734:	60b9      	str	r1, [r7, #8]
 8001736:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	f003 031f 	and.w	r3, r3, #31
 800173e:	2201      	movs	r2, #1
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	6a1a      	ldr	r2, [r3, #32]
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	43db      	mvns	r3, r3
 800174e:	401a      	ands	r2, r3
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	6a1a      	ldr	r2, [r3, #32]
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	f003 031f 	and.w	r3, r3, #31
 800175e:	6879      	ldr	r1, [r7, #4]
 8001760:	fa01 f303 	lsl.w	r3, r1, r3
 8001764:	431a      	orrs	r2, r3
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	621a      	str	r2, [r3, #32]
}
 800176a:	bf00      	nop
 800176c:	371c      	adds	r7, #28
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr

08001774 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001784:	2b01      	cmp	r3, #1
 8001786:	d101      	bne.n	800178c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001788:	2302      	movs	r3, #2
 800178a:	e046      	b.n	800181a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2201      	movs	r2, #1
 8001790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2202      	movs	r2, #2
 8001798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	68fa      	ldr	r2, [r7, #12]
 80017ba:	4313      	orrs	r3, r2
 80017bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	68fa      	ldr	r2, [r7, #12]
 80017c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a16      	ldr	r2, [pc, #88]	; (8001824 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d00e      	beq.n	80017ee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017d8:	d009      	beq.n	80017ee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a12      	ldr	r2, [pc, #72]	; (8001828 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d004      	beq.n	80017ee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a10      	ldr	r2, [pc, #64]	; (800182c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d10c      	bne.n	8001808 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80017f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	68ba      	ldr	r2, [r7, #8]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	68ba      	ldr	r2, [r7, #8]
 8001806:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2201      	movs	r2, #1
 800180c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr
 8001824:	40012c00 	.word	0x40012c00
 8001828:	40000400 	.word	0x40000400
 800182c:	40000800 	.word	0x40000800

08001830 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d101      	bne.n	8001842 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e03f      	b.n	80018c2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001848:	b2db      	uxtb	r3, r3
 800184a:	2b00      	cmp	r3, #0
 800184c:	d106      	bne.n	800185c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2200      	movs	r2, #0
 8001852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7fe fe5c 	bl	8000514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2224      	movs	r2, #36	; 0x24
 8001860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	68da      	ldr	r2, [r3, #12]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001872:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f000 f905 	bl	8001a84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	691a      	ldr	r2, [r3, #16]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001888:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	695a      	ldr	r2, [r3, #20]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001898:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	68da      	ldr	r2, [r3, #12]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80018a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2200      	movs	r2, #0
 80018ae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2220      	movs	r2, #32
 80018b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2220      	movs	r2, #32
 80018bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b08a      	sub	sp, #40	; 0x28
 80018ce:	af02      	add	r7, sp, #8
 80018d0:	60f8      	str	r0, [r7, #12]
 80018d2:	60b9      	str	r1, [r7, #8]
 80018d4:	603b      	str	r3, [r7, #0]
 80018d6:	4613      	mov	r3, r2
 80018d8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	2b20      	cmp	r3, #32
 80018e8:	d17c      	bne.n	80019e4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d002      	beq.n	80018f6 <HAL_UART_Transmit+0x2c>
 80018f0:	88fb      	ldrh	r3, [r7, #6]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d101      	bne.n	80018fa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e075      	b.n	80019e6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001900:	2b01      	cmp	r3, #1
 8001902:	d101      	bne.n	8001908 <HAL_UART_Transmit+0x3e>
 8001904:	2302      	movs	r3, #2
 8001906:	e06e      	b.n	80019e6 <HAL_UART_Transmit+0x11c>
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2201      	movs	r2, #1
 800190c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	2200      	movs	r2, #0
 8001914:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2221      	movs	r2, #33	; 0x21
 800191a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800191e:	f7fe fec3 	bl	80006a8 <HAL_GetTick>
 8001922:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	88fa      	ldrh	r2, [r7, #6]
 8001928:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	88fa      	ldrh	r2, [r7, #6]
 800192e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001938:	d108      	bne.n	800194c <HAL_UART_Transmit+0x82>
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	691b      	ldr	r3, [r3, #16]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d104      	bne.n	800194c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001942:	2300      	movs	r3, #0
 8001944:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	61bb      	str	r3, [r7, #24]
 800194a:	e003      	b.n	8001954 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001950:	2300      	movs	r3, #0
 8001952:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	2200      	movs	r2, #0
 8001958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800195c:	e02a      	b.n	80019b4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	9300      	str	r3, [sp, #0]
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	2200      	movs	r2, #0
 8001966:	2180      	movs	r1, #128	; 0x80
 8001968:	68f8      	ldr	r0, [r7, #12]
 800196a:	f000 f840 	bl	80019ee <UART_WaitOnFlagUntilTimeout>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e036      	b.n	80019e6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d10b      	bne.n	8001996 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	461a      	mov	r2, r3
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800198c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	3302      	adds	r3, #2
 8001992:	61bb      	str	r3, [r7, #24]
 8001994:	e007      	b.n	80019a6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	781a      	ldrb	r2, [r3, #0]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	3301      	adds	r3, #1
 80019a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	3b01      	subs	r3, #1
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80019b8:	b29b      	uxth	r3, r3
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d1cf      	bne.n	800195e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	9300      	str	r3, [sp, #0]
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	2200      	movs	r2, #0
 80019c6:	2140      	movs	r1, #64	; 0x40
 80019c8:	68f8      	ldr	r0, [r7, #12]
 80019ca:	f000 f810 	bl	80019ee <UART_WaitOnFlagUntilTimeout>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80019d4:	2303      	movs	r3, #3
 80019d6:	e006      	b.n	80019e6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2220      	movs	r2, #32
 80019dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80019e0:	2300      	movs	r3, #0
 80019e2:	e000      	b.n	80019e6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80019e4:	2302      	movs	r3, #2
  }
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3720      	adds	r7, #32
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}

080019ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b084      	sub	sp, #16
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	60f8      	str	r0, [r7, #12]
 80019f6:	60b9      	str	r1, [r7, #8]
 80019f8:	603b      	str	r3, [r7, #0]
 80019fa:	4613      	mov	r3, r2
 80019fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80019fe:	e02c      	b.n	8001a5a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a06:	d028      	beq.n	8001a5a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d007      	beq.n	8001a1e <UART_WaitOnFlagUntilTimeout+0x30>
 8001a0e:	f7fe fe4b 	bl	80006a8 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d21d      	bcs.n	8001a5a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	68da      	ldr	r2, [r3, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001a2c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	695a      	ldr	r2, [r3, #20]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f022 0201 	bic.w	r2, r2, #1
 8001a3c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2220      	movs	r2, #32
 8001a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2220      	movs	r2, #32
 8001a4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e00f      	b.n	8001a7a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	4013      	ands	r3, r2
 8001a64:	68ba      	ldr	r2, [r7, #8]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	bf0c      	ite	eq
 8001a6a:	2301      	moveq	r3, #1
 8001a6c:	2300      	movne	r3, #0
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	461a      	mov	r2, r3
 8001a72:	79fb      	ldrb	r3, [r7, #7]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d0c3      	beq.n	8001a00 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3710      	adds	r7, #16
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
	...

08001a84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	68da      	ldr	r2, [r3, #12]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	430a      	orrs	r2, r1
 8001aa0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	689a      	ldr	r2, [r3, #8]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	691b      	ldr	r3, [r3, #16]
 8001aaa:	431a      	orrs	r2, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	695b      	ldr	r3, [r3, #20]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001abe:	f023 030c 	bic.w	r3, r3, #12
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	6812      	ldr	r2, [r2, #0]
 8001ac6:	68b9      	ldr	r1, [r7, #8]
 8001ac8:	430b      	orrs	r3, r1
 8001aca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	699a      	ldr	r2, [r3, #24]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a2c      	ldr	r2, [pc, #176]	; (8001b98 <UART_SetConfig+0x114>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d103      	bne.n	8001af4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001aec:	f7ff fc5a 	bl	80013a4 <HAL_RCC_GetPCLK2Freq>
 8001af0:	60f8      	str	r0, [r7, #12]
 8001af2:	e002      	b.n	8001afa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001af4:	f7ff fc42 	bl	800137c <HAL_RCC_GetPCLK1Freq>
 8001af8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001afa:	68fa      	ldr	r2, [r7, #12]
 8001afc:	4613      	mov	r3, r2
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	4413      	add	r3, r2
 8001b02:	009a      	lsls	r2, r3, #2
 8001b04:	441a      	add	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b10:	4a22      	ldr	r2, [pc, #136]	; (8001b9c <UART_SetConfig+0x118>)
 8001b12:	fba2 2303 	umull	r2, r3, r2, r3
 8001b16:	095b      	lsrs	r3, r3, #5
 8001b18:	0119      	lsls	r1, r3, #4
 8001b1a:	68fa      	ldr	r2, [r7, #12]
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	4413      	add	r3, r2
 8001b22:	009a      	lsls	r2, r3, #2
 8001b24:	441a      	add	r2, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b30:	4b1a      	ldr	r3, [pc, #104]	; (8001b9c <UART_SetConfig+0x118>)
 8001b32:	fba3 0302 	umull	r0, r3, r3, r2
 8001b36:	095b      	lsrs	r3, r3, #5
 8001b38:	2064      	movs	r0, #100	; 0x64
 8001b3a:	fb00 f303 	mul.w	r3, r0, r3
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	011b      	lsls	r3, r3, #4
 8001b42:	3332      	adds	r3, #50	; 0x32
 8001b44:	4a15      	ldr	r2, [pc, #84]	; (8001b9c <UART_SetConfig+0x118>)
 8001b46:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4a:	095b      	lsrs	r3, r3, #5
 8001b4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b50:	4419      	add	r1, r3
 8001b52:	68fa      	ldr	r2, [r7, #12]
 8001b54:	4613      	mov	r3, r2
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	4413      	add	r3, r2
 8001b5a:	009a      	lsls	r2, r3, #2
 8001b5c:	441a      	add	r2, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b68:	4b0c      	ldr	r3, [pc, #48]	; (8001b9c <UART_SetConfig+0x118>)
 8001b6a:	fba3 0302 	umull	r0, r3, r3, r2
 8001b6e:	095b      	lsrs	r3, r3, #5
 8001b70:	2064      	movs	r0, #100	; 0x64
 8001b72:	fb00 f303 	mul.w	r3, r0, r3
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	011b      	lsls	r3, r3, #4
 8001b7a:	3332      	adds	r3, #50	; 0x32
 8001b7c:	4a07      	ldr	r2, [pc, #28]	; (8001b9c <UART_SetConfig+0x118>)
 8001b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b82:	095b      	lsrs	r3, r3, #5
 8001b84:	f003 020f 	and.w	r2, r3, #15
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	440a      	add	r2, r1
 8001b8e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001b90:	bf00      	nop
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40013800 	.word	0x40013800
 8001b9c:	51eb851f 	.word	0x51eb851f

08001ba0 <__errno>:
 8001ba0:	4b01      	ldr	r3, [pc, #4]	; (8001ba8 <__errno+0x8>)
 8001ba2:	6818      	ldr	r0, [r3, #0]
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	2000000c 	.word	0x2000000c

08001bac <__libc_init_array>:
 8001bac:	b570      	push	{r4, r5, r6, lr}
 8001bae:	2600      	movs	r6, #0
 8001bb0:	4d0c      	ldr	r5, [pc, #48]	; (8001be4 <__libc_init_array+0x38>)
 8001bb2:	4c0d      	ldr	r4, [pc, #52]	; (8001be8 <__libc_init_array+0x3c>)
 8001bb4:	1b64      	subs	r4, r4, r5
 8001bb6:	10a4      	asrs	r4, r4, #2
 8001bb8:	42a6      	cmp	r6, r4
 8001bba:	d109      	bne.n	8001bd0 <__libc_init_array+0x24>
 8001bbc:	f000 fc5c 	bl	8002478 <_init>
 8001bc0:	2600      	movs	r6, #0
 8001bc2:	4d0a      	ldr	r5, [pc, #40]	; (8001bec <__libc_init_array+0x40>)
 8001bc4:	4c0a      	ldr	r4, [pc, #40]	; (8001bf0 <__libc_init_array+0x44>)
 8001bc6:	1b64      	subs	r4, r4, r5
 8001bc8:	10a4      	asrs	r4, r4, #2
 8001bca:	42a6      	cmp	r6, r4
 8001bcc:	d105      	bne.n	8001bda <__libc_init_array+0x2e>
 8001bce:	bd70      	pop	{r4, r5, r6, pc}
 8001bd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bd4:	4798      	blx	r3
 8001bd6:	3601      	adds	r6, #1
 8001bd8:	e7ee      	b.n	8001bb8 <__libc_init_array+0xc>
 8001bda:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bde:	4798      	blx	r3
 8001be0:	3601      	adds	r6, #1
 8001be2:	e7f2      	b.n	8001bca <__libc_init_array+0x1e>
 8001be4:	08002504 	.word	0x08002504
 8001be8:	08002504 	.word	0x08002504
 8001bec:	08002504 	.word	0x08002504
 8001bf0:	08002508 	.word	0x08002508

08001bf4 <memset>:
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	4402      	add	r2, r0
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d100      	bne.n	8001bfe <memset+0xa>
 8001bfc:	4770      	bx	lr
 8001bfe:	f803 1b01 	strb.w	r1, [r3], #1
 8001c02:	e7f9      	b.n	8001bf8 <memset+0x4>

08001c04 <siprintf>:
 8001c04:	b40e      	push	{r1, r2, r3}
 8001c06:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001c0a:	b500      	push	{lr}
 8001c0c:	b09c      	sub	sp, #112	; 0x70
 8001c0e:	ab1d      	add	r3, sp, #116	; 0x74
 8001c10:	9002      	str	r0, [sp, #8]
 8001c12:	9006      	str	r0, [sp, #24]
 8001c14:	9107      	str	r1, [sp, #28]
 8001c16:	9104      	str	r1, [sp, #16]
 8001c18:	4808      	ldr	r0, [pc, #32]	; (8001c3c <siprintf+0x38>)
 8001c1a:	4909      	ldr	r1, [pc, #36]	; (8001c40 <siprintf+0x3c>)
 8001c1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8001c20:	9105      	str	r1, [sp, #20]
 8001c22:	6800      	ldr	r0, [r0, #0]
 8001c24:	a902      	add	r1, sp, #8
 8001c26:	9301      	str	r3, [sp, #4]
 8001c28:	f000 f868 	bl	8001cfc <_svfiprintf_r>
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	9b02      	ldr	r3, [sp, #8]
 8001c30:	701a      	strb	r2, [r3, #0]
 8001c32:	b01c      	add	sp, #112	; 0x70
 8001c34:	f85d eb04 	ldr.w	lr, [sp], #4
 8001c38:	b003      	add	sp, #12
 8001c3a:	4770      	bx	lr
 8001c3c:	2000000c 	.word	0x2000000c
 8001c40:	ffff0208 	.word	0xffff0208

08001c44 <__ssputs_r>:
 8001c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c48:	688e      	ldr	r6, [r1, #8]
 8001c4a:	4682      	mov	sl, r0
 8001c4c:	429e      	cmp	r6, r3
 8001c4e:	460c      	mov	r4, r1
 8001c50:	4690      	mov	r8, r2
 8001c52:	461f      	mov	r7, r3
 8001c54:	d838      	bhi.n	8001cc8 <__ssputs_r+0x84>
 8001c56:	898a      	ldrh	r2, [r1, #12]
 8001c58:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001c5c:	d032      	beq.n	8001cc4 <__ssputs_r+0x80>
 8001c5e:	6825      	ldr	r5, [r4, #0]
 8001c60:	6909      	ldr	r1, [r1, #16]
 8001c62:	3301      	adds	r3, #1
 8001c64:	eba5 0901 	sub.w	r9, r5, r1
 8001c68:	6965      	ldr	r5, [r4, #20]
 8001c6a:	444b      	add	r3, r9
 8001c6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001c70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001c74:	106d      	asrs	r5, r5, #1
 8001c76:	429d      	cmp	r5, r3
 8001c78:	bf38      	it	cc
 8001c7a:	461d      	movcc	r5, r3
 8001c7c:	0553      	lsls	r3, r2, #21
 8001c7e:	d531      	bpl.n	8001ce4 <__ssputs_r+0xa0>
 8001c80:	4629      	mov	r1, r5
 8001c82:	f000 fb53 	bl	800232c <_malloc_r>
 8001c86:	4606      	mov	r6, r0
 8001c88:	b950      	cbnz	r0, 8001ca0 <__ssputs_r+0x5c>
 8001c8a:	230c      	movs	r3, #12
 8001c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c90:	f8ca 3000 	str.w	r3, [sl]
 8001c94:	89a3      	ldrh	r3, [r4, #12]
 8001c96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c9a:	81a3      	strh	r3, [r4, #12]
 8001c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ca0:	464a      	mov	r2, r9
 8001ca2:	6921      	ldr	r1, [r4, #16]
 8001ca4:	f000 face 	bl	8002244 <memcpy>
 8001ca8:	89a3      	ldrh	r3, [r4, #12]
 8001caa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001cae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cb2:	81a3      	strh	r3, [r4, #12]
 8001cb4:	6126      	str	r6, [r4, #16]
 8001cb6:	444e      	add	r6, r9
 8001cb8:	6026      	str	r6, [r4, #0]
 8001cba:	463e      	mov	r6, r7
 8001cbc:	6165      	str	r5, [r4, #20]
 8001cbe:	eba5 0509 	sub.w	r5, r5, r9
 8001cc2:	60a5      	str	r5, [r4, #8]
 8001cc4:	42be      	cmp	r6, r7
 8001cc6:	d900      	bls.n	8001cca <__ssputs_r+0x86>
 8001cc8:	463e      	mov	r6, r7
 8001cca:	4632      	mov	r2, r6
 8001ccc:	4641      	mov	r1, r8
 8001cce:	6820      	ldr	r0, [r4, #0]
 8001cd0:	f000 fac6 	bl	8002260 <memmove>
 8001cd4:	68a3      	ldr	r3, [r4, #8]
 8001cd6:	6822      	ldr	r2, [r4, #0]
 8001cd8:	1b9b      	subs	r3, r3, r6
 8001cda:	4432      	add	r2, r6
 8001cdc:	2000      	movs	r0, #0
 8001cde:	60a3      	str	r3, [r4, #8]
 8001ce0:	6022      	str	r2, [r4, #0]
 8001ce2:	e7db      	b.n	8001c9c <__ssputs_r+0x58>
 8001ce4:	462a      	mov	r2, r5
 8001ce6:	f000 fb7b 	bl	80023e0 <_realloc_r>
 8001cea:	4606      	mov	r6, r0
 8001cec:	2800      	cmp	r0, #0
 8001cee:	d1e1      	bne.n	8001cb4 <__ssputs_r+0x70>
 8001cf0:	4650      	mov	r0, sl
 8001cf2:	6921      	ldr	r1, [r4, #16]
 8001cf4:	f000 face 	bl	8002294 <_free_r>
 8001cf8:	e7c7      	b.n	8001c8a <__ssputs_r+0x46>
	...

08001cfc <_svfiprintf_r>:
 8001cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d00:	4698      	mov	r8, r3
 8001d02:	898b      	ldrh	r3, [r1, #12]
 8001d04:	4607      	mov	r7, r0
 8001d06:	061b      	lsls	r3, r3, #24
 8001d08:	460d      	mov	r5, r1
 8001d0a:	4614      	mov	r4, r2
 8001d0c:	b09d      	sub	sp, #116	; 0x74
 8001d0e:	d50e      	bpl.n	8001d2e <_svfiprintf_r+0x32>
 8001d10:	690b      	ldr	r3, [r1, #16]
 8001d12:	b963      	cbnz	r3, 8001d2e <_svfiprintf_r+0x32>
 8001d14:	2140      	movs	r1, #64	; 0x40
 8001d16:	f000 fb09 	bl	800232c <_malloc_r>
 8001d1a:	6028      	str	r0, [r5, #0]
 8001d1c:	6128      	str	r0, [r5, #16]
 8001d1e:	b920      	cbnz	r0, 8001d2a <_svfiprintf_r+0x2e>
 8001d20:	230c      	movs	r3, #12
 8001d22:	603b      	str	r3, [r7, #0]
 8001d24:	f04f 30ff 	mov.w	r0, #4294967295
 8001d28:	e0d1      	b.n	8001ece <_svfiprintf_r+0x1d2>
 8001d2a:	2340      	movs	r3, #64	; 0x40
 8001d2c:	616b      	str	r3, [r5, #20]
 8001d2e:	2300      	movs	r3, #0
 8001d30:	9309      	str	r3, [sp, #36]	; 0x24
 8001d32:	2320      	movs	r3, #32
 8001d34:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001d38:	2330      	movs	r3, #48	; 0x30
 8001d3a:	f04f 0901 	mov.w	r9, #1
 8001d3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8001d42:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8001ee8 <_svfiprintf_r+0x1ec>
 8001d46:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001d4a:	4623      	mov	r3, r4
 8001d4c:	469a      	mov	sl, r3
 8001d4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001d52:	b10a      	cbz	r2, 8001d58 <_svfiprintf_r+0x5c>
 8001d54:	2a25      	cmp	r2, #37	; 0x25
 8001d56:	d1f9      	bne.n	8001d4c <_svfiprintf_r+0x50>
 8001d58:	ebba 0b04 	subs.w	fp, sl, r4
 8001d5c:	d00b      	beq.n	8001d76 <_svfiprintf_r+0x7a>
 8001d5e:	465b      	mov	r3, fp
 8001d60:	4622      	mov	r2, r4
 8001d62:	4629      	mov	r1, r5
 8001d64:	4638      	mov	r0, r7
 8001d66:	f7ff ff6d 	bl	8001c44 <__ssputs_r>
 8001d6a:	3001      	adds	r0, #1
 8001d6c:	f000 80aa 	beq.w	8001ec4 <_svfiprintf_r+0x1c8>
 8001d70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001d72:	445a      	add	r2, fp
 8001d74:	9209      	str	r2, [sp, #36]	; 0x24
 8001d76:	f89a 3000 	ldrb.w	r3, [sl]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	f000 80a2 	beq.w	8001ec4 <_svfiprintf_r+0x1c8>
 8001d80:	2300      	movs	r3, #0
 8001d82:	f04f 32ff 	mov.w	r2, #4294967295
 8001d86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001d8a:	f10a 0a01 	add.w	sl, sl, #1
 8001d8e:	9304      	str	r3, [sp, #16]
 8001d90:	9307      	str	r3, [sp, #28]
 8001d92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001d96:	931a      	str	r3, [sp, #104]	; 0x68
 8001d98:	4654      	mov	r4, sl
 8001d9a:	2205      	movs	r2, #5
 8001d9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001da0:	4851      	ldr	r0, [pc, #324]	; (8001ee8 <_svfiprintf_r+0x1ec>)
 8001da2:	f000 fa41 	bl	8002228 <memchr>
 8001da6:	9a04      	ldr	r2, [sp, #16]
 8001da8:	b9d8      	cbnz	r0, 8001de2 <_svfiprintf_r+0xe6>
 8001daa:	06d0      	lsls	r0, r2, #27
 8001dac:	bf44      	itt	mi
 8001dae:	2320      	movmi	r3, #32
 8001db0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001db4:	0711      	lsls	r1, r2, #28
 8001db6:	bf44      	itt	mi
 8001db8:	232b      	movmi	r3, #43	; 0x2b
 8001dba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001dbe:	f89a 3000 	ldrb.w	r3, [sl]
 8001dc2:	2b2a      	cmp	r3, #42	; 0x2a
 8001dc4:	d015      	beq.n	8001df2 <_svfiprintf_r+0xf6>
 8001dc6:	4654      	mov	r4, sl
 8001dc8:	2000      	movs	r0, #0
 8001dca:	f04f 0c0a 	mov.w	ip, #10
 8001dce:	9a07      	ldr	r2, [sp, #28]
 8001dd0:	4621      	mov	r1, r4
 8001dd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001dd6:	3b30      	subs	r3, #48	; 0x30
 8001dd8:	2b09      	cmp	r3, #9
 8001dda:	d94e      	bls.n	8001e7a <_svfiprintf_r+0x17e>
 8001ddc:	b1b0      	cbz	r0, 8001e0c <_svfiprintf_r+0x110>
 8001dde:	9207      	str	r2, [sp, #28]
 8001de0:	e014      	b.n	8001e0c <_svfiprintf_r+0x110>
 8001de2:	eba0 0308 	sub.w	r3, r0, r8
 8001de6:	fa09 f303 	lsl.w	r3, r9, r3
 8001dea:	4313      	orrs	r3, r2
 8001dec:	46a2      	mov	sl, r4
 8001dee:	9304      	str	r3, [sp, #16]
 8001df0:	e7d2      	b.n	8001d98 <_svfiprintf_r+0x9c>
 8001df2:	9b03      	ldr	r3, [sp, #12]
 8001df4:	1d19      	adds	r1, r3, #4
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	9103      	str	r1, [sp, #12]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	bfbb      	ittet	lt
 8001dfe:	425b      	neglt	r3, r3
 8001e00:	f042 0202 	orrlt.w	r2, r2, #2
 8001e04:	9307      	strge	r3, [sp, #28]
 8001e06:	9307      	strlt	r3, [sp, #28]
 8001e08:	bfb8      	it	lt
 8001e0a:	9204      	strlt	r2, [sp, #16]
 8001e0c:	7823      	ldrb	r3, [r4, #0]
 8001e0e:	2b2e      	cmp	r3, #46	; 0x2e
 8001e10:	d10c      	bne.n	8001e2c <_svfiprintf_r+0x130>
 8001e12:	7863      	ldrb	r3, [r4, #1]
 8001e14:	2b2a      	cmp	r3, #42	; 0x2a
 8001e16:	d135      	bne.n	8001e84 <_svfiprintf_r+0x188>
 8001e18:	9b03      	ldr	r3, [sp, #12]
 8001e1a:	3402      	adds	r4, #2
 8001e1c:	1d1a      	adds	r2, r3, #4
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	9203      	str	r2, [sp, #12]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	bfb8      	it	lt
 8001e26:	f04f 33ff 	movlt.w	r3, #4294967295
 8001e2a:	9305      	str	r3, [sp, #20]
 8001e2c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8001ef8 <_svfiprintf_r+0x1fc>
 8001e30:	2203      	movs	r2, #3
 8001e32:	4650      	mov	r0, sl
 8001e34:	7821      	ldrb	r1, [r4, #0]
 8001e36:	f000 f9f7 	bl	8002228 <memchr>
 8001e3a:	b140      	cbz	r0, 8001e4e <_svfiprintf_r+0x152>
 8001e3c:	2340      	movs	r3, #64	; 0x40
 8001e3e:	eba0 000a 	sub.w	r0, r0, sl
 8001e42:	fa03 f000 	lsl.w	r0, r3, r0
 8001e46:	9b04      	ldr	r3, [sp, #16]
 8001e48:	3401      	adds	r4, #1
 8001e4a:	4303      	orrs	r3, r0
 8001e4c:	9304      	str	r3, [sp, #16]
 8001e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001e52:	2206      	movs	r2, #6
 8001e54:	4825      	ldr	r0, [pc, #148]	; (8001eec <_svfiprintf_r+0x1f0>)
 8001e56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001e5a:	f000 f9e5 	bl	8002228 <memchr>
 8001e5e:	2800      	cmp	r0, #0
 8001e60:	d038      	beq.n	8001ed4 <_svfiprintf_r+0x1d8>
 8001e62:	4b23      	ldr	r3, [pc, #140]	; (8001ef0 <_svfiprintf_r+0x1f4>)
 8001e64:	bb1b      	cbnz	r3, 8001eae <_svfiprintf_r+0x1b2>
 8001e66:	9b03      	ldr	r3, [sp, #12]
 8001e68:	3307      	adds	r3, #7
 8001e6a:	f023 0307 	bic.w	r3, r3, #7
 8001e6e:	3308      	adds	r3, #8
 8001e70:	9303      	str	r3, [sp, #12]
 8001e72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e74:	4433      	add	r3, r6
 8001e76:	9309      	str	r3, [sp, #36]	; 0x24
 8001e78:	e767      	b.n	8001d4a <_svfiprintf_r+0x4e>
 8001e7a:	460c      	mov	r4, r1
 8001e7c:	2001      	movs	r0, #1
 8001e7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8001e82:	e7a5      	b.n	8001dd0 <_svfiprintf_r+0xd4>
 8001e84:	2300      	movs	r3, #0
 8001e86:	f04f 0c0a 	mov.w	ip, #10
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	3401      	adds	r4, #1
 8001e8e:	9305      	str	r3, [sp, #20]
 8001e90:	4620      	mov	r0, r4
 8001e92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001e96:	3a30      	subs	r2, #48	; 0x30
 8001e98:	2a09      	cmp	r2, #9
 8001e9a:	d903      	bls.n	8001ea4 <_svfiprintf_r+0x1a8>
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d0c5      	beq.n	8001e2c <_svfiprintf_r+0x130>
 8001ea0:	9105      	str	r1, [sp, #20]
 8001ea2:	e7c3      	b.n	8001e2c <_svfiprintf_r+0x130>
 8001ea4:	4604      	mov	r4, r0
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	fb0c 2101 	mla	r1, ip, r1, r2
 8001eac:	e7f0      	b.n	8001e90 <_svfiprintf_r+0x194>
 8001eae:	ab03      	add	r3, sp, #12
 8001eb0:	9300      	str	r3, [sp, #0]
 8001eb2:	462a      	mov	r2, r5
 8001eb4:	4638      	mov	r0, r7
 8001eb6:	4b0f      	ldr	r3, [pc, #60]	; (8001ef4 <_svfiprintf_r+0x1f8>)
 8001eb8:	a904      	add	r1, sp, #16
 8001eba:	f3af 8000 	nop.w
 8001ebe:	1c42      	adds	r2, r0, #1
 8001ec0:	4606      	mov	r6, r0
 8001ec2:	d1d6      	bne.n	8001e72 <_svfiprintf_r+0x176>
 8001ec4:	89ab      	ldrh	r3, [r5, #12]
 8001ec6:	065b      	lsls	r3, r3, #25
 8001ec8:	f53f af2c 	bmi.w	8001d24 <_svfiprintf_r+0x28>
 8001ecc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001ece:	b01d      	add	sp, #116	; 0x74
 8001ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ed4:	ab03      	add	r3, sp, #12
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	462a      	mov	r2, r5
 8001eda:	4638      	mov	r0, r7
 8001edc:	4b05      	ldr	r3, [pc, #20]	; (8001ef4 <_svfiprintf_r+0x1f8>)
 8001ede:	a904      	add	r1, sp, #16
 8001ee0:	f000 f87c 	bl	8001fdc <_printf_i>
 8001ee4:	e7eb      	b.n	8001ebe <_svfiprintf_r+0x1c2>
 8001ee6:	bf00      	nop
 8001ee8:	080024d0 	.word	0x080024d0
 8001eec:	080024da 	.word	0x080024da
 8001ef0:	00000000 	.word	0x00000000
 8001ef4:	08001c45 	.word	0x08001c45
 8001ef8:	080024d6 	.word	0x080024d6

08001efc <_printf_common>:
 8001efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f00:	4616      	mov	r6, r2
 8001f02:	4699      	mov	r9, r3
 8001f04:	688a      	ldr	r2, [r1, #8]
 8001f06:	690b      	ldr	r3, [r1, #16]
 8001f08:	4607      	mov	r7, r0
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	bfb8      	it	lt
 8001f0e:	4613      	movlt	r3, r2
 8001f10:	6033      	str	r3, [r6, #0]
 8001f12:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001f16:	460c      	mov	r4, r1
 8001f18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001f1c:	b10a      	cbz	r2, 8001f22 <_printf_common+0x26>
 8001f1e:	3301      	adds	r3, #1
 8001f20:	6033      	str	r3, [r6, #0]
 8001f22:	6823      	ldr	r3, [r4, #0]
 8001f24:	0699      	lsls	r1, r3, #26
 8001f26:	bf42      	ittt	mi
 8001f28:	6833      	ldrmi	r3, [r6, #0]
 8001f2a:	3302      	addmi	r3, #2
 8001f2c:	6033      	strmi	r3, [r6, #0]
 8001f2e:	6825      	ldr	r5, [r4, #0]
 8001f30:	f015 0506 	ands.w	r5, r5, #6
 8001f34:	d106      	bne.n	8001f44 <_printf_common+0x48>
 8001f36:	f104 0a19 	add.w	sl, r4, #25
 8001f3a:	68e3      	ldr	r3, [r4, #12]
 8001f3c:	6832      	ldr	r2, [r6, #0]
 8001f3e:	1a9b      	subs	r3, r3, r2
 8001f40:	42ab      	cmp	r3, r5
 8001f42:	dc28      	bgt.n	8001f96 <_printf_common+0x9a>
 8001f44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001f48:	1e13      	subs	r3, r2, #0
 8001f4a:	6822      	ldr	r2, [r4, #0]
 8001f4c:	bf18      	it	ne
 8001f4e:	2301      	movne	r3, #1
 8001f50:	0692      	lsls	r2, r2, #26
 8001f52:	d42d      	bmi.n	8001fb0 <_printf_common+0xb4>
 8001f54:	4649      	mov	r1, r9
 8001f56:	4638      	mov	r0, r7
 8001f58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001f5c:	47c0      	blx	r8
 8001f5e:	3001      	adds	r0, #1
 8001f60:	d020      	beq.n	8001fa4 <_printf_common+0xa8>
 8001f62:	6823      	ldr	r3, [r4, #0]
 8001f64:	68e5      	ldr	r5, [r4, #12]
 8001f66:	f003 0306 	and.w	r3, r3, #6
 8001f6a:	2b04      	cmp	r3, #4
 8001f6c:	bf18      	it	ne
 8001f6e:	2500      	movne	r5, #0
 8001f70:	6832      	ldr	r2, [r6, #0]
 8001f72:	f04f 0600 	mov.w	r6, #0
 8001f76:	68a3      	ldr	r3, [r4, #8]
 8001f78:	bf08      	it	eq
 8001f7a:	1aad      	subeq	r5, r5, r2
 8001f7c:	6922      	ldr	r2, [r4, #16]
 8001f7e:	bf08      	it	eq
 8001f80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001f84:	4293      	cmp	r3, r2
 8001f86:	bfc4      	itt	gt
 8001f88:	1a9b      	subgt	r3, r3, r2
 8001f8a:	18ed      	addgt	r5, r5, r3
 8001f8c:	341a      	adds	r4, #26
 8001f8e:	42b5      	cmp	r5, r6
 8001f90:	d11a      	bne.n	8001fc8 <_printf_common+0xcc>
 8001f92:	2000      	movs	r0, #0
 8001f94:	e008      	b.n	8001fa8 <_printf_common+0xac>
 8001f96:	2301      	movs	r3, #1
 8001f98:	4652      	mov	r2, sl
 8001f9a:	4649      	mov	r1, r9
 8001f9c:	4638      	mov	r0, r7
 8001f9e:	47c0      	blx	r8
 8001fa0:	3001      	adds	r0, #1
 8001fa2:	d103      	bne.n	8001fac <_printf_common+0xb0>
 8001fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fac:	3501      	adds	r5, #1
 8001fae:	e7c4      	b.n	8001f3a <_printf_common+0x3e>
 8001fb0:	2030      	movs	r0, #48	; 0x30
 8001fb2:	18e1      	adds	r1, r4, r3
 8001fb4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001fb8:	1c5a      	adds	r2, r3, #1
 8001fba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001fbe:	4422      	add	r2, r4
 8001fc0:	3302      	adds	r3, #2
 8001fc2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001fc6:	e7c5      	b.n	8001f54 <_printf_common+0x58>
 8001fc8:	2301      	movs	r3, #1
 8001fca:	4622      	mov	r2, r4
 8001fcc:	4649      	mov	r1, r9
 8001fce:	4638      	mov	r0, r7
 8001fd0:	47c0      	blx	r8
 8001fd2:	3001      	adds	r0, #1
 8001fd4:	d0e6      	beq.n	8001fa4 <_printf_common+0xa8>
 8001fd6:	3601      	adds	r6, #1
 8001fd8:	e7d9      	b.n	8001f8e <_printf_common+0x92>
	...

08001fdc <_printf_i>:
 8001fdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001fe0:	460c      	mov	r4, r1
 8001fe2:	7e27      	ldrb	r7, [r4, #24]
 8001fe4:	4691      	mov	r9, r2
 8001fe6:	2f78      	cmp	r7, #120	; 0x78
 8001fe8:	4680      	mov	r8, r0
 8001fea:	469a      	mov	sl, r3
 8001fec:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001fee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001ff2:	d807      	bhi.n	8002004 <_printf_i+0x28>
 8001ff4:	2f62      	cmp	r7, #98	; 0x62
 8001ff6:	d80a      	bhi.n	800200e <_printf_i+0x32>
 8001ff8:	2f00      	cmp	r7, #0
 8001ffa:	f000 80d9 	beq.w	80021b0 <_printf_i+0x1d4>
 8001ffe:	2f58      	cmp	r7, #88	; 0x58
 8002000:	f000 80a4 	beq.w	800214c <_printf_i+0x170>
 8002004:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002008:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800200c:	e03a      	b.n	8002084 <_printf_i+0xa8>
 800200e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002012:	2b15      	cmp	r3, #21
 8002014:	d8f6      	bhi.n	8002004 <_printf_i+0x28>
 8002016:	a001      	add	r0, pc, #4	; (adr r0, 800201c <_printf_i+0x40>)
 8002018:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800201c:	08002075 	.word	0x08002075
 8002020:	08002089 	.word	0x08002089
 8002024:	08002005 	.word	0x08002005
 8002028:	08002005 	.word	0x08002005
 800202c:	08002005 	.word	0x08002005
 8002030:	08002005 	.word	0x08002005
 8002034:	08002089 	.word	0x08002089
 8002038:	08002005 	.word	0x08002005
 800203c:	08002005 	.word	0x08002005
 8002040:	08002005 	.word	0x08002005
 8002044:	08002005 	.word	0x08002005
 8002048:	08002197 	.word	0x08002197
 800204c:	080020b9 	.word	0x080020b9
 8002050:	08002179 	.word	0x08002179
 8002054:	08002005 	.word	0x08002005
 8002058:	08002005 	.word	0x08002005
 800205c:	080021b9 	.word	0x080021b9
 8002060:	08002005 	.word	0x08002005
 8002064:	080020b9 	.word	0x080020b9
 8002068:	08002005 	.word	0x08002005
 800206c:	08002005 	.word	0x08002005
 8002070:	08002181 	.word	0x08002181
 8002074:	680b      	ldr	r3, [r1, #0]
 8002076:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800207a:	1d1a      	adds	r2, r3, #4
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	600a      	str	r2, [r1, #0]
 8002080:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002084:	2301      	movs	r3, #1
 8002086:	e0a4      	b.n	80021d2 <_printf_i+0x1f6>
 8002088:	6825      	ldr	r5, [r4, #0]
 800208a:	6808      	ldr	r0, [r1, #0]
 800208c:	062e      	lsls	r6, r5, #24
 800208e:	f100 0304 	add.w	r3, r0, #4
 8002092:	d50a      	bpl.n	80020aa <_printf_i+0xce>
 8002094:	6805      	ldr	r5, [r0, #0]
 8002096:	600b      	str	r3, [r1, #0]
 8002098:	2d00      	cmp	r5, #0
 800209a:	da03      	bge.n	80020a4 <_printf_i+0xc8>
 800209c:	232d      	movs	r3, #45	; 0x2d
 800209e:	426d      	negs	r5, r5
 80020a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80020a4:	230a      	movs	r3, #10
 80020a6:	485e      	ldr	r0, [pc, #376]	; (8002220 <_printf_i+0x244>)
 80020a8:	e019      	b.n	80020de <_printf_i+0x102>
 80020aa:	f015 0f40 	tst.w	r5, #64	; 0x40
 80020ae:	6805      	ldr	r5, [r0, #0]
 80020b0:	600b      	str	r3, [r1, #0]
 80020b2:	bf18      	it	ne
 80020b4:	b22d      	sxthne	r5, r5
 80020b6:	e7ef      	b.n	8002098 <_printf_i+0xbc>
 80020b8:	680b      	ldr	r3, [r1, #0]
 80020ba:	6825      	ldr	r5, [r4, #0]
 80020bc:	1d18      	adds	r0, r3, #4
 80020be:	6008      	str	r0, [r1, #0]
 80020c0:	0628      	lsls	r0, r5, #24
 80020c2:	d501      	bpl.n	80020c8 <_printf_i+0xec>
 80020c4:	681d      	ldr	r5, [r3, #0]
 80020c6:	e002      	b.n	80020ce <_printf_i+0xf2>
 80020c8:	0669      	lsls	r1, r5, #25
 80020ca:	d5fb      	bpl.n	80020c4 <_printf_i+0xe8>
 80020cc:	881d      	ldrh	r5, [r3, #0]
 80020ce:	2f6f      	cmp	r7, #111	; 0x6f
 80020d0:	bf0c      	ite	eq
 80020d2:	2308      	moveq	r3, #8
 80020d4:	230a      	movne	r3, #10
 80020d6:	4852      	ldr	r0, [pc, #328]	; (8002220 <_printf_i+0x244>)
 80020d8:	2100      	movs	r1, #0
 80020da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80020de:	6866      	ldr	r6, [r4, #4]
 80020e0:	2e00      	cmp	r6, #0
 80020e2:	bfa8      	it	ge
 80020e4:	6821      	ldrge	r1, [r4, #0]
 80020e6:	60a6      	str	r6, [r4, #8]
 80020e8:	bfa4      	itt	ge
 80020ea:	f021 0104 	bicge.w	r1, r1, #4
 80020ee:	6021      	strge	r1, [r4, #0]
 80020f0:	b90d      	cbnz	r5, 80020f6 <_printf_i+0x11a>
 80020f2:	2e00      	cmp	r6, #0
 80020f4:	d04d      	beq.n	8002192 <_printf_i+0x1b6>
 80020f6:	4616      	mov	r6, r2
 80020f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80020fc:	fb03 5711 	mls	r7, r3, r1, r5
 8002100:	5dc7      	ldrb	r7, [r0, r7]
 8002102:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002106:	462f      	mov	r7, r5
 8002108:	42bb      	cmp	r3, r7
 800210a:	460d      	mov	r5, r1
 800210c:	d9f4      	bls.n	80020f8 <_printf_i+0x11c>
 800210e:	2b08      	cmp	r3, #8
 8002110:	d10b      	bne.n	800212a <_printf_i+0x14e>
 8002112:	6823      	ldr	r3, [r4, #0]
 8002114:	07df      	lsls	r7, r3, #31
 8002116:	d508      	bpl.n	800212a <_printf_i+0x14e>
 8002118:	6923      	ldr	r3, [r4, #16]
 800211a:	6861      	ldr	r1, [r4, #4]
 800211c:	4299      	cmp	r1, r3
 800211e:	bfde      	ittt	le
 8002120:	2330      	movle	r3, #48	; 0x30
 8002122:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002126:	f106 36ff 	addle.w	r6, r6, #4294967295
 800212a:	1b92      	subs	r2, r2, r6
 800212c:	6122      	str	r2, [r4, #16]
 800212e:	464b      	mov	r3, r9
 8002130:	4621      	mov	r1, r4
 8002132:	4640      	mov	r0, r8
 8002134:	f8cd a000 	str.w	sl, [sp]
 8002138:	aa03      	add	r2, sp, #12
 800213a:	f7ff fedf 	bl	8001efc <_printf_common>
 800213e:	3001      	adds	r0, #1
 8002140:	d14c      	bne.n	80021dc <_printf_i+0x200>
 8002142:	f04f 30ff 	mov.w	r0, #4294967295
 8002146:	b004      	add	sp, #16
 8002148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800214c:	4834      	ldr	r0, [pc, #208]	; (8002220 <_printf_i+0x244>)
 800214e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002152:	680e      	ldr	r6, [r1, #0]
 8002154:	6823      	ldr	r3, [r4, #0]
 8002156:	f856 5b04 	ldr.w	r5, [r6], #4
 800215a:	061f      	lsls	r7, r3, #24
 800215c:	600e      	str	r6, [r1, #0]
 800215e:	d514      	bpl.n	800218a <_printf_i+0x1ae>
 8002160:	07d9      	lsls	r1, r3, #31
 8002162:	bf44      	itt	mi
 8002164:	f043 0320 	orrmi.w	r3, r3, #32
 8002168:	6023      	strmi	r3, [r4, #0]
 800216a:	b91d      	cbnz	r5, 8002174 <_printf_i+0x198>
 800216c:	6823      	ldr	r3, [r4, #0]
 800216e:	f023 0320 	bic.w	r3, r3, #32
 8002172:	6023      	str	r3, [r4, #0]
 8002174:	2310      	movs	r3, #16
 8002176:	e7af      	b.n	80020d8 <_printf_i+0xfc>
 8002178:	6823      	ldr	r3, [r4, #0]
 800217a:	f043 0320 	orr.w	r3, r3, #32
 800217e:	6023      	str	r3, [r4, #0]
 8002180:	2378      	movs	r3, #120	; 0x78
 8002182:	4828      	ldr	r0, [pc, #160]	; (8002224 <_printf_i+0x248>)
 8002184:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002188:	e7e3      	b.n	8002152 <_printf_i+0x176>
 800218a:	065e      	lsls	r6, r3, #25
 800218c:	bf48      	it	mi
 800218e:	b2ad      	uxthmi	r5, r5
 8002190:	e7e6      	b.n	8002160 <_printf_i+0x184>
 8002192:	4616      	mov	r6, r2
 8002194:	e7bb      	b.n	800210e <_printf_i+0x132>
 8002196:	680b      	ldr	r3, [r1, #0]
 8002198:	6826      	ldr	r6, [r4, #0]
 800219a:	1d1d      	adds	r5, r3, #4
 800219c:	6960      	ldr	r0, [r4, #20]
 800219e:	600d      	str	r5, [r1, #0]
 80021a0:	0635      	lsls	r5, r6, #24
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	d501      	bpl.n	80021aa <_printf_i+0x1ce>
 80021a6:	6018      	str	r0, [r3, #0]
 80021a8:	e002      	b.n	80021b0 <_printf_i+0x1d4>
 80021aa:	0671      	lsls	r1, r6, #25
 80021ac:	d5fb      	bpl.n	80021a6 <_printf_i+0x1ca>
 80021ae:	8018      	strh	r0, [r3, #0]
 80021b0:	2300      	movs	r3, #0
 80021b2:	4616      	mov	r6, r2
 80021b4:	6123      	str	r3, [r4, #16]
 80021b6:	e7ba      	b.n	800212e <_printf_i+0x152>
 80021b8:	680b      	ldr	r3, [r1, #0]
 80021ba:	1d1a      	adds	r2, r3, #4
 80021bc:	600a      	str	r2, [r1, #0]
 80021be:	681e      	ldr	r6, [r3, #0]
 80021c0:	2100      	movs	r1, #0
 80021c2:	4630      	mov	r0, r6
 80021c4:	6862      	ldr	r2, [r4, #4]
 80021c6:	f000 f82f 	bl	8002228 <memchr>
 80021ca:	b108      	cbz	r0, 80021d0 <_printf_i+0x1f4>
 80021cc:	1b80      	subs	r0, r0, r6
 80021ce:	6060      	str	r0, [r4, #4]
 80021d0:	6863      	ldr	r3, [r4, #4]
 80021d2:	6123      	str	r3, [r4, #16]
 80021d4:	2300      	movs	r3, #0
 80021d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80021da:	e7a8      	b.n	800212e <_printf_i+0x152>
 80021dc:	4632      	mov	r2, r6
 80021de:	4649      	mov	r1, r9
 80021e0:	4640      	mov	r0, r8
 80021e2:	6923      	ldr	r3, [r4, #16]
 80021e4:	47d0      	blx	sl
 80021e6:	3001      	adds	r0, #1
 80021e8:	d0ab      	beq.n	8002142 <_printf_i+0x166>
 80021ea:	6823      	ldr	r3, [r4, #0]
 80021ec:	079b      	lsls	r3, r3, #30
 80021ee:	d413      	bmi.n	8002218 <_printf_i+0x23c>
 80021f0:	68e0      	ldr	r0, [r4, #12]
 80021f2:	9b03      	ldr	r3, [sp, #12]
 80021f4:	4298      	cmp	r0, r3
 80021f6:	bfb8      	it	lt
 80021f8:	4618      	movlt	r0, r3
 80021fa:	e7a4      	b.n	8002146 <_printf_i+0x16a>
 80021fc:	2301      	movs	r3, #1
 80021fe:	4632      	mov	r2, r6
 8002200:	4649      	mov	r1, r9
 8002202:	4640      	mov	r0, r8
 8002204:	47d0      	blx	sl
 8002206:	3001      	adds	r0, #1
 8002208:	d09b      	beq.n	8002142 <_printf_i+0x166>
 800220a:	3501      	adds	r5, #1
 800220c:	68e3      	ldr	r3, [r4, #12]
 800220e:	9903      	ldr	r1, [sp, #12]
 8002210:	1a5b      	subs	r3, r3, r1
 8002212:	42ab      	cmp	r3, r5
 8002214:	dcf2      	bgt.n	80021fc <_printf_i+0x220>
 8002216:	e7eb      	b.n	80021f0 <_printf_i+0x214>
 8002218:	2500      	movs	r5, #0
 800221a:	f104 0619 	add.w	r6, r4, #25
 800221e:	e7f5      	b.n	800220c <_printf_i+0x230>
 8002220:	080024e1 	.word	0x080024e1
 8002224:	080024f2 	.word	0x080024f2

08002228 <memchr>:
 8002228:	4603      	mov	r3, r0
 800222a:	b510      	push	{r4, lr}
 800222c:	b2c9      	uxtb	r1, r1
 800222e:	4402      	add	r2, r0
 8002230:	4293      	cmp	r3, r2
 8002232:	4618      	mov	r0, r3
 8002234:	d101      	bne.n	800223a <memchr+0x12>
 8002236:	2000      	movs	r0, #0
 8002238:	e003      	b.n	8002242 <memchr+0x1a>
 800223a:	7804      	ldrb	r4, [r0, #0]
 800223c:	3301      	adds	r3, #1
 800223e:	428c      	cmp	r4, r1
 8002240:	d1f6      	bne.n	8002230 <memchr+0x8>
 8002242:	bd10      	pop	{r4, pc}

08002244 <memcpy>:
 8002244:	440a      	add	r2, r1
 8002246:	4291      	cmp	r1, r2
 8002248:	f100 33ff 	add.w	r3, r0, #4294967295
 800224c:	d100      	bne.n	8002250 <memcpy+0xc>
 800224e:	4770      	bx	lr
 8002250:	b510      	push	{r4, lr}
 8002252:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002256:	4291      	cmp	r1, r2
 8002258:	f803 4f01 	strb.w	r4, [r3, #1]!
 800225c:	d1f9      	bne.n	8002252 <memcpy+0xe>
 800225e:	bd10      	pop	{r4, pc}

08002260 <memmove>:
 8002260:	4288      	cmp	r0, r1
 8002262:	b510      	push	{r4, lr}
 8002264:	eb01 0402 	add.w	r4, r1, r2
 8002268:	d902      	bls.n	8002270 <memmove+0x10>
 800226a:	4284      	cmp	r4, r0
 800226c:	4623      	mov	r3, r4
 800226e:	d807      	bhi.n	8002280 <memmove+0x20>
 8002270:	1e43      	subs	r3, r0, #1
 8002272:	42a1      	cmp	r1, r4
 8002274:	d008      	beq.n	8002288 <memmove+0x28>
 8002276:	f811 2b01 	ldrb.w	r2, [r1], #1
 800227a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800227e:	e7f8      	b.n	8002272 <memmove+0x12>
 8002280:	4601      	mov	r1, r0
 8002282:	4402      	add	r2, r0
 8002284:	428a      	cmp	r2, r1
 8002286:	d100      	bne.n	800228a <memmove+0x2a>
 8002288:	bd10      	pop	{r4, pc}
 800228a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800228e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002292:	e7f7      	b.n	8002284 <memmove+0x24>

08002294 <_free_r>:
 8002294:	b538      	push	{r3, r4, r5, lr}
 8002296:	4605      	mov	r5, r0
 8002298:	2900      	cmp	r1, #0
 800229a:	d043      	beq.n	8002324 <_free_r+0x90>
 800229c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80022a0:	1f0c      	subs	r4, r1, #4
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	bfb8      	it	lt
 80022a6:	18e4      	addlt	r4, r4, r3
 80022a8:	f000 f8d0 	bl	800244c <__malloc_lock>
 80022ac:	4a1e      	ldr	r2, [pc, #120]	; (8002328 <_free_r+0x94>)
 80022ae:	6813      	ldr	r3, [r2, #0]
 80022b0:	4610      	mov	r0, r2
 80022b2:	b933      	cbnz	r3, 80022c2 <_free_r+0x2e>
 80022b4:	6063      	str	r3, [r4, #4]
 80022b6:	6014      	str	r4, [r2, #0]
 80022b8:	4628      	mov	r0, r5
 80022ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80022be:	f000 b8cb 	b.w	8002458 <__malloc_unlock>
 80022c2:	42a3      	cmp	r3, r4
 80022c4:	d90a      	bls.n	80022dc <_free_r+0x48>
 80022c6:	6821      	ldr	r1, [r4, #0]
 80022c8:	1862      	adds	r2, r4, r1
 80022ca:	4293      	cmp	r3, r2
 80022cc:	bf01      	itttt	eq
 80022ce:	681a      	ldreq	r2, [r3, #0]
 80022d0:	685b      	ldreq	r3, [r3, #4]
 80022d2:	1852      	addeq	r2, r2, r1
 80022d4:	6022      	streq	r2, [r4, #0]
 80022d6:	6063      	str	r3, [r4, #4]
 80022d8:	6004      	str	r4, [r0, #0]
 80022da:	e7ed      	b.n	80022b8 <_free_r+0x24>
 80022dc:	461a      	mov	r2, r3
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	b10b      	cbz	r3, 80022e6 <_free_r+0x52>
 80022e2:	42a3      	cmp	r3, r4
 80022e4:	d9fa      	bls.n	80022dc <_free_r+0x48>
 80022e6:	6811      	ldr	r1, [r2, #0]
 80022e8:	1850      	adds	r0, r2, r1
 80022ea:	42a0      	cmp	r0, r4
 80022ec:	d10b      	bne.n	8002306 <_free_r+0x72>
 80022ee:	6820      	ldr	r0, [r4, #0]
 80022f0:	4401      	add	r1, r0
 80022f2:	1850      	adds	r0, r2, r1
 80022f4:	4283      	cmp	r3, r0
 80022f6:	6011      	str	r1, [r2, #0]
 80022f8:	d1de      	bne.n	80022b8 <_free_r+0x24>
 80022fa:	6818      	ldr	r0, [r3, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	4401      	add	r1, r0
 8002300:	6011      	str	r1, [r2, #0]
 8002302:	6053      	str	r3, [r2, #4]
 8002304:	e7d8      	b.n	80022b8 <_free_r+0x24>
 8002306:	d902      	bls.n	800230e <_free_r+0x7a>
 8002308:	230c      	movs	r3, #12
 800230a:	602b      	str	r3, [r5, #0]
 800230c:	e7d4      	b.n	80022b8 <_free_r+0x24>
 800230e:	6820      	ldr	r0, [r4, #0]
 8002310:	1821      	adds	r1, r4, r0
 8002312:	428b      	cmp	r3, r1
 8002314:	bf01      	itttt	eq
 8002316:	6819      	ldreq	r1, [r3, #0]
 8002318:	685b      	ldreq	r3, [r3, #4]
 800231a:	1809      	addeq	r1, r1, r0
 800231c:	6021      	streq	r1, [r4, #0]
 800231e:	6063      	str	r3, [r4, #4]
 8002320:	6054      	str	r4, [r2, #4]
 8002322:	e7c9      	b.n	80022b8 <_free_r+0x24>
 8002324:	bd38      	pop	{r3, r4, r5, pc}
 8002326:	bf00      	nop
 8002328:	20000090 	.word	0x20000090

0800232c <_malloc_r>:
 800232c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800232e:	1ccd      	adds	r5, r1, #3
 8002330:	f025 0503 	bic.w	r5, r5, #3
 8002334:	3508      	adds	r5, #8
 8002336:	2d0c      	cmp	r5, #12
 8002338:	bf38      	it	cc
 800233a:	250c      	movcc	r5, #12
 800233c:	2d00      	cmp	r5, #0
 800233e:	4606      	mov	r6, r0
 8002340:	db01      	blt.n	8002346 <_malloc_r+0x1a>
 8002342:	42a9      	cmp	r1, r5
 8002344:	d903      	bls.n	800234e <_malloc_r+0x22>
 8002346:	230c      	movs	r3, #12
 8002348:	6033      	str	r3, [r6, #0]
 800234a:	2000      	movs	r0, #0
 800234c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800234e:	f000 f87d 	bl	800244c <__malloc_lock>
 8002352:	4921      	ldr	r1, [pc, #132]	; (80023d8 <_malloc_r+0xac>)
 8002354:	680a      	ldr	r2, [r1, #0]
 8002356:	4614      	mov	r4, r2
 8002358:	b99c      	cbnz	r4, 8002382 <_malloc_r+0x56>
 800235a:	4f20      	ldr	r7, [pc, #128]	; (80023dc <_malloc_r+0xb0>)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	b923      	cbnz	r3, 800236a <_malloc_r+0x3e>
 8002360:	4621      	mov	r1, r4
 8002362:	4630      	mov	r0, r6
 8002364:	f000 f862 	bl	800242c <_sbrk_r>
 8002368:	6038      	str	r0, [r7, #0]
 800236a:	4629      	mov	r1, r5
 800236c:	4630      	mov	r0, r6
 800236e:	f000 f85d 	bl	800242c <_sbrk_r>
 8002372:	1c43      	adds	r3, r0, #1
 8002374:	d123      	bne.n	80023be <_malloc_r+0x92>
 8002376:	230c      	movs	r3, #12
 8002378:	4630      	mov	r0, r6
 800237a:	6033      	str	r3, [r6, #0]
 800237c:	f000 f86c 	bl	8002458 <__malloc_unlock>
 8002380:	e7e3      	b.n	800234a <_malloc_r+0x1e>
 8002382:	6823      	ldr	r3, [r4, #0]
 8002384:	1b5b      	subs	r3, r3, r5
 8002386:	d417      	bmi.n	80023b8 <_malloc_r+0x8c>
 8002388:	2b0b      	cmp	r3, #11
 800238a:	d903      	bls.n	8002394 <_malloc_r+0x68>
 800238c:	6023      	str	r3, [r4, #0]
 800238e:	441c      	add	r4, r3
 8002390:	6025      	str	r5, [r4, #0]
 8002392:	e004      	b.n	800239e <_malloc_r+0x72>
 8002394:	6863      	ldr	r3, [r4, #4]
 8002396:	42a2      	cmp	r2, r4
 8002398:	bf0c      	ite	eq
 800239a:	600b      	streq	r3, [r1, #0]
 800239c:	6053      	strne	r3, [r2, #4]
 800239e:	4630      	mov	r0, r6
 80023a0:	f000 f85a 	bl	8002458 <__malloc_unlock>
 80023a4:	f104 000b 	add.w	r0, r4, #11
 80023a8:	1d23      	adds	r3, r4, #4
 80023aa:	f020 0007 	bic.w	r0, r0, #7
 80023ae:	1ac2      	subs	r2, r0, r3
 80023b0:	d0cc      	beq.n	800234c <_malloc_r+0x20>
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	50a3      	str	r3, [r4, r2]
 80023b6:	e7c9      	b.n	800234c <_malloc_r+0x20>
 80023b8:	4622      	mov	r2, r4
 80023ba:	6864      	ldr	r4, [r4, #4]
 80023bc:	e7cc      	b.n	8002358 <_malloc_r+0x2c>
 80023be:	1cc4      	adds	r4, r0, #3
 80023c0:	f024 0403 	bic.w	r4, r4, #3
 80023c4:	42a0      	cmp	r0, r4
 80023c6:	d0e3      	beq.n	8002390 <_malloc_r+0x64>
 80023c8:	1a21      	subs	r1, r4, r0
 80023ca:	4630      	mov	r0, r6
 80023cc:	f000 f82e 	bl	800242c <_sbrk_r>
 80023d0:	3001      	adds	r0, #1
 80023d2:	d1dd      	bne.n	8002390 <_malloc_r+0x64>
 80023d4:	e7cf      	b.n	8002376 <_malloc_r+0x4a>
 80023d6:	bf00      	nop
 80023d8:	20000090 	.word	0x20000090
 80023dc:	20000094 	.word	0x20000094

080023e0 <_realloc_r>:
 80023e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023e2:	4607      	mov	r7, r0
 80023e4:	4614      	mov	r4, r2
 80023e6:	460e      	mov	r6, r1
 80023e8:	b921      	cbnz	r1, 80023f4 <_realloc_r+0x14>
 80023ea:	4611      	mov	r1, r2
 80023ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80023f0:	f7ff bf9c 	b.w	800232c <_malloc_r>
 80023f4:	b922      	cbnz	r2, 8002400 <_realloc_r+0x20>
 80023f6:	f7ff ff4d 	bl	8002294 <_free_r>
 80023fa:	4625      	mov	r5, r4
 80023fc:	4628      	mov	r0, r5
 80023fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002400:	f000 f830 	bl	8002464 <_malloc_usable_size_r>
 8002404:	42a0      	cmp	r0, r4
 8002406:	d20f      	bcs.n	8002428 <_realloc_r+0x48>
 8002408:	4621      	mov	r1, r4
 800240a:	4638      	mov	r0, r7
 800240c:	f7ff ff8e 	bl	800232c <_malloc_r>
 8002410:	4605      	mov	r5, r0
 8002412:	2800      	cmp	r0, #0
 8002414:	d0f2      	beq.n	80023fc <_realloc_r+0x1c>
 8002416:	4631      	mov	r1, r6
 8002418:	4622      	mov	r2, r4
 800241a:	f7ff ff13 	bl	8002244 <memcpy>
 800241e:	4631      	mov	r1, r6
 8002420:	4638      	mov	r0, r7
 8002422:	f7ff ff37 	bl	8002294 <_free_r>
 8002426:	e7e9      	b.n	80023fc <_realloc_r+0x1c>
 8002428:	4635      	mov	r5, r6
 800242a:	e7e7      	b.n	80023fc <_realloc_r+0x1c>

0800242c <_sbrk_r>:
 800242c:	b538      	push	{r3, r4, r5, lr}
 800242e:	2300      	movs	r3, #0
 8002430:	4d05      	ldr	r5, [pc, #20]	; (8002448 <_sbrk_r+0x1c>)
 8002432:	4604      	mov	r4, r0
 8002434:	4608      	mov	r0, r1
 8002436:	602b      	str	r3, [r5, #0]
 8002438:	f7fd ff76 	bl	8000328 <_sbrk>
 800243c:	1c43      	adds	r3, r0, #1
 800243e:	d102      	bne.n	8002446 <_sbrk_r+0x1a>
 8002440:	682b      	ldr	r3, [r5, #0]
 8002442:	b103      	cbz	r3, 8002446 <_sbrk_r+0x1a>
 8002444:	6023      	str	r3, [r4, #0]
 8002446:	bd38      	pop	{r3, r4, r5, pc}
 8002448:	20000128 	.word	0x20000128

0800244c <__malloc_lock>:
 800244c:	4801      	ldr	r0, [pc, #4]	; (8002454 <__malloc_lock+0x8>)
 800244e:	f000 b811 	b.w	8002474 <__retarget_lock_acquire_recursive>
 8002452:	bf00      	nop
 8002454:	20000130 	.word	0x20000130

08002458 <__malloc_unlock>:
 8002458:	4801      	ldr	r0, [pc, #4]	; (8002460 <__malloc_unlock+0x8>)
 800245a:	f000 b80c 	b.w	8002476 <__retarget_lock_release_recursive>
 800245e:	bf00      	nop
 8002460:	20000130 	.word	0x20000130

08002464 <_malloc_usable_size_r>:
 8002464:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002468:	1f18      	subs	r0, r3, #4
 800246a:	2b00      	cmp	r3, #0
 800246c:	bfbc      	itt	lt
 800246e:	580b      	ldrlt	r3, [r1, r0]
 8002470:	18c0      	addlt	r0, r0, r3
 8002472:	4770      	bx	lr

08002474 <__retarget_lock_acquire_recursive>:
 8002474:	4770      	bx	lr

08002476 <__retarget_lock_release_recursive>:
 8002476:	4770      	bx	lr

08002478 <_init>:
 8002478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800247a:	bf00      	nop
 800247c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800247e:	bc08      	pop	{r3}
 8002480:	469e      	mov	lr, r3
 8002482:	4770      	bx	lr

08002484 <_fini>:
 8002484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002486:	bf00      	nop
 8002488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800248a:	bc08      	pop	{r3}
 800248c:	469e      	mov	lr, r3
 800248e:	4770      	bx	lr
