# riscv_cache
The name of topic is Design Two-level Cache System for RISC-V Architecture.
This repos design RV32I with detailed code using SystemVerilog.
RV32I is implemented with D-cache, I-cache and L2-cache.
Cache is implemented with 8-way set associative architecture. The replacement policy is psuedo LRU tree based.
The detail info is in Documents/Report.docx
