m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dA:/Programs/Quartus
Ebinarytobcd
Z0 w1587035978
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay
Z5 8C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
Z6 FC:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
l0
L5
Vl>h6bj=Q:P:k]if27QgT[1
!s100 YK;8j5:Ld0NZ^a1o7ab922
Z7 OV;C;10.5b;63
32
Z8 !s110 1587121456
!i10b 1
Z9 !s108 1587121456.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd|
Z11 !s107 C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Asim
R1
R2
R3
Z14 DEx4 work 11 binarytobcd 0 22 l>h6bj=Q:P:k]if27QgT[1
l35
L12
V`V@eEXDCa2oWDLA1bYCHb1
!s100 la[W4e;c^@`CXE>5[@P433
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eclockdividermodule
Z15 w1586945175
Z16 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
Z17 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R3
R4
Z18 8C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
Z19 FC:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R7
32
R8
!i10b 1
R9
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd|
Z21 !s107 C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd|
!i113 1
R12
R13
Asim
R16
R1
R17
R2
R3
Z22 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
l23
L16
VTghK7Hf;DKg?`VOcEADig2
!s100 <;zV`FBb@08<7Eg@Ci^>e3
R7
32
R8
!i10b 1
R9
R20
R21
!i113 1
R12
R13
Edisplay
Z23 w1587034960
R1
R2
R3
R4
Z24 8C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
Z25 FC:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
l0
L5
Vh<T0k]6^JWl;^BGY14:8L3
!s100 ;E:j_`]T_J<Pf@1lSK[[72
R7
32
R8
!i10b 1
R9
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd|
Z27 !s107 C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd|
!i113 1
R12
R13
Asim
R1
R2
R3
Z28 DEx4 work 7 display 0 22 h<T0k]6^JWl;^BGY14:8L3
l24
L16
V?WP[9nkM3nYV:<o=e>mAh2
!s100 zQb96cXHVnU5c?Ff^O]zY3
R7
32
R8
!i10b 1
R9
R26
R27
!i113 1
R12
R13
Enumpad
Z29 w1587121111
R1
R2
R3
R4
Z30 8C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
Z31 FC:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
l0
L5
V62R@h1RTAID?CAdjAQYF12
!s100 OgTWGjzG1EV[OEoRJT^g33
R7
32
Z32 !s110 1587121457
!i10b 1
R9
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd|
Z34 !s107 C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd|
!i113 1
R12
R13
Asim
R1
R2
R3
Z35 DEx4 work 6 numpad 0 22 62R@h1RTAID?CAdjAQYF12
l40
L18
VOLC]C@]JiColHn<:BSSHl0
!s100 TajYkeIhgdEA3GbVOC[AO1
R7
32
R32
!i10b 1
R9
R33
R34
!i113 1
R12
R13
Etestbench
Z36 w1587031505
R1
R2
R3
R4
Z37 8C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
Z38 FC:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
l0
L5
VHKE8B9bBlz<mgSDbBU5gh1
!s100 3YHC>;3z0@kjD9QD`JO[i3
R7
32
R32
!i10b 1
Z39 !s108 1587121457.000000
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd|
Z41 !s107 C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd|
!i113 1
R12
R13
Asim
R35
R28
R14
R16
R17
R22
R1
R2
R3
Z42 DEx4 work 9 testbench 0 22 HKE8B9bBlz<mgSDbBU5gh1
l24
L8
Z43 V6HibUcJ7Xd>Cj[H>S56Gm0
Z44 !s100 ;gXll4GEV:THQMaE6fh[51
R7
32
R32
!i10b 1
R39
R40
R41
!i113 1
R12
R13
