{
  "module_name": "dma_qm_4_regs.h",
  "hash_id": "9e224606087d9991a54a7415ee3c9bb4f39ead0fc399536cc71f172d03dee6d2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/dma_qm_4_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA_QM_4_REGS_H_\n#define ASIC_REG_DMA_QM_4_REGS_H_\n\n \n\n#define mmDMA_QM_4_GLBL_CFG0                                         0x420000\n\n#define mmDMA_QM_4_GLBL_CFG1                                         0x420004\n\n#define mmDMA_QM_4_GLBL_PROT                                         0x420008\n\n#define mmDMA_QM_4_GLBL_ERR_CFG                                      0x42000C\n\n#define mmDMA_QM_4_GLBL_ERR_ADDR_LO                                  0x420010\n\n#define mmDMA_QM_4_GLBL_ERR_ADDR_HI                                  0x420014\n\n#define mmDMA_QM_4_GLBL_ERR_WDATA                                    0x420018\n\n#define mmDMA_QM_4_GLBL_SECURE_PROPS                                 0x42001C\n\n#define mmDMA_QM_4_GLBL_NON_SECURE_PROPS                             0x420020\n\n#define mmDMA_QM_4_GLBL_STS0                                         0x420024\n\n#define mmDMA_QM_4_GLBL_STS1                                         0x420028\n\n#define mmDMA_QM_4_PQ_BASE_LO                                        0x420060\n\n#define mmDMA_QM_4_PQ_BASE_HI                                        0x420064\n\n#define mmDMA_QM_4_PQ_SIZE                                           0x420068\n\n#define mmDMA_QM_4_PQ_PI                                             0x42006C\n\n#define mmDMA_QM_4_PQ_CI                                             0x420070\n\n#define mmDMA_QM_4_PQ_CFG0                                           0x420074\n\n#define mmDMA_QM_4_PQ_CFG1                                           0x420078\n\n#define mmDMA_QM_4_PQ_ARUSER                                         0x42007C\n\n#define mmDMA_QM_4_PQ_PUSH0                                          0x420080\n\n#define mmDMA_QM_4_PQ_PUSH1                                          0x420084\n\n#define mmDMA_QM_4_PQ_PUSH2                                          0x420088\n\n#define mmDMA_QM_4_PQ_PUSH3                                          0x42008C\n\n#define mmDMA_QM_4_PQ_STS0                                           0x420090\n\n#define mmDMA_QM_4_PQ_STS1                                           0x420094\n\n#define mmDMA_QM_4_PQ_RD_RATE_LIM_EN                                 0x4200A0\n\n#define mmDMA_QM_4_PQ_RD_RATE_LIM_RST_TOKEN                          0x4200A4\n\n#define mmDMA_QM_4_PQ_RD_RATE_LIM_SAT                                0x4200A8\n\n#define mmDMA_QM_4_PQ_RD_RATE_LIM_TOUT                               0x4200AC\n\n#define mmDMA_QM_4_CQ_CFG0                                           0x4200B0\n\n#define mmDMA_QM_4_CQ_CFG1                                           0x4200B4\n\n#define mmDMA_QM_4_CQ_ARUSER                                         0x4200B8\n\n#define mmDMA_QM_4_CQ_PTR_LO                                         0x4200C0\n\n#define mmDMA_QM_4_CQ_PTR_HI                                         0x4200C4\n\n#define mmDMA_QM_4_CQ_TSIZE                                          0x4200C8\n\n#define mmDMA_QM_4_CQ_CTL                                            0x4200CC\n\n#define mmDMA_QM_4_CQ_PTR_LO_STS                                     0x4200D4\n\n#define mmDMA_QM_4_CQ_PTR_HI_STS                                     0x4200D8\n\n#define mmDMA_QM_4_CQ_TSIZE_STS                                      0x4200DC\n\n#define mmDMA_QM_4_CQ_CTL_STS                                        0x4200E0\n\n#define mmDMA_QM_4_CQ_STS0                                           0x4200E4\n\n#define mmDMA_QM_4_CQ_STS1                                           0x4200E8\n\n#define mmDMA_QM_4_CQ_RD_RATE_LIM_EN                                 0x4200F0\n\n#define mmDMA_QM_4_CQ_RD_RATE_LIM_RST_TOKEN                          0x4200F4\n\n#define mmDMA_QM_4_CQ_RD_RATE_LIM_SAT                                0x4200F8\n\n#define mmDMA_QM_4_CQ_RD_RATE_LIM_TOUT                               0x4200FC\n\n#define mmDMA_QM_4_CQ_IFIFO_CNT                                      0x420108\n\n#define mmDMA_QM_4_CP_MSG_BASE0_ADDR_LO                              0x420120\n\n#define mmDMA_QM_4_CP_MSG_BASE0_ADDR_HI                              0x420124\n\n#define mmDMA_QM_4_CP_MSG_BASE1_ADDR_LO                              0x420128\n\n#define mmDMA_QM_4_CP_MSG_BASE1_ADDR_HI                              0x42012C\n\n#define mmDMA_QM_4_CP_MSG_BASE2_ADDR_LO                              0x420130\n\n#define mmDMA_QM_4_CP_MSG_BASE2_ADDR_HI                              0x420134\n\n#define mmDMA_QM_4_CP_MSG_BASE3_ADDR_LO                              0x420138\n\n#define mmDMA_QM_4_CP_MSG_BASE3_ADDR_HI                              0x42013C\n\n#define mmDMA_QM_4_CP_LDMA_TSIZE_OFFSET                              0x420140\n\n#define mmDMA_QM_4_CP_LDMA_SRC_BASE_LO_OFFSET                        0x420144\n\n#define mmDMA_QM_4_CP_LDMA_SRC_BASE_HI_OFFSET                        0x420148\n\n#define mmDMA_QM_4_CP_LDMA_DST_BASE_LO_OFFSET                        0x42014C\n\n#define mmDMA_QM_4_CP_LDMA_DST_BASE_HI_OFFSET                        0x420150\n\n#define mmDMA_QM_4_CP_LDMA_COMMIT_OFFSET                             0x420154\n\n#define mmDMA_QM_4_CP_FENCE0_RDATA                                   0x420158\n\n#define mmDMA_QM_4_CP_FENCE1_RDATA                                   0x42015C\n\n#define mmDMA_QM_4_CP_FENCE2_RDATA                                   0x420160\n\n#define mmDMA_QM_4_CP_FENCE3_RDATA                                   0x420164\n\n#define mmDMA_QM_4_CP_FENCE0_CNT                                     0x420168\n\n#define mmDMA_QM_4_CP_FENCE1_CNT                                     0x42016C\n\n#define mmDMA_QM_4_CP_FENCE2_CNT                                     0x420170\n\n#define mmDMA_QM_4_CP_FENCE3_CNT                                     0x420174\n\n#define mmDMA_QM_4_CP_STS                                            0x420178\n\n#define mmDMA_QM_4_CP_CURRENT_INST_LO                                0x42017C\n\n#define mmDMA_QM_4_CP_CURRENT_INST_HI                                0x420180\n\n#define mmDMA_QM_4_CP_BARRIER_CFG                                    0x420184\n\n#define mmDMA_QM_4_CP_DBG_0                                          0x420188\n\n#define mmDMA_QM_4_PQ_BUF_ADDR                                       0x420300\n\n#define mmDMA_QM_4_PQ_BUF_RDATA                                      0x420304\n\n#define mmDMA_QM_4_CQ_BUF_ADDR                                       0x420308\n\n#define mmDMA_QM_4_CQ_BUF_RDATA                                      0x42030C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}