// Seed: 3849419380
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  type_6(
      id_1, id_2
  ); type_7(
      id_3
  );
  assign id_2 = id_3;
  assign id_2 = id_3 == 1;
  logic id_3;
  logic id_5;
endmodule
