# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab4.srcs/sources_1/new/register.v"
verilog xil_defaultlib  "../../../Lab4.srcs/sources_1/new/delay_line.v"
verilog xil_defaultlib  "../../../Lab4.srcs/sources_1/new/add_multiply.v"
verilog xil_defaultlib  "../../../Lab4.srcs/sim_1/new/tb_add_multiply.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
