// Seed: 1198885644
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input supply0 id_5,
    input id_6,
    input id_7
    , id_8
);
  assign id_4 = 1;
  logic id_9;
  logic id_10, id_11, id_12;
  always @(posedge id_7) begin
    id_4 <= id_5[1];
    SystemTFIdentifier();
    if (id_3) begin
      SystemTFIdentifier(id_1, id_2);
      id_12 = 1;
    end
  end
endmodule
