--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\fjosl\Desktop\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Digital_Clock.twx
Digital_Clock.ncd -o Digital_Clock.twr Digital_Clock.pcf

Design file:              Digital_Clock.ncd
Physical constraint file: Digital_Clock.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock DigitalClock_on_i
---------------------------+------------+------------+----------------------+--------+
                           |Max Setup to|Max Hold to |                      | Clock  |
Source                     | clk (edge) | clk (edge) |Internal Clock(s)     | Phase  |
---------------------------+------------+------------+----------------------+--------+
DigitalClock_set_hour1_i<0>|    3.482(F)|   -1.385(F)|DigitalClock_on_i_IBUF|   0.000|
DigitalClock_set_hour1_i<1>|    3.469(F)|   -1.370(F)|DigitalClock_on_i_IBUF|   0.000|
DigitalClock_set_hour1_i<2>|    3.469(F)|   -1.370(F)|DigitalClock_on_i_IBUF|   0.000|
DigitalClock_set_hour1_i<3>|    3.469(F)|   -1.370(F)|DigitalClock_on_i_IBUF|   0.000|
DigitalClock_set_hour2_i<0>|    3.483(F)|   -1.385(F)|DigitalClock_on_i_IBUF|   0.000|
DigitalClock_set_hour2_i<1>|    3.483(F)|   -1.385(F)|DigitalClock_on_i_IBUF|   0.000|
DigitalClock_set_min1_i<0> |    3.471(F)|   -1.372(F)|DigitalClock_on_i_IBUF|   0.000|
DigitalClock_set_min1_i<1> |    3.471(F)|   -1.372(F)|DigitalClock_on_i_IBUF|   0.000|
DigitalClock_set_min1_i<2> |    3.479(F)|   -1.381(F)|DigitalClock_on_i_IBUF|   0.000|
DigitalClock_set_min1_i<3> |    3.479(F)|   -1.381(F)|DigitalClock_on_i_IBUF|   0.000|
DigitalClock_set_min2_i<0> |    3.475(F)|   -1.376(F)|DigitalClock_on_i_IBUF|   0.000|
DigitalClock_set_min2_i<1> |    3.475(F)|   -1.376(F)|DigitalClock_on_i_IBUF|   0.000|
DigitalClock_set_min2_i<2> |    3.471(F)|   -1.372(F)|DigitalClock_on_i_IBUF|   0.000|
---------------------------+------------+------------+----------------------+--------+

Clock DigitalClock_on_i to Pad
-------------------+------------+----------------------+--------+
                   | clk (edge) |                      | Clock  |
Destination        |   to PAD   |Internal Clock(s)     | Phase  |
-------------------+------------+----------------------+--------+
DigitalClock_buzz_o|   11.138(F)|DigitalClock_on_i_IBUF|   0.000|
-------------------+------------+----------------------+--------+

Clock DigitalClock_set_i to Pad
--------------------------+------------+---------------------------+--------+
                          | clk (edge) |                           | Clock  |
Destination               |   to PAD   |Internal Clock(s)          | Phase  |
--------------------------+------------+---------------------------+--------+
DigitalClock_buzz_o       |   11.772(F)|Controller_map/hour1_or0000|   0.000|
DigitalClock_segment1_o<0>|   11.236(F)|Controller_map/hour1_or0000|   0.000|
DigitalClock_segment1_o<1>|   11.739(F)|Controller_map/hour1_or0000|   0.000|
DigitalClock_segment1_o<2>|   11.901(F)|Controller_map/hour1_or0000|   0.000|
DigitalClock_segment1_o<3>|   11.801(F)|Controller_map/hour1_or0000|   0.000|
DigitalClock_segment1_o<4>|   11.724(F)|Controller_map/hour1_or0000|   0.000|
DigitalClock_segment1_o<5>|   11.978(F)|Controller_map/hour1_or0000|   0.000|
DigitalClock_segment1_o<6>|   12.223(F)|Controller_map/hour1_or0000|   0.000|
--------------------------+------------+---------------------------+--------+

Clock to Setup on destination clock DigitalClock_clk_i
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
DigitalClock_clk_i|    5.281|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DigitalClock_set_i
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
DigitalClock_set_i|         |         |         |    3.382|
------------------+---------+---------+---------+---------+

Pad to Pad
-----------------+-------------------+---------+
Source Pad       |Destination Pad    |  Delay  |
-----------------+-------------------+---------+
DigitalClock_on_i|DigitalClock_buzz_o|   10.641|
-----------------+-------------------+---------+


Analysis completed Fri Jun 24 01:13:43 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4494 MB



