arch                  	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	c8151c4     	success   	     	741                	847                  	383                 	247                   	10          	10           	41     	99    	106        	1           	0       	3728                 	3.30477       	-701.852            	-3.30477            	38            	3678             	26                                    	3209                       	19                               	3.78777            	-774.792 	-3.78777 	0       	0       	0.272637 	0.595624  	1.07723                  	0.167308            	-1         	-1          	-1         
