
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030b8  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         0000000c  20000000  080061ec  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000048  2000000c  080061f8  0000800c  2**2
                  ALLOC
  4 ._usrstack    00000100  20000054  08006240  0000800c  2**0
                  ALLOC
  5 .comment      00000340  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000370  00000000  00000000  00008350  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00002473  00000000  00000000  000086c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000a12d  00000000  00000000  0000ab33  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000227b  00000000  00000000  00014c60  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000021bf  00000000  00000000  00016edb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001c30  00000000  00000000  0001909c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000036fc  00000000  00000000  0001accc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003066  00000000  00000000  0001e3c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000031  00000000  00000000  0002142e  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000260  00000000  00000000  00021460  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	.word	0x20010000
 8003004:	0800615d 	.word	0x0800615d
 8003008:	08003211 	.word	0x08003211
 800300c:	08003215 	.word	0x08003215
 8003010:	08003219 	.word	0x08003219
 8003014:	0800321d 	.word	0x0800321d
 8003018:	08003221 	.word	0x08003221
	...
 800302c:	08003229 	.word	0x08003229
 8003030:	08003225 	.word	0x08003225
 8003034:	00000000 	.word	0x00000000
 8003038:	0800322d 	.word	0x0800322d
 800303c:	08003349 	.word	0x08003349
 8003040:	08003231 	.word	0x08003231
 8003044:	08003235 	.word	0x08003235
 8003048:	08003239 	.word	0x08003239
 800304c:	0800323d 	.word	0x0800323d
 8003050:	08003241 	.word	0x08003241
 8003054:	08003245 	.word	0x08003245
 8003058:	08003249 	.word	0x08003249
 800305c:	0800324d 	.word	0x0800324d
 8003060:	08003251 	.word	0x08003251
 8003064:	08003255 	.word	0x08003255
 8003068:	08003259 	.word	0x08003259
	...
 8003088:	08003335 	.word	0x08003335
 800308c:	08003279 	.word	0x08003279
 8003090:	0800327d 	.word	0x0800327d
 8003094:	08003281 	.word	0x08003281
 8003098:	08003285 	.word	0x08003285
 800309c:	08003289 	.word	0x08003289
 80030a0:	0800328d 	.word	0x0800328d
 80030a4:	08003291 	.word	0x08003291
 80030a8:	08003295 	.word	0x08003295
 80030ac:	08003299 	.word	0x08003299
 80030b0:	08003329 	.word	0x08003329
 80030b4:	0800329d 	.word	0x0800329d
 80030b8:	080032a1 	.word	0x080032a1
 80030bc:	080032a5 	.word	0x080032a5
 80030c0:	080032a9 	.word	0x080032a9
 80030c4:	080032ad 	.word	0x080032ad
 80030c8:	080032b1 	.word	0x080032b1
 80030cc:	080032b5 	.word	0x080032b5
 80030d0:	080032b9 	.word	0x080032b9
 80030d4:	0800331d 	.word	0x0800331d
 80030d8:	080032bd 	.word	0x080032bd
 80030dc:	08003311 	.word	0x08003311
 80030e0:	080032c1 	.word	0x080032c1
 80030e4:	080032c5 	.word	0x080032c5
 80030e8:	080032c9 	.word	0x080032c9
 80030ec:	080032cd 	.word	0x080032cd
 80030f0:	080032d1 	.word	0x080032d1
 80030f4:	080032d5 	.word	0x080032d5
 80030f8:	080032d9 	.word	0x080032d9
 80030fc:	080032dd 	.word	0x080032dd
 8003100:	080032e1 	.word	0x080032e1
 8003104:	080032e5 	.word	0x080032e5
 8003108:	080032e9 	.word	0x080032e9
 800310c:	080032ed 	.word	0x080032ed
 8003110:	080032f1 	.word	0x080032f1
 8003114:	080032f5 	.word	0x080032f5
 8003118:	080032f9 	.word	0x080032f9
 800311c:	080032fd 	.word	0x080032fd
 8003120:	08003301 	.word	0x08003301
 8003124:	08003305 	.word	0x08003305
 8003128:	08003309 	.word	0x08003309
 800312c:	0800330d 	.word	0x0800330d
 8003130:	0000f85f 	.word	0x0000f85f

Disassembly of section .text:

08003134 <__ISR_DELAY>:
}


void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8003134:	4a03      	ldr	r2, [pc, #12]	(8003144 <__ISR_DELAY+0x10>)
 8003136:	6813      	ldr	r3, [r2, #0]
 8003138:	b113      	cbz	r3, 8003140 <__ISR_DELAY+0xc>
		gwTimingDelay--;
 800313a:	6813      	ldr	r3, [r2, #0]
 800313c:	3b01      	subs	r3, #1
 800313e:	6013      	str	r3, [r2, #0]
}
 8003140:	4770      	bx	lr
 8003142:	46c0      	nop			(mov r8, r8)
 8003144:	20000014 	.word	0x20000014

08003148 <__TIM2_ISR>:
	return 0;
}


void __TIM2_ISR()
{
 8003148:	b510      	push	{r4, lr}
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 800314a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800314e:	4620      	mov	r0, r4
 8003150:	2102      	movs	r1, #2
 8003152:	f002 fd75 	bl	8005c40 <TIM_GetITStatus>
 8003156:	b140      	cbz	r0, 800316a <__TIM2_ISR+0x22>
	{
		TxDString("TIM2 ISR\n \r");
 8003158:	4804      	ldr	r0, [pc, #16]	(800316c <__TIM2_ISR+0x24>)
 800315a:	f000 fa69 	bl	8003630 <TxDString>
		TIM2->SR &= ~TIM_IT_CC1;
 800315e:	8a23      	ldrh	r3, [r4, #16]
 8003160:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8003164:	041b      	lsls	r3, r3, #16
 8003166:	0c1b      	lsrs	r3, r3, #16
 8003168:	8223      	strh	r3, [r4, #16]
	}
}
 800316a:	bd10      	pop	{r4, pc}
 800316c:	080061c4 	.word	0x080061c4

08003170 <main>:




int main(void)
{
 8003170:	b570      	push	{r4, r5, r6, lr}
	u16 tempADCres, j = 0, k = 0;
	u16 sum, avg;
	float hans;
	double bo;
    /* System Clocks Configuration */
	RCC_Configuration();
 8003172:	f000 f9c1 	bl	80034f8 <RCC_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8003176:	f000 f989 	bl	800348c <NVIC_Configuration>

	/* GPIO configuration */
	GPIO_Configuration(); // Setup of IOs
 800317a:	f000 f90d 	bl	8003398 <GPIO_Configuration>
	//GPIO_Start();

	SysTick_Configuration(); // used for delay function (PC_Com.c)
 800317e:	f000 f901 	bl	8003384 <SysTick_Configuration>

	DXL_init(1000000);
 8003182:	481c      	ldr	r0, [pc, #112]	(80031f4 <main+0x84>)
 8003184:	f000 fad8 	bl	8003738 <DXL_init>

	USART_Configuration(USART_PC, Baudrate_PC);
 8003188:	4b1b      	ldr	r3, [pc, #108]	(80031f8 <main+0x88>)
 800318a:	2002      	movs	r0, #2
 800318c:	6819      	ldr	r1, [r3, #0]
 800318e:	f000 fa5d 	bl	800364c <USART_Configuration>

	Init_Timer2();
 8003192:	f000 f8df 	bl	8003354 <Init_Timer2>

	TxDString(" HELLO :)\n\r");
 8003196:	4819      	ldr	r0, [pc, #100]	(80031fc <main+0x8c>)
 8003198:	f000 fa4a 	bl	8003630 <TxDString>
	DXL_RX_com_buf[14] = 0;
 800319c:	4b18      	ldr	r3, [pc, #96]	(8003200 <main+0x90>)
 800319e:	2200      	movs	r2, #0
 80031a0:	739a      	strb	r2, [r3, #14]

	init_ADC();
 80031a2:	f000 fb93 	bl	80038cc <init_ADC>

	GPIO_SetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 80031a6:	4817      	ldr	r0, [pc, #92]	(8003204 <main+0x94>)
 80031a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031ac:	f001 f9d2 	bl	8004554 <GPIO_SetBits>
	GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
 80031b0:	4814      	ldr	r0, [pc, #80]	(8003204 <main+0x94>)
 80031b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80031b6:	f001 f9cf 	bl	8004558 <GPIO_ResetBits>
				case 4:
				//IR_SENSOR_LEFT
				TxDString("sensor 5:");
				break;
			}
			TxDByte_PC((avg&0xFF00)>>8);
 80031ba:	2600      	movs	r6, #0
 80031bc:	2400      	movs	r4, #0
			TxDByte_PC((avg&0x00FF));
 80031be:	2500      	movs	r5, #0
 80031c0:	e010      	b.n	80031e4 <main+0x74>

/*			for(j = 0; j < 9; j++){
				sum = sampleADC(i);
			}
*/
			sum = sampleADC(k);	
 80031c2:	b2e0      	uxtb	r0, r4
 80031c4:	f000 fbc8 	bl	8003958 <sampleADC>

			switch(i){
				case 0:
				// IR_SENSOR_LEFT_front
				TxDString("sensor 1:");
 80031c8:	480f      	ldr	r0, [pc, #60]	(8003208 <main+0x98>)
 80031ca:	f000 fa31 	bl	8003630 <TxDString>
				case 4:
				//IR_SENSOR_LEFT
				TxDString("sensor 5:");
				break;
			}
			TxDByte_PC((avg&0xFF00)>>8);
 80031ce:	4630      	mov	r0, r6
 80031d0:	f000 fa12 	bl	80035f8 <TxDByte_PC>
			TxDByte_PC((avg&0x00FF));
 80031d4:	4628      	mov	r0, r5
 80031d6:	f000 fa0f 	bl	80035f8 <TxDByte_PC>
			TxDString("\r");
 80031da:	480c      	ldr	r0, [pc, #48]	(800320c <main+0x9c>)
 80031dc:	f000 fa28 	bl	8003630 <TxDString>

	while(1)
	{

// MEASUREMENTS AND AVERAGE OF SENSORS
		for(k = 0; k < 5; k++){
 80031e0:	1c63      	adds	r3, r4, #1
 80031e2:	b29c      	uxth	r4, r3
 80031e4:	2c04      	cmp	r4, #4
 80031e6:	d9ec      	bls.n	80031c2 <main+0x52>
			TxDByte_PC((avg&0xFF00)>>8);
			TxDByte_PC((avg&0x00FF));
			TxDString("\r");
		}	

		mDelay(2000);
 80031e8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80031ec:	f000 f9f8 	bl	80035e0 <mDelay>
 80031f0:	2400      	movs	r4, #0
 80031f2:	e7e6      	b.n	80031c2 <main+0x52>
 80031f4:	000f4240 	.word	0x000f4240
 80031f8:	20000004 	.word	0x20000004
 80031fc:	080061d0 	.word	0x080061d0
 8003200:	20000034 	.word	0x20000034
 8003204:	40010c00 	.word	0x40010c00
 8003208:	080061dc 	.word	0x080061dc
 800320c:	080061da 	.word	0x080061da

08003210 <NMIException>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
}
 8003210:	4770      	bx	lr
 8003212:	46c0      	nop			(mov r8, r8)

08003214 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8003214:	e7fe      	b.n	8003214 <HardFaultException>
 8003216:	46c0      	nop			(mov r8, r8)

08003218 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8003218:	e7fe      	b.n	8003218 <MemManageException>
 800321a:	46c0      	nop			(mov r8, r8)

0800321c <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 800321c:	e7fe      	b.n	800321c <BusFaultException>
 800321e:	46c0      	nop			(mov r8, r8)

08003220 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8003220:	e7fe      	b.n	8003220 <UsageFaultException>
 8003222:	46c0      	nop			(mov r8, r8)

08003224 <DebugMonitor>:
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
}
 8003224:	4770      	bx	lr
 8003226:	46c0      	nop			(mov r8, r8)

08003228 <SVCHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
}
 8003228:	4770      	bx	lr
 800322a:	46c0      	nop			(mov r8, r8)

0800322c <PendSVC>:
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
}
 800322c:	4770      	bx	lr
 800322e:	46c0      	nop			(mov r8, r8)

08003230 <WWDG_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
}
 8003230:	4770      	bx	lr
 8003232:	46c0      	nop			(mov r8, r8)

08003234 <PVD_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
}
 8003234:	4770      	bx	lr
 8003236:	46c0      	nop			(mov r8, r8)

08003238 <TAMPER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
}
 8003238:	4770      	bx	lr
 800323a:	46c0      	nop			(mov r8, r8)

0800323c <RTC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
}
 800323c:	4770      	bx	lr
 800323e:	46c0      	nop			(mov r8, r8)

08003240 <FLASH_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
}
 8003240:	4770      	bx	lr
 8003242:	46c0      	nop			(mov r8, r8)

08003244 <RCC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
}
 8003244:	4770      	bx	lr
 8003246:	46c0      	nop			(mov r8, r8)

08003248 <EXTI0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
}
 8003248:	4770      	bx	lr
 800324a:	46c0      	nop			(mov r8, r8)

0800324c <EXTI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
}
 800324c:	4770      	bx	lr
 800324e:	46c0      	nop			(mov r8, r8)

08003250 <EXTI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
}
 8003250:	4770      	bx	lr
 8003252:	46c0      	nop			(mov r8, r8)

08003254 <EXTI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
}
 8003254:	4770      	bx	lr
 8003256:	46c0      	nop			(mov r8, r8)

08003258 <EXTI4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
}
 8003258:	4770      	bx	lr
 800325a:	46c0      	nop			(mov r8, r8)

0800325c <DMA1_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
}
 800325c:	4770      	bx	lr
 800325e:	46c0      	nop			(mov r8, r8)

08003260 <DMA1_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
}
 8003260:	4770      	bx	lr
 8003262:	46c0      	nop			(mov r8, r8)

08003264 <DMA1_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
}
 8003264:	4770      	bx	lr
 8003266:	46c0      	nop			(mov r8, r8)

08003268 <DMA1_Channel4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
}
 8003268:	4770      	bx	lr
 800326a:	46c0      	nop			(mov r8, r8)

0800326c <DMA1_Channel5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
}
 800326c:	4770      	bx	lr
 800326e:	46c0      	nop			(mov r8, r8)

08003270 <DMA1_Channel6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
}
 8003270:	4770      	bx	lr
 8003272:	46c0      	nop			(mov r8, r8)

08003274 <DMA1_Channel7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
}
 8003274:	4770      	bx	lr
 8003276:	46c0      	nop			(mov r8, r8)

08003278 <USB_HP_CAN_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
}
 8003278:	4770      	bx	lr
 800327a:	46c0      	nop			(mov r8, r8)

0800327c <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
}
 800327c:	4770      	bx	lr
 800327e:	46c0      	nop			(mov r8, r8)

08003280 <CAN_RX1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
}
 8003280:	4770      	bx	lr
 8003282:	46c0      	nop			(mov r8, r8)

08003284 <CAN_SCE_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
}
 8003284:	4770      	bx	lr
 8003286:	46c0      	nop			(mov r8, r8)

08003288 <EXTI9_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
}
 8003288:	4770      	bx	lr
 800328a:	46c0      	nop			(mov r8, r8)

0800328c <TIM1_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
}
 800328c:	4770      	bx	lr
 800328e:	46c0      	nop			(mov r8, r8)

08003290 <TIM1_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
}
 8003290:	4770      	bx	lr
 8003292:	46c0      	nop			(mov r8, r8)

08003294 <TIM1_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
}
 8003294:	4770      	bx	lr
 8003296:	46c0      	nop			(mov r8, r8)

08003298 <TIM1_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
}
 8003298:	4770      	bx	lr
 800329a:	46c0      	nop			(mov r8, r8)

0800329c <TIM3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
}
 800329c:	4770      	bx	lr
 800329e:	46c0      	nop			(mov r8, r8)

080032a0 <TIM4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
}
 80032a0:	4770      	bx	lr
 80032a2:	46c0      	nop			(mov r8, r8)

080032a4 <I2C1_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
}
 80032a4:	4770      	bx	lr
 80032a6:	46c0      	nop			(mov r8, r8)

080032a8 <I2C1_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
}
 80032a8:	4770      	bx	lr
 80032aa:	46c0      	nop			(mov r8, r8)

080032ac <I2C2_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
}
 80032ac:	4770      	bx	lr
 80032ae:	46c0      	nop			(mov r8, r8)

080032b0 <I2C2_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
}
 80032b0:	4770      	bx	lr
 80032b2:	46c0      	nop			(mov r8, r8)

080032b4 <SPI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
}
 80032b4:	4770      	bx	lr
 80032b6:	46c0      	nop			(mov r8, r8)

080032b8 <SPI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
}
 80032b8:	4770      	bx	lr
 80032ba:	46c0      	nop			(mov r8, r8)

080032bc <USART2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
}
 80032bc:	4770      	bx	lr
 80032be:	46c0      	nop			(mov r8, r8)

080032c0 <EXTI15_10_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
}
 80032c0:	4770      	bx	lr
 80032c2:	46c0      	nop			(mov r8, r8)

080032c4 <RTCAlarm_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
}
 80032c4:	4770      	bx	lr
 80032c6:	46c0      	nop			(mov r8, r8)

080032c8 <USBWakeUp_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
}
 80032c8:	4770      	bx	lr
 80032ca:	46c0      	nop			(mov r8, r8)

080032cc <TIM8_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
}
 80032cc:	4770      	bx	lr
 80032ce:	46c0      	nop			(mov r8, r8)

080032d0 <TIM8_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
}
 80032d0:	4770      	bx	lr
 80032d2:	46c0      	nop			(mov r8, r8)

080032d4 <TIM8_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
}
 80032d4:	4770      	bx	lr
 80032d6:	46c0      	nop			(mov r8, r8)

080032d8 <TIM8_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
}
 80032d8:	4770      	bx	lr
 80032da:	46c0      	nop			(mov r8, r8)

080032dc <ADC3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
}
 80032dc:	4770      	bx	lr
 80032de:	46c0      	nop			(mov r8, r8)

080032e0 <FSMC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
}
 80032e0:	4770      	bx	lr
 80032e2:	46c0      	nop			(mov r8, r8)

080032e4 <SDIO_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
}
 80032e4:	4770      	bx	lr
 80032e6:	46c0      	nop			(mov r8, r8)

080032e8 <TIM5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
}
 80032e8:	4770      	bx	lr
 80032ea:	46c0      	nop			(mov r8, r8)

080032ec <SPI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
}
 80032ec:	4770      	bx	lr
 80032ee:	46c0      	nop			(mov r8, r8)

080032f0 <UART4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
}
 80032f0:	4770      	bx	lr
 80032f2:	46c0      	nop			(mov r8, r8)

080032f4 <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
}
 80032f4:	4770      	bx	lr
 80032f6:	46c0      	nop			(mov r8, r8)

080032f8 <TIM6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
}
 80032f8:	4770      	bx	lr
 80032fa:	46c0      	nop			(mov r8, r8)

080032fc <TIM7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
}
 80032fc:	4770      	bx	lr
 80032fe:	46c0      	nop			(mov r8, r8)

08003300 <DMA2_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
}
 8003300:	4770      	bx	lr
 8003302:	46c0      	nop			(mov r8, r8)

08003304 <DMA2_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
}
 8003304:	4770      	bx	lr
 8003306:	46c0      	nop			(mov r8, r8)

08003308 <DMA2_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
}
 8003308:	4770      	bx	lr
 800330a:	46c0      	nop			(mov r8, r8)

0800330c <DMA2_Channel4_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
}
 800330c:	4770      	bx	lr
 800330e:	46c0      	nop			(mov r8, r8)

08003310 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8003310:	b500      	push	{lr}
 8003312:	b081      	sub	sp, #4
	__PC_com_RX_ISR();
 8003314:	f000 f932 	bl	800357c <__PC_com_RX_ISR>
}
 8003318:	b001      	add	sp, #4
 800331a:	bd00      	pop	{pc}

0800331c <USART1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
 800331c:	b500      	push	{lr}
 800331e:	b081      	sub	sp, #4
	//RxD0Interrupt();
	DXL_RX_interrupt();
 8003320:	f000 fa10 	bl	8003744 <DXL_RX_interrupt>
}
 8003324:	b001      	add	sp, #4
 8003326:	bd00      	pop	{pc}

08003328 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 8003328:	b500      	push	{lr}
 800332a:	b081      	sub	sp, #4
	__TIM2_ISR();
 800332c:	f7ff ff0c 	bl	8003148 <__TIM2_ISR>
}
 8003330:	b001      	add	sp, #4
 8003332:	bd00      	pop	{pc}

08003334 <ADC1_2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
 8003334:	b500      	push	{lr}
  TxDString("hej");
 8003336:	4803      	ldr	r0, [pc, #12]	(8003344 <ADC1_2_IRQHandler+0x10>)
* Output         : None
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
 8003338:	b081      	sub	sp, #4
  TxDString("hej");
 800333a:	f000 f979 	bl	8003630 <TxDString>
}
 800333e:	b001      	add	sp, #4
 8003340:	bd00      	pop	{pc}
 8003342:	46c0      	nop			(mov r8, r8)
 8003344:	080061e6 	.word	0x080061e6

08003348 <SysTickHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
 8003348:	b500      	push	{lr}
 800334a:	b081      	sub	sp, #4
	__ISR_DELAY();
 800334c:	f7ff fef2 	bl	8003134 <__ISR_DELAY>
}
 8003350:	b001      	add	sp, #4
 8003352:	bd00      	pop	{pc}

08003354 <Init_Timer2>:
	  SysTick_ITConfig(ENABLE);
}

void Init_Timer2()
{
	TIM2->CR1 = 0x000; // Upcounting mode + no buffer on reload register, Counter diable
 8003354:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003358:	f04f 0200 	mov.w	r2, #0	; 0x0
 800335c:	801a      	strh	r2, [r3, #0]
	TIM2->PSC = 0x044C; // Prescaler
 800335e:	f240 424c 	movw	r2, #1100	; 0x44c
 8003362:	851a      	strh	r2, [r3, #40]
	TIM2->ARR = 0xFFFF; // Reload register
 8003364:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003368:	859a      	strh	r2, [r3, #44]

	TIM2->CCMR1 = 0x0000; // NO output compare and input capture!!!
 800336a:	f04f 0200 	mov.w	r2, #0	; 0x0
 800336e:	831a      	strh	r2, [r3, #24]
	TIM2->DIER = 0x0002; // CC1IE UIE
 8003370:	f04f 0202 	mov.w	r2, #2	; 0x2
 8003374:	819a      	strh	r2, [r3, #12]
	TIM2->CCR1 = 0xFF00; // CCR1 value
 8003376:	f64f 7200 	movw	r2, #65280	; 0xff00
 800337a:	869a      	strh	r2, [r3, #52]
	TIM2->CNT = 0x0000;
 800337c:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003380:	849a      	strh	r2, [r3, #36]
	//TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
}
 8003382:	4770      	bx	lr

08003384 <SysTick_Configuration>:

}


void SysTick_Configuration(void)
{
 8003384:	b500      	push	{lr}
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 8003386:	2009      	movs	r0, #9

}


void SysTick_Configuration(void)
{
 8003388:	b081      	sub	sp, #4
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 800338a:	f001 fdc9 	bl	8004f20 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 800338e:	2001      	movs	r0, #1
 8003390:	f001 fde2 	bl	8004f58 <SysTick_ITConfig>
}
 8003394:	b001      	add	sp, #4
 8003396:	bd00      	pop	{pc}

08003398 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8003398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800339a:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 800339c:	ad01      	add	r5, sp, #4

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800339e:	4c38      	ldr	r4, [pc, #224]	(8003480 <GPIO_Configuration+0xe8>)
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80033a0:	4628      	mov	r0, r5
 80033a2:	f001 f8bb 	bl	800451c <GPIO_StructInit>


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033a6:	2603      	movs	r6, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80033a8:	2710      	movs	r7, #16
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 80033aa:	f04f 03cf 	mov.w	r3, #207	; 0xcf
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80033ae:	4629      	mov	r1, r5
 80033b0:	4834      	ldr	r0, [pc, #208]	(8003484 <GPIO_Configuration+0xec>)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 80033b2:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033b6:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80033ba:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80033be:	f001 f859 	bl	8004474 <GPIO_Init>

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 80033c2:	f44f 734c 	mov.w	r3, #816	; 0x330
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033c6:	4620      	mov	r0, r4
 80033c8:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 80033ca:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033ce:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80033d2:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033d6:	f001 f84d 	bl	8004474 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 80033da:	f44f 6308 	mov.w	r3, #2176	; 0x880
 80033de:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033e2:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80033e4:	2304      	movs	r3, #4
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033e6:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80033e8:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033ec:	f001 f842 	bl	8004474 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 80033f0:	f44f 6388 	mov.w	r3, #1088	; 0x440
 80033f4:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033f8:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80033fa:	2318      	movs	r3, #24
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033fc:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80033fe:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003402:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003406:	f001 f835 	bl	8004474 <GPIO_Init>

	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 800340a:	2004      	movs	r0, #4
 800340c:	2101      	movs	r1, #1
 800340e:	f001 f8cb 	bl	80045a8 <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 8003412:	2101      	movs	r1, #1
 8003414:	481c      	ldr	r0, [pc, #112]	(8003488 <GPIO_Configuration+0xf0>)
 8003416:	f001 f8c7 	bl	80045a8 <GPIO_PinRemapConfig>

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 800341a:	4620      	mov	r0, r4
 800341c:	2110      	movs	r1, #16
 800341e:	f001 f89b 	bl	8004558 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8003422:	4620      	mov	r0, r4
 8003424:	2120      	movs	r1, #32
 8003426:	f001 f895 	bl	8004554 <GPIO_SetBits>

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800342a:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800342e:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8003432:	f506 3686 	add.w	r6, r6, #68608	; 0x10c00
 8003436:	f506 767f 	add.w	r6, r6, #1020	; 0x3fc
 800343a:	3601      	adds	r6, #1

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 800343c:	f642 3306 	movw	r3, #11014	; 0x2b06
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003440:	4630      	mov	r0, r6
 8003442:	4629      	mov	r1, r5

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 8003444:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8003448:	2400      	movs	r4, #0
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800344a:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800344e:	f001 f811 	bl	8004474 <GPIO_Init>

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 8003452:	f04f 0309 	mov.w	r3, #9	; 0x9
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 8003456:	4630      	mov	r0, r6
 8003458:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 800345a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 800345e:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 8003462:	f001 f807 	bl	8004474 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 8003466:	f04f 0320 	mov.w	r3, #32	; 0x20
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 800346a:	4806      	ldr	r0, [pc, #24]	(8003484 <GPIO_Configuration+0xec>)
 800346c:	4629      	mov	r1, r5
	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 800346e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8003472:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 8003476:	f000 fffd 	bl	8004474 <GPIO_Init>


}
 800347a:	b003      	add	sp, #12
 800347c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800347e:	46c0      	nop			(mov r8, r8)
 8003480:	40010c00 	.word	0x40010c00
 8003484:	40010800 	.word	0x40010800
 8003488:	00300400 	.word	0x00300400

0800348c <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 800348c:	b570      	push	{r4, r5, r6, lr}
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 800348e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8003492:	b082      	sub	sp, #8
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 8003494:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8003498:	f001 fa00 	bl	800489c <NVIC_SetVectorTable>
	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 800349c:	ae01      	add	r6, sp, #4
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
	#endif

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 800349e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80034a2:	f001 f95d 	bl	8004760 <NVIC_PriorityGroupConfig>

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80034a6:	2401      	movs	r4, #1
	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80034a8:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80034aa:	2325      	movs	r3, #37
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80034ac:	4630      	mov	r0, r6

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80034ae:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80034b2:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80034b6:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80034ba:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80034be:	f001 f959 	bl	8004774 <NVIC_Init>

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80034c2:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80034c4:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80034c6:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80034ca:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80034ce:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80034d2:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80034d6:	f001 f94d 	bl	8004774 <NVIC_Init>

	// Enable the ADC Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = ADC1_2_IRQChannel;
 80034da:	2312      	movs	r3, #18
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80034dc:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the ADC Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = ADC1_2_IRQChannel;
 80034de:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80034e2:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80034e6:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80034ea:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80034ee:	f001 f941 	bl	8004774 <NVIC_Init>
}
 80034f2:	b002      	add	sp, #8
 80034f4:	bd70      	pop	{r4, r5, r6, pc}
 80034f6:	46c0      	nop			(mov r8, r8)

080034f8 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 80034f8:	b500      	push	{lr}
 80034fa:	b081      	sub	sp, #4
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 80034fc:	f001 fb30 	bl	8004b60 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 8003500:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003504:	f001 fb4c 	bl	8004ba0 <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8003508:	f001 fb64 	bl	8004bd4 <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 800350c:	2801      	cmp	r0, #1
 800350e:	d124      	bne.n	800355a <RCC_Configuration+0x62>
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8003510:	2010      	movs	r0, #16
 8003512:	f000 fd33 	bl	8003f7c <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 8003516:	2002      	movs	r0, #2
 8003518:	f000 fd18 	bl	8003f4c <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 800351c:	2000      	movs	r0, #0
 800351e:	f001 fba3 	bl	8004c68 <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1);
 8003522:	2000      	movs	r0, #0
 8003524:	f001 fbb4 	bl	8004c90 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 8003528:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800352c:	f001 fba6 	bl	8004c7c <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8003530:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003534:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8003538:	f001 fb74 	bl	8004c24 <RCC_PLLConfig>

		/* Enable PLL */
		RCC_PLLCmd(ENABLE);
 800353c:	2001      	movs	r0, #1
 800353e:	f001 fb7b 	bl	8004c38 <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8003542:	2039      	movs	r0, #57
 8003544:	f001 fca4 	bl	8004e90 <RCC_GetFlagStatus>
 8003548:	2800      	cmp	r0, #0
 800354a:	d0fa      	beq.n	8003542 <RCC_Configuration+0x4a>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 800354c:	2002      	movs	r0, #2
 800354e:	f001 fb79 	bl	8004c44 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 8003552:	f001 fb81 	bl	8004c58 <RCC_GetSYSCLKSource>
 8003556:	2808      	cmp	r0, #8
 8003558:	d1fb      	bne.n	8003552 <RCC_Configuration+0x5a>
	}

	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART1 and GPIOB clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC	 | RCC_APB2Periph_ADC1, ENABLE);
 800355a:	2101      	movs	r1, #1
 800355c:	f244 201c 	movw	r0, #16924	; 0x421c
 8003560:	f001 fc4c 	bl	8004dfc <RCC_APB2PeriphClockCmd>


	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);
 8003564:	4804      	ldr	r0, [pc, #16]	(8003578 <RCC_Configuration+0x80>)
 8003566:	2101      	movs	r1, #1
 8003568:	f001 fc56 	bl	8004e18 <RCC_APB1PeriphClockCmd>

	PWR_BackupAccessCmd(ENABLE);
 800356c:	2001      	movs	r0, #1
 800356e:	f001 fa87 	bl	8004a80 <PWR_BackupAccessCmd>
}
 8003572:	b001      	add	sp, #4
 8003574:	bd00      	pop	{pc}
 8003576:	46c0      	nop			(mov r8, r8)
 8003578:	00040001 	.word	0x00040001

0800357c <__PC_com_RX_ISR>:
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
}

void __PC_com_RX_ISR()
{
 800357c:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 800357e:	4809      	ldr	r0, [pc, #36]	(80035a4 <__PC_com_RX_ISR+0x28>)
 8003580:	f240 5125 	movw	r1, #1317	; 0x525
 8003584:	f002 fcec 	bl	8005f60 <USART_GetITStatus>
 8003588:	b150      	cbz	r0, 80035a0 <__PC_com_RX_ISR+0x24>
	{
		PC_RX_com_buf[PC_RX_buff_index] = USART_ReceiveData(USART3);
 800358a:	4b07      	ldr	r3, [pc, #28]	(80035a8 <__PC_com_RX_ISR+0x2c>)
 800358c:	4805      	ldr	r0, [pc, #20]	(80035a4 <__PC_com_RX_ISR+0x28>)
 800358e:	681c      	ldr	r4, [r3, #0]
 8003590:	f002 fc78 	bl	8005e84 <USART_ReceiveData>
 8003594:	4b05      	ldr	r3, [pc, #20]	(80035ac <__PC_com_RX_ISR+0x30>)
 8003596:	b2c0      	uxtb	r0, r0
 8003598:	5518      	strb	r0, [r3, r4]
		PC_data_rdy = 1;
 800359a:	4b05      	ldr	r3, [pc, #20]	(80035b0 <__PC_com_RX_ISR+0x34>)
 800359c:	2201      	movs	r2, #1
 800359e:	701a      	strb	r2, [r3, #0]
		//PC_RX_buff_index++;
	}

}
 80035a0:	bd10      	pop	{r4, pc}
 80035a2:	46c0      	nop			(mov r8, r8)
 80035a4:	40004800 	.word	0x40004800
 80035a8:	2000000c 	.word	0x2000000c
 80035ac:	2000001c 	.word	0x2000001c
 80035b0:	20000010 	.word	0x20000010

080035b4 <uDelay>:
{
	uDelay(nTime*1000);
}

void uDelay(u32 nTime)
{
 80035b4:	b510      	push	{r4, lr}
 80035b6:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80035b8:	2001      	movs	r0, #1
 80035ba:	f001 fcb7 	bl	8004f2c <SysTick_CounterCmd>

	gwTimingDelay = nTime;
 80035be:	4b07      	ldr	r3, [pc, #28]	(80035dc <uDelay+0x28>)
 80035c0:	601c      	str	r4, [r3, #0]

	while(gwTimingDelay != 0);
 80035c2:	461a      	mov	r2, r3
 80035c4:	6813      	ldr	r3, [r2, #0]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1fc      	bne.n	80035c4 <uDelay+0x10>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80035ca:	f06f 0001 	mvn.w	r0, #1	; 0x1
 80035ce:	f001 fcad 	bl	8004f2c <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80035d2:	2000      	movs	r0, #0
 80035d4:	f001 fcaa 	bl	8004f2c <SysTick_CounterCmd>
}
 80035d8:	bd10      	pop	{r4, pc}
 80035da:	46c0      	nop			(mov r8, r8)
 80035dc:	20000014 	.word	0x20000014

080035e0 <mDelay>:
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 80035e0:	b500      	push	{lr}
	uDelay(nTime*1000);
 80035e2:	ebc0 1340 	rsb	r3, r0, r0, lsl #5
 80035e6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 80035ea:	b081      	sub	sp, #4
	uDelay(nTime*1000);
 80035ec:	00c0      	lsls	r0, r0, #3
 80035ee:	f7ff ffe1 	bl	80035b4 <uDelay>
}
 80035f2:	b001      	add	sp, #4
 80035f4:	bd00      	pop	{pc}
 80035f6:	46c0      	nop			(mov r8, r8)

080035f8 <TxDByte_PC>:
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 80035f8:	b500      	push	{lr}
	USART_SendData(USART3,bTxdData);
 80035fa:	b281      	uxth	r1, r0
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 80035fc:	b081      	sub	sp, #4
	USART_SendData(USART3,bTxdData);
 80035fe:	4805      	ldr	r0, [pc, #20]	(8003614 <TxDByte_PC+0x1c>)
 8003600:	f002 fc3c 	bl	8005e7c <USART_SendData>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 8003604:	4803      	ldr	r0, [pc, #12]	(8003614 <TxDByte_PC+0x1c>)
 8003606:	2140      	movs	r1, #64
 8003608:	f002 fc9e 	bl	8005f48 <USART_GetFlagStatus>
 800360c:	2800      	cmp	r0, #0
 800360e:	d0f9      	beq.n	8003604 <TxDByte_PC+0xc>
}
 8003610:	b001      	add	sp, #4
 8003612:	bd00      	pop	{pc}
 8003614:	40004800 	.word	0x40004800

08003618 <TxArray>:
{
	while (*bData)
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
 8003618:	b570      	push	{r4, r5, r6, lr}
 800361a:	4606      	mov	r6, r0
 800361c:	460d      	mov	r5, r1
 800361e:	2400      	movs	r4, #0
 8003620:	e003      	b.n	800362a <TxArray+0x12>
	int i;
	for(i = 0; i<len; i++)
	{
		TxDByte_PC(*bData++);
 8003622:	5d30      	ldrb	r0, [r6, r4]
 8003624:	f7ff ffe8 	bl	80035f8 <TxDByte_PC>
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003628:	3401      	adds	r4, #1
 800362a:	42ac      	cmp	r4, r5
 800362c:	dbf9      	blt.n	8003622 <TxArray+0xa>
	{
		TxDByte_PC(*bData++);
	}
}
 800362e:	bd70      	pop	{r4, r5, r6, pc}

08003630 <TxDString>:
	}
}


void TxDString(u8 *bData)
{
 8003630:	b530      	push	{r4, r5, lr}
 8003632:	4605      	mov	r5, r0
 8003634:	b081      	sub	sp, #4
 8003636:	2400      	movs	r4, #0
 8003638:	e001      	b.n	800363e <TxDString+0xe>
	while (*bData)
		TxDByte_PC(*bData++);
 800363a:	f7ff ffdd 	bl	80035f8 <TxDByte_PC>
}


void TxDString(u8 *bData)
{
	while (*bData)
 800363e:	5d28      	ldrb	r0, [r5, r4]
 8003640:	3401      	adds	r4, #1
 8003642:	2800      	cmp	r0, #0
 8003644:	d1f9      	bne.n	800363a <TxDString+0xa>
		TxDByte_PC(*bData++);
}
 8003646:	b001      	add	sp, #4
 8003648:	bd30      	pop	{r4, r5, pc}
 800364a:	46c0      	nop			(mov r8, r8)

0800364c <USART_Configuration>:




void USART_Configuration(u8 PORT, u32 baudrate)
{
 800364c:	b570      	push	{r4, r5, r6, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	4605      	mov	r5, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003652:	4668      	mov	r0, sp




void USART_Configuration(u8 PORT, u32 baudrate)
{
 8003654:	460c      	mov	r4, r1

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003656:	f002 fb6b 	bl	8005d30 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800365a:	f04f 0300 	mov.w	r3, #0	; 0x0
 800365e:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003662:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003666:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800366a:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800366e:	f04f 030c 	mov.w	r3, #12	; 0xc
void USART_Configuration(u8 PORT, u32 baudrate)
{

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003672:	466e      	mov	r6, sp


	USART_InitStructure.USART_BaudRate = baudrate;
 8003674:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003676:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 800367a:	b98d      	cbnz	r5, 80036a0 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 800367c:	4814      	ldr	r0, [pc, #80]	(80036d0 <USART_Configuration+0x84>)
 800367e:	f002 fceb 	bl	8006058 <USART_DeInit>
		mDelay(10);
 8003682:	200a      	movs	r0, #10
 8003684:	f7ff ffac 	bl	80035e0 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8003688:	4811      	ldr	r0, [pc, #68]	(80036d0 <USART_Configuration+0x84>)
 800368a:	4669      	mov	r1, sp
 800368c:	f002 fc96 	bl	8005fbc <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003690:	480f      	ldr	r0, [pc, #60]	(80036d0 <USART_Configuration+0x84>)
 8003692:	f240 5125 	movw	r1, #1317	; 0x525
 8003696:	2201      	movs	r2, #1
 8003698:	f002 fb84 	bl	8005da4 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800369c:	480c      	ldr	r0, [pc, #48]	(80036d0 <USART_Configuration+0x84>)
 800369e:	e012      	b.n	80036c6 <USART_Configuration+0x7a>
	}

	else if( PORT == USART_PC )
 80036a0:	2d02      	cmp	r5, #2
 80036a2:	d113      	bne.n	80036cc <USART_Configuration+0x80>
	{
		USART_DeInit(USART3);
 80036a4:	480b      	ldr	r0, [pc, #44]	(80036d4 <USART_Configuration+0x88>)
 80036a6:	f002 fcd7 	bl	8006058 <USART_DeInit>
		mDelay(10);
 80036aa:	200a      	movs	r0, #10
 80036ac:	f7ff ff98 	bl	80035e0 <mDelay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80036b0:	4808      	ldr	r0, [pc, #32]	(80036d4 <USART_Configuration+0x88>)
 80036b2:	4669      	mov	r1, sp
 80036b4:	f002 fc82 	bl	8005fbc <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80036b8:	4806      	ldr	r0, [pc, #24]	(80036d4 <USART_Configuration+0x88>)
 80036ba:	f240 5125 	movw	r1, #1317	; 0x525
 80036be:	2201      	movs	r2, #1
 80036c0:	f002 fb70 	bl	8005da4 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80036c4:	4803      	ldr	r0, [pc, #12]	(80036d4 <USART_Configuration+0x88>)
 80036c6:	2101      	movs	r1, #1
 80036c8:	f002 fb5e 	bl	8005d88 <USART_Cmd>
	}
}
 80036cc:	b004      	add	sp, #16
 80036ce:	bd70      	pop	{r4, r5, r6, pc}
 80036d0:	40013800 	.word	0x40013800
 80036d4:	40004800 	.word	0x40004800

080036d8 <USARTConfiguration>:




void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */
 80036d8:	b530      	push	{r4, r5, lr}
 80036da:	b085      	sub	sp, #20
 80036dc:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80036de:	4668      	mov	r0, sp
 80036e0:	f002 fb26 	bl	8005d30 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
 80036e4:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 80036e6:	4c13      	ldr	r4, [pc, #76]	(8003734 <USARTConfiguration+0x5c>)

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80036e8:	f04f 0300 	mov.w	r3, #0	; 0x0
 80036ec:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80036f0:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 80036f4:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80036f8:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 80036fc:	4620      	mov	r0, r4
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80036fe:	f04f 030c 	mov.w	r3, #12	; 0xc
 8003702:	f8ad 300a 	strh.w	r3, [sp, #10]


		USART_DeInit(USART1);
 8003706:	f002 fca7 	bl	8006058 <USART_DeInit>
		mDelay(10);
 800370a:	200a      	movs	r0, #10
 800370c:	f7ff ff68 	bl	80035e0 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8003710:	4620      	mov	r0, r4
 8003712:	4669      	mov	r1, sp
 8003714:	f002 fc52 	bl	8005fbc <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003718:	4620      	mov	r0, r4
 800371a:	f240 5125 	movw	r1, #1317	; 0x525
 800371e:	2201      	movs	r2, #1
 8003720:	f002 fb40 	bl	8005da4 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8003724:	4620      	mov	r0, r4
 8003726:	2101      	movs	r1, #1
void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003728:	466d      	mov	r5, sp
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800372a:	f002 fb2d 	bl	8005d88 <USART_Cmd>

}
 800372e:	b005      	add	sp, #20
 8003730:	bd30      	pop	{r4, r5, pc}
 8003732:	46c0      	nop			(mov r8, r8)
 8003734:	40013800 	.word	0x40013800

08003738 <DXL_init>:
void USARTConfiguration();
void DXL_TX(u8 data);


void DXL_init(u32 baud)
{
 8003738:	b500      	push	{lr}
 800373a:	b081      	sub	sp, #4
	USARTConfiguration(baud);
 800373c:	f7ff ffcc 	bl	80036d8 <USARTConfiguration>
}
 8003740:	b001      	add	sp, #4
 8003742:	bd00      	pop	{pc}

08003744 <DXL_RX_interrupt>:
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 8003744:	b530      	push	{r4, r5, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 8003746:	480a      	ldr	r0, [pc, #40]	(8003770 <DXL_RX_interrupt+0x2c>)
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 8003748:	b081      	sub	sp, #4
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 800374a:	f240 5125 	movw	r1, #1317	; 0x525
 800374e:	f002 fc07 	bl	8005f60 <USART_GetITStatus>
 8003752:	b150      	cbz	r0, 800376a <DXL_RX_interrupt+0x26>
	{
		DXL_RX_com_buf[DXL_RX_buff_index] = USART_ReceiveData(USART1);
 8003754:	4c07      	ldr	r4, [pc, #28]	(8003774 <DXL_RX_interrupt+0x30>)
 8003756:	4806      	ldr	r0, [pc, #24]	(8003770 <DXL_RX_interrupt+0x2c>)
 8003758:	6825      	ldr	r5, [r4, #0]
 800375a:	f002 fb93 	bl	8005e84 <USART_ReceiveData>
 800375e:	4b06      	ldr	r3, [pc, #24]	(8003778 <DXL_RX_interrupt+0x34>)
 8003760:	b2c0      	uxtb	r0, r0
 8003762:	5558      	strb	r0, [r3, r5]
		DXL_RX_buff_index++;
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	3301      	adds	r3, #1
 8003768:	6023      	str	r3, [r4, #0]
	}
}
 800376a:	b001      	add	sp, #4
 800376c:	bd30      	pop	{r4, r5, pc}
 800376e:	46c0      	nop			(mov r8, r8)
 8003770:	40013800 	.word	0x40013800
 8003774:	2000002c 	.word	0x2000002c
 8003778:	20000034 	.word	0x20000034

0800377c <DXL_TX>:




void DXL_TX(u8 data)
{
 800377c:	b510      	push	{r4, lr}

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 800377e:	2120      	movs	r1, #32




void DXL_TX(u8 data)
{
 8003780:	4604      	mov	r4, r0

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8003782:	480d      	ldr	r0, [pc, #52]	(80037b8 <DXL_TX+0x3c>)
 8003784:	f000 fee8 	bl	8004558 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable



		USART_SendData(USART1, data);
 8003788:	b2a4      	uxth	r4, r4

void DXL_TX(u8 data)
{

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 800378a:	480b      	ldr	r0, [pc, #44]	(80037b8 <DXL_TX+0x3c>)
 800378c:	2110      	movs	r1, #16
 800378e:	f000 fee1 	bl	8004554 <GPIO_SetBits>



		USART_SendData(USART1, data);
 8003792:	480a      	ldr	r0, [pc, #40]	(80037bc <DXL_TX+0x40>)
 8003794:	4621      	mov	r1, r4
 8003796:	f002 fb71 	bl	8005e7c <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete
 800379a:	4808      	ldr	r0, [pc, #32]	(80037bc <DXL_TX+0x40>)
 800379c:	2140      	movs	r1, #64
 800379e:	f002 fbd3 	bl	8005f48 <USART_GetFlagStatus>
 80037a2:	2800      	cmp	r0, #0
 80037a4:	d0f9      	beq.n	800379a <DXL_TX+0x1e>



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80037a6:	2110      	movs	r1, #16
 80037a8:	4803      	ldr	r0, [pc, #12]	(80037b8 <DXL_TX+0x3c>)
 80037aa:	f000 fed5 	bl	8004558 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80037ae:	4802      	ldr	r0, [pc, #8]	(80037b8 <DXL_TX+0x3c>)
 80037b0:	2120      	movs	r1, #32
 80037b2:	f000 fecf 	bl	8004554 <GPIO_SetBits>

}
 80037b6:	bd10      	pop	{r4, pc}
 80037b8:	40010c00 	.word	0x40010c00
 80037bc:	40013800 	.word	0x40013800

080037c0 <DXL_read_byte>:

void DXL_read_byte(u8 devId, u8 add)
{

	u8 i, checksum = 0;
	DXL_RX_buff_index = 0;
 80037c0:	4b1b      	ldr	r3, [pc, #108]	(8003830 <DXL_read_byte+0x70>)
 80037c2:	2200      	movs	r2, #0




void DXL_read_byte(u8 devId, u8 add)
{
 80037c4:	b530      	push	{r4, r5, lr}

	u8 i, checksum = 0;
	DXL_RX_buff_index = 0;
 80037c6:	601a      	str	r2, [r3, #0]
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 80037c8:	4a1a      	ldr	r2, [pc, #104]	(8003834 <DXL_read_byte+0x74>)
 80037ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80037ce:	7013      	strb	r3, [r2, #0]
	DXL_TX_com_buf[1] = 0xff;
 80037d0:	7053      	strb	r3, [r2, #1]
	//id -
	DXL_TX_com_buf[2] = devId;
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
 80037d2:	2304      	movs	r3, #4
 80037d4:	70d3      	strb	r3, [r2, #3]
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
 80037d6:	2302      	movs	r3, #2
 80037d8:	7113      	strb	r3, [r2, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 80037da:	2301      	movs	r3, #1
	DXL_RX_buff_index = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;
	//id -
	DXL_TX_com_buf[2] = devId;
 80037dc:	7090      	strb	r0, [r2, #2]
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
 80037de:	7151      	strb	r1, [r2, #5]




void DXL_read_byte(u8 devId, u8 add)
{
 80037e0:	b081      	sub	sp, #4
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 80037e2:	7193      	strb	r3, [r2, #6]

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80037e4:	f04f 0e04 	mov.w	lr, #4	; 0x4
 80037e8:	2100      	movs	r1, #0
 80037ea:	2000      	movs	r0, #0
 80037ec:	e006      	b.n	80037fc <DXL_read_byte+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
 80037ee:	eb02 0301 	add.w	r3, r2, r1
 80037f2:	789b      	ldrb	r3, [r3, #2]
 80037f4:	4403      	add	r3, r0
 80037f6:	b2d8      	uxtb	r0, r3
	DXL_TX_com_buf[6] = 1;

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80037f8:	1c4b      	adds	r3, r1, #1
 80037fa:	b2d9      	uxtb	r1, r3
 80037fc:	458e      	cmp	lr, r1
 80037fe:	f8df c034 	ldr.w	ip, [pc, #52]	; 8003834 <DXL_read_byte+0x74>
 8003802:	daf4      	bge.n	80037ee <DXL_read_byte+0x2e>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 8003804:	ea6f 0300 	mvn.w	r3, r0
 8003808:	f88c 3007 	strb.w	r3, [ip, #7]


	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 800380c:	4b08      	ldr	r3, [pc, #32]	(8003830 <DXL_read_byte+0x70>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 800380e:	2200      	movs	r2, #0
 8003810:	f88c 2008 	strb.w	r2, [ip, #8]


	DXL_RX_buff_index = 0; // RX buffer index!
 8003814:	601a      	str	r2, [r3, #0]
 8003816:	2400      	movs	r4, #0

	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003818:	4665      	mov	r5, ip
 800381a:	5d28      	ldrb	r0, [r5, r4]
 800381c:	3401      	adds	r4, #1
 800381e:	f7ff ffad 	bl	800377c <DXL_TX>
	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 8; i++)
 8003822:	2c08      	cmp	r4, #8
 8003824:	d1f9      	bne.n	800381a <DXL_read_byte+0x5a>
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	uDelay(100); // TIS CAN BE IMPLEMENTED SMARTER: WITH CRC CHECK etc.!!!
 8003826:	2064      	movs	r0, #100
 8003828:	f7ff fec4 	bl	80035b4 <uDelay>
	 * DXL_RX_BUFF[3]: Length
	 * DXL_RX_BUFF[4]: Error status
	 * DXL_RX_BUFF[5]: Parameter
	 * DXL_RX_BUFF[6]: Checksum
	 */
}
 800382c:	b001      	add	sp, #4
 800382e:	bd30      	pop	{r4, r5, pc}
 8003830:	2000002c 	.word	0x2000002c
 8003834:	20000043 	.word	0x20000043

08003838 <DXL_send_word>:




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003838:	b530      	push	{r4, r5, lr}
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 800383a:	f8df c080 	ldr.w	ip, [pc, #128]	; 80038bc <DXL_send_word+0x84>
 800383e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003842:	f88c 3000 	strb.w	r3, [ip]
	DXL_TX_com_buf[1] = 0xff;
 8003846:	f88c 3001 	strb.w	r3, [ip, #1]

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 800384a:	2305      	movs	r3, #5
 800384c:	f88c 3003 	strb.w	r3, [ip, #3]
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
 8003850:	f88c 2006 	strb.w	r2, [ip, #6]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 8003854:	2303      	movs	r3, #3


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 8003856:	0a12      	lsrs	r2, r2, #8
	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
 8003858:	f88c 1005 	strb.w	r1, [ip, #5]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 800385c:	f88c 2007 	strb.w	r2, [ip, #7]




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003860:	b081      	sub	sp, #4
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;

	//id -
	DXL_TX_com_buf[2] = devId;
 8003862:	f88c 0002 	strb.w	r0, [ip, #2]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 8003866:	f88c 3004 	strb.w	r3, [ip, #4]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 800386a:	f04f 0e05 	mov.w	lr, #5	; 0x5
 800386e:	2100      	movs	r1, #0
 8003870:	2200      	movs	r2, #0
 8003872:	e006      	b.n	8003882 <DXL_send_word+0x4a>
	{
		checksum += DXL_TX_com_buf[i+2];
 8003874:	eb0c 0302 	add.w	r3, ip, r2
 8003878:	789b      	ldrb	r3, [r3, #2]
 800387a:	440b      	add	r3, r1
 800387c:	b299      	uxth	r1, r3
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 800387e:	1c53      	adds	r3, r2, #1
 8003880:	b29a      	uxth	r2, r3
 8003882:	4596      	cmp	lr, r2
 8003884:	480d      	ldr	r0, [pc, #52]	(80038bc <DXL_send_word+0x84>)
 8003886:	daf5      	bge.n	8003874 <DXL_send_word+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 8003888:	ea6f 0301 	mvn.w	r3, r1
 800388c:	7203      	strb	r3, [r0, #8]


	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 800388e:	4b0c      	ldr	r3, [pc, #48]	(80038c0 <DXL_send_word+0x88>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 8003890:	2200      	movs	r2, #0
 8003892:	7242      	strb	r2, [r0, #9]


	DXL_RX_buff_index = 0; // RX buffer index!
 8003894:	601a      	str	r2, [r3, #0]
 8003896:	2400      	movs	r4, #0

	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003898:	4605      	mov	r5, r0
 800389a:	5d28      	ldrb	r0, [r5, r4]
 800389c:	3401      	adds	r4, #1
 800389e:	f7ff ff6d 	bl	800377c <DXL_TX>
	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 9; i++)
 80038a2:	2c09      	cmp	r4, #9
 80038a4:	d1f9      	bne.n	800389a <DXL_send_word+0x62>
 80038a6:	2300      	movs	r3, #0
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80038a8:	f241 3288 	movw	r2, #5000	; 0x1388
	{
		asm("nop");
 80038ac:	bf00      	nop
	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80038ae:	3301      	adds	r3, #1
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d1fa      	bne.n	80038ac <DXL_send_word+0x74>
	{
		asm("nop");
	}

}
 80038b6:	b001      	add	sp, #4
 80038b8:	bd30      	pop	{r4, r5, pc}
 80038ba:	46c0      	nop			(mov r8, r8)
 80038bc:	20000043 	.word	0x20000043
 80038c0:	2000002c 	.word	0x2000002c

080038c4 <isZero>:
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 80038c4:	2808      	cmp	r0, #8
 80038c6:	bf98      	it	ls
 80038c8:	2000      	movls	r0, #0
		return ADCres;
	}
	else{
		return 0;
	}
}
 80038ca:	4770      	bx	lr

080038cc <init_ADC>:

	return ADCres;
}

void init_ADC()
{
 80038cc:	b510      	push	{r4, lr}
 80038ce:	b086      	sub	sp, #24
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);
 80038d0:	ac01      	add	r4, sp, #4
 80038d2:	4620      	mov	r0, r4
 80038d4:	f000 f994 	bl	8003c00 <ADC_StructInit>

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80038d8:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80038dc:	2200      	movs	r2, #0
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80038de:	9303      	str	r3, [sp, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;

	ADC_Init(ADC1, &ADC_InitStructure);
 80038e0:	481c      	ldr	r0, [pc, #112]	(8003954 <init_ADC+0x88>)
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 80038e2:	2301      	movs	r3, #1

	ADC_Init(ADC1, &ADC_InitStructure);
 80038e4:	4621      	mov	r1, r4
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80038e6:	9201      	str	r2, [sp, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 80038e8:	f88d 2008 	strb.w	r2, [sp, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 80038ec:	f88d 2009 	strb.w	r2, [sp, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80038f0:	9204      	str	r2, [sp, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 80038f2:	f88d 3014 	strb.w	r3, [sp, #20]

	ADC_Init(ADC1, &ADC_InitStructure);
 80038f6:	f000 f95f 	bl	8003bb8 <ADC_Init>

	/* ADC1 regular channels configuration */
	ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 80038fa:	2307      	movs	r3, #7
 80038fc:	4815      	ldr	r0, [pc, #84]	(8003954 <init_ADC+0x88>)
 80038fe:	210a      	movs	r1, #10
 8003900:	2201      	movs	r2, #1
 8003902:	f000 f9e1 	bl	8003cc8 <ADC_RegularChannelConfig>
	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 8003906:	4813      	ldr	r0, [pc, #76]	(8003954 <init_ADC+0x88>)
 8003908:	f44f 7108 	mov.w	r1, #544	; 0x220
 800390c:	2201      	movs	r2, #1
 800390e:	f000 f995 	bl	8003c3c <ADC_ITConfig>

	/* Enable ADC1 DMA */
	//ADC_DMACmd(ADC1, ENABLE);

	/* Enable ADC1 */
	ADC_Cmd(ADC1, ENABLE);
 8003912:	4810      	ldr	r0, [pc, #64]	(8003954 <init_ADC+0x88>)
 8003914:	2101      	movs	r1, #1
 8003916:	f000 f97d 	bl	8003c14 <ADC_Cmd>

	/* Enable ADC1 reset calibration register */
	/* Check the end of ADC1 reset calibration register */
	ADC_ResetCalibration(ADC1);
 800391a:	480e      	ldr	r0, [pc, #56]	(8003954 <init_ADC+0x88>)
 800391c:	f000 f99a 	bl	8003c54 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 8003920:	480c      	ldr	r0, [pc, #48]	(8003954 <init_ADC+0x88>)
 8003922:	f000 f99d 	bl	8003c60 <ADC_GetResetCalibrationStatus>
 8003926:	2800      	cmp	r0, #0
 8003928:	d1fa      	bne.n	8003920 <init_ADC+0x54>


	/* Start ADC1 calibration */
	/* Check the end of ADC1 calibration */
	ADC_StartCalibration(ADC1);
 800392a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800392e:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003932:	f000 f99b 	bl	8003c6c <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 8003936:	4807      	ldr	r0, [pc, #28]	(8003954 <init_ADC+0x88>)
 8003938:	f000 f99e 	bl	8003c78 <ADC_GetCalibrationStatus>
 800393c:	2800      	cmp	r0, #0
 800393e:	d1fa      	bne.n	8003936 <init_ADC+0x6a>


	/* Start ADC1 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003940:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003944:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003948:	2101      	movs	r1, #1
 800394a:	f000 f99b 	bl	8003c84 <ADC_SoftwareStartConvCmd>
}
 800394e:	b006      	add	sp, #24
 8003950:	bd10      	pop	{r4, pc}
 8003952:	46c0      	nop			(mov r8, r8)
 8003954:	40012400 	.word	0x40012400

08003958 <sampleADC>:
#include "ADC.h"



u16 sampleADC(u8 ADCnum)
{
 8003958:	b510      	push	{r4, lr}
	u16 ADCres = 0;


	switch(ADCnum)
 800395a:	2805      	cmp	r0, #5
 800395c:	f200 8120 	bhi.w	8003ba0 <sampleADC+0x248>
 8003960:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003964:	00340006 	.word	0x00340006
 8003968:	00900062 	.word	0x00900062
 800396c:	00f600c4 	.word	0x00f600c4
	{
		case NUM_ADC1:

			//TxDString("starting ADC\n\r");
			GPIO_SetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003970:	488d      	ldr	r0, [pc, #564]	(8003ba8 <sampleADC+0x250>)
 8003972:	2101      	movs	r1, #1
 8003974:	f000 fdee 	bl	8004554 <GPIO_SetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003978:	488b      	ldr	r0, [pc, #556]	(8003ba8 <sampleADC+0x250>)
 800397a:	2102      	movs	r1, #2
 800397c:	f000 fdec 	bl	8004558 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003980:	488a      	ldr	r0, [pc, #552]	(8003bac <sampleADC+0x254>)
 8003982:	2102      	movs	r1, #2
 8003984:	f000 fde8 	bl	8004558 <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003988:	4888      	ldr	r0, [pc, #544]	(8003bac <sampleADC+0x254>)
 800398a:	2104      	movs	r1, #4
 800398c:	f000 fde4 	bl	8004558 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003990:	2201      	movs	r2, #1
 8003992:	2307      	movs	r3, #7
 8003994:	210a      	movs	r1, #10
 8003996:	4886      	ldr	r0, [pc, #536]	(8003bb0 <sampleADC+0x258>)
 8003998:	f000 f996 	bl	8003cc8 <ADC_RegularChannelConfig>

			uDelay(30);
 800399c:	201e      	movs	r0, #30
 800399e:	f7ff fe09 	bl	80035b4 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 80039a2:	2101      	movs	r1, #1
 80039a4:	4882      	ldr	r0, [pc, #520]	(8003bb0 <sampleADC+0x258>)
 80039a6:	f000 f96d 	bl	8003c84 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 80039aa:	2005      	movs	r0, #5
 80039ac:	f7ff fe02 	bl	80035b4 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 80039b0:	487f      	ldr	r0, [pc, #508]	(8003bb0 <sampleADC+0x258>)
 80039b2:	f000 f9df 	bl	8003d74 <ADC_GetConversionValue>
 80039b6:	4604      	mov	r4, r0

			ADCres = isZero(ADCres);


			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 80039b8:	2101      	movs	r1, #1
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 80039ba:	2808      	cmp	r0, #8
 80039bc:	bf98      	it	ls
 80039be:	2400      	movls	r4, #0
			ADCres = (ADC_GetConversionValue(ADC1));

			ADCres = isZero(ADCres);


			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 80039c0:	4879      	ldr	r0, [pc, #484]	(8003ba8 <sampleADC+0x250>)
 80039c2:	f000 fdc9 	bl	8004558 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 80039c6:	4878      	ldr	r0, [pc, #480]	(8003ba8 <sampleADC+0x250>)
 80039c8:	2102      	movs	r1, #2
 80039ca:	e08c      	b.n	8003ae6 <sampleADC+0x18e>
			break;

		case NUM_ADC2:


			GPIO_SetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 80039cc:	4876      	ldr	r0, [pc, #472]	(8003ba8 <sampleADC+0x250>)
 80039ce:	2104      	movs	r1, #4
 80039d0:	f000 fdc0 	bl	8004554 <GPIO_SetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 80039d4:	4874      	ldr	r0, [pc, #464]	(8003ba8 <sampleADC+0x250>)
 80039d6:	2108      	movs	r1, #8
 80039d8:	f000 fdbe 	bl	8004558 <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 80039dc:	4873      	ldr	r0, [pc, #460]	(8003bac <sampleADC+0x254>)
 80039de:	2102      	movs	r1, #2
 80039e0:	f000 fdb8 	bl	8004554 <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 80039e4:	4871      	ldr	r0, [pc, #452]	(8003bac <sampleADC+0x254>)
 80039e6:	2104      	movs	r1, #4
 80039e8:	f000 fdb6 	bl	8004558 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 80039ec:	2201      	movs	r2, #1
 80039ee:	2307      	movs	r3, #7
 80039f0:	210a      	movs	r1, #10
 80039f2:	486f      	ldr	r0, [pc, #444]	(8003bb0 <sampleADC+0x258>)
 80039f4:	f000 f968 	bl	8003cc8 <ADC_RegularChannelConfig>

			uDelay(30);
 80039f8:	201e      	movs	r0, #30
 80039fa:	f7ff fddb 	bl	80035b4 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 80039fe:	2101      	movs	r1, #1
 8003a00:	486b      	ldr	r0, [pc, #428]	(8003bb0 <sampleADC+0x258>)
 8003a02:	f000 f93f 	bl	8003c84 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003a06:	2005      	movs	r0, #5
 8003a08:	f7ff fdd4 	bl	80035b4 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003a0c:	4868      	ldr	r0, [pc, #416]	(8003bb0 <sampleADC+0x258>)
 8003a0e:	f000 f9b1 	bl	8003d74 <ADC_GetConversionValue>
 8003a12:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003a14:	2104      	movs	r1, #4
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003a16:	2808      	cmp	r0, #8
 8003a18:	bf98      	it	ls
 8003a1a:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003a1c:	4862      	ldr	r0, [pc, #392]	(8003ba8 <sampleADC+0x250>)
 8003a1e:	f000 fd9b 	bl	8004558 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 8003a22:	4861      	ldr	r0, [pc, #388]	(8003ba8 <sampleADC+0x250>)
 8003a24:	2108      	movs	r1, #8
 8003a26:	e05e      	b.n	8003ae6 <sampleADC+0x18e>
			break;

		case NUM_ADC3:

			
			GPIO_SetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003a28:	4860      	ldr	r0, [pc, #384]	(8003bac <sampleADC+0x254>)
 8003a2a:	2140      	movs	r1, #64
 8003a2c:	f000 fd92 	bl	8004554 <GPIO_SetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003a30:	485e      	ldr	r0, [pc, #376]	(8003bac <sampleADC+0x254>)
 8003a32:	2180      	movs	r1, #128
 8003a34:	f000 fd90 	bl	8004558 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003a38:	485c      	ldr	r0, [pc, #368]	(8003bac <sampleADC+0x254>)
 8003a3a:	2102      	movs	r1, #2
 8003a3c:	f000 fd8c 	bl	8004558 <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003a40:	485a      	ldr	r0, [pc, #360]	(8003bac <sampleADC+0x254>)
 8003a42:	2104      	movs	r1, #4
 8003a44:	f000 fd86 	bl	8004554 <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003a48:	2201      	movs	r2, #1
 8003a4a:	2307      	movs	r3, #7
 8003a4c:	210a      	movs	r1, #10
 8003a4e:	4858      	ldr	r0, [pc, #352]	(8003bb0 <sampleADC+0x258>)
 8003a50:	f000 f93a 	bl	8003cc8 <ADC_RegularChannelConfig>

			uDelay(30);
 8003a54:	201e      	movs	r0, #30
 8003a56:	f7ff fdad 	bl	80035b4 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	4854      	ldr	r0, [pc, #336]	(8003bb0 <sampleADC+0x258>)
 8003a5e:	f000 f911 	bl	8003c84 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003a62:	2005      	movs	r0, #5
 8003a64:	f7ff fda6 	bl	80035b4 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003a68:	4851      	ldr	r0, [pc, #324]	(8003bb0 <sampleADC+0x258>)
 8003a6a:	f000 f983 	bl	8003d74 <ADC_GetConversionValue>
 8003a6e:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003a70:	2140      	movs	r1, #64
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003a72:	2808      	cmp	r0, #8
 8003a74:	bf98      	it	ls
 8003a76:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003a78:	484c      	ldr	r0, [pc, #304]	(8003bac <sampleADC+0x254>)
 8003a7a:	f000 fd6d 	bl	8004558 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003a7e:	484b      	ldr	r0, [pc, #300]	(8003bac <sampleADC+0x254>)
 8003a80:	2180      	movs	r1, #128
 8003a82:	e030      	b.n	8003ae6 <sampleADC+0x18e>

			break;

		case NUM_ADC4:

			GPIO_SetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003a84:	4849      	ldr	r0, [pc, #292]	(8003bac <sampleADC+0x254>)
 8003a86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a8a:	f000 fd63 	bl	8004554 <GPIO_SetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003a8e:	4847      	ldr	r0, [pc, #284]	(8003bac <sampleADC+0x254>)
 8003a90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a94:	f000 fd60 	bl	8004558 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003a98:	4844      	ldr	r0, [pc, #272]	(8003bac <sampleADC+0x254>)
 8003a9a:	2102      	movs	r1, #2
 8003a9c:	f000 fd5c 	bl	8004558 <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003aa0:	4842      	ldr	r0, [pc, #264]	(8003bac <sampleADC+0x254>)
 8003aa2:	2104      	movs	r1, #4
 8003aa4:	f000 fd58 	bl	8004558 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	2307      	movs	r3, #7
 8003aac:	2105      	movs	r1, #5
 8003aae:	4840      	ldr	r0, [pc, #256]	(8003bb0 <sampleADC+0x258>)
 8003ab0:	f000 f90a 	bl	8003cc8 <ADC_RegularChannelConfig>

			uDelay(30);
 8003ab4:	201e      	movs	r0, #30
 8003ab6:	f7ff fd7d 	bl	80035b4 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003aba:	2101      	movs	r1, #1
 8003abc:	483c      	ldr	r0, [pc, #240]	(8003bb0 <sampleADC+0x258>)
 8003abe:	f000 f8e1 	bl	8003c84 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003ac2:	2005      	movs	r0, #5
 8003ac4:	f7ff fd76 	bl	80035b4 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003ac8:	4839      	ldr	r0, [pc, #228]	(8003bb0 <sampleADC+0x258>)
 8003aca:	f000 f953 	bl	8003d74 <ADC_GetConversionValue>
 8003ace:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003ad0:	f44f 7180 	mov.w	r1, #256	; 0x100
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003ad4:	2808      	cmp	r0, #8
 8003ad6:	bf98      	it	ls
 8003ad8:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003ada:	4834      	ldr	r0, [pc, #208]	(8003bac <sampleADC+0x254>)
 8003adc:	f000 fd3c 	bl	8004558 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003ae0:	4832      	ldr	r0, [pc, #200]	(8003bac <sampleADC+0x254>)
 8003ae2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003ae6:	f000 fd37 	bl	8004558 <GPIO_ResetBits>
 8003aea:	e05a      	b.n	8003ba2 <sampleADC+0x24a>

			break;

		case NUM_ADC5:

			GPIO_SetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003aec:	482e      	ldr	r0, [pc, #184]	(8003ba8 <sampleADC+0x250>)
 8003aee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003af2:	f000 fd2f 	bl	8004554 <GPIO_SetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003af6:	482c      	ldr	r0, [pc, #176]	(8003ba8 <sampleADC+0x250>)
 8003af8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003afc:	f000 fd2c 	bl	8004558 <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003b00:	482a      	ldr	r0, [pc, #168]	(8003bac <sampleADC+0x254>)
 8003b02:	2102      	movs	r1, #2
 8003b04:	f000 fd26 	bl	8004554 <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003b08:	4828      	ldr	r0, [pc, #160]	(8003bac <sampleADC+0x254>)
 8003b0a:	2104      	movs	r1, #4
 8003b0c:	f000 fd24 	bl	8004558 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003b10:	2201      	movs	r2, #1
 8003b12:	2307      	movs	r3, #7
 8003b14:	2105      	movs	r1, #5
 8003b16:	4826      	ldr	r0, [pc, #152]	(8003bb0 <sampleADC+0x258>)
 8003b18:	f000 f8d6 	bl	8003cc8 <ADC_RegularChannelConfig>

			uDelay(30);
 8003b1c:	201e      	movs	r0, #30
 8003b1e:	f7ff fd49 	bl	80035b4 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003b22:	2101      	movs	r1, #1
 8003b24:	4822      	ldr	r0, [pc, #136]	(8003bb0 <sampleADC+0x258>)
 8003b26:	f000 f8ad 	bl	8003c84 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003b2a:	2005      	movs	r0, #5
 8003b2c:	f7ff fd42 	bl	80035b4 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003b30:	481f      	ldr	r0, [pc, #124]	(8003bb0 <sampleADC+0x258>)
 8003b32:	f000 f91f 	bl	8003d74 <ADC_GetConversionValue>
 8003b36:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003b38:	f44f 7180 	mov.w	r1, #256	; 0x100
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003b3c:	2808      	cmp	r0, #8
 8003b3e:	bf98      	it	ls
 8003b40:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003b42:	4819      	ldr	r0, [pc, #100]	(8003ba8 <sampleADC+0x250>)
 8003b44:	f000 fd08 	bl	8004558 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003b48:	4817      	ldr	r0, [pc, #92]	(8003ba8 <sampleADC+0x250>)
 8003b4a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b4e:	e7ca      	b.n	8003ae6 <sampleADC+0x18e>

			break;

		case NUM_ADC6:

			GPIO_SetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 8003b50:	4818      	ldr	r0, [pc, #96]	(8003bb4 <sampleADC+0x25c>)
 8003b52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003b56:	f000 fcfd 	bl	8004554 <GPIO_SetBits>
			GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
 8003b5a:	4816      	ldr	r0, [pc, #88]	(8003bb4 <sampleADC+0x25c>)
 8003b5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003b60:	f000 fcfa 	bl	8004558 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003b64:	2102      	movs	r1, #2
 8003b66:	4811      	ldr	r0, [pc, #68]	(8003bac <sampleADC+0x254>)
 8003b68:	f000 fcf6 	bl	8004558 <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003b6c:	2104      	movs	r1, #4
 8003b6e:	480f      	ldr	r0, [pc, #60]	(8003bac <sampleADC+0x254>)
 8003b70:	f000 fcf0 	bl	8004554 <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003b74:	2201      	movs	r2, #1
 8003b76:	2307      	movs	r3, #7
 8003b78:	2105      	movs	r1, #5
 8003b7a:	480d      	ldr	r0, [pc, #52]	(8003bb0 <sampleADC+0x258>)
 8003b7c:	f000 f8a4 	bl	8003cc8 <ADC_RegularChannelConfig>

			uDelay(30);
 8003b80:	201e      	movs	r0, #30
 8003b82:	f7ff fd17 	bl	80035b4 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003b86:	2101      	movs	r1, #1
 8003b88:	4809      	ldr	r0, [pc, #36]	(8003bb0 <sampleADC+0x258>)
 8003b8a:	f000 f87b 	bl	8003c84 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003b8e:	2005      	movs	r0, #5
 8003b90:	f7ff fd10 	bl	80035b4 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003b94:	4806      	ldr	r0, [pc, #24]	(8003bb0 <sampleADC+0x258>)
 8003b96:	f000 f8ed 	bl	8003d74 <ADC_GetConversionValue>
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003b9a:	2808      	cmp	r0, #8
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003b9c:	4604      	mov	r4, r0
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003b9e:	d800      	bhi.n	8003ba2 <sampleADC+0x24a>
 8003ba0:	2400      	movs	r4, #0
			break;

	}

	return ADCres;
}
 8003ba2:	4620      	mov	r0, r4
 8003ba4:	bd10      	pop	{r4, pc}
 8003ba6:	46c0      	nop			(mov r8, r8)
 8003ba8:	40010800 	.word	0x40010800
 8003bac:	40011000 	.word	0x40011000
 8003bb0:	40012400 	.word	0x40012400
 8003bb4:	40010c00 	.word	0x40010c00

08003bb8 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8003bb8:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003bba:	680a      	ldr	r2, [r1, #0]
 8003bbc:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003bc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	790a      	ldrb	r2, [r1, #4]
 8003bc8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8003bcc:	6043      	str	r3, [r0, #4]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003bce:	68cb      	ldr	r3, [r1, #12]
 8003bd0:	688a      	ldr	r2, [r1, #8]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8003bd2:	f8d0 c008 	ldr.w	ip, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	4b08      	ldr	r3, [pc, #32]	(8003bfc <ADC_Init+0x44>)
 8003bda:	ea0c 0303 	and.w	r3, ip, r3
 8003bde:	431a      	orrs	r2, r3
 8003be0:	794b      	ldrb	r3, [r1, #5]
 8003be2:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8003be6:	6082      	str	r2, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003be8:	7c0b      	ldrb	r3, [r1, #16]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8003bea:	6ac2      	ldr	r2, [r0, #44]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003bec:	3b01      	subs	r3, #1

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8003bee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8003bf8:	62c2      	str	r2, [r0, #44]
}
 8003bfa:	4770      	bx	lr
 8003bfc:	fff1f7fd 	.word	0xfff1f7fd

08003c00 <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8003c00:	2300      	movs	r3, #0
 8003c02:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8003c04:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8003c06:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8003c08:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8003c0a:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	7403      	strb	r3, [r0, #16]
}
 8003c10:	4770      	bx	lr
 8003c12:	46c0      	nop			(mov r8, r8)

08003c14 <ADC_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003c14:	b119      	cbz	r1, 8003c1e <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8003c16:	6883      	ldr	r3, [r0, #8]
 8003c18:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8003c1c:	e002      	b.n	8003c24 <ADC_Cmd+0x10>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8003c1e:	6883      	ldr	r3, [r0, #8]
 8003c20:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8003c24:	6083      	str	r3, [r0, #8]
  }
}
 8003c26:	4770      	bx	lr

08003c28 <ADC_DMACmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003c28:	b119      	cbz	r1, 8003c32 <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8003c2a:	6883      	ldr	r3, [r0, #8]
 8003c2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c30:	e002      	b.n	8003c38 <ADC_DMACmd+0x10>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8003c32:	6883      	ldr	r3, [r0, #8]
 8003c34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c38:	6083      	str	r3, [r0, #8]
  }
}
 8003c3a:	4770      	bx	lr

08003c3c <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 8003c3c:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
 8003c3e:	b11a      	cbz	r2, 8003c48 <ADC_ITConfig+0xc>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8003c40:	6843      	ldr	r3, [r0, #4]
 8003c42:	ea41 0303 	orr.w	r3, r1, r3
 8003c46:	e002      	b.n	8003c4e <ADC_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 8003c48:	6843      	ldr	r3, [r0, #4]
 8003c4a:	ea23 0301 	bic.w	r3, r3, r1
 8003c4e:	6043      	str	r3, [r0, #4]
  }
}
 8003c50:	4770      	bx	lr
 8003c52:	46c0      	nop			(mov r8, r8)

08003c54 <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8003c54:	6883      	ldr	r3, [r0, #8]
 8003c56:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8003c5a:	6083      	str	r3, [r0, #8]
}
 8003c5c:	4770      	bx	lr
 8003c5e:	46c0      	nop			(mov r8, r8)

08003c60 <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 8003c60:	6880      	ldr	r0, [r0, #8]
 8003c62:	08c0      	lsrs	r0, r0, #3
 8003c64:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8003c68:	4770      	bx	lr
 8003c6a:	46c0      	nop			(mov r8, r8)

08003c6c <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8003c6c:	6883      	ldr	r3, [r0, #8]
 8003c6e:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8003c72:	6083      	str	r3, [r0, #8]
}
 8003c74:	4770      	bx	lr
 8003c76:	46c0      	nop			(mov r8, r8)

08003c78 <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 8003c78:	6880      	ldr	r0, [r0, #8]
 8003c7a:	0880      	lsrs	r0, r0, #2
 8003c7c:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 8003c80:	4770      	bx	lr
 8003c82:	46c0      	nop			(mov r8, r8)

08003c84 <ADC_SoftwareStartConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003c84:	b119      	cbz	r1, 8003c8e <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8003c86:	6883      	ldr	r3, [r0, #8]
 8003c88:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8003c8c:	e002      	b.n	8003c94 <ADC_SoftwareStartConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8003c8e:	6883      	ldr	r3, [r0, #8]
 8003c90:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8003c94:	6083      	str	r3, [r0, #8]
  }
}
 8003c96:	4770      	bx	lr

08003c98 <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 8003c98:	6880      	ldr	r0, [r0, #8]
 8003c9a:	0d80      	lsrs	r0, r0, #22
 8003c9c:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8003ca0:	4770      	bx	lr
 8003ca2:	46c0      	nop			(mov r8, r8)

08003ca4 <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8003ca4:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003ca6:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8003ca8:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003cac:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8003cb0:	6043      	str	r3, [r0, #4]
}
 8003cb2:	4770      	bx	lr

08003cb4 <ADC_DiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003cb4:	b119      	cbz	r1, 8003cbe <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8003cb6:	6843      	ldr	r3, [r0, #4]
 8003cb8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003cbc:	e002      	b.n	8003cc4 <ADC_DiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8003cbe:	6843      	ldr	r3, [r0, #4]
 8003cc0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003cc4:	6043      	str	r3, [r0, #4]
  }
}
 8003cc6:	4770      	bx	lr

08003cc8 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003cc8:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8003cca:	b530      	push	{r4, r5, lr}
 8003ccc:	4694      	mov	ip, r2
 8003cce:	460c      	mov	r4, r1
 8003cd0:	461d      	mov	r5, r3
 8003cd2:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003cd6:	d90b      	bls.n	8003cf0 <ADC_RegularChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8003cd8:	1912      	adds	r2, r2, r4
 8003cda:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003cdc:	2307      	movs	r3, #7
 8003cde:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003ce0:	fa15 f202 	lsls.w	r2, r5, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003ce4:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003ce6:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003cea:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003cec:	60c1      	str	r1, [r0, #12]
 8003cee:	e009      	b.n	8003d04 <ADC_RegularChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003cf0:	1912      	adds	r2, r2, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003cf2:	2307      	movs	r3, #7
 8003cf4:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003cf6:	fa15 f202 	lsls.w	r2, r5, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003cfa:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003cfc:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003d00:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003d02:	6101      	str	r1, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003d04:	f1bc 0f06 	cmp.w	ip, #6	; 0x6
 8003d08:	d80c      	bhi.n	8003d24 <ADC_RegularChannelConfig+0x5c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8003d0a:	eb0c 028c 	add.w	r2, ip, ip, lsl #2
 8003d0e:	3a05      	subs	r2, #5
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003d10:	231f      	movs	r3, #31
 8003d12:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003d14:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8003d18:	6b41      	ldr	r1, [r0, #52]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003d1a:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003d1e:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8003d20:	6341      	str	r1, [r0, #52]
 8003d22:	e01b      	b.n	8003d5c <ADC_RegularChannelConfig+0x94>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8003d24:	f1bc 0f0c 	cmp.w	ip, #12	; 0xc
 8003d28:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8003d2c:	d80b      	bhi.n	8003d46 <ADC_RegularChannelConfig+0x7e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8003d2e:	4462      	add	r2, ip
 8003d30:	3a23      	subs	r2, #35
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003d32:	231f      	movs	r3, #31
 8003d34:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003d36:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8003d3a:	6b01      	ldr	r1, [r0, #48]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003d3c:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003d40:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8003d42:	6301      	str	r1, [r0, #48]
 8003d44:	e00a      	b.n	8003d5c <ADC_RegularChannelConfig+0x94>
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8003d46:	4462      	add	r2, ip
 8003d48:	3a41      	subs	r2, #65
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003d4a:	231f      	movs	r3, #31
 8003d4c:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003d4e:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8003d52:	6ac1      	ldr	r1, [r0, #44]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003d54:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003d58:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8003d5a:	62c1      	str	r1, [r0, #44]
  }
}
 8003d5c:	bd30      	pop	{r4, r5, pc}
 8003d5e:	46c0      	nop			(mov r8, r8)

08003d60 <ADC_ExternalTrigConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003d60:	b119      	cbz	r1, 8003d6a <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003d62:	6883      	ldr	r3, [r0, #8]
 8003d64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d68:	e002      	b.n	8003d70 <ADC_ExternalTrigConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8003d6a:	6883      	ldr	r3, [r0, #8]
 8003d6c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003d70:	6083      	str	r3, [r0, #8]
  }
}
 8003d72:	4770      	bx	lr

08003d74 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 8003d74:	6cc0      	ldr	r0, [r0, #76]
 8003d76:	b280      	uxth	r0, r0
}
 8003d78:	4770      	bx	lr
 8003d7a:	46c0      	nop			(mov r8, r8)

08003d7c <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 8003d7c:	4b01      	ldr	r3, [pc, #4]	(8003d84 <ADC_GetDualModeConversionValue+0x8>)
 8003d7e:	6818      	ldr	r0, [r3, #0]
}
 8003d80:	4770      	bx	lr
 8003d82:	46c0      	nop			(mov r8, r8)
 8003d84:	4001244c 	.word	0x4001244c

08003d88 <ADC_AutoInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003d88:	b119      	cbz	r1, 8003d92 <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003d8a:	6843      	ldr	r3, [r0, #4]
 8003d8c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d90:	e002      	b.n	8003d98 <ADC_AutoInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8003d92:	6843      	ldr	r3, [r0, #4]
 8003d94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d98:	6043      	str	r3, [r0, #4]
  }
}
 8003d9a:	4770      	bx	lr

08003d9c <ADC_InjectedDiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003d9c:	b119      	cbz	r1, 8003da6 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003d9e:	6843      	ldr	r3, [r0, #4]
 8003da0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003da4:	e002      	b.n	8003dac <ADC_InjectedDiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8003da6:	6843      	ldr	r3, [r0, #4]
 8003da8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003dac:	6043      	str	r3, [r0, #4]
  }
}
 8003dae:	4770      	bx	lr

08003db0 <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8003db0:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8003db2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8003db6:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8003db8:	6081      	str	r1, [r0, #8]
}
 8003dba:	4770      	bx	lr

08003dbc <ADC_ExternalTrigInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003dbc:	b119      	cbz	r1, 8003dc6 <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003dbe:	6883      	ldr	r3, [r0, #8]
 8003dc0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dc4:	e002      	b.n	8003dcc <ADC_ExternalTrigInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8003dc6:	6883      	ldr	r3, [r0, #8]
 8003dc8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003dcc:	6083      	str	r3, [r0, #8]
  }
}
 8003dce:	4770      	bx	lr

08003dd0 <ADC_SoftwareStartInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003dd0:	b119      	cbz	r1, 8003dda <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003dd2:	6883      	ldr	r3, [r0, #8]
 8003dd4:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8003dd8:	e002      	b.n	8003de0 <ADC_SoftwareStartInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8003dda:	6883      	ldr	r3, [r0, #8]
 8003ddc:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8003de0:	6083      	str	r3, [r0, #8]
  }
}
 8003de2:	4770      	bx	lr

08003de4 <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 8003de4:	6880      	ldr	r0, [r0, #8]
 8003de6:	0d40      	lsrs	r0, r0, #21
 8003de8:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8003dec:	4770      	bx	lr
 8003dee:	46c0      	nop			(mov r8, r8)

08003df0 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003df0:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8003df2:	b530      	push	{r4, r5, lr}
 8003df4:	468c      	mov	ip, r1
 8003df6:	4615      	mov	r5, r2
 8003df8:	461c      	mov	r4, r3
 8003dfa:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003dfe:	d90b      	bls.n	8003e18 <ADC_InjectedChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8003e00:	4462      	add	r2, ip
 8003e02:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003e04:	2307      	movs	r3, #7
 8003e06:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003e08:	fa14 f202 	lsls.w	r2, r4, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003e0c:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003e0e:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003e12:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003e14:	60c1      	str	r1, [r0, #12]
 8003e16:	e009      	b.n	8003e2c <ADC_InjectedChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003e18:	4462      	add	r2, ip
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003e1a:	2307      	movs	r3, #7
 8003e1c:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003e1e:	fa14 f202 	lsls.w	r2, r4, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003e22:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003e24:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003e28:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003e2a:	6101      	str	r1, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003e2c:	6b83      	ldr	r3, [r0, #56]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003e2e:	211f      	movs	r1, #31
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8003e30:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8003e34:	ea6f 5212 	mvn.w	r2, r2, lsr #20
 8003e38:	442a      	add	r2, r5
 8003e3a:	3203      	adds	r2, #3
 8003e3c:	b2d2      	uxtb	r2, r2
 8003e3e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003e42:	4091      	lsls	r1, r2
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8003e44:	fa0c f202 	lsl.w	r2, ip, r2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003e48:	ea23 0301 	bic.w	r3, r3, r1
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8003e4c:	4313      	orrs	r3, r2
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003e4e:	6383      	str	r3, [r0, #56]
}
 8003e50:	bd30      	pop	{r4, r5, pc}
 8003e52:	46c0      	nop			(mov r8, r8)

08003e54 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003e54:	6b83      	ldr	r3, [r0, #56]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8003e56:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8003e58:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8003e5c:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003e60:	6383      	str	r3, [r0, #56]
}
 8003e62:	4770      	bx	lr

08003e64 <ADC_SetInjectedOffset>:
*                    This parameter must be a 12bit value.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel, u16 Offset)
{
 8003e64:	b082      	sub	sp, #8
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 8003e66:	500a      	str	r2, [r1, r0]
}
 8003e68:	b002      	add	sp, #8
 8003e6a:	4770      	bx	lr

08003e6c <ADC_GetInjectedConversionValue>:
*                       - ADC_InjectedChannel_4: Injected Channel4 selected
* Output         : None
* Return         : The Data conversion value.
*******************************************************************************/
u16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel)
{
 8003e6c:	b082      	sub	sp, #8
 8003e6e:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8003e70:	3028      	adds	r0, #40
 8003e72:	5840      	ldr	r0, [r0, r1]
 8003e74:	b280      	uxth	r0, r0
}
 8003e76:	b002      	add	sp, #8
 8003e78:	4770      	bx	lr
 8003e7a:	46c0      	nop			(mov r8, r8)

08003e7c <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003e7c:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8003e7e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003e82:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8003e86:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003e88:	6041      	str	r1, [r0, #4]
}
 8003e8a:	4770      	bx	lr

08003e8c <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8003e8c:	6241      	str	r1, [r0, #36]
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8003e8e:	6282      	str	r2, [r0, #40]
}
 8003e90:	4770      	bx	lr
 8003e92:	46c0      	nop			(mov r8, r8)

08003e94 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003e94:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8003e96:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8003e9a:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003e9c:	6041      	str	r1, [r0, #4]
}
 8003e9e:	4770      	bx	lr

08003ea0 <ADC_TempSensorVrefintCmd>:
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003ea0:	b120      	cbz	r0, 8003eac <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8003ea2:	4a05      	ldr	r2, [pc, #20]	(8003eb8 <ADC_TempSensorVrefintCmd+0x18>)
 8003ea4:	6893      	ldr	r3, [r2, #8]
 8003ea6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003eaa:	e003      	b.n	8003eb4 <ADC_TempSensorVrefintCmd+0x14>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8003eac:	4a02      	ldr	r2, [pc, #8]	(8003eb8 <ADC_TempSensorVrefintCmd+0x18>)
 8003eae:	6893      	ldr	r3, [r2, #8]
 8003eb0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003eb4:	6093      	str	r3, [r2, #8]
  }
}
 8003eb6:	4770      	bx	lr
 8003eb8:	40012400 	.word	0x40012400

08003ebc <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 8003ebc:	6803      	ldr	r3, [r0, #0]
 8003ebe:	4219      	tst	r1, r3
 8003ec0:	bf0c      	ite	eq
 8003ec2:	2000      	moveq	r0, #0
 8003ec4:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8003ec6:	4770      	bx	lr

08003ec8 <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 8003ec8:	ea6f 0101 	mvn.w	r1, r1
 8003ecc:	6001      	str	r1, [r0, #0]
}
 8003ece:	4770      	bx	lr

08003ed0 <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 8003ed0:	6842      	ldr	r2, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 8003ed2:	6803      	ldr	r3, [r0, #0]
 8003ed4:	ea13 2311 	ands.w	r3, r3, r1, lsr #8
 8003ed8:	d101      	bne.n	8003ede <ADC_GetITStatus+0xe>
 8003eda:	2000      	movs	r0, #0
 8003edc:	e004      	b.n	8003ee8 <ADC_GetITStatus+0x18>
 8003ede:	b2cb      	uxtb	r3, r1
 8003ee0:	4213      	tst	r3, r2
 8003ee2:	bf0c      	ite	eq
 8003ee4:	2000      	moveq	r0, #0
 8003ee6:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 8003ee8:	4770      	bx	lr
 8003eea:	46c0      	nop			(mov r8, r8)

08003eec <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 8003eec:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8003ef0:	6001      	str	r1, [r0, #0]
}
 8003ef2:	4770      	bx	lr

08003ef4 <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8003ef4:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8003ef6:	4b14      	ldr	r3, [pc, #80]	(8003f48 <ADC_DeInit+0x54>)
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8003ef8:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8003efa:	4298      	cmp	r0, r3
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8003efc:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8003efe:	d00f      	beq.n	8003f20 <ADC_DeInit+0x2c>
 8003f00:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8003f04:	4298      	cmp	r0, r3
 8003f06:	d013      	beq.n	8003f30 <ADC_DeInit+0x3c>
 8003f08:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 8003f0c:	4298      	cmp	r0, r3
 8003f0e:	d119      	bne.n	8003f44 <ADC_DeInit+0x50>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8003f10:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003f14:	2101      	movs	r1, #1
 8003f16:	f000 ff8d 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8003f1a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003f1e:	e00e      	b.n	8003f3e <ADC_DeInit+0x4a>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8003f20:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003f24:	2101      	movs	r1, #1
 8003f26:	f000 ff85 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8003f2a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003f2e:	e006      	b.n	8003f3e <ADC_DeInit+0x4a>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8003f30:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003f34:	2101      	movs	r1, #1
 8003f36:	f000 ff7d 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8003f3a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003f3e:	2100      	movs	r1, #0
 8003f40:	f000 ff78 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      break; 

    default:
      break;
  }
}
 8003f44:	b003      	add	sp, #12
 8003f46:	bd00      	pop	{pc}
 8003f48:	40012800 	.word	0x40012800

08003f4c <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8003f4c:	4a04      	ldr	r2, [pc, #16]	(8003f60 <FLASH_SetLatency+0x14>)
 8003f4e:	6813      	ldr	r3, [r2, #0]
 8003f50:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f54:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_Latency;
 8003f56:	6813      	ldr	r3, [r2, #0]
 8003f58:	4318      	orrs	r0, r3
 8003f5a:	6010      	str	r0, [r2, #0]
}
 8003f5c:	4770      	bx	lr
 8003f5e:	46c0      	nop			(mov r8, r8)
 8003f60:	40022000 	.word	0x40022000

08003f64 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8003f64:	4a04      	ldr	r2, [pc, #16]	(8003f78 <FLASH_HalfCycleAccessCmd+0x14>)
 8003f66:	6813      	ldr	r3, [r2, #0]
 8003f68:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8003f6c:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8003f6e:	6813      	ldr	r3, [r2, #0]
 8003f70:	4318      	orrs	r0, r3
 8003f72:	6010      	str	r0, [r2, #0]
}
 8003f74:	4770      	bx	lr
 8003f76:	46c0      	nop			(mov r8, r8)
 8003f78:	40022000 	.word	0x40022000

08003f7c <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8003f7c:	4a04      	ldr	r2, [pc, #16]	(8003f90 <FLASH_PrefetchBufferCmd+0x14>)
 8003f7e:	6813      	ldr	r3, [r2, #0]
 8003f80:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8003f84:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8003f86:	6813      	ldr	r3, [r2, #0]
 8003f88:	4318      	orrs	r0, r3
 8003f8a:	6010      	str	r0, [r2, #0]
}
 8003f8c:	4770      	bx	lr
 8003f8e:	46c0      	nop			(mov r8, r8)
 8003f90:	40022000 	.word	0x40022000

08003f94 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8003f94:	4b03      	ldr	r3, [pc, #12]	(8003fa4 <FLASH_Unlock+0x10>)
 8003f96:	4a04      	ldr	r2, [pc, #16]	(8003fa8 <FLASH_Unlock+0x14>)
 8003f98:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8003f9a:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8003f9e:	605a      	str	r2, [r3, #4]
}
 8003fa0:	4770      	bx	lr
 8003fa2:	46c0      	nop			(mov r8, r8)
 8003fa4:	40022000 	.word	0x40022000
 8003fa8:	45670123 	.word	0x45670123

08003fac <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8003fac:	4a02      	ldr	r2, [pc, #8]	(8003fb8 <FLASH_Lock+0xc>)
 8003fae:	6913      	ldr	r3, [r2, #16]
 8003fb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fb4:	6113      	str	r3, [r2, #16]
}
 8003fb6:	4770      	bx	lr
 8003fb8:	40022000 	.word	0x40022000

08003fbc <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 8003fbc:	4b01      	ldr	r3, [pc, #4]	(8003fc4 <FLASH_GetUserOptionByte+0x8>)
 8003fbe:	69d8      	ldr	r0, [r3, #28]
 8003fc0:	0880      	lsrs	r0, r0, #2
}
 8003fc2:	4770      	bx	lr
 8003fc4:	40022000 	.word	0x40022000

08003fc8 <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 8003fc8:	4b01      	ldr	r3, [pc, #4]	(8003fd0 <FLASH_GetWriteProtectionOptionByte+0x8>)
 8003fca:	6a18      	ldr	r0, [r3, #32]
}
 8003fcc:	4770      	bx	lr
 8003fce:	46c0      	nop			(mov r8, r8)
 8003fd0:	40022000 	.word	0x40022000

08003fd4 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 8003fd4:	4b02      	ldr	r3, [pc, #8]	(8003fe0 <FLASH_GetReadOutProtectionStatus+0xc>)
 8003fd6:	69d8      	ldr	r0, [r3, #28]
 8003fd8:	0840      	lsrs	r0, r0, #1
 8003fda:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8003fde:	4770      	bx	lr
 8003fe0:	40022000 	.word	0x40022000

08003fe4 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 8003fe4:	4b02      	ldr	r3, [pc, #8]	(8003ff0 <FLASH_GetPrefetchBufferStatus+0xc>)
 8003fe6:	6818      	ldr	r0, [r3, #0]
 8003fe8:	0940      	lsrs	r0, r0, #5
 8003fea:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 8003fee:	4770      	bx	lr
 8003ff0:	40022000 	.word	0x40022000

08003ff4 <FLASH_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8003ff4:	b121      	cbz	r1, 8004000 <FLASH_ITConfig+0xc>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8003ff6:	4a05      	ldr	r2, [pc, #20]	(800400c <FLASH_ITConfig+0x18>)
 8003ff8:	6913      	ldr	r3, [r2, #16]
 8003ffa:	ea40 0303 	orr.w	r3, r0, r3
 8003ffe:	e003      	b.n	8004008 <FLASH_ITConfig+0x14>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 8004000:	4a02      	ldr	r2, [pc, #8]	(800400c <FLASH_ITConfig+0x18>)
 8004002:	6913      	ldr	r3, [r2, #16]
 8004004:	ea23 0300 	bic.w	r3, r3, r0
 8004008:	6113      	str	r3, [r2, #16]
  }
}
 800400a:	4770      	bx	lr
 800400c:	40022000 	.word	0x40022000

08004010 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8004010:	2801      	cmp	r0, #1
 8004012:	d104      	bne.n	800401e <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 8004014:	4b05      	ldr	r3, [pc, #20]	(800402c <FLASH_GetFlagStatus+0x1c>)
 8004016:	69db      	ldr	r3, [r3, #28]
 8004018:	f003 0001 	and.w	r0, r3, #1	; 0x1
 800401c:	e005      	b.n	800402a <FLASH_GetFlagStatus+0x1a>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 800401e:	4b03      	ldr	r3, [pc, #12]	(800402c <FLASH_GetFlagStatus+0x1c>)
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	4218      	tst	r0, r3
 8004024:	bf0c      	ite	eq
 8004026:	2000      	moveq	r0, #0
 8004028:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 800402a:	4770      	bx	lr
 800402c:	40022000 	.word	0x40022000

08004030 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8004030:	4b01      	ldr	r3, [pc, #4]	(8004038 <FLASH_ClearFlag+0x8>)
 8004032:	60d8      	str	r0, [r3, #12]
}
 8004034:	4770      	bx	lr
 8004036:	46c0      	nop			(mov r8, r8)
 8004038:	40022000 	.word	0x40022000

0800403c <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800403c:	4a09      	ldr	r2, [pc, #36]	(8004064 <FLASH_GetStatus+0x28>)
 800403e:	68d3      	ldr	r3, [r2, #12]
 8004040:	f013 0f01 	tst.w	r3, #1	; 0x1
 8004044:	d001      	beq.n	800404a <FLASH_GetStatus+0xe>
 8004046:	2001      	movs	r0, #1
 8004048:	e00b      	b.n	8004062 <FLASH_GetStatus+0x26>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 800404a:	68d3      	ldr	r3, [r2, #12]
 800404c:	f013 0f04 	tst.w	r3, #4	; 0x4
 8004050:	d001      	beq.n	8004056 <FLASH_GetStatus+0x1a>
 8004052:	2002      	movs	r0, #2
 8004054:	e005      	b.n	8004062 <FLASH_GetStatus+0x26>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8004056:	68d3      	ldr	r3, [r2, #12]
 8004058:	f013 0f10 	tst.w	r3, #16	; 0x10
 800405c:	bf14      	ite	ne
 800405e:	2003      	movne	r0, #3
 8004060:	2004      	moveq	r0, #4
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8004062:	4770      	bx	lr
 8004064:	40022000 	.word	0x40022000

08004068 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004068:	b510      	push	{r4, lr}
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800406a:	4a23      	ldr	r2, [pc, #140]	(80040f8 <FLASH_WaitForLastOperation+0x90>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 800406c:	b082      	sub	sp, #8
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800406e:	68d3      	ldr	r3, [r2, #12]
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004070:	4601      	mov	r1, r0
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004072:	f013 0f01 	tst.w	r3, #1	; 0x1
 8004076:	d001      	beq.n	800407c <FLASH_WaitForLastOperation+0x14>
 8004078:	2001      	movs	r0, #1
 800407a:	e02a      	b.n	80040d2 <FLASH_WaitForLastOperation+0x6a>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 800407c:	68d3      	ldr	r3, [r2, #12]
 800407e:	f013 0f04 	tst.w	r3, #4	; 0x4
 8004082:	d001      	beq.n	8004088 <FLASH_WaitForLastOperation+0x20>
 8004084:	2002      	movs	r0, #2
 8004086:	e024      	b.n	80040d2 <FLASH_WaitForLastOperation+0x6a>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8004088:	68d3      	ldr	r3, [r2, #12]
 800408a:	f013 0f10 	tst.w	r3, #16	; 0x10
 800408e:	bf14      	ite	ne
 8004090:	2003      	movne	r0, #3
 8004092:	2004      	moveq	r0, #4
 8004094:	e01d      	b.n	80040d2 <FLASH_WaitForLastOperation+0x6a>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8004096:	9401      	str	r4, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 8004098:	f8cd c004 	str.w	ip, [sp, #4]
 800409c:	e002      	b.n	80040a4 <FLASH_WaitForLastOperation+0x3c>
 800409e:	9b01      	ldr	r3, [sp, #4]
 80040a0:	3b01      	subs	r3, #1
 80040a2:	9301      	str	r3, [sp, #4]
 80040a4:	9b01      	ldr	r3, [sp, #4]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d1f9      	bne.n	800409e <FLASH_WaitForLastOperation+0x36>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80040aa:	68d3      	ldr	r3, [r2, #12]
 80040ac:	f013 0f01 	tst.w	r3, #1	; 0x1
 80040b0:	d001      	beq.n	80040b6 <FLASH_WaitForLastOperation+0x4e>
 80040b2:	2001      	movs	r0, #1
 80040b4:	e00b      	b.n	80040ce <FLASH_WaitForLastOperation+0x66>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80040b6:	68d3      	ldr	r3, [r2, #12]
 80040b8:	f013 0f04 	tst.w	r3, #4	; 0x4
 80040bc:	d001      	beq.n	80040c2 <FLASH_WaitForLastOperation+0x5a>
 80040be:	2002      	movs	r0, #2
 80040c0:	e005      	b.n	80040ce <FLASH_WaitForLastOperation+0x66>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80040c2:	68d3      	ldr	r3, [r2, #12]
 80040c4:	f013 0f10 	tst.w	r3, #16	; 0x10
 80040c8:	bf14      	ite	ne
 80040ca:	2003      	movne	r0, #3
 80040cc:	2004      	moveq	r0, #4
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
 80040ce:	3901      	subs	r1, #1
 80040d0:	e003      	b.n	80040da <FLASH_WaitForLastOperation+0x72>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80040d2:	4a09      	ldr	r2, [pc, #36]	(80040f8 <FLASH_WaitForLastOperation+0x90>)
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80040d4:	2400      	movs	r4, #0

  for(i = 0xFF; i != 0; i--)
 80040d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80040da:	1e0b      	subs	r3, r1, #0
 80040dc:	bf18      	it	ne
 80040de:	2301      	movne	r3, #1
 80040e0:	2801      	cmp	r0, #1
 80040e2:	bf14      	ite	ne
 80040e4:	2300      	movne	r3, #0
 80040e6:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1d3      	bne.n	8004096 <FLASH_WaitForLastOperation+0x2e>
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }

  if(Timeout == 0x00 )
 80040ee:	2900      	cmp	r1, #0
 80040f0:	bf08      	it	eq
 80040f2:	2005      	moveq	r0, #5
    status = FLASH_TIMEOUT;
  }

  /* Return the operation status */
  return status;
}
 80040f4:	b002      	add	sp, #8
 80040f6:	bd10      	pop	{r4, pc}
 80040f8:	40022000 	.word	0x40022000

080040fc <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80040fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 80040fe:	4b13      	ldr	r3, [pc, #76]	(800414c <FLASH_UserOptionByteConfig+0x50>)
 8004100:	4c13      	ldr	r4, [pc, #76]	(8004150 <FLASH_UserOptionByteConfig+0x54>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004102:	b081      	sub	sp, #4
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004104:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8004106:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 800410a:	4605      	mov	r5, r0
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 800410c:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800410e:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004110:	460e      	mov	r6, r1
 8004112:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004114:	f7ff ffa8 	bl	8004068 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004118:	2804      	cmp	r0, #4
 800411a:	d115      	bne.n	8004148 <FLASH_UserOptionByteConfig+0x4c>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 800411c:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 800411e:	4a0d      	ldr	r2, [pc, #52]	(8004154 <FLASH_UserOptionByteConfig+0x58>)
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004120:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8004124:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8004126:	f045 03f8 	orr.w	r3, r5, #248	; 0xf8
 800412a:	ea46 0303 	orr.w	r3, r6, r3
 800412e:	ea47 0303 	orr.w	r3, r7, r3
 8004132:	8053      	strh	r3, [r2, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004134:	200f      	movs	r0, #15
 8004136:	f7ff ff97 	bl	8004068 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800413a:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 800413c:	bf1f      	itttt	ne
 800413e:	6922      	ldrne	r2, [r4, #16]
 8004140:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004144:	4013      	andne	r3, r2
 8004146:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8004148:	b001      	add	sp, #4
 800414a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800414c:	45670123 	.word	0x45670123
 8004150:	40022000 	.word	0x40022000
 8004154:	1ffff800 	.word	0x1ffff800

08004158 <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8004158:	b530      	push	{r4, r5, lr}
 800415a:	4605      	mov	r5, r0
 800415c:	b081      	sub	sp, #4
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 800415e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004162:	f7ff ff81 	bl	8004068 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8004166:	2804      	cmp	r0, #4
 8004168:	d13c      	bne.n	80041e4 <FLASH_ReadOutProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800416a:	4c1f      	ldr	r4, [pc, #124]	(80041e8 <FLASH_ReadOutProtection+0x90>)
 800416c:	4b1f      	ldr	r3, [pc, #124]	(80041ec <FLASH_ReadOutProtection+0x94>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800416e:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004172:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004174:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8004178:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 800417a:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800417c:	301b      	adds	r0, #27
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    FLASH->CR |= CR_OPTER_Set;
 800417e:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8004182:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8004184:	6923      	ldr	r3, [r4, #16]
 8004186:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800418a:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800418c:	f7ff ff6c 	bl	8004068 <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8004190:	2804      	cmp	r0, #4
 8004192:	d120      	bne.n	80041d6 <FLASH_ReadOutProtection+0x7e>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8004194:	6923      	ldr	r3, [r4, #16]
 8004196:	f641 72df 	movw	r2, #8159	; 0x1fdf
 800419a:	ea03 0202 	and.w	r2, r3, r2
 800419e:	6122      	str	r2, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 80041a0:	6923      	ldr	r3, [r4, #16]
 80041a2:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80041a6:	6123      	str	r3, [r4, #16]

      if(NewState != DISABLE)
 80041a8:	b11d      	cbz	r5, 80041b2 <FLASH_ReadOutProtection+0x5a>
      {
        OB->RDP = 0x00;
 80041aa:	4b11      	ldr	r3, [pc, #68]	(80041f0 <FLASH_ReadOutProtection+0x98>)
 80041ac:	f04f 0200 	mov.w	r2, #0	; 0x0
 80041b0:	e002      	b.n	80041b8 <FLASH_ReadOutProtection+0x60>
      }
      else
      {
        OB->RDP = RDP_Key;  
 80041b2:	4b0f      	ldr	r3, [pc, #60]	(80041f0 <FLASH_ReadOutProtection+0x98>)
 80041b4:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 80041b8:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 80041ba:	f640 70ff 	movw	r0, #4095	; 0xfff
 80041be:	f7ff ff53 	bl	8004068 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 80041c2:	2801      	cmp	r0, #1
 80041c4:	d00e      	beq.n	80041e4 <FLASH_ReadOutProtection+0x8c>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80041c6:	4908      	ldr	r1, [pc, #32]	(80041e8 <FLASH_ReadOutProtection+0x90>)
 80041c8:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80041cc:	690a      	ldr	r2, [r1, #16]
 80041ce:	ea02 0303 	and.w	r3, r2, r3
 80041d2:	610b      	str	r3, [r1, #16]
 80041d4:	e006      	b.n	80041e4 <FLASH_ReadOutProtection+0x8c>
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 80041d6:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 80041d8:	bf1f      	itttt	ne
 80041da:	6922      	ldrne	r2, [r4, #16]
 80041dc:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 80041e0:	4013      	andne	r3, r2
 80041e2:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 80041e4:	b001      	add	sp, #4
 80041e6:	bd30      	pop	{r4, r5, pc}
 80041e8:	40022000 	.word	0x40022000
 80041ec:	45670123 	.word	0x45670123
 80041f0:	1ffff800 	.word	0x1ffff800

080041f4 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 80041f4:	b510      	push	{r4, lr}
 80041f6:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80041f8:	200f      	movs	r0, #15
 80041fa:	f7ff ff35 	bl	8004068 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80041fe:	2804      	cmp	r0, #4
 8004200:	d150      	bne.n	80042a4 <FLASH_EnableWriteProtection+0xb0>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004202:	4a29      	ldr	r2, [pc, #164]	(80042a8 <FLASH_EnableWriteProtection+0xb4>)
 8004204:	4b29      	ldr	r3, [pc, #164]	(80042ac <FLASH_EnableWriteProtection+0xb8>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 8004206:	ea6f 0404 	mvn.w	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800420a:	6093      	str	r3, [r2, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 800420c:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8004210:	6093      	str	r3, [r2, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8004212:	6913      	ldr	r3, [r2, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8004214:	b2e1      	uxtb	r1, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004216:	f043 0310 	orr.w	r3, r3, #16	; 0x10

    if(WRP0_Data != 0xFF)
 800421a:	29ff      	cmp	r1, #255
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 800421c:	6113      	str	r3, [r2, #16]

    if(WRP0_Data != 0xFF)
 800421e:	d004      	beq.n	800422a <FLASH_EnableWriteProtection+0x36>
    {
      OB->WRP0 = WRP0_Data;
 8004220:	4b23      	ldr	r3, [pc, #140]	(80042b0 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004222:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8004224:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004226:	f7ff ff1f 	bl	8004068 <FLASH_WaitForLastOperation>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 800422a:	f404 437f 	and.w	r3, r4, #65280	; 0xff00
 800422e:	0a1a      	lsrs	r2, r3, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8004230:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004234:	bf18      	it	ne
 8004236:	2301      	movne	r3, #1
 8004238:	2804      	cmp	r0, #4
 800423a:	bf14      	ite	ne
 800423c:	2300      	movne	r3, #0
 800423e:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8004242:	b123      	cbz	r3, 800424e <FLASH_EnableWriteProtection+0x5a>
    {
      OB->WRP1 = WRP1_Data;
 8004244:	4b1a      	ldr	r3, [pc, #104]	(80042b0 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004246:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8004248:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800424a:	f7ff ff0d 	bl	8004068 <FLASH_WaitForLastOperation>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 800424e:	f404 037f 	and.w	r3, r4, #16711680	; 0xff0000
 8004252:	0c1a      	lsrs	r2, r3, #16
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004254:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004258:	bf18      	it	ne
 800425a:	2301      	movne	r3, #1
 800425c:	2804      	cmp	r0, #4
 800425e:	bf14      	ite	ne
 8004260:	2300      	movne	r3, #0
 8004262:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8004266:	b123      	cbz	r3, 8004272 <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP2 = WRP2_Data;
 8004268:	4b11      	ldr	r3, [pc, #68]	(80042b0 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800426a:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 800426c:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800426e:	f7ff fefb 	bl	8004068 <FLASH_WaitForLastOperation>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8004272:	0e22      	lsrs	r2, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004274:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004278:	bf18      	it	ne
 800427a:	2301      	movne	r3, #1
 800427c:	2804      	cmp	r0, #4
 800427e:	bf14      	ite	ne
 8004280:	2300      	movne	r3, #0
 8004282:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8004286:	b123      	cbz	r3, 8004292 <FLASH_EnableWriteProtection+0x9e>
    {
      OB->WRP3 = WRP3_Data;
 8004288:	4b09      	ldr	r3, [pc, #36]	(80042b0 <FLASH_EnableWriteProtection+0xbc>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800428a:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 800428c:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800428e:	f7ff feeb 	bl	8004068 <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8004292:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004294:	bf1f      	itttt	ne
 8004296:	4904      	ldrne	r1, [pc, #16]	(80042a8 <FLASH_EnableWriteProtection+0xb4>)
 8004298:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 800429c:	690a      	ldrne	r2, [r1, #16]
 800429e:	4013      	andne	r3, r2
 80042a0:	bf18      	it	ne
 80042a2:	610b      	strne	r3, [r1, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 80042a4:	bd10      	pop	{r4, pc}
 80042a6:	46c0      	nop			(mov r8, r8)
 80042a8:	40022000 	.word	0x40022000
 80042ac:	45670123 	.word	0x45670123
 80042b0:	1ffff800 	.word	0x1ffff800

080042b4 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80042b4:	b570      	push	{r4, r5, r6, lr}
 80042b6:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80042b8:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80042ba:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80042bc:	f7ff fed4 	bl	8004068 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80042c0:	2804      	cmp	r0, #4
 80042c2:	d114      	bne.n	80042ee <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80042c4:	4c0a      	ldr	r4, [pc, #40]	(80042f0 <FLASH_ProgramOptionByteData+0x3c>)
 80042c6:	4b0b      	ldr	r3, [pc, #44]	(80042f4 <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80042c8:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80042ca:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80042cc:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80042d0:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80042d2:	6923      	ldr	r3, [r4, #16]
 80042d4:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80042d8:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 80042da:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80042dc:	f7ff fec4 	bl	8004068 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80042e0:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80042e2:	bf1f      	itttt	ne
 80042e4:	6922      	ldrne	r2, [r4, #16]
 80042e6:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80042ea:	4013      	andne	r3, r2
 80042ec:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 80042ee:	bd70      	pop	{r4, r5, r6, pc}
 80042f0:	40022000 	.word	0x40022000
 80042f4:	45670123 	.word	0x45670123

080042f8 <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80042f8:	b570      	push	{r4, r5, r6, lr}
 80042fa:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80042fc:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80042fe:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004300:	f7ff feb2 	bl	8004068 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004304:	2804      	cmp	r0, #4
 8004306:	d10f      	bne.n	8004328 <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004308:	4c08      	ldr	r4, [pc, #32]	(800432c <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800430a:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 800430c:	6923      	ldr	r3, [r4, #16]
 800430e:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004312:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 8004314:	8035      	strh	r5, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004316:	f7ff fea7 	bl	8004068 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800431a:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 800431c:	bf1f      	itttt	ne
 800431e:	6922      	ldrne	r2, [r4, #16]
 8004320:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8004324:	4013      	andne	r3, r2
 8004326:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8004328:	bd70      	pop	{r4, r5, r6, pc}
 800432a:	46c0      	nop			(mov r8, r8)
 800432c:	40022000 	.word	0x40022000

08004330 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8004330:	b570      	push	{r4, r5, r6, lr}
 8004332:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004334:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8004336:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004338:	f7ff fe96 	bl	8004068 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800433c:	2804      	cmp	r0, #4
 800433e:	d117      	bne.n	8004370 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004340:	4c0c      	ldr	r4, [pc, #48]	(8004374 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004342:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004344:	6923      	ldr	r3, [r4, #16]
 8004346:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 800434a:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 800434c:	b2ab      	uxth	r3, r5
 800434e:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004350:	f7ff fe8a 	bl	8004068 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8004354:	2804      	cmp	r0, #4
 8004356:	d104      	bne.n	8004362 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8004358:	0c2b      	lsrs	r3, r5, #16
 800435a:	8073      	strh	r3, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800435c:	200f      	movs	r0, #15
 800435e:	f7ff fe83 	bl	8004068 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8004362:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8004364:	bf1f      	itttt	ne
 8004366:	6922      	ldrne	r2, [r4, #16]
 8004368:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 800436c:	4013      	andne	r3, r2
 800436e:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004370:	bd70      	pop	{r4, r5, r6, pc}
 8004372:	46c0      	nop			(mov r8, r8)
 8004374:	40022000 	.word	0x40022000

08004378 <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8004378:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800437a:	f640 70ff 	movw	r0, #4095	; 0xfff
 800437e:	f7ff fe73 	bl	8004068 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8004382:	2804      	cmp	r0, #4
 8004384:	d12c      	bne.n	80043e0 <FLASH_EraseOptionBytes+0x68>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004386:	4c17      	ldr	r4, [pc, #92]	(80043e4 <FLASH_EraseOptionBytes+0x6c>)
 8004388:	4b17      	ldr	r3, [pc, #92]	(80043e8 <FLASH_EraseOptionBytes+0x70>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800438a:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800438e:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004390:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8004394:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8004396:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004398:	301b      	adds	r0, #27
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 800439a:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 800439e:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80043a0:	6923      	ldr	r3, [r4, #16]
 80043a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043a6:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80043a8:	f7ff fe5e 	bl	8004068 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 80043ac:	2804      	cmp	r0, #4
 80043ae:	d110      	bne.n	80043d2 <FLASH_EraseOptionBytes+0x5a>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80043b0:	6922      	ldr	r2, [r4, #16]
 80043b2:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80043b6:	ea02 0303 	and.w	r3, r2, r3
 80043ba:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80043bc:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80043be:	f04f 02a5 	mov.w	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80043c2:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80043c6:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80043c8:	4b08      	ldr	r3, [pc, #32]	(80043ec <FLASH_EraseOptionBytes+0x74>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043ca:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80043cc:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043ce:	f7ff fe4b 	bl	8004068 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80043d2:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80043d4:	bf1f      	itttt	ne
 80043d6:	6922      	ldrne	r2, [r4, #16]
 80043d8:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80043dc:	4013      	andne	r3, r2
 80043de:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 80043e0:	bd10      	pop	{r4, pc}
 80043e2:	46c0      	nop			(mov r8, r8)
 80043e4:	40022000 	.word	0x40022000
 80043e8:	45670123 	.word	0x45670123
 80043ec:	1ffff800 	.word	0x1ffff800

080043f0 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 80043f0:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80043f2:	f640 70ff 	movw	r0, #4095	; 0xfff
 80043f6:	f7ff fe37 	bl	8004068 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80043fa:	2804      	cmp	r0, #4
 80043fc:	d113      	bne.n	8004426 <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80043fe:	4c0a      	ldr	r4, [pc, #40]	(8004428 <FLASH_EraseAllPages+0x38>)
 8004400:	6923      	ldr	r3, [r4, #16]
 8004402:	4303      	orrs	r3, r0
 8004404:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 8004406:	6923      	ldr	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004408:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
     FLASH->CR |= CR_STRT_Set;
 800440c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004410:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004412:	301b      	adds	r0, #27
 8004414:	f7ff fe28 	bl	8004068 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004418:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 800441a:	bf1f      	itttt	ne
 800441c:	6922      	ldrne	r2, [r4, #16]
 800441e:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 8004422:	4013      	andne	r3, r2
 8004424:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 8004426:	bd10      	pop	{r4, pc}
 8004428:	40022000 	.word	0x40022000

0800442c <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 800442c:	b530      	push	{r4, r5, lr}
 800442e:	4605      	mov	r5, r0
 8004430:	b081      	sub	sp, #4

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004432:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004436:	f7ff fe17 	bl	8004068 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800443a:	2804      	cmp	r0, #4
 800443c:	d115      	bne.n	800446a <FLASH_ErasePage+0x3e>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800443e:	4c0c      	ldr	r4, [pc, #48]	(8004470 <FLASH_ErasePage+0x44>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004440:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004444:	6923      	ldr	r3, [r4, #16]
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004446:	301b      	adds	r0, #27
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004448:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 800444c:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 800444e:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8004450:	6923      	ldr	r3, [r4, #16]
 8004452:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004456:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004458:	f7ff fe06 	bl	8004068 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800445c:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 800445e:	bf1f      	itttt	ne
 8004460:	6922      	ldrne	r2, [r4, #16]
 8004462:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 8004466:	4013      	andne	r3, r2
 8004468:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 800446a:	b001      	add	sp, #4
 800446c:	bd30      	pop	{r4, r5, pc}
 800446e:	46c0      	nop			(mov r8, r8)
 8004470:	40022000 	.word	0x40022000

08004474 <GPIO_Init>:
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004474:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8004476:	78cd      	ldrb	r5, [r1, #3]
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8004478:	880e      	ldrh	r6, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 800447a:	f015 0f10 	tst.w	r5, #16	; 0x10
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 800447e:	bf18      	it	ne
 8004480:	788b      	ldrbne	r3, [r1, #2]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8004482:	f005 070f 	and.w	r7, r5, #15	; 0xf
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8004486:	bf18      	it	ne
 8004488:	431f      	orrne	r7, r3
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 800448a:	f016 0fff 	tst.w	r6, #255	; 0xff
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800448e:	b083      	sub	sp, #12
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8004490:	d01e      	beq.n	80044d0 <GPIO_Init+0x5c>
  {
    tmpreg = GPIOx->CRL;
 8004492:	6804      	ldr	r4, [r0, #0]
 8004494:	2100      	movs	r1, #0

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((u32)0x01) << pinpos;
 8004496:	2201      	movs	r2, #1
 8004498:	fa12 f301 	lsls.w	r3, r2, r1
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800449c:	ea03 0c06 	and.w	ip, r3, r6

      if (currentpin == pos)
 80044a0:	459c      	cmp	ip, r3
 80044a2:	d111      	bne.n	80044c8 <GPIO_Init+0x54>
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 80044a4:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 80044a6:	230f      	movs	r3, #15
 80044a8:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80044aa:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80044ae:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80044b2:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80044b4:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80044b6:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 80044b8:	bf08      	it	eq
 80044ba:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80044be:	d003      	beq.n	80044c8 <GPIO_Init+0x54>
          GPIOx->BRR = (((u32)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80044c0:	2d48      	cmp	r5, #72
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 80044c2:	bf08      	it	eq
 80044c4:	f8c0 c010 	streq.w	ip, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80044c8:	3101      	adds	r1, #1
 80044ca:	2908      	cmp	r1, #8
 80044cc:	d1e3      	bne.n	8004496 <GPIO_Init+0x22>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80044ce:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80044d0:	2eff      	cmp	r6, #255
 80044d2:	d920      	bls.n	8004516 <GPIO_Init+0xa2>
  {
    tmpreg = GPIOx->CRH;
 80044d4:	6844      	ldr	r4, [r0, #4]
 80044d6:	2100      	movs	r1, #0
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 80044d8:	2201      	movs	r2, #1
 80044da:	f101 0308 	add.w	r3, r1, #8	; 0x8
 80044de:	fa12 f303 	lsls.w	r3, r2, r3
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80044e2:	ea03 0c06 	and.w	ip, r3, r6
      if (currentpin == pos)
 80044e6:	459c      	cmp	ip, r3
 80044e8:	d111      	bne.n	800450e <GPIO_Init+0x9a>
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 80044ea:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 80044ec:	230f      	movs	r3, #15
 80044ee:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80044f0:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80044f4:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80044f8:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80044fa:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80044fc:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 80044fe:	bf08      	it	eq
 8004500:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004504:	d003      	beq.n	800450e <GPIO_Init+0x9a>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8004506:	2d48      	cmp	r5, #72
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8004508:	bf08      	it	eq
 800450a:	f8c0 c010 	streq.w	ip, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800450e:	3101      	adds	r1, #1
 8004510:	2908      	cmp	r1, #8
 8004512:	d1e1      	bne.n	80044d8 <GPIO_Init+0x64>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8004514:	6044      	str	r4, [r0, #4]
  }
}
 8004516:	b003      	add	sp, #12
 8004518:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800451a:	46c0      	nop			(mov r8, r8)

0800451c <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800451c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004520:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8004522:	2302      	movs	r3, #2
 8004524:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8004526:	2304      	movs	r3, #4
 8004528:	70c3      	strb	r3, [r0, #3]
}
 800452a:	4770      	bx	lr

0800452c <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 800452c:	6883      	ldr	r3, [r0, #8]
 800452e:	4219      	tst	r1, r3
 8004530:	bf0c      	ite	eq
 8004532:	2000      	moveq	r0, #0
 8004534:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8004536:	4770      	bx	lr

08004538 <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8004538:	6880      	ldr	r0, [r0, #8]
 800453a:	b280      	uxth	r0, r0
}
 800453c:	4770      	bx	lr
 800453e:	46c0      	nop			(mov r8, r8)

08004540 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8004540:	68c3      	ldr	r3, [r0, #12]
 8004542:	4219      	tst	r1, r3
 8004544:	bf0c      	ite	eq
 8004546:	2000      	moveq	r0, #0
 8004548:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 800454a:	4770      	bx	lr

0800454c <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 800454c:	68c0      	ldr	r0, [r0, #12]
 800454e:	b280      	uxth	r0, r0
}
 8004550:	4770      	bx	lr
 8004552:	46c0      	nop			(mov r8, r8)

08004554 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8004554:	6101      	str	r1, [r0, #16]
}
 8004556:	4770      	bx	lr

08004558 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8004558:	6141      	str	r1, [r0, #20]
}
 800455a:	4770      	bx	lr

0800455c <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 800455c:	b10a      	cbz	r2, 8004562 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800455e:	6101      	str	r1, [r0, #16]
 8004560:	e000      	b.n	8004564 <GPIO_WriteBit+0x8>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8004562:	6141      	str	r1, [r0, #20]
  }
}
 8004564:	4770      	bx	lr
 8004566:	46c0      	nop			(mov r8, r8)

08004568 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8004568:	60c1      	str	r1, [r0, #12]
}
 800456a:	4770      	bx	lr

0800456c <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 800456c:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004570:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8004572:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004574:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8004576:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8004578:	6983      	ldr	r3, [r0, #24]
}
 800457a:	4770      	bx	lr

0800457c <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 800457c:	f8df c018 	ldr.w	ip, [pc, #24]	; 8004598 <GPIO_EventOutputConfig+0x1c>
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8004580:	f64f 7380 	movw	r3, #65408	; 0xff80

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004584:	f8dc 2000 	ldr.w	r2, [ip]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 8004588:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 800458c:	ea02 0303 	and.w	r3, r2, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 8004590:	4319      	orrs	r1, r3

  AFIO->EVCR = tmpreg;
 8004592:	f8cc 1000 	str.w	r1, [ip]
}
 8004596:	4770      	bx	lr
 8004598:	40010000 	.word	0x40010000

0800459c <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 800459c:	4b01      	ldr	r3, [pc, #4]	(80045a4 <GPIO_EventOutputCmd+0x8>)
 800459e:	6018      	str	r0, [r3, #0]
}
 80045a0:	4770      	bx	lr
 80045a2:	46c0      	nop			(mov r8, r8)
 80045a4:	4220001c 	.word	0x4220001c

080045a8 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80045a8:	b530      	push	{r4, r5, lr}
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80045aa:	f400 1340 	and.w	r3, r0, #3145728	; 0x300000
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80045ae:	0404      	lsls	r4, r0, #16
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80045b0:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80045b2:	4914      	ldr	r1, [pc, #80]	(8004604 <GPIO_PinRemapConfig+0x5c>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80045b4:	0c24      	lsrs	r4, r4, #16

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80045b6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80045ba:	f8d1 c004 	ldr.w	ip, [r1, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80045be:	d106      	bne.n	80045ce <GPIO_PinRemapConfig+0x26>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80045c0:	684b      	ldr	r3, [r1, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80045c2:	f02c 6270 	bic.w	r2, ip, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80045c6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80045ca:	604b      	str	r3, [r1, #4]
 80045cc:	e010      	b.n	80045f0 <GPIO_PinRemapConfig+0x48>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80045ce:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 80045d2:	d005      	beq.n	80045e0 <GPIO_PinRemapConfig+0x38>
  {
    tmp1 = ((u32)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 80045d4:	f400 2270 	and.w	r2, r0, #983040	; 0xf0000
 80045d8:	0c12      	lsrs	r2, r2, #16
 80045da:	2303      	movs	r3, #3
 80045dc:	4093      	lsls	r3, r2
 80045de:	e003      	b.n	80045e8 <GPIO_PinRemapConfig+0x40>
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80045e0:	0d43      	lsrs	r3, r0, #21
 80045e2:	011b      	lsls	r3, r3, #4
 80045e4:	fa14 f303 	lsls.w	r3, r4, r3
 80045e8:	ea2c 0303 	bic.w	r3, ip, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80045ec:	f043 6270 	orr.w	r2, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 80045f0:	b125      	cbz	r5, 80045fc <GPIO_PinRemapConfig+0x54>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 80045f2:	0d43      	lsrs	r3, r0, #21
 80045f4:	011b      	lsls	r3, r3, #4
 80045f6:	fa14 f303 	lsls.w	r3, r4, r3
 80045fa:	431a      	orrs	r2, r3
  }

  AFIO->MAPR = tmpreg;
 80045fc:	4b01      	ldr	r3, [pc, #4]	(8004604 <GPIO_PinRemapConfig+0x5c>)
 80045fe:	605a      	str	r2, [r3, #4]
}
 8004600:	bd30      	pop	{r4, r5, pc}
 8004602:	46c0      	nop			(mov r8, r8)
 8004604:	40010000 	.word	0x40010000

08004608 <GPIO_EXTILineConfig>:
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8004608:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 800460a:	f001 0403 	and.w	r4, r1, #3	; 0x3
 800460e:	00a4      	lsls	r4, r4, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8004610:	230f      	movs	r3, #15
 8004612:	40a3      	lsls	r3, r4
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8004614:	40a0      	lsls	r0, r4
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8004616:	f8df c020 	ldr.w	ip, [pc, #32]	; 8004638 <GPIO_EXTILineConfig+0x30>
 800461a:	0889      	lsrs	r1, r1, #2
 800461c:	3102      	adds	r1, #2
 800461e:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 8004622:	ea22 0203 	bic.w	r2, r2, r3
 8004626:	f84c 2021 	str.w	r2, [ip, r1, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 800462a:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 800462e:	4318      	orrs	r0, r3
 8004630:	f84c 0021 	str.w	r0, [ip, r1, lsl #2]
}
 8004634:	bd10      	pop	{r4, pc}
 8004636:	46c0      	nop			(mov r8, r8)
 8004638:	40010000 	.word	0x40010000

0800463c <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 800463c:	b500      	push	{lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 800463e:	2001      	movs	r0, #1
 8004640:	2101      	movs	r1, #1
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8004642:	b081      	sub	sp, #4
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004644:	f000 fbf6 	bl	8004e34 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8004648:	2001      	movs	r0, #1
 800464a:	2100      	movs	r1, #0
 800464c:	f000 fbf2 	bl	8004e34 <RCC_APB2PeriphResetCmd>
}
 8004650:	b001      	add	sp, #4
 8004652:	bd00      	pop	{pc}

08004654 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004654:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004656:	4b27      	ldr	r3, [pc, #156]	(80046f4 <GPIO_DeInit+0xa0>)
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004658:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800465a:	4298      	cmp	r0, r3
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 800465c:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800465e:	d02b      	beq.n	80046b8 <GPIO_DeInit+0x64>
 8004660:	d80c      	bhi.n	800467c <GPIO_DeInit+0x28>
 8004662:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004666:	4298      	cmp	r0, r3
 8004668:	d01a      	beq.n	80046a0 <GPIO_DeInit+0x4c>
 800466a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800466e:	4298      	cmp	r0, r3
 8004670:	d01c      	beq.n	80046ac <GPIO_DeInit+0x58>
 8004672:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004676:	4298      	cmp	r0, r3
 8004678:	d13a      	bne.n	80046f0 <GPIO_DeInit+0x9c>
 800467a:	e00b      	b.n	8004694 <GPIO_DeInit+0x40>
 800467c:	4b1e      	ldr	r3, [pc, #120]	(80046f8 <GPIO_DeInit+0xa4>)
 800467e:	4298      	cmp	r0, r3
 8004680:	d026      	beq.n	80046d0 <GPIO_DeInit+0x7c>
 8004682:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004686:	4298      	cmp	r0, r3
 8004688:	d028      	beq.n	80046dc <GPIO_DeInit+0x88>
 800468a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800468e:	4298      	cmp	r0, r3
 8004690:	d12e      	bne.n	80046f0 <GPIO_DeInit+0x9c>
 8004692:	e017      	b.n	80046c4 <GPIO_DeInit+0x70>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8004694:	2004      	movs	r0, #4
 8004696:	2101      	movs	r1, #1
 8004698:	f000 fbcc 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 800469c:	2004      	movs	r0, #4
 800469e:	e024      	b.n	80046ea <GPIO_DeInit+0x96>
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80046a0:	2008      	movs	r0, #8
 80046a2:	2101      	movs	r1, #1
 80046a4:	f000 fbc6 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 80046a8:	2008      	movs	r0, #8
 80046aa:	e01e      	b.n	80046ea <GPIO_DeInit+0x96>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80046ac:	2010      	movs	r0, #16
 80046ae:	2101      	movs	r1, #1
 80046b0:	f000 fbc0 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 80046b4:	2010      	movs	r0, #16
 80046b6:	e018      	b.n	80046ea <GPIO_DeInit+0x96>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 80046b8:	2020      	movs	r0, #32
 80046ba:	2101      	movs	r1, #1
 80046bc:	f000 fbba 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80046c0:	2020      	movs	r0, #32
 80046c2:	e012      	b.n	80046ea <GPIO_DeInit+0x96>
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 80046c4:	2040      	movs	r0, #64
 80046c6:	2101      	movs	r1, #1
 80046c8:	f000 fbb4 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 80046cc:	2040      	movs	r0, #64
 80046ce:	e00c      	b.n	80046ea <GPIO_DeInit+0x96>
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 80046d0:	2080      	movs	r0, #128
 80046d2:	2101      	movs	r1, #1
 80046d4:	f000 fbae 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 80046d8:	2080      	movs	r0, #128
 80046da:	e006      	b.n	80046ea <GPIO_DeInit+0x96>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 80046dc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80046e0:	2101      	movs	r1, #1
 80046e2:	f000 fba7 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 80046e6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80046ea:	2100      	movs	r1, #0
 80046ec:	f000 fba2 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      break;                       

    default:
      break;
  }
}
 80046f0:	b003      	add	sp, #12
 80046f2:	bd00      	pop	{pc}
 80046f4:	40011400 	.word	0x40011400
 80046f8:	40011c00 	.word	0x40011c00

080046fc <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 80046fc:	4b0b      	ldr	r3, [pc, #44]	(800472c <NVIC_DeInit+0x30>)
 80046fe:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  NVIC->ICER[1] = 0x0FFFFFFF;
 8004702:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8004706:	f8c3 1080 	str.w	r1, [r3, #128]
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 800470a:	4618      	mov	r0, r3
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
 800470c:	f8c3 2084 	str.w	r2, [r3, #132]
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8004710:	f8c3 1180 	str.w	r1, [r3, #384]
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8004714:	f8c3 2184 	str.w	r2, [r3, #388]
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004718:	2100      	movs	r1, #0
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
 800471a:	2200      	movs	r2, #0
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 800471c:	f102 03c0 	add.w	r3, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8004720:	3201      	adds	r2, #1
 8004722:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8004724:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8004728:	d1f8      	bne.n	800471c <NVIC_DeInit+0x20>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 800472a:	4770      	bx	lr
 800472c:	e000e100 	.word	0xe000e100

08004730 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004730:	4a09      	ldr	r2, [pc, #36]	(8004758 <NVIC_SCBDeInit+0x28>)
 8004732:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8004736:	4909      	ldr	r1, [pc, #36]	(800475c <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004738:	6053      	str	r3, [r2, #4]
  SCB->VTOR = 0x00000000;
 800473a:	2300      	movs	r3, #0
 800473c:	6093      	str	r3, [r2, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 800473e:	60d1      	str	r1, [r2, #12]
  SCB->SCR = 0x00000000;
 8004740:	6113      	str	r3, [r2, #16]
  SCB->CCR = 0x00000000;
 8004742:	6153      	str	r3, [r2, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8004744:	6193      	str	r3, [r2, #24]
 8004746:	61d3      	str	r3, [r2, #28]
 8004748:	6213      	str	r3, [r2, #32]
  }
  SCB->SHCSR = 0x00000000;
 800474a:	6253      	str	r3, [r2, #36]
  SCB->CFSR = 0xFFFFFFFF;
 800474c:	3b01      	subs	r3, #1
 800474e:	6293      	str	r3, [r2, #40]
  SCB->HFSR = 0xFFFFFFFF;
 8004750:	62d3      	str	r3, [r2, #44]
  SCB->DFSR = 0xFFFFFFFF;
 8004752:	6313      	str	r3, [r2, #48]
}
 8004754:	4770      	bx	lr
 8004756:	46c0      	nop			(mov r8, r8)
 8004758:	e000ed00 	.word	0xe000ed00
 800475c:	05fa0000 	.word	0x05fa0000

08004760 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004760:	f040 60be 	orr.w	r0, r0, #99614720	; 0x5f00000
 8004764:	4b02      	ldr	r3, [pc, #8]	(8004770 <NVIC_PriorityGroupConfig+0x10>)
 8004766:	f440 2020 	orr.w	r0, r0, #655360	; 0xa0000
 800476a:	60d8      	str	r0, [r3, #12]
}
 800476c:	4770      	bx	lr
 800476e:	46c0      	nop			(mov r8, r8)
 8004770:	e000ed00 	.word	0xe000ed00

08004774 <NVIC_Init>:
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8004774:	b530      	push	{r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8004776:	78c3      	ldrb	r3, [r0, #3]
 8004778:	7805      	ldrb	r5, [r0, #0]
 800477a:	b35b      	cbz	r3, 80047d4 <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 800477c:	4b1a      	ldr	r3, [pc, #104]	(80047e8 <NVIC_Init+0x74>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800477e:	7841      	ldrb	r1, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004780:	68da      	ldr	r2, [r3, #12]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8004782:	4c1a      	ldr	r4, [pc, #104]	(80047ec <NVIC_Init+0x78>)
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004784:	ea6f 0202 	mvn.w	r2, r2
 8004788:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800478c:	0a12      	lsrs	r2, r2, #8
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800478e:	f1c2 0304 	rsb	r3, r2, #4	; 0x4
 8004792:	4099      	lsls	r1, r3
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004794:	230f      	movs	r3, #15
 8004796:	40d3      	lsrs	r3, r2
 8004798:	7882      	ldrb	r2, [r0, #2]

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800479a:	f005 0003 	and.w	r0, r5, #3	; 0x3
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800479e:	4013      	ands	r3, r2
 80047a0:	430b      	orrs	r3, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80047a2:	00c0      	lsls	r0, r0, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 80047a4:	011b      	lsls	r3, r3, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80047a6:	22ff      	movs	r2, #255
 80047a8:	4082      	lsls	r2, r0
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80047aa:	4083      	lsls	r3, r0
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 80047ac:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 80047b0:	f10c 0cc0 	add.w	ip, ip, #192	; 0xc0
 80047b4:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80047b8:	4013      	ands	r3, r2
    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 80047ba:	ea21 0102 	bic.w	r1, r1, r2
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80047be:	430b      	orrs	r3, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 80047c0:	f844 302c 	str.w	r3, [r4, ip, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80047c4:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80047c8:	2301      	movs	r3, #1
 80047ca:	4093      	lsls	r3, r2
 80047cc:	0969      	lsrs	r1, r5, #5
 80047ce:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
 80047d2:	e008      	b.n	80047e6 <NVIC_Init+0x72>
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80047d4:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80047d8:	2301      	movs	r3, #1
 80047da:	4093      	lsls	r3, r2
 80047dc:	0969      	lsrs	r1, r5, #5
 80047de:	4a03      	ldr	r2, [pc, #12]	(80047ec <NVIC_Init+0x78>)
 80047e0:	3120      	adds	r1, #32
 80047e2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
}
 80047e6:	bd30      	pop	{r4, r5, pc}
 80047e8:	e000ed00 	.word	0xe000ed00
 80047ec:	e000e100 	.word	0xe000e100

080047f0 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 80047f0:	2300      	movs	r3, #0
 80047f2:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 80047f4:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 80047f6:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 80047f8:	70c3      	strb	r3, [r0, #3]
}
 80047fa:	4770      	bx	lr

080047fc <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 80047fc:	4b03      	ldr	r3, [pc, #12]	(800480c <NVIC_GetCurrentPendingIRQChannel+0x10>)
 80047fe:	4804      	ldr	r0, [pc, #16]	(8004810 <NVIC_GetCurrentPendingIRQChannel+0x14>)
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	ea03 0000 	and.w	r0, r3, r0
 8004806:	0b00      	lsrs	r0, r0, #12
}
 8004808:	4770      	bx	lr
 800480a:	46c0      	nop			(mov r8, r8)
 800480c:	e000ed00 	.word	0xe000ed00
 8004810:	003ff000 	.word	0x003ff000

08004814 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004814:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004818:	2201      	movs	r2, #1
 800481a:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 800481c:	0940      	lsrs	r0, r0, #5
 800481e:	4b05      	ldr	r3, [pc, #20]	(8004834 <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 8004820:	3040      	adds	r0, #64
 8004822:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004826:	4010      	ands	r0, r2
 8004828:	4290      	cmp	r0, r2
 800482a:	bf14      	ite	ne
 800482c:	2000      	movne	r0, #0
 800482e:	2001      	moveq	r0, #1
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8004830:	4770      	bx	lr
 8004832:	46c0      	nop			(mov r8, r8)
 8004834:	e000e100 	.word	0xe000e100

08004838 <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8004838:	4b01      	ldr	r3, [pc, #4]	(8004840 <NVIC_SetIRQChannelPendingBit+0x8>)
 800483a:	6018      	str	r0, [r3, #0]
}
 800483c:	4770      	bx	lr
 800483e:	46c0      	nop			(mov r8, r8)
 8004840:	e000ef00 	.word	0xe000ef00

08004844 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8004844:	0941      	lsrs	r1, r0, #5
 8004846:	2301      	movs	r3, #1
 8004848:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 800484c:	4083      	lsls	r3, r0
 800484e:	4a02      	ldr	r2, [pc, #8]	(8004858 <NVIC_ClearIRQChannelPendingBit+0x14>)
 8004850:	3160      	adds	r1, #96
 8004852:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 8004856:	4770      	bx	lr
 8004858:	e000e100 	.word	0xe000e100

0800485c <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 800485c:	4b02      	ldr	r3, [pc, #8]	(8004868 <NVIC_GetCurrentActiveHandler+0xc>)
 800485e:	6858      	ldr	r0, [r3, #4]
 8004860:	0580      	lsls	r0, r0, #22
 8004862:	0d80      	lsrs	r0, r0, #22
}
 8004864:	4770      	bx	lr
 8004866:	46c0      	nop			(mov r8, r8)
 8004868:	e000ed00 	.word	0xe000ed00

0800486c <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 800486c:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004870:	2201      	movs	r2, #1
 8004872:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8004874:	0940      	lsrs	r0, r0, #5
 8004876:	4b05      	ldr	r3, [pc, #20]	(800488c <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 8004878:	3080      	adds	r0, #128
 800487a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800487e:	4010      	ands	r0, r2
 8004880:	4290      	cmp	r0, r2
 8004882:	bf14      	ite	ne
 8004884:	2000      	movne	r0, #0
 8004886:	2001      	moveq	r0, #1
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8004888:	4770      	bx	lr
 800488a:	46c0      	nop			(mov r8, r8)
 800488c:	e000e100 	.word	0xe000e100

08004890 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8004890:	4b01      	ldr	r3, [pc, #4]	(8004898 <NVIC_GetCPUID+0x8>)
 8004892:	6818      	ldr	r0, [r3, #0]
}
 8004894:	4770      	bx	lr
 8004896:	46c0      	nop			(mov r8, r8)
 8004898:	e000ed00 	.word	0xe000ed00

0800489c <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 800489c:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80048a0:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80048a4:	4b01      	ldr	r3, [pc, #4]	(80048ac <NVIC_SetVectorTable+0x10>)
 80048a6:	4301      	orrs	r1, r0
 80048a8:	6099      	str	r1, [r3, #8]
}
 80048aa:	4770      	bx	lr
 80048ac:	e000ed00 	.word	0xe000ed00

080048b0 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 80048b0:	4a01      	ldr	r2, [pc, #4]	(80048b8 <NVIC_GenerateSystemReset+0x8>)
 80048b2:	4b02      	ldr	r3, [pc, #8]	(80048bc <NVIC_GenerateSystemReset+0xc>)
 80048b4:	60da      	str	r2, [r3, #12]
}
 80048b6:	4770      	bx	lr
 80048b8:	05fa0004 	.word	0x05fa0004
 80048bc:	e000ed00 	.word	0xe000ed00

080048c0 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 80048c0:	4a01      	ldr	r2, [pc, #4]	(80048c8 <NVIC_GenerateCoreReset+0x8>)
 80048c2:	4b02      	ldr	r3, [pc, #8]	(80048cc <NVIC_GenerateCoreReset+0xc>)
 80048c4:	60da      	str	r2, [r3, #12]
}
 80048c6:	4770      	bx	lr
 80048c8:	05fa0001 	.word	0x05fa0001
 80048cc:	e000ed00 	.word	0xe000ed00

080048d0 <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80048d0:	b121      	cbz	r1, 80048dc <NVIC_SystemLPConfig+0xc>
  {
    SCB->SCR |= LowPowerMode;
 80048d2:	4a05      	ldr	r2, [pc, #20]	(80048e8 <NVIC_SystemLPConfig+0x18>)
 80048d4:	6913      	ldr	r3, [r2, #16]
 80048d6:	ea40 0303 	orr.w	r3, r0, r3
 80048da:	e003      	b.n	80048e4 <NVIC_SystemLPConfig+0x14>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 80048dc:	4a02      	ldr	r2, [pc, #8]	(80048e8 <NVIC_SystemLPConfig+0x18>)
 80048de:	6913      	ldr	r3, [r2, #16]
 80048e0:	ea23 0300 	bic.w	r3, r3, r0
 80048e4:	6113      	str	r3, [r2, #16]
  }
}
 80048e6:	4770      	bx	lr
 80048e8:	e000ed00 	.word	0xe000ed00

080048ec <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 80048ec:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 80048f0:	2301      	movs	r3, #1
 80048f2:	fa13 f000 	lsls.w	r0, r3, r0

  if (NewState != DISABLE)
 80048f6:	b121      	cbz	r1, 8004902 <NVIC_SystemHandlerConfig+0x16>
  {
    SCB->SHCSR |= tmpreg;
 80048f8:	4a05      	ldr	r2, [pc, #20]	(8004910 <NVIC_SystemHandlerConfig+0x24>)
 80048fa:	6a53      	ldr	r3, [r2, #36]
 80048fc:	ea40 0303 	orr.w	r3, r0, r3
 8004900:	e003      	b.n	800490a <NVIC_SystemHandlerConfig+0x1e>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8004902:	4a03      	ldr	r2, [pc, #12]	(8004910 <NVIC_SystemHandlerConfig+0x24>)
 8004904:	6a53      	ldr	r3, [r2, #36]
 8004906:	ea23 0300 	bic.w	r3, r3, r0
 800490a:	6253      	str	r3, [r2, #36]
  }
}
 800490c:	4770      	bx	lr
 800490e:	46c0      	nop			(mov r8, r8)
 8004910:	e000ed00 	.word	0xe000ed00

08004914 <NVIC_SystemHandlerPriorityConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8004914:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004916:	4c14      	ldr	r4, [pc, #80]	(8004968 <NVIC_SystemHandlerPriorityConfig+0x54>)
 8004918:	68e3      	ldr	r3, [r4, #12]
 800491a:	ea6f 0303 	mvn.w	r3, r3
 800491e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004922:	0a1b      	lsrs	r3, r3, #8
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8004924:	f1c3 0c04 	rsb	ip, r3, #4	; 0x4
 8004928:	fa01 f10c 	lsl.w	r1, r1, ip
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 800492c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004930:	fa2c f303 	lsr.w	r3, ip, r3
 8004934:	401a      	ands	r2, r3
 8004936:	430a      	orrs	r2, r1

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
 8004938:	f000 01c0 	and.w	r1, r0, #192	; 0xc0
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 800493c:	0940      	lsrs	r0, r0, #5
 800493e:	f000 0018 	and.w	r0, r0, #24	; 0x18
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004942:	fa0c fc00 	lsl.w	ip, ip, r0
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 8004946:	0112      	lsls	r2, r2, #4
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 8004948:	4082      	lsls	r2, r0
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 800494a:	0989      	lsrs	r1, r1, #6
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 800494c:	3106      	adds	r1, #6
 800494e:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004952:	ea23 030c 	bic.w	r3, r3, ip
 8004956:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  SCB->SHPR[tmp1] |= tmppriority;
 800495a:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 800495e:	431a      	orrs	r2, r3
 8004960:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
}
 8004964:	bd10      	pop	{r4, pc}
 8004966:	46c0      	nop			(mov r8, r8)
 8004968:	e000ed00 	.word	0xe000ed00

0800496c <NVIC_GetSystemHandlerPendingBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
 800496c:	0a80      	lsrs	r0, r0, #10
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 800496e:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004972:	2301      	movs	r3, #1
 8004974:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004976:	4a04      	ldr	r2, [pc, #16]	(8004988 <NVIC_GetSystemHandlerPendingBitStatus+0x1c>)
 8004978:	6a50      	ldr	r0, [r2, #36]
 800497a:	ea03 0000 	and.w	r0, r3, r0
 800497e:	4298      	cmp	r0, r3
 8004980:	bf14      	ite	ne
 8004982:	2000      	movne	r0, #0
 8004984:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004986:	4770      	bx	lr
 8004988:	e000ed00 	.word	0xe000ed00

0800498c <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 800498c:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004990:	2301      	movs	r3, #1
 8004992:	4083      	lsls	r3, r0
 8004994:	4a02      	ldr	r2, [pc, #8]	(80049a0 <NVIC_SetSystemHandlerPendingBit+0x14>)
 8004996:	6851      	ldr	r1, [r2, #4]
 8004998:	430b      	orrs	r3, r1
 800499a:	6053      	str	r3, [r2, #4]
}
 800499c:	4770      	bx	lr
 800499e:	46c0      	nop			(mov r8, r8)
 80049a0:	e000ed00 	.word	0xe000ed00

080049a4 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 80049a4:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 80049a8:	3801      	subs	r0, #1
 80049aa:	2301      	movs	r3, #1
 80049ac:	4083      	lsls	r3, r0
 80049ae:	4a02      	ldr	r2, [pc, #8]	(80049b8 <NVIC_ClearSystemHandlerPendingBit+0x14>)
 80049b0:	6851      	ldr	r1, [r2, #4]
 80049b2:	430b      	orrs	r3, r1
 80049b4:	6053      	str	r3, [r2, #4]
}
 80049b6:	4770      	bx	lr
 80049b8:	e000ed00 	.word	0xe000ed00

080049bc <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 80049bc:	0b80      	lsrs	r0, r0, #14
 80049be:	f000 000f 	and.w	r0, r0, #15	; 0xf
 80049c2:	2301      	movs	r3, #1
 80049c4:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 80049c6:	4a04      	ldr	r2, [pc, #16]	(80049d8 <NVIC_GetSystemHandlerActiveBitStatus+0x1c>)
 80049c8:	6a50      	ldr	r0, [r2, #36]
 80049ca:	ea03 0000 	and.w	r0, r3, r0
 80049ce:	4298      	cmp	r0, r3
 80049d0:	bf14      	ite	ne
 80049d2:	2000      	movne	r0, #0
 80049d4:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80049d6:	4770      	bx	lr
 80049d8:	e000ed00 	.word	0xe000ed00

080049dc <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 80049dc:	0c83      	lsrs	r3, r0, #18
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 80049de:	f013 0303 	ands.w	r3, r3, #3	; 0x3
 80049e2:	d102      	bne.n	80049ea <NVIC_GetFaultHandlerSources+0xe>
  {
    faultsources = SCB->HFSR;
 80049e4:	4b0d      	ldr	r3, [pc, #52]	(8004a1c <NVIC_GetFaultHandlerSources+0x40>)
 80049e6:	6ad8      	ldr	r0, [r3, #44]
 80049e8:	e017      	b.n	8004a1a <NVIC_GetFaultHandlerSources+0x3e>
  }
  else if (tmpreg == 0x01)
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d113      	bne.n	8004a16 <NVIC_GetFaultHandlerSources+0x3a>
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 80049ee:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80049f2:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80049f6:	33fe      	adds	r3, #254

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 80049f8:	0d02      	lsrs	r2, r0, #20
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 80049fa:	3301      	adds	r3, #1

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 80049fc:	f002 0203 	and.w	r2, r2, #3	; 0x3
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004a00:	6a99      	ldr	r1, [r3, #40]
 8004a02:	00d3      	lsls	r3, r2, #3
 8004a04:	fa31 f003 	lsrs.w	r0, r1, r3
    if (tmppos != 0x02)
 8004a08:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 8004a0a:	bf14      	ite	ne
 8004a0c:	f000 000f 	andne.w	r0, r0, #15	; 0xf
    }
    else
    {
      faultsources &= (u32)0xFF;
 8004a10:	f000 00ff 	andeq.w	r0, r0, #255	; 0xff
 8004a14:	e001      	b.n	8004a1a <NVIC_GetFaultHandlerSources+0x3e>
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 8004a16:	4b01      	ldr	r3, [pc, #4]	(8004a1c <NVIC_GetFaultHandlerSources+0x40>)
 8004a18:	6b18      	ldr	r0, [r3, #48]
  }
  return faultsources;
}
 8004a1a:	4770      	bx	lr
 8004a1c:	e000ed00 	.word	0xe000ed00

08004a20 <NVIC_GetFaultAddress>:
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 8004a20:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8004a24:	bf0b      	itete	eq
 8004a26:	4b02      	ldreq	r3, [pc, #8]	(8004a30 <NVIC_GetFaultAddress+0x10>)
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004a28:	4b01      	ldrne	r3, [pc, #4]	(8004a30 <NVIC_GetFaultAddress+0x10>)
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
  {
    faultaddress = SCB->MMFAR;
 8004a2a:	6b58      	ldreq	r0, [r3, #52]
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004a2c:	6b98      	ldrne	r0, [r3, #56]
  }
  return faultaddress;
}
 8004a2e:	4770      	bx	lr
 8004a30:	e000ed00 	.word	0xe000ed00

08004a34 <NVIC_GetBASEPRI>:
* Input          : None
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
 8004a34:	b500      	push	{lr}
 8004a36:	b081      	sub	sp, #4
  return (__GetBASEPRI());
 8004a38:	f001 fb88 	bl	800614c <__GetBASEPRI>
}
 8004a3c:	b001      	add	sp, #4
 8004a3e:	bd00      	pop	{pc}

08004a40 <NVIC_BASEPRICONFIG>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004a40:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004a42:	0100      	lsls	r0, r0, #4
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004a44:	b081      	sub	sp, #4
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004a46:	f001 fb7e 	bl	8006146 <__BASEPRICONFIG>
}
 8004a4a:	b001      	add	sp, #4
 8004a4c:	bd00      	pop	{pc}
 8004a4e:	46c0      	nop			(mov r8, r8)

08004a50 <NVIC_RESETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
 8004a50:	b500      	push	{lr}
 8004a52:	b081      	sub	sp, #4
  __RESETFAULTMASK();
 8004a54:	f001 fb75 	bl	8006142 <__RESETFAULTMASK>
}
 8004a58:	b001      	add	sp, #4
 8004a5a:	bd00      	pop	{pc}

08004a5c <NVIC_SETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
 8004a5c:	b500      	push	{lr}
 8004a5e:	b081      	sub	sp, #4
  __SETFAULTMASK();
 8004a60:	f001 fb6d 	bl	800613e <__SETFAULTMASK>
}
 8004a64:	b001      	add	sp, #4
 8004a66:	bd00      	pop	{pc}

08004a68 <NVIC_RESETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
 8004a68:	b500      	push	{lr}
 8004a6a:	b081      	sub	sp, #4
  __RESETPRIMASK();
 8004a6c:	f001 fb65 	bl	800613a <__RESETPRIMASK>
}
 8004a70:	b001      	add	sp, #4
 8004a72:	bd00      	pop	{pc}

08004a74 <NVIC_SETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
 8004a74:	b500      	push	{lr}
 8004a76:	b081      	sub	sp, #4
  __SETPRIMASK();
 8004a78:	f001 fb5d 	bl	8006136 <__SETPRIMASK>
}
 8004a7c:	b001      	add	sp, #4
 8004a7e:	bd00      	pop	{pc}

08004a80 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8004a80:	4b01      	ldr	r3, [pc, #4]	(8004a88 <PWR_BackupAccessCmd+0x8>)
 8004a82:	6018      	str	r0, [r3, #0]
}
 8004a84:	4770      	bx	lr
 8004a86:	46c0      	nop			(mov r8, r8)
 8004a88:	420e0020 	.word	0x420e0020

08004a8c <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8004a8c:	4b01      	ldr	r3, [pc, #4]	(8004a94 <PWR_PVDCmd+0x8>)
 8004a8e:	6018      	str	r0, [r3, #0]
}
 8004a90:	4770      	bx	lr
 8004a92:	46c0      	nop			(mov r8, r8)
 8004a94:	420e0010 	.word	0x420e0010

08004a98 <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8004a98:	4a03      	ldr	r2, [pc, #12]	(8004aa8 <PWR_PVDLevelConfig+0x10>)
 8004a9a:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8004a9c:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8004aa0:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004aa2:	6010      	str	r0, [r2, #0]
}
 8004aa4:	4770      	bx	lr
 8004aa6:	46c0      	nop			(mov r8, r8)
 8004aa8:	40007000 	.word	0x40007000

08004aac <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8004aac:	4b01      	ldr	r3, [pc, #4]	(8004ab4 <PWR_WakeUpPinCmd+0x8>)
 8004aae:	6018      	str	r0, [r3, #0]
}
 8004ab0:	4770      	bx	lr
 8004ab2:	46c0      	nop			(mov r8, r8)
 8004ab4:	420e00a0 	.word	0x420e00a0

08004ab8 <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 8004ab8:	4b03      	ldr	r3, [pc, #12]	(8004ac8 <PWR_GetFlagStatus+0x10>)
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	4218      	tst	r0, r3
 8004abe:	bf0c      	ite	eq
 8004ac0:	2000      	moveq	r0, #0
 8004ac2:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004ac4:	4770      	bx	lr
 8004ac6:	46c0      	nop			(mov r8, r8)
 8004ac8:	40007000 	.word	0x40007000

08004acc <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8004acc:	4a02      	ldr	r2, [pc, #8]	(8004ad8 <PWR_ClearFlag+0xc>)
 8004ace:	6813      	ldr	r3, [r2, #0]
 8004ad0:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 8004ad4:	6013      	str	r3, [r2, #0]
}
 8004ad6:	4770      	bx	lr
 8004ad8:	40007000 	.word	0x40007000

08004adc <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004adc:	4a0b      	ldr	r2, [pc, #44]	(8004b0c <PWR_EnterSTANDBYMode+0x30>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004ade:	b500      	push	{lr}
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004ae0:	6813      	ldr	r3, [r2, #0]
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004ae2:	b081      	sub	sp, #4
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004ae4:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004ae8:	6013      	str	r3, [r2, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8004aea:	6813      	ldr	r3, [r2, #0]
 8004aec:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004af0:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004af2:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004af6:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004afa:	3210      	adds	r2, #16
 8004afc:	6813      	ldr	r3, [r2, #0]
 8004afe:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004b02:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 8004b04:	f001 faf2 	bl	80060ec <__WFI>
}
 8004b08:	b001      	add	sp, #4
 8004b0a:	bd00      	pop	{pc}
 8004b0c:	40007000 	.word	0x40007000

08004b10 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004b10:	4a0c      	ldr	r2, [pc, #48]	(8004b44 <PWR_EnterSTOPMode+0x34>)
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004b12:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004b14:	6813      	ldr	r3, [r2, #0]
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004b16:	b081      	sub	sp, #4
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8004b18:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8004b1c:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004b1e:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004b20:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004b24:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004b28:	3210      	adds	r2, #16
 8004b2a:	6813      	ldr	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004b2c:	2901      	cmp	r1, #1

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004b2e:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004b32:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004b34:	d102      	bne.n	8004b3c <PWR_EnterSTOPMode+0x2c>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8004b36:	f001 fad9 	bl	80060ec <__WFI>
 8004b3a:	e001      	b.n	8004b40 <PWR_EnterSTOPMode+0x30>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8004b3c:	f001 fad8 	bl	80060f0 <__WFE>
  }
}
 8004b40:	b001      	add	sp, #4
 8004b42:	bd00      	pop	{pc}
 8004b44:	40007000 	.word	0x40007000

08004b48 <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8004b48:	b510      	push	{r4, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8004b4a:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 8004b4e:	4620      	mov	r0, r4
 8004b50:	2101      	movs	r1, #1
 8004b52:	f000 f97d 	bl	8004e50 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8004b56:	4620      	mov	r0, r4
 8004b58:	2100      	movs	r1, #0
 8004b5a:	f000 f979 	bl	8004e50 <RCC_APB1PeriphResetCmd>
}
 8004b5e:	bd10      	pop	{r4, pc}

08004b60 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8004b60:	4a0d      	ldr	r2, [pc, #52]	(8004b98 <RCC_DeInit+0x38>)
 8004b62:	6813      	ldr	r3, [r2, #0]
 8004b64:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004b68:	6013      	str	r3, [r2, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8004b6a:	6851      	ldr	r1, [r2, #4]
 8004b6c:	4b0b      	ldr	r3, [pc, #44]	(8004b9c <RCC_DeInit+0x3c>)
 8004b6e:	ea01 0303 	and.w	r3, r1, r3
 8004b72:	6053      	str	r3, [r2, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8004b74:	6813      	ldr	r3, [r2, #0]
 8004b76:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004b7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b7e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8004b80:	6813      	ldr	r3, [r2, #0]
 8004b82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b86:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8004b88:	6853      	ldr	r3, [r2, #4]
 8004b8a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004b8e:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004b90:	2300      	movs	r3, #0
 8004b92:	6093      	str	r3, [r2, #8]
}
 8004b94:	4770      	bx	lr
 8004b96:	46c0      	nop			(mov r8, r8)
 8004b98:	40021000 	.word	0x40021000
 8004b9c:	f8ff0000 	.word	0xf8ff0000

08004ba0 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004ba0:	4a0b      	ldr	r2, [pc, #44]	(8004bd0 <RCC_HSEConfig+0x30>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004ba2:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004ba6:	6813      	ldr	r3, [r2, #0]
 8004ba8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bac:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8004bae:	6813      	ldr	r3, [r2, #0]
 8004bb0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bb4:	6013      	str	r3, [r2, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004bb6:	d003      	beq.n	8004bc0 <RCC_HSEConfig+0x20>
 8004bb8:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8004bbc:	d107      	bne.n	8004bce <RCC_HSEConfig+0x2e>
 8004bbe:	e002      	b.n	8004bc6 <RCC_HSEConfig+0x26>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8004bc0:	6813      	ldr	r3, [r2, #0]
 8004bc2:	4303      	orrs	r3, r0
 8004bc4:	e002      	b.n	8004bcc <RCC_HSEConfig+0x2c>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8004bc6:	6813      	ldr	r3, [r2, #0]
 8004bc8:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8004bcc:	6013      	str	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004bce:	4770      	bx	lr
 8004bd0:	40021000 	.word	0x40021000

08004bd4 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8004bd4:	b082      	sub	sp, #8
  vu32 StartUpCounter = 0;
 8004bd6:	2300      	movs	r3, #0
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004bd8:	4909      	ldr	r1, [pc, #36]	(8004c00 <RCC_WaitForHSEStartUp+0x2c>)
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  vu32 StartUpCounter = 0;
 8004bda:	9301      	str	r3, [sp, #4]
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004bdc:	680a      	ldr	r2, [r1, #0]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004bde:	9b01      	ldr	r3, [sp, #4]
 8004be0:	3301      	adds	r3, #1
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004be2:	f412 3f00 	tst.w	r2, #131072	; 0x20000
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004be6:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004be8:	d103      	bne.n	8004bf2 <RCC_WaitForHSEStartUp+0x1e>
 8004bea:	9b01      	ldr	r3, [sp, #4]
 8004bec:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004bf0:	d1f4      	bne.n	8004bdc <RCC_WaitForHSEStartUp+0x8>
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004bf2:	4b03      	ldr	r3, [pc, #12]	(8004c00 <RCC_WaitForHSEStartUp+0x2c>)
 8004bf4:	6818      	ldr	r0, [r3, #0]
 8004bf6:	0c40      	lsrs	r0, r0, #17
 8004bf8:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    status = ERROR;
  }  

  return (status);
}
 8004bfc:	b002      	add	sp, #8
 8004bfe:	4770      	bx	lr
 8004c00:	40021000 	.word	0x40021000

08004c04 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8004c04:	4a03      	ldr	r2, [pc, #12]	(8004c14 <RCC_AdjustHSICalibrationValue+0x10>)
 8004c06:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8004c08:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8004c0c:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8004c10:	6013      	str	r3, [r2, #0]
}
 8004c12:	4770      	bx	lr
 8004c14:	40021000 	.word	0x40021000

08004c18 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8004c18:	4b01      	ldr	r3, [pc, #4]	(8004c20 <RCC_HSICmd+0x8>)
 8004c1a:	6018      	str	r0, [r3, #0]
}
 8004c1c:	4770      	bx	lr
 8004c1e:	46c0      	nop			(mov r8, r8)
 8004c20:	42420000 	.word	0x42420000

08004c24 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8004c24:	4a03      	ldr	r2, [pc, #12]	(8004c34 <RCC_PLLConfig+0x10>)
 8004c26:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8004c28:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004c2c:	4318      	orrs	r0, r3
 8004c2e:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004c30:	6050      	str	r0, [r2, #4]
}
 8004c32:	4770      	bx	lr
 8004c34:	40021000 	.word	0x40021000

08004c38 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8004c38:	4b01      	ldr	r3, [pc, #4]	(8004c40 <RCC_PLLCmd+0x8>)
 8004c3a:	6018      	str	r0, [r3, #0]
}
 8004c3c:	4770      	bx	lr
 8004c3e:	46c0      	nop			(mov r8, r8)
 8004c40:	42420060 	.word	0x42420060

08004c44 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8004c44:	4a03      	ldr	r2, [pc, #12]	(8004c54 <RCC_SYSCLKConfig+0x10>)
 8004c46:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8004c48:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004c4c:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004c4e:	6050      	str	r0, [r2, #4]
}
 8004c50:	4770      	bx	lr
 8004c52:	46c0      	nop			(mov r8, r8)
 8004c54:	40021000 	.word	0x40021000

08004c58 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8004c58:	4b02      	ldr	r3, [pc, #8]	(8004c64 <RCC_GetSYSCLKSource+0xc>)
 8004c5a:	6858      	ldr	r0, [r3, #4]
 8004c5c:	f000 000c 	and.w	r0, r0, #12	; 0xc
}
 8004c60:	4770      	bx	lr
 8004c62:	46c0      	nop			(mov r8, r8)
 8004c64:	40021000 	.word	0x40021000

08004c68 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8004c68:	4a03      	ldr	r2, [pc, #12]	(8004c78 <RCC_HCLKConfig+0x10>)
 8004c6a:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8004c6c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8004c70:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004c72:	6050      	str	r0, [r2, #4]
}
 8004c74:	4770      	bx	lr
 8004c76:	46c0      	nop			(mov r8, r8)
 8004c78:	40021000 	.word	0x40021000

08004c7c <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004c7c:	4a03      	ldr	r2, [pc, #12]	(8004c8c <RCC_PCLK1Config+0x10>)
 8004c7e:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8004c80:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8004c84:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004c86:	6050      	str	r0, [r2, #4]
}
 8004c88:	4770      	bx	lr
 8004c8a:	46c0      	nop			(mov r8, r8)
 8004c8c:	40021000 	.word	0x40021000

08004c90 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004c90:	4a03      	ldr	r2, [pc, #12]	(8004ca0 <RCC_PCLK2Config+0x10>)
 8004c92:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8004c94:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8004c98:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004c9c:	6053      	str	r3, [r2, #4]
}
 8004c9e:	4770      	bx	lr
 8004ca0:	40021000 	.word	0x40021000

08004ca4 <RCC_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004ca4:	b121      	cbz	r1, 8004cb0 <RCC_ITConfig+0xc>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8004ca6:	4a05      	ldr	r2, [pc, #20]	(8004cbc <RCC_ITConfig+0x18>)
 8004ca8:	7813      	ldrb	r3, [r2, #0]
 8004caa:	ea40 0303 	orr.w	r3, r0, r3
 8004cae:	e003      	b.n	8004cb8 <RCC_ITConfig+0x14>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8004cb0:	4a02      	ldr	r2, [pc, #8]	(8004cbc <RCC_ITConfig+0x18>)
 8004cb2:	7813      	ldrb	r3, [r2, #0]
 8004cb4:	ea23 0300 	bic.w	r3, r3, r0
 8004cb8:	7013      	strb	r3, [r2, #0]
  }
}
 8004cba:	4770      	bx	lr
 8004cbc:	40021009 	.word	0x40021009

08004cc0 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8004cc0:	4b01      	ldr	r3, [pc, #4]	(8004cc8 <RCC_USBCLKConfig+0x8>)
 8004cc2:	6018      	str	r0, [r3, #0]
}
 8004cc4:	4770      	bx	lr
 8004cc6:	46c0      	nop			(mov r8, r8)
 8004cc8:	424200d8 	.word	0x424200d8

08004ccc <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8004ccc:	4a03      	ldr	r2, [pc, #12]	(8004cdc <RCC_ADCCLKConfig+0x10>)
 8004cce:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8004cd0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8004cd4:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004cd6:	6050      	str	r0, [r2, #4]
}
 8004cd8:	4770      	bx	lr
 8004cda:	46c0      	nop			(mov r8, r8)
 8004cdc:	40021000 	.word	0x40021000

08004ce0 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004ce0:	4a06      	ldr	r2, [pc, #24]	(8004cfc <RCC_LSEConfig+0x1c>)
 8004ce2:	2300      	movs	r3, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004ce4:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004ce6:	7013      	strb	r3, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004ce8:	7013      	strb	r3, [r2, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 8004cea:	bf08      	it	eq
 8004cec:	7010      	strbeq	r0, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004cee:	d003      	beq.n	8004cf8 <RCC_LSEConfig+0x18>
 8004cf0:	2804      	cmp	r0, #4
 8004cf2:	d101      	bne.n	8004cf8 <RCC_LSEConfig+0x18>
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8004cf4:	2305      	movs	r3, #5
 8004cf6:	7013      	strb	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004cf8:	4770      	bx	lr
 8004cfa:	46c0      	nop			(mov r8, r8)
 8004cfc:	40021020 	.word	0x40021020

08004d00 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8004d00:	4b01      	ldr	r3, [pc, #4]	(8004d08 <RCC_LSICmd+0x8>)
 8004d02:	6018      	str	r0, [r3, #0]
}
 8004d04:	4770      	bx	lr
 8004d06:	46c0      	nop			(mov r8, r8)
 8004d08:	42420480 	.word	0x42420480

08004d0c <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8004d0c:	4a02      	ldr	r2, [pc, #8]	(8004d18 <RCC_RTCCLKConfig+0xc>)
 8004d0e:	6a13      	ldr	r3, [r2, #32]
 8004d10:	4318      	orrs	r0, r3
 8004d12:	6210      	str	r0, [r2, #32]
}
 8004d14:	4770      	bx	lr
 8004d16:	46c0      	nop			(mov r8, r8)
 8004d18:	40021000 	.word	0x40021000

08004d1c <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8004d1c:	4b01      	ldr	r3, [pc, #4]	(8004d24 <RCC_RTCCLKCmd+0x8>)
 8004d1e:	6018      	str	r0, [r3, #0]
}
 8004d20:	4770      	bx	lr
 8004d22:	46c0      	nop			(mov r8, r8)
 8004d24:	4242043c 	.word	0x4242043c

08004d28 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004d28:	4929      	ldr	r1, [pc, #164]	(8004dd0 <RCC_GetClocksFreq+0xa8>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8004d2a:	4684      	mov	ip, r0
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004d2c:	684b      	ldr	r3, [r1, #4]

  switch (tmp)
 8004d2e:	f003 030c 	and.w	r3, r3, #12	; 0xc
 8004d32:	2b04      	cmp	r3, #4
 8004d34:	d021      	beq.n	8004d7a <RCC_GetClocksFreq+0x52>
 8004d36:	2b08      	cmp	r3, #8
 8004d38:	d11f      	bne.n	8004d7a <RCC_GetClocksFreq+0x52>
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8004d3a:	684b      	ldr	r3, [r1, #4]
      pllmull = ( pllmull >> 18) + 2;
 8004d3c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004d40:	0c9b      	lsrs	r3, r3, #18
 8004d42:	1c9a      	adds	r2, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8004d44:	684b      	ldr	r3, [r1, #4]

      if (pllsource == 0x00)
 8004d46:	f413 3f80 	tst.w	r3, #65536	; 0x10000
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 8004d4a:	bf08      	it	eq
 8004d4c:	ebc2 1342 	rsbeq	r3, r2, r2, lsl #5
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8004d50:	d006      	beq.n	8004d60 <RCC_GetClocksFreq+0x38>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8004d52:	684b      	ldr	r3, [r1, #4]
 8004d54:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004d58:	ea4f 1342 	mov.w	r3, r2, lsl #5
 8004d5c:	d006      	beq.n	8004d6c <RCC_GetClocksFreq+0x44>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8004d5e:	1a9b      	subs	r3, r3, r2
 8004d60:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004d64:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004d68:	021b      	lsls	r3, r3, #8
 8004d6a:	e007      	b.n	8004d7c <RCC_GetClocksFreq+0x54>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8004d6c:	1a9b      	subs	r3, r3, r2
 8004d6e:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004d72:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004d76:	025b      	lsls	r3, r3, #9
 8004d78:	e000      	b.n	8004d7c <RCC_GetClocksFreq+0x54>
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004d7a:	4b16      	ldr	r3, [pc, #88]	(8004dd4 <RCC_GetClocksFreq+0xac>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004d7c:	4814      	ldr	r0, [pc, #80]	(8004dd0 <RCC_GetClocksFreq+0xa8>)
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004d7e:	f8cc 3000 	str.w	r3, [ip]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004d82:	6843      	ldr	r3, [r0, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004d84:	4a14      	ldr	r2, [pc, #80]	(8004dd8 <RCC_GetClocksFreq+0xb0>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004d86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004d8a:	091b      	lsrs	r3, r3, #4
 8004d8c:	5cd3      	ldrb	r3, [r2, r3]
 8004d8e:	f8dc 1000 	ldr.w	r1, [ip]
 8004d92:	40d9      	lsrs	r1, r3
 8004d94:	f8cc 1004 	str.w	r1, [ip, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8004d98:	6843      	ldr	r3, [r0, #4]
 8004d9a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  tmp = tmp >> 8;
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004d9e:	0a1b      	lsrs	r3, r3, #8
 8004da0:	5cd3      	ldrb	r3, [r2, r3]
 8004da2:	fa31 f303 	lsrs.w	r3, r1, r3
 8004da6:	f8cc 3008 	str.w	r3, [ip, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8004daa:	6843      	ldr	r3, [r0, #4]
 8004dac:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004db0:	0adb      	lsrs	r3, r3, #11
 8004db2:	5cd3      	ldrb	r3, [r2, r3]
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004db4:	4a09      	ldr	r2, [pc, #36]	(8004ddc <RCC_GetClocksFreq+0xb4>)
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004db6:	40d9      	lsrs	r1, r3
 8004db8:	f8cc 100c 	str.w	r1, [ip, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8004dbc:	6843      	ldr	r3, [r0, #4]
 8004dbe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004dc2:	0b9b      	lsrs	r3, r3, #14
 8004dc4:	5cd3      	ldrb	r3, [r2, r3]
 8004dc6:	fbb1 f1f3 	udiv	r1, r1, r3
 8004dca:	f8cc 1010 	str.w	r1, [ip, #16]
}
 8004dce:	4770      	bx	lr
 8004dd0:	40021000 	.word	0x40021000
 8004dd4:	007a1200 	.word	0x007a1200
 8004dd8:	080061b0 	.word	0x080061b0
 8004ddc:	080061c0 	.word	0x080061c0

08004de0 <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004de0:	b121      	cbz	r1, 8004dec <RCC_AHBPeriphClockCmd+0xc>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8004de2:	4a05      	ldr	r2, [pc, #20]	(8004df8 <RCC_AHBPeriphClockCmd+0x18>)
 8004de4:	6953      	ldr	r3, [r2, #20]
 8004de6:	ea40 0303 	orr.w	r3, r0, r3
 8004dea:	e003      	b.n	8004df4 <RCC_AHBPeriphClockCmd+0x14>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8004dec:	4a02      	ldr	r2, [pc, #8]	(8004df8 <RCC_AHBPeriphClockCmd+0x18>)
 8004dee:	6953      	ldr	r3, [r2, #20]
 8004df0:	ea23 0300 	bic.w	r3, r3, r0
 8004df4:	6153      	str	r3, [r2, #20]
  }
}
 8004df6:	4770      	bx	lr
 8004df8:	40021000 	.word	0x40021000

08004dfc <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004dfc:	b121      	cbz	r1, 8004e08 <RCC_APB2PeriphClockCmd+0xc>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8004dfe:	4a05      	ldr	r2, [pc, #20]	(8004e14 <RCC_APB2PeriphClockCmd+0x18>)
 8004e00:	6993      	ldr	r3, [r2, #24]
 8004e02:	ea40 0303 	orr.w	r3, r0, r3
 8004e06:	e003      	b.n	8004e10 <RCC_APB2PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8004e08:	4a02      	ldr	r2, [pc, #8]	(8004e14 <RCC_APB2PeriphClockCmd+0x18>)
 8004e0a:	6993      	ldr	r3, [r2, #24]
 8004e0c:	ea23 0300 	bic.w	r3, r3, r0
 8004e10:	6193      	str	r3, [r2, #24]
  }
}
 8004e12:	4770      	bx	lr
 8004e14:	40021000 	.word	0x40021000

08004e18 <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004e18:	b121      	cbz	r1, 8004e24 <RCC_APB1PeriphClockCmd+0xc>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8004e1a:	4a05      	ldr	r2, [pc, #20]	(8004e30 <RCC_APB1PeriphClockCmd+0x18>)
 8004e1c:	69d3      	ldr	r3, [r2, #28]
 8004e1e:	ea40 0303 	orr.w	r3, r0, r3
 8004e22:	e003      	b.n	8004e2c <RCC_APB1PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8004e24:	4a02      	ldr	r2, [pc, #8]	(8004e30 <RCC_APB1PeriphClockCmd+0x18>)
 8004e26:	69d3      	ldr	r3, [r2, #28]
 8004e28:	ea23 0300 	bic.w	r3, r3, r0
 8004e2c:	61d3      	str	r3, [r2, #28]
  }
}
 8004e2e:	4770      	bx	lr
 8004e30:	40021000 	.word	0x40021000

08004e34 <RCC_APB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004e34:	b121      	cbz	r1, 8004e40 <RCC_APB2PeriphResetCmd+0xc>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8004e36:	4a05      	ldr	r2, [pc, #20]	(8004e4c <RCC_APB2PeriphResetCmd+0x18>)
 8004e38:	68d3      	ldr	r3, [r2, #12]
 8004e3a:	ea40 0303 	orr.w	r3, r0, r3
 8004e3e:	e003      	b.n	8004e48 <RCC_APB2PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8004e40:	4a02      	ldr	r2, [pc, #8]	(8004e4c <RCC_APB2PeriphResetCmd+0x18>)
 8004e42:	68d3      	ldr	r3, [r2, #12]
 8004e44:	ea23 0300 	bic.w	r3, r3, r0
 8004e48:	60d3      	str	r3, [r2, #12]
  }
}
 8004e4a:	4770      	bx	lr
 8004e4c:	40021000 	.word	0x40021000

08004e50 <RCC_APB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004e50:	b121      	cbz	r1, 8004e5c <RCC_APB1PeriphResetCmd+0xc>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8004e52:	4a05      	ldr	r2, [pc, #20]	(8004e68 <RCC_APB1PeriphResetCmd+0x18>)
 8004e54:	6913      	ldr	r3, [r2, #16]
 8004e56:	ea40 0303 	orr.w	r3, r0, r3
 8004e5a:	e003      	b.n	8004e64 <RCC_APB1PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8004e5c:	4a02      	ldr	r2, [pc, #8]	(8004e68 <RCC_APB1PeriphResetCmd+0x18>)
 8004e5e:	6913      	ldr	r3, [r2, #16]
 8004e60:	ea23 0300 	bic.w	r3, r3, r0
 8004e64:	6113      	str	r3, [r2, #16]
  }
}
 8004e66:	4770      	bx	lr
 8004e68:	40021000 	.word	0x40021000

08004e6c <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8004e6c:	4b01      	ldr	r3, [pc, #4]	(8004e74 <RCC_BackupResetCmd+0x8>)
 8004e6e:	6018      	str	r0, [r3, #0]
}
 8004e70:	4770      	bx	lr
 8004e72:	46c0      	nop			(mov r8, r8)
 8004e74:	42420440 	.word	0x42420440

08004e78 <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 8004e78:	4b01      	ldr	r3, [pc, #4]	(8004e80 <RCC_ClockSecuritySystemCmd+0x8>)
 8004e7a:	6018      	str	r0, [r3, #0]
}
 8004e7c:	4770      	bx	lr
 8004e7e:	46c0      	nop			(mov r8, r8)
 8004e80:	4242004c 	.word	0x4242004c

08004e84 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8004e84:	4b01      	ldr	r3, [pc, #4]	(8004e8c <RCC_MCOConfig+0x8>)
 8004e86:	7018      	strb	r0, [r3, #0]
}
 8004e88:	4770      	bx	lr
 8004e8a:	46c0      	nop			(mov r8, r8)
 8004e8c:	40021007 	.word	0x40021007

08004e90 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8004e90:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d108      	bne.n	8004ea8 <RCC_GetFlagStatus+0x18>
  {
    statusreg = RCC->CR;
 8004e96:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004e9a:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004e9e:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 8004ea2:	3307      	adds	r3, #7
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	e00c      	b.n	8004ec2 <RCC_GetFlagStatus+0x32>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8004ea8:	2b02      	cmp	r3, #2
 8004eaa:	d108      	bne.n	8004ebe <RCC_GetFlagStatus+0x2e>
  {
    statusreg = RCC->BDCR;
 8004eac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004eb0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004eb4:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 8004eb8:	3306      	adds	r3, #6
 8004eba:	6a1b      	ldr	r3, [r3, #32]
 8004ebc:	e001      	b.n	8004ec2 <RCC_GetFlagStatus+0x32>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8004ebe:	4b04      	ldr	r3, [pc, #16]	(8004ed0 <RCC_GetFlagStatus+0x40>)
 8004ec0:	6a5b      	ldr	r3, [r3, #36]
 8004ec2:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004ec6:	fa33 f000 	lsrs.w	r0, r3, r0
 8004eca:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004ece:	4770      	bx	lr
 8004ed0:	40021000 	.word	0x40021000

08004ed4 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8004ed4:	4a02      	ldr	r2, [pc, #8]	(8004ee0 <RCC_ClearFlag+0xc>)
 8004ed6:	6a53      	ldr	r3, [r2, #36]
 8004ed8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004edc:	6253      	str	r3, [r2, #36]
}
 8004ede:	4770      	bx	lr
 8004ee0:	40021000 	.word	0x40021000

08004ee4 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 8004ee4:	4b03      	ldr	r3, [pc, #12]	(8004ef4 <RCC_GetITStatus+0x10>)
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	4218      	tst	r0, r3
 8004eea:	bf0c      	ite	eq
 8004eec:	2000      	moveq	r0, #0
 8004eee:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 8004ef0:	4770      	bx	lr
 8004ef2:	46c0      	nop			(mov r8, r8)
 8004ef4:	40021000 	.word	0x40021000

08004ef8 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 8004ef8:	4b01      	ldr	r3, [pc, #4]	(8004f00 <RCC_ClearITPendingBit+0x8>)
 8004efa:	7018      	strb	r0, [r3, #0]
}
 8004efc:	4770      	bx	lr
 8004efe:	46c0      	nop			(mov r8, r8)
 8004f00:	4002100a 	.word	0x4002100a

08004f04 <SysTick_CLKSourceConfig>:
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8004f04:	2804      	cmp	r0, #4
 8004f06:	d103      	bne.n	8004f10 <SysTick_CLKSourceConfig+0xc>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8004f08:	4a04      	ldr	r2, [pc, #16]	(8004f1c <SysTick_CLKSourceConfig+0x18>)
 8004f0a:	6813      	ldr	r3, [r2, #0]
 8004f0c:	4303      	orrs	r3, r0
 8004f0e:	e003      	b.n	8004f18 <SysTick_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8004f10:	4a02      	ldr	r2, [pc, #8]	(8004f1c <SysTick_CLKSourceConfig+0x18>)
 8004f12:	6813      	ldr	r3, [r2, #0]
 8004f14:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8004f18:	6013      	str	r3, [r2, #0]
  }
}
 8004f1a:	4770      	bx	lr
 8004f1c:	e000e010 	.word	0xe000e010

08004f20 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8004f20:	4b01      	ldr	r3, [pc, #4]	(8004f28 <SysTick_SetReload+0x8>)
 8004f22:	6058      	str	r0, [r3, #4]
}
 8004f24:	4770      	bx	lr
 8004f26:	46c0      	nop			(mov r8, r8)
 8004f28:	e000e010 	.word	0xe000e010

08004f2c <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8004f2c:	2801      	cmp	r0, #1
 8004f2e:	d103      	bne.n	8004f38 <SysTick_CounterCmd+0xc>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8004f30:	4a08      	ldr	r2, [pc, #32]	(8004f54 <SysTick_CounterCmd+0x28>)
 8004f32:	6813      	ldr	r3, [r2, #0]
 8004f34:	4303      	orrs	r3, r0
 8004f36:	e006      	b.n	8004f46 <SysTick_CounterCmd+0x1a>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8004f38:	f110 0f02 	cmn.w	r0, #2	; 0x2
 8004f3c:	d105      	bne.n	8004f4a <SysTick_CounterCmd+0x1e>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8004f3e:	4a05      	ldr	r2, [pc, #20]	(8004f54 <SysTick_CounterCmd+0x28>)
 8004f40:	6813      	ldr	r3, [r2, #0]
 8004f42:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8004f46:	6013      	str	r3, [r2, #0]
 8004f48:	e002      	b.n	8004f50 <SysTick_CounterCmd+0x24>
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8004f4a:	4b02      	ldr	r3, [pc, #8]	(8004f54 <SysTick_CounterCmd+0x28>)
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	609a      	str	r2, [r3, #8]
  }    
}
 8004f50:	4770      	bx	lr
 8004f52:	46c0      	nop			(mov r8, r8)
 8004f54:	e000e010 	.word	0xe000e010

08004f58 <SysTick_ITConfig>:
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004f58:	b120      	cbz	r0, 8004f64 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8004f5a:	4a05      	ldr	r2, [pc, #20]	(8004f70 <SysTick_ITConfig+0x18>)
 8004f5c:	6813      	ldr	r3, [r2, #0]
 8004f5e:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004f62:	e003      	b.n	8004f6c <SysTick_ITConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8004f64:	4a02      	ldr	r2, [pc, #8]	(8004f70 <SysTick_ITConfig+0x18>)
 8004f66:	6813      	ldr	r3, [r2, #0]
 8004f68:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8004f6c:	6013      	str	r3, [r2, #0]
  }
}
 8004f6e:	4770      	bx	lr
 8004f70:	e000e010 	.word	0xe000e010

08004f74 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8004f74:	4b01      	ldr	r3, [pc, #4]	(8004f7c <SysTick_GetCounter+0x8>)
 8004f76:	6898      	ldr	r0, [r3, #8]
}
 8004f78:	4770      	bx	lr
 8004f7a:	46c0      	nop			(mov r8, r8)
 8004f7c:	e000e010 	.word	0xe000e010

08004f80 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8004f80:	08c3      	lsrs	r3, r0, #3
 8004f82:	2b02      	cmp	r3, #2
*                       - SysTick_FLAG_NOREF
* Output         : None
* Return         : None
*******************************************************************************/
FlagStatus SysTick_GetFlagStatus(u8 SysTick_FLAG)
{
 8004f84:	4602      	mov	r2, r0
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8004f86:	d106      	bne.n	8004f96 <SysTick_GetFlagStatus+0x16>
  {
    statusreg = SysTick->CTRL;
 8004f88:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004f8c:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8004f90:	330e      	adds	r3, #14
 8004f92:	6818      	ldr	r0, [r3, #0]
 8004f94:	e001      	b.n	8004f9a <SysTick_GetFlagStatus+0x1a>
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 8004f96:	4b03      	ldr	r3, [pc, #12]	(8004fa4 <SysTick_GetFlagStatus+0x24>)
 8004f98:	68d8      	ldr	r0, [r3, #12]
 8004f9a:	40d0      	lsrs	r0, r2
 8004f9c:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004fa0:	4770      	bx	lr
 8004fa2:	46c0      	nop			(mov r8, r8)
 8004fa4:	e000e010 	.word	0xe000e010

08004fa8 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8004fa8:	8803      	ldrh	r3, [r0, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004faa:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8004fac:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8004fb0:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8004fb2:	8803      	ldrh	r3, [r0, #0]
 8004fb4:	88ca      	ldrh	r2, [r1, #6]
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	884a      	ldrh	r2, [r1, #2]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004fbc:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8004fc4:	888b      	ldrh	r3, [r1, #4]
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8004fc6:	4a0b      	ldr	r2, [pc, #44]	(8004ff4 <TIM_TimeBaseInit+0x4c>)
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8004fc8:	8583      	strh	r3, [r0, #44]

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8004fca:	880b      	ldrh	r3, [r1, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004fcc:	468c      	mov	ip, r1
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8004fce:	8503      	strh	r3, [r0, #40]

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 8004fd0:	f04f 0301 	mov.w	r3, #1	; 0x1
 8004fd4:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8004fd6:	4b08      	ldr	r3, [pc, #32]	(8004ff8 <TIM_TimeBaseInit+0x50>)
 8004fd8:	4298      	cmp	r0, r3
 8004fda:	bf14      	ite	ne
 8004fdc:	2300      	movne	r3, #0
 8004fde:	2301      	moveq	r3, #1
 8004fe0:	4290      	cmp	r0, r2
 8004fe2:	bf08      	it	eq
 8004fe4:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 8004fe8:	b113      	cbz	r3, 8004ff0 <TIM_TimeBaseInit+0x48>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8004fea:	f89c 3008 	ldrb.w	r3, [ip, #8]
 8004fee:	8603      	strh	r3, [r0, #48]
  }        
}
 8004ff0:	b002      	add	sp, #8
 8004ff2:	4770      	bx	lr
 8004ff4:	40012c00 	.word	0x40012c00
 8004ff8:	40013400 	.word	0x40013400

08004ffc <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004ffc:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004ffe:	468c      	mov	ip, r1
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005000:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005004:	041b      	lsls	r3, r3, #16
 8005006:	0c1b      	lsrs	r3, r3, #16
 8005008:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800500a:	8c01      	ldrh	r1, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800500c:	8883      	ldrh	r3, [r0, #4]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800500e:	b5f0      	push	{r4, r5, r6, r7, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005010:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005012:	8b03      	ldrh	r3, [r0, #24]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005014:	f8bc 2008 	ldrh.w	r2, [ip, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005018:	b29e      	uxth	r6, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800501a:	f8bc 3002 	ldrh.w	r3, [ip, #2]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 800501e:	f021 0102 	bic.w	r1, r1, #2	; 0x2

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005022:	4313      	orrs	r3, r2
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005024:	0409      	lsls	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005026:	b29b      	uxth	r3, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005028:	0c09      	lsrs	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800502a:	ea43 0401 	orr.w	r4, r3, r1
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800502e:	f8bc 3006 	ldrh.w	r3, [ip, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005032:	f8bc 7000 	ldrh.w	r7, [ip]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8005036:	8683      	strh	r3, [r0, #52]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005038:	4b1a      	ldr	r3, [pc, #104]	(80050a4 <TIM_OC1Init+0xa8>)
 800503a:	4a1b      	ldr	r2, [pc, #108]	(80050a8 <TIM_OC1Init+0xac>)
 800503c:	4298      	cmp	r0, r3
 800503e:	bf14      	ite	ne
 8005040:	2300      	movne	r3, #0
 8005042:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005044:	b083      	sub	sp, #12
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005046:	4290      	cmp	r0, r2
 8005048:	bf08      	it	eq
 800504a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800504e:	9001      	str	r0, [sp, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005050:	b1eb      	cbz	r3, 800508e <TIM_OC1Init+0x92>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8005052:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8005056:	f5a2 5230 	sub.w	r2, r2, #11264	; 0x2c00

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800505a:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 800505e:	3a09      	subs	r2, #9
 8005060:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8005064:	431a      	orrs	r2, r3

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8005066:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 800506a:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800506e:	f8bc 2004 	ldrh.w	r2, [ip, #4]

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8005072:	f647 41ff 	movw	r1, #31999	; 0x7cff

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8005076:	ea43 0402 	orr.w	r4, r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800507a:	f8bc 300e 	ldrh.w	r3, [ip, #14]
 800507e:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8005082:	ea05 0101 	and.w	r1, r5, r1

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8005086:	4313      	orrs	r3, r2
 8005088:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 800508a:	ea43 0501 	orr.w	r5, r3, r1
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 800508e:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005092:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005096:	433b      	orrs	r3, r7

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005098:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800509a:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800509c:	8404      	strh	r4, [r0, #32]
}
 800509e:	b003      	add	sp, #12
 80050a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050a2:	46c0      	nop			(mov r8, r8)
 80050a4:	40013400 	.word	0x40013400
 80050a8:	40012c00 	.word	0x40012c00

080050ac <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80050ac:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80050ae:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80050b0:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80050b4:	041b      	lsls	r3, r3, #16
 80050b6:	0c1b      	lsrs	r3, r3, #16
 80050b8:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80050ba:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050bc:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80050be:	f023 0320 	bic.w	r3, r3, #32	; 0x20
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050c2:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050c4:	8b02      	ldrh	r2, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80050c6:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050c8:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80050ca:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80050cc:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80050ce:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80050d2:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80050d4:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80050d6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80050da:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80050dc:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80050de:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80050e0:	8703      	strh	r3, [r0, #56]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80050e2:	4b1e      	ldr	r3, [pc, #120]	(800515c <TIM_OC2Init+0xb0>)
 80050e4:	4a1e      	ldr	r2, [pc, #120]	(8005160 <TIM_OC2Init+0xb4>)
 80050e6:	4298      	cmp	r0, r3
 80050e8:	bf14      	ite	ne
 80050ea:	2300      	movne	r3, #0
 80050ec:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80050ee:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80050f0:	4290      	cmp	r0, r2
 80050f2:	bf08      	it	eq
 80050f4:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80050f8:	9001      	str	r0, [sp, #4]
 80050fa:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80050fc:	b30b      	cbz	r3, 8005142 <TIM_OC2Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 80050fe:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8005102:	f5a2 5232 	sub.w	r2, r2, #11392	; 0x2c80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8005106:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 800510a:	3a01      	subs	r2, #1
 800510c:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8005110:	ea42 1203 	orr.w	r2, r2, r3, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8005114:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8005118:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800511c:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 8005120:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8005124:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005126:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 800512a:	f247 33ff 	movw	r3, #29695	; 0x73ff
 800512e:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005132:	ea43 0382 	orr.w	r3, r3, r2, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005136:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800513a:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800513c:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 8005140:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8005142:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005146:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800514a:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 800514e:	b29b      	uxth	r3, r3
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005150:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005152:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005154:	8404      	strh	r4, [r0, #32]
}
 8005156:	b003      	add	sp, #12
 8005158:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800515a:	46c0      	nop			(mov r8, r8)
 800515c:	40013400 	.word	0x40013400
 8005160:	40012c00 	.word	0x40012c00

08005164 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8005164:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005166:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8005168:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800516c:	041b      	lsls	r3, r3, #16
 800516e:	0c1b      	lsrs	r3, r3, #16
 8005170:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005172:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005174:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8005176:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800517a:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800517c:	8b82      	ldrh	r2, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800517e:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005180:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8005182:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8005184:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8005186:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 800518a:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800518c:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 800518e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005192:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8005194:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005196:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8005198:	8783      	strh	r3, [r0, #60]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800519a:	4b1d      	ldr	r3, [pc, #116]	(8005210 <TIM_OC3Init+0xac>)
 800519c:	4a1d      	ldr	r2, [pc, #116]	(8005214 <TIM_OC3Init+0xb0>)
 800519e:	4298      	cmp	r0, r3
 80051a0:	bf14      	ite	ne
 80051a2:	2300      	movne	r3, #0
 80051a4:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80051a6:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80051a8:	4290      	cmp	r0, r2
 80051aa:	bf08      	it	eq
 80051ac:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80051b0:	9001      	str	r0, [sp, #4]
 80051b2:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80051b4:	b30b      	cbz	r3, 80051fa <TIM_OC3Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80051b6:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 80051ba:	f5a2 5250 	sub.w	r2, r2, #13312	; 0x3400

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80051be:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80051c2:	3a01      	subs	r2, #1
 80051c4:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80051c8:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 80051cc:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 80051d0:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80051d4:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 80051d8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80051dc:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80051de:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 80051e2:	f644 73ff 	movw	r3, #20479	; 0x4fff
 80051e6:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80051ea:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80051ee:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80051f2:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80051f4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80051f8:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 80051fa:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80051fe:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005202:	433b      	orrs	r3, r7
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005204:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005206:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005208:	8404      	strh	r4, [r0, #32]
}
 800520a:	b003      	add	sp, #12
 800520c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800520e:	46c0      	nop			(mov r8, r8)
 8005210:	40013400 	.word	0x40013400
 8005214:	40012c00 	.word	0x40012c00

08005218 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005218:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800521a:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 800521c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005220:	041b      	lsls	r3, r3, #16
 8005222:	0c1b      	lsrs	r3, r3, #16
 8005224:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005226:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005228:	b085      	sub	sp, #20

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800522a:	b29b      	uxth	r3, r3
 800522c:	9302      	str	r3, [sp, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800522e:	8883      	ldrh	r3, [r0, #4]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005230:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005232:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005236:	8b83      	ldrh	r3, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005238:	880e      	ldrh	r6, [r1, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800523a:	b29d      	uxth	r5, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800523c:	88cb      	ldrh	r3, [r1, #6]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800523e:	890f      	ldrh	r7, [r1, #8]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005240:	f8a0 3040 	strh.w	r3, [r0, #64]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005244:	4b17      	ldr	r3, [pc, #92]	(80052a4 <TIM_OC4Init+0x8c>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005246:	9201      	str	r2, [sp, #4]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005248:	4a17      	ldr	r2, [pc, #92]	(80052a8 <TIM_OC4Init+0x90>)
 800524a:	4298      	cmp	r0, r3
 800524c:	bf14      	ite	ne
 800524e:	2300      	movne	r3, #0
 8005250:	2301      	moveq	r3, #1
 8005252:	4290      	cmp	r0, r2
 8005254:	bf08      	it	eq
 8005256:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800525a:	9003      	str	r0, [sp, #12]
 800525c:	460c      	mov	r4, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800525e:	b13b      	cbz	r3, 8005270 <TIM_OC4Init+0x58>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8005260:	ea4f 438c 	mov.w	r3, ip, lsl #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8005264:	89a2      	ldrh	r2, [r4, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8005266:	0c9b      	lsrs	r3, r3, #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8005268:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800526c:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8005270:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005274:	ea05 0303 	and.w	r3, r5, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005278:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 800527c:	b29b      	uxth	r3, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 800527e:	9a02      	ldr	r2, [sp, #8]
    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005280:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8005284:	8383      	strh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8005286:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800528a:	ea02 0303 	and.w	r3, r2, r3

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800528e:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005292:	9a01      	ldr	r2, [sp, #4]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005294:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005296:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800529a:	b29b      	uxth	r3, r3
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800529c:	8403      	strh	r3, [r0, #32]
}
 800529e:	b005      	add	sp, #20
 80052a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052a2:	46c0      	nop			(mov r8, r8)
 80052a4:	40013400 	.word	0x40013400
 80052a8:	40012c00 	.word	0x40012c00

080052ac <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80052ac:	880b      	ldrh	r3, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80052ae:	b530      	push	{r4, r5, lr}
 80052b0:	4604      	mov	r4, r0
 80052b2:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80052b4:	bb43      	cbnz	r3, 8005308 <TIM_ICInit+0x5c>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80052b6:	8c23      	ldrh	r3, [r4, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80052b8:	8849      	ldrh	r1, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80052ba:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80052be:	041b      	lsls	r3, r3, #16
 80052c0:	0c1b      	lsrs	r3, r3, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80052c2:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 80052c6:	8928      	ldrh	r0, [r5, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80052c8:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 80052ca:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 80052cc:	8c22      	ldrh	r2, [r4, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80052ce:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80052d2:	041b      	lsls	r3, r3, #16
 80052d4:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80052d6:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80052da:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80052de:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80052e0:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80052e2:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80052e4:	f041 0101 	orr.w	r1, r1, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80052e8:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80052ec:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052ee:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80052f0:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80052f2:	8b23      	ldrh	r3, [r4, #24]
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80052f4:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80052f6:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80052fa:	041b      	lsls	r3, r3, #16
 80052fc:	0c1b      	lsrs	r3, r3, #16
 80052fe:	8323      	strh	r3, [r4, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005300:	8b23      	ldrh	r3, [r4, #24]
 8005302:	b29b      	uxth	r3, r3
 8005304:	4313      	orrs	r3, r2
 8005306:	e02e      	b.n	8005366 <TIM_ICInit+0xba>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8005308:	2b04      	cmp	r3, #4
 800530a:	d12e      	bne.n	800536a <TIM_ICInit+0xbe>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800530c:	8c23      	ldrh	r3, [r4, #32]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800530e:	f8b1 c002 	ldrh.w	ip, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005312:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005316:	041b      	lsls	r3, r3, #16
 8005318:	0c1b      	lsrs	r3, r3, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800531a:	8888      	ldrh	r0, [r1, #4]
 800531c:	8909      	ldrh	r1, [r1, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800531e:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005320:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 8005322:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005324:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005328:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800532a:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800532e:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005330:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005332:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005336:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005338:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800533a:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 800533e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005342:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005344:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005346:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800534a:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800534c:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800534e:	8b23      	ldrh	r3, [r4, #24]
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005350:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005352:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005356:	041b      	lsls	r3, r3, #16
 8005358:	0c1b      	lsrs	r3, r3, #16
 800535a:	8323      	strh	r3, [r4, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 800535c:	8b23      	ldrh	r3, [r4, #24]
 800535e:	b29b      	uxth	r3, r3
 8005360:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005364:	b29b      	uxth	r3, r3
 8005366:	8323      	strh	r3, [r4, #24]
 8005368:	e055      	b.n	8005416 <TIM_ICInit+0x16a>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800536a:	2b08      	cmp	r3, #8
 800536c:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8005370:	8888      	ldrh	r0, [r1, #4]
 8005372:	8909      	ldrh	r1, [r1, #8]
 8005374:	d125      	bne.n	80053c2 <TIM_ICInit+0x116>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8005376:	8c23      	ldrh	r3, [r4, #32]
 8005378:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800537c:	041b      	lsls	r3, r3, #16
 800537e:	0c1b      	lsrs	r3, r3, #16
 8005380:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 8005382:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 8005384:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005386:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800538a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800538e:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005390:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005392:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005394:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005396:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800539a:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800539e:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80053a0:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80053a2:	4303      	orrs	r3, r0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80053a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80053a8:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer;
 80053aa:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80053ac:	8ba3      	ldrh	r3, [r4, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80053ae:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80053b0:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80053b4:	041b      	lsls	r3, r3, #16
 80053b6:	0c1b      	lsrs	r3, r3, #16
 80053b8:	83a3      	strh	r3, [r4, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80053ba:	8ba3      	ldrh	r3, [r4, #28]
 80053bc:	b29b      	uxth	r3, r3
 80053be:	4313      	orrs	r3, r2
 80053c0:	e028      	b.n	8005414 <TIM_ICInit+0x168>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80053c2:	8c23      	ldrh	r3, [r4, #32]
 80053c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053c8:	041b      	lsls	r3, r3, #16
 80053ca:	0c1b      	lsrs	r3, r3, #16
 80053cc:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 80053ce:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 80053d0:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80053d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053d6:	051b      	lsls	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80053d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80053dc:	0d1b      	lsrs	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80053de:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80053e0:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80053e4:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80053e6:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80053e8:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80053ec:	ea43 3301 	orr.w	r3, r3, r1, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80053f0:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80053f2:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80053f4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80053f8:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer ;
 80053fa:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 80053fc:	8ba3      	ldrh	r3, [r4, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80053fe:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005400:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005404:	041b      	lsls	r3, r3, #16
 8005406:	0c1b      	lsrs	r3, r3, #16
 8005408:	83a3      	strh	r3, [r4, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 800540a:	8ba3      	ldrh	r3, [r4, #28]
 800540c:	b29b      	uxth	r3, r3
 800540e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005412:	b29b      	uxth	r3, r3
 8005414:	83a3      	strh	r3, [r4, #28]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005416:	bd30      	pop	{r4, r5, pc}

08005418 <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005418:	468c      	mov	ip, r1
 800541a:	b5f0      	push	{r4, r5, r6, r7, lr}
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800541c:	f8bc 3000 	ldrh.w	r3, [ip]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005420:	884c      	ldrh	r4, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005422:	8889      	ldrh	r1, [r1, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005424:	2c00      	cmp	r4, #0
 8005426:	bf0c      	ite	eq
 8005428:	2702      	moveq	r7, #2
 800542a:	2700      	movne	r7, #0
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 800542c:	2901      	cmp	r1, #1
 800542e:	bf0c      	ite	eq
 8005430:	2602      	moveq	r6, #2
 8005432:	2601      	movne	r6, #1
 8005434:	f8bc 5008 	ldrh.w	r5, [ip, #8]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005438:	2b00      	cmp	r3, #0
 800543a:	d14b      	bne.n	80054d4 <TIM_PWMIConfig+0xbc>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800543c:	8c03      	ldrh	r3, [r0, #32]
 800543e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005442:	041b      	lsls	r3, r3, #16
 8005444:	0c1b      	lsrs	r3, r3, #16
 8005446:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005448:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 800544a:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800544c:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8005450:	041b      	lsls	r3, r3, #16
 8005452:	0c1b      	lsrs	r3, r3, #16
 8005454:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005458:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800545c:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800545e:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005460:	430b      	orrs	r3, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005462:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005464:	f044 0101 	orr.w	r1, r4, #1	; 0x1
 8005468:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800546a:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800546c:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800546e:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005470:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005474:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005478:	041b      	lsls	r3, r3, #16
 800547a:	0c1b      	lsrs	r3, r3, #16
 800547c:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 800547e:	8b03      	ldrh	r3, [r0, #24]
 8005480:	b29b      	uxth	r3, r3
 8005482:	430b      	orrs	r3, r1
 8005484:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005486:	8c03      	ldrh	r3, [r0, #32]
 8005488:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800548c:	041b      	lsls	r3, r3, #16
 800548e:	0c1b      	lsrs	r3, r3, #16
 8005490:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005492:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005494:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005496:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800549a:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800549c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80054a0:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80054a2:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80054a4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80054a8:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80054aa:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80054ac:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80054b0:	ea43 2306 	orr.w	r3, r3, r6, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80054b4:	ea42 1207 	orr.w	r2, r2, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054b8:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80054ba:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80054bc:	8b03      	ldrh	r3, [r0, #24]
 80054be:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80054c2:	041b      	lsls	r3, r3, #16
 80054c4:	0c1b      	lsrs	r3, r3, #16
 80054c6:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 80054c8:	8b03      	ldrh	r3, [r0, #24]
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	e04c      	b.n	800556e <TIM_PWMIConfig+0x156>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80054d4:	8c03      	ldrh	r3, [r0, #32]
 80054d6:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80054da:	041b      	lsls	r3, r3, #16
 80054dc:	0c1b      	lsrs	r3, r3, #16
 80054de:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80054e0:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80054e2:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80054e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054e8:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80054ea:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80054ee:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80054f0:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80054f2:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80054f6:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80054f8:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80054fa:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80054fe:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005502:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005504:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005506:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800550a:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800550c:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800550e:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005510:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005514:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005518:	041b      	lsls	r3, r3, #16
 800551a:	0c1b      	lsrs	r3, r3, #16
 800551c:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 800551e:	8b03      	ldrh	r3, [r0, #24]
 8005520:	b29b      	uxth	r3, r3
 8005522:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005526:	b29b      	uxth	r3, r3
 8005528:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800552a:	8c03      	ldrh	r3, [r0, #32]
 800552c:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005530:	041b      	lsls	r3, r3, #16
 8005532:	0c1b      	lsrs	r3, r3, #16
 8005534:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005536:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005538:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800553a:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800553e:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005540:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005544:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005546:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005548:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800554c:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800554e:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005550:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005554:	4333      	orrs	r3, r6

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005556:	433a      	orrs	r2, r7

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005558:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800555a:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800555c:	8b03      	ldrh	r3, [r0, #24]
 800555e:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005562:	041b      	lsls	r3, r3, #16
 8005564:	0c1b      	lsrs	r3, r3, #16
 8005566:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005568:	8b03      	ldrh	r3, [r0, #24]
 800556a:	b29b      	uxth	r3, r3
 800556c:	430b      	orrs	r3, r1
 800556e:	8303      	strh	r3, [r0, #24]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005570:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005572:	46c0      	nop			(mov r8, r8)

08005574 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005574:	880a      	ldrh	r2, [r1, #0]
 8005576:	884b      	ldrh	r3, [r1, #2]
 8005578:	4313      	orrs	r3, r2
 800557a:	888a      	ldrh	r2, [r1, #4]
 800557c:	4313      	orrs	r3, r2
 800557e:	88ca      	ldrh	r2, [r1, #6]
 8005580:	4313      	orrs	r3, r2
 8005582:	890a      	ldrh	r2, [r1, #8]
 8005584:	4313      	orrs	r3, r2
 8005586:	894a      	ldrh	r2, [r1, #10]
 8005588:	4313      	orrs	r3, r2
 800558a:	898a      	ldrh	r2, [r1, #12]
 800558c:	4313      	orrs	r3, r2
 800558e:	b29b      	uxth	r3, r3
 8005590:	f8a0 3044 	strh.w	r3, [r0, #68]
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;

}
 8005594:	4770      	bx	lr
 8005596:	46c0      	nop			(mov r8, r8)

08005598 <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8005598:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800559c:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 800559e:	f04f 0300 	mov.w	r3, #0	; 0x0
 80055a2:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80055a4:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80055a6:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80055a8:	2300      	movs	r3, #0
 80055aa:	7203      	strb	r3, [r0, #8]
}
 80055ac:	4770      	bx	lr
 80055ae:	46c0      	nop			(mov r8, r8)

080055b0 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80055b0:	f04f 0300 	mov.w	r3, #0	; 0x0
 80055b4:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80055b6:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80055b8:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 80055ba:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80055bc:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80055be:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80055c0:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80055c2:	81c3      	strh	r3, [r0, #14]
}
 80055c4:	4770      	bx	lr
 80055c6:	46c0      	nop			(mov r8, r8)

080055c8 <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80055c8:	f04f 0300 	mov.w	r3, #0	; 0x0
 80055cc:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80055ce:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80055d0:	f04f 0301 	mov.w	r3, #1	; 0x1
 80055d4:	8083      	strh	r3, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80055d6:	f04f 0300 	mov.w	r3, #0	; 0x0
 80055da:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 80055dc:	8103      	strh	r3, [r0, #8]
}
 80055de:	4770      	bx	lr

080055e0 <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80055e0:	f04f 0300 	mov.w	r3, #0	; 0x0
 80055e4:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 80055e6:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 80055e8:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 80055ea:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 80055ec:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 80055ee:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 80055f0:	8183      	strh	r3, [r0, #12]
}
 80055f2:	4770      	bx	lr

080055f4 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80055f4:	b121      	cbz	r1, 8005600 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80055f6:	8803      	ldrh	r3, [r0, #0]
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 80055fe:	e004      	b.n	800560a <TIM_Cmd+0x16>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8005600:	8803      	ldrh	r3, [r0, #0]
 8005602:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005606:	059b      	lsls	r3, r3, #22
 8005608:	0d9b      	lsrs	r3, r3, #22
 800560a:	8003      	strh	r3, [r0, #0]
  }
}
 800560c:	4770      	bx	lr
 800560e:	46c0      	nop			(mov r8, r8)

08005610 <TIM_CtrlPWMOutputs>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005610:	b129      	cbz	r1, 800561e <TIM_CtrlPWMOutputs+0xe>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8005612:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 8005616:	b29b      	uxth	r3, r3
 8005618:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800561c:	e003      	b.n	8005626 <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 800561e:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 8005622:	045b      	lsls	r3, r3, #17
 8005624:	0c5b      	lsrs	r3, r3, #17
 8005626:	f8a0 3044 	strh.w	r3, [r0, #68]
  }  
}
 800562a:	4770      	bx	lr

0800562c <TIM_ITConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800562c:	b122      	cbz	r2, 8005638 <TIM_ITConfig+0xc>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800562e:	8983      	ldrh	r3, [r0, #12]
 8005630:	b29b      	uxth	r3, r3
 8005632:	ea41 0303 	orr.w	r3, r1, r3
 8005636:	e003      	b.n	8005640 <TIM_ITConfig+0x14>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8005638:	8983      	ldrh	r3, [r0, #12]
 800563a:	b29b      	uxth	r3, r3
 800563c:	ea23 0301 	bic.w	r3, r3, r1
 8005640:	8183      	strh	r3, [r0, #12]
  }
}
 8005642:	4770      	bx	lr

08005644 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8005644:	8281      	strh	r1, [r0, #20]
}
 8005646:	4770      	bx	lr

08005648 <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8005648:	430a      	orrs	r2, r1
 800564a:	f8a0 2048 	strh.w	r2, [r0, #72]
}
 800564e:	4770      	bx	lr

08005650 <TIM_DMACmd>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005650:	b122      	cbz	r2, 800565c <TIM_DMACmd+0xc>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8005652:	8983      	ldrh	r3, [r0, #12]
 8005654:	b29b      	uxth	r3, r3
 8005656:	ea41 0303 	orr.w	r3, r1, r3
 800565a:	e003      	b.n	8005664 <TIM_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 800565c:	8983      	ldrh	r3, [r0, #12]
 800565e:	b29b      	uxth	r3, r3
 8005660:	ea23 0301 	bic.w	r3, r3, r1
 8005664:	8183      	strh	r3, [r0, #12]
  }
}
 8005666:	4770      	bx	lr

08005668 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 8005668:	8903      	ldrh	r3, [r0, #8]
 800566a:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 800566e:	041b      	lsls	r3, r3, #16
 8005670:	0c1b      	lsrs	r3, r3, #16
 8005672:	8103      	strh	r3, [r0, #8]
}
 8005674:	4770      	bx	lr
 8005676:	46c0      	nop			(mov r8, r8)

08005678 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005678:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 800567a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800567e:	041b      	lsls	r3, r3, #16
 8005680:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005682:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005684:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8005686:	8903      	ldrh	r3, [r0, #8]
 8005688:	b29b      	uxth	r3, r3
 800568a:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 800568e:	8103      	strh	r3, [r0, #8]
}
 8005690:	4770      	bx	lr
 8005692:	46c0      	nop			(mov r8, r8)

08005694 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8005694:	b510      	push	{r4, lr}
 8005696:	460c      	mov	r4, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8005698:	2c60      	cmp	r4, #96
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 800569a:	4611      	mov	r1, r2
 800569c:	469c      	mov	ip, r3
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 800569e:	d11a      	bne.n	80056d6 <TIM_TIxExternalClockConfig+0x42>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80056a0:	8c03      	ldrh	r3, [r0, #32]
 80056a2:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80056a6:	041b      	lsls	r3, r3, #16
 80056a8:	0c1b      	lsrs	r3, r3, #16
 80056aa:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80056ac:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80056ae:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80056b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056b4:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80056b8:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056ba:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80056bc:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056be:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80056c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056c4:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80056c8:	ea43 330c 	orr.w	r3, r3, ip, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056cc:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80056d0:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056d2:	b292      	uxth	r2, r2
 80056d4:	e017      	b.n	8005706 <TIM_TIxExternalClockConfig+0x72>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80056d6:	8c03      	ldrh	r3, [r0, #32]
 80056d8:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80056dc:	041b      	lsls	r3, r3, #16
 80056de:	0c1b      	lsrs	r3, r3, #16
 80056e0:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80056e2:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80056e4:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80056e6:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80056ea:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80056ec:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80056f0:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80056f2:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80056f4:	f043 0301 	orr.w	r3, r3, #1	; 0x1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80056f8:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80056fa:	ea43 130c 	orr.w	r3, r3, ip, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80056fe:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005702:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005704:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005706:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005708:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800570a:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 800570c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005710:	041b      	lsls	r3, r3, #16
 8005712:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005714:	ea44 0303 	orr.w	r3, r4, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005718:	8103      	strh	r3, [r0, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800571a:	8903      	ldrh	r3, [r0, #8]
 800571c:	b29b      	uxth	r3, r3
 800571e:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 8005722:	8103      	strh	r3, [r0, #8]
}
 8005724:	bd10      	pop	{r4, pc}
 8005726:	46c0      	nop			(mov r8, r8)

08005728 <TIM_ETRClockMode1Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005728:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 800572c:	fa5f fc8c 	uxtb.w	ip, ip
 8005730:	ea41 010c 	orr.w	r1, r1, ip
 8005734:	430a      	orrs	r2, r1
 8005736:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800573a:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800573c:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800573e:	8903      	ldrh	r3, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8005740:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005744:	041b      	lsls	r3, r3, #16
 8005746:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
 8005748:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800574c:	8103      	strh	r3, [r0, #8]
}
 800574e:	4770      	bx	lr

08005750 <TIM_ETRClockMode2Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005750:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005754:	fa5f fc8c 	uxtb.w	ip, ip
 8005758:	ea41 010c 	orr.w	r1, r1, ip
 800575c:	430a      	orrs	r2, r1
 800575e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005762:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005764:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8005766:	8903      	ldrh	r3, [r0, #8]
 8005768:	b29b      	uxth	r3, r3
 800576a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800576e:	8103      	strh	r3, [r0, #8]
}
 8005770:	4770      	bx	lr
 8005772:	46c0      	nop			(mov r8, r8)

08005774 <TIM_ETRConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005774:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005778:	fa5f fc8c 	uxtb.w	ip, ip
 800577c:	ea41 010c 	orr.w	r1, r1, ip
 8005780:	430a      	orrs	r2, r1
 8005782:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005786:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005788:	8102      	strh	r2, [r0, #8]
}
 800578a:	4770      	bx	lr

0800578c <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 800578c:	8501      	strh	r1, [r0, #40]

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 800578e:	8282      	strh	r2, [r0, #20]
}
 8005790:	4770      	bx	lr
 8005792:	46c0      	nop			(mov r8, r8)

08005794 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8005794:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 8005796:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800579a:	059b      	lsls	r3, r3, #22
 800579c:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 800579e:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 80057a0:	8001      	strh	r1, [r0, #0]
}
 80057a2:	4770      	bx	lr

080057a4 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057a4:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80057a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057aa:	041b      	lsls	r3, r3, #16
 80057ac:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80057ae:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057b0:	8101      	strh	r1, [r0, #8]
}
 80057b2:	4770      	bx	lr

080057b4 <TIM_EncoderInterfaceConfig>:
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057b4:	f8b0 c008 	ldrh.w	ip, [r0, #8]
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 80057b8:	b530      	push	{r4, r5, lr}

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80057ba:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057bc:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80057be:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80057c2:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80057c6:	f024 0403 	bic.w	r4, r4, #3	; 0x3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80057ca:	042d      	lsls	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80057cc:	f02c 0c07 	bic.w	ip, ip, #7	; 0x7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80057d0:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80057d2:	0c2d      	lsrs	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80057d4:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80057d8:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80057da:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80057dc:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80057e0:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80057e4:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 80057e8:	ea41 010c 	orr.w	r1, r1, ip

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80057ec:	f044 0401 	orr.w	r4, r4, #1	; 0x1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80057f0:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057f2:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80057f4:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057f6:	8402      	strh	r2, [r0, #32]
}
 80057f8:	bd30      	pop	{r4, r5, pc}
 80057fa:	46c0      	nop			(mov r8, r8)

080057fc <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 80057fc:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 80057fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005802:	041b      	lsls	r3, r3, #16
 8005804:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8005806:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005808:	8301      	strh	r1, [r0, #24]
}
 800580a:	4770      	bx	lr

0800580c <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 800580c:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 800580e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005812:	041b      	lsls	r3, r3, #16
 8005814:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 8005816:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800581a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800581c:	8303      	strh	r3, [r0, #24]
}
 800581e:	4770      	bx	lr

08005820 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8005820:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8005822:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005826:	041b      	lsls	r3, r3, #16
 8005828:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 800582a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800582c:	8381      	strh	r1, [r0, #28]
}
 800582e:	4770      	bx	lr

08005830 <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8005830:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8005832:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005836:	041b      	lsls	r3, r3, #16
 8005838:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 800583a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800583e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005840:	8383      	strh	r3, [r0, #28]
}
 8005842:	4770      	bx	lr

08005844 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005844:	b121      	cbz	r1, 8005850 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8005846:	8803      	ldrh	r3, [r0, #0]
 8005848:	b29b      	uxth	r3, r3
 800584a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800584e:	e004      	b.n	800585a <TIM_ARRPreloadConfig+0x16>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8005850:	8803      	ldrh	r3, [r0, #0]
 8005852:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005856:	059b      	lsls	r3, r3, #22
 8005858:	0d9b      	lsrs	r3, r3, #22
 800585a:	8003      	strh	r3, [r0, #0]
  }
}
 800585c:	4770      	bx	lr
 800585e:	46c0      	nop			(mov r8, r8)

08005860 <TIM_SelectCOM>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005860:	b121      	cbz	r1, 800586c <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8005862:	8883      	ldrh	r3, [r0, #4]
 8005864:	b29b      	uxth	r3, r3
 8005866:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 800586a:	e004      	b.n	8005876 <TIM_SelectCOM+0x16>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 800586c:	8883      	ldrh	r3, [r0, #4]
 800586e:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005872:	041b      	lsls	r3, r3, #16
 8005874:	0c1b      	lsrs	r3, r3, #16
 8005876:	8083      	strh	r3, [r0, #4]
  }
}
 8005878:	4770      	bx	lr
 800587a:	46c0      	nop			(mov r8, r8)

0800587c <TIM_SelectCCDMA>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800587c:	b121      	cbz	r1, 8005888 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 800587e:	8883      	ldrh	r3, [r0, #4]
 8005880:	b29b      	uxth	r3, r3
 8005882:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8005886:	e004      	b.n	8005892 <TIM_SelectCCDMA+0x16>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8005888:	8883      	ldrh	r3, [r0, #4]
 800588a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 800588e:	041b      	lsls	r3, r3, #16
 8005890:	0c1b      	lsrs	r3, r3, #16
 8005892:	8083      	strh	r3, [r0, #4]
  }
}
 8005894:	4770      	bx	lr
 8005896:	46c0      	nop			(mov r8, r8)

08005898 <TIM_CCPreloadControl>:
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005898:	b121      	cbz	r1, 80058a4 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 800589a:	8883      	ldrh	r3, [r0, #4]
 800589c:	b29b      	uxth	r3, r3
 800589e:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 80058a2:	e004      	b.n	80058ae <TIM_CCPreloadControl+0x16>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 80058a4:	8883      	ldrh	r3, [r0, #4]
 80058a6:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80058aa:	041b      	lsls	r3, r3, #16
 80058ac:	0c1b      	lsrs	r3, r3, #16
 80058ae:	8083      	strh	r3, [r0, #4]
  }
}
 80058b0:	4770      	bx	lr
 80058b2:	46c0      	nop			(mov r8, r8)

080058b4 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80058b4:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 80058b6:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80058ba:	041b      	lsls	r3, r3, #16
 80058bc:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80058be:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80058c0:	8301      	strh	r1, [r0, #24]
}
 80058c2:	4770      	bx	lr

080058c4 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80058c4:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 80058c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058ca:	041b      	lsls	r3, r3, #16
 80058cc:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 80058ce:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80058d2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80058d4:	8303      	strh	r3, [r0, #24]
}
 80058d6:	4770      	bx	lr

080058d8 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80058d8:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 80058da:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80058de:	041b      	lsls	r3, r3, #16
 80058e0:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80058e2:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80058e4:	8381      	strh	r1, [r0, #28]
}
 80058e6:	4770      	bx	lr

080058e8 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80058e8:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 80058ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058ee:	041b      	lsls	r3, r3, #16
 80058f0:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 80058f2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80058f6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80058f8:	8383      	strh	r3, [r0, #28]
}
 80058fa:	4770      	bx	lr

080058fc <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80058fc:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 80058fe:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005902:	041b      	lsls	r3, r3, #16
 8005904:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8005906:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005908:	8301      	strh	r1, [r0, #24]
}
 800590a:	4770      	bx	lr

0800590c <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800590c:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 800590e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005912:	041b      	lsls	r3, r3, #16
 8005914:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8005916:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800591a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800591c:	8303      	strh	r3, [r0, #24]
}
 800591e:	4770      	bx	lr

08005920 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005920:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8005922:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005926:	041b      	lsls	r3, r3, #16
 8005928:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 800592a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 800592c:	8381      	strh	r1, [r0, #28]
}
 800592e:	4770      	bx	lr

08005930 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005930:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8005932:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005936:	041b      	lsls	r3, r3, #16
 8005938:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 800593a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800593e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005940:	8383      	strh	r3, [r0, #28]
}
 8005942:	4770      	bx	lr

08005944 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005944:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8005946:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800594a:	041b      	lsls	r3, r3, #16
 800594c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 800594e:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005950:	8301      	strh	r1, [r0, #24]
}
 8005952:	4770      	bx	lr

08005954 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005954:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8005956:	045b      	lsls	r3, r3, #17
 8005958:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 800595a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800595e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005960:	8303      	strh	r3, [r0, #24]
}
 8005962:	4770      	bx	lr

08005964 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005964:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8005966:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800596a:	041b      	lsls	r3, r3, #16
 800596c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 800596e:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005970:	8381      	strh	r1, [r0, #28]
}
 8005972:	4770      	bx	lr

08005974 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005974:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8005976:	045b      	lsls	r3, r3, #17
 8005978:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 800597a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800597e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005980:	8383      	strh	r3, [r0, #28]
}
 8005982:	4770      	bx	lr

08005984 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005984:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005986:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 800598a:	041b      	lsls	r3, r3, #16
 800598c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 800598e:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005990:	8401      	strh	r1, [r0, #32]
}
 8005992:	4770      	bx	lr

08005994 <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8005994:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8005996:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 800599a:	041b      	lsls	r3, r3, #16
 800599c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 800599e:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80059a0:	8401      	strh	r1, [r0, #32]
}
 80059a2:	4770      	bx	lr

080059a4 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80059a4:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 80059a6:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 80059aa:	041b      	lsls	r3, r3, #16
 80059ac:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 80059ae:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80059b2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80059b4:	8403      	strh	r3, [r0, #32]
}
 80059b6:	4770      	bx	lr

080059b8 <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 80059b8:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 80059ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059be:	041b      	lsls	r3, r3, #16
 80059c0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 80059c2:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80059c6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80059c8:	8403      	strh	r3, [r0, #32]
}
 80059ca:	4770      	bx	lr

080059cc <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80059cc:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 80059ce:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059d2:	041b      	lsls	r3, r3, #16
 80059d4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 80059d6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80059da:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80059dc:	8403      	strh	r3, [r0, #32]
}
 80059de:	4770      	bx	lr

080059e0 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 80059e0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 80059e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059e6:	041b      	lsls	r3, r3, #16
 80059e8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 80059ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80059ee:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80059f0:	8403      	strh	r3, [r0, #32]
}
 80059f2:	4770      	bx	lr

080059f4 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80059f4:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 80059f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80059fa:	041b      	lsls	r3, r3, #16
 80059fc:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 80059fe:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8005a02:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005a04:	8403      	strh	r3, [r0, #32]
}
 8005a06:	4770      	bx	lr

08005a08 <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005a08:	2301      	movs	r3, #1
 8005a0a:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005a0c:	408a      	lsls	r2, r1
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005a0e:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005a12:	fa1f fc8c 	uxth.w	ip, ip
 8005a16:	ea2c 0c03 	bic.w	ip, ip, r3
 8005a1a:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005a1e:	8c03      	ldrh	r3, [r0, #32]
 8005a20:	431a      	orrs	r2, r3
 8005a22:	b292      	uxth	r2, r2
 8005a24:	8402      	strh	r2, [r0, #32]
}
 8005a26:	4770      	bx	lr

08005a28 <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005a28:	2304      	movs	r3, #4
 8005a2a:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005a2c:	408a      	lsls	r2, r1
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005a2e:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005a32:	fa1f fc8c 	uxth.w	ip, ip
 8005a36:	ea2c 0c03 	bic.w	ip, ip, r3
 8005a3a:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005a3e:	8c03      	ldrh	r3, [r0, #32]
 8005a40:	431a      	orrs	r2, r3
 8005a42:	b292      	uxth	r2, r2
 8005a44:	8402      	strh	r2, [r0, #32]
}
 8005a46:	4770      	bx	lr

08005a48 <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005a48:	2301      	movs	r3, #1
 8005a4a:	408b      	lsls	r3, r1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005a4c:	4694      	mov	ip, r2
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005a4e:	8c02      	ldrh	r2, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005a50:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005a52:	b292      	uxth	r2, r2
 8005a54:	ea22 0203 	bic.w	r2, r2, r3

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005a58:	2908      	cmp	r1, #8
 8005a5a:	bf14      	ite	ne
 8005a5c:	2300      	movne	r3, #0
 8005a5e:	2301      	moveq	r3, #1
 8005a60:	2900      	cmp	r1, #0
 8005a62:	bf08      	it	eq
 8005a64:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005a68:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005a6a:	8402      	strh	r2, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005a6c:	b16b      	cbz	r3, 8005a8a <TIM_SelectOCxM+0x42>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8005a6e:	f110 0218 	adds.w	r2, r0, #24	; 0x18
 8005a72:	0849      	lsrs	r1, r1, #1
 8005a74:	5850      	ldr	r0, [r2, r1]
 8005a76:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005a7a:	ea00 0303 	and.w	r3, r0, r3
 8005a7e:	5053      	str	r3, [r2, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8005a80:	5853      	ldr	r3, [r2, r1]
 8005a82:	ea43 030c 	orr.w	r3, r3, ip
 8005a86:	5053      	str	r3, [r2, r1]
 8005a88:	e010      	b.n	8005aac <TIM_SelectOCxM+0x64>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8005a8a:	9801      	ldr	r0, [sp, #4]
 8005a8c:	1f0a      	subs	r2, r1, #4
 8005a8e:	b292      	uxth	r2, r2
 8005a90:	3018      	adds	r0, #24
 8005a92:	0852      	lsrs	r2, r2, #1
 8005a94:	5881      	ldr	r1, [r0, r2]
 8005a96:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005a9a:	ea01 0303 	and.w	r3, r1, r3
 8005a9e:	5083      	str	r3, [r0, r2]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8005aa0:	5881      	ldr	r1, [r0, r2]
 8005aa2:	ea4f 230c 	mov.w	r3, ip, lsl #8
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	4319      	orrs	r1, r3
 8005aaa:	5081      	str	r1, [r0, r2]
  }
}
 8005aac:	b002      	add	sp, #8
 8005aae:	4770      	bx	lr

08005ab0 <TIM_UpdateDisableConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005ab0:	b121      	cbz	r1, 8005abc <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8005ab2:	8803      	ldrh	r3, [r0, #0]
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005aba:	e004      	b.n	8005ac6 <TIM_UpdateDisableConfig+0x16>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8005abc:	8803      	ldrh	r3, [r0, #0]
 8005abe:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005ac2:	059b      	lsls	r3, r3, #22
 8005ac4:	0d9b      	lsrs	r3, r3, #22
 8005ac6:	8003      	strh	r3, [r0, #0]
  }
}
 8005ac8:	4770      	bx	lr
 8005aca:	46c0      	nop			(mov r8, r8)

08005acc <TIM_UpdateRequestConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8005acc:	b121      	cbz	r1, 8005ad8 <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8005ace:	8803      	ldrh	r3, [r0, #0]
 8005ad0:	b29b      	uxth	r3, r3
 8005ad2:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005ad6:	e004      	b.n	8005ae2 <TIM_UpdateRequestConfig+0x16>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8005ad8:	8803      	ldrh	r3, [r0, #0]
 8005ada:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005ade:	059b      	lsls	r3, r3, #22
 8005ae0:	0d9b      	lsrs	r3, r3, #22
 8005ae2:	8003      	strh	r3, [r0, #0]
  }
}
 8005ae4:	4770      	bx	lr
 8005ae6:	46c0      	nop			(mov r8, r8)

08005ae8 <TIM_SelectHallSensor>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005ae8:	b121      	cbz	r1, 8005af4 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8005aea:	8883      	ldrh	r3, [r0, #4]
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005af2:	e004      	b.n	8005afe <TIM_SelectHallSensor+0x16>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8005af4:	8883      	ldrh	r3, [r0, #4]
 8005af6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005afa:	041b      	lsls	r3, r3, #16
 8005afc:	0c1b      	lsrs	r3, r3, #16
 8005afe:	8083      	strh	r3, [r0, #4]
  }
}
 8005b00:	4770      	bx	lr
 8005b02:	46c0      	nop			(mov r8, r8)

08005b04 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8005b04:	8803      	ldrh	r3, [r0, #0]
 8005b06:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005b0a:	059b      	lsls	r3, r3, #22
 8005b0c:	0d9b      	lsrs	r3, r3, #22
 8005b0e:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8005b10:	8803      	ldrh	r3, [r0, #0]
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	4319      	orrs	r1, r3
 8005b16:	8001      	strh	r1, [r0, #0]
}
 8005b18:	4770      	bx	lr
 8005b1a:	46c0      	nop			(mov r8, r8)

08005b1c <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8005b1c:	8883      	ldrh	r3, [r0, #4]
 8005b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b22:	041b      	lsls	r3, r3, #16
 8005b24:	0c1b      	lsrs	r3, r3, #16
 8005b26:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8005b28:	8883      	ldrh	r3, [r0, #4]
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	4319      	orrs	r1, r3
 8005b2e:	8081      	strh	r1, [r0, #4]
}
 8005b30:	4770      	bx	lr
 8005b32:	46c0      	nop			(mov r8, r8)

08005b34 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8005b34:	8903      	ldrh	r3, [r0, #8]
 8005b36:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005b3a:	041b      	lsls	r3, r3, #16
 8005b3c:	0c1b      	lsrs	r3, r3, #16
 8005b3e:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8005b40:	8903      	ldrh	r3, [r0, #8]
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	4319      	orrs	r1, r3
 8005b46:	8101      	strh	r1, [r0, #8]
}
 8005b48:	4770      	bx	lr
 8005b4a:	46c0      	nop			(mov r8, r8)

08005b4c <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8005b4c:	8903      	ldrh	r3, [r0, #8]
 8005b4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b52:	041b      	lsls	r3, r3, #16
 8005b54:	0c1b      	lsrs	r3, r3, #16
 8005b56:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8005b58:	8903      	ldrh	r3, [r0, #8]
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	4319      	orrs	r1, r3
 8005b5e:	8101      	strh	r1, [r0, #8]
}
 8005b60:	4770      	bx	lr
 8005b62:	46c0      	nop			(mov r8, r8)

08005b64 <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8005b64:	8481      	strh	r1, [r0, #36]
}
 8005b66:	4770      	bx	lr

08005b68 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8005b68:	8581      	strh	r1, [r0, #44]
}
 8005b6a:	4770      	bx	lr

08005b6c <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8005b6c:	8681      	strh	r1, [r0, #52]
}
 8005b6e:	4770      	bx	lr

08005b70 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8005b70:	8701      	strh	r1, [r0, #56]
}
 8005b72:	4770      	bx	lr

08005b74 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8005b74:	8781      	strh	r1, [r0, #60]
}
 8005b76:	4770      	bx	lr

08005b78 <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8005b78:	f8a0 1040 	strh.w	r1, [r0, #64]
}
 8005b7c:	4770      	bx	lr
 8005b7e:	46c0      	nop			(mov r8, r8)

08005b80 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005b80:	8b03      	ldrh	r3, [r0, #24]
 8005b82:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005b86:	041b      	lsls	r3, r3, #16
 8005b88:	0c1b      	lsrs	r3, r3, #16
 8005b8a:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005b8c:	8b03      	ldrh	r3, [r0, #24]
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	4319      	orrs	r1, r3
 8005b92:	8301      	strh	r1, [r0, #24]
}
 8005b94:	4770      	bx	lr
 8005b96:	46c0      	nop			(mov r8, r8)

08005b98 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005b98:	8b03      	ldrh	r3, [r0, #24]
 8005b9a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005b9e:	041b      	lsls	r3, r3, #16
 8005ba0:	0c1b      	lsrs	r3, r3, #16
 8005ba2:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005ba4:	8b03      	ldrh	r3, [r0, #24]
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	8303      	strh	r3, [r0, #24]
}
 8005bb0:	4770      	bx	lr
 8005bb2:	46c0      	nop			(mov r8, r8)

08005bb4 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005bb4:	8b83      	ldrh	r3, [r0, #28]
 8005bb6:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005bba:	041b      	lsls	r3, r3, #16
 8005bbc:	0c1b      	lsrs	r3, r3, #16
 8005bbe:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005bc0:	8b83      	ldrh	r3, [r0, #28]
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	4319      	orrs	r1, r3
 8005bc6:	8381      	strh	r1, [r0, #28]
}
 8005bc8:	4770      	bx	lr
 8005bca:	46c0      	nop			(mov r8, r8)

08005bcc <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005bcc:	8b83      	ldrh	r3, [r0, #28]
 8005bce:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005bd2:	041b      	lsls	r3, r3, #16
 8005bd4:	0c1b      	lsrs	r3, r3, #16
 8005bd6:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8005bd8:	8b83      	ldrh	r3, [r0, #28]
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	8383      	strh	r3, [r0, #28]
}
 8005be4:	4770      	bx	lr
 8005be6:	46c0      	nop			(mov r8, r8)

08005be8 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8005be8:	8803      	ldrh	r3, [r0, #0]
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8005bee:	8803      	ldrh	r3, [r0, #0]
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	4319      	orrs	r1, r3
 8005bf4:	8001      	strh	r1, [r0, #0]
}
 8005bf6:	4770      	bx	lr

08005bf8 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8005bf8:	8e80      	ldrh	r0, [r0, #52]
 8005bfa:	b280      	uxth	r0, r0
}
 8005bfc:	4770      	bx	lr
 8005bfe:	46c0      	nop			(mov r8, r8)

08005c00 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8005c00:	8f00      	ldrh	r0, [r0, #56]
 8005c02:	b280      	uxth	r0, r0
}
 8005c04:	4770      	bx	lr
 8005c06:	46c0      	nop			(mov r8, r8)

08005c08 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8005c08:	8f80      	ldrh	r0, [r0, #60]
 8005c0a:	b280      	uxth	r0, r0
}
 8005c0c:	4770      	bx	lr
 8005c0e:	46c0      	nop			(mov r8, r8)

08005c10 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8005c10:	f8b0 0040 	ldrh.w	r0, [r0, #64]
 8005c14:	b280      	uxth	r0, r0
}
 8005c16:	4770      	bx	lr

08005c18 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8005c18:	8c80      	ldrh	r0, [r0, #36]
 8005c1a:	b280      	uxth	r0, r0
}
 8005c1c:	4770      	bx	lr
 8005c1e:	46c0      	nop			(mov r8, r8)

08005c20 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8005c20:	8d00      	ldrh	r0, [r0, #40]
 8005c22:	b280      	uxth	r0, r0
}
 8005c24:	4770      	bx	lr
 8005c26:	46c0      	nop			(mov r8, r8)

08005c28 <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8005c28:	8a03      	ldrh	r3, [r0, #16]
 8005c2a:	4219      	tst	r1, r3
 8005c2c:	bf0c      	ite	eq
 8005c2e:	2000      	moveq	r0, #0
 8005c30:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005c32:	4770      	bx	lr

08005c34 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8005c34:	ea6f 0101 	mvn.w	r1, r1
 8005c38:	b289      	uxth	r1, r1
 8005c3a:	8201      	strh	r1, [r0, #16]
}
 8005c3c:	4770      	bx	lr
 8005c3e:	46c0      	nop			(mov r8, r8)

08005c40 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8005c40:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8005c42:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8005c44:	4219      	tst	r1, r3
 8005c46:	bf0c      	ite	eq
 8005c48:	2000      	moveq	r0, #0
 8005c4a:	2001      	movne	r0, #1
 8005c4c:	4211      	tst	r1, r2
 8005c4e:	bf0c      	ite	eq
 8005c50:	2000      	moveq	r0, #0
 8005c52:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005c56:	4770      	bx	lr

08005c58 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8005c58:	ea6f 0101 	mvn.w	r1, r1
 8005c5c:	b289      	uxth	r1, r1
 8005c5e:	8201      	strh	r1, [r0, #16]
}
 8005c60:	4770      	bx	lr
 8005c62:	46c0      	nop			(mov r8, r8)

08005c64 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005c64:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005c66:	4b2f      	ldr	r3, [pc, #188]	(8005d24 <TIM_DeInit+0xc0>)
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005c68:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005c6a:	4298      	cmp	r0, r3
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005c6c:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005c6e:	d037      	beq.n	8005ce0 <TIM_DeInit+0x7c>
 8005c70:	d80b      	bhi.n	8005c8a <TIM_DeInit+0x26>
 8005c72:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005c76:	4298      	cmp	r0, r3
 8005c78:	d026      	beq.n	8005cc8 <TIM_DeInit+0x64>
 8005c7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c7e:	4298      	cmp	r0, r3
 8005c80:	d028      	beq.n	8005cd4 <TIM_DeInit+0x70>
 8005c82:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005c86:	d14a      	bne.n	8005d1e <TIM_DeInit+0xba>
 8005c88:	e018      	b.n	8005cbc <TIM_DeInit+0x58>
 8005c8a:	4b27      	ldr	r3, [pc, #156]	(8005d28 <TIM_DeInit+0xc4>)
 8005c8c:	4298      	cmp	r0, r3
 8005c8e:	d033      	beq.n	8005cf8 <TIM_DeInit+0x94>
 8005c90:	d804      	bhi.n	8005c9c <TIM_DeInit+0x38>
 8005c92:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005c96:	4298      	cmp	r0, r3
 8005c98:	d141      	bne.n	8005d1e <TIM_DeInit+0xba>
 8005c9a:	e027      	b.n	8005cec <TIM_DeInit+0x88>
 8005c9c:	4b23      	ldr	r3, [pc, #140]	(8005d2c <TIM_DeInit+0xc8>)
 8005c9e:	4298      	cmp	r0, r3
 8005ca0:	d004      	beq.n	8005cac <TIM_DeInit+0x48>
 8005ca2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ca6:	4298      	cmp	r0, r3
 8005ca8:	d139      	bne.n	8005d1e <TIM_DeInit+0xba>
 8005caa:	e02e      	b.n	8005d0a <TIM_DeInit+0xa6>
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005cac:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005cb0:	2101      	movs	r1, #1
 8005cb2:	f7ff f8bf 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8005cb6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005cba:	e02d      	b.n	8005d18 <TIM_DeInit+0xb4>
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8005cbc:	2001      	movs	r0, #1
 8005cbe:	2101      	movs	r1, #1
 8005cc0:	f7ff f8c6 	bl	8004e50 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8005cc4:	2001      	movs	r0, #1
 8005cc6:	e01c      	b.n	8005d02 <TIM_DeInit+0x9e>
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8005cc8:	2002      	movs	r0, #2
 8005cca:	2101      	movs	r1, #1
 8005ccc:	f7ff f8c0 	bl	8004e50 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8005cd0:	2002      	movs	r0, #2
 8005cd2:	e016      	b.n	8005d02 <TIM_DeInit+0x9e>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8005cd4:	2004      	movs	r0, #4
 8005cd6:	2101      	movs	r1, #1
 8005cd8:	f7ff f8ba 	bl	8004e50 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8005cdc:	2004      	movs	r0, #4
 8005cde:	e010      	b.n	8005d02 <TIM_DeInit+0x9e>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8005ce0:	2008      	movs	r0, #8
 8005ce2:	2101      	movs	r1, #1
 8005ce4:	f7ff f8b4 	bl	8004e50 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8005ce8:	2008      	movs	r0, #8
 8005cea:	e00a      	b.n	8005d02 <TIM_DeInit+0x9e>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8005cec:	2010      	movs	r0, #16
 8005cee:	2101      	movs	r1, #1
 8005cf0:	f7ff f8ae 	bl	8004e50 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8005cf4:	2010      	movs	r0, #16
 8005cf6:	e004      	b.n	8005d02 <TIM_DeInit+0x9e>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8005cf8:	2020      	movs	r0, #32
 8005cfa:	2101      	movs	r1, #1
 8005cfc:	f7ff f8a8 	bl	8004e50 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8005d00:	2020      	movs	r0, #32
 8005d02:	2100      	movs	r1, #0
 8005d04:	f7ff f8a4 	bl	8004e50 <RCC_APB1PeriphResetCmd>
 8005d08:	e009      	b.n	8005d1e <TIM_DeInit+0xba>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8005d0a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005d0e:	2101      	movs	r1, #1
 8005d10:	f7ff f890 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8005d14:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005d18:	2100      	movs	r1, #0
 8005d1a:	f7ff f88b 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005d1e:	b003      	add	sp, #12
 8005d20:	bd00      	pop	{pc}
 8005d22:	46c0      	nop			(mov r8, r8)
 8005d24:	40000c00 	.word	0x40000c00
 8005d28:	40001400 	.word	0x40001400
 8005d2c:	40012c00 	.word	0x40012c00

08005d30 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8005d30:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8005d34:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8005d36:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005d3a:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8005d3c:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8005d3e:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8005d40:	f04f 030c 	mov.w	r3, #12	; 0xc
 8005d44:	8143      	strh	r3, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8005d46:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005d4a:	8183      	strh	r3, [r0, #12]
}
 8005d4c:	4770      	bx	lr
 8005d4e:	46c0      	nop			(mov r8, r8)

08005d50 <USART_ClockInit>:
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005d50:	f8b1 c000 	ldrh.w	ip, [r1]
 8005d54:	884b      	ldrh	r3, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005d56:	8a02      	ldrh	r2, [r0, #16]
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005d58:	ea43 030c 	orr.w	r3, r3, ip
 8005d5c:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8005d60:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005d62:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005d66:	ea43 030c 	orr.w	r3, r3, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005d6a:	0412      	lsls	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005d6c:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005d6e:	0c12      	lsrs	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	4313      	orrs	r3, r2
 8005d74:	8203      	strh	r3, [r0, #16]
}
 8005d76:	4770      	bx	lr

08005d78 <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8005d78:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005d7c:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8005d7e:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8005d80:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8005d82:	80c3      	strh	r3, [r0, #6]
}
 8005d84:	4770      	bx	lr
 8005d86:	46c0      	nop			(mov r8, r8)

08005d88 <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005d88:	b121      	cbz	r1, 8005d94 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8005d8a:	8983      	ldrh	r3, [r0, #12]
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005d92:	e004      	b.n	8005d9e <USART_Cmd+0x16>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8005d94:	8983      	ldrh	r3, [r0, #12]
 8005d96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d9a:	041b      	lsls	r3, r3, #16
 8005d9c:	0c1b      	lsrs	r3, r3, #16
 8005d9e:	8183      	strh	r3, [r0, #12]
  }
}
 8005da0:	4770      	bx	lr
 8005da2:	46c0      	nop			(mov r8, r8)

08005da4 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005da4:	b2cb      	uxtb	r3, r1
 8005da6:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005daa:	f001 011f 	and.w	r1, r1, #31	; 0x1f
 8005dae:	2301      	movs	r3, #1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005db0:	b082      	sub	sp, #8
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005db2:	fa13 f101 	lsls.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005db6:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005dba:	9001      	str	r0, [sp, #4]
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005dbc:	d101      	bne.n	8005dc2 <USART_ITConfig+0x1e>
  {
    usartxbase += 0x0C;
 8005dbe:	300c      	adds	r0, #12
 8005dc0:	e005      	b.n	8005dce <USART_ITConfig+0x2a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005dc2:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
 8005dc6:	d101      	bne.n	8005dcc <USART_ITConfig+0x28>
  {
    usartxbase += 0x10;
 8005dc8:	3010      	adds	r0, #16
 8005dca:	e000      	b.n	8005dce <USART_ITConfig+0x2a>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005dcc:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8005dce:	b112      	cbz	r2, 8005dd6 <USART_ITConfig+0x32>
  {
    *(vu32*)usartxbase  |= itmask;
 8005dd0:	6803      	ldr	r3, [r0, #0]
 8005dd2:	430b      	orrs	r3, r1
 8005dd4:	e002      	b.n	8005ddc <USART_ITConfig+0x38>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8005dd6:	6803      	ldr	r3, [r0, #0]
 8005dd8:	ea23 0301 	bic.w	r3, r3, r1
 8005ddc:	6003      	str	r3, [r0, #0]
  }
}
 8005dde:	b002      	add	sp, #8
 8005de0:	4770      	bx	lr
 8005de2:	46c0      	nop			(mov r8, r8)

08005de4 <USART_DMACmd>:
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8005de4:	b122      	cbz	r2, 8005df0 <USART_DMACmd+0xc>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005de6:	8a83      	ldrh	r3, [r0, #20]
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	ea41 0303 	orr.w	r3, r1, r3
 8005dee:	e003      	b.n	8005df8 <USART_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 8005df0:	8a83      	ldrh	r3, [r0, #20]
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	ea23 0301 	bic.w	r3, r3, r1
 8005df8:	8283      	strh	r3, [r0, #20]
  }
}
 8005dfa:	4770      	bx	lr

08005dfc <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8005dfc:	8a03      	ldrh	r3, [r0, #16]
 8005dfe:	f023 030f 	bic.w	r3, r3, #15	; 0xf
 8005e02:	041b      	lsls	r3, r3, #16
 8005e04:	0c1b      	lsrs	r3, r3, #16
 8005e06:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8005e08:	8a03      	ldrh	r3, [r0, #16]
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	430b      	orrs	r3, r1
 8005e0e:	8203      	strh	r3, [r0, #16]
}
 8005e10:	4770      	bx	lr
 8005e12:	46c0      	nop			(mov r8, r8)

08005e14 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8005e14:	8983      	ldrh	r3, [r0, #12]
 8005e16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e1a:	041b      	lsls	r3, r3, #16
 8005e1c:	0c1b      	lsrs	r3, r3, #16
 8005e1e:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8005e20:	8983      	ldrh	r3, [r0, #12]
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	4319      	orrs	r1, r3
 8005e26:	8181      	strh	r1, [r0, #12]
}
 8005e28:	4770      	bx	lr
 8005e2a:	46c0      	nop			(mov r8, r8)

08005e2c <USART_ReceiverWakeUpCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8005e2c:	b121      	cbz	r1, 8005e38 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8005e2e:	8983      	ldrh	r3, [r0, #12]
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005e36:	e004      	b.n	8005e42 <USART_ReceiverWakeUpCmd+0x16>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8005e38:	8983      	ldrh	r3, [r0, #12]
 8005e3a:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005e3e:	041b      	lsls	r3, r3, #16
 8005e40:	0c1b      	lsrs	r3, r3, #16
 8005e42:	8183      	strh	r3, [r0, #12]
  }
}
 8005e44:	4770      	bx	lr
 8005e46:	46c0      	nop			(mov r8, r8)

08005e48 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8005e48:	8a03      	ldrh	r3, [r0, #16]
 8005e4a:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005e4e:	041b      	lsls	r3, r3, #16
 8005e50:	0c1b      	lsrs	r3, r3, #16
 8005e52:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8005e54:	8a03      	ldrh	r3, [r0, #16]
 8005e56:	b29b      	uxth	r3, r3
 8005e58:	4319      	orrs	r1, r3
 8005e5a:	8201      	strh	r1, [r0, #16]
}
 8005e5c:	4770      	bx	lr
 8005e5e:	46c0      	nop			(mov r8, r8)

08005e60 <USART_LINCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005e60:	b121      	cbz	r1, 8005e6c <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8005e62:	8a03      	ldrh	r3, [r0, #16]
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e6a:	e004      	b.n	8005e76 <USART_LINCmd+0x16>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8005e6c:	8a03      	ldrh	r3, [r0, #16]
 8005e6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e72:	041b      	lsls	r3, r3, #16
 8005e74:	0c1b      	lsrs	r3, r3, #16
 8005e76:	8203      	strh	r3, [r0, #16]
  }
}
 8005e78:	4770      	bx	lr
 8005e7a:	46c0      	nop			(mov r8, r8)

08005e7c <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8005e7c:	05c9      	lsls	r1, r1, #23
 8005e7e:	0dc9      	lsrs	r1, r1, #23
 8005e80:	8081      	strh	r1, [r0, #4]
}
 8005e82:	4770      	bx	lr

08005e84 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8005e84:	8880      	ldrh	r0, [r0, #4]
 8005e86:	05c0      	lsls	r0, r0, #23
 8005e88:	0dc0      	lsrs	r0, r0, #23
}
 8005e8a:	4770      	bx	lr

08005e8c <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8005e8c:	8983      	ldrh	r3, [r0, #12]
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005e94:	8183      	strh	r3, [r0, #12]
}
 8005e96:	4770      	bx	lr

08005e98 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8005e98:	8b03      	ldrh	r3, [r0, #24]
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8005e9e:	8b03      	ldrh	r3, [r0, #24]
 8005ea0:	b29b      	uxth	r3, r3
 8005ea2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005ea6:	8303      	strh	r3, [r0, #24]
}
 8005ea8:	4770      	bx	lr
 8005eaa:	46c0      	nop			(mov r8, r8)

08005eac <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8005eac:	8b03      	ldrh	r3, [r0, #24]
 8005eae:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005eb2:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8005eb4:	8b03      	ldrh	r3, [r0, #24]
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	430b      	orrs	r3, r1
 8005eba:	8303      	strh	r3, [r0, #24]
}
 8005ebc:	4770      	bx	lr
 8005ebe:	46c0      	nop			(mov r8, r8)

08005ec0 <USART_SmartCardCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005ec0:	b121      	cbz	r1, 8005ecc <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8005ec2:	8a83      	ldrh	r3, [r0, #20]
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8005eca:	e004      	b.n	8005ed6 <USART_SmartCardCmd+0x16>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8005ecc:	8a83      	ldrh	r3, [r0, #20]
 8005ece:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005ed2:	041b      	lsls	r3, r3, #16
 8005ed4:	0c1b      	lsrs	r3, r3, #16
 8005ed6:	8283      	strh	r3, [r0, #20]
  }
}
 8005ed8:	4770      	bx	lr
 8005eda:	46c0      	nop			(mov r8, r8)

08005edc <USART_SmartCardNACKCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005edc:	b121      	cbz	r1, 8005ee8 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8005ede:	8a83      	ldrh	r3, [r0, #20]
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8005ee6:	e004      	b.n	8005ef2 <USART_SmartCardNACKCmd+0x16>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8005ee8:	8a83      	ldrh	r3, [r0, #20]
 8005eea:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005eee:	041b      	lsls	r3, r3, #16
 8005ef0:	0c1b      	lsrs	r3, r3, #16
 8005ef2:	8283      	strh	r3, [r0, #20]
  }
}
 8005ef4:	4770      	bx	lr
 8005ef6:	46c0      	nop			(mov r8, r8)

08005ef8 <USART_HalfDuplexCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005ef8:	b121      	cbz	r1, 8005f04 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8005efa:	8a83      	ldrh	r3, [r0, #20]
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8005f02:	e004      	b.n	8005f0e <USART_HalfDuplexCmd+0x16>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8005f04:	8a83      	ldrh	r3, [r0, #20]
 8005f06:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005f0a:	041b      	lsls	r3, r3, #16
 8005f0c:	0c1b      	lsrs	r3, r3, #16
 8005f0e:	8283      	strh	r3, [r0, #20]
  }
}
 8005f10:	4770      	bx	lr
 8005f12:	46c0      	nop			(mov r8, r8)

08005f14 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8005f14:	8a83      	ldrh	r3, [r0, #20]
 8005f16:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005f1a:	041b      	lsls	r3, r3, #16
 8005f1c:	0c1b      	lsrs	r3, r3, #16
 8005f1e:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8005f20:	8a83      	ldrh	r3, [r0, #20]
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	4319      	orrs	r1, r3
 8005f26:	8281      	strh	r1, [r0, #20]
}
 8005f28:	4770      	bx	lr
 8005f2a:	46c0      	nop			(mov r8, r8)

08005f2c <USART_IrDACmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8005f2c:	b121      	cbz	r1, 8005f38 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8005f2e:	8a83      	ldrh	r3, [r0, #20]
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005f36:	e004      	b.n	8005f42 <USART_IrDACmd+0x16>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8005f38:	8a83      	ldrh	r3, [r0, #20]
 8005f3a:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005f3e:	041b      	lsls	r3, r3, #16
 8005f40:	0c1b      	lsrs	r3, r3, #16
 8005f42:	8283      	strh	r3, [r0, #20]
  }
}
 8005f44:	4770      	bx	lr
 8005f46:	46c0      	nop			(mov r8, r8)

08005f48 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8005f48:	8803      	ldrh	r3, [r0, #0]
 8005f4a:	4219      	tst	r1, r3
 8005f4c:	bf0c      	ite	eq
 8005f4e:	2000      	moveq	r0, #0
 8005f50:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005f52:	4770      	bx	lr

08005f54 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8005f54:	ea6f 0101 	mvn.w	r1, r1
 8005f58:	b289      	uxth	r1, r1
 8005f5a:	8001      	strh	r1, [r0, #0]
}
 8005f5c:	4770      	bx	lr
 8005f5e:	46c0      	nop			(mov r8, r8)

08005f60 <USART_GetITStatus>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005f60:	b2cb      	uxtb	r3, r1
 8005f62:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8005f66:	f001 021f 	and.w	r2, r1, #31	; 0x1f
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	fa13 f202 	lsls.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8005f70:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
  {
    itmask &= USARTx->CR1;
 8005f74:	bf08      	it	eq
 8005f76:	8983      	ldrheq	r3, [r0, #12]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8005f78:	d004      	beq.n	8005f84 <USART_GetITStatus+0x24>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8005f7a:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
  {
    itmask &= USARTx->CR2;
 8005f7e:	bf0c      	ite	eq
 8005f80:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8005f82:	8a83      	ldrhne	r3, [r0, #20]
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	ea02 0c03 	and.w	ip, r2, r3
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8005f8a:	0a0b      	lsrs	r3, r1, #8
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	409a      	lsls	r2, r3
  bitpos &= USARTx->SR;
 8005f90:	8803      	ldrh	r3, [r0, #0]
 8005f92:	b29b      	uxth	r3, r3

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8005f94:	421a      	tst	r2, r3
 8005f96:	bf0c      	ite	eq
 8005f98:	2000      	moveq	r0, #0
 8005f9a:	2001      	movne	r0, #1
 8005f9c:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
 8005fa0:	bf0c      	ite	eq
 8005fa2:	2000      	moveq	r0, #0
 8005fa4:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 8005fa8:	4770      	bx	lr
 8005faa:	46c0      	nop			(mov r8, r8)

08005fac <USART_ClearITPendingBit>:
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
  USARTx->SR = (u16)~itmask;
 8005fac:	0a09      	lsrs	r1, r1, #8
 8005fae:	2301      	movs	r3, #1
 8005fb0:	408b      	lsls	r3, r1
 8005fb2:	ea6f 0303 	mvn.w	r3, r3
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	8003      	strh	r3, [r0, #0]
}
 8005fba:	4770      	bx	lr

08005fbc <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005fbc:	8a03      	ldrh	r3, [r0, #16]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005fbe:	88ca      	ldrh	r2, [r1, #6]
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8005fc0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005fc4:	041b      	lsls	r3, r3, #16
 8005fc6:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8005fcc:	8982      	ldrh	r2, [r0, #12]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005fce:	b570      	push	{r4, r5, r6, lr}
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005fd0:	890b      	ldrh	r3, [r1, #8]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005fd2:	460e      	mov	r6, r1
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005fd4:	8889      	ldrh	r1, [r1, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005fd6:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005fda:	430b      	orrs	r3, r1
 8005fdc:	8971      	ldrh	r1, [r6, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005fde:	f022 020c 	bic.w	r2, r2, #12	; 0xc
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005fe2:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005fe4:	0412      	lsls	r2, r2, #16
 8005fe6:	0c12      	lsrs	r2, r2, #16
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	4313      	orrs	r3, r2
 8005fec:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8005fee:	8a83      	ldrh	r3, [r0, #20]
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8005ff0:	89b2      	ldrh	r2, [r6, #12]
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8005ff2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ff6:	041b      	lsls	r3, r3, #16
 8005ff8:	0c1b      	lsrs	r3, r3, #16
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005ffa:	b088      	sub	sp, #32
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8005ffc:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005ffe:	4605      	mov	r5, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8006000:	8283      	strh	r3, [r0, #20]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006002:	9001      	str	r0, [sp, #4]
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  /* The hardware flow control is available only for USART1, USART2 and USART3 */          
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);
 8006004:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8006006:	a803      	add	r0, sp, #12
 8006008:	f7fe fe8e 	bl	8004d28 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 800600c:	4b10      	ldr	r3, [pc, #64]	(8006050 <USART_Init+0x94>)
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 800600e:	4811      	ldr	r0, [pc, #68]	(8006054 <USART_Init+0x98>)
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 8006010:	429d      	cmp	r5, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8006012:	bf0c      	ite	eq
 8006014:	9b06      	ldreq	r3, [sp, #24]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8006016:	9b05      	ldrne	r3, [sp, #20]
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8006018:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800601c:	6833      	ldr	r3, [r6, #0]
 800601e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	fbb1 f1f3 	udiv	r1, r1, r3
  tmpreg = (integerdivider / 0x64) << 0x04;
 8006028:	fba1 2300 	umull	r2, r3, r1, r0

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 800602c:	2264      	movs	r2, #100
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 800602e:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8006032:	fb0c 1212 	mls	r2, ip, r2, r1
 8006036:	0112      	lsls	r2, r2, #4
 8006038:	3232      	adds	r2, #50
 800603a:	fba2 2300 	umull	r2, r3, r2, r0
 800603e:	095b      	lsrs	r3, r3, #5
 8006040:	f003 030f 	and.w	r3, r3, #15	; 0xf

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 8006044:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8006048:	b29b      	uxth	r3, r3
 800604a:	812b      	strh	r3, [r5, #8]
}
 800604c:	b008      	add	sp, #32
 800604e:	bd70      	pop	{r4, r5, r6, pc}
 8006050:	40013800 	.word	0x40013800
 8006054:	51eb851f 	.word	0x51eb851f

08006058 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006058:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800605a:	4b22      	ldr	r3, [pc, #136]	(80060e4 <USART_DeInit+0x8c>)
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 800605c:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800605e:	4298      	cmp	r0, r3
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006060:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8006062:	d02b      	beq.n	80060bc <USART_DeInit+0x64>
 8006064:	d808      	bhi.n	8006078 <USART_DeInit+0x20>
 8006066:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800606a:	4298      	cmp	r0, r3
 800606c:	d016      	beq.n	800609c <USART_DeInit+0x44>
 800606e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006072:	4298      	cmp	r0, r3
 8006074:	d134      	bne.n	80060e0 <USART_DeInit+0x88>
 8006076:	e019      	b.n	80060ac <USART_DeInit+0x54>
 8006078:	4b1b      	ldr	r3, [pc, #108]	(80060e8 <USART_DeInit+0x90>)
 800607a:	4298      	cmp	r0, r3
 800607c:	d026      	beq.n	80060cc <USART_DeInit+0x74>
 800607e:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8006082:	4298      	cmp	r0, r3
 8006084:	d12c      	bne.n	80060e0 <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8006086:	2101      	movs	r1, #1
 8006088:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800608c:	f7fe fed2 	bl	8004e34 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8006090:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006094:	2100      	movs	r1, #0
 8006096:	f7fe fecd 	bl	8004e34 <RCC_APB2PeriphResetCmd>
 800609a:	e021      	b.n	80060e0 <USART_DeInit+0x88>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800609c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80060a0:	2101      	movs	r1, #1
 80060a2:	f7fe fed5 	bl	8004e50 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80060a6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80060aa:	e016      	b.n	80060da <USART_DeInit+0x82>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80060ac:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80060b0:	2101      	movs	r1, #1
 80060b2:	f7fe fecd 	bl	8004e50 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80060b6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80060ba:	e00e      	b.n	80060da <USART_DeInit+0x82>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80060bc:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80060c0:	2101      	movs	r1, #1
 80060c2:	f7fe fec5 	bl	8004e50 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80060c6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80060ca:	e006      	b.n	80060da <USART_DeInit+0x82>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80060cc:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80060d0:	2101      	movs	r1, #1
 80060d2:	f7fe febd 	bl	8004e50 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80060d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80060da:	2100      	movs	r1, #0
 80060dc:	f7fe feb8 	bl	8004e50 <RCC_APB1PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 80060e0:	b003      	add	sp, #12
 80060e2:	bd00      	pop	{pc}
 80060e4:	40004c00 	.word	0x40004c00
 80060e8:	40005000 	.word	0x40005000

080060ec <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 80060ec:	bf30      	wfi
    BX r14
 80060ee:	4770      	bx	lr

080060f0 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 80060f0:	bf20      	wfe
    BX r14
 80060f2:	4770      	bx	lr

080060f4 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 80060f4:	bf40      	sev
    BX r14
 80060f6:	4770      	bx	lr

080060f8 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 80060f8:	f3bf 8f6f 	isb	sy
    BX r14
 80060fc:	4770      	bx	lr

080060fe <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 80060fe:	f3bf 8f4f 	dsb	sy
    BX r14
 8006102:	4770      	bx	lr

08006104 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8006104:	f3bf 8f5f 	dmb	sy
    BX r14
 8006108:	4770      	bx	lr

0800610a <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 800610a:	df01      	svc	1
    BX r14
 800610c:	4770      	bx	lr

0800610e <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 800610e:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 8006112:	4770      	bx	lr

08006114 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8006114:	f380 8814 	msr	CONTROL, r0
  ISB
 8006118:	f3bf 8f6f 	isb	sy
  BX r14
 800611c:	4770      	bx	lr

0800611e <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 800611e:	f3ef 8009 	mrs	r0, PSP
  BX r14
 8006122:	4770      	bx	lr

08006124 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8006124:	f380 8809 	msr	PSP, r0
    BX r14
 8006128:	4770      	bx	lr

0800612a <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 800612a:	f3ef 8008 	mrs	r0, MSP
  BX r14
 800612e:	4770      	bx	lr

08006130 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8006130:	f380 8808 	msr	MSP, r0
    BX r14
 8006134:	4770      	bx	lr

08006136 <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 8006136:	b672      	cpsid	i
  BX r14
 8006138:	4770      	bx	lr

0800613a <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 800613a:	b662      	cpsie	i
  BX r14
 800613c:	4770      	bx	lr

0800613e <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 800613e:	b671      	cpsid	f
  BX r14
 8006140:	4770      	bx	lr

08006142 <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 8006142:	b661      	cpsie	f
  BX r14
 8006144:	4770      	bx	lr

08006146 <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 8006146:	f380 8811 	msr	BASEPRI, r0
  BX r14
 800614a:	4770      	bx	lr

0800614c <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 800614c:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  BX r14
 8006150:	4770      	bx	lr

08006152 <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 8006152:	ba40      	rev16	r0, r0
  BX r14
 8006154:	4770      	bx	lr

08006156 <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 8006156:	ba00      	rev	r0, r0
  BX r14
 8006158:	4770      	bx	lr
	...

0800615c <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 800615c:	f02d 0107 	bic.w	r1, sp, #7	; 0x7
 8006160:	4668      	mov	r0, sp
 8006162:	468d      	mov	sp, r1
 8006164:	b501      	push	{r0, lr}
 8006166:	2200      	movs	r2, #0

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8006168:	490c      	ldr	r1, [pc, #48]	(800619c <Reset_Handler+0x40>)
 800616a:	f8df c034 	ldr.w	ip, [pc, #52]	; 80061a0 <Reset_Handler+0x44>
    {
        *(pulDest++) = *(pulSrc++);
 800616e:	480d      	ldr	r0, [pc, #52]	(80061a4 <Reset_Handler+0x48>)
 8006170:	e002      	b.n	8006178 <Reset_Handler+0x1c>
 8006172:	5883      	ldr	r3, [r0, r2]
 8006174:	508b      	str	r3, [r1, r2]
 8006176:	3204      	adds	r2, #4

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8006178:	eb01 0302 	add.w	r3, r1, r2
 800617c:	4563      	cmp	r3, ip
 800617e:	d3f8      	bcc.n	8006172 <Reset_Handler+0x16>
 8006180:	4b09      	ldr	r3, [pc, #36]	(80061a8 <Reset_Handler+0x4c>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8006182:	490a      	ldr	r1, [pc, #40]	(80061ac <Reset_Handler+0x50>)
    {
        *(pulDest++) = 0;
 8006184:	2200      	movs	r2, #0
 8006186:	e001      	b.n	800618c <Reset_Handler+0x30>
 8006188:	f843 2b04 	str.w	r2, [r3], #4
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 800618c:	428b      	cmp	r3, r1
 800618e:	d3fb      	bcc.n	8006188 <Reset_Handler+0x2c>
    }

    //
    // Call the application's entry point.
    //
    main();
 8006190:	f7fc ffee 	bl	8003170 <main>
}
 8006194:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8006198:	4685      	mov	sp, r0
 800619a:	4770      	bx	lr
 800619c:	20000000 	.word	0x20000000
 80061a0:	2000000c 	.word	0x2000000c
 80061a4:	080061ec 	.word	0x080061ec
 80061a8:	2000000c 	.word	0x2000000c
 80061ac:	20000054 	.word	0x20000054

080061b0 <APBAHBPrescTable>:
 80061b0:	00000000 	.word	0x00000000
 80061b4:	04030201 	.word	0x04030201
 80061b8:	04030201 	.word	0x04030201
 80061bc:	09080706 	.word	0x09080706

080061c0 <ADCPrescTable>:
 80061c0:	08060402 	.word	0x08060402
 80061c4:	324d4954 	.word	0x324d4954
 80061c8:	52534920 	.word	0x52534920
 80061cc:	000d200a 	.word	0x000d200a
 80061d0:	4c454820 	.word	0x4c454820
 80061d4:	3a204f4c 	.word	0x3a204f4c
 80061d8:	000d0a29 	.word	0x000d0a29
 80061dc:	736e6573 	.word	0x736e6573
 80061e0:	3120726f 	.word	0x3120726f
 80061e4:	6568003a 	.word	0x6568003a
 80061e8:	0000006a 	.word	0x0000006a

Disassembly of section .data:

20000000 <Baudrate_DXL>:
20000000:	000f4240 	.word	0x000f4240

20000004 <Baudrate_PC>:
20000004:	0000e100 	.word	0x0000e100

20000008 <SCALE>:
20000008:	3f333333 	.word	0x3f333333

Disassembly of section .bss:

2000000c <PC_RX_buff_index>:
2000000c:	00000000 	.word	0x00000000

20000010 <PC_data_rdy>:
20000010:	00000000 	.word	0x00000000

20000014 <gwTimingDelay>:
20000014:	00000000 	.word	0x00000000

20000018 <gw1msCounter>:
20000018:	00000000 	.word	0x00000000

2000001c <PC_RX_com_buf>:
	...

2000002c <DXL_RX_buff_index>:
2000002c:	00000000 	.word	0x00000000

20000030 <DXL_TX_buff_index>:
20000030:	00000000 	.word	0x00000000

20000034 <DXL_RX_com_buf>:
	...

20000043 <DXL_TX_com_buf>:
	...

Disassembly of section ._usrstack:

20000054 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5728203a 	undefined
   8:	52416e69 	subpl	r6, r1, #1680	; 0x690
   c:	614d204d 	cmpvs	sp, sp, asr #32
  10:	20686372 	rsbcs	r6, r8, r2, ror r3
  14:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  20:	43434700 	movtmi	r4, #14080	; 0x3700
  24:	5728203a 	undefined
  28:	52416e69 	subpl	r6, r1, #1680	; 0x690
  2c:	614d204d 	cmpvs	sp, sp, asr #32
  30:	20686372 	rsbcs	r6, r8, r2, ror r3
  34:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  38:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  3c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  40:	43434700 	movtmi	r4, #14080	; 0x3700
  44:	5728203a 	undefined
  48:	52416e69 	subpl	r6, r1, #1680	; 0x690
  4c:	614d204d 	cmpvs	sp, sp, asr #32
  50:	20686372 	rsbcs	r6, r8, r2, ror r3
  54:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  58:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  5c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  60:	43434700 	movtmi	r4, #14080	; 0x3700
  64:	5728203a 	undefined
  68:	52416e69 	subpl	r6, r1, #1680	; 0x690
  6c:	614d204d 	cmpvs	sp, sp, asr #32
  70:	20686372 	rsbcs	r6, r8, r2, ror r3
  74:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  78:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  7c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  80:	43434700 	movtmi	r4, #14080	; 0x3700
  84:	5728203a 	undefined
  88:	52416e69 	subpl	r6, r1, #1680	; 0x690
  8c:	614d204d 	cmpvs	sp, sp, asr #32
  90:	20686372 	rsbcs	r6, r8, r2, ror r3
  94:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  98:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  9c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  a0:	43434700 	movtmi	r4, #14080	; 0x3700
  a4:	5728203a 	undefined
  a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ac:	614d204d 	cmpvs	sp, sp, asr #32
  b0:	20686372 	rsbcs	r6, r8, r2, ror r3
  b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  c0:	43434700 	movtmi	r4, #14080	; 0x3700
  c4:	5728203a 	undefined
  c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  cc:	614d204d 	cmpvs	sp, sp, asr #32
  d0:	20686372 	rsbcs	r6, r8, r2, ror r3
  d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  e0:	43434700 	movtmi	r4, #14080	; 0x3700
  e4:	5728203a 	undefined
  e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ec:	614d204d 	cmpvs	sp, sp, asr #32
  f0:	20686372 	rsbcs	r6, r8, r2, ror r3
  f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 100:	43434700 	movtmi	r4, #14080	; 0x3700
 104:	5728203a 	undefined
 108:	52416e69 	subpl	r6, r1, #1680	; 0x690
 10c:	614d204d 	cmpvs	sp, sp, asr #32
 110:	20686372 	rsbcs	r6, r8, r2, ror r3
 114:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 118:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 11c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 120:	43434700 	movtmi	r4, #14080	; 0x3700
 124:	5728203a 	undefined
 128:	52416e69 	subpl	r6, r1, #1680	; 0x690
 12c:	614d204d 	cmpvs	sp, sp, asr #32
 130:	20686372 	rsbcs	r6, r8, r2, ror r3
 134:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 138:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 13c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 140:	43434700 	movtmi	r4, #14080	; 0x3700
 144:	5728203a 	undefined
 148:	52416e69 	subpl	r6, r1, #1680	; 0x690
 14c:	614d204d 	cmpvs	sp, sp, asr #32
 150:	20686372 	rsbcs	r6, r8, r2, ror r3
 154:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 158:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 15c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 160:	43434700 	movtmi	r4, #14080	; 0x3700
 164:	5728203a 	undefined
 168:	52416e69 	subpl	r6, r1, #1680	; 0x690
 16c:	614d204d 	cmpvs	sp, sp, asr #32
 170:	20686372 	rsbcs	r6, r8, r2, ror r3
 174:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 178:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 17c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 180:	43434700 	movtmi	r4, #14080	; 0x3700
 184:	5728203a 	undefined
 188:	52416e69 	subpl	r6, r1, #1680	; 0x690
 18c:	614d204d 	cmpvs	sp, sp, asr #32
 190:	20686372 	rsbcs	r6, r8, r2, ror r3
 194:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 198:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 19c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1a0:	43434700 	movtmi	r4, #14080	; 0x3700
 1a4:	5728203a 	undefined
 1a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ac:	614d204d 	cmpvs	sp, sp, asr #32
 1b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1c0:	43434700 	movtmi	r4, #14080	; 0x3700
 1c4:	5728203a 	undefined
 1c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1cc:	614d204d 	cmpvs	sp, sp, asr #32
 1d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1e0:	43434700 	movtmi	r4, #14080	; 0x3700
 1e4:	5728203a 	undefined
 1e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ec:	614d204d 	cmpvs	sp, sp, asr #32
 1f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 200:	43434700 	movtmi	r4, #14080	; 0x3700
 204:	5728203a 	undefined
 208:	52416e69 	subpl	r6, r1, #1680	; 0x690
 20c:	614d204d 	cmpvs	sp, sp, asr #32
 210:	20686372 	rsbcs	r6, r8, r2, ror r3
 214:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 218:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 21c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 220:	43434700 	movtmi	r4, #14080	; 0x3700
 224:	5728203a 	undefined
 228:	52416e69 	subpl	r6, r1, #1680	; 0x690
 22c:	614d204d 	cmpvs	sp, sp, asr #32
 230:	20686372 	rsbcs	r6, r8, r2, ror r3
 234:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 238:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 23c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 240:	43434700 	movtmi	r4, #14080	; 0x3700
 244:	5728203a 	undefined
 248:	52416e69 	subpl	r6, r1, #1680	; 0x690
 24c:	614d204d 	cmpvs	sp, sp, asr #32
 250:	20686372 	rsbcs	r6, r8, r2, ror r3
 254:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 258:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 25c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 260:	43434700 	movtmi	r4, #14080	; 0x3700
 264:	5728203a 	undefined
 268:	52416e69 	subpl	r6, r1, #1680	; 0x690
 26c:	614d204d 	cmpvs	sp, sp, asr #32
 270:	20686372 	rsbcs	r6, r8, r2, ror r3
 274:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 278:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 27c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 280:	43434700 	movtmi	r4, #14080	; 0x3700
 284:	5728203a 	undefined
 288:	52416e69 	subpl	r6, r1, #1680	; 0x690
 28c:	614d204d 	cmpvs	sp, sp, asr #32
 290:	20686372 	rsbcs	r6, r8, r2, ror r3
 294:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 298:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 29c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2a0:	43434700 	movtmi	r4, #14080	; 0x3700
 2a4:	5728203a 	undefined
 2a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ac:	614d204d 	cmpvs	sp, sp, asr #32
 2b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2c0:	43434700 	movtmi	r4, #14080	; 0x3700
 2c4:	5728203a 	undefined
 2c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2cc:	614d204d 	cmpvs	sp, sp, asr #32
 2d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2e0:	43434700 	movtmi	r4, #14080	; 0x3700
 2e4:	5728203a 	undefined
 2e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ec:	614d204d 	cmpvs	sp, sp, asr #32
 2f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 300:	43434700 	movtmi	r4, #14080	; 0x3700
 304:	5728203a 	undefined
 308:	52416e69 	subpl	r6, r1, #1680	; 0x690
 30c:	614d204d 	cmpvs	sp, sp, asr #32
 310:	20686372 	rsbcs	r6, r8, r2, ror r3
 314:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 318:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 31c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 320:	43434700 	movtmi	r4, #14080	; 0x3700
 324:	5728203a 	undefined
 328:	52416e69 	subpl	r6, r1, #1680	; 0x690
 32c:	614d204d 	cmpvs	sp, sp, asr #32
 330:	20686372 	rsbcs	r6, r8, r2, ror r3
 334:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 338:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 33c:	00302e33 	eorseq	r2, r0, r3, lsr lr

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000000c 	andeq	r0, r0, ip
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	004d0002 	subeq	r0, sp, r2
  30:	00040000 	andeq	r0, r4, r0
	...
  3c:	00000104 	andeq	r0, r0, r4, lsl #2
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00d10002 	sbcseq	r0, r1, r2
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  5c:	000000dc 	ldrdeq	r0, [r0], -ip
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	05820002 	streq	r0, [r2, #2]
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	08003210 	stmdaeq	r0, {r4, r9, ip, sp}
  7c:	00000144 	andeq	r0, r0, r4, asr #2
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	0b300002 	bleq	c0009c <__Stack_Size+0xbffc9c>
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	08003354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip, sp}
  9c:	00000228 	andeq	r0, r0, r8, lsr #4
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	10580002 	subsne	r0, r8, r2
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	0800357c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, ip, sp}
  bc:	0000015c 	andeq	r0, r0, ip, asr r1
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	14030002 	strne	r0, [r3], #-2
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	080036d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip, sp}
  dc:	000001ec 	andeq	r0, r0, ip, ror #3
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	18210002 	stmdane	r1!, {r1}
  f0:	00040000 	andeq	r0, r4, r0
	...
  fc:	000000ec 	andeq	r0, r0, ip, ror #1
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	198a0002 	stmibne	sl, {r1}
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	080038c4 	stmdaeq	r0, {r2, r6, r7, fp, ip, sp}
 11c:	000002f4 	strdeq	r0, [r0], -r4
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	1d440002 	stclne	0, cr0, [r4, #-8]
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	08003bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp, ip, sp}
 13c:	00000394 	muleq	r0, r4, r3
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	28630002 	stmdacs	r3!, {r1}^
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	08003f4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, fp, ip, sp}
 15c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	2f9d0002 	svccs	0x009d0002
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	08004474 	stmdaeq	r0, {r2, r4, r5, r6, sl, lr}
 17c:	00000288 	andeq	r0, r0, r8, lsl #5
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	35e50002 	strbcc	r0, [r5, #2]!
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	080046fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, lr}
 19c:	00000384 	andeq	r0, r0, r4, lsl #7
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	3ecc0002 	cdpcc	0, 12, cr0, cr12, cr2, {0}
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	08004a80 	stmdaeq	r0, {r7, r9, fp, lr}
 1bc:	000000e0 	andeq	r0, r0, r0, ror #1
	...
 1c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1cc:	41130002 	tstmi	r3, r2
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	08004b60 	stmdaeq	r0, {r5, r6, r8, r9, fp, lr}
 1dc:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 1e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ec:	49d00002 	ldmibmi	r0, {r1}^
 1f0:	00040000 	andeq	r0, r4, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	08004f04 	stmdaeq	r0, {r2, r8, r9, sl, fp, lr}
 1fc:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	4bbf0002 	blmi	fefc021c <SCS_BASE+0x1efb221c>
 210:	00040000 	andeq	r0, r4, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	08004fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp, lr}
 21c:	00000d88 	andeq	r0, r0, r8, lsl #27
	...
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	6d080002 	stcvs	0, cr0, [r8, #-8]
 230:	00040000 	andeq	r0, r4, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	08005d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, ip, lr}
 23c:	000003bc 	strheq	r0, [r0], -ip
	...
 248:	0000001c 	andeq	r0, r0, ip, lsl r0
 24c:	76580002 	ldrbvc	r0, [r8], -r2
 250:	00040000 	andeq	r0, r4, r0
 254:	00000000 	andeq	r0, r0, r0
 258:	080060ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sp, lr}
 25c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 268:	0000001c 	andeq	r0, r0, ip, lsl r0
 26c:	76f10002 	ldrbtvc	r0, [r1], r2
 270:	00040000 	andeq	r0, r4, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	0800615c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sp, lr}
 27c:	00000054 	andeq	r0, r0, r4, asr r0
	...
 288:	0000001c 	andeq	r0, r0, ip, lsl r0
 28c:	77f70002 	ldrbvc	r0, [r7, r2]!
 290:	00040000 	andeq	r0, r4, r0
	...
 29c:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ac:	78bc0002 	ldmvc	ip!, {r1}
 2b0:	00040000 	andeq	r0, r4, r0
	...
 2bc:	00000030 	andeq	r0, r0, r0, lsr r0
	...
 2c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2cc:	8b300002 	blhi	c002dc <__Stack_Size+0xbffedc>
 2d0:	00040000 	andeq	r0, r4, r0
	...
 2dc:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 2e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ec:	8c760002 	ldclhi	0, cr0, [r6], #-8
 2f0:	00040000 	andeq	r0, r4, r0
	...
 2fc:	000000d0 	ldrdeq	r0, [r0], -r0
	...
 308:	0000001c 	andeq	r0, r0, ip, lsl r0
 30c:	8d890002 	stchi	0, cr0, [r9, #8]
 310:	00040000 	andeq	r0, r4, r0
	...
 31c:	0000009c 	muleq	r0, ip, r0
	...
 328:	0000001c 	andeq	r0, r0, ip, lsl r0
 32c:	972e0002 	strls	r0, [lr, -r2]!
 330:	00040000 	andeq	r0, r4, r0
	...
 33c:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
 348:	00000024 	andeq	r0, r0, r4, lsr #32
 34c:	a0e00002 	rscge	r0, r0, r2
 350:	00040000 	andeq	r0, r4, r0
	...
 35c:	0000000c 	andeq	r0, r0, ip
 360:	00000000 	andeq	r0, r0, r0
 364:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
       0:	00000079 	andeq	r0, r0, r9, ror r0
       4:	00d10002 	sbcseq	r0, r1, r2
       8:	04b10000 	ldrteq	r0, [r1]
       c:	03660000 	cmneq	r6, #0	; 0x0
      10:	5f5f0000 	svcpl	0x005f0000
      14:	5f525349 	svcpl	0x00525349
      18:	414c4544 	cmpmi	ip, r4, asr #10
      1c:	03790059 	cmneq	r9, #89	; 0x59
      20:	5f5f0000 	svcpl	0x005f0000
      24:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
      28:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      2c:	00038d00 	andeq	r8, r3, r0, lsl #26
      30:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
      34:	0446006e 	strbeq	r0, [r6], #-110
      38:	61420000 	cmpvs	r2, r0
      3c:	61726475 	cmnvs	r2, r5, ror r4
      40:	445f6574 	ldrbmi	r6, [pc], #1396	; 48 <_Minimum_Stack_Size-0xb8>
      44:	58004c58 	stmdapl	r0, {r3, r4, r6, sl, fp, lr}
      48:	42000004 	andmi	r0, r0, #4	; 0x4
      4c:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
      50:	5f657461 	svcpl	0x00657461
      54:	7a004350 	bvc	10d9c <__Stack_Size+0x1099c>
      58:	41000004 	tstmi	r0, r4
      5c:	65724344 	ldrbvs	r4, [r2, #-836]!
      60:	75625f73 	strbvc	r5, [r2, #-3955]!
      64:	048c0066 	streq	r0, [ip], #102
      68:	69640000 	stmdbvs	r4!, {}^
      6c:	9e006666 	cfmadd32ls	mvax3, mvfx6, mvfx0, mvfx6
      70:	53000004 	movwpl	r0, #4	; 0x4
      74:	454c4143 	strbmi	r4, [ip, #-323]
      78:	00000000 	andeq	r0, r0, r0
      7c:	00063800 	andeq	r3, r6, r0, lsl #16
      80:	82000200 	andhi	r0, r0, #0	; 0x0
      84:	ae000005 	cdpge	0, 0, cr0, cr0, cr5, {0}
      88:	52000005 	andpl	r0, r0, #5	; 0x5
      8c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
      90:	7845494d 	stmdavc	r5, {r0, r2, r3, r6, r8, fp, lr}^
      94:	74706563 	ldrbtvc	r6, [r0], #-1379
      98:	006e6f69 	rsbeq	r6, lr, r9, ror #30
      9c:	00000065 	andeq	r0, r0, r5, rrx
      a0:	64726148 	ldrbtvs	r6, [r2], #-328
      a4:	6c756146 	ldfvse	f6, [r5], #-280
      a8:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
      ac:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
      b0:	78006e6f 	stmdavc	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
      b4:	4d000000 	stcmi	0, cr0, [r0]
      b8:	614d6d65 	cmpvs	sp, r5, ror #26
      bc:	6567616e 	strbvs	r6, [r7, #-366]!
      c0:	65637845 	strbvs	r7, [r3, #-2117]!
      c4:	6f697470 	svcvs	0x00697470
      c8:	008b006e 	addeq	r0, fp, lr, rrx
      cc:	75420000 	strbvc	r0, [r2]
      d0:	75614673 	strbvc	r4, [r1, #-1651]!
      d4:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
      d8:	74706563 	ldrbtvc	r6, [r0], #-1379
      dc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
      e0:	0000009e 	muleq	r0, lr, r0
      e4:	67617355 	undefined
      e8:	75614665 	strbvc	r4, [r1, #-1637]!
      ec:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
      f0:	74706563 	ldrbtvc	r6, [r0], #-1379
      f4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
      f8:	000000b1 	strheq	r0, [r0], -r1
      fc:	75626544 	strbvc	r6, [r2, #-1348]!
     100:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
     104:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
     108:	0000c400 	andeq	ip, r0, r0, lsl #8
     10c:	43565300 	cmpmi	r6, #0	; 0x0
     110:	646e6148 	strbtvs	r6, [lr], #-328
     114:	0072656c 	rsbseq	r6, r2, ip, ror #10
     118:	000000d7 	ldrdeq	r0, [r0], -r7
     11c:	646e6550 	strbtvs	r6, [lr], #-1360
     120:	00435653 	subeq	r5, r3, r3, asr r6
     124:	000000ea 	andeq	r0, r0, sl, ror #1
     128:	47445757 	smlsldmi	r5, r4, r7, r7
     12c:	5152495f 	cmppl	r2, pc, asr r9
     130:	646e6148 	strbtvs	r6, [lr], #-328
     134:	0072656c 	rsbseq	r6, r2, ip, ror #10
     138:	000000fd 	strdeq	r0, [r0], -sp
     13c:	5f445650 	svcpl	0x00445650
     140:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     144:	6c646e61 	stclvs	14, cr6, [r4], #-388
     148:	10007265 	andne	r7, r0, r5, ror #4
     14c:	54000001 	strpl	r0, [r0], #-1
     150:	45504d41 	ldrbmi	r4, [r0, #-3393]
     154:	52495f52 	subpl	r5, r9, #328	; 0x148
     158:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     15c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     160:	00012300 	andeq	r2, r1, r0, lsl #6
     164:	43545200 	cmpmi	r4, #0	; 0x0
     168:	5152495f 	cmppl	r2, pc, asr r9
     16c:	646e6148 	strbtvs	r6, [lr], #-328
     170:	0072656c 	rsbseq	r6, r2, ip, ror #10
     174:	00000136 	andeq	r0, r0, r6, lsr r1
     178:	53414c46 	movtpl	r4, #7238	; 0x1c46
     17c:	52495f48 	subpl	r5, r9, #288	; 0x120
     180:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     184:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     188:	00014900 	andeq	r4, r1, r0, lsl #18
     18c:	43435200 	movtmi	r5, #12800	; 0x3200
     190:	5152495f 	cmppl	r2, pc, asr r9
     194:	646e6148 	strbtvs	r6, [lr], #-328
     198:	0072656c 	rsbseq	r6, r2, ip, ror #10
     19c:	0000015c 	andeq	r0, r0, ip, asr r1
     1a0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     1a4:	52495f30 	subpl	r5, r9, #192	; 0xc0
     1a8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     1ac:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     1b0:	00016f00 	andeq	r6, r1, r0, lsl #30
     1b4:	54584500 	ldrbpl	r4, [r8], #-1280
     1b8:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^
     1bc:	61485152 	cmpvs	r8, r2, asr r1
     1c0:	656c646e 	strbvs	r6, [ip, #-1134]!
     1c4:	01820072 	orreq	r0, r2, r2, ror r0
     1c8:	58450000 	stmdapl	r5, {}^
     1cc:	5f324954 	svcpl	0x00324954
     1d0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1d4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     1d8:	95007265 	strls	r7, [r0, #-613]
     1dc:	45000001 	strmi	r0, [r0, #-1]
     1e0:	33495458 	movtcc	r5, #37976	; 0x9458
     1e4:	5152495f 	cmppl	r2, pc, asr r9
     1e8:	646e6148 	strbtvs	r6, [lr], #-328
     1ec:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1f0:	000001a8 	andeq	r0, r0, r8, lsr #3
     1f4:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     1f8:	52495f34 	subpl	r5, r9, #208	; 0xd0
     1fc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     200:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     204:	0001bc00 	andeq	fp, r1, r0, lsl #24
     208:	414d4400 	cmpmi	sp, r0, lsl #8
     20c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     210:	656e6e61 	strbvs	r6, [lr, #-3681]!
     214:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^
     218:	61485152 	cmpvs	r8, r2, asr r1
     21c:	656c646e 	strbvs	r6, [ip, #-1134]!
     220:	01d00072 	bicseq	r0, r0, r2, ror r0
     224:	4d440000 	stclmi	0, cr0, [r4]
     228:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     22c:	6e6e6168 	powvsez	f6, f6, #0.0
     230:	5f326c65 	svcpl	0x00326c65
     234:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     238:	6c646e61 	stclvs	14, cr6, [r4], #-388
     23c:	e4007265 	str	r7, [r0], #-613
     240:	44000001 	strmi	r0, [r0], #-1
     244:	5f31414d 	svcpl	0x0031414d
     248:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     24c:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     250:	5152495f 	cmppl	r2, pc, asr r9
     254:	646e6148 	strbtvs	r6, [lr], #-328
     258:	0072656c 	rsbseq	r6, r2, ip, ror #10
     25c:	000001f8 	strdeq	r0, [r0], -r8
     260:	31414d44 	cmpcc	r1, r4, asr #26
     264:	6168435f 	cmnvs	r8, pc, asr r3
     268:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     26c:	52495f34 	subpl	r5, r9, #208	; 0xd0
     270:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     274:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     278:	00020c00 	andeq	r0, r2, r0, lsl #24
     27c:	414d4400 	cmpmi	sp, r0, lsl #8
     280:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     284:	656e6e61 	strbvs	r6, [lr, #-3681]!
     288:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^
     28c:	61485152 	cmpvs	r8, r2, asr r1
     290:	656c646e 	strbvs	r6, [ip, #-1134]!
     294:	02200072 	eoreq	r0, r0, #114	; 0x72
     298:	4d440000 	stclmi	0, cr0, [r4]
     29c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     2a0:	6e6e6168 	powvsez	f6, f6, #0.0
     2a4:	5f366c65 	svcpl	0x00366c65
     2a8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2ac:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2b0:	34007265 	strcc	r7, [r0], #-613
     2b4:	44000002 	strmi	r0, [r0], #-2
     2b8:	5f31414d 	svcpl	0x0031414d
     2bc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     2c0:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
     2c4:	5152495f 	cmppl	r2, pc, asr r9
     2c8:	646e6148 	strbtvs	r6, [lr], #-328
     2cc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2d0:	00000248 	andeq	r0, r0, r8, asr #4
     2d4:	5f425355 	svcpl	0x00425355
     2d8:	435f5048 	cmpmi	pc, #72	; 0x48
     2dc:	545f4e41 	ldrbpl	r4, [pc], #3649	; 2e4 <_Minimum_Stack_Size+0x1e4>
     2e0:	52495f58 	subpl	r5, r9, #352	; 0x160
     2e4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2e8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2ec:	00025c00 	andeq	r5, r2, r0, lsl #24
     2f0:	42535500 	subsmi	r5, r3, #0	; 0x0
     2f4:	5f504c5f 	svcpl	0x00504c5f
     2f8:	5f4e4143 	svcpl	0x004e4143
     2fc:	5f305852 	svcpl	0x00305852
     300:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     304:	6c646e61 	stclvs	14, cr6, [r4], #-388
     308:	70007265 	andvc	r7, r0, r5, ror #4
     30c:	43000002 	movwmi	r0, #2	; 0x2
     310:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     314:	495f3158 	ldmdbmi	pc, {r3, r4, r6, r8, ip, sp}^
     318:	61485152 	cmpvs	r8, r2, asr r1
     31c:	656c646e 	strbvs	r6, [ip, #-1134]!
     320:	02840072 	addeq	r0, r4, #114	; 0x72
     324:	41430000 	cmpmi	r3, r0
     328:	43535f4e 	cmpmi	r3, #312	; 0x138
     32c:	52495f45 	subpl	r5, r9, #276	; 0x114
     330:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     334:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     338:	00029800 	andeq	r9, r2, r0, lsl #16
     33c:	54584500 	ldrbpl	r4, [r8], #-1280
     340:	355f3949 	ldrbcc	r3, [pc, #-2377]	; fffff9ff <SCS_BASE+0x1fff19ff>
     344:	5152495f 	cmppl	r2, pc, asr r9
     348:	646e6148 	strbtvs	r6, [lr], #-328
     34c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     350:	000002ac 	andeq	r0, r0, ip, lsr #5
     354:	314d4954 	cmpcc	sp, r4, asr r9
     358:	4b52425f 	blmi	1490cdc <__Stack_Size+0x14908dc>
     35c:	5152495f 	cmppl	r2, pc, asr r9
     360:	646e6148 	strbtvs	r6, [lr], #-328
     364:	0072656c 	rsbseq	r6, r2, ip, ror #10
     368:	000002c0 	andeq	r0, r0, r0, asr #5
     36c:	314d4954 	cmpcc	sp, r4, asr r9
     370:	5f50555f 	svcpl	0x0050555f
     374:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     378:	6c646e61 	stclvs	14, cr6, [r4], #-388
     37c:	d4007265 	strle	r7, [r0], #-613
     380:	54000002 	strpl	r0, [r0], #-2
     384:	5f314d49 	svcpl	0x00314d49
     388:	5f475254 	svcpl	0x00475254
     38c:	5f4d4f43 	svcpl	0x004d4f43
     390:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     394:	6c646e61 	stclvs	14, cr6, [r4], #-388
     398:	e8007265 	stmda	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     39c:	54000002 	strpl	r0, [r0], #-2
     3a0:	5f314d49 	svcpl	0x00314d49
     3a4:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     3a8:	61485152 	cmpvs	r8, r2, asr r1
     3ac:	656c646e 	strbvs	r6, [ip, #-1134]!
     3b0:	02fc0072 	rscseq	r0, ip, #114	; 0x72
     3b4:	49540000 	ldmdbmi	r4, {}^
     3b8:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^
     3bc:	61485152 	cmpvs	r8, r2, asr r1
     3c0:	656c646e 	strbvs	r6, [ip, #-1134]!
     3c4:	03100072 	tsteq	r0, #114	; 0x72
     3c8:	49540000 	ldmdbmi	r4, {}^
     3cc:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^
     3d0:	61485152 	cmpvs	r8, r2, asr r1
     3d4:	656c646e 	strbvs	r6, [ip, #-1134]!
     3d8:	03240072 	teqeq	r4, #114	; 0x72
     3dc:	32490000 	subcc	r0, r9, #0	; 0x0
     3e0:	455f3143 	ldrbmi	r3, [pc, #-323]	; 2a5 <_Minimum_Stack_Size+0x1a5>
     3e4:	52495f56 	subpl	r5, r9, #344	; 0x158
     3e8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3ec:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3f0:	00033800 	andeq	r3, r3, r0, lsl #16
     3f4:	43324900 	teqmi	r2, #0	; 0x0
     3f8:	52455f31 	subpl	r5, r5, #196	; 0xc4
     3fc:	5152495f 	cmppl	r2, pc, asr r9
     400:	646e6148 	strbtvs	r6, [lr], #-328
     404:	0072656c 	rsbseq	r6, r2, ip, ror #10
     408:	0000034c 	andeq	r0, r0, ip, asr #6
     40c:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     410:	5f56455f 	svcpl	0x0056455f
     414:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     418:	6c646e61 	stclvs	14, cr6, [r4], #-388
     41c:	60007265 	andvs	r7, r0, r5, ror #4
     420:	49000003 	stmdbmi	r0, {r0, r1}
     424:	5f324332 	svcpl	0x00324332
     428:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     42c:	61485152 	cmpvs	r8, r2, asr r1
     430:	656c646e 	strbvs	r6, [ip, #-1134]!
     434:	03740072 	cmneq	r4, #114	; 0x72
     438:	50530000 	subspl	r0, r3, r0
     43c:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^
     440:	61485152 	cmpvs	r8, r2, asr r1
     444:	656c646e 	strbvs	r6, [ip, #-1134]!
     448:	03880072 	orreq	r0, r8, #114	; 0x72
     44c:	50530000 	subspl	r0, r3, r0
     450:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     454:	61485152 	cmpvs	r8, r2, asr r1
     458:	656c646e 	strbvs	r6, [ip, #-1134]!
     45c:	039c0072 	orrseq	r0, ip, #114	; 0x72
     460:	53550000 	cmppl	r5, #0	; 0x0
     464:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
     468:	5152495f 	cmppl	r2, pc, asr r9
     46c:	646e6148 	strbtvs	r6, [lr], #-328
     470:	0072656c 	rsbseq	r6, r2, ip, ror #10
     474:	000003b0 	strheq	r0, [r0], -r0
     478:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     47c:	315f3531 	cmpcc	pc, r1, lsr r5
     480:	52495f30 	subpl	r5, r9, #192	; 0xc0
     484:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     488:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     48c:	0003c400 	andeq	ip, r3, r0, lsl #8
     490:	43545200 	cmpmi	r4, #0	; 0x0
     494:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
     498:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
     49c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4a0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4a4:	0003d800 	andeq	sp, r3, r0, lsl #16
     4a8:	42535500 	subsmi	r5, r3, #0	; 0x0
     4ac:	656b6157 	strbvs	r6, [fp, #-343]!
     4b0:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^
     4b4:	61485152 	cmpvs	r8, r2, asr r1
     4b8:	656c646e 	strbvs	r6, [ip, #-1134]!
     4bc:	03ec0072 	mvneq	r0, #114	; 0x72
     4c0:	49540000 	ldmdbmi	r4, {}^
     4c4:	425f384d 	subsmi	r3, pc, #5046272	; 0x4d0000
     4c8:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^
     4cc:	61485152 	cmpvs	r8, r2, asr r1
     4d0:	656c646e 	strbvs	r6, [ip, #-1134]!
     4d4:	04000072 	streq	r0, [r0], #-114
     4d8:	49540000 	ldmdbmi	r4, {}^
     4dc:	555f384d 	ldrbpl	r3, [pc, #-2125]	; fffffc97 <SCS_BASE+0x1fff1c97>
     4e0:	52495f50 	subpl	r5, r9, #320	; 0x140
     4e4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4e8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4ec:	00041400 	andeq	r1, r4, r0, lsl #8
     4f0:	4d495400 	cfstrdmi	mvd5, [r9]
     4f4:	52545f38 	subspl	r5, r4, #224	; 0xe0
     4f8:	4f435f47 	svcmi	0x00435f47
     4fc:	52495f4d 	subpl	r5, r9, #308	; 0x134
     500:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     504:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     508:	00042800 	andeq	r2, r4, r0, lsl #16
     50c:	4d495400 	cfstrdmi	mvd5, [r9]
     510:	43435f38 	movtmi	r5, #16184	; 0x3f38
     514:	5152495f 	cmppl	r2, pc, asr r9
     518:	646e6148 	strbtvs	r6, [lr], #-328
     51c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     520:	0000043c 	andeq	r0, r0, ip, lsr r4
     524:	33434441 	movtcc	r4, #13377	; 0x3441
     528:	5152495f 	cmppl	r2, pc, asr r9
     52c:	646e6148 	strbtvs	r6, [lr], #-328
     530:	0072656c 	rsbseq	r6, r2, ip, ror #10
     534:	00000450 	andeq	r0, r0, r0, asr r4
     538:	434d5346 	movtmi	r5, #54086	; 0xd346
     53c:	5152495f 	cmppl	r2, pc, asr r9
     540:	646e6148 	strbtvs	r6, [lr], #-328
     544:	0072656c 	rsbseq	r6, r2, ip, ror #10
     548:	00000464 	andeq	r0, r0, r4, ror #8
     54c:	4f494453 	svcmi	0x00494453
     550:	5152495f 	cmppl	r2, pc, asr r9
     554:	646e6148 	strbtvs	r6, [lr], #-328
     558:	0072656c 	rsbseq	r6, r2, ip, ror #10
     55c:	00000478 	andeq	r0, r0, r8, ror r4
     560:	354d4954 	strbcc	r4, [sp, #-2388]
     564:	5152495f 	cmppl	r2, pc, asr r9
     568:	646e6148 	strbtvs	r6, [lr], #-328
     56c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     570:	0000048c 	andeq	r0, r0, ip, lsl #9
     574:	33495053 	movtcc	r5, #36947	; 0x9053
     578:	5152495f 	cmppl	r2, pc, asr r9
     57c:	646e6148 	strbtvs	r6, [lr], #-328
     580:	0072656c 	rsbseq	r6, r2, ip, ror #10
     584:	000004a0 	andeq	r0, r0, r0, lsr #9
     588:	54524155 	ldrbpl	r4, [r2], #-341
     58c:	52495f34 	subpl	r5, r9, #208	; 0xd0
     590:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     594:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     598:	0004b400 	andeq	fp, r4, r0, lsl #8
     59c:	52415500 	subpl	r5, r1, #0	; 0x0
     5a0:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^
     5a4:	61485152 	cmpvs	r8, r2, asr r1
     5a8:	656c646e 	strbvs	r6, [ip, #-1134]!
     5ac:	04c80072 	strbeq	r0, [r8], #114
     5b0:	49540000 	ldmdbmi	r4, {}^
     5b4:	495f364d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, sl, ip, sp}^
     5b8:	61485152 	cmpvs	r8, r2, asr r1
     5bc:	656c646e 	strbvs	r6, [ip, #-1134]!
     5c0:	04dc0072 	ldrbeq	r0, [ip], #114
     5c4:	49540000 	ldmdbmi	r4, {}^
     5c8:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^
     5cc:	61485152 	cmpvs	r8, r2, asr r1
     5d0:	656c646e 	strbvs	r6, [ip, #-1134]!
     5d4:	04f00072 	ldrbteq	r0, [r0], #114
     5d8:	4d440000 	stclmi	0, cr0, [r4]
     5dc:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     5e0:	6e6e6168 	powvsez	f6, f6, #0.0
     5e4:	5f316c65 	svcpl	0x00316c65
     5e8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5ec:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5f0:	04007265 	streq	r7, [r0], #-613
     5f4:	44000005 	strmi	r0, [r0], #-5
     5f8:	5f32414d 	svcpl	0x0032414d
     5fc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     600:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     604:	5152495f 	cmppl	r2, pc, asr r9
     608:	646e6148 	strbtvs	r6, [lr], #-328
     60c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     610:	00000518 	andeq	r0, r0, r8, lsl r5
     614:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     618:	6168435f 	cmnvs	r8, pc, asr r3
     61c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     620:	52495f33 	subpl	r5, r9, #204	; 0xcc
     624:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     628:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     62c:	00052c00 	andeq	r2, r5, r0, lsl #24
     630:	414d4400 	cmpmi	sp, r0, lsl #8
     634:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     638:	656e6e61 	strbvs	r6, [lr, #-3681]!
     63c:	355f346c 	ldrbcc	r3, [pc, #-1132]	; 1d8 <_Minimum_Stack_Size+0xd8>
     640:	5152495f 	cmppl	r2, pc, asr r9
     644:	646e6148 	strbtvs	r6, [lr], #-328
     648:	0072656c 	rsbseq	r6, r2, ip, ror #10
     64c:	00000540 	andeq	r0, r0, r0, asr #10
     650:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     654:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^
     658:	61485152 	cmpvs	r8, r2, asr r1
     65c:	656c646e 	strbvs	r6, [ip, #-1134]!
     660:	05560072 	ldrbeq	r0, [r6, #-114]
     664:	53550000 	cmppl	r5, #0	; 0x0
     668:	31545241 	cmpcc	r4, r1, asr #4
     66c:	5152495f 	cmppl	r2, pc, asr r9
     670:	646e6148 	strbtvs	r6, [lr], #-328
     674:	0072656c 	rsbseq	r6, r2, ip, ror #10
     678:	0000056c 	andeq	r0, r0, ip, ror #10
     67c:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
     680:	5152495f 	cmppl	r2, pc, asr r9
     684:	646e6148 	strbtvs	r6, [lr], #-328
     688:	0072656c 	rsbseq	r6, r2, ip, ror #10
     68c:	00000582 	andeq	r0, r0, r2, lsl #11
     690:	31434441 	cmpcc	r3, r1, asr #8
     694:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     698:	61485152 	cmpvs	r8, r2, asr r1
     69c:	656c646e 	strbvs	r6, [ip, #-1134]!
     6a0:	05980072 	ldreq	r0, [r8, #114]
     6a4:	79530000 	ldmdbvc	r3, {}^
     6a8:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     6ac:	6e61486b 	cdpvs	8, 6, cr4, cr1, cr11, {3}
     6b0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6b4:	00000000 	andeq	r0, r0, r0
     6b8:	00007c00 	andeq	r7, r0, r0, lsl #24
     6bc:	30000200 	andcc	r0, r0, r0, lsl #4
     6c0:	2800000b 	stmdacs	r0, {r0, r1, r3}
     6c4:	8f000005 	svchi	0x00000005
     6c8:	49000004 	stmdbmi	r0, {r2}
     6cc:	5f74696e 	svcpl	0x0074696e
     6d0:	656d6954 	strbvs	r6, [sp, #-2388]!
     6d4:	a1003272 	tstge	r0, r2, ror r2
     6d8:	53000004 	movwpl	r0, #4	; 0x4
     6dc:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     6e0:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
     6e4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     6e8:	61727567 	cmnvs	r2, r7, ror #10
     6ec:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     6f0:	0004b600 	andeq	fp, r4, r0, lsl #12
     6f4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     6f8:	6f435f4f 	svcvs	0x00435f4f
     6fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     700:	74617275 	strbtvc	r7, [r1], #-629
     704:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     708:	000004de 	ldrdeq	r0, [r0], -lr
     70c:	4349564e 	movtmi	r5, #38478	; 0x964e
     710:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     714:	75676966 	strbvc	r6, [r7, #-2406]!
     718:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     71c:	06006e6f 	streq	r6, [r0], -pc, ror #28
     720:	52000005 	andpl	r0, r0, #5	; 0x5
     724:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
     728:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     72c:	61727567 	cmnvs	r2, r7, ror #10
     730:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     734:	00000000 	andeq	r0, r0, r0
     738:	0000d300 	andeq	sp, r0, r0, lsl #6
     73c:	58000200 	stmdapl	r0, {r9}
     740:	ab000010 	blge	788 <__Stack_Size+0x388>
     744:	ed000003 	stc	0, cr0, [r0, #-12]
     748:	5f000001 	svcpl	0x00000001
     74c:	5f43505f 	svcpl	0x0043505f
     750:	5f6d6f63 	svcpl	0x006d6f63
     754:	495f5852 	ldmdbmi	pc, {r1, r4, r6, fp, ip, lr}^
     758:	01005253 	tsteq	r0, r3, asr r2
     75c:	75000002 	strvc	r0, [r0, #-2]
     760:	616c6544 	cmnvs	ip, r4, asr #10
     764:	022a0079 	eoreq	r0, sl, #121	; 0x79
     768:	446d0000 	strbtmi	r0, [sp]
     76c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     770:	00025300 	andeq	r5, r2, r0, lsl #6
     774:	44785400 	ldrbtmi	r5, [r8], #-1024
     778:	65747942 	ldrbvs	r7, [r4, #-2370]!
     77c:	0043505f 	subeq	r5, r3, pc, asr r0
     780:	0000027c 	andeq	r0, r0, ip, ror r2
     784:	72417854 	subvc	r7, r1, #5505024	; 0x540000
     788:	00796172 	rsbseq	r6, r9, r2, ror r1
     78c:	000002cc 	andeq	r0, r0, ip, asr #5
     790:	53447854 	movtpl	r7, #18516	; 0x4854
     794:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     798:	02f50067 	rscseq	r0, r5, #103	; 0x67
     79c:	53550000 	cmppl	r5, #0	; 0x0
     7a0:	5f545241 	svcpl	0x00545241
     7a4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     7a8:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     7ac:	6f697461 	svcvs	0x00697461
     7b0:	033b006e 	teqeq	fp, #110	; 0x6e
     7b4:	77670000 	strbvc	r0, [r7, -r0]!
     7b8:	696d6954 	stmdbvs	sp!, {r2, r4, r6, r8, fp, sp, lr}^
     7bc:	6544676e 	strbvs	r6, [r4, #-1902]
     7c0:	0079616c 	rsbseq	r6, r9, ip, ror #2
     7c4:	0000034d 	andeq	r0, r0, sp, asr #6
     7c8:	6d317767 	ldcvs	7, cr7, [r1, #-412]!
     7cc:	756f4373 	strbvc	r4, [pc, #-883]!	; 461 <__Stack_Size+0x61>
     7d0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     7d4:	00036f00 	andeq	r6, r3, r0, lsl #30
     7d8:	5f435000 	svcpl	0x00435000
     7dc:	635f5852 	cmpvs	pc, #5373952	; 0x520000
     7e0:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     7e4:	86006675 	undefined
     7e8:	50000003 	andpl	r0, r0, r3
     7ec:	61645f43 	cmnvs	r4, r3, asr #30
     7f0:	725f6174 	subsvc	r6, pc, #29	; 0x1d
     7f4:	98007964 	stmdals	r0, {r2, r5, r6, r8, fp, ip, sp, lr}
     7f8:	50000003 	andpl	r0, r0, r3
     7fc:	58525f43 	ldmdapl	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     800:	6675625f 	undefined
     804:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     808:	00786564 	rsbseq	r6, r8, r4, ror #10
     80c:	00000000 	andeq	r0, r0, r0
     810:	000000c8 	andeq	r0, r0, r8, asr #1
     814:	14030002 	strne	r0, [r3], #-2
     818:	041e0000 	ldreq	r0, [lr]
     81c:	025b0000 	subseq	r0, fp, #0	; 0x0
     820:	53550000 	cmppl	r5, #0	; 0x0
     824:	43545241 	cmpmi	r4, #268435460	; 0x10000004
     828:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     82c:	61727567 	cmnvs	r2, r7, ror #10
     830:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     834:	00029200 	andeq	r9, r2, r0, lsl #4
     838:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     83c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     840:	02bb0074 	adcseq	r0, fp, #116	; 0x74
     844:	58440000 	stmdapl	r4, {}^
     848:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     84c:	746e695f 	strbtvc	r6, [lr], #-2399
     850:	75727265 	ldrbvc	r7, [r2, #-613]!
     854:	d0007470 	andle	r7, r0, r0, ror r4
     858:	44000002 	strmi	r0, [r0], #-2
     85c:	545f4c58 	ldrbpl	r4, [pc], #3160	; 864 <__Stack_Size+0x464>
     860:	02f90058 	rscseq	r0, r9, #88	; 0x58
     864:	58440000 	stmdapl	r4, {}^
     868:	65725f4c 	ldrbvs	r5, [r2, #-3916]!
     86c:	625f6461 	subsvs	r6, pc, #1627389952	; 0x61000000
     870:	00657479 	rsbeq	r7, r5, r9, ror r4
     874:	0000034d 	andeq	r0, r0, sp, asr #6
     878:	5f4c5844 	svcpl	0x004c5844
     87c:	646e6573 	strbtvs	r6, [lr], #-1395
     880:	726f775f 	rsbvc	r7, pc, #24903680	; 0x17c0000
     884:	03c00064 	biceq	r0, r0, #100	; 0x64
     888:	58440000 	stmdapl	r4, {}^
     88c:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     890:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     894:	6675625f 	undefined
     898:	0003e700 	andeq	lr, r3, r0, lsl #14
     89c:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     8a0:	5f58545f 	svcpl	0x0058545f
     8a4:	5f6d6f63 	svcpl	0x006d6f63
     8a8:	00667562 	rsbeq	r7, r6, r2, ror #10
     8ac:	000003f9 	strdeq	r0, [r0], -r9
     8b0:	5f4c5844 	svcpl	0x004c5844
     8b4:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     8b8:	5f666675 	svcpl	0x00666675
     8bc:	65646e69 	strbvs	r6, [r4, #-3689]!
     8c0:	040b0078 	streq	r0, [fp], #-120
     8c4:	58440000 	stmdapl	r4, {}^
     8c8:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     8cc:	6675625f 	undefined
     8d0:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     8d4:	00786564 	rsbseq	r6, r8, r4, ror #10
     8d8:	00000000 	andeq	r0, r0, r0
     8dc:	00000080 	andeq	r0, r0, r0, lsl #1
     8e0:	18210002 	stmdane	r1!, {r1}
     8e4:	01690000 	cmneq	r9, r0
     8e8:	005d0000 	subseq	r0, sp, r0
     8ec:	6e690000 	cdpvs	0, 6, cr0, cr9, cr0, {0}
     8f0:	6d5f7469 	cfldrdvs	mvd7, [pc, #-420]
     8f4:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     8f8:	006f0073 	rsbeq	r0, pc, r3, ror r0
     8fc:	6f6d0000 	svcvs	0x006d0000
     900:	725f6576 	subsvc	r6, pc, #494927872	; 0x1d800000
     904:	74686769 	strbtvc	r6, [r8], #-1897
     908:	00009800 	andeq	r9, r0, r0, lsl #16
     90c:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     910:	656c5f65 	strbvs	r5, [ip, #-3941]!
     914:	c1007466 	tstgt	r0, r6, ror #8
     918:	6d000000 	stcvs	0, cr0, [r0]
     91c:	5f65766f 	svcpl	0x0065766f
     920:	6b636162 	blvs	18d8eb0 <__Stack_Size+0x18d8ab0>
     924:	64726177 	ldrbtvs	r6, [r2], #-375
     928:	0000f500 	andeq	pc, r0, r0, lsl #10
     92c:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     930:	6f665f65 	svcvs	0x00665f65
     934:	72617772 	rsbvc	r7, r1, #29884416	; 0x1c80000
     938:	012d0064 	teqeq	sp, r4, rrx
     93c:	65730000 	ldrbvs	r0, [r3]!
     940:	52495f74 	subpl	r5, r9, #464	; 0x1d0
     944:	736f705f 	cmnvc	pc, #95	; 0x5f
     948:	6f697469 	svcvs	0x00697469
     94c:	0156006e 	cmpeq	r6, lr, rrx
     950:	6c6f0000 	stclvs	0, cr0, [pc]
     954:	70735f64 	rsbsvc	r5, r3, r4, ror #30
     958:	00646565 	rsbeq	r6, r4, r5, ror #10
     95c:	00000000 	andeq	r0, r0, r0
     960:	00000034 	andeq	r0, r0, r4, lsr r0
     964:	198a0002 	stmibne	sl, {r1}
     968:	03ba0000 	undefined instruction 0x03ba0000
     96c:	02af0000 	adceq	r0, pc, #0	; 0x0
     970:	73690000 	cmnvc	r9, #0	; 0x0
     974:	6f72655a 	svcvs	0x0072655a
     978:	0002cc00 	andeq	ip, r2, r0, lsl #24
     97c:	696e6900 	stmdbvs	lr!, {r8, fp, sp, lr}^
     980:	44415f74 	strbmi	r5, [r1], #-3956
     984:	02f30043 	rscseq	r0, r3, #67	; 0x43
     988:	61730000 	cmnvs	r3, r0
     98c:	656c706d 	strbvs	r7, [ip, #-109]!
     990:	00434441 	subeq	r4, r3, r1, asr #8
     994:	00000000 	andeq	r0, r0, r0
     998:	000003fd 	strdeq	r0, [r0], -sp
     99c:	1d440002 	stclne	0, cr0, [r4, #-8]
     9a0:	0b1f0000 	bleq	7c09a8 <__Stack_Size+0x7c05a8>
     9a4:	02540000 	subseq	r0, r4, #0	; 0x0
     9a8:	44410000 	strbmi	r0, [r1]
     9ac:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     9b0:	ac007469 	cfstrsge	mvf7, [r0], {105}
     9b4:	41000002 	tstmi	r0, r2
     9b8:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     9bc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     9c0:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
     9c4:	02d10074 	sbcseq	r0, r1, #116	; 0x74
     9c8:	44410000 	strbmi	r0, [r1]
     9cc:	6d435f43 	stclvs	15, cr5, [r3, #-268]
     9d0:	03060064 	movweq	r0, #24676	; 0x6064
     9d4:	44410000 	strbmi	r0, [r1]
     9d8:	4d445f43 	stclmi	15, cr5, [r4, #-268]
     9dc:	646d4341 	strbtvs	r4, [sp], #-833
     9e0:	00033b00 	andeq	r3, r3, r0, lsl #22
     9e4:	43444100 	movtmi	r4, #16640	; 0x4100
     9e8:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     9ec:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     9f0:	038e0067 	orreq	r0, lr, #103	; 0x67
     9f4:	44410000 	strbmi	r0, [r1]
     9f8:	65525f43 	ldrbvs	r5, [r2, #-3907]
     9fc:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
     a00:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     a04:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     a08:	b5006e6f 	strlt	r6, [r0, #-3695]
     a0c:	41000003 	tstmi	r0, r3
     a10:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     a14:	65527465 	ldrbvs	r7, [r2, #-1125]
     a18:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
     a1c:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     a20:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     a24:	74536e6f 	ldrbvc	r6, [r3], #-3695
     a28:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     a2c:	0003ee00 	andeq	lr, r3, r0, lsl #28
     a30:	43444100 	movtmi	r4, #16640	; 0x4100
     a34:	6174535f 	cmnvs	r4, pc, asr r3
     a38:	61437472 	cmpvs	r3, r2, ror r4
     a3c:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
     a40:	6f697461 	svcvs	0x00697461
     a44:	0415006e 	ldreq	r0, [r5], #-110
     a48:	44410000 	strbmi	r0, [r1]
     a4c:	65475f43 	strbvs	r5, [r7, #-3907]
     a50:	6c614374 	stclvs	3, cr4, [r1], #-464
     a54:	61726269 	cmnvs	r2, r9, ror #4
     a58:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a5c:	74617453 	strbtvc	r7, [r1], #-1107
     a60:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
     a64:	41000004 	tstmi	r0, r4
     a68:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     a6c:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     a70:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     a74:	74726174 	ldrbtvc	r6, [r2], #-372
     a78:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     a7c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     a80:	00000483 	andeq	r0, r0, r3, lsl #9
     a84:	5f434441 	svcpl	0x00434441
     a88:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     a8c:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     a90:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     a94:	74726174 	ldrbtvc	r6, [r2], #-372
     a98:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     a9c:	74617453 	strbtvc	r7, [r1], #-1107
     aa0:	bc007375 	stclt	3, cr7, [r0], {117}
     aa4:	41000004 	tstmi	r0, r4
     aa8:	445f4344 	ldrbmi	r4, [pc], #836	; ab0 <__Stack_Size+0x6b0>
     aac:	4d637369 	stclmi	3, cr7, [r3, #-420]!
     ab0:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     ab4:	6e6e6168 	powvsez	f6, f6, #0.0
     ab8:	6f436c65 	svcvs	0x00436c65
     abc:	43746e75 	cmnmi	r4, #1872	; 0x750
     ac0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     ac4:	050d0067 	streq	r0, [sp, #-103]
     ac8:	44410000 	strbmi	r0, [r1]
     acc:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     ad0:	6f4d6373 	svcvs	0x004d6373
     ad4:	6d436564 	cfstr64vs	mvdx6, [r3, #-400]
     ad8:	05420064 	strbeq	r0, [r2, #-100]
     adc:	44410000 	strbmi	r0, [r1]
     ae0:	65525f43 	ldrbvs	r5, [r2, #-3907]
     ae4:	616c7567 	cmnvs	ip, r7, ror #10
     ae8:	61684372 	smcvs	33842
     aec:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     af0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     af4:	b7006769 	strlt	r6, [r0, -r9, ror #14]
     af8:	41000005 	tstmi	r0, r5
     afc:	455f4344 	ldrbmi	r4, [pc, #-836]	; 7c0 <__Stack_Size+0x3c0>
     b00:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
     b04:	546c616e 	strbtpl	r6, [ip], #-366
     b08:	43676972 	cmnmi	r7, #1867776	; 0x1c8000
     b0c:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     b10:	ec00646d 	cfstrs	mvf6, [r0], {109}
     b14:	41000005 	tstmi	r0, r5
     b18:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     b1c:	6f437465 	svcvs	0x00437465
     b20:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
     b24:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
     b28:	756c6156 	strbvc	r6, [ip, #-342]!
     b2c:	06190065 	ldreq	r0, [r9], -r5, rrx
     b30:	44410000 	strbmi	r0, [r1]
     b34:	65475f43 	strbvs	r5, [r7, #-3907]
     b38:	61754474 	cmnvs	r5, r4, ror r4
     b3c:	646f4d6c 	strbtvs	r4, [pc], #3436	; b44 <__Stack_Size+0x744>
     b40:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
     b44:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
     b48:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
     b4c:	65756c61 	ldrbvs	r6, [r5, #-3169]!
     b50:	00063100 	andeq	r3, r6, r0, lsl #2
     b54:	43444100 	movtmi	r4, #16640	; 0x4100
     b58:	7475415f 	ldrbtvc	r4, [r5], #-351
     b5c:	6a6e496f 	bvs	1b93120 <__Stack_Size+0x1b92d20>
     b60:	65746365 	ldrbvs	r6, [r4, #-869]!
     b64:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     b68:	646d4376 	strbtvs	r4, [sp], #-886
     b6c:	00066600 	andeq	r6, r6, r0, lsl #12
     b70:	43444100 	movtmi	r4, #16640	; 0x4100
     b74:	6a6e495f 	bvs	1b930f8 <__Stack_Size+0x1b92cf8>
     b78:	65746365 	ldrbvs	r6, [r4, #-869]!
     b7c:	73694464 	cmnvc	r9, #1677721600	; 0x64000000
     b80:	646f4d63 	strbtvs	r4, [pc], #3427	; b88 <__Stack_Size+0x788>
     b84:	646d4365 	strbtvs	r4, [sp], #-869
     b88:	00069b00 	andeq	r9, r6, r0, lsl #22
     b8c:	43444100 	movtmi	r4, #16640	; 0x4100
     b90:	7478455f 	ldrbtvc	r4, [r8], #-1375
     b94:	616e7265 	cmnvs	lr, r5, ror #4
     b98:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
     b9c:	6a6e4967 	bvs	1b93140 <__Stack_Size+0x1b92d40>
     ba0:	65746365 	ldrbvs	r6, [r4, #-869]!
     ba4:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     ba8:	6e6f4376 	mcrvs	3, 3, r4, cr15, cr6, {3}
     bac:	00676966 	rsbeq	r6, r7, r6, ror #18
     bb0:	000006e2 	andeq	r0, r0, r2, ror #13
     bb4:	5f434441 	svcpl	0x00434441
     bb8:	65747845 	ldrbvs	r7, [r4, #-2117]!
     bbc:	6c616e72 	stclvs	14, cr6, [r1], #-456
     bc0:	67697254 	undefined
     bc4:	656a6e49 	strbvs	r6, [sl, #-3657]!
     bc8:	64657463 	strbtvs	r7, [r5], #-1123
     bcc:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     bd0:	00646d43 	rsbeq	r6, r4, r3, asr #26
     bd4:	00000717 	andeq	r0, r0, r7, lsl r7
     bd8:	5f434441 	svcpl	0x00434441
     bdc:	74666f53 	strbtvc	r6, [r6], #-3923
     be0:	65726177 	ldrbvs	r6, [r2, #-375]!
     be4:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     be8:	6a6e4974 	bvs	1b931c0 <__Stack_Size+0x1b92dc0>
     bec:	65746365 	ldrbvs	r6, [r4, #-869]!
     bf0:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     bf4:	646d4376 	strbtvs	r4, [sp], #-886
     bf8:	00074c00 	andeq	r4, r7, r0, lsl #24
     bfc:	43444100 	movtmi	r4, #16640	; 0x4100
     c00:	7465475f 	strbtvc	r4, [r5], #-1887
     c04:	74666f53 	strbtvc	r6, [r6], #-3923
     c08:	65726177 	ldrbvs	r6, [r2, #-375]!
     c0c:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     c10:	6a6e4974 	bvs	1b931e8 <__Stack_Size+0x1b92de8>
     c14:	65746365 	ldrbvs	r6, [r4, #-869]!
     c18:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     c1c:	646d4376 	strbtvs	r4, [sp], #-886
     c20:	74617453 	strbtvc	r7, [r1], #-1107
     c24:	85007375 	strhi	r7, [r0, #-885]
     c28:	41000007 	tstmi	r0, r7
     c2c:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     c30:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     c34:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     c38:	6e6e6168 	powvsez	f6, f6, #0.0
     c3c:	6f436c65 	svcvs	0x00436c65
     c40:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     c44:	00080600 	andeq	r0, r8, r0, lsl #12
     c48:	43444100 	movtmi	r4, #16640	; 0x4100
     c4c:	6a6e495f 	bvs	1b931d0 <__Stack_Size+0x1b92dd0>
     c50:	65746365 	ldrbvs	r6, [r4, #-869]!
     c54:	71655364 	cmnvc	r5, r4, ror #6
     c58:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
     c5c:	654c7265 	strbvs	r7, [ip, #-613]
     c60:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     c64:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     c68:	57006769 	strpl	r6, [r0, -r9, ror #14]
     c6c:	41000008 	tstmi	r0, r8
     c70:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     c74:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
     c78:	7463656a 	strbtvc	r6, [r3], #-1386
     c7c:	664f6465 	strbvs	r6, [pc], -r5, ror #8
     c80:	74657366 	strbtvc	r7, [r5], #-870
     c84:	00089e00 	andeq	r9, r8, r0, lsl #28
     c88:	43444100 	movtmi	r4, #16640	; 0x4100
     c8c:	7465475f 	strbtvc	r4, [r5], #-1887
     c90:	656a6e49 	strbvs	r6, [sl, #-3657]!
     c94:	64657463 	strbtvs	r7, [r5], #-1123
     c98:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     c9c:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     ca0:	61566e6f 	cmpvs	r6, pc, ror #28
     ca4:	0065756c 	rsbeq	r7, r5, ip, ror #10
     ca8:	000008db 	ldrdeq	r0, [r0], -fp
     cac:	5f434441 	svcpl	0x00434441
     cb0:	6c616e41 	stclvs	14, cr6, [r1], #-260
     cb4:	6157676f 	cmpvs	r7, pc, ror #14
     cb8:	64686374 	strbtvs	r6, [r8], #-884
     cbc:	6d43676f 	stclvs	7, cr6, [r3, #-444]
     cc0:	09220064 	stmdbeq	r2!, {r2, r5, r6}
     cc4:	44410000 	strbmi	r0, [r1]
     cc8:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
     ccc:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
     cd0:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
     cd4:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
     cd8:	65726854 	ldrbvs	r6, [r2, #-2132]!
     cdc:	6c6f6873 	stclvs	8, cr6, [pc], #-460
     ce0:	6f437364 	svcvs	0x00437364
     ce4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     ce8:	00096500 	andeq	r6, r9, r0, lsl #10
     cec:	43444100 	movtmi	r4, #16640	; 0x4100
     cf0:	616e415f 	cmnvs	lr, pc, asr r1
     cf4:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
     cf8:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
     cfc:	53676f64 	cmnpl	r7, #400	; 0x190
     d00:	6c676e69 	stclvs	14, cr6, [r7], #-420
     d04:	61684365 	cmnvs	r8, r5, ror #6
     d08:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     d0c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     d10:	ac006769 	stcge	7, cr6, [r0], {105}
     d14:	41000009 	tstmi	r0, r9
     d18:	545f4344 	ldrbpl	r4, [pc], #836	; d20 <__Stack_Size+0x920>
     d1c:	53706d65 	cmnpl	r0, #6464	; 0x1940
     d20:	6f736e65 	svcvs	0x00736e65
     d24:	65725672 	ldrbvs	r5, [r2, #-1650]!
     d28:	746e6966 	strbtvc	r6, [lr], #-2406
     d2c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     d30:	000009d3 	ldrdeq	r0, [r0], -r3
     d34:	5f434441 	svcpl	0x00434441
     d38:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     d3c:	5367616c 	cmnpl	r7, #27	; 0x1b
     d40:	75746174 	ldrbvc	r6, [r4, #-372]!
     d44:	0a1a0073 	beq	680f18 <__Stack_Size+0x680b18>
     d48:	44410000 	strbmi	r0, [r1]
     d4c:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     d50:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     d54:	0067616c 	rsbeq	r6, r7, ip, ror #2
     d58:	00000a51 	andeq	r0, r0, r1, asr sl
     d5c:	5f434441 	svcpl	0x00434441
     d60:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
     d64:	61745354 	cmnvs	r4, r4, asr r3
     d68:	00737574 	rsbseq	r7, r3, r4, ror r5
     d6c:	00000ab6 	strheq	r0, [r0], -r6
     d70:	5f434441 	svcpl	0x00434441
     d74:	61656c43 	cmnvs	r5, r3, asr #24
     d78:	50544972 	subspl	r4, r4, r2, ror r9
     d7c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     d80:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     d84:	0af90074 	beq	ffe40f5c <SCS_BASE+0x1fe32f5c>
     d88:	44410000 	strbmi	r0, [r1]
     d8c:	65445f43 	strbvs	r5, [r4, #-3907]
     d90:	74696e49 	strbtvc	r6, [r9], #-3657
     d94:	00000000 	andeq	r0, r0, r0
     d98:	00026a00 	andeq	r6, r2, r0, lsl #20
     d9c:	63000200 	movwvs	r0, #512	; 0x200
     da0:	3a000028 	bcc	e48 <__Stack_Size+0xa48>
     da4:	37000007 	strcc	r0, [r0, -r7]
     da8:	46000002 	strmi	r0, [r0], -r2
     dac:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     db0:	7465535f 	strbtvc	r5, [r5], #-863
     db4:	6574614c 	ldrbvs	r6, [r4, #-332]!
     db8:	0079636e 	rsbseq	r6, r9, lr, ror #6
     dbc:	0000025e 	andeq	r0, r0, lr, asr r2
     dc0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     dc4:	61485f48 	cmpvs	r8, r8, asr #30
     dc8:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
     dcc:	41656c63 	cmnmi	r5, r3, ror #24
     dd0:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
     dd4:	646d4373 	strbtvs	r4, [sp], #-883
     dd8:	00028500 	andeq	r8, r2, r0, lsl #10
     ddc:	414c4600 	cmpmi	ip, r0, lsl #12
     de0:	505f4853 	subspl	r4, pc, r3, asr r8
     de4:	65666572 	strbvs	r6, [r6, #-1394]!
     de8:	42686374 	rsbmi	r6, r8, #-805306367	; 0xd0000001
     dec:	65666675 	strbvs	r6, [r6, #-1653]!
     df0:	646d4372 	strbtvs	r4, [sp], #-882
     df4:	0002ac00 	andeq	sl, r2, r0, lsl #24
     df8:	414c4600 	cmpmi	ip, r0, lsl #12
     dfc:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 5b1 <__Stack_Size+0x1b1>
     e00:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
     e04:	02bf006b 	adcseq	r0, pc, #107	; 0x6b
     e08:	4c460000 	marmi	acc0, r0, r6
     e0c:	5f485341 	svcpl	0x00485341
     e10:	6b636f4c 	blvs	18dcb48 <__Stack_Size+0x18dc748>
     e14:	0002d200 	andeq	sp, r2, r0, lsl #4
     e18:	414c4600 	cmpmi	ip, r0, lsl #12
     e1c:	475f4853 	undefined
     e20:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
     e24:	704f7265 	subvc	r7, pc, r5, ror #4
     e28:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     e2c:	65747942 	ldrbvs	r7, [r4, #-2370]!
     e30:	0002ea00 	andeq	lr, r2, r0, lsl #20
     e34:	414c4600 	cmpmi	ip, r0, lsl #12
     e38:	475f4853 	undefined
     e3c:	72577465 	subsvc	r7, r7, #1694498816	; 0x65000000
     e40:	50657469 	rsbpl	r7, r5, r9, ror #8
     e44:	65746f72 	ldrbvs	r6, [r4, #-3954]!
     e48:	6f697463 	svcvs	0x00697463
     e4c:	74704f6e 	ldrbtvc	r4, [r0], #-3950
     e50:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
     e54:	00657479 	rsbeq	r7, r5, r9, ror r4
     e58:	00000302 	andeq	r0, r0, r2, lsl #6
     e5c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     e60:	65475f48 	strbvs	r5, [r7, #-3912]
     e64:	61655274 	smcvs	21796
     e68:	74754f64 	ldrbtvc	r4, [r5], #-3940
     e6c:	746f7250 	strbtvc	r7, [pc], #592	; e74 <__Stack_Size+0xa74>
     e70:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     e74:	74536e6f 	ldrbvc	r6, [r3], #-3695
     e78:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     e7c:	00032b00 	andeq	r2, r3, r0, lsl #22
     e80:	414c4600 	cmpmi	ip, r0, lsl #12
     e84:	475f4853 	undefined
     e88:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
     e8c:	74656665 	strbtvc	r6, [r5], #-1637
     e90:	75426863 	strbvc	r6, [r2, #-2147]
     e94:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     e98:	74617453 	strbtvc	r7, [r1], #-1107
     e9c:	54007375 	strpl	r7, [r0], #-885
     ea0:	46000003 	strmi	r0, [r0], -r3
     ea4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     ea8:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     eac:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     eb0:	03890067 	orreq	r0, r9, #103	; 0x67
     eb4:	4c460000 	marmi	acc0, r0, r6
     eb8:	5f485341 	svcpl	0x00485341
     ebc:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     ec0:	5367616c 	cmnpl	r7, #27	; 0x1b
     ec4:	75746174 	ldrbvc	r6, [r4, #-372]!
     ec8:	03c60073 	biceq	r0, r6, #115	; 0x73
     ecc:	4c460000 	marmi	acc0, r0, r6
     ed0:	5f485341 	svcpl	0x00485341
     ed4:	61656c43 	cmnvs	r5, r3, asr #24
     ed8:	616c4672 	smcvs	50274
     edc:	03ed0067 	mvneq	r0, #103	; 0x67
     ee0:	4c460000 	marmi	acc0, r0, r6
     ee4:	5f485341 	svcpl	0x00485341
     ee8:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     eec:	75746174 	ldrbvc	r6, [r4, #-372]!
     ef0:	040a0073 	streq	r0, [sl], #-115
     ef4:	4c460000 	marmi	acc0, r0, r6
     ef8:	5f485341 	svcpl	0x00485341
     efc:	74696157 	strbtvc	r6, [r9], #-343
     f00:	4c726f46 	ldclmi	15, cr6, [r2], #-280
     f04:	4f747361 	svcmi	0x00747361
     f08:	61726570 	cmnvs	r2, r0, ror r5
     f0c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     f10:	00049d00 	andeq	r9, r4, r0, lsl #26
     f14:	414c4600 	cmpmi	ip, r0, lsl #12
     f18:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 6cd <__Stack_Size+0x2cd>
     f1c:	4f726573 	svcmi	0x00726573
     f20:	6f697470 	svcvs	0x00697470
     f24:	7479426e 	ldrbtvc	r4, [r9], #-622
     f28:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
     f2c:	00676966 	rsbeq	r6, r7, r6, ror #18
     f30:	000004fc 	strdeq	r0, [r0], -ip
     f34:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f38:	65525f48 	ldrbvs	r5, [r2, #-3912]
     f3c:	754f6461 	strbvc	r6, [pc, #-1121]	; ae3 <__Stack_Size+0x6e3>
     f40:	6f725074 	svcvs	0x00725074
     f44:	74636574 	strbtvc	r6, [r3], #-1396
     f48:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     f4c:	0000053b 	andeq	r0, r0, fp, lsr r5
     f50:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f54:	6e455f48 	cdpvs	15, 4, cr5, cr5, cr8, {2}
     f58:	656c6261 	strbvs	r6, [ip, #-609]!
     f5c:	74697257 	strbtvc	r7, [r9], #-599
     f60:	6f725065 	svcvs	0x00725065
     f64:	74636574 	strbtvc	r6, [r3], #-1396
     f68:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     f6c:	000005ba 	strheq	r0, [r0], -sl
     f70:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f74:	72505f48 	subsvc	r5, r0, #288	; 0x120
     f78:	6172676f 	cmnvs	r2, pc, ror #14
     f7c:	74704f6d 	ldrbtvc	r4, [r0], #-3949
     f80:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
     f84:	44657479 	strbtmi	r7, [r5], #-1145
     f88:	00617461 	rsbeq	r7, r1, r1, ror #8
     f8c:	00000609 	andeq	r0, r0, r9, lsl #12
     f90:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f94:	72505f48 	subsvc	r5, r0, #288	; 0x120
     f98:	6172676f 	cmnvs	r2, pc, ror #14
     f9c:	6c61486d 	stclvs	8, cr4, [r1], #-436
     fa0:	726f5766 	rsbvc	r5, pc, #26738688	; 0x1980000
     fa4:	06580064 	ldrbeq	r0, [r8], -r4, rrx
     fa8:	4c460000 	marmi	acc0, r0, r6
     fac:	5f485341 	svcpl	0x00485341
     fb0:	676f7250 	undefined
     fb4:	576d6172 	undefined
     fb8:	0064726f 	rsbeq	r7, r4, pc, ror #4
     fbc:	000006a7 	andeq	r0, r0, r7, lsr #13
     fc0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     fc4:	72455f48 	subvc	r5, r5, #288	; 0x120
     fc8:	4f657361 	svcmi	0x00657361
     fcc:	6f697470 	svcvs	0x00697470
     fd0:	7479426e 	ldrbtvc	r4, [r9], #-622
     fd4:	d4007365 	strle	r7, [r0], #-869
     fd8:	46000006 	strmi	r0, [r0], -r6
     fdc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     fe0:	6172455f 	cmnvs	r2, pc, asr r5
     fe4:	6c416573 	cfstr64vs	mvdx6, [r1], {115}
     fe8:	6761506c 	strbvs	r5, [r1, -ip, rrx]!
     fec:	01007365 	tsteq	r0, r5, ror #6
     ff0:	46000007 	strmi	r0, [r0], -r7
     ff4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     ff8:	6172455f 	cmnvs	r2, pc, asr r5
     ffc:	61506573 	cmpvs	r0, r3, ror r5
    1000:	00006567 	andeq	r6, r0, r7, ror #10
    1004:	77000000 	strvc	r0, [r0, -r0]
    1008:	02000001 	andeq	r0, r0, #1	; 0x1
    100c:	002f9d00 	eoreq	r9, pc, r0, lsl #26
    1010:	00064800 	andeq	r4, r6, r0, lsl #16
    1014:	00022b00 	andeq	r2, r2, r0, lsl #22
    1018:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    101c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    1020:	bb007469 	bllt	1e1cc <__Stack_Size+0x1ddcc>
    1024:	47000002 	strmi	r0, [r0, -r2]
    1028:	5f4f4950 	svcpl	0x004f4950
    102c:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1030:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1034:	e0007469 	and	r7, r0, r9, ror #8
    1038:	47000002 	strmi	r0, [r0, -r2]
    103c:	5f4f4950 	svcpl	0x004f4950
    1040:	64616552 	strbtvs	r6, [r1], #-1362
    1044:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    1048:	74614474 	strbtvc	r4, [r1], #-1140
    104c:	74694261 	strbtvc	r4, [r9], #-609
    1050:	00032300 	andeq	r2, r3, r0, lsl #6
    1054:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1058:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    105c:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    1060:	44747570 	ldrbtmi	r7, [r4], #-1392
    1064:	00617461 	rsbeq	r7, r1, r1, ror #8
    1068:	00000350 	andeq	r0, r0, r0, asr r3
    106c:	4f495047 	svcmi	0x00495047
    1070:	6165525f 	cmnvs	r5, pc, asr r2
    1074:	74754f64 	ldrbtvc	r4, [r5], #-3940
    1078:	44747570 	ldrbtmi	r7, [r4], #-1392
    107c:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    1080:	97007469 	strls	r7, [r0, -r9, ror #8]
    1084:	47000003 	strmi	r0, [r0, -r3]
    1088:	5f4f4950 	svcpl	0x004f4950
    108c:	64616552 	strbtvs	r6, [r1], #-1362
    1090:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    1094:	61447475 	cmpvs	r4, r5, ror r4
    1098:	c4006174 	strgt	r6, [r0], #-372
    109c:	47000003 	strmi	r0, [r0, -r3]
    10a0:	5f4f4950 	svcpl	0x004f4950
    10a4:	42746553 	rsbsmi	r6, r4, #348127232	; 0x14c00000
    10a8:	00737469 	rsbseq	r7, r3, r9, ror #8
    10ac:	000003f9 	strdeq	r0, [r0], -r9
    10b0:	4f495047 	svcmi	0x00495047
    10b4:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    10b8:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
    10bc:	2e007374 	mcrcs	3, 0, r7, cr0, cr4, {3}
    10c0:	47000004 	strmi	r0, [r0, -r4]
    10c4:	5f4f4950 	svcpl	0x004f4950
    10c8:	74697257 	strbtvc	r7, [r9], #-599
    10cc:	74694265 	strbtvc	r4, [r9], #-613
    10d0:	00047100 	andeq	r7, r4, r0, lsl #2
    10d4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10d8:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    10dc:	00657469 	rsbeq	r7, r5, r9, ror #8
    10e0:	000004a6 	andeq	r0, r0, r6, lsr #9
    10e4:	4f495047 	svcmi	0x00495047
    10e8:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    10ec:	6b636f4c 	blvs	18dce24 <__Stack_Size+0x18dca24>
    10f0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    10f4:	e9006769 	stmdb	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    10f8:	47000004 	strmi	r0, [r0, -r4]
    10fc:	5f4f4950 	svcpl	0x004f4950
    1100:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1104:	74754f74 	ldrbtvc	r4, [r5], #-3956
    1108:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    110c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1110:	05300067 	ldreq	r0, [r0, #-103]!
    1114:	50470000 	subpl	r0, r7, r0
    1118:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 1d7 <_Minimum_Stack_Size+0xd7>
    111c:	746e6576 	strbtvc	r6, [lr], #-1398
    1120:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    1124:	6d437475 	cfstrdvs	mvd7, [r3, #-468]
    1128:	05570064 	ldrbeq	r0, [r7, #-100]
    112c:	50470000 	subpl	r0, r7, r0
    1130:	505f4f49 	subspl	r4, pc, r9, asr #30
    1134:	65526e69 	ldrbvs	r6, [r2, #-3689]
    1138:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
    113c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1140:	05c60067 	strbeq	r0, [r6, #103]
    1144:	50470000 	subpl	r0, r7, r0
    1148:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 207 <_Minimum_Stack_Size+0x107>
    114c:	4c495458 	cfstrdmi	mvd5, [r9], {88}
    1150:	43656e69 	cmnmi	r5, #1680	; 0x690
    1154:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1158:	060d0067 	streq	r0, [sp], -r7, rrx
    115c:	50470000 	subpl	r0, r7, r0
    1160:	415f4f49 	cmpmi	pc, r9, asr #30
    1164:	444f4946 	strbmi	r4, [pc], #2374	; 116c <__Stack_Size+0xd6c>
    1168:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    116c:	06220074 	undefined
    1170:	50470000 	subpl	r0, r7, r0
    1174:	445f4f49 	ldrbmi	r4, [pc], #3913	; 117c <__Stack_Size+0xd7c>
    1178:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    117c:	00000074 	andeq	r0, r0, r4, ror r0
    1180:	035c0000 	cmpeq	ip, #0	; 0x0
    1184:	00020000 	andeq	r0, r2, r0
    1188:	000035e5 	andeq	r3, r0, r5, ror #11
    118c:	000008e7 	andeq	r0, r0, r7, ror #17
    1190:	00000310 	andeq	r0, r0, r0, lsl r3
    1194:	4349564e 	movtmi	r5, #38478	; 0x964e
    1198:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    119c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    11a0:	00000335 	andeq	r0, r0, r5, lsr r3
    11a4:	4349564e 	movtmi	r5, #38478	; 0x964e
    11a8:	4243535f 	submi	r5, r3, #2080374785	; 0x7c000001
    11ac:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    11b0:	58007469 	stmdapl	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    11b4:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
    11b8:	5f434956 	svcpl	0x00434956
    11bc:	6f697250 	svcvs	0x00697250
    11c0:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    11c4:	756f7247 	strbvc	r7, [pc, #-583]!	; f85 <__Stack_Size+0xb85>
    11c8:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    11cc:	00676966 	rsbeq	r6, r7, r6, ror #18
    11d0:	0000037f 	andeq	r0, r0, pc, ror r3
    11d4:	4349564e 	movtmi	r5, #38478	; 0x964e
    11d8:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    11dc:	03f10074 	mvnseq	r0, #116	; 0x74
    11e0:	564e0000 	strbpl	r0, [lr], -r0
    11e4:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    11e8:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    11ec:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    11f0:	04160074 	ldreq	r0, [r6], #-116
    11f4:	564e0000 	strbpl	r0, [lr], -r0
    11f8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    11fc:	75437465 	strbvc	r7, [r3, #-1125]
    1200:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1204:	6e655074 	mcrvs	0, 3, r5, cr5, cr4, {3}
    1208:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    120c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1210:	6e6e6168 	powvsez	f6, f6, #0.0
    1214:	2e006c65 	cdpcs	12, 0, cr6, cr0, cr5, {3}
    1218:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    121c:	5f434956 	svcpl	0x00434956
    1220:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1224:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1228:	656e6e61 	strbvs	r6, [lr, #-3681]!
    122c:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    1230:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1234:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1238:	75746174 	ldrbvc	r6, [r4, #-372]!
    123c:	04750073 	ldrbteq	r0, [r5], #-115
    1240:	564e0000 	strbpl	r0, [lr], -r0
    1244:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1248:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    124c:	61684351 	cmnvs	r8, r1, asr r3
    1250:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    1254:	646e6550 	strbtvs	r6, [lr], #-1360
    1258:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    125c:	9c007469 	cfstrsls	mvf7, [r0], {105}
    1260:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    1264:	5f434956 	svcpl	0x00434956
    1268:	61656c43 	cmnvs	r5, r3, asr #24
    126c:	51524972 	cmppl	r2, r2, ror r9
    1270:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1274:	506c656e 	rsbpl	r6, ip, lr, ror #10
    1278:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    127c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1280:	04c50074 	strbeq	r0, [r5], #116
    1284:	564e0000 	strbpl	r0, [lr], -r0
    1288:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    128c:	75437465 	strbvc	r7, [r3, #-1125]
    1290:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1294:	74634174 	strbtvc	r4, [r3], #-372
    1298:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    129c:	6c646e61 	stclvs	14, cr6, [r4], #-388
    12a0:	dd007265 	sfmle	f7, 4, [r0, #-404]
    12a4:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    12a8:	5f434956 	svcpl	0x00434956
    12ac:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    12b0:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    12b4:	656e6e61 	strbvs	r6, [lr, #-3681]!
    12b8:	7463416c 	strbtvc	r4, [r3], #-364
    12bc:	42657669 	rsbmi	r7, r5, #110100480	; 0x6900000
    12c0:	74537469 	ldrbvc	r7, [r3], #-1129
    12c4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    12c8:	00052400 	andeq	r2, r5, r0, lsl #8
    12cc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    12d0:	65475f43 	strbvs	r5, [r7, #-3907]
    12d4:	55504374 	ldrbpl	r4, [r0, #-884]
    12d8:	3c004449 	cfstrscc	mvf4, [r0], {73}
    12dc:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
    12e0:	5f434956 	svcpl	0x00434956
    12e4:	56746553 	undefined
    12e8:	6f746365 	svcvs	0x00746365
    12ec:	62615472 	rsbvs	r5, r1, #1912602624	; 0x72000000
    12f0:	7300656c 	movwvc	r6, #1388	; 0x56c
    12f4:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
    12f8:	5f434956 	svcpl	0x00434956
    12fc:	656e6547 	strbvs	r6, [lr, #-1351]!
    1300:	65746172 	ldrbvs	r6, [r4, #-370]!
    1304:	74737953 	ldrbtvc	r7, [r3], #-2387
    1308:	65526d65 	ldrbvs	r6, [r2, #-3429]
    130c:	00746573 	rsbseq	r6, r4, r3, ror r5
    1310:	00000587 	andeq	r0, r0, r7, lsl #11
    1314:	4349564e 	movtmi	r5, #38478	; 0x964e
    1318:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    131c:	74617265 	strbtvc	r7, [r1], #-613
    1320:	726f4365 	rsbvc	r4, pc, #-1811939327	; 0x94000001
    1324:	73655265 	cmnvc	r5, #1342177286	; 0x50000006
    1328:	9b007465 	blls	1e4c4 <__Stack_Size+0x1e0c4>
    132c:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
    1330:	5f434956 	svcpl	0x00434956
    1334:	74737953 	ldrbtvc	r7, [r3], #-2387
    1338:	504c6d65 	subpl	r6, ip, r5, ror #26
    133c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1340:	d0006769 	andle	r6, r0, r9, ror #14
    1344:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
    1348:	5f434956 	svcpl	0x00434956
    134c:	74737953 	ldrbtvc	r7, [r3], #-2387
    1350:	61486d65 	cmpvs	r8, r5, ror #26
    1354:	656c646e 	strbvs	r6, [ip, #-1134]!
    1358:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
    135c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1360:	00000615 	andeq	r0, r0, r5, lsl r6
    1364:	4349564e 	movtmi	r5, #38478	; 0x964e
    1368:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    136c:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1370:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1374:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    1378:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    137c:	6f437974 	svcvs	0x00437974
    1380:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1384:	00069800 	andeq	r9, r6, r0, lsl #16
    1388:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    138c:	65475f43 	strbvs	r5, [r7, #-3907]
    1390:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
    1394:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1398:	6c646e61 	stclvs	14, cr6, [r4], #-388
    139c:	65507265 	ldrbvs	r7, [r0, #-613]
    13a0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    13a4:	74694267 	strbtvc	r4, [r9], #-615
    13a8:	74617453 	strbtvc	r7, [r1], #-1107
    13ac:	ed007375 	stc	3, cr7, [r0, #-468]
    13b0:	4e000006 	cdpmi	0, 0, cr0, cr0, cr6, {0}
    13b4:	5f434956 	svcpl	0x00434956
    13b8:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    13bc:	65747379 	ldrbvs	r7, [r4, #-889]!
    13c0:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    13c4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    13c8:	646e6550 	strbtvs	r6, [lr], #-1360
    13cc:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    13d0:	22007469 	andcs	r7, r0, #1761607680	; 0x69000000
    13d4:	4e000007 	cdpmi	0, 0, cr0, cr0, cr7, {0}
    13d8:	5f434956 	svcpl	0x00434956
    13dc:	61656c43 	cmnvs	r5, r3, asr #24
    13e0:	73795372 	cmnvc	r9, #-939524095	; 0xc8000001
    13e4:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    13e8:	6c646e61 	stclvs	14, cr6, [r4], #-388
    13ec:	65507265 	ldrbvs	r7, [r0, #-613]
    13f0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    13f4:	74694267 	strbtvc	r4, [r9], #-615
    13f8:	00075700 	andeq	r5, r7, r0, lsl #14
    13fc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1400:	65475f43 	strbvs	r5, [r7, #-3907]
    1404:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
    1408:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    140c:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1410:	63417265 	movtvs	r7, #4709	; 0x1265
    1414:	65766974 	ldrbvs	r6, [r6, #-2420]!
    1418:	53746942 	cmnpl	r4, #1081344	; 0x108000
    141c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1420:	07aa0073 	undefined
    1424:	564e0000 	strbpl	r0, [lr], -r0
    1428:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    142c:	61467465 	cmpvs	r6, r5, ror #8
    1430:	48746c75 	ldmdami	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
    1434:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1438:	6f537265 	svcvs	0x00537265
    143c:	65637275 	strbvs	r7, [r3, #-629]!
    1440:	08070073 	stmdaeq	r7, {r0, r1, r4, r5, r6}
    1444:	564e0000 	strbpl	r0, [lr], -r0
    1448:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    144c:	61467465 	cmpvs	r6, r5, ror #8
    1450:	41746c75 	cmnmi	r4, r5, ror ip
    1454:	65726464 	ldrbvs	r6, [r2, #-1124]!
    1458:	50007373 	andpl	r7, r0, r3, ror r3
    145c:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    1460:	5f434956 	svcpl	0x00434956
    1464:	42746547 	rsbsmi	r6, r4, #297795584	; 0x11c00000
    1468:	50455341 	subpl	r5, r5, r1, asr #6
    146c:	69004952 	stmdbvs	r0, {r1, r4, r6, r8, fp, lr}
    1470:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    1474:	5f434956 	svcpl	0x00434956
    1478:	45534142 	ldrbmi	r4, [r3, #-322]
    147c:	43495250 	movtmi	r5, #37456	; 0x9250
    1480:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    1484:	08920047 	ldmeq	r2, {r0, r1, r2, r6}
    1488:	564e0000 	strbpl	r0, [lr], -r0
    148c:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    1490:	54455345 	strbpl	r5, [r5], #-837
    1494:	4c554146 	ldfmie	f4, [r5], {70}
    1498:	53414d54 	movtpl	r4, #7508	; 0x1d54
    149c:	08a7004b 	stmiaeq	r7!, {r0, r1, r3, r6}
    14a0:	564e0000 	strbpl	r0, [lr], -r0
    14a4:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    14a8:	41465445 	cmpmi	r6, r5, asr #8
    14ac:	4d544c55 	ldclmi	12, cr4, [r4, #-340]
    14b0:	004b5341 	subeq	r5, fp, r1, asr #6
    14b4:	000008bc 	strheq	r0, [r0], -ip
    14b8:	4349564e 	movtmi	r5, #38478	; 0x964e
    14bc:	5345525f 	movtpl	r5, #21087	; 0x525f
    14c0:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    14c4:	53414d49 	movtpl	r4, #7497	; 0x1d49
    14c8:	08d1004b 	ldmeq	r1, {r0, r1, r3, r6}^
    14cc:	564e0000 	strbpl	r0, [lr], -r0
    14d0:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    14d4:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    14d8:	53414d49 	movtpl	r4, #7497	; 0x1d49
    14dc:	0000004b 	andeq	r0, r0, fp, asr #32
    14e0:	00c70000 	sbceq	r0, r7, r0
    14e4:	00020000 	andeq	r0, r2, r0
    14e8:	00003ecc 	andeq	r3, r0, ip, asr #29
    14ec:	00000247 	andeq	r0, r0, r7, asr #4
    14f0:	000000d3 	ldrdeq	r0, [r0], -r3
    14f4:	5f525750 	svcpl	0x00525750
    14f8:	6b636142 	blvs	18d9a08 <__Stack_Size+0x18d9608>
    14fc:	63417075 	movtvs	r7, #4213	; 0x1075
    1500:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1504:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1508:	000000f8 	strdeq	r0, [r0], -r8
    150c:	5f525750 	svcpl	0x00525750
    1510:	43445650 	movtmi	r5, #18000	; 0x4650
    1514:	1d00646d 	cfstrsne	mvf6, [r0, #-436]
    1518:	50000001 	andpl	r0, r0, r1
    151c:	505f5257 	subspl	r5, pc, r7, asr r2
    1520:	654c4456 	strbvs	r4, [ip, #-1110]
    1524:	436c6576 	cmnmi	ip, #494927872	; 0x1d800000
    1528:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    152c:	01530067 	cmpeq	r3, r7, rrx
    1530:	57500000 	ldrbpl	r0, [r0, -r0]
    1534:	61575f52 	cmpvs	r7, r2, asr pc
    1538:	7055656b 	subsvc	r6, r5, fp, ror #10
    153c:	436e6950 	cmnmi	lr, #1310720	; 0x140000
    1540:	7800646d 	stmdavc	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    1544:	50000001 	andpl	r0, r0, r1
    1548:	475f5257 	undefined
    154c:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    1550:	74536761 	ldrbvc	r6, [r3], #-1889
    1554:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1558:	0001ae00 	andeq	sl, r1, r0, lsl #28
    155c:	52575000 	subspl	r5, r7, #0	; 0x0
    1560:	656c435f 	strbvs	r4, [ip, #-863]!
    1564:	6c467261 	sfmvs	f7, 2, [r6], {97}
    1568:	d5006761 	strle	r6, [r0, #-1889]
    156c:	50000001 	andpl	r0, r0, r1
    1570:	455f5257 	ldrbmi	r5, [pc, #-599]	; 1321 <__Stack_Size+0xf21>
    1574:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1578:	4e415453 	mcrmi	4, 2, r5, cr1, cr3, {2}
    157c:	4d594244 	lfmmi	f4, 2, [r9, #-272]
    1580:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1584:	000001ea 	andeq	r0, r0, sl, ror #3
    1588:	5f525750 	svcpl	0x00525750
    158c:	65746e45 	ldrbvs	r6, [r4, #-3653]!
    1590:	4f545372 	svcmi	0x00545372
    1594:	646f4d50 	strbtvs	r4, [pc], #3408	; 159c <__Stack_Size+0x119c>
    1598:	02310065 	eorseq	r0, r1, #101	; 0x65
    159c:	57500000 	ldrbpl	r0, [r0, -r0]
    15a0:	65445f52 	strbvs	r5, [r4, #-3922]
    15a4:	74696e49 	strbtvc	r6, [r9], #-3657
    15a8:	00000000 	andeq	r0, r0, r0
    15ac:	0002c000 	andeq	ip, r2, r0
    15b0:	13000200 	movwne	r0, #512	; 0x200
    15b4:	bd000041 	stclt	0, cr0, [r0, #-260]
    15b8:	14000008 	strne	r0, [r0], #-8
    15bc:	52000002 	andpl	r0, r0, #2	; 0x2
    15c0:	445f4343 	ldrbmi	r4, [pc], #835	; 15c8 <__Stack_Size+0x11c8>
    15c4:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    15c8:	02270074 	eoreq	r0, r7, #116	; 0x74
    15cc:	43520000 	cmpmi	r2, #0	; 0x0
    15d0:	53485f43 	movtpl	r5, #36675	; 0x8f43
    15d4:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    15d8:	00676966 	rsbeq	r6, r7, r6, ror #18
    15dc:	0000024c 	andeq	r0, r0, ip, asr #4
    15e0:	5f434352 	svcpl	0x00434352
    15e4:	74696157 	strbtvc	r6, [r9], #-343
    15e8:	48726f46 	ldmdami	r2!, {r1, r2, r6, r8, r9, sl, fp, sp, lr}^
    15ec:	74534553 	ldrbvc	r4, [r3], #-1363
    15f0:	55747261 	ldrbpl	r7, [r4, #-609]!
    15f4:	02f10070 	rscseq	r0, r1, #112	; 0x70
    15f8:	43520000 	cmpmi	r2, #0	; 0x0
    15fc:	64415f43 	strbvs	r5, [r1], #-3907
    1600:	7473756a 	ldrbtvc	r7, [r3], #-1386
    1604:	43495348 	movtmi	r5, #37704	; 0x9348
    1608:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    160c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1610:	61566e6f 	cmpvs	r6, pc, ror #28
    1614:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1618:	00000323 	andeq	r0, r0, r3, lsr #6
    161c:	5f434352 	svcpl	0x00434352
    1620:	43495348 	movtmi	r5, #37704	; 0x9348
    1624:	4a00646d 	bmi	1a7e0 <__Stack_Size+0x1a3e0>
    1628:	52000003 	andpl	r0, r0, #3	; 0x3
    162c:	505f4343 	subspl	r4, pc, r3, asr #6
    1630:	6f434c4c 	svcvs	0x00434c4c
    1634:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1638:	00039100 	andeq	r9, r3, r0, lsl #2
    163c:	43435200 	movtmi	r5, #12800	; 0x3200
    1640:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1644:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1648:	000003b8 	strheq	r0, [r0], -r8
    164c:	5f434352 	svcpl	0x00434352
    1650:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1654:	6f434b4c 	svcvs	0x00434b4c
    1658:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    165c:	0003f100 	andeq	pc, r3, r0, lsl #2
    1660:	43435200 	movtmi	r5, #12800	; 0x3200
    1664:	7465475f 	strbtvc	r4, [r5], #-1887
    1668:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    166c:	6f534b4c 	svcvs	0x00534b4c
    1670:	65637275 	strbvs	r7, [r3, #-629]!
    1674:	00040900 	andeq	r0, r4, r0, lsl #18
    1678:	43435200 	movtmi	r5, #12800	; 0x3200
    167c:	4c43485f 	mcrrmi	8, 5, r4, r3, cr15
    1680:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1684:	00676966 	rsbeq	r6, r7, r6, ror #18
    1688:	00000442 	andeq	r0, r0, r2, asr #8
    168c:	5f434352 	svcpl	0x00434352
    1690:	4b4c4350 	blmi	13123d8 <__Stack_Size+0x1311fd8>
    1694:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    1698:	00676966 	rsbeq	r6, r7, r6, ror #18
    169c:	0000047b 	andeq	r0, r0, fp, ror r4
    16a0:	5f434352 	svcpl	0x00434352
    16a4:	4b4c4350 	blmi	13123ec <__Stack_Size+0x1311fec>
    16a8:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    16ac:	00676966 	rsbeq	r6, r7, r6, ror #18
    16b0:	000004b0 	strheq	r0, [r0], -r0
    16b4:	5f434352 	svcpl	0x00434352
    16b8:	6f435449 	svcvs	0x00435449
    16bc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16c0:	0004e500 	andeq	lr, r4, r0, lsl #10
    16c4:	43435200 	movtmi	r5, #12800	; 0x3200
    16c8:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    16cc:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    16d0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16d4:	050c0067 	streq	r0, [ip, #-103]
    16d8:	43520000 	cmpmi	r2, #0	; 0x0
    16dc:	44415f43 	strbmi	r5, [r1], #-3907
    16e0:	4b4c4343 	blmi	13123f4 <__Stack_Size+0x1311ff4>
    16e4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16e8:	45006769 	strmi	r6, [r0, #-1897]
    16ec:	52000005 	andpl	r0, r0, #5	; 0x5
    16f0:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3
    16f4:	6f434553 	svcvs	0x00434553
    16f8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16fc:	00056c00 	andeq	r6, r5, r0, lsl #24
    1700:	43435200 	movtmi	r5, #12800	; 0x3200
    1704:	49534c5f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, sl, fp, lr}^
    1708:	00646d43 	rsbeq	r6, r4, r3, asr #26
    170c:	00000593 	muleq	r0, r3, r5
    1710:	5f434352 	svcpl	0x00434352
    1714:	43435452 	movtmi	r5, #13394	; 0x3452
    1718:	6f434b4c 	svcvs	0x00434b4c
    171c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1720:	0005bc00 	andeq	fp, r5, r0, lsl #24
    1724:	43435200 	movtmi	r5, #12800	; 0x3200
    1728:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    172c:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1730:	e300646d 	movw	r6, #1133	; 0x46d
    1734:	52000005 	andpl	r0, r0, #5	; 0x5
    1738:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    173c:	6c437465 	cfstrdvs	mvd7, [r3], {101}
    1740:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    1744:	71657246 	cmnvc	r5, r6, asr #4
    1748:	00064a00 	andeq	r4, r6, r0, lsl #20
    174c:	43435200 	movtmi	r5, #12800	; 0x3200
    1750:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
    1754:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1758:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    175c:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1760:	7f00646d 	svcvc	0x0000646d
    1764:	52000006 	andpl	r0, r0, #6	; 0x6
    1768:	415f4343 	cmpmi	pc, r3, asr #6
    176c:	50324250 	eorspl	r4, r2, r0, asr r2
    1770:	70697265 	rsbvc	r7, r9, r5, ror #4
    1774:	6f6c4368 	svcvs	0x006c4368
    1778:	6d436b63 	vstrvs	d22, [r3, #-396]
    177c:	06b40064 	ldrteq	r0, [r4], r4, rrx
    1780:	43520000 	cmpmi	r2, #0	; 0x0
    1784:	50415f43 	subpl	r5, r1, r3, asr #30
    1788:	65503142 	ldrbvs	r3, [r0, #-322]
    178c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1790:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1794:	646d436b 	strbtvs	r4, [sp], #-875
    1798:	0006e900 	andeq	lr, r6, r0, lsl #18
    179c:	43435200 	movtmi	r5, #12800	; 0x3200
    17a0:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    17a4:	72655032 	rsbvc	r5, r5, #50	; 0x32
    17a8:	52687069 	rsbpl	r7, r8, #105	; 0x69
    17ac:	74657365 	strbtvc	r7, [r5], #-869
    17b0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    17b4:	0000071e 	andeq	r0, r0, lr, lsl r7
    17b8:	5f434352 	svcpl	0x00434352
    17bc:	31425041 	cmpcc	r2, r1, asr #32
    17c0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    17c4:	65526870 	ldrbvs	r6, [r2, #-2160]
    17c8:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    17cc:	5300646d 	movwpl	r6, #1133	; 0x46d
    17d0:	52000007 	andpl	r0, r0, #7	; 0x7
    17d4:	425f4343 	subsmi	r4, pc, #201326593	; 0xc000001
    17d8:	756b6361 	strbvc	r6, [fp, #-865]!
    17dc:	73655270 	cmnvc	r5, #7	; 0x7
    17e0:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    17e4:	077a0064 	ldrbeq	r0, [sl, -r4, rrx]!
    17e8:	43520000 	cmpmi	r2, #0	; 0x0
    17ec:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    17f0:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    17f4:	72756365 	rsbsvc	r6, r5, #-1811939327	; 0x94000001
    17f8:	53797469 	cmnpl	r9, #1761607680	; 0x69000000
    17fc:	65747379 	ldrbvs	r7, [r4, #-889]!
    1800:	646d436d 	strbtvs	r4, [sp], #-877
    1804:	0007a100 	andeq	sl, r7, r0, lsl #2
    1808:	43435200 	movtmi	r5, #12800	; 0x3200
    180c:	4f434d5f 	svcmi	0x00434d5f
    1810:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1814:	c8006769 	stmdagt	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    1818:	52000007 	andpl	r0, r0, #7	; 0x7
    181c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    1820:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    1824:	74536761 	ldrbvc	r6, [r3], #-1889
    1828:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    182c:	0007fc00 	andeq	pc, r7, r0, lsl #24
    1830:	43435200 	movtmi	r5, #12800	; 0x3200
    1834:	656c435f 	strbvs	r4, [ip, #-863]!
    1838:	6c467261 	sfmvs	f7, 2, [r6], {97}
    183c:	10006761 	andne	r6, r0, r1, ror #14
    1840:	52000008 	andpl	r0, r0, #8	; 0x8
    1844:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    1848:	54497465 	strbpl	r7, [r9], #-1125
    184c:	74617453 	strbtvc	r7, [r1], #-1107
    1850:	49007375 	stmdbmi	r0, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
    1854:	52000008 	andpl	r0, r0, #8	; 0x8
    1858:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    185c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1860:	65505449 	ldrbvs	r5, [r0, #-1097]
    1864:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1868:	74694267 	strbtvc	r4, [r9], #-615
    186c:	00000000 	andeq	r0, r0, r0
    1870:	00009d00 	andeq	r9, r0, r0, lsl #26
    1874:	d0000200 	andle	r0, r0, r0, lsl #4
    1878:	ef000049 	svc	0x00000049
    187c:	f7000001 	undefined instruction 0xf7000001
    1880:	53000000 	movwpl	r0, #0	; 0x0
    1884:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1888:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    188c:	6f534b4c 	svcvs	0x00534b4c
    1890:	65637275 	strbvs	r7, [r3, #-629]!
    1894:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1898:	1c006769 	stcne	7, cr6, [r0], {105}
    189c:	53000001 	movwpl	r0, #1	; 0x1
    18a0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    18a4:	535f6b63 	cmppl	pc, #101376	; 0x18c00
    18a8:	65527465 	ldrbvs	r7, [r2, #-1125]
    18ac:	64616f6c 	strbtvs	r6, [r1], #-3948
    18b0:	00014100 	andeq	r4, r1, r0, lsl #2
    18b4:	73795300 	cmnvc	r9, #0	; 0x0
    18b8:	6b636954 	blvs	18dbe10 <__Stack_Size+0x18dba10>
    18bc:	756f435f 	strbvc	r4, [pc, #-863]!	; 1565 <__Stack_Size+0x1165>
    18c0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    18c4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    18c8:	00000166 	andeq	r0, r0, r6, ror #2
    18cc:	54737953 	ldrbtpl	r7, [r3], #-2387
    18d0:	5f6b6369 	svcpl	0x006b6369
    18d4:	6f435449 	svcvs	0x00435449
    18d8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    18dc:	00018b00 	andeq	r8, r1, r0, lsl #22
    18e0:	73795300 	cmnvc	r9, #0	; 0x0
    18e4:	6b636954 	blvs	18dbe3c <__Stack_Size+0x18dba3c>
    18e8:	7465475f 	strbtvc	r4, [r5], #-1887
    18ec:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    18f0:	00726574 	rsbseq	r6, r2, r4, ror r5
    18f4:	000001a2 	andeq	r0, r0, r2, lsr #3
    18f8:	54737953 	ldrbtpl	r7, [r3], #-2387
    18fc:	5f6b6369 	svcpl	0x006b6369
    1900:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1904:	5367616c 	cmnpl	r7, #27	; 0x1b
    1908:	75746174 	ldrbvc	r6, [r4, #-372]!
    190c:	00000073 	andeq	r0, r0, r3, ror r0
    1910:	07ac0000 	streq	r0, [ip, r0]!
    1914:	00020000 	andeq	r0, r2, r0
    1918:	00004bbf 	strheq	r4, [r0], -pc
    191c:	00002149 	andeq	r2, r0, r9, asr #2
    1920:	00000778 	andeq	r0, r0, r8, ror r7
    1924:	5f4d4954 	svcpl	0x004d4954
    1928:	656d6954 	strbvs	r6, [sp, #-2388]!
    192c:	65736142 	ldrbvs	r6, [r3, #-322]!
    1930:	74696e49 	strbtvc	r6, [r9], #-3657
    1934:	0007b600 	andeq	fp, r7, r0, lsl #12
    1938:	4d495400 	cfstrdmi	mvd5, [r9]
    193c:	31434f5f 	cmpcc	r3, pc, asr pc
    1940:	74696e49 	strbtvc	r6, [r9], #-3657
    1944:	00082100 	andeq	r2, r8, r0, lsl #2
    1948:	4d495400 	cfstrdmi	mvd5, [r9]
    194c:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    1950:	74696e49 	strbtvc	r6, [r9], #-3657
    1954:	00088c00 	andeq	r8, r8, r0, lsl #24
    1958:	4d495400 	cfstrdmi	mvd5, [r9]
    195c:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    1960:	74696e49 	strbtvc	r6, [r9], #-3657
    1964:	0008f700 	andeq	pc, r8, r0, lsl #14
    1968:	4d495400 	cfstrdmi	mvd5, [r9]
    196c:	34434f5f 	strbcc	r4, [r3], #-3935
    1970:	74696e49 	strbtvc	r6, [r9], #-3657
    1974:	00096200 	andeq	r6, r9, r0, lsl #4
    1978:	4d495400 	cfstrdmi	mvd5, [r9]
    197c:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1980:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1984:	00000b2e 	andeq	r0, r0, lr, lsr #22
    1988:	5f4d4954 	svcpl	0x004d4954
    198c:	494d5750 	stmdbmi	sp, {r4, r6, r8, r9, sl, ip, lr}^
    1990:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1994:	17006769 	strne	r6, [r0, -r9, ror #14]
    1998:	5400000d 	strpl	r0, [r0], #-13
    199c:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    19a0:	43525444 	cmpmi	r2, #1140850688	; 0x44000000
    19a4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    19a8:	0d520067 	ldcleq	0, cr0, [r2, #-412]
    19ac:	49540000 	ldmdbmi	r4, {}^
    19b0:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    19b4:	6142656d 	cmpvs	r2, sp, ror #10
    19b8:	74536573 	ldrbvc	r6, [r3], #-1395
    19bc:	74637572 	strbtvc	r7, [r3], #-1394
    19c0:	74696e49 	strbtvc	r6, [r9], #-3657
    19c4:	000d7900 	andeq	r7, sp, r0, lsl #18
    19c8:	4d495400 	cfstrdmi	mvd5, [r9]
    19cc:	53434f5f 	movtpl	r4, #16223	; 0x3f5f
    19d0:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    19d4:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    19d8:	0da00074 	stceq	0, cr0, [r0, #464]!
    19dc:	49540000 	ldmdbmi	r4, {}^
    19e0:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    19e4:	75727453 	ldrbvc	r7, [r2, #-1107]!
    19e8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    19ec:	c7007469 	strgt	r7, [r0, -r9, ror #8]
    19f0:	5400000d 	strpl	r0, [r0], #-13
    19f4:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    19f8:	53525444 	cmppl	r2, #1140850688	; 0x44000000
    19fc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1a00:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1a04:	0dee0074 	stcleq	0, cr0, [lr, #464]!
    1a08:	49540000 	ldmdbmi	r4, {}^
    1a0c:	6d435f4d 	stclvs	15, cr5, [r3, #-308]
    1a10:	0e230064 	cdpeq	0, 2, cr0, cr3, cr4, {3}
    1a14:	49540000 	ldmdbmi	r4, {}^
    1a18:	74435f4d 	strbvc	r5, [r3], #-3917
    1a1c:	57506c72 	undefined
    1a20:	74754f4d 	ldrbtvc	r4, [r5], #-3917
    1a24:	73747570 	cmnvc	r4, #469762048	; 0x1c000000
    1a28:	000e5800 	andeq	r5, lr, r0, lsl #16
    1a2c:	4d495400 	cfstrdmi	mvd5, [r9]
    1a30:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1a34:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1a38:	0e9b0067 	cdpeq	0, 9, cr0, cr11, cr7, {3}
    1a3c:	49540000 	ldmdbmi	r4, {}^
    1a40:	65475f4d 	strbvs	r5, [r7, #-3917]
    1a44:	6172656e 	cmnvs	r2, lr, ror #10
    1a48:	76456574 	undefined
    1a4c:	00746e65 	rsbseq	r6, r4, r5, ror #28
    1a50:	00000ed0 	ldrdeq	r0, [r0], -r0
    1a54:	5f4d4954 	svcpl	0x004d4954
    1a58:	43414d44 	movtmi	r4, #7492	; 0x1d44
    1a5c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1a60:	0f150067 	svceq	0x00150067
    1a64:	49540000 	ldmdbmi	r4, {}^
    1a68:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    1a6c:	646d4341 	strbtvs	r4, [sp], #-833
    1a70:	000f5800 	andeq	r5, pc, r0, lsl #16
    1a74:	4d495400 	cfstrdmi	mvd5, [r9]
    1a78:	746e495f 	strbtvc	r4, [lr], #-2399
    1a7c:	616e7265 	cmnvs	lr, r5, ror #4
    1a80:	6f6c436c 	svcvs	0x006c436c
    1a84:	6f436b63 	svcvs	0x00436b63
    1a88:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1a8c:	000f7f00 	andeq	r7, pc, r0, lsl #30
    1a90:	4d495400 	cfstrdmi	mvd5, [r9]
    1a94:	5254495f 	subspl	r4, r4, #1556480	; 0x17c000
    1a98:	74784578 	ldrbtvc	r4, [r8], #-1400
    1a9c:	616e7265 	cmnvs	lr, r5, ror #4
    1aa0:	6f6c436c 	svcvs	0x006c436c
    1aa4:	6f436b63 	svcvs	0x00436b63
    1aa8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1aac:	000fe400 	andeq	lr, pc, r0, lsl #8
    1ab0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ab4:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    1ab8:	65747845 	ldrbvs	r7, [r4, #-2117]!
    1abc:	6c616e72 	stclvs	14, cr6, [r1], #-456
    1ac0:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1ac4:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1ac8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1acc:	000010f8 	strdeq	r1, [r0], -r8
    1ad0:	5f4d4954 	svcpl	0x004d4954
    1ad4:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    1ad8:	6b636f6c 	blvs	18dd890 <__Stack_Size+0x18dd490>
    1adc:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1ae0:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    1ae4:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ae8:	00001193 	muleq	r0, r3, r1
    1aec:	5f4d4954 	svcpl	0x004d4954
    1af0:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    1af4:	6b636f6c 	blvs	18dd8ac <__Stack_Size+0x18dd4ac>
    1af8:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1afc:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    1b00:	00676966 	rsbeq	r6, r7, r6, ror #18
    1b04:	00001220 	andeq	r1, r0, r0, lsr #4
    1b08:	5f4d4954 	svcpl	0x004d4954
    1b0c:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    1b10:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b14:	125b0067 	subsne	r0, fp, #103	; 0x67
    1b18:	49540000 	ldmdbmi	r4, {}^
    1b1c:	72505f4d 	subsvc	r5, r0, #308	; 0x134
    1b20:	61637365 	cmnvs	r3, r5, ror #6
    1b24:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    1b28:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b2c:	129e0067 	addsne	r0, lr, #103	; 0x67
    1b30:	49540000 	ldmdbmi	r4, {}^
    1b34:	6f435f4d 	svcvs	0x00435f4d
    1b38:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1b3c:	646f4d72 	strbtvs	r4, [pc], #3442	; 1b44 <__Stack_Size+0x1744>
    1b40:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1b44:	00676966 	rsbeq	r6, r7, r6, ror #18
    1b48:	000012e5 	andeq	r1, r0, r5, ror #5
    1b4c:	5f4d4954 	svcpl	0x004d4954
    1b50:	656c6553 	strbvs	r6, [ip, #-1363]!
    1b54:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1b58:	54747570 	ldrbtpl	r7, [r4], #-1392
    1b5c:	67676972 	undefined
    1b60:	12007265 	andne	r7, r0, #1342177286	; 0x50000006
    1b64:	54000013 	strpl	r0, [r0], #-19
    1b68:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; e27 <__Stack_Size+0xa27>
    1b6c:	646f636e 	strbtvs	r6, [pc], #878	; 1b74 <__Stack_Size+0x1774>
    1b70:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
    1b74:	66726574 	undefined
    1b78:	43656361 	cmnmi	r5, #-2080374783	; 0x84000001
    1b7c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b80:	13950067 	orrsne	r0, r5, #103	; 0x67
    1b84:	49540000 	ldmdbmi	r4, {}^
    1b88:	6f465f4d 	svcvs	0x00465f4d
    1b8c:	64656372 	strbtvs	r6, [r5], #-882
    1b90:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    1b94:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b98:	13dc0067 	bicsne	r0, ip, #103	; 0x67
    1b9c:	49540000 	ldmdbmi	r4, {}^
    1ba0:	6f465f4d 	svcvs	0x00465f4d
    1ba4:	64656372 	strbtvs	r6, [r5], #-882
    1ba8:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    1bac:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1bb0:	14210067 	strtne	r0, [r1], #-103
    1bb4:	49540000 	ldmdbmi	r4, {}^
    1bb8:	6f465f4d 	svcvs	0x00465f4d
    1bbc:	64656372 	strbtvs	r6, [r5], #-882
    1bc0:	4333434f 	teqmi	r3, #1006632961	; 0x3c000001
    1bc4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1bc8:	14680067 	strbtne	r0, [r8], #-103
    1bcc:	49540000 	ldmdbmi	r4, {}^
    1bd0:	6f465f4d 	svcvs	0x00465f4d
    1bd4:	64656372 	strbtvs	r6, [r5], #-882
    1bd8:	4334434f 	teqmi	r4, #1006632961	; 0x3c000001
    1bdc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1be0:	14ad0067 	strtne	r0, [sp], #103
    1be4:	49540000 	ldmdbmi	r4, {}^
    1be8:	52415f4d 	subpl	r5, r1, #308	; 0x134
    1bec:	65725052 	ldrbvs	r5, [r2, #-82]!
    1bf0:	64616f6c 	strbtvs	r6, [r1], #-3948
    1bf4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1bf8:	e2006769 	and	r6, r0, #27525120	; 0x1a40000
    1bfc:	54000014 	strpl	r0, [r0], #-20
    1c00:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1c04:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1c08:	4d4f4374 	stclmi	3, cr4, [pc, #-464]
    1c0c:	00151700 	andseq	r1, r5, r0, lsl #14
    1c10:	4d495400 	cfstrdmi	mvd5, [r9]
    1c14:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1c18:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    1c1c:	414d4443 	cmpmi	sp, r3, asr #8
    1c20:	00154c00 	andseq	r4, r5, r0, lsl #24
    1c24:	4d495400 	cfstrdmi	mvd5, [r9]
    1c28:	5043435f 	subpl	r4, r3, pc, asr r3
    1c2c:	6f6c6572 	svcvs	0x006c6572
    1c30:	6f436461 	svcvs	0x00436461
    1c34:	6f72746e 	svcvs	0x0072746e
    1c38:	1581006c 	strne	r0, [r1, #108]
    1c3c:	49540000 	ldmdbmi	r4, {}^
    1c40:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1c44:	65725031 	ldrbvs	r5, [r2, #-49]!
    1c48:	64616f6c 	strbtvs	r6, [r1], #-3948
    1c4c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c50:	c8006769 	stmdagt	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    1c54:	54000015 	strpl	r0, [r0], #-21
    1c58:	4f5f4d49 	svcmi	0x005f4d49
    1c5c:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    1c60:	616f6c65 	cmnvs	pc, r5, ror #24
    1c64:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1c68:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c6c:	0000160d 	andeq	r1, r0, sp, lsl #12
    1c70:	5f4d4954 	svcpl	0x004d4954
    1c74:	5033434f 	eorspl	r4, r3, pc, asr #6
    1c78:	6f6c6572 	svcvs	0x006c6572
    1c7c:	6f436461 	svcvs	0x00436461
    1c80:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1c84:	00165400 	andseq	r5, r6, r0, lsl #8
    1c88:	4d495400 	cfstrdmi	mvd5, [r9]
    1c8c:	34434f5f 	strbcc	r4, [r3], #-3935
    1c90:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1c94:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1c98:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1c9c:	16990067 	ldrne	r0, [r9], r7, rrx
    1ca0:	49540000 	ldmdbmi	r4, {}^
    1ca4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1ca8:	73614631 	cmnvc	r1, #51380224	; 0x3100000
    1cac:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1cb0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1cb4:	000016e0 	andeq	r1, r0, r0, ror #13
    1cb8:	5f4d4954 	svcpl	0x004d4954
    1cbc:	4632434f 	ldrtmi	r4, [r2], -pc, asr #6
    1cc0:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    1cc4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1cc8:	17250067 	strne	r0, [r5, -r7, rrx]!
    1ccc:	49540000 	ldmdbmi	r4, {}^
    1cd0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1cd4:	73614633 	cmnvc	r1, #53477376	; 0x3300000
    1cd8:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1cdc:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ce0:	0000176c 	andeq	r1, r0, ip, ror #14
    1ce4:	5f4d4954 	svcpl	0x004d4954
    1ce8:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    1cec:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    1cf0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1cf4:	17b10067 	ldrne	r0, [r1, r7, rrx]!
    1cf8:	49540000 	ldmdbmi	r4, {}^
    1cfc:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    1d00:	4f726165 	svcmi	0x00726165
    1d04:	65523143 	ldrbvs	r3, [r2, #-323]
    1d08:	17f80066 	ldrbne	r0, [r8, r6, rrx]!
    1d0c:	49540000 	ldmdbmi	r4, {}^
    1d10:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    1d14:	4f726165 	svcmi	0x00726165
    1d18:	65523243 	ldrbvs	r3, [r2, #-579]
    1d1c:	183d0066 	ldmdane	sp!, {r1, r2, r5, r6}
    1d20:	49540000 	ldmdbmi	r4, {}^
    1d24:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    1d28:	4f726165 	svcmi	0x00726165
    1d2c:	65523343 	ldrbvs	r3, [r2, #-835]
    1d30:	18840066 	stmne	r4, {r1, r2, r5, r6}
    1d34:	49540000 	ldmdbmi	r4, {}^
    1d38:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    1d3c:	4f726165 	svcmi	0x00726165
    1d40:	65523443 	ldrbvs	r3, [r2, #-1091]
    1d44:	18c90066 	stmiane	r9, {r1, r2, r5, r6}^
    1d48:	49540000 	ldmdbmi	r4, {}^
    1d4c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1d50:	6c6f5031 	stclvs	0, cr5, [pc], #-196
    1d54:	74697261 	strbtvc	r7, [r9], #-609
    1d58:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1d5c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d60:	00001910 	andeq	r1, r0, r0, lsl r9
    1d64:	5f4d4954 	svcpl	0x004d4954
    1d68:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    1d6c:	616c6f50 	cmnvs	ip, r0, asr pc
    1d70:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1d74:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d78:	57006769 	strpl	r6, [r0, -r9, ror #14]
    1d7c:	54000019 	strpl	r0, [r0], #-25
    1d80:	4f5f4d49 	svcmi	0x005f4d49
    1d84:	6f503243 	svcvs	0x00503243
    1d88:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1d8c:	6f437974 	svcvs	0x00437974
    1d90:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d94:	00199c00 	andseq	r9, r9, r0, lsl #24
    1d98:	4d495400 	cfstrdmi	mvd5, [r9]
    1d9c:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    1da0:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    1da4:	74697261 	strbtvc	r7, [r9], #-609
    1da8:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1dac:	00676966 	rsbeq	r6, r7, r6, ror #18
    1db0:	000019e1 	andeq	r1, r0, r1, ror #19
    1db4:	5f4d4954 	svcpl	0x004d4954
    1db8:	5033434f 	eorspl	r4, r3, pc, asr #6
    1dbc:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1dc0:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1dc4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1dc8:	1a260067 	bne	981f6c <__Stack_Size+0x981b6c>
    1dcc:	49540000 	ldmdbmi	r4, {}^
    1dd0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1dd4:	6f504e33 	svcvs	0x00504e33
    1dd8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1ddc:	6f437974 	svcvs	0x00437974
    1de0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1de4:	001a6b00 	andseq	r6, sl, r0, lsl #22
    1de8:	4d495400 	cfstrdmi	mvd5, [r9]
    1dec:	34434f5f 	strbcc	r4, [r3], #-3935
    1df0:	616c6f50 	cmnvs	ip, r0, asr pc
    1df4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1df8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1dfc:	b0006769 	andlt	r6, r0, r9, ror #14
    1e00:	5400001a 	strpl	r0, [r0], #-26
    1e04:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1e08:	6d437843 	stclvs	8, cr7, [r3, #-268]
    1e0c:	1af50064 	bne	ffd41fa4 <SCS_BASE+0x1fd33fa4>
    1e10:	49540000 	ldmdbmi	r4, {}^
    1e14:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    1e18:	6d434e78 	stclvs	14, cr4, [r3, #-480]
    1e1c:	1b3a0064 	blne	e81fb4 <__Stack_Size+0xe81bb4>
    1e20:	49540000 	ldmdbmi	r4, {}^
    1e24:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1e28:	7463656c 	strbtvc	r6, [r3], #-1388
    1e2c:	4d78434f 	ldclmi	3, cr4, [r8, #-316]!
    1e30:	001b8500 	andseq	r8, fp, r0, lsl #10
    1e34:	4d495400 	cfstrdmi	mvd5, [r9]
    1e38:	6470555f 	ldrbtvs	r5, [r0], #-1375
    1e3c:	44657461 	strbtmi	r7, [r5], #-1121
    1e40:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
    1e44:	6f43656c 	svcvs	0x0043656c
    1e48:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1e4c:	001bba00 	andseq	fp, fp, r0, lsl #20
    1e50:	4d495400 	cfstrdmi	mvd5, [r9]
    1e54:	6470555f 	ldrbtvs	r5, [r0], #-1375
    1e58:	52657461 	rsbpl	r7, r5, #1627389952	; 0x61000000
    1e5c:	65757165 	ldrbvs	r7, [r5, #-357]!
    1e60:	6f437473 	svcvs	0x00437473
    1e64:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1e68:	001bef00 	andseq	lr, fp, r0, lsl #30
    1e6c:	4d495400 	cfstrdmi	mvd5, [r9]
    1e70:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1e74:	48746365 	ldmdami	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1e78:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    1e7c:	6f736e65 	svcvs	0x00736e65
    1e80:	1c240072 	stcne	0, cr0, [r4], #-456
    1e84:	49540000 	ldmdbmi	r4, {}^
    1e88:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1e8c:	7463656c 	strbtvc	r6, [r3], #-1388
    1e90:	50656e4f 	rsbpl	r6, r5, pc, asr #28
    1e94:	65736c75 	ldrbvs	r6, [r3, #-3189]!
    1e98:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1e9c:	001c5b00 	andseq	r5, ip, r0, lsl #22
    1ea0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ea4:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1ea8:	4f746365 	svcmi	0x00746365
    1eac:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1eb0:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    1eb4:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    1eb8:	001c9200 	andseq	r9, ip, r0, lsl #4
    1ebc:	4d495400 	cfstrdmi	mvd5, [r9]
    1ec0:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1ec4:	53746365 	cmnpl	r4, #-1811939327	; 0x94000001
    1ec8:	6576616c 	ldrbvs	r6, [r6, #-364]!
    1ecc:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1ed0:	001cc900 	andseq	ip, ip, r0, lsl #18
    1ed4:	4d495400 	cfstrdmi	mvd5, [r9]
    1ed8:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1edc:	4d746365 	ldclmi	3, cr6, [r4, #-404]!
    1ee0:	65747361 	ldrbvs	r7, [r4, #-865]!
    1ee4:	616c5372 	smcvs	50482
    1ee8:	6f4d6576 	svcvs	0x004d6576
    1eec:	00006564 	andeq	r6, r0, r4, ror #10
    1ef0:	5400001d 	strpl	r0, [r0], #-29
    1ef4:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1ef8:	6f437465 	svcvs	0x00437465
    1efc:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1f00:	1d350072 	ldcne	0, cr0, [r5, #-456]!
    1f04:	49540000 	ldmdbmi	r4, {}^
    1f08:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1f0c:	74754174 	ldrbtvc	r4, [r5], #-372
    1f10:	6c65726f 	sfmvs	f7, 2, [r5], #-444
    1f14:	0064616f 	rsbeq	r6, r4, pc, ror #2
    1f18:	00001d6a 	andeq	r1, r0, sl, ror #26
    1f1c:	5f4d4954 	svcpl	0x004d4954
    1f20:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1f24:	61706d6f 	cmnvs	r0, pc, ror #26
    1f28:	00316572 	eorseq	r6, r1, r2, ror r5
    1f2c:	00001d9f 	muleq	r0, pc, sp
    1f30:	5f4d4954 	svcpl	0x004d4954
    1f34:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1f38:	61706d6f 	cmnvs	r0, pc, ror #26
    1f3c:	00326572 	eorseq	r6, r2, r2, ror r5
    1f40:	00001dd4 	ldrdeq	r1, [r0], -r4
    1f44:	5f4d4954 	svcpl	0x004d4954
    1f48:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1f4c:	61706d6f 	cmnvs	r0, pc, ror #26
    1f50:	00336572 	eorseq	r6, r3, r2, ror r5
    1f54:	00001e09 	andeq	r1, r0, r9, lsl #28
    1f58:	5f4d4954 	svcpl	0x004d4954
    1f5c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1f60:	61706d6f 	cmnvs	r0, pc, ror #26
    1f64:	00346572 	eorseq	r6, r4, r2, ror r5
    1f68:	00001e3e 	andeq	r1, r0, lr, lsr lr
    1f6c:	5f4d4954 	svcpl	0x004d4954
    1f70:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1f74:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    1f78:	61637365 	cmnvs	r3, r5, ror #6
    1f7c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1f80:	00001e62 	andeq	r1, r0, r2, ror #28
    1f84:	5f4d4954 	svcpl	0x004d4954
    1f88:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1f8c:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    1f90:	61637365 	cmnvs	r3, r5, ror #6
    1f94:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1f98:	00001e84 	andeq	r1, r0, r4, lsl #29
    1f9c:	5f4d4954 	svcpl	0x004d4954
    1fa0:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1fa4:	72503343 	subsvc	r3, r0, #201326593	; 0xc000001
    1fa8:	61637365 	cmnvs	r3, r5, ror #6
    1fac:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1fb0:	00001ea8 	andeq	r1, r0, r8, lsr #29
    1fb4:	5f4d4954 	svcpl	0x004d4954
    1fb8:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1fbc:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    1fc0:	61637365 	cmnvs	r3, r5, ror #6
    1fc4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1fc8:	00001eca 	andeq	r1, r0, sl, asr #29
    1fcc:	5f4d4954 	svcpl	0x004d4954
    1fd0:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1fd4:	6b636f6c 	blvs	18ddd8c <__Stack_Size+0x18dd98c>
    1fd8:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    1fdc:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    1fe0:	001f0100 	andseq	r0, pc, r0, lsl #2
    1fe4:	4d495400 	cfstrdmi	mvd5, [r9]
    1fe8:	7465475f 	strbtvc	r4, [r5], #-1887
    1fec:	74706143 	ldrbtvc	r6, [r0], #-323
    1ff0:	31657275 	smccc	22309
    1ff4:	001f2e00 	andseq	r2, pc, r0, lsl #28
    1ff8:	4d495400 	cfstrdmi	mvd5, [r9]
    1ffc:	7465475f 	strbtvc	r4, [r5], #-1887
    2000:	74706143 	ldrbtvc	r6, [r0], #-323
    2004:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    2008:	001f5b00 	andseq	r5, pc, r0, lsl #22
    200c:	4d495400 	cfstrdmi	mvd5, [r9]
    2010:	7465475f 	strbtvc	r4, [r5], #-1887
    2014:	74706143 	ldrbtvc	r6, [r0], #-323
    2018:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    201c:	001f8800 	andseq	r8, pc, r0, lsl #16
    2020:	4d495400 	cfstrdmi	mvd5, [r9]
    2024:	7465475f 	strbtvc	r4, [r5], #-1887
    2028:	74706143 	ldrbtvc	r6, [r0], #-323
    202c:	34657275 	strbtcc	r7, [r5], #-629
    2030:	001fb500 	andseq	fp, pc, r0, lsl #10
    2034:	4d495400 	cfstrdmi	mvd5, [r9]
    2038:	7465475f 	strbtvc	r4, [r5], #-1887
    203c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2040:	00726574 	rsbseq	r6, r2, r4, ror r5
    2044:	00001fe2 	andeq	r1, r0, r2, ror #31
    2048:	5f4d4954 	svcpl	0x004d4954
    204c:	50746547 	rsbspl	r6, r4, r7, asr #10
    2050:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2054:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2058:	00200f00 	eoreq	r0, r0, r0, lsl #30
    205c:	4d495400 	cfstrdmi	mvd5, [r9]
    2060:	7465475f 	strbtvc	r4, [r5], #-1887
    2064:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    2068:	74617453 	strbtvc	r7, [r1], #-1107
    206c:	56007375 	undefined
    2070:	54000020 	strpl	r0, [r0], #-32
    2074:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2078:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    207c:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    2080:	00208d00 	eoreq	r8, r0, r0, lsl #26
    2084:	4d495400 	cfstrdmi	mvd5, [r9]
    2088:	7465475f 	strbtvc	r4, [r5], #-1887
    208c:	74535449 	ldrbvc	r5, [r3], #-1097
    2090:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2094:	0020ec00 	eoreq	lr, r0, r0, lsl #24
    2098:	4d495400 	cfstrdmi	mvd5, [r9]
    209c:	656c435f 	strbvs	r4, [ip, #-863]!
    20a0:	54497261 	strbpl	r7, [r9], #-609
    20a4:	646e6550 	strbtvs	r6, [lr], #-1360
    20a8:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    20ac:	23007469 	movwcs	r7, #1129	; 0x469
    20b0:	54000021 	strpl	r0, [r0], #-33
    20b4:	445f4d49 	ldrbmi	r4, [pc], #3401	; 20bc <__Stack_Size+0x1cbc>
    20b8:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    20bc:	00000074 	andeq	r0, r0, r4, ror r0
    20c0:	025b0000 	subseq	r0, fp, #0	; 0x0
    20c4:	00020000 	andeq	r0, r2, r0
    20c8:	00006d08 	andeq	r6, r0, r8, lsl #26
    20cc:	00000950 	andeq	r0, r0, r0, asr r9
    20d0:	000002b6 	strheq	r0, [r0], -r6
    20d4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    20d8:	74535f54 	ldrbvc	r5, [r3], #-3924
    20dc:	74637572 	strbtvc	r7, [r3], #-1394
    20e0:	74696e49 	strbtvc	r6, [r9], #-3657
    20e4:	0002e100 	andeq	lr, r2, r0, lsl #2
    20e8:	41535500 	cmpmi	r3, r0, lsl #10
    20ec:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    20f0:	6b636f6c 	blvs	18ddea8 <__Stack_Size+0x18ddaa8>
    20f4:	74696e49 	strbtvc	r6, [r9], #-3657
    20f8:	00033000 	andeq	r3, r3, r0
    20fc:	41535500 	cmpmi	r3, r0, lsl #10
    2100:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2104:	6b636f6c 	blvs	18ddebc <__Stack_Size+0x18ddabc>
    2108:	75727453 	ldrbvc	r7, [r2, #-1107]!
    210c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2110:	57007469 	strpl	r7, [r0, -r9, ror #8]
    2114:	55000003 	strpl	r0, [r0, #-3]
    2118:	54524153 	ldrbpl	r4, [r2], #-339
    211c:	646d435f 	strbtvs	r4, [sp], #-863
    2120:	00038c00 	andeq	r8, r3, r0, lsl #24
    2124:	41535500 	cmpmi	r3, r0, lsl #10
    2128:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    212c:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    2130:	00676966 	rsbeq	r6, r7, r6, ror #18
    2134:	0000040d 	andeq	r0, r0, sp, lsl #8
    2138:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    213c:	4d445f54 	stclmi	15, cr5, [r4, #-336]
    2140:	646d4341 	strbtvs	r4, [sp], #-833
    2144:	00045000 	andeq	r5, r4, r0
    2148:	41535500 	cmpmi	r3, r0, lsl #10
    214c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2150:	64417465 	strbvs	r7, [r1], #-1125
    2154:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    2158:	04850073 	streq	r0, [r5], #115
    215c:	53550000 	cmppl	r5, #0	; 0x0
    2160:	5f545241 	svcpl	0x00545241
    2164:	656b6157 	strbvs	r6, [fp, #-343]!
    2168:	6f437055 	svcvs	0x00437055
    216c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2170:	0004bc00 	andeq	fp, r4, r0, lsl #24
    2174:	41535500 	cmpmi	r3, r0, lsl #10
    2178:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    217c:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2180:	57726576 	undefined
    2184:	55656b61 	strbpl	r6, [r5, #-2913]!
    2188:	646d4370 	strbtvs	r4, [sp], #-880
    218c:	0004f100 	andeq	pc, r4, r0, lsl #2
    2190:	41535500 	cmpmi	r3, r0, lsl #10
    2194:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    2198:	72424e49 	subvc	r4, r2, #1168	; 0x490
    219c:	446b6165 	strbtmi	r6, [fp], #-357
    21a0:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    21a4:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    21a8:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    21ac:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    21b0:	05280067 	streq	r0, [r8, #-103]!
    21b4:	53550000 	cmppl	r5, #0	; 0x0
    21b8:	5f545241 	svcpl	0x00545241
    21bc:	434e494c 	movtmi	r4, #59724	; 0xe94c
    21c0:	5d00646d 	cfstrspl	mvf6, [r0, #-436]
    21c4:	55000005 	strpl	r0, [r0, #-5]
    21c8:	54524153 	ldrbpl	r4, [r2], #-339
    21cc:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    21d0:	74614464 	strbtvc	r4, [r1], #-1124
    21d4:	05940061 	ldreq	r0, [r4, #97]
    21d8:	53550000 	cmppl	r5, #0	; 0x0
    21dc:	5f545241 	svcpl	0x00545241
    21e0:	65636552 	strbvs	r6, [r3, #-1362]!
    21e4:	44657669 	strbtmi	r7, [r5], #-1641
    21e8:	00617461 	rsbeq	r7, r1, r1, ror #8
    21ec:	000005c1 	andeq	r0, r0, r1, asr #11
    21f0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    21f4:	65535f54 	ldrbvs	r5, [r3, #-3924]
    21f8:	7242646e 	subvc	r6, r2, #1845493760	; 0x6e000000
    21fc:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2200:	000005e8 	andeq	r0, r0, r8, ror #11
    2204:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2208:	65535f54 	ldrbvs	r5, [r3, #-3924]
    220c:	61754774 	cmnvs	r5, r4, ror r7
    2210:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    2214:	1d00656d 	cfstr32ne	mvfx6, [r0, #-436]
    2218:	55000006 	strpl	r0, [r0, #-6]
    221c:	54524153 	ldrbpl	r4, [r2], #-339
    2220:	7465535f 	strbtvc	r5, [r5], #-863
    2224:	73657250 	cmnvc	r5, #5	; 0x5
    2228:	656c6163 	strbvs	r6, [ip, #-355]!
    222c:	06520072 	undefined
    2230:	53550000 	cmppl	r5, #0	; 0x0
    2234:	5f545241 	svcpl	0x00545241
    2238:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    223c:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    2240:	646d4364 	strbtvs	r4, [sp], #-868
    2244:	00068700 	andeq	r8, r6, r0, lsl #14
    2248:	41535500 	cmpmi	r3, r0, lsl #10
    224c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2250:	7472616d 	ldrbtvc	r6, [r2], #-365
    2254:	64726143 	ldrbtvs	r6, [r2], #-323
    2258:	4b43414e 	blmi	10d2798 <__Stack_Size+0x10d2398>
    225c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2260:	000006bc 	strheq	r0, [r0], -ip
    2264:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2268:	61485f54 	cmpvs	r8, r4, asr pc
    226c:	7544666c 	strbvc	r6, [r4, #-1644]
    2270:	78656c70 	stmdavc	r5!, {r4, r5, r6, sl, fp, sp, lr}^
    2274:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2278:	000006f1 	strdeq	r0, [r0], -r1
    227c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2280:	72495f54 	subvc	r5, r9, #336	; 0x150
    2284:	6f434144 	svcvs	0x00434144
    2288:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    228c:	00072800 	andeq	r2, r7, r0, lsl #16
    2290:	41535500 	cmpmi	r3, r0, lsl #10
    2294:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2298:	43414472 	movtmi	r4, #5234	; 0x1472
    229c:	5d00646d 	cfstrspl	mvf6, [r0, #-436]
    22a0:	55000007 	strpl	r0, [r0, #-7]
    22a4:	54524153 	ldrbpl	r4, [r2], #-339
    22a8:	7465475f 	strbtvc	r4, [r5], #-1887
    22ac:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    22b0:	74617453 	strbtvc	r7, [r1], #-1107
    22b4:	a4007375 	strge	r7, [r0], #-885
    22b8:	55000007 	strpl	r0, [r0, #-7]
    22bc:	54524153 	ldrbpl	r4, [r2], #-339
    22c0:	656c435f 	strbvs	r4, [ip, #-863]!
    22c4:	6c467261 	sfmvs	f7, 2, [r6], {97}
    22c8:	db006761 	blle	1c054 <__Stack_Size+0x1bc54>
    22cc:	55000007 	strpl	r0, [r0, #-7]
    22d0:	54524153 	ldrbpl	r4, [r2], #-339
    22d4:	7465475f 	strbtvc	r4, [r5], #-1887
    22d8:	74535449 	ldrbvc	r5, [r3], #-1097
    22dc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    22e0:	00085200 	andeq	r5, r8, r0, lsl #4
    22e4:	41535500 	cmpmi	r3, r0, lsl #10
    22e8:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    22ec:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    22f0:	65505449 	ldrbvs	r5, [r0, #-1097]
    22f4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    22f8:	74694267 	strbtvc	r4, [r9], #-615
    22fc:	0008a100 	andeq	sl, r8, r0, lsl #2
    2300:	41535500 	cmpmi	r3, r0, lsl #10
    2304:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2308:	0074696e 	rsbseq	r6, r4, lr, ror #18
    230c:	0000092a 	andeq	r0, r0, sl, lsr #18
    2310:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2314:	65445f54 	strbvs	r5, [r4, #-3924]
    2318:	74696e49 	strbtvc	r6, [r9], #-3657
    231c:	00000000 	andeq	r0, r0, r0
    2320:	00003100 	andeq	r3, r0, r0, lsl #2
    2324:	f1000200 	undefined instruction 0xf1000200
    2328:	06000076 	undefined
    232c:	52000001 	andpl	r0, r0, #1	; 0x1
    2330:	52000000 	andpl	r0, r0, #0	; 0x0
    2334:	74657365 	strbtvc	r7, [r5], #-869
    2338:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    233c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2340:	0000ee00 	andeq	lr, r0, r0, lsl #28
    2344:	705f6700 	subsvc	r6, pc, r0, lsl #14
    2348:	65566e66 	ldrbvs	r6, [r6, #-3686]
    234c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    2350:	00000073 	andeq	r0, r0, r3, ror r0
    2354:	00190000 	andseq	r0, r9, r0
    2358:	00020000 	andeq	r0, r2, r0
    235c:	000077f7 	strdeq	r7, [r0], -r7
    2360:	000000c5 	andeq	r0, r0, r5, asr #1
    2364:	0000009c 	muleq	r0, ip, r0
    2368:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    236c:	00007469 	andeq	r7, r0, r9, ror #8
    2370:	17000000 	strne	r0, [r0, -r0]
    2374:	02000000 	andeq	r0, r0, #0	; 0x0
    2378:	0078bc00 	rsbseq	fp, r8, r0, lsl #24
    237c:	00093a00 	andeq	r3, r9, r0, lsl #20
    2380:	0008ff00 	andeq	pc, r8, r0, lsl #30
    2384:	69786500 	ldmdbvs	r8!, {r8, sl, sp, lr}^
    2388:	00000074 	andeq	r0, r0, r4, ror r0
    238c:	00350000 	eorseq	r0, r5, r0
    2390:	00020000 	andeq	r0, r2, r0
    2394:	000081f6 	strdeq	r8, [r0], -r6
    2398:	0000093a 	andeq	r0, r0, sl, lsr r9
    239c:	00000910 	andeq	r0, r0, r0, lsl r9
    23a0:	706d695f 	rsbvc	r6, sp, pc, asr r9
    23a4:	5f657275 	svcpl	0x00657275
    23a8:	00727470 	rsbseq	r7, r2, r0, ror r4
    23ac:	00000922 	andeq	r0, r0, r2, lsr #18
    23b0:	6f6c675f 	svcvs	0x006c675f
    23b4:	5f6c6162 	svcpl	0x006c6162
    23b8:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    23bc:	705f6572 	subsvc	r6, pc, r2, ror r5
    23c0:	00007274 	andeq	r7, r0, r4, ror r2
    23c4:	3a000000 	bcc	23cc <__Stack_Size+0x1fcc>
    23c8:	02000000 	andeq	r0, r0, #0	; 0x0
    23cc:	008b3000 	addeq	r3, fp, r0
    23d0:	00014600 	andeq	r4, r1, r0, lsl #12
    23d4:	00008000 	andeq	r8, r0, r0
    23d8:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0
    23dc:	5f636269 	svcpl	0x00636269
    23e0:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    23e4:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    23e8:	b2007961 	andlt	r7, r0, #1589248	; 0x184000
    23ec:	5f000000 	svcpl	0x00000000
    23f0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    23f4:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
    23f8:	615f7469 	cmpvs	pc, r9, ror #8
    23fc:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    2400:	00000000 	andeq	r0, r0, r0
    2404:	00001900 	andeq	r1, r0, r0, lsl #18
    2408:	76000200 	strvc	r0, [r0], -r0, lsl #4
    240c:	1300008c 	movwne	r0, #140	; 0x8c
    2410:	88000001 	stmdahi	r0, {r0}
    2414:	6d000000 	stcvs	0, cr0, [r0]
    2418:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    241c:	00000074 	andeq	r0, r0, r4, ror r0
    2420:	00260000 	eoreq	r0, r6, r0
    2424:	00020000 	andeq	r0, r2, r0
    2428:	00008d89 	andeq	r8, r0, r9, lsl #27
    242c:	000009a5 	andeq	r0, r0, r5, lsr #19
    2430:	0000091e 	andeq	r0, r0, lr, lsl r9
    2434:	65725f5f 	ldrbvs	r5, [r2, #-3935]!
    2438:	74736967 	ldrbtvc	r6, [r3], #-2407
    243c:	655f7265 	ldrbvs	r7, [pc, #-613]	; 21df <__Stack_Size+0x1ddf>
    2440:	70746978 	rsbsvc	r6, r4, r8, ror r9
    2444:	00636f72 	rsbeq	r6, r3, r2, ror pc
    2448:	00000000 	andeq	r0, r0, r0
    244c:	00000023 	andeq	r0, r0, r3, lsr #32
    2450:	972e0002 	strls	r0, [lr, -r2]!
    2454:	09b20000 	ldmibeq	r2!, {}
    2458:	08ff0000 	ldmeq	pc!, {}^
    245c:	5f5f0000 	svcpl	0x005f0000
    2460:	6c6c6163 	stfvse	f6, [ip], #-396
    2464:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    2468:	6f727074 	svcvs	0x00727074
    246c:	00007363 	andeq	r7, r0, r3, ror #6
    2470:	Address 0x00002470 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000049 	andeq	r0, r0, r9, asr #32
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	tsteq	r4, r0
	...
      14:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      18:	6d73612e 	ldfvse	f6, [r3, #-184]!
      1c:	5c3a6300 	ldcpl	3, cr6, [sl]
      20:	616e6977 	smcvs	59031
      24:	5c736d72 	ldclpl	13, cr6, [r3], #-456
      28:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      2c:	63675c64 	cmnvs	r7, #25600	; 0x6400
      30:	75622d63 	strbvc	r2, [r2, #-3427]!
      34:	5c646c69 	stclpl	12, cr6, [r4], #-420
      38:	00636367 	rsbeq	r6, r3, r7, ror #6
      3c:	20554e47 	subscs	r4, r5, r7, asr #28
      40:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      44:	2e38312e 	rsfcsep	f3, f0, #0.5
      48:	01003035 	tsteq	r0, r5, lsr r0
      4c:	00008080 	andeq	r8, r0, r0, lsl #1
      50:	12000200 	andne	r0, r0, #0	; 0x0
      54:	04000000 	streq	r0, [r0]
      58:	00004901 	andeq	r4, r0, r1, lsl #18
	...
      64:	2f2e2e00 	svccs	0x002e2e00
      68:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      6c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      70:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
      74:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
      78:	6c2f302e 	stcvs	0, cr3, [pc], #-184
      7c:	6c676269 	sfmvs	f6, 2, [r7], #-420
      80:	2f73736f 	svccs	0x0073736f
      84:	2f6d7261 	svccs	0x006d7261
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	6300532e 	movwvs	r5, #814	; 0x32e
      90:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
      94:	6d72616e 	ldfvse	f6, [r2, #-440]!
      98:	75625c73 	strbvc	r5, [r2, #-3187]!
      9c:	5c646c69 	stclpl	12, cr6, [r4], #-420
      a0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      a4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      a8:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
      ac:	61652d6d 	cmnvs	r5, sp, ror #26
      b0:	6c5c6962 	mrrcvs	9, 6, r6, ip, cr2
      b4:	6c676269 	sfmvs	f6, 2, [r7], #-420
      b8:	5c73736f 	ldclpl	3, cr7, [r3], #-444
      bc:	006d7261 	rsbeq	r7, sp, r1, ror #4
      c0:	20554e47 	subscs	r4, r5, r7, asr #28
      c4:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      c8:	2e38312e 	rsfcsep	f3, f0, #0.5
      cc:	01003035 	tsteq	r0, r5, lsr r0
      d0:	0004ad80 	andeq	sl, r4, r0, lsl #27
      d4:	26000200 	strcs	r0, [r0], -r0, lsl #4
      d8:	04000000 	streq	r0, [r0]
      dc:	00000001 	andeq	r0, r0, r1
      e0:	02190100 	andseq	r0, r9, #0	; 0x0
      e4:	01c50000 	biceq	r0, r5, r0
      e8:	31340000 	teqcc	r4, r0
      ec:	32100800 	andscc	r0, r0, #0	; 0x0
      f0:	00e30800 	rsceq	r0, r3, r0, lsl #16
      f4:	04020000 	streq	r0, [r2]
      f8:	002fc905 	eoreq	ip, pc, r5, lsl #18
      fc:	31730300 	cmncc	r3, r0, lsl #6
     100:	18020036 	stmdane	r2, {r1, r2, r4, r5}
     104:	00000037 	andeq	r0, r0, r7, lsr r0
     108:	3f050202 	svccc	0x00050202
     10c:	02000000 	andeq	r0, r0, #0	; 0x0
     110:	00c00601 	sbceq	r0, r0, r1, lsl #12
     114:	75030000 	strvc	r0, [r3]
     118:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
     11c:	00005027 	andeq	r5, r0, r7, lsr #32
     120:	07040200 	streq	r0, [r4, -r0, lsl #4]
     124:	00003043 	andeq	r3, r0, r3, asr #32
     128:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     12c:	62280200 	eorvs	r0, r8, #0	; 0x0
     130:	02000000 	andeq	r0, r0, #0	; 0x0
     134:	013a0702 	teqeq	sl, r2, lsl #14
     138:	01020000 	tsteq	r2, r0
     13c:	0000be08 	andeq	fp, r0, r8, lsl #28
     140:	00500400 	subseq	r0, r0, r0, lsl #8
     144:	62040000 	andvs	r0, r4, #0	; 0x0
     148:	05000000 	streq	r0, [r0]
     14c:	8f390201 	svchi	0x00390201
     150:	06000000 	streq	r0, [r0], -r0
     154:	00001569 	andeq	r1, r0, r9, ror #10
     158:	45530700 	ldrbmi	r0, [r3, #-1792]
     15c:	00010054 	andeq	r0, r1, r4, asr r0
     160:	09070408 	stmdbeq	r7, {r3, sl}
     164:	014f031c 	cmpeq	pc, ip, lsl r3
     168:	00000105 	andeq	r0, r0, r5, lsl #2
     16c:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
     170:	01500300 	cmpeq	r0, r0, lsl #6
     174:	00000070 	andeq	r0, r0, r0, ror r0
     178:	0a002302 	beq	8d88 <__Stack_Size+0x8988>
     17c:	00485243 	subeq	r5, r8, r3, asr #4
     180:	70015103 	andvc	r5, r1, r3, lsl #2
     184:	02000000 	andeq	r0, r0, #0	; 0x0
     188:	490a0423 	stmdbmi	sl, {r0, r1, r5, sl}
     18c:	03005244 	movweq	r5, #580	; 0x244
     190:	00700152 	rsbseq	r0, r0, r2, asr r1
     194:	23020000 	movwcs	r0, #8192	; 0x2000
     198:	444f0a08 	strbmi	r0, [pc], #2568	; 1a0 <_Minimum_Stack_Size+0xa0>
     19c:	53030052 	movwpl	r0, #12370	; 0x3052
     1a0:	00007001 	andeq	r7, r0, r1
     1a4:	0c230200 	sfmeq	f0, 4, [r3]
     1a8:	00009f0b 	andeq	r9, r0, fp, lsl #30
     1ac:	01540300 	cmpeq	r4, r0, lsl #6
     1b0:	00000070 	andeq	r0, r0, r0, ror r0
     1b4:	0a102302 	beq	408dc4 <__Stack_Size+0x4089c4>
     1b8:	00525242 	subseq	r5, r2, r2, asr #4
     1bc:	70015503 	andvc	r5, r1, r3, lsl #10
     1c0:	02000000 	andeq	r0, r0, #0	; 0x0
     1c4:	280b1423 	stmdacs	fp, {r0, r1, r5, sl, ip}
     1c8:	03000002 	movweq	r0, #2	; 0x2
     1cc:	00700156 	rsbseq	r0, r0, r6, asr r1
     1d0:	23020000 	movwcs	r0, #8192	; 0x2000
     1d4:	50090018 	andpl	r0, r9, r8, lsl r0
     1d8:	66020c03 	strvs	r0, [r2], -r3, lsl #24
     1dc:	0a000003 	beq	1f0 <_Minimum_Stack_Size+0xf0>
     1e0:	00315243 	eorseq	r5, r1, r3, asr #4
     1e4:	75020d03 	strvc	r0, [r2, #-3331]
     1e8:	02000000 	andeq	r0, r0, #0	; 0x0
     1ec:	680b0023 	stmdavs	fp, {r0, r1, r5}
     1f0:	03000001 	movweq	r0, #1	; 0x1
     1f4:	0057020e 	subseq	r0, r7, lr, lsl #4
     1f8:	23020000 	movwcs	r0, #8192	; 0x2000
     1fc:	52430a02 	subpl	r0, r3, #8192	; 0x2000
     200:	0f030032 	svceq	0x00030032
     204:	00007502 	andeq	r7, r0, r2, lsl #10
     208:	04230200 	strteq	r0, [r3], #-512
     20c:	0001720b 	andeq	r7, r1, fp, lsl #4
     210:	02100300 	andseq	r0, r0, #0	; 0x0
     214:	00000057 	andeq	r0, r0, r7, asr r0
     218:	0b062302 	bleq	188e28 <__Stack_Size+0x188a28>
     21c:	00000027 	andeq	r0, r0, r7, lsr #32
     220:	75021103 	strvc	r1, [r2, #-259]
     224:	02000000 	andeq	r0, r0, #0	; 0x0
     228:	4e0b0823 	cdpmi	8, 0, cr0, cr11, cr3, {1}
     22c:	03000000 	movweq	r0, #0	; 0x0
     230:	00570212 	subseq	r0, r7, r2, lsl r2
     234:	23020000 	movwcs	r0, #8192	; 0x2000
     238:	01350b0a 	teqeq	r5, sl, lsl #22
     23c:	13030000 	movwne	r0, #12288	; 0x3000
     240:	00007502 	andeq	r7, r0, r2, lsl #10
     244:	0c230200 	sfmeq	f0, 4, [r3]
     248:	00017c0b 	andeq	r7, r1, fp, lsl #24
     24c:	02140300 	andseq	r0, r4, #0	; 0x0
     250:	00000057 	andeq	r0, r0, r7, asr r0
     254:	0a0e2302 	beq	388e64 <__Stack_Size+0x388a64>
     258:	03005253 	movweq	r5, #595	; 0x253
     25c:	00750215 	rsbseq	r0, r5, r5, lsl r2
     260:	23020000 	movwcs	r0, #8192	; 0x2000
     264:	00580b10 	subseq	r0, r8, r0, lsl fp
     268:	16030000 	strne	r0, [r3], -r0
     26c:	00005702 	andeq	r5, r0, r2, lsl #14
     270:	12230200 	eorne	r0, r3, #0	; 0x0
     274:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     278:	02170300 	andseq	r0, r7, #0	; 0x0
     27c:	00000075 	andeq	r0, r0, r5, ror r0
     280:	0b142302 	bleq	508e90 <__Stack_Size+0x508a90>
     284:	00000193 	muleq	r0, r3, r1
     288:	57021803 	strpl	r1, [r2, -r3, lsl #16]
     28c:	02000000 	andeq	r0, r0, #0	; 0x0
     290:	1b0b1623 	blne	2c5b24 <__Stack_Size+0x2c5724>
     294:	03000000 	movweq	r0, #0	; 0x0
     298:	00750219 	rsbseq	r0, r5, r9, lsl r2
     29c:	23020000 	movwcs	r0, #8192	; 0x2000
     2a0:	019d0b18 	orrseq	r0, sp, r8, lsl fp
     2a4:	1a030000 	bne	c02ac <__Stack_Size+0xbfeac>
     2a8:	00005702 	andeq	r5, r0, r2, lsl #14
     2ac:	1a230200 	bne	8c0ab4 <__Stack_Size+0x8c06b4>
     2b0:	0000210b 	andeq	r2, r0, fp, lsl #2
     2b4:	021b0300 	andseq	r0, fp, #0	; 0x0
     2b8:	00000075 	andeq	r0, r0, r5, ror r0
     2bc:	0b1c2302 	bleq	708ecc <__Stack_Size+0x708acc>
     2c0:	000001a7 	andeq	r0, r0, r7, lsr #3
     2c4:	57021c03 	strpl	r1, [r2, -r3, lsl #24]
     2c8:	02000000 	andeq	r0, r0, #0	; 0x0
     2cc:	0c0b1e23 	stceq	14, cr1, [fp], {35}
     2d0:	03000000 	movweq	r0, #0	; 0x0
     2d4:	0075021d 	rsbseq	r0, r5, sp, lsl r2
     2d8:	23020000 	movwcs	r0, #8192	; 0x2000
     2dc:	01b10b20 	undefined instruction 0x01b10b20
     2e0:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
     2e4:	00005702 	andeq	r5, r0, r2, lsl #14
     2e8:	22230200 	eorcs	r0, r3, #0	; 0x0
     2ec:	544e430a 	strbpl	r4, [lr], #-778
     2f0:	021f0300 	andseq	r0, pc, #0	; 0x0
     2f4:	00000075 	andeq	r0, r0, r5, ror r0
     2f8:	0b242302 	bleq	908f08 <__Stack_Size+0x908b08>
     2fc:	000001bb 	strheq	r0, [r0], -fp
     300:	57022003 	strpl	r2, [r2, -r3]
     304:	02000000 	andeq	r0, r0, #0	; 0x0
     308:	500a2623 	andpl	r2, sl, r3, lsr #12
     30c:	03004353 	movweq	r4, #851	; 0x353
     310:	00750221 	rsbseq	r0, r5, r1, lsr #4
     314:	23020000 	movwcs	r0, #8192	; 0x2000
     318:	00cc0b28 	sbceq	r0, ip, r8, lsr #22
     31c:	22030000 	andcs	r0, r3, #0	; 0x0
     320:	00005702 	andeq	r5, r0, r2, lsl #14
     324:	2a230200 	bcs	8c0b2c <__Stack_Size+0x8c072c>
     328:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     32c:	02230300 	eoreq	r0, r3, #0	; 0x0
     330:	00000075 	andeq	r0, r0, r5, ror r0
     334:	0b2c2302 	bleq	b08f44 <__Stack_Size+0xb08b44>
     338:	000000d7 	ldrdeq	r0, [r0], -r7
     33c:	57022403 	strpl	r2, [r2, -r3, lsl #8]
     340:	02000000 	andeq	r0, r0, #0	; 0x0
     344:	520a2e23 	andpl	r2, sl, #560	; 0x230
     348:	03005243 	movweq	r5, #579	; 0x243
     34c:	00750225 	rsbseq	r0, r5, r5, lsr #4
     350:	23020000 	movwcs	r0, #8192	; 0x2000
     354:	00e20b30 	rsceq	r0, r2, r0, lsr fp
     358:	26030000 	strcs	r0, [r3], -r0
     35c:	00005702 	andeq	r5, r0, r2, lsl #14
     360:	32230200 	eorcc	r0, r3, #0	; 0x0
     364:	0000800b 	andeq	r8, r0, fp
     368:	02270300 	eoreq	r0, r7, #0	; 0x0
     36c:	00000075 	andeq	r0, r0, r5, ror r0
     370:	0b342302 	bleq	d08f80 <__Stack_Size+0xd08b80>
     374:	000000ed 	andeq	r0, r0, sp, ror #1
     378:	57022803 	strpl	r2, [r2, -r3, lsl #16]
     37c:	02000000 	andeq	r0, r0, #0	; 0x0
     380:	850b3623 	strhi	r3, [fp, #-1571]
     384:	03000000 	movweq	r0, #0	; 0x0
     388:	00750229 	rsbseq	r0, r5, r9, lsr #4
     38c:	23020000 	movwcs	r0, #8192	; 0x2000
     390:	00f80b38 	rscseq	r0, r8, r8, lsr fp
     394:	2a030000 	bcs	c039c <__Stack_Size+0xbff9c>
     398:	00005702 	andeq	r5, r0, r2, lsl #14
     39c:	3a230200 	bcc	8c0ba4 <__Stack_Size+0x8c07a4>
     3a0:	00008a0b 	andeq	r8, r0, fp, lsl #20
     3a4:	022b0300 	eoreq	r0, fp, #0	; 0x0
     3a8:	00000075 	andeq	r0, r0, r5, ror r0
     3ac:	0b3c2302 	bleq	f08fbc <__Stack_Size+0xf08bbc>
     3b0:	00000103 	andeq	r0, r0, r3, lsl #2
     3b4:	57022c03 	strpl	r2, [r2, -r3, lsl #24]
     3b8:	02000000 	andeq	r0, r0, #0	; 0x0
     3bc:	8f0b3e23 	svchi	0x000b3e23
     3c0:	03000000 	movweq	r0, #0	; 0x0
     3c4:	0075022d 	rsbseq	r0, r5, sp, lsr #4
     3c8:	23020000 	movwcs	r0, #8192	; 0x2000
     3cc:	010e0b40 	tsteq	lr, r0, asr #22
     3d0:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
     3d4:	00005702 	andeq	r5, r0, r2, lsl #14
     3d8:	42230200 	eormi	r0, r3, #0	; 0x0
     3dc:	00014d0b 	andeq	r4, r1, fp, lsl #26
     3e0:	022f0300 	eoreq	r0, pc, #0	; 0x0
     3e4:	00000075 	andeq	r0, r0, r5, ror r0
     3e8:	0b442302 	bleq	1108ff8 <__Stack_Size+0x1108bf8>
     3ec:	00000094 	muleq	r0, r4, r0
     3f0:	57023003 	strpl	r3, [r2, -r3]
     3f4:	02000000 	andeq	r0, r0, #0	; 0x0
     3f8:	440a4623 	strmi	r4, [sl], #-1571
     3fc:	03005243 	movweq	r5, #579	; 0x243
     400:	00750231 	rsbseq	r0, r5, r1, lsr r2
     404:	23020000 	movwcs	r0, #8192	; 0x2000
     408:	01190b48 	tsteq	r9, r8, asr #22
     40c:	32030000 	andcc	r0, r3, #0	; 0x0
     410:	00005702 	andeq	r5, r0, r2, lsl #14
     414:	4a230200 	bmi	8c0c1c <__Stack_Size+0x8c081c>
     418:	0000110b 	andeq	r1, r0, fp, lsl #2
     41c:	02330300 	eorseq	r0, r3, #0	; 0x0
     420:	00000075 	andeq	r0, r0, r5, ror r0
     424:	0b4c2302 	bleq	1309034 <__Stack_Size+0x1308c34>
     428:	00000124 	andeq	r0, r0, r4, lsr #2
     42c:	57023403 	strpl	r3, [r2, -r3, lsl #8]
     430:	02000000 	andeq	r0, r0, #0	; 0x0
     434:	0c004e23 	stceq	14, cr4, [r0], {35}
     438:	00006201 	andeq	r6, r0, r1, lsl #4
     43c:	01e70100 	mvneq	r0, r0, lsl #2
     440:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
     444:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
     448:	010d5d01 	tsteq	sp, r1, lsl #26
     44c:	000000a4 	andeq	r0, r0, r4, lsr #1
     450:	3148dd01 	cmpcc	r8, r1, lsl #26
     454:	31700800 	cmncc	r0, r0, lsl #16
     458:	00000800 	andeq	r0, r0, r0, lsl #16
     45c:	010e0000 	tsteq	lr, r0
     460:	0000003a 	andeq	r0, r0, sl, lsr r0
     464:	02012d01 	andeq	r2, r1, #64	; 0x40
     468:	70000004 	andvc	r0, r0, r4
     46c:	10080031 	andne	r0, r8, r1, lsr r0
     470:	1f080032 	svcne	0x00080032
     474:	02000000 	andeq	r0, r0, #0	; 0x0
     478:	0f000004 	svceq	0x00000004
     47c:	2e010069 	cdpcs	0, 0, cr0, cr1, cr9, {3}
     480:	0000002c 	andeq	r0, r0, ip, lsr #32
     484:	00015210 	andeq	r5, r1, r0, lsl r2
     488:	572f0100 	strpl	r0, [pc, -r0, lsl #2]!
     48c:	0f000000 	svceq	0x00000000
     490:	2f01006a 	svccs	0x0001006a
     494:	00000057 	andeq	r0, r0, r7, asr r0
     498:	01006b11 	tsteq	r0, r1, lsl fp
     49c:	0000572f 	andeq	r5, r0, pc, lsr #14
     4a0:	00003e00 	andeq	r3, r0, r0, lsl #28
     4a4:	75730f00 	ldrbvc	r0, [r3, #-3840]!
     4a8:	3001006d 	andcc	r0, r1, sp, rrx
     4ac:	00000057 	andeq	r0, r0, r7, asr r0
     4b0:	67766112 	undefined
     4b4:	57300100 	ldrpl	r0, [r0, -r0, lsl #2]!
     4b8:	01000000 	tsteq	r0, r0
     4bc:	00491055 	subeq	r1, r9, r5, asr r0
     4c0:	31010000 	tstcc	r1, r0
     4c4:	00000409 	andeq	r0, r0, r9, lsl #8
     4c8:	006f620f 	rsbeq	r6, pc, pc, lsl #4
     4cc:	04103201 	ldreq	r3, [r0], #-513
     4d0:	13000000 	movwne	r0, #0	; 0x0
     4d4:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     4d8:	04020074 	streq	r0, [r2], #-116
     4dc:	00006e04 	andeq	r6, r0, r4, lsl #28
     4e0:	04080200 	streq	r0, [r8], #-512
     4e4:	00000212 	andeq	r0, r0, r2, lsl r2
     4e8:	00002c14 	andeq	r2, r0, r4, lsl ip
     4ec:	70190400 	andsvc	r0, r9, r0, lsl #8
     4f0:	01000000 	tsteq	r0, r0
     4f4:	00691501 	rsbeq	r1, r9, r1, lsl #10
     4f8:	04340000 	ldrteq	r0, [r4]
     4fc:	8f160000 	svchi	0x00160000
     500:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     504:	00af1400 	adceq	r1, pc, r0, lsl #8
     508:	14050000 	strne	r0, [r5]
     50c:	00000441 	andeq	r0, r0, r1, asr #8
     510:	24040101 	strcs	r0, [r4], #-257
     514:	17000004 	strne	r0, [r0, -r4]
     518:	00000186 	andeq	r0, r0, r6, lsl #3
     51c:	00452001 	subeq	r2, r5, r1
     520:	05010000 	streq	r0, [r1]
     524:	00000003 	andeq	r0, r0, r3
     528:	00741720 	rsbseq	r1, r4, r0, lsr #14
     52c:	21010000 	tstcs	r1, r0
     530:	00000045 	andeq	r0, r0, r5, asr #32
     534:	04030501 	streq	r0, [r3], #-1281
     538:	15200000 	strne	r0, [r0]!
     53c:	00000057 	andeq	r0, r0, r7, asr r0
     540:	0000047a 	andeq	r0, r0, sl, ror r4
     544:	00008f16 	andeq	r8, r0, r6, lsl pc
     548:	17000900 	strne	r0, [r0, -r0, lsl #18]
     54c:	0000015d 	andeq	r0, r0, sp, asr r1
     550:	046a2201 	strbteq	r2, [sl], #-513
     554:	05010000 	streq	r0, [r1]
     558:	00000003 	andeq	r0, r0, r3
     55c:	00161700 	andseq	r1, r6, r0, lsl #14
     560:	23010000 	movwcs	r0, #4096	; 0x1000
     564:	00000057 	andeq	r0, r0, r7, asr r0
     568:	00030501 	andeq	r0, r3, r1, lsl #10
     56c:	17000000 	strne	r0, [r0, -r0]
     570:	0000012f 	andeq	r0, r0, pc, lsr #2
     574:	04092401 	streq	r2, [r9], #-1025
     578:	05010000 	streq	r0, [r1]
     57c:	00000803 	andeq	r0, r0, r3, lsl #16
     580:	05aa0020 	streq	r0, [sl, #32]!
     584:	00020000 	andeq	r0, r2, r0
     588:	00000164 	andeq	r0, r0, r4, ror #2
     58c:	00000104 	andeq	r0, r0, r4, lsl #2
     590:	40010000 	andmi	r0, r1, r0
     594:	c5000002 	strgt	r0, [r0, #-2]
     598:	10000001 	andne	r0, r0, r1
     59c:	54080032 	strpl	r0, [r8], #-50
     5a0:	a5080033 	strge	r0, [r8, #-51]
     5a4:	02000001 	andeq	r0, r0, #1	; 0x1
     5a8:	2fc90504 	svccs	0x00c90504
     5ac:	02020000 	andeq	r0, r2, #0	; 0x0
     5b0:	00003f05 	andeq	r3, r0, r5, lsl #30
     5b4:	06010200 	streq	r0, [r1], -r0, lsl #4
     5b8:	000000c0 	andeq	r0, r0, r0, asr #1
     5bc:	43070402 	movwmi	r0, #29698	; 0x7402
     5c0:	02000030 	andeq	r0, r0, #48	; 0x30
     5c4:	013a0702 	teqeq	sl, r2, lsl #14
     5c8:	01020000 	tsteq	r2, r0
     5cc:	0000be08 	andeq	fp, r0, r8, lsl #28
     5d0:	07040300 	streq	r0, [r4, -r0, lsl #6]
     5d4:	06660104 	strbteq	r0, [r6], -r4, lsl #2
     5d8:	25010000 	strcs	r0, [r1]
     5dc:	00321001 	eorseq	r1, r2, r1
     5e0:	00321208 	eorseq	r1, r2, r8, lsl #4
     5e4:	045d0108 	ldrbeq	r0, [sp], #-264
     5e8:	00052501 	andeq	r2, r5, r1, lsl #10
     5ec:	01300100 	teqeq	r0, r0, lsl #2
     5f0:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
     5f4:	08003216 	stmdaeq	r0, {r1, r2, r4, r9, ip, sp}
     5f8:	01045d01 	tsteq	r4, r1, lsl #26
     5fc:	00000747 	andeq	r0, r0, r7, asr #14
     600:	18013f01 	stmdane	r1, {r0, r8, r9, sl, fp, ip, sp}
     604:	1a080032 	bne	2006d4 <__Stack_Size+0x2002d4>
     608:	01080032 	tsteq	r8, r2, lsr r0
     60c:	4301045d 	movwmi	r0, #5213	; 0x145d
     610:	01000003 	tsteq	r0, r3
     614:	321c014e 	andscc	r0, ip, #-2147483629	; 0x80000013
     618:	321e0800 	andscc	r0, lr, #0	; 0x0
     61c:	5d010800 	stcpl	8, cr0, [r1]
     620:	02830104 	addeq	r0, r3, #1	; 0x1
     624:	5d010000 	stcpl	0, cr0, [r1]
     628:	00322001 	eorseq	r2, r2, r1
     62c:	00322208 	eorseq	r2, r2, r8, lsl #4
     630:	045d0108 	ldrbeq	r0, [sp], #-264
     634:	00062401 	andeq	r2, r6, r1, lsl #8
     638:	016c0100 	cmneq	ip, r0, lsl #2
     63c:	08003224 	stmdaeq	r0, {r2, r5, r9, ip, sp}
     640:	08003226 	stmdaeq	r0, {r1, r2, r5, r9, ip, sp}
     644:	01045d01 	tsteq	r4, r1, lsl #26
     648:	000004a7 	andeq	r0, r0, r7, lsr #9
     64c:	28017701 	stmdacs	r1, {r0, r8, r9, sl, ip, sp, lr}
     650:	2a080032 	bcs	200720 <__Stack_Size+0x200320>
     654:	01080032 	tsteq	r8, r2, lsr r0
     658:	5e01045d 	cfmvsrpl	mvf1, r0
     65c:	01000006 	tsteq	r0, r6
     660:	322c0182 	eorcc	r0, ip, #-2147483616	; 0x80000020
     664:	322e0800 	eorcc	r0, lr, #0	; 0x0
     668:	5d010800 	stcpl	8, cr0, [r1]
     66c:	05730104 	ldrbeq	r0, [r3, #-260]!
     670:	99010000 	stmdbls	r1, {}
     674:	00323001 	eorseq	r3, r2, r1
     678:	00323208 	eorseq	r3, r2, r8, lsl #4
     67c:	045d0108 	ldrbeq	r0, [sp], #-264
     680:	00038e01 	andeq	r8, r3, r1, lsl #28
     684:	01a40100 	undefined instruction 0x01a40100
     688:	08003234 	stmdaeq	r0, {r2, r4, r5, r9, ip, sp}
     68c:	08003236 	stmdaeq	r0, {r1, r2, r4, r5, r9, ip, sp}
     690:	01045d01 	tsteq	r4, r1, lsl #26
     694:	00000583 	andeq	r0, r0, r3, lsl #11
     698:	3801af01 	stmdacc	r1, {r0, r8, r9, sl, fp, sp, pc}
     69c:	3a080032 	bcc	20076c <__Stack_Size+0x20036c>
     6a0:	01080032 	tsteq	r8, r2, lsr r0
     6a4:	c001045d 	andgt	r0, r1, sp, asr r4
     6a8:	01000002 	tsteq	r0, r2
     6ac:	323c01ba 	eorscc	r0, ip, #-2147483602	; 0x8000002e
     6b0:	323e0800 	eorscc	r0, lr, #0	; 0x0
     6b4:	5d010800 	stcpl	8, cr0, [r1]
     6b8:	05bc0104 	ldreq	r0, [ip, #260]!
     6bc:	c5010000 	strgt	r0, [r1]
     6c0:	00324001 	eorseq	r4, r2, r1
     6c4:	00324208 	eorseq	r4, r2, r8, lsl #4
     6c8:	045d0108 	ldrbeq	r0, [sp], #-264
     6cc:	00053801 	andeq	r3, r5, r1, lsl #16
     6d0:	01d00100 	bicseq	r0, r0, r0, lsl #2
     6d4:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
     6d8:	08003246 	stmdaeq	r0, {r1, r2, r6, r9, ip, sp}
     6dc:	01045d01 	tsteq	r4, r1, lsl #26
     6e0:	000006c3 	andeq	r0, r0, r3, asr #13
     6e4:	4801db01 	stmdami	r1, {r0, r8, r9, fp, ip, lr, pc}
     6e8:	4a080032 	bmi	2007b8 <__Stack_Size+0x2003b8>
     6ec:	01080032 	tsteq	r8, r2, lsr r0
     6f0:	2901045d 	stmdbcs	r1, {r0, r2, r3, r4, r6, sl}
     6f4:	01000004 	tsteq	r0, r4
     6f8:	324c01e6 	subcc	r0, ip, #-2147483591	; 0x80000039
     6fc:	324e0800 	subcc	r0, lr, #0	; 0x0
     700:	5d010800 	stcpl	8, cr0, [r1]
     704:	04530104 	ldrbeq	r0, [r3], #-260
     708:	f1010000 	setend	le
     70c:	00325001 	eorseq	r5, r2, r1
     710:	00325208 	eorseq	r5, r2, r8, lsl #4
     714:	045d0108 	ldrbeq	r0, [sp], #-264
     718:	0004b201 	andeq	fp, r4, r1, lsl #4
     71c:	01fc0100 	mvnseq	r0, r0, lsl #2
     720:	08003254 	stmdaeq	r0, {r2, r4, r6, r9, ip, sp}
     724:	08003256 	stmdaeq	r0, {r1, r2, r4, r6, r9, ip, sp}
     728:	01055d01 	tsteq	r5, r1, lsl #26
     72c:	00000501 	andeq	r0, r0, r1, lsl #10
     730:	01010701 	tsteq	r1, r1, lsl #14
     734:	08003258 	stmdaeq	r0, {r3, r4, r6, r9, ip, sp}
     738:	0800325a 	stmdaeq	r0, {r1, r3, r4, r6, r9, ip, sp}
     73c:	01055d01 	tsteq	r5, r1, lsl #26
     740:	000006e9 	andeq	r0, r0, r9, ror #13
     744:	01011201 	tsteq	r1, r1, lsl #4
     748:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
     74c:	0800325e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, ip, sp}
     750:	01055d01 	tsteq	r5, r1, lsl #26
     754:	00000702 	andeq	r0, r0, r2, lsl #14
     758:	01011d01 	tsteq	r1, r1, lsl #26
     75c:	08003260 	stmdaeq	r0, {r5, r6, r9, ip, sp}
     760:	08003262 	stmdaeq	r0, {r1, r5, r6, r9, ip, sp}
     764:	01055d01 	tsteq	r5, r1, lsl #26
     768:	0000072e 	andeq	r0, r0, lr, lsr #14
     76c:	01012801 	tsteq	r1, r1, lsl #16
     770:	08003264 	stmdaeq	r0, {r2, r5, r6, r9, ip, sp}
     774:	08003266 	stmdaeq	r0, {r1, r2, r5, r6, r9, ip, sp}
     778:	01055d01 	tsteq	r5, r1, lsl #26
     77c:	00000698 	muleq	r0, r8, r6
     780:	01013301 	tsteq	r1, r1, lsl #6
     784:	08003268 	stmdaeq	r0, {r3, r5, r6, r9, ip, sp}
     788:	0800326a 	stmdaeq	r0, {r1, r3, r5, r6, r9, ip, sp}
     78c:	01055d01 	tsteq	r5, r1, lsl #26
     790:	00000297 	muleq	r0, r7, r2
     794:	01013e01 	tsteq	r1, r1, lsl #28
     798:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
     79c:	0800326e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, ip, sp}
     7a0:	01055d01 	tsteq	r5, r1, lsl #26
     7a4:	00000547 	andeq	r0, r0, r7, asr #10
     7a8:	01014901 	tsteq	r1, r1, lsl #18
     7ac:	08003270 	stmdaeq	r0, {r4, r5, r6, r9, ip, sp}
     7b0:	08003272 	stmdaeq	r0, {r1, r4, r5, r6, r9, ip, sp}
     7b4:	01055d01 	tsteq	r5, r1, lsl #26
     7b8:	00000464 	andeq	r0, r0, r4, ror #8
     7bc:	01015401 	tsteq	r1, r1, lsl #8
     7c0:	08003274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, sp}
     7c4:	08003276 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, ip, sp}
     7c8:	01055d01 	tsteq	r5, r1, lsl #26
     7cc:	00000365 	andeq	r0, r0, r5, ror #6
     7d0:	01016d01 	tsteq	r1, r1, lsl #26
     7d4:	08003278 	stmdaeq	r0, {r3, r4, r5, r6, r9, ip, sp}
     7d8:	0800327a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, ip, sp}
     7dc:	01055d01 	tsteq	r5, r1, lsl #26
     7e0:	0000048d 	andeq	r0, r0, sp, lsl #9
     7e4:	01017901 	tsteq	r1, r1, lsl #18
     7e8:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
     7ec:	0800327e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, ip, sp}
     7f0:	01055d01 	tsteq	r5, r1, lsl #26
     7f4:	000004ee 	andeq	r0, r0, lr, ror #9
     7f8:	01018401 	tsteq	r1, r1, lsl #8
     7fc:	08003280 	stmdaeq	r0, {r7, r9, ip, sp}
     800:	08003282 	stmdaeq	r0, {r1, r7, r9, ip, sp}
     804:	01055d01 	tsteq	r5, r1, lsl #26
     808:	0000071b 	andeq	r0, r0, fp, lsl r7
     80c:	01018f01 	tsteq	r1, r1, lsl #30
     810:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
     814:	08003286 	stmdaeq	r0, {r1, r2, r7, r9, ip, sp}
     818:	01055d01 	tsteq	r5, r1, lsl #26
     81c:	000004c3 	andeq	r0, r0, r3, asr #9
     820:	01019a01 	tsteq	r1, r1, lsl #20
     824:	08003288 	stmdaeq	r0, {r3, r7, r9, ip, sp}
     828:	0800328a 	stmdaeq	r0, {r1, r3, r7, r9, ip, sp}
     82c:	01055d01 	tsteq	r5, r1, lsl #26
     830:	00000257 	andeq	r0, r0, r7, asr r2
     834:	0101a501 	tsteq	r1, r1, lsl #10
     838:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
     83c:	0800328e 	stmdaeq	r0, {r1, r2, r3, r7, r9, ip, sp}
     840:	01055d01 	tsteq	r5, r1, lsl #26
     844:	00000512 	andeq	r0, r0, r2, lsl r5
     848:	0101b101 	tsteq	r1, r1, lsl #2
     84c:	08003290 	stmdaeq	r0, {r4, r7, r9, ip, sp}
     850:	08003292 	stmdaeq	r0, {r1, r4, r7, r9, ip, sp}
     854:	01055d01 	tsteq	r5, r1, lsl #26
     858:	0000026b 	andeq	r0, r0, fp, ror #4
     85c:	0101bd01 	tsteq	r1, r1, lsl #26
     860:	08003294 	stmdaeq	r0, {r2, r4, r7, r9, ip, sp}
     864:	08003296 	stmdaeq	r0, {r1, r2, r4, r7, r9, ip, sp}
     868:	01055d01 	tsteq	r5, r1, lsl #26
     86c:	0000039d 	muleq	r0, sp, r3
     870:	0101c801 	tsteq	r1, r1, lsl #16
     874:	08003298 	stmdaeq	r0, {r3, r4, r7, r9, ip, sp}
     878:	0800329a 	stmdaeq	r0, {r1, r3, r4, r7, r9, ip, sp}
     87c:	01055d01 	tsteq	r5, r1, lsl #26
     880:	000002cf 	andeq	r0, r0, pc, asr #5
     884:	0101df01 	tsteq	r1, r1, lsl #30
     888:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
     88c:	0800329e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, ip, sp}
     890:	01055d01 	tsteq	r5, r1, lsl #26
     894:	000002fe 	strdeq	r0, [r0], -lr
     898:	0101ea01 	tsteq	r1, r1, lsl #20
     89c:	080032a0 	stmdaeq	r0, {r5, r7, r9, ip, sp}
     8a0:	080032a2 	stmdaeq	r0, {r1, r5, r7, r9, ip, sp}
     8a4:	01055d01 	tsteq	r5, r1, lsl #26
     8a8:	00000595 	muleq	r0, r5, r5
     8ac:	0101f501 	tstpeq	r1, r1, lsl #10
     8b0:	080032a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp}
     8b4:	080032a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, ip, sp}
     8b8:	01055d01 	tsteq	r5, r1, lsl #26
     8bc:	0000022d 	andeq	r0, r0, sp, lsr #4
     8c0:	01020001 	tsteq	r2, r1
     8c4:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
     8c8:	080032aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, ip, sp}
     8cc:	01055d01 	tsteq	r5, r1, lsl #26
     8d0:	000003fd 	strdeq	r0, [r0], -sp
     8d4:	01020b01 	tsteq	r2, r1, lsl #22
     8d8:	080032ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip, sp}
     8dc:	080032ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, ip, sp}
     8e0:	01055d01 	tsteq	r5, r1, lsl #26
     8e4:	00000601 	andeq	r0, r0, r1, lsl #12
     8e8:	01021601 	tsteq	r2, r1, lsl #12
     8ec:	080032b0 	stmdaeq	r0, {r4, r5, r7, r9, ip, sp}
     8f0:	080032b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, ip, sp}
     8f4:	01055d01 	tsteq	r5, r1, lsl #26
     8f8:	00000333 	andeq	r0, r0, r3, lsr r3
     8fc:	01022101 	tsteq	r2, r1, lsl #2
     900:	080032b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, ip, sp}
     904:	080032b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, ip, sp}
     908:	01055d01 	tsteq	r5, r1, lsl #26
     90c:	00000355 	andeq	r0, r0, r5, asr r3
     910:	01022c01 	tsteq	r2, r1, lsl #24
     914:	080032b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip, sp}
     918:	080032ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, ip, sp}
     91c:	01055d01 	tsteq	r5, r1, lsl #26
     920:	00000686 	andeq	r0, r0, r6, lsl #13
     924:	01024401 	tsteq	r2, r1, lsl #8
     928:	080032bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, ip, sp}
     92c:	080032be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, ip, sp}
     930:	01055d01 	tsteq	r5, r1, lsl #26
     934:	000006d4 	ldrdeq	r0, [r0], -r4
     938:	01025b01 	tsteq	r2, r1, lsl #22
     93c:	080032c0 	stmdaeq	r0, {r6, r7, r9, ip, sp}
     940:	080032c2 	stmdaeq	r0, {r1, r6, r7, r9, ip, sp}
     944:	01055d01 	tsteq	r5, r1, lsl #26
     948:	000005dd 	ldrdeq	r0, [r0], -sp
     94c:	01026601 	tsteq	r2, r1, lsl #12
     950:	080032c4 	stmdaeq	r0, {r2, r6, r7, r9, ip, sp}
     954:	080032c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, ip, sp}
     958:	01055d01 	tsteq	r5, r1, lsl #26
     95c:	0000030e 	andeq	r0, r0, lr, lsl #6
     960:	01027101 	tsteq	r2, r1, lsl #2
     964:	080032c8 	stmdaeq	r0, {r3, r6, r7, r9, ip, sp}
     968:	080032ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, ip, sp}
     96c:	01055d01 	tsteq	r5, r1, lsl #26
     970:	000005a8 	andeq	r0, r0, r8, lsr #11
     974:	01027c01 	tsteq	r2, r1, lsl #24
     978:	080032cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, ip, sp}
     97c:	080032ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, ip, sp}
     980:	01055d01 	tsteq	r5, r1, lsl #26
     984:	00000673 	andeq	r0, r0, r3, ror r6
     988:	01028801 	tsteq	r2, r1, lsl #16
     98c:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     990:	080032d2 	stmdaeq	r0, {r1, r4, r6, r7, r9, ip, sp}
     994:	01055d01 	tsteq	r5, r1, lsl #26
     998:	000004d6 	ldrdeq	r0, [r0], -r6
     99c:	01029401 	tsteq	r2, r1, lsl #8
     9a0:	080032d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, ip, sp}
     9a4:	080032d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, ip, sp}
     9a8:	01055d01 	tsteq	r5, r1, lsl #26
     9ac:	00000560 	andeq	r0, r0, r0, ror #10
     9b0:	01029f01 	tsteq	r2, r1, lsl #30
     9b4:	080032d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip, sp}
     9b8:	080032da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, ip, sp}
     9bc:	01055d01 	tsteq	r5, r1, lsl #26
     9c0:	00000614 	andeq	r0, r0, r4, lsl r6
     9c4:	0102aa01 	tsteq	r2, r1, lsl #20
     9c8:	080032dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, ip, sp}
     9cc:	080032de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, ip, sp}
     9d0:	01055d01 	tsteq	r5, r1, lsl #26
     9d4:	000002df 	ldrdeq	r0, [r0], -pc
     9d8:	0102b501 	tsteq	r2, r1, lsl #10
     9dc:	080032e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp}
     9e0:	080032e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, ip, sp}
     9e4:	01055d01 	tsteq	r5, r1, lsl #26
     9e8:	0000047d 	andeq	r0, r0, sp, ror r4
     9ec:	0102c001 	tsteq	r2, r1
     9f0:	080032e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, ip, sp}
     9f4:	080032e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, ip, sp}
     9f8:	01055d01 	tsteq	r5, r1, lsl #26
     9fc:	00000323 	andeq	r0, r0, r3, lsr #6
     a00:	0102cb01 	tsteq	r2, r1, lsl #22
     a04:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
     a08:	080032ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, ip, sp}
     a0c:	01055d01 	tsteq	r5, r1, lsl #26
     a10:	0000037e 	andeq	r0, r0, lr, ror r3
     a14:	0102d601 	tsteq	r2, r1, lsl #12
     a18:	080032ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip, sp}
     a1c:	080032ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, ip, sp}
     a20:	01055d01 	tsteq	r5, r1, lsl #26
     a24:	000003b0 	strheq	r0, [r0], -r0
     a28:	0102e101 	tsteq	r2, r1, lsl #2
     a2c:	080032f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip, sp}
     a30:	080032f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, ip, sp}
     a34:	01055d01 	tsteq	r5, r1, lsl #26
     a38:	000003d3 	ldrdeq	r0, [r0], -r3
     a3c:	0102ec01 	tsteq	r2, r1, lsl #24
     a40:	080032f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, ip, sp}
     a44:	080032f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, ip, sp}
     a48:	01055d01 	tsteq	r5, r1, lsl #26
     a4c:	000005cd 	andeq	r0, r0, sp, asr #11
     a50:	0102f701 	tstpeq	r2, r1, lsl #14
     a54:	080032f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, ip, sp}
     a58:	080032fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, ip, sp}
     a5c:	01055d01 	tsteq	r5, r1, lsl #26
     a60:	000005f1 	strdeq	r0, [r0], -r1
     a64:	01030201 	tsteq	r3, r1, lsl #4
     a68:	080032fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, ip, sp}
     a6c:	080032fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
     a70:	01055d01 	tsteq	r5, r1, lsl #26
     a74:	000003e4 	andeq	r0, r0, r4, ror #7
     a78:	01030d01 	tsteq	r3, r1, lsl #26
     a7c:	08003300 	stmdaeq	r0, {r8, r9, ip, sp}
     a80:	08003302 	stmdaeq	r0, {r1, r8, r9, ip, sp}
     a84:	01055d01 	tsteq	r5, r1, lsl #26
     a88:	00000410 	andeq	r0, r0, r0, lsl r4
     a8c:	01031801 	tsteq	r3, r1, lsl #16
     a90:	08003304 	stmdaeq	r0, {r2, r8, r9, ip, sp}
     a94:	08003306 	stmdaeq	r0, {r1, r2, r8, r9, ip, sp}
     a98:	01055d01 	tsteq	r5, r1, lsl #26
     a9c:	0000043a 	andeq	r0, r0, sl, lsr r4
     aa0:	01032301 	tsteq	r3, r1, lsl #6
     aa4:	08003308 	stmdaeq	r0, {r3, r8, r9, ip, sp}
     aa8:	0800330a 	stmdaeq	r0, {r1, r3, r8, r9, ip, sp}
     aac:	01055d01 	tsteq	r5, r1, lsl #26
     ab0:	00000643 	andeq	r0, r0, r3, asr #12
     ab4:	01032f01 	tsteq	r3, r1, lsl #30
     ab8:	0800330c 	stmdaeq	r0, {r2, r3, r8, r9, ip, sp}
     abc:	0800330e 	stmdaeq	r0, {r1, r2, r3, r8, r9, ip, sp}
     ac0:	01065d01 	tsteq	r6, r1, lsl #26
     ac4:	000006b1 	strheq	r0, [r0], -r1
     ac8:	01024f01 	tsteq	r2, r1, lsl #30
     acc:	08003310 	stmdaeq	r0, {r4, r8, r9, ip, sp}
     ad0:	0800331c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip, sp}
     ad4:	00000067 	andeq	r0, r0, r7, rrx
     ad8:	06310106 	ldrteq	r0, [r1], -r6, lsl #2
     adc:	37010000 	strcc	r0, [r1, -r0]
     ae0:	331c0102 	tstcc	ip, #-2147483648	; 0x80000000
     ae4:	33280800 	teqcc	r8, #0	; 0x0
     ae8:	00920800 	addseq	r0, r2, r0, lsl #16
     aec:	01060000 	tsteq	r6, r0
     af0:	000002b0 	strheq	r0, [r0], -r0
     af4:	0101d301 	tsteq	r1, r1, lsl #6
     af8:	08003328 	stmdaeq	r0, {r3, r5, r8, r9, ip, sp}
     afc:	08003334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip, sp}
     b00:	000000bd 	strheq	r0, [r0], -sp
     b04:	03c10106 	biceq	r0, r1, #-2147483647	; 0x80000001
     b08:	60010000 	andvs	r0, r1, r0
     b0c:	33340101 	teqcc	r4, #1073741824	; 0x40000000
     b10:	33480800 	movtcc	r0, #34816	; 0x8800
     b14:	00e80800 	rsceq	r0, r8, r0, lsl #16
     b18:	01070000 	tsteq	r7, r0
     b1c:	000002ef 	andeq	r0, r0, pc, ror #5
     b20:	48018d01 	stmdami	r1, {r0, r8, sl, fp, pc}
     b24:	54080033 	strpl	r0, [r8], #-51
     b28:	13080033 	movwne	r0, #32819	; 0x8033
     b2c:	00000001 	andeq	r0, r0, r1
     b30:	00000524 	andeq	r0, r0, r4, lsr #10
     b34:	01e00002 	mvneq	r0, r2
     b38:	01040000 	tsteq	r4, r0
     b3c:	00000000 	andeq	r0, r0, r0
     b40:	00077601 	andeq	r7, r7, r1, lsl #12
     b44:	0001c500 	andeq	ip, r1, r0, lsl #10
     b48:	00335400 	eorseq	r5, r3, r0, lsl #8
     b4c:	00357c08 	eorseq	r7, r5, r8, lsl #24
     b50:	00030308 	andeq	r0, r3, r8, lsl #6
     b54:	05040200 	streq	r0, [r4, #-512]
     b58:	00002fc9 	andeq	r2, r0, r9, asr #31
     b5c:	3f050202 	svccc	0x00050202
     b60:	02000000 	andeq	r0, r0, #0	; 0x0
     b64:	00c00601 	sbceq	r0, r0, r1, lsl #12
     b68:	04020000 	streq	r0, [r2]
     b6c:	00304307 	eorseq	r4, r0, r7, lsl #6
     b70:	31750300 	cmncc	r5, r0, lsl #6
     b74:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
     b78:	0000004c 	andeq	r0, r0, ip, asr #32
     b7c:	3a070202 	bcc	1c138c <__Stack_Size+0x1c0f8c>
     b80:	03000001 	movweq	r0, #1	; 0x1
     b84:	02003875 	andeq	r3, r0, #7667712	; 0x750000
     b88:	00005d29 	andeq	r5, r0, r9, lsr #26
     b8c:	08010200 	stmdaeq	r1, {r9}
     b90:	000000be 	strheq	r0, [r0], -lr
     b94:	00003a04 	andeq	r3, r0, r4, lsl #20
     b98:	004c0400 	subeq	r0, ip, r0, lsl #8
     b9c:	01050000 	tsteq	r5, r0
     ba0:	00833902 	addeq	r3, r3, r2, lsl #18
     ba4:	69060000 	stmdbvs	r6, {}
     ba8:	00000015 	andeq	r0, r0, r5, lsl r0
     bac:	54455307 	strbpl	r5, [r5], #-775
     bb0:	05000100 	streq	r0, [r0, #-256]
     bb4:	983b0201 	ldmdals	fp!, {r0, r9}
     bb8:	06000000 	streq	r0, [r0], -r0
     bbc:	00000789 	andeq	r0, r0, r9, lsl #15
     bc0:	07a90600 	streq	r0, [r9, r0, lsl #12]!
     bc4:	00010000 	andeq	r0, r1, r0
     bc8:	00090b08 	andeq	r0, r9, r8, lsl #22
     bcc:	833b0200 	teqhi	fp, #0	; 0x0
     bd0:	05000000 	streq	r0, [r0]
     bd4:	b83e0201 	ldmdalt	lr!, {r0, r9}
     bd8:	06000000 	streq	r0, [r0], -r0
     bdc:	000007f2 	strdeq	r0, [r0], -r2
     be0:	07a10600 	streq	r0, [r1, r0, lsl #12]!
     be4:	00010000 	andeq	r0, r1, r0
     be8:	0007c108 	andeq	ip, r7, r8, lsl #2
     bec:	a33e0200 	teqge	lr, #0	; 0x0
     bf0:	09000000 	stmdbeq	r0, {}
     bf4:	1c0a0704 	stcne	7, cr0, [sl], {4}
     bf8:	39014f03 	stmdbcc	r1, {r0, r1, r8, r9, sl, fp, lr}
     bfc:	0b000001 	bleq	c08 <__Stack_Size+0x808>
     c00:	004c5243 	subeq	r5, ip, r3, asr #4
     c04:	64015003 	strvs	r5, [r1], #-3
     c08:	02000000 	andeq	r0, r0, #0	; 0x0
     c0c:	430b0023 	movwmi	r0, #45091	; 0xb023
     c10:	03004852 	movweq	r4, #2130	; 0x852
     c14:	00640151 	rsbeq	r0, r4, r1, asr r1
     c18:	23020000 	movwcs	r0, #8192	; 0x2000
     c1c:	44490b04 	strbmi	r0, [r9], #-2820
     c20:	52030052 	andpl	r0, r3, #82	; 0x52
     c24:	00006401 	andeq	r6, r0, r1, lsl #8
     c28:	08230200 	stmdaeq	r3!, {r9}
     c2c:	52444f0b 	subpl	r4, r4, #44	; 0x2c
     c30:	01530300 	cmpeq	r3, r0, lsl #6
     c34:	00000064 	andeq	r0, r0, r4, rrx
     c38:	0c0c2302 	stceq	3, cr2, [ip], {2}
     c3c:	0000009f 	muleq	r0, pc, r0
     c40:	64015403 	strvs	r5, [r1], #-1027
     c44:	02000000 	andeq	r0, r0, #0	; 0x0
     c48:	420b1023 	andmi	r1, fp, #35	; 0x23
     c4c:	03005252 	movweq	r5, #594	; 0x252
     c50:	00640155 	rsbeq	r0, r4, r5, asr r1
     c54:	23020000 	movwcs	r0, #8192	; 0x2000
     c58:	02280c14 	eoreq	r0, r8, #5120	; 0x1400
     c5c:	56030000 	strpl	r0, [r3], -r0
     c60:	00006401 	andeq	r6, r0, r1, lsl #8
     c64:	18230200 	stmdane	r3!, {r9}
     c68:	03500a00 	cmpeq	r0, #0	; 0x0
     c6c:	039a020c 	orrseq	r0, sl, #-1073741824	; 0xc0000000
     c70:	430b0000 	movwmi	r0, #45056	; 0xb000
     c74:	03003152 	movweq	r3, #338	; 0x152
     c78:	0069020d 	rsbeq	r0, r9, sp, lsl #4
     c7c:	23020000 	movwcs	r0, #8192	; 0x2000
     c80:	01680c00 	cmneq	r8, r0, lsl #24
     c84:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
     c88:	00004102 	andeq	r4, r0, r2, lsl #2
     c8c:	02230200 	eoreq	r0, r3, #0	; 0x0
     c90:	3252430b 	subscc	r4, r2, #738197504	; 0x2c000000
     c94:	020f0300 	andeq	r0, pc, #0	; 0x0
     c98:	00000069 	andeq	r0, r0, r9, rrx
     c9c:	0c042302 	stceq	3, cr2, [r4], {2}
     ca0:	00000172 	andeq	r0, r0, r2, ror r1
     ca4:	41021003 	tstmi	r2, r3
     ca8:	02000000 	andeq	r0, r0, #0	; 0x0
     cac:	270c0623 	strcs	r0, [ip, -r3, lsr #12]
     cb0:	03000000 	movweq	r0, #0	; 0x0
     cb4:	00690211 	rsbeq	r0, r9, r1, lsl r2
     cb8:	23020000 	movwcs	r0, #8192	; 0x2000
     cbc:	004e0c08 	subeq	r0, lr, r8, lsl #24
     cc0:	12030000 	andne	r0, r3, #0	; 0x0
     cc4:	00004102 	andeq	r4, r0, r2, lsl #2
     cc8:	0a230200 	beq	8c14d0 <__Stack_Size+0x8c10d0>
     ccc:	0001350c 	andeq	r3, r1, ip, lsl #10
     cd0:	02130300 	andseq	r0, r3, #0	; 0x0
     cd4:	00000069 	andeq	r0, r0, r9, rrx
     cd8:	0c0c2302 	stceq	3, cr2, [ip], {2}
     cdc:	0000017c 	andeq	r0, r0, ip, ror r1
     ce0:	41021403 	tstmi	r2, r3, lsl #8
     ce4:	02000000 	andeq	r0, r0, #0	; 0x0
     ce8:	530b0e23 	movwpl	r0, #48675	; 0xbe23
     cec:	15030052 	strne	r0, [r3, #-82]
     cf0:	00006902 	andeq	r6, r0, r2, lsl #18
     cf4:	10230200 	eorne	r0, r3, r0, lsl #4
     cf8:	0000580c 	andeq	r5, r0, ip, lsl #16
     cfc:	02160300 	andseq	r0, r6, #0	; 0x0
     d00:	00000041 	andeq	r0, r0, r1, asr #32
     d04:	0b122302 	bleq	489914 <__Stack_Size+0x489514>
     d08:	00524745 	subseq	r4, r2, r5, asr #14
     d0c:	69021703 	stmdbvs	r2, {r0, r1, r8, r9, sl, ip}
     d10:	02000000 	andeq	r0, r0, #0	; 0x0
     d14:	930c1423 	movwls	r1, #50211	; 0xc423
     d18:	03000001 	movweq	r0, #1	; 0x1
     d1c:	00410218 	subeq	r0, r1, r8, lsl r2
     d20:	23020000 	movwcs	r0, #8192	; 0x2000
     d24:	001b0c16 	andseq	r0, fp, r6, lsl ip
     d28:	19030000 	stmdbne	r3, {}
     d2c:	00006902 	andeq	r6, r0, r2, lsl #18
     d30:	18230200 	stmdane	r3!, {r9}
     d34:	00019d0c 	andeq	r9, r1, ip, lsl #26
     d38:	021a0300 	andseq	r0, sl, #0	; 0x0
     d3c:	00000041 	andeq	r0, r0, r1, asr #32
     d40:	0c1a2302 	ldceq	3, cr2, [sl], {2}
     d44:	00000021 	andeq	r0, r0, r1, lsr #32
     d48:	69021b03 	stmdbvs	r2, {r0, r1, r8, r9, fp, ip}
     d4c:	02000000 	andeq	r0, r0, #0	; 0x0
     d50:	a70c1c23 	strge	r1, [ip, -r3, lsr #24]
     d54:	03000001 	movweq	r0, #1	; 0x1
     d58:	0041021c 	subeq	r0, r1, ip, lsl r2
     d5c:	23020000 	movwcs	r0, #8192	; 0x2000
     d60:	000c0c1e 	andeq	r0, ip, lr, lsl ip
     d64:	1d030000 	stcne	0, cr0, [r3]
     d68:	00006902 	andeq	r6, r0, r2, lsl #18
     d6c:	20230200 	eorcs	r0, r3, r0, lsl #4
     d70:	0001b10c 	andeq	fp, r1, ip, lsl #2
     d74:	021e0300 	andseq	r0, lr, #0	; 0x0
     d78:	00000041 	andeq	r0, r0, r1, asr #32
     d7c:	0b222302 	bleq	88998c <__Stack_Size+0x88958c>
     d80:	00544e43 	subseq	r4, r4, r3, asr #28
     d84:	69021f03 	stmdbvs	r2, {r0, r1, r8, r9, sl, fp, ip}
     d88:	02000000 	andeq	r0, r0, #0	; 0x0
     d8c:	bb0c2423 	bllt	309e20 <__Stack_Size+0x309a20>
     d90:	03000001 	movweq	r0, #1	; 0x1
     d94:	00410220 	subeq	r0, r1, r0, lsr #4
     d98:	23020000 	movwcs	r0, #8192	; 0x2000
     d9c:	53500b26 	cmppl	r0, #38912	; 0x9800
     da0:	21030043 	tstcs	r3, r3, asr #32
     da4:	00006902 	andeq	r6, r0, r2, lsl #18
     da8:	28230200 	stmdacs	r3!, {r9}
     dac:	0000cc0c 	andeq	ip, r0, ip, lsl #24
     db0:	02220300 	eoreq	r0, r2, #0	; 0x0
     db4:	00000041 	andeq	r0, r0, r1, asr #32
     db8:	0b2a2302 	bleq	a899c8 <__Stack_Size+0xa895c8>
     dbc:	00525241 	subseq	r5, r2, r1, asr #4
     dc0:	69022303 	stmdbvs	r2, {r0, r1, r8, r9, sp}
     dc4:	02000000 	andeq	r0, r0, #0	; 0x0
     dc8:	d70c2c23 	strle	r2, [ip, -r3, lsr #24]
     dcc:	03000000 	movweq	r0, #0	; 0x0
     dd0:	00410224 	subeq	r0, r1, r4, lsr #4
     dd4:	23020000 	movwcs	r0, #8192	; 0x2000
     dd8:	43520b2e 	cmpmi	r2, #47104	; 0xb800
     ddc:	25030052 	strcs	r0, [r3, #-82]
     de0:	00006902 	andeq	r6, r0, r2, lsl #18
     de4:	30230200 	eorcc	r0, r3, r0, lsl #4
     de8:	0000e20c 	andeq	lr, r0, ip, lsl #4
     dec:	02260300 	eoreq	r0, r6, #0	; 0x0
     df0:	00000041 	andeq	r0, r0, r1, asr #32
     df4:	0c322302 	ldceq	3, cr2, [r2], #-8
     df8:	00000080 	andeq	r0, r0, r0, lsl #1
     dfc:	69022703 	stmdbvs	r2, {r0, r1, r8, r9, sl, sp}
     e00:	02000000 	andeq	r0, r0, #0	; 0x0
     e04:	ed0c3423 	cfstrs	mvf3, [ip, #-140]
     e08:	03000000 	movweq	r0, #0	; 0x0
     e0c:	00410228 	subeq	r0, r1, r8, lsr #4
     e10:	23020000 	movwcs	r0, #8192	; 0x2000
     e14:	00850c36 	addeq	r0, r5, r6, lsr ip
     e18:	29030000 	stmdbcs	r3, {}
     e1c:	00006902 	andeq	r6, r0, r2, lsl #18
     e20:	38230200 	stmdacc	r3!, {r9}
     e24:	0000f80c 	andeq	pc, r0, ip, lsl #16
     e28:	022a0300 	eoreq	r0, sl, #0	; 0x0
     e2c:	00000041 	andeq	r0, r0, r1, asr #32
     e30:	0c3a2302 	ldceq	3, cr2, [sl], #-8
     e34:	0000008a 	andeq	r0, r0, sl, lsl #1
     e38:	69022b03 	stmdbvs	r2, {r0, r1, r8, r9, fp, sp}
     e3c:	02000000 	andeq	r0, r0, #0	; 0x0
     e40:	030c3c23 	movweq	r3, #52259	; 0xcc23
     e44:	03000001 	movweq	r0, #1	; 0x1
     e48:	0041022c 	subeq	r0, r1, ip, lsr #4
     e4c:	23020000 	movwcs	r0, #8192	; 0x2000
     e50:	008f0c3e 	addeq	r0, pc, lr, lsr ip
     e54:	2d030000 	stccs	0, cr0, [r3]
     e58:	00006902 	andeq	r6, r0, r2, lsl #18
     e5c:	40230200 	eormi	r0, r3, r0, lsl #4
     e60:	00010e0c 	andeq	r0, r1, ip, lsl #28
     e64:	022e0300 	eoreq	r0, lr, #0	; 0x0
     e68:	00000041 	andeq	r0, r0, r1, asr #32
     e6c:	0c422302 	mcrreq	3, 0, r2, r2, cr2
     e70:	0000014d 	andeq	r0, r0, sp, asr #2
     e74:	69022f03 	stmdbvs	r2, {r0, r1, r8, r9, sl, fp, sp}
     e78:	02000000 	andeq	r0, r0, #0	; 0x0
     e7c:	940c4423 	strls	r4, [ip], #-1059
     e80:	03000000 	movweq	r0, #0	; 0x0
     e84:	00410230 	subeq	r0, r1, r0, lsr r2
     e88:	23020000 	movwcs	r0, #8192	; 0x2000
     e8c:	43440b46 	movtmi	r0, #19270	; 0x4b46
     e90:	31030052 	qaddcc	r0, r2, r3
     e94:	00006902 	andeq	r6, r0, r2, lsl #18
     e98:	48230200 	stmdami	r3!, {r9}
     e9c:	0001190c 	andeq	r1, r1, ip, lsl #18
     ea0:	02320300 	eorseq	r0, r2, #0	; 0x0
     ea4:	00000041 	andeq	r0, r0, r1, asr #32
     ea8:	0c4a2302 	mcrreq	3, 0, r2, sl, cr2
     eac:	00000011 	andeq	r0, r0, r1, lsl r0
     eb0:	69023303 	stmdbvs	r2, {r0, r1, r8, r9, ip, sp}
     eb4:	02000000 	andeq	r0, r0, #0	; 0x0
     eb8:	240c4c23 	strcs	r4, [ip], #-3107
     ebc:	03000001 	movweq	r0, #1	; 0x1
     ec0:	00410234 	subeq	r0, r1, r4, lsr r2
     ec4:	23020000 	movwcs	r0, #8192	; 0x2000
     ec8:	0105004e 	tsteq	r5, lr, asr #32
     ecc:	03b52304 	undefined instruction 0x03b52304
     ed0:	f8060000 	undefined instruction 0xf8060000
     ed4:	01000007 	tsteq	r0, r7
     ed8:	00081a06 	andeq	r1, r8, r6, lsl #20
     edc:	50060200 	andpl	r0, r6, r0, lsl #4
     ee0:	03000009 	movweq	r0, #9	; 0x9
     ee4:	08f90800 	ldmeq	r9!, {fp}^
     ee8:	27040000 	strcs	r0, [r4, -r0]
     eec:	0000039a 	muleq	r0, sl, r3
     ef0:	2e040105 	adfcss	f0, f4, f5
     ef4:	000003fa 	strdeq	r0, [r0], -sl
     ef8:	0008d306 	andeq	sp, r8, r6, lsl #6
     efc:	88060000 	stmdahi	r6, {}
     f00:	04000009 	streq	r0, [r0], #-9
     f04:	0008e106 	andeq	lr, r8, r6, lsl #2
     f08:	c5062800 	strgt	r2, [r6, #-2048]
     f0c:	c8000008 	stmdagt	r0, {r3}
     f10:	08090600 	stmdaeq	r9, {r9, sl}
     f14:	06140000 	ldreq	r0, [r4], -r0
     f18:	0000092c 	andeq	r0, r0, ip, lsr #18
     f1c:	099e0610 	ldmibeq	lr, {r4, r9, sl}
     f20:	061c0000 	ldreq	r0, [ip], -r0
     f24:	00000791 	muleq	r0, r1, r7
     f28:	77080018 	smladvc	r8, r8, r0, r0
     f2c:	04000009 	streq	r0, [r0], #-9
     f30:	0003c036 	andeq	ip, r3, r6, lsr r0
     f34:	04040d00 	streq	r0, [r4], #-3328
     f38:	0004383f 	andeq	r3, r4, pc, lsr r8
     f3c:	075a0e00 	ldrbeq	r0, [sl, -r0, lsl #28]
     f40:	40040000 	andmi	r0, r4, r0
     f44:	00000041 	andeq	r0, r0, r1, asr #32
     f48:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
     f4c:	00000870 	andeq	r0, r0, r0, ror r8
     f50:	03b54104 	undefined instruction 0x03b54104
     f54:	23020000 	movwcs	r0, #8192	; 0x2000
     f58:	08ef0e02 	stmiaeq	pc!, {r1, r9, sl, fp}^
     f5c:	42040000 	andmi	r0, r4, #0	; 0x0
     f60:	000003fa 	strdeq	r0, [r0], -sl
     f64:	00032302 	andeq	r2, r3, r2, lsl #6
     f68:	00083d08 	andeq	r3, r8, r8, lsl #26
     f6c:	05430400 	strbeq	r0, [r3, #-1024]
     f70:	0d000004 	stceq	0, cr0, [r0, #-16]
     f74:	841b0504 	ldrhi	r0, [fp], #-1284
     f78:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
     f7c:	0000089a 	muleq	r0, sl, r8
     f80:	00531c05 	subseq	r1, r3, r5, lsl #24
     f84:	23020000 	movwcs	r0, #8192	; 0x2000
     f88:	084e0e00 	stmdaeq	lr, {r9, sl, fp}^
     f8c:	1d050000 	stcne	0, cr0, [r5]
     f90:	00000053 	andeq	r0, r0, r3, asr r0
     f94:	0e012302 	cdpeq	3, 0, cr2, cr1, cr2, {0}
     f98:	000008aa 	andeq	r0, r0, sl, lsr #17
     f9c:	00531e05 	subseq	r1, r3, r5, lsl #28
     fa0:	23020000 	movwcs	r0, #8192	; 0x2000
     fa4:	07630e02 	strbeq	r0, [r3, -r2, lsl #28]!
     fa8:	1f050000 	svcne	0x00050000
     fac:	00000098 	muleq	r0, r8, r0
     fb0:	00032302 	andeq	r2, r3, r2, lsl #6
     fb4:	00091b08 	andeq	r1, r9, r8, lsl #22
     fb8:	43200500 	teqmi	r0, #0	; 0x0
     fbc:	0f000004 	svceq	0x00000004
     fc0:	00087b01 	andeq	r7, r8, r1, lsl #22
     fc4:	54bd0100 	ldrtpl	r0, [sp], #256
     fc8:	84080033 	strhi	r0, [r8], #-51
     fcc:	01080033 	tsteq	r8, r3, lsr r0
     fd0:	6101105d 	qaddvs	r1, sp, r1
     fd4:	01000009 	tsteq	r0, r9
     fd8:	338401b4 	orrcc	r0, r4, #45	; 0x2d
     fdc:	33980800 	orrscc	r0, r8, #0	; 0x0
     fe0:	013e0800 	teqeq	lr, r0, lsl #16
     fe4:	01110000 	tsteq	r1, r0
     fe8:	0000082a 	andeq	r0, r0, sl, lsr #16
     fec:	98018001 	stmdals	r1, {r0, pc}
     ff0:	8c080033 	stchi	0, cr0, [r8], {51}
     ff4:	69080034 	stmdbvs	r8, {r2, r4, r5}
     ff8:	de000001 	cdple	0, 0, cr0, cr0, cr1, {0}
     ffc:	12000004 	andne	r0, r0, #4	; 0x4
    1000:	0000093d 	andeq	r0, r0, sp, lsr r9
    1004:	04388101 	ldrteq	r8, [r8], #-257
    1008:	91020000 	tstls	r2, r0
    100c:	01110064 	tsteq	r1, r4, rrx
    1010:	000007cd 	andeq	r0, r0, sp, asr #15
    1014:	8c015401 	cfstrshi	mvf5, [r1], {1}
    1018:	f6080034 	undefined instruction 0xf6080034
    101c:	94080034 	strls	r0, [r8], #-52
    1020:	06000001 	streq	r0, [r0], -r1
    1024:	12000005 	andne	r0, r0, #5	; 0x5
    1028:	00000887 	andeq	r0, r0, r7, lsl #17
    102c:	04845501 	streq	r5, [r4], #1281
    1030:	91020000 	tstls	r2, r0
    1034:	0113006c 	tsteq	r3, ip, rrx
    1038:	000007e0 	andeq	r0, r0, r0, ror #15
    103c:	f8011001 	undefined instruction 0xf8011001
    1040:	7c080034 	stcvc	0, cr0, [r8], {52}
    1044:	bf080035 	svclt	0x00080035
    1048:	14000001 	strne	r0, [r0], #-1
    104c:	000007b0 	strheq	r0, [r0], -r0
    1050:	00b81101 	adcseq	r1, r8, r1, lsl #2
    1054:	00000000 	andeq	r0, r0, r0
    1058:	000003a7 	andeq	r0, r0, r7, lsr #7
    105c:	02ff0002 	rscseq	r0, pc, #2	; 0x2
    1060:	01040000 	tsteq	r4, r0
    1064:	00000000 	andeq	r0, r0, r0
    1068:	000aa901 	andeq	sl, sl, r1, lsl #18
    106c:	0001c500 	andeq	ip, r1, r0, lsl #10
    1070:	00357c00 	eorseq	r7, r5, r0, lsl #24
    1074:	0036d808 	eorseq	sp, r6, r8, lsl #16
    1078:	00043008 	andeq	r3, r4, r8
    107c:	05040200 	streq	r0, [r4, #-512]
    1080:	00002fc9 	andeq	r2, r0, r9, asr #31
    1084:	3f050202 	svccc	0x00050202
    1088:	02000000 	andeq	r0, r0, #0	; 0x0
    108c:	00c00601 	sbceq	r0, r0, r1, lsl #12
    1090:	75030000 	strvc	r0, [r3]
    1094:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    1098:	00004527 	andeq	r4, r0, r7, lsr #10
    109c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    10a0:	00003043 	andeq	r3, r0, r3, asr #32
    10a4:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    10a8:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    10ac:	02000000 	andeq	r0, r0, #0	; 0x0
    10b0:	013a0702 	teqeq	sl, r2, lsl #14
    10b4:	75030000 	strvc	r0, [r3]
    10b8:	29020038 	stmdbcs	r2, {r3, r4, r5}
    10bc:	00000068 	andeq	r0, r0, r8, rrx
    10c0:	be080102 	adflte	f0, f0, f2
    10c4:	04000000 	streq	r0, [r0]
    10c8:	00000045 	andeq	r0, r0, r5, asr #32
    10cc:	00005704 	andeq	r5, r0, r4, lsl #14
    10d0:	00680400 	rsbeq	r0, r8, r0, lsl #8
    10d4:	01050000 	tsteq	r5, r0
    10d8:	00933902 	addseq	r3, r3, r2, lsl #18
    10dc:	69060000 	stmdbvs	r6, {}
    10e0:	00000015 	andeq	r0, r0, r5, lsl r0
    10e4:	54455307 	strbpl	r5, [r5], #-775
    10e8:	05000100 	streq	r0, [r0, #-256]
    10ec:	a83b0201 	ldmdage	fp!, {r0, r9}
    10f0:	06000000 	streq	r0, [r0], -r0
    10f4:	00000789 	andeq	r0, r0, r9, lsl #15
    10f8:	07a90600 	streq	r0, [r9, r0, lsl #12]!
    10fc:	00010000 	andeq	r0, r1, r0
    1100:	09070408 	stmdbeq	r7, {r3, sl}
    1104:	0239031c 	eorseq	r0, r9, #1879048192	; 0x70000000
    1108:	00000185 	andeq	r0, r0, r5, lsl #3
    110c:	0052530a 	subseq	r5, r2, sl, lsl #6
    1110:	74023a03 	strvc	r3, [r2], #-2563
    1114:	02000000 	andeq	r0, r0, #0	; 0x0
    1118:	680b0023 	stmdavs	fp, {r0, r1, r5}
    111c:	03000001 	movweq	r0, #1	; 0x1
    1120:	004c023b 	subeq	r0, ip, fp, lsr r2
    1124:	23020000 	movwcs	r0, #8192	; 0x2000
    1128:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    112c:	023c0300 	eorseq	r0, ip, #0	; 0x0
    1130:	00000074 	andeq	r0, r0, r4, ror r0
    1134:	0b042302 	bleq	109d44 <__Stack_Size+0x109944>
    1138:	00000172 	andeq	r0, r0, r2, ror r1
    113c:	4c023d03 	stcmi	13, cr3, [r2], {3}
    1140:	02000000 	andeq	r0, r0, #0	; 0x0
    1144:	420a0623 	andmi	r0, sl, #36700160	; 0x2300000
    1148:	03005252 	movweq	r5, #594	; 0x252
    114c:	0074023e 	rsbseq	r0, r4, lr, lsr r2
    1150:	23020000 	movwcs	r0, #8192	; 0x2000
    1154:	004e0b08 	subeq	r0, lr, r8, lsl #22
    1158:	3f030000 	svccc	0x00030000
    115c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1160:	0a230200 	beq	8c1968 <__Stack_Size+0x8c1568>
    1164:	3152430a 	cmpcc	r2, sl, lsl #6
    1168:	02400300 	subeq	r0, r0, #0	; 0x0
    116c:	00000074 	andeq	r0, r0, r4, ror r0
    1170:	0b0c2302 	bleq	309d80 <__Stack_Size+0x309980>
    1174:	0000017c 	andeq	r0, r0, ip, ror r1
    1178:	4c024103 	stfmis	f4, [r2], {3}
    117c:	02000000 	andeq	r0, r0, #0	; 0x0
    1180:	430a0e23 	movwmi	r0, #44579	; 0xae23
    1184:	03003252 	movweq	r3, #594	; 0x252
    1188:	00740242 	rsbseq	r0, r4, r2, asr #4
    118c:	23020000 	movwcs	r0, #8192	; 0x2000
    1190:	00580b10 	subseq	r0, r8, r0, lsl fp
    1194:	43030000 	movwmi	r0, #12288	; 0x3000
    1198:	00004c02 	andeq	r4, r0, r2, lsl #24
    119c:	12230200 	eorne	r0, r3, #0	; 0x0
    11a0:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    11a4:	02440300 	subeq	r0, r4, #0	; 0x0
    11a8:	00000074 	andeq	r0, r0, r4, ror r0
    11ac:	0b142302 	bleq	509dbc <__Stack_Size+0x5099bc>
    11b0:	00000193 	muleq	r0, r3, r1
    11b4:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    11b8:	02000000 	andeq	r0, r0, #0	; 0x0
    11bc:	130b1623 	movwne	r1, #46627	; 0xb623
    11c0:	0300000a 	movweq	r0, #10	; 0xa
    11c4:	00740246 	rsbseq	r0, r4, r6, asr #4
    11c8:	23020000 	movwcs	r0, #8192	; 0x2000
    11cc:	019d0b18 	orrseq	r0, sp, r8, lsl fp
    11d0:	47030000 	strmi	r0, [r3, -r0]
    11d4:	00004c02 	andeq	r4, r0, r2, lsl #24
    11d8:	1a230200 	bne	8c19e0 <__Stack_Size+0x8c15e0>
    11dc:	04100c00 	ldreq	r0, [r0], #-3072
    11e0:	0001e21b 	andeq	lr, r1, fp, lsl r2
    11e4:	0a8b0d00 	beq	fe2c45ec <SCS_BASE+0x1e2b65ec>
    11e8:	1c040000 	stcne	0, cr0, [r4], {0}
    11ec:	0000003a 	andeq	r0, r0, sl, lsr r0
    11f0:	0d002302 	stceq	3, cr2, [r0, #-8]
    11f4:	00000a32 	andeq	r0, r0, r2, lsr sl
    11f8:	004c1d04 	subeq	r1, ip, r4, lsl #26
    11fc:	23020000 	movwcs	r0, #8192	; 0x2000
    1200:	0a9a0d04 	beq	fe684618 <SCS_BASE+0x1e676618>
    1204:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    1208:	0000004c 	andeq	r0, r0, ip, asr #32
    120c:	0d062302 	stceq	3, cr2, [r6, #-8]
    1210:	000009ca 	andeq	r0, r0, sl, asr #19
    1214:	004c1f04 	subeq	r1, ip, r4, lsl #30
    1218:	23020000 	movwcs	r0, #8192	; 0x2000
    121c:	0ac50d08 	beq	ff144644 <SCS_BASE+0x1f136644>
    1220:	20040000 	andcs	r0, r4, r0
    1224:	0000004c 	andeq	r0, r0, ip, asr #32
    1228:	0d0a2302 	stceq	3, cr2, [sl, #-8]
    122c:	00000a18 	andeq	r0, r0, r8, lsl sl
    1230:	004c2104 	subeq	r2, ip, r4, lsl #2
    1234:	23020000 	movwcs	r0, #8192	; 0x2000
    1238:	d70e000c 	strle	r0, [lr, -ip]
    123c:	04000009 	streq	r0, [r0], #-9
    1240:	00018522 	andeq	r8, r1, r2, lsr #10
    1244:	6c010f00 	stcvs	15, cr0, [r1], {0}
    1248:	0100000a 	tsteq	r0, sl
    124c:	00357c72 	eorseq	r7, r5, r2, ror ip
    1250:	0035b408 	eorseq	fp, r5, r8, lsl #8
    1254:	0001ea08 	andeq	lr, r1, r8, lsl #20
    1258:	43011000 	movwmi	r1, #4096	; 0x1000
    125c:	0100000a 	tsteq	r0, sl
    1260:	35b40163 	ldrcc	r0, [r4, #355]!
    1264:	35e00800 	strbcc	r0, [r0, #2048]!
    1268:	02090800 	andeq	r0, r9, #0	; 0x0
    126c:	022a0000 	eoreq	r0, sl, #0	; 0x0
    1270:	ef110000 	svc	0x00110000
    1274:	0100000a 	tsteq	r0, sl
    1278:	00003a62 	andeq	r3, r0, r2, ror #20
    127c:	00022800 	andeq	r2, r2, r0, lsl #16
    1280:	01100000 	tsteq	r0, r0
    1284:	000009c3 	andeq	r0, r0, r3, asr #19
    1288:	e0015e01 	and	r5, r1, r1, lsl #28
    128c:	f6080035 	undefined instruction 0xf6080035
    1290:	46080035 	undefined
    1294:	53000002 	movwpl	r0, #2	; 0x2
    1298:	11000002 	tstne	r0, r2
    129c:	00000aef 	andeq	r0, r0, pc, ror #21
    12a0:	003a5d01 	eorseq	r5, sl, r1, lsl #26
    12a4:	02710000 	rsbseq	r0, r1, #0	; 0x0
    12a8:	10000000 	andne	r0, r0, r0
    12ac:	000aba01 	andeq	fp, sl, r1, lsl #20
    12b0:	01580100 	cmpeq	r8, r0, lsl #2
    12b4:	080035f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, ip, sp}
    12b8:	08003618 	stmdaeq	r0, {r3, r4, r9, sl, ip, sp}
    12bc:	00000284 	andeq	r0, r0, r4, lsl #5
    12c0:	0000027c 	andeq	r0, r0, ip, ror r2
    12c4:	000a7c11 	andeq	r7, sl, r1, lsl ip
    12c8:	5e570100 	rdfpls	f0, f7, f0
    12cc:	af000000 	svcge	0x00000000
    12d0:	00000002 	andeq	r0, r0, r2
    12d4:	09ae0110 	stmibeq	lr!, {r4, r8}
    12d8:	4f010000 	svcmi	0x00010000
    12dc:	00361801 	eorseq	r1, r6, r1, lsl #16
    12e0:	00363008 	eorseq	r3, r6, r8
    12e4:	0002cd08 	andeq	ip, r2, r8, lsl #26
    12e8:	0002bf00 	andeq	fp, r2, r0, lsl #30
    12ec:	0a851100 	beq	fe1456f4 <SCS_BASE+0x1e1376f4>
    12f0:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    12f4:	000002bf 	strheq	r0, [r0], -pc
    12f8:	000002ec 	andeq	r0, r0, ip, ror #5
    12fc:	6e656c12 	mcrvs	12, 3, r6, cr5, cr2, {0}
    1300:	5e4e0100 	dvfple	f0, f6, f0
    1304:	0a000000 	beq	130c <__Stack_Size+0xf0c>
    1308:	13000003 	movwne	r0, #3	; 0x3
    130c:	50010069 	andpl	r0, r1, r9, rrx
    1310:	000002c5 	andeq	r0, r0, r5, asr #5
    1314:	14005401 	strne	r5, [r0], #-1025
    1318:	00005e04 	andeq	r5, r0, r4, lsl #28
    131c:	05041500 	streq	r1, [r4, #-1280]
    1320:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1324:	09e90110 	stmibeq	r9!, {r4, r8}^
    1328:	4a010000 	bmi	41330 <__Stack_Size+0x40f30>
    132c:	00363001 	eorseq	r3, r6, r1
    1330:	00364a08 	eorseq	r4, r6, r8, lsl #20
    1334:	00032808 	andeq	r2, r3, r8, lsl #16
    1338:	0002f500 	andeq	pc, r2, r0, lsl #10
    133c:	0a851100 	beq	fe145744 <SCS_BASE+0x1e137744>
    1340:	49010000 	stmdbmi	r1, {}
    1344:	000002bf 	strheq	r0, [r0], -pc
    1348:	00000353 	andeq	r0, r0, r3, asr r3
    134c:	4a011000 	bmi	45354 <__Stack_Size+0x44f54>
    1350:	0100000a 	tsteq	r0, sl
    1354:	364c011a 	undefined
    1358:	36d80800 	ldrbcc	r0, [r8], r0, lsl #16
    135c:	03710800 	cmneq	r1, #0	; 0x0
    1360:	033b0000 	teqeq	fp, #0	; 0x0
    1364:	67110000 	ldrvs	r0, [r1, -r0]
    1368:	0100000a 	tsteq	r0, sl
    136c:	00005e19 	andeq	r5, r0, r9, lsl lr
    1370:	00039c00 	andeq	r9, r3, r0, lsl #24
    1374:	0a5e1100 	beq	178577c <__Stack_Size+0x178537c>
    1378:	19010000 	stmdbne	r1, {}
    137c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1380:	000003ba 	strheq	r0, [r0], -sl
    1384:	0009ff16 	andeq	pc, r9, r6, lsl pc
    1388:	e21c0100 	ands	r0, ip, #0	; 0x0
    138c:	02000001 	andeq	r0, r0, #1	; 0x1
    1390:	17006091 	undefined
    1394:	0000002c 	andeq	r0, r0, ip, lsr #32
    1398:	006f0c01 	rsbeq	r0, pc, r1, lsl #24
    139c:	05010000 	streq	r0, [r1]
    13a0:	00001403 	andeq	r1, r0, r3, lsl #8
    13a4:	09b61720 	ldmibeq	r6!, {r5, r8, r9, sl, ip}
    13a8:	0c010000 	stceq	0, cr0, [r1], {0}
    13ac:	0000006f 	andeq	r0, r0, pc, rrx
    13b0:	18030501 	stmdane	r3, {r0, r8, sl}
    13b4:	18200000 	stmdane	r0!, {}
    13b8:	00000068 	andeq	r0, r0, r8, rrx
    13bc:	0000036f 	andeq	r0, r0, pc, ror #6
    13c0:	0000a819 	andeq	sl, r0, r9, lsl r8
    13c4:	17000e00 	strne	r0, [r0, -r0, lsl #28]
    13c8:	00000ae1 	andeq	r0, r0, r1, ror #21
    13cc:	03810f01 	orreq	r0, r1, #4	; 0x4
    13d0:	05010000 	streq	r0, [r1]
    13d4:	00001c03 	andeq	r1, r0, r3, lsl #24
    13d8:	035f0420 	cmpeq	pc, #536870912	; 0x20000000
    13dc:	f3170000 	vhadd.u16	d0, d7, d0
    13e0:	01000009 	tsteq	r0, r9
    13e4:	00007913 	andeq	r7, r0, r3, lsl r9
    13e8:	03050100 	movweq	r0, #20736	; 0x5100
    13ec:	20000010 	andcs	r0, r0, r0, lsl r0
    13f0:	000ad017 	andeq	sp, sl, r7, lsl r0
    13f4:	6f120100 	svcvs	0x00120100
    13f8:	01000000 	tsteq	r0, r0
    13fc:	000c0305 	andeq	r0, ip, r5, lsl #6
    1400:	1a002000 	bne	9408 <__Stack_Size+0x9008>
    1404:	02000004 	andeq	r0, r0, #4	; 0x4
    1408:	00044b00 	andeq	r4, r4, r0, lsl #22
    140c:	00010400 	andeq	r0, r1, r0, lsl #8
    1410:	01000000 	tsteq	r0, r0
    1414:	00000b8c 	andeq	r0, r0, ip, lsl #23
    1418:	000001c5 	andeq	r0, r0, r5, asr #3
    141c:	080036d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip, sp}
    1420:	080038c4 	stmdaeq	r0, {r2, r6, r7, fp, ip, sp}
    1424:	00000508 	andeq	r0, r0, r8, lsl #10
    1428:	c9050402 	stmdbgt	r5, {r1, sl}
    142c:	0200002f 	andeq	r0, r0, #47	; 0x2f
    1430:	003f0502 	eorseq	r0, pc, r2, lsl #10
    1434:	01020000 	tsteq	r2, r0
    1438:	0000c006 	andeq	ip, r0, r6
    143c:	33750300 	cmncc	r5, #0	; 0x0
    1440:	27020032 	smladxcs	r2, r2, r0, r0
    1444:	00000045 	andeq	r0, r0, r5, asr #32
    1448:	43070402 	movwmi	r0, #29698	; 0x7402
    144c:	03000030 	movweq	r0, #48	; 0x30
    1450:	00363175 	eorseq	r3, r6, r5, ror r1
    1454:	00572802 	subseq	r2, r7, r2, lsl #16
    1458:	02020000 	andeq	r0, r2, #0	; 0x0
    145c:	00013a07 	andeq	r3, r1, r7, lsl #20
    1460:	38750300 	ldmdacc	r5!, {r8, r9}^
    1464:	68290200 	stmdavs	r9!, {r9}
    1468:	02000000 	andeq	r0, r0, #0	; 0x0
    146c:	00be0801 	adcseq	r0, lr, r1, lsl #16
    1470:	45040000 	strmi	r0, [r4]
    1474:	04000000 	streq	r0, [r0]
    1478:	00000057 	andeq	r0, r0, r7, asr r0
    147c:	39020105 	stmdbcc	r2, {r0, r2, r8}
    1480:	0000008e 	andeq	r0, r0, lr, lsl #1
    1484:	00156906 	andseq	r6, r5, r6, lsl #18
    1488:	53070000 	movwpl	r0, #28672	; 0x7000
    148c:	01005445 	tsteq	r0, r5, asr #8
    1490:	02010500 	andeq	r0, r1, #0	; 0x0
    1494:	0000a33b 	andeq	sl, r0, fp, lsr r3
    1498:	07890600 	streq	r0, [r9, r0, lsl #12]
    149c:	06000000 	streq	r0, [r0], -r0
    14a0:	000007a9 	andeq	r0, r0, r9, lsr #15
    14a4:	04080001 	streq	r0, [r8], #-1
    14a8:	031c0907 	tsteq	ip, #114688	; 0x1c000
    14ac:	0119014f 	tsteq	r9, pc, asr #2
    14b0:	430a0000 	movwmi	r0, #40960	; 0xa000
    14b4:	03004c52 	movweq	r4, #3154	; 0xc52
    14b8:	006f0150 	rsbeq	r0, pc, r0, asr r1
    14bc:	23020000 	movwcs	r0, #8192	; 0x2000
    14c0:	52430a00 	subpl	r0, r3, #0	; 0x0
    14c4:	51030048 	tstpl	r3, r8, asr #32
    14c8:	00006f01 	andeq	r6, r0, r1, lsl #30
    14cc:	04230200 	strteq	r0, [r3], #-512
    14d0:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    14d4:	01520300 	cmpeq	r2, r0, lsl #6
    14d8:	0000006f 	andeq	r0, r0, pc, rrx
    14dc:	0a082302 	beq	20a0ec <__Stack_Size+0x209cec>
    14e0:	0052444f 	subseq	r4, r2, pc, asr #8
    14e4:	6f015303 	svcvs	0x00015303
    14e8:	02000000 	andeq	r0, r0, #0	; 0x0
    14ec:	9f0b0c23 	svcls	0x000b0c23
    14f0:	03000000 	movweq	r0, #0	; 0x0
    14f4:	006f0154 	rsbeq	r0, pc, r4, asr r1
    14f8:	23020000 	movwcs	r0, #8192	; 0x2000
    14fc:	52420a10 	subpl	r0, r2, #65536	; 0x10000
    1500:	55030052 	strpl	r0, [r3, #-82]
    1504:	00006f01 	andeq	r6, r0, r1, lsl #30
    1508:	14230200 	strtne	r0, [r3], #-512
    150c:	0002280b 	andeq	r2, r2, fp, lsl #16
    1510:	01560300 	cmpeq	r6, r0, lsl #6
    1514:	0000006f 	andeq	r0, r0, pc, rrx
    1518:	00182302 	andseq	r2, r8, r2, lsl #6
    151c:	39031c09 	stmdbcc	r3, {r0, r3, sl, fp, ip}
    1520:	0001f302 	andeq	pc, r1, r2, lsl #6
    1524:	52530a00 	subspl	r0, r3, #0	; 0x0
    1528:	023a0300 	eorseq	r0, sl, #0	; 0x0
    152c:	00000074 	andeq	r0, r0, r4, ror r0
    1530:	0b002302 	bleq	a140 <__Stack_Size+0x9d40>
    1534:	00000168 	andeq	r0, r0, r8, ror #2
    1538:	4c023b03 	stcmi	11, cr3, [r2], {3}
    153c:	02000000 	andeq	r0, r0, #0	; 0x0
    1540:	440a0223 	strmi	r0, [sl], #-547
    1544:	3c030052 	stccc	0, cr0, [r3], {82}
    1548:	00007402 	andeq	r7, r0, r2, lsl #8
    154c:	04230200 	strteq	r0, [r3], #-512
    1550:	0001720b 	andeq	r7, r1, fp, lsl #4
    1554:	023d0300 	eorseq	r0, sp, #0	; 0x0
    1558:	0000004c 	andeq	r0, r0, ip, asr #32
    155c:	0a062302 	beq	18a16c <__Stack_Size+0x189d6c>
    1560:	00525242 	subseq	r5, r2, r2, asr #4
    1564:	74023e03 	strvc	r3, [r2], #-3587
    1568:	02000000 	andeq	r0, r0, #0	; 0x0
    156c:	4e0b0823 	cdpmi	8, 0, cr0, cr11, cr3, {1}
    1570:	03000000 	movweq	r0, #0	; 0x0
    1574:	004c023f 	subeq	r0, ip, pc, lsr r2
    1578:	23020000 	movwcs	r0, #8192	; 0x2000
    157c:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    1580:	40030031 	andmi	r0, r3, r1, lsr r0
    1584:	00007402 	andeq	r7, r0, r2, lsl #8
    1588:	0c230200 	sfmeq	f0, 4, [r3]
    158c:	00017c0b 	andeq	r7, r1, fp, lsl #24
    1590:	02410300 	subeq	r0, r1, #0	; 0x0
    1594:	0000004c 	andeq	r0, r0, ip, asr #32
    1598:	0a0e2302 	beq	38a1a8 <__Stack_Size+0x389da8>
    159c:	00325243 	eorseq	r5, r2, r3, asr #4
    15a0:	74024203 	strvc	r4, [r2], #-515
    15a4:	02000000 	andeq	r0, r0, #0	; 0x0
    15a8:	580b1023 	stmdapl	fp, {r0, r1, r5, ip}
    15ac:	03000000 	movweq	r0, #0	; 0x0
    15b0:	004c0243 	subeq	r0, ip, r3, asr #4
    15b4:	23020000 	movwcs	r0, #8192	; 0x2000
    15b8:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    15bc:	44030033 	strmi	r0, [r3], #-51
    15c0:	00007402 	andeq	r7, r0, r2, lsl #8
    15c4:	14230200 	strtne	r0, [r3], #-512
    15c8:	0001930b 	andeq	r9, r1, fp, lsl #6
    15cc:	02450300 	subeq	r0, r5, #0	; 0x0
    15d0:	0000004c 	andeq	r0, r0, ip, asr #32
    15d4:	0b162302 	bleq	58a1e4 <__Stack_Size+0x589de4>
    15d8:	00000a13 	andeq	r0, r0, r3, lsl sl
    15dc:	74024603 	strvc	r4, [r2], #-1539
    15e0:	02000000 	andeq	r0, r0, #0	; 0x0
    15e4:	9d0b1823 	stcls	8, cr1, [fp, #-140]
    15e8:	03000001 	movweq	r0, #1	; 0x1
    15ec:	004c0247 	subeq	r0, ip, r7, asr #4
    15f0:	23020000 	movwcs	r0, #8192	; 0x2000
    15f4:	100c001a 	andne	r0, ip, sl, lsl r0
    15f8:	02501b04 	subseq	r1, r0, #4096	; 0x1000
    15fc:	8b0d0000 	blhi	341604 <__Stack_Size+0x341204>
    1600:	0400000a 	streq	r0, [r0], #-10
    1604:	00003a1c 	andeq	r3, r0, ip, lsl sl
    1608:	00230200 	eoreq	r0, r3, r0, lsl #4
    160c:	000a320d 	andeq	r3, sl, sp, lsl #4
    1610:	4c1d0400 	cfldrsmi	mvf0, [sp], {0}
    1614:	02000000 	andeq	r0, r0, #0	; 0x0
    1618:	9a0d0423 	bls	3426ac <__Stack_Size+0x3422ac>
    161c:	0400000a 	streq	r0, [r0], #-10
    1620:	00004c1e 	andeq	r4, r0, lr, lsl ip
    1624:	06230200 	strteq	r0, [r3], -r0, lsl #4
    1628:	0009ca0d 	andeq	ip, r9, sp, lsl #20
    162c:	4c1f0400 	cfldrsmi	mvf0, [pc], {0}
    1630:	02000000 	andeq	r0, r0, #0	; 0x0
    1634:	c50d0823 	strgt	r0, [sp, #-2083]
    1638:	0400000a 	streq	r0, [r0], #-10
    163c:	00004c20 	andeq	r4, r0, r0, lsr #24
    1640:	0a230200 	beq	8c1e48 <__Stack_Size+0x8c1a48>
    1644:	000a180d 	andeq	r1, sl, sp, lsl #16
    1648:	4c210400 	cfstrsmi	mvf0, [r1]
    164c:	02000000 	andeq	r0, r0, #0	; 0x0
    1650:	0e000c23 	cdpeq	12, 0, cr0, cr0, cr3, {1}
    1654:	000009d7 	ldrdeq	r0, [r0], -r7
    1658:	01f32204 	mvnseq	r2, r4, lsl #4
    165c:	010f0000 	mrseq	r0, CPSR
    1660:	00000b64 	andeq	r0, r0, r4, ror #22
    1664:	d801b901 	stmdale	r1, {r0, r8, fp, ip, sp, pc}
    1668:	38080036 	stmdacc	r8, {r1, r2, r4, r5}
    166c:	d8080037 	stmdale	r8, {r0, r1, r2, r4, r5}
    1670:	92000003 	andls	r0, r0, #3	; 0x3
    1674:	10000002 	andne	r0, r0, r2
    1678:	00000a5e 	andeq	r0, r0, lr, asr sl
    167c:	003ab801 	eorseq	fp, sl, r1, lsl #16
    1680:	04030000 	streq	r0, [r3]
    1684:	ff110000 	undefined instruction 0xff110000
    1688:	01000009 	tsteq	r0, r9
    168c:	000250bb 	strheq	r5, [r2], -fp
    1690:	60910200 	addsvs	r0, r1, r0, lsl #4
    1694:	36010f00 	strcc	r0, [r1], -r0, lsl #30
    1698:	0100000b 	tsteq	r0, fp
    169c:	37380128 	ldrcc	r0, [r8, -r8, lsr #2]!
    16a0:	37440800 	strbcc	r0, [r4, -r0, lsl #16]
    16a4:	04210800 	strteq	r0, [r1], #-2048
    16a8:	02bb0000 	adcseq	r0, fp, #0	; 0x0
    16ac:	3f100000 	svccc	0x00100000
    16b0:	0100000b 	tsteq	r0, fp
    16b4:	00003a27 	andeq	r3, r0, r7, lsr #20
    16b8:	00044c00 	andeq	r4, r4, r0, lsl #24
    16bc:	01120000 	tsteq	r2, r0
    16c0:	00000af5 	strdeq	r0, [r0], -r5
    16c4:	4401ad01 	strmi	sl, [r1], #-3329
    16c8:	7c080037 	stcvc	0, cr0, [r8], {55}
    16cc:	5f080037 	svcpl	0x00080037
    16d0:	0f000004 	svceq	0x00000004
    16d4:	000b2601 	andeq	r2, fp, r1, lsl #12
    16d8:	01640100 	cmneq	r4, r0, lsl #2
    16dc:	0800377c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip, sp}
    16e0:	080037c0 	stmdaeq	r0, {r6, r7, r8, r9, sl, ip, sp}
    16e4:	0000048a 	andeq	r0, r0, sl, lsl #9
    16e8:	000002f9 	strdeq	r0, [r0], -r9
    16ec:	00345810 	eorseq	r5, r4, r0, lsl r8
    16f0:	5e630100 	powpls	f0, f3, f0
    16f4:	a9000000 	stmdbge	r0, {}
    16f8:	00000004 	andeq	r0, r0, r4
    16fc:	0b06010f 	bleq	181b40 <__Stack_Size+0x181740>
    1700:	7a010000 	bvc	41708 <__Stack_Size+0x41308>
    1704:	0037c001 	eorseq	ip, r7, r1
    1708:	00383808 	eorseq	r3, r8, r8, lsl #16
    170c:	0004c708 	andeq	ip, r4, r8, lsl #14
    1710:	00034d00 	andeq	r4, r3, r0, lsl #26
    1714:	0b861000 	bleq	fe18571c <SCS_BASE+0x1e17771c>
    1718:	79010000 	stmdbvc	r1, {}
    171c:	0000005e 	andeq	r0, r0, lr, asr r0
    1720:	000004f2 	strdeq	r0, [r0], -r2
    1724:	64646113 	strbtvs	r6, [r4], #-275
    1728:	5e790100 	rpwple	f0, f1, f0
    172c:	05000000 	streq	r0, [r0]
    1730:	14000005 	strne	r0, [r0], #-5
    1734:	7c010069 	stcvc	0, cr0, [r1], {105}
    1738:	0000005e 	andeq	r0, r0, lr, asr r0
    173c:	00000518 	andeq	r0, r0, r8, lsl r5
    1740:	000b2d15 	andeq	r2, fp, r5, lsl sp
    1744:	5e7c0100 	rpwple	f0, f4, f0
    1748:	2b000000 	blcs	1750 <__Stack_Size+0x1350>
    174c:	00000005 	andeq	r0, r0, r5
    1750:	0b56010f 	bleq	1581b94 <__Stack_Size+0x1581794>
    1754:	30010000 	andcc	r0, r1, r0
    1758:	00383801 	eorseq	r3, r8, r1, lsl #16
    175c:	0038c408 	eorseq	ip, r8, r8, lsl #8
    1760:	00053e08 	andeq	r3, r5, r8, lsl #28
    1764:	0003b000 	andeq	fp, r3, r0
    1768:	0b861000 	bleq	fe185770 <SCS_BASE+0x1e177770>
    176c:	2f010000 	svccs	0x00010000
    1770:	0000005e 	andeq	r0, r0, lr, asr r0
    1774:	00000569 	andeq	r0, r0, r9, ror #10
    1778:	64646113 	strbtvs	r6, [r4], #-275
    177c:	5e2f0100 	sufple	f0, f7, f0
    1780:	87000000 	strhi	r0, [r0, -r0]
    1784:	10000005 	andne	r0, r0, r5
    1788:	00003458 	andeq	r3, r0, r8, asr r4
    178c:	004c2f01 	subeq	r2, ip, r1, lsl #30
    1790:	059a0000 	ldreq	r0, [sl]
    1794:	69140000 	ldmdbvs	r4, {}
    1798:	4c310100 	ldfmis	f0, [r1]
    179c:	ad000000 	stcge	0, cr0, [r0]
    17a0:	15000005 	strne	r0, [r0, #-5]
    17a4:	00000b2d 	andeq	r0, r0, sp, lsr #22
    17a8:	004c3101 	subeq	r3, ip, r1, lsl #2
    17ac:	05d60000 	ldrbeq	r0, [r6]
    17b0:	16000000 	strne	r0, [r0], -r0
    17b4:	00000068 	andeq	r0, r0, r8, rrx
    17b8:	000003c0 	andeq	r0, r0, r0, asr #7
    17bc:	0000a317 	andeq	sl, r0, r7, lsl r3
    17c0:	18000e00 	stmdane	r0, {r9, sl, fp}
    17c4:	000000af 	andeq	r0, r0, pc, lsr #1
    17c8:	03d21b01 	bicseq	r1, r2, #1024	; 0x400
    17cc:	05010000 	streq	r0, [r1]
    17d0:	00003403 	andeq	r3, r0, r3, lsl #8
    17d4:	03b00420 	movseq	r0, #536870912	; 0x20000000
    17d8:	5e160000 	wxorpl	wr0, wr6, wr0
    17dc:	e7000000 	str	r0, [r0, -r0]
    17e0:	17000003 	strne	r0, [r0, -r3]
    17e4:	000000a3 	andeq	r0, r0, r3, lsr #1
    17e8:	7718000e 	ldrvc	r0, [r8, -lr]
    17ec:	0100000b 	tsteq	r0, fp
    17f0:	0003d71c 	andeq	sp, r3, ip, lsl r7
    17f4:	03050100 	movweq	r0, #20736	; 0x5100
    17f8:	20000043 	andcs	r0, r0, r3, asr #32
    17fc:	000b4418 	andeq	r4, fp, r8, lsl r4
    1800:	6f1f0100 	svcvs	0x001f0100
    1804:	01000000 	tsteq	r0, r0
    1808:	002c0305 	eoreq	r0, ip, r5, lsl #6
    180c:	14182000 	ldrne	r2, [r8]
    1810:	0100000b 	tsteq	r0, fp
    1814:	00003a20 	andeq	r3, r0, r0, lsr #20
    1818:	03050100 	movweq	r0, #20736	; 0x5100
    181c:	20000030 	andcs	r0, r0, r0, lsr r0
    1820:	00016500 	andeq	r6, r1, r0, lsl #10
    1824:	94000200 	strls	r0, [r0], #-512
    1828:	04000005 	streq	r0, [r0], #-5
    182c:	00000001 	andeq	r0, r0, r1
    1830:	0bf50100 	bleq	ffd41c38 <SCS_BASE+0x1fd33c38>
    1834:	01c50000 	biceq	r0, r5, r0
	...
    1840:	060a0000 	streq	r0, [sl], -r0
    1844:	04020000 	streq	r0, [r2]
    1848:	002fc905 	eoreq	ip, pc, r5, lsl #18
    184c:	05020200 	streq	r0, [r2, #-512]
    1850:	0000003f 	andeq	r0, r0, pc, lsr r0
    1854:	c0060102 	andgt	r0, r6, r2, lsl #2
    1858:	02000000 	andeq	r0, r0, #0	; 0x0
    185c:	30430704 	subcc	r0, r3, r4, lsl #14
    1860:	75030000 	strvc	r0, [r3]
    1864:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    1868:	00004c28 	andeq	r4, r0, r8, lsr #24
    186c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1870:	0000013a 	andeq	r0, r0, sl, lsr r1
    1874:	be080102 	adflte	f0, f0, f2
    1878:	04000000 	streq	r0, [r0]
    187c:	01050704 	tsteq	r5, r4, lsl #14
    1880:	00000b9a 	muleq	r0, sl, fp
    1884:	00005c01 	andeq	r5, r0, r1, lsl #24
    1888:	00000000 	andeq	r0, r0, r0
    188c:	5d010000 	stcpl	0, cr0, [r1]
    1890:	0bc30106 	bleq	ff0c1cb0 <SCS_BASE+0x1f0b3cb0>
    1894:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    1898:	00000001 	andeq	r0, r0, r1
    189c:	00000000 	andeq	r0, r0, r0
    18a0:	0005e900 	andeq	lr, r5, r0, lsl #18
    18a4:	00009800 	andeq	r9, r0, r0, lsl #16
    18a8:	0bdf0700 	bleq	ff7c34b0 <SCS_BASE+0x1f7b54b0>
    18ac:	4d010000 	stcmi	0, cr0, [r1]
    18b0:	00000041 	andeq	r0, r0, r1, asr #32
    18b4:	00000608 	andeq	r0, r0, r8, lsl #12
    18b8:	b9010600 	stmdblt	r1, {r9, sl}
    18bc:	0100000b 	tsteq	r0, fp
    18c0:	00000140 	andeq	r0, r0, r0, asr #2
    18c4:	00000000 	andeq	r0, r0, r0
    18c8:	061b0000 	ldreq	r0, [fp], -r0
    18cc:	00c10000 	sbceq	r0, r1, r0
    18d0:	df070000 	svcle	0x00070000
    18d4:	0100000b 	tsteq	r0, fp
    18d8:	0000413f 	andeq	r4, r0, pc, lsr r1
    18dc:	00064600 	andeq	r4, r6, r0, lsl #12
    18e0:	01060000 	tsteq	r6, r0
    18e4:	00000bab 	andeq	r0, r0, fp, lsr #23
    18e8:	00013101 	andeq	r3, r1, r1, lsl #2
    18ec:	00000000 	andeq	r0, r0, r0
    18f0:	64000000 	strvs	r0, [r0]
    18f4:	f5000006 	undefined instruction 0xf5000006
    18f8:	07000000 	streq	r0, [r0, -r0]
    18fc:	00000bdf 	ldrdeq	r0, [r0], -pc
    1900:	00413001 	subeq	r3, r1, r1
    1904:	06830000 	streq	r0, [r3], r0
    1908:	a6080000 	strge	r0, [r8], -r0
    190c:	0100000b 	tsteq	r0, fp
    1910:	00004132 	andeq	r4, r0, r2, lsr r1
    1914:	01060000 	tsteq	r6, r0
    1918:	00000bce 	andeq	r0, r0, lr, asr #23
    191c:	00012201 	andeq	r2, r1, r1, lsl #4
    1920:	00000000 	andeq	r0, r0, r0
    1924:	ac000000 	stcge	0, cr0, [r0], {0}
    1928:	2d000006 	stccs	0, cr0, [r0, #-24]
    192c:	07000001 	streq	r0, [r0, -r1]
    1930:	00000bdf 	ldrdeq	r0, [r0], -pc
    1934:	00412101 	subeq	r2, r1, r1, lsl #2
    1938:	06cb0000 	strbeq	r0, [fp], r0
    193c:	a6090000 	strge	r0, [r9], -r0
    1940:	0100000b 	tsteq	r0, fp
    1944:	00004123 	andeq	r4, r0, r3, lsr #2
    1948:	0006e900 	andeq	lr, r6, r0, lsl #18
    194c:	01060000 	tsteq	r6, r0
    1950:	00000be5 	andeq	r0, r0, r5, ror #23
    1954:	00011701 	andeq	r1, r1, r1, lsl #14
    1958:	00000000 	andeq	r0, r0, r0
    195c:	fc000000 	stc2	0, cr0, [r0], {0}
    1960:	56000006 	strpl	r0, [r0], -r6
    1964:	0a000001 	beq	1970 <__Stack_Size+0x1570>
    1968:	00736f70 	rsbseq	r6, r3, r0, ror pc
    196c:	00411601 	subeq	r1, r1, r1, lsl #12
    1970:	07270000 	streq	r0, [r7, -r0]!
    1974:	0b000000 	bleq	197c <__Stack_Size+0x157c>
    1978:	00000bdb 	ldrdeq	r0, [r0], -fp
    197c:	00411301 	subeq	r1, r1, r1, lsl #6
    1980:	05010000 	streq	r0, [r1]
    1984:	00000003 	andeq	r0, r0, r3
    1988:	03b60000 	undefined instruction 0x03b60000
    198c:	00020000 	andeq	r0, r2, r0
    1990:	0000063e 	andeq	r0, r0, lr, lsr r6
    1994:	00000104 	andeq	r0, r0, r4, lsl #2
    1998:	0c010000 	stceq	0, cr0, [r1], {0}
    199c:	c500000c 	strgt	r0, [r0, #-12]
    19a0:	c4000001 	strgt	r0, [r0], #-1
    19a4:	b8080038 	stmdalt	r8, {r3, r4, r5}
    19a8:	b808003b 	stmdalt	r8, {r0, r1, r3, r4, r5}
    19ac:	02000006 	andeq	r0, r0, #6	; 0x6
    19b0:	2fc90504 	svccs	0x00c90504
    19b4:	02020000 	andeq	r0, r2, #0	; 0x0
    19b8:	00003f05 	andeq	r3, r0, r5, lsl #30
    19bc:	06010200 	streq	r0, [r1], -r0, lsl #4
    19c0:	000000c0 	andeq	r0, r0, r0, asr #1
    19c4:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    19c8:	45270200 	strmi	r0, [r7, #-512]!
    19cc:	02000000 	andeq	r0, r0, #0	; 0x0
    19d0:	30430704 	subcc	r0, r3, r4, lsl #14
    19d4:	75030000 	strvc	r0, [r3]
    19d8:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    19dc:	00005728 	andeq	r5, r0, r8, lsr #14
    19e0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    19e4:	0000013a 	andeq	r0, r0, sl, lsr r1
    19e8:	00387503 	eorseq	r7, r8, r3, lsl #10
    19ec:	00682902 	rsbeq	r2, r8, r2, lsl #18
    19f0:	01020000 	tsteq	r2, r0
    19f4:	0000be08 	andeq	fp, r0, r8, lsl #28
    19f8:	00450400 	subeq	r0, r5, r0, lsl #8
    19fc:	01050000 	tsteq	r5, r0
    1a00:	00893b02 	addeq	r3, r9, r2, lsl #22
    1a04:	89060000 	stmdbhi	r6, {}
    1a08:	00000007 	andeq	r0, r0, r7
    1a0c:	0007a906 	andeq	sl, r7, r6, lsl #18
    1a10:	07000100 	streq	r0, [r0, -r0, lsl #2]
    1a14:	0000090b 	andeq	r0, r0, fp, lsl #18
    1a18:	00743b02 	rsbseq	r3, r4, r2, lsl #22
    1a1c:	50080000 	andpl	r0, r8, r0
    1a20:	01b32503 	undefined instruction 0x01b32503
    1a24:	53090000 	movwpl	r0, #36864	; 0x9000
    1a28:	26030052 	undefined
    1a2c:	0000006f 	andeq	r0, r0, pc, rrx
    1a30:	09002302 	stmdbeq	r0, {r1, r8, r9, sp}
    1a34:	00315243 	eorseq	r5, r1, r3, asr #4
    1a38:	006f2703 	rsbeq	r2, pc, r3, lsl #14
    1a3c:	23020000 	movwcs	r0, #8192	; 0x2000
    1a40:	52430904 	subpl	r0, r3, #65536	; 0x10000
    1a44:	28030032 	stmdacs	r3, {r1, r4, r5}
    1a48:	0000006f 	andeq	r0, r0, pc, rrx
    1a4c:	0a082302 	beq	20a65c <__Stack_Size+0x20a25c>
    1a50:	00000cda 	ldrdeq	r0, [r0], -sl
    1a54:	006f2903 	rsbeq	r2, pc, r3, lsl #18
    1a58:	23020000 	movwcs	r0, #8192	; 0x2000
    1a5c:	0ce00a0c 	fstmiaseq	r0!, {s1-s12}
    1a60:	2a030000 	bcs	c1a68 <__Stack_Size+0xc1668>
    1a64:	0000006f 	andeq	r0, r0, pc, rrx
    1a68:	0a102302 	beq	40a678 <__Stack_Size+0x40a278>
    1a6c:	00000c84 	andeq	r0, r0, r4, lsl #25
    1a70:	006f2b03 	rsbeq	r2, pc, r3, lsl #22
    1a74:	23020000 	movwcs	r0, #8192	; 0x2000
    1a78:	0c8a0a14 	fstmiaseq	sl, {s0-s19}
    1a7c:	2c030000 	stccs	0, cr0, [r3], {0}
    1a80:	0000006f 	andeq	r0, r0, pc, rrx
    1a84:	0a182302 	beq	60a694 <__Stack_Size+0x60a294>
    1a88:	00000c90 	muleq	r0, r0, ip
    1a8c:	006f2d03 	rsbeq	r2, pc, r3, lsl #26
    1a90:	23020000 	movwcs	r0, #8192	; 0x2000
    1a94:	0c960a1c 	fldmiaseq	r6, {s0-s27}
    1a98:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    1a9c:	0000006f 	andeq	r0, r0, pc, rrx
    1aa0:	09202302 	stmdbeq	r0!, {r1, r8, r9, sp}
    1aa4:	00525448 	subseq	r5, r2, r8, asr #8
    1aa8:	006f2f03 	rsbeq	r2, pc, r3, lsl #30
    1aac:	23020000 	movwcs	r0, #8192	; 0x2000
    1ab0:	544c0924 	strbpl	r0, [ip], #-2340
    1ab4:	30030052 	andcc	r0, r3, r2, asr r0
    1ab8:	0000006f 	andeq	r0, r0, pc, rrx
    1abc:	0a282302 	beq	a0a6cc <__Stack_Size+0xa0a2cc>
    1ac0:	00000cb6 	strheq	r0, [r0], -r6
    1ac4:	006f3103 	rsbeq	r3, pc, r3, lsl #2
    1ac8:	23020000 	movwcs	r0, #8192	; 0x2000
    1acc:	0cbb0a2c 	fldmiaseq	fp!, {s0-s43}
    1ad0:	32030000 	andcc	r0, r3, #0	; 0x0
    1ad4:	0000006f 	andeq	r0, r0, pc, rrx
    1ad8:	0a302302 	beq	c0a6e8 <__Stack_Size+0xc0a2e8>
    1adc:	00000cc0 	andeq	r0, r0, r0, asr #25
    1ae0:	006f3303 	rsbeq	r3, pc, r3, lsl #6
    1ae4:	23020000 	movwcs	r0, #8192	; 0x2000
    1ae8:	0c520a34 	fmrrseq	r0, r2, {s9, s10}
    1aec:	34030000 	strcc	r0, [r3]
    1af0:	0000006f 	andeq	r0, r0, pc, rrx
    1af4:	0a382302 	beq	e0a704 <__Stack_Size+0xe0a304>
    1af8:	00000c69 	andeq	r0, r0, r9, ror #24
    1afc:	006f3503 	rsbeq	r3, pc, r3, lsl #10
    1b00:	23020000 	movwcs	r0, #8192	; 0x2000
    1b04:	0c6e0a3c 	stcleq	10, cr0, [lr], #-240
    1b08:	36030000 	strcc	r0, [r3], -r0
    1b0c:	0000006f 	andeq	r0, r0, pc, rrx
    1b10:	0a402302 	beq	100a720 <__Stack_Size+0x100a320>
    1b14:	00000c73 	andeq	r0, r0, r3, ror ip
    1b18:	006f3703 	rsbeq	r3, pc, r3, lsl #14
    1b1c:	23020000 	movwcs	r0, #8192	; 0x2000
    1b20:	0c780a44 	ldcleq	10, cr0, [r8], #-272
    1b24:	38030000 	stmdacc	r3, {}
    1b28:	0000006f 	andeq	r0, r0, pc, rrx
    1b2c:	09482302 	stmdbeq	r8, {r1, r8, r9, sp}^
    1b30:	03005244 	movweq	r5, #580	; 0x244
    1b34:	00006f39 	andeq	r6, r0, r9, lsr pc
    1b38:	4c230200 	sfmmi	f0, 4, [r3]
    1b3c:	07040b00 	streq	r0, [r4, -r0, lsl #22]
    1b40:	4f031c0c 	svcmi	0x00031c0c
    1b44:	00022901 	andeq	r2, r2, r1, lsl #18
    1b48:	52430d00 	subpl	r0, r3, #0	; 0x0
    1b4c:	5003004c 	andpl	r0, r3, ip, asr #32
    1b50:	00006f01 	andeq	r6, r0, r1, lsl #30
    1b54:	00230200 	eoreq	r0, r3, r0, lsl #4
    1b58:	4852430d 	ldmdami	r2, {r0, r2, r3, r8, r9, lr}^
    1b5c:	01510300 	cmpeq	r1, r0, lsl #6
    1b60:	0000006f 	andeq	r0, r0, pc, rrx
    1b64:	0d042302 	stceq	3, cr2, [r4, #-8]
    1b68:	00524449 	subseq	r4, r2, r9, asr #8
    1b6c:	6f015203 	svcvs	0x00015203
    1b70:	02000000 	andeq	r0, r0, #0	; 0x0
    1b74:	4f0d0823 	svcmi	0x000d0823
    1b78:	03005244 	movweq	r5, #580	; 0x244
    1b7c:	006f0153 	rsbeq	r0, pc, r3, asr r1
    1b80:	23020000 	movwcs	r0, #8192	; 0x2000
    1b84:	009f0e0c 	addseq	r0, pc, ip, lsl #28
    1b88:	54030000 	strpl	r0, [r3]
    1b8c:	00006f01 	andeq	r6, r0, r1, lsl #30
    1b90:	10230200 	eorne	r0, r3, r0, lsl #4
    1b94:	5252420d 	subspl	r4, r2, #-805306368	; 0xd0000000
    1b98:	01550300 	cmpeq	r5, r0, lsl #6
    1b9c:	0000006f 	andeq	r0, r0, pc, rrx
    1ba0:	0e142302 	cdpeq	3, 1, cr2, cr4, cr2, {0}
    1ba4:	00000228 	andeq	r0, r0, r8, lsr #4
    1ba8:	6f015603 	svcvs	0x00015603
    1bac:	02000000 	andeq	r0, r0, #0	; 0x0
    1bb0:	08001823 	stmdaeq	r0, {r0, r1, r5, fp, ip}
    1bb4:	861b0414 	undefined
    1bb8:	0a000002 	beq	1bc8 <__Stack_Size+0x17c8>
    1bbc:	00000c49 	andeq	r0, r0, r9, asr #24
    1bc0:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    1bc4:	23020000 	movwcs	r0, #8192	; 0x2000
    1bc8:	0c380a00 	ldceq	10, cr0, [r8]
    1bcc:	1d040000 	stcne	0, cr0, [r4]
    1bd0:	00000089 	andeq	r0, r0, r9, lsl #1
    1bd4:	0a042302 	beq	10a7e4 <__Stack_Size+0x10a3e4>
    1bd8:	00000c1a 	andeq	r0, r0, sl, lsl ip
    1bdc:	00891e04 	addeq	r1, r9, r4, lsl #28
    1be0:	23020000 	movwcs	r0, #8192	; 0x2000
    1be4:	0cc50a05 	fstmiaseq	r5, {s1-s5}
    1be8:	1f040000 	svcne	0x00040000
    1bec:	0000003a 	andeq	r0, r0, sl, lsr r0
    1bf0:	0a082302 	beq	20a800 <__Stack_Size+0x20a400>
    1bf4:	00000d00 	andeq	r0, r0, r0, lsl #26
    1bf8:	003a2004 	eorseq	r2, sl, r4
    1bfc:	23020000 	movwcs	r0, #8192	; 0x2000
    1c00:	0ce60a0c 	fstmiaseq	r6!, {s1-s12}
    1c04:	21040000 	tstcs	r4, r0
    1c08:	0000005e 	andeq	r0, r0, lr, asr r0
    1c0c:	00102302 	andseq	r2, r0, r2, lsl #6
    1c10:	000ca607 	andeq	sl, ip, r7, lsl #12
    1c14:	29220400 	stmdbcs	r2!, {sl}
    1c18:	0f000002 	svceq	0x00000002
    1c1c:	000c7d01 	andeq	r7, ip, r1, lsl #26
    1c20:	01f30100 	mvnseq	r0, r0, lsl #2
    1c24:	0000004c 	andeq	r0, r0, ip, asr #32
    1c28:	0002af01 	andeq	sl, r2, r1, lsl #30
    1c2c:	01561000 	cmpeq	r6, r0
    1c30:	f3010000 	vhadd.u8	d0, d1, d0
    1c34:	0000004c 	andeq	r0, r0, ip, asr #32
    1c38:	02911100 	addseq	r1, r1, #0	; 0x0
    1c3c:	38c40000 	stmiacc	r4, {}^
    1c40:	38cc0800 	stmiacc	ip, {fp}^
    1c44:	5d010800 	stcpl	8, cr0, [r1]
    1c48:	000002cc 	andeq	r0, r0, ip, asr #5
    1c4c:	0002a312 	andeq	sl, r2, r2, lsl r3
    1c50:	00073a00 	andeq	r3, r7, r0, lsl #20
    1c54:	01130000 	tsteq	r3, r0
    1c58:	00000cf7 	strdeq	r0, [r0], -r7
    1c5c:	38ccca01 	stmiacc	ip, {r0, r9, fp, lr, pc}^
    1c60:	39580800 	ldmdbcc	r8, {fp}^
    1c64:	074d0800 	strbeq	r0, [sp, -r0, lsl #16]
    1c68:	02f30000 	rscseq	r0, r3, #0	; 0x0
    1c6c:	57140000 	ldrpl	r0, [r4, -r0]
    1c70:	0100000c 	tsteq	r0, ip
    1c74:	000286cb 	andeq	r8, r2, fp, asr #13
    1c78:	64910200 	ldrvs	r0, [r1], #512
    1c7c:	9c011500 	cfstr32ls	mvfx1, [r1], {0}
    1c80:	0100000c 	tsteq	r0, ip
    1c84:	004c010e 	subeq	r0, ip, lr, lsl #2
    1c88:	39580000 	ldmdbcc	r8, {}^
    1c8c:	3bb80800 	blcc	fee03c94 <SCS_BASE+0x1edf5c94>
    1c90:	07780800 	ldrbeq	r0, [r8, -r0, lsl #16]!
    1c94:	31160000 	tstcc	r6, r0
    1c98:	0100000c 	tsteq	r0, ip
    1c9c:	00005e0d 	andeq	r5, r0, sp, lsl #28
    1ca0:	00079700 	andeq	r9, r7, r0, lsl #14
    1ca4:	01561700 	cmpeq	r6, r0, lsl #14
    1ca8:	0f010000 	svceq	0x00010000
    1cac:	0000004c 	andeq	r0, r0, ip, asr #32
    1cb0:	000007ec 	andeq	r0, r0, ip, ror #15
    1cb4:	00029118 	andeq	r9, r2, r8, lsl r1
    1cb8:	0039ba00 	eorseq	fp, r9, r0, lsl #20
    1cbc:	0039c008 	eorseq	ip, r9, r8
    1cc0:	43290108 	teqmi	r9, #2	; 0x2
    1cc4:	19000003 	stmdbne	r0, {r0, r1}
    1cc8:	000002c2 	andeq	r0, r0, r2, asr #5
    1ccc:	02911800 	addseq	r1, r1, #0	; 0x0
    1cd0:	3a160000 	bcc	581cd8 <__Stack_Size+0x5818d8>
    1cd4:	3a1c0800 	bcc	703cdc <__Stack_Size+0x7038dc>
    1cd8:	45010800 	strmi	r0, [r1, #-2048]
    1cdc:	0000035c 	andeq	r0, r0, ip, asr r3
    1ce0:	0002c219 	andeq	ip, r2, r9, lsl r2
    1ce4:	91180000 	tstls	r8, r0
    1ce8:	72000002 	andvc	r0, r0, #2	; 0x2
    1cec:	7808003a 	stmdavc	r8, {r1, r3, r4, r5}
    1cf0:	0108003a 	tsteq	r8, sl, lsr r0
    1cf4:	00037562 	andeq	r7, r3, r2, ror #10
    1cf8:	02c21900 	sbceq	r1, r2, #0	; 0x0
    1cfc:	18000000 	stmdane	r0, {}
    1d00:	00000291 	muleq	r0, r1, r2
    1d04:	08003ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp, ip, sp}
    1d08:	08003ada 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, fp, ip, sp}
    1d0c:	038e7e01 	orreq	r7, lr, #16	; 0x10
    1d10:	c2190000 	andsgt	r0, r9, #0	; 0x0
    1d14:	00000002 	andeq	r0, r0, r2
    1d18:	00029118 	andeq	r9, r2, r8, lsl r1
    1d1c:	003b3c00 	eorseq	r3, fp, r0, lsl #24
    1d20:	003b4208 	eorseq	r4, fp, r8, lsl #4
    1d24:	a79a0108 	ldrge	r0, [sl, r8, lsl #2]
    1d28:	19000003 	stmdbne	r0, {r0, r1}
    1d2c:	000002c2 	andeq	r0, r0, r2, asr #5
    1d30:	02911a00 	addseq	r1, r1, #0	; 0x0
    1d34:	00200000 	eoreq	r0, r0, r0
    1d38:	b7010000 	strlt	r0, [r1, -r0]
    1d3c:	0002c219 	andeq	ip, r2, r9, lsl r2
    1d40:	00000000 	andeq	r0, r0, r0
    1d44:	00000b1b 	andeq	r0, r0, fp, lsl fp
    1d48:	07ab0002 	streq	r0, [fp, r2]!
    1d4c:	01040000 	tsteq	r4, r0
    1d50:	00000000 	andeq	r0, r0, r0
    1d54:	000d8601 	andeq	r8, sp, r1, lsl #12
    1d58:	0001c500 	andeq	ip, r1, r0, lsl #10
    1d5c:	003bb800 	eorseq	fp, fp, r0, lsl #16
    1d60:	003f4c08 	eorseq	r4, pc, r8, lsl #24
    1d64:	0007e008 	andeq	lr, r7, r8
    1d68:	05040200 	streq	r0, [r4, #-512]
    1d6c:	00002fc9 	andeq	r2, r0, r9, asr #31
    1d70:	3f050202 	svccc	0x00050202
    1d74:	02000000 	andeq	r0, r0, #0	; 0x0
    1d78:	00c00601 	sbceq	r0, r0, r1, lsl #12
    1d7c:	75030000 	strvc	r0, [r3]
    1d80:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    1d84:	00004527 	andeq	r4, r0, r7, lsr #10
    1d88:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1d8c:	00003043 	andeq	r3, r0, r3, asr #32
    1d90:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    1d94:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    1d98:	02000000 	andeq	r0, r0, #0	; 0x0
    1d9c:	013a0702 	teqeq	sl, r2, lsl #14
    1da0:	75030000 	strvc	r0, [r3]
    1da4:	29020038 	stmdbcs	r2, {r3, r4, r5}
    1da8:	00000068 	andeq	r0, r0, r8, rrx
    1dac:	be080102 	adflte	f0, f0, f2
    1db0:	04000000 	streq	r0, [r0]
    1db4:	00000045 	andeq	r0, r0, r5, asr #32
    1db8:	39020105 	stmdbcc	r2, {r0, r2, r8}
    1dbc:	00000089 	andeq	r0, r0, r9, lsl #1
    1dc0:	00156906 	andseq	r6, r5, r6, lsl #18
    1dc4:	53070000 	movwpl	r0, #28672	; 0x7000
    1dc8:	01005445 	tsteq	r0, r5, asr #8
    1dcc:	1eae0800 	cdpne	8, 10, cr0, cr14, cr0, {0}
    1dd0:	39020000 	stmdbcc	r2, {}
    1dd4:	00000074 	andeq	r0, r0, r4, ror r0
    1dd8:	001ca808 	andseq	sl, ip, r8, lsl #16
    1ddc:	74390200 	ldrtvc	r0, [r9], #-512
    1de0:	05000000 	streq	r0, [r0]
    1de4:	b43b0201 	ldrtlt	r0, [fp], #-513
    1de8:	06000000 	streq	r0, [r0], -r0
    1dec:	00000789 	andeq	r0, r0, r9, lsl #15
    1df0:	07a90600 	streq	r0, [r9, r0, lsl #12]!
    1df4:	00010000 	andeq	r0, r1, r0
    1df8:	00090b08 	andeq	r0, r9, r8, lsl #22
    1dfc:	9f3b0200 	svcls	0x003b0200
    1e00:	09000000 	stmdbeq	r0, {}
    1e04:	de250350 	mcrle	3, 1, r0, cr5, cr0, {2}
    1e08:	0a000001 	beq	1e14 <__Stack_Size+0x1a14>
    1e0c:	03005253 	movweq	r5, #595	; 0x253
    1e10:	00006f26 	andeq	r6, r0, r6, lsr #30
    1e14:	00230200 	eoreq	r0, r3, r0, lsl #4
    1e18:	3152430a 	cmpcc	r2, sl, lsl #6
    1e1c:	6f270300 	svcvs	0x00270300
    1e20:	02000000 	andeq	r0, r0, #0	; 0x0
    1e24:	430a0423 	movwmi	r0, #42019	; 0xa423
    1e28:	03003252 	movweq	r3, #594	; 0x252
    1e2c:	00006f28 	andeq	r6, r0, r8, lsr #30
    1e30:	08230200 	stmdaeq	r3!, {r9}
    1e34:	000cda0b 	andeq	sp, ip, fp, lsl #20
    1e38:	6f290300 	svcvs	0x00290300
    1e3c:	02000000 	andeq	r0, r0, #0	; 0x0
    1e40:	e00b0c23 	and	r0, fp, r3, lsr #24
    1e44:	0300000c 	movweq	r0, #12	; 0xc
    1e48:	00006f2a 	andeq	r6, r0, sl, lsr #30
    1e4c:	10230200 	eorne	r0, r3, r0, lsl #4
    1e50:	000c840b 	andeq	r8, ip, fp, lsl #8
    1e54:	6f2b0300 	svcvs	0x002b0300
    1e58:	02000000 	andeq	r0, r0, #0	; 0x0
    1e5c:	8a0b1423 	bhi	2c6ef0 <__Stack_Size+0x2c6af0>
    1e60:	0300000c 	movweq	r0, #12	; 0xc
    1e64:	00006f2c 	andeq	r6, r0, ip, lsr #30
    1e68:	18230200 	stmdane	r3!, {r9}
    1e6c:	000c900b 	andeq	r9, ip, fp
    1e70:	6f2d0300 	svcvs	0x002d0300
    1e74:	02000000 	andeq	r0, r0, #0	; 0x0
    1e78:	960b1c23 	strls	r1, [fp], -r3, lsr #24
    1e7c:	0300000c 	movweq	r0, #12	; 0xc
    1e80:	00006f2e 	andeq	r6, r0, lr, lsr #30
    1e84:	20230200 	eorcs	r0, r3, r0, lsl #4
    1e88:	5254480a 	subspl	r4, r4, #655360	; 0xa0000
    1e8c:	6f2f0300 	svcvs	0x002f0300
    1e90:	02000000 	andeq	r0, r0, #0	; 0x0
    1e94:	4c0a2423 	cfstrsmi	mvf2, [sl], {35}
    1e98:	03005254 	movweq	r5, #596	; 0x254
    1e9c:	00006f30 	andeq	r6, r0, r0, lsr pc
    1ea0:	28230200 	stmdacs	r3!, {r9}
    1ea4:	000cb60b 	andeq	fp, ip, fp, lsl #12
    1ea8:	6f310300 	svcvs	0x00310300
    1eac:	02000000 	andeq	r0, r0, #0	; 0x0
    1eb0:	bb0b2c23 	bllt	2ccf44 <__Stack_Size+0x2ccb44>
    1eb4:	0300000c 	movweq	r0, #12	; 0xc
    1eb8:	00006f32 	andeq	r6, r0, r2, lsr pc
    1ebc:	30230200 	eorcc	r0, r3, r0, lsl #4
    1ec0:	000cc00b 	andeq	ip, ip, fp
    1ec4:	6f330300 	svcvs	0x00330300
    1ec8:	02000000 	andeq	r0, r0, #0	; 0x0
    1ecc:	520b3423 	andpl	r3, fp, #587202560	; 0x23000000
    1ed0:	0300000c 	movweq	r0, #12	; 0xc
    1ed4:	00006f34 	andeq	r6, r0, r4, lsr pc
    1ed8:	38230200 	stmdacc	r3!, {r9}
    1edc:	000c690b 	andeq	r6, ip, fp, lsl #18
    1ee0:	6f350300 	svcvs	0x00350300
    1ee4:	02000000 	andeq	r0, r0, #0	; 0x0
    1ee8:	6e0b3c23 	cdpvs	12, 0, cr3, cr11, cr3, {1}
    1eec:	0300000c 	movweq	r0, #12	; 0xc
    1ef0:	00006f36 	andeq	r6, r0, r6, lsr pc
    1ef4:	40230200 	eormi	r0, r3, r0, lsl #4
    1ef8:	000c730b 	andeq	r7, ip, fp, lsl #6
    1efc:	6f370300 	svcvs	0x00370300
    1f00:	02000000 	andeq	r0, r0, #0	; 0x0
    1f04:	780b4423 	stmdavc	fp, {r0, r1, r5, sl, lr}
    1f08:	0300000c 	movweq	r0, #12	; 0xc
    1f0c:	00006f38 	andeq	r6, r0, r8, lsr pc
    1f10:	48230200 	stmdami	r3!, {r9}
    1f14:	0052440a 	subseq	r4, r2, sl, lsl #8
    1f18:	006f3903 	rsbeq	r3, pc, r3, lsl #18
    1f1c:	23020000 	movwcs	r0, #8192	; 0x2000
    1f20:	2f08004c 	svccs	0x0008004c
    1f24:	03000011 	movweq	r0, #17	; 0x11
    1f28:	0000bf3a 	andeq	fp, r0, sl, lsr pc
    1f2c:	07040c00 	streq	r0, [r4, -r0, lsl #24]
    1f30:	1b041409 	blne	106f5c <__Stack_Size+0x106b5c>
    1f34:	00000249 	andeq	r0, r0, r9, asr #4
    1f38:	000c490b 	andeq	r4, ip, fp, lsl #18
    1f3c:	3a1c0400 	bcc	702f44 <__Stack_Size+0x702b44>
    1f40:	02000000 	andeq	r0, r0, #0	; 0x0
    1f44:	380b0023 	stmdacc	fp, {r0, r1, r5}
    1f48:	0400000c 	streq	r0, [r0], #-12
    1f4c:	0000b41d 	andeq	fp, r0, sp, lsl r4
    1f50:	04230200 	strteq	r0, [r3], #-512
    1f54:	000c1a0b 	andeq	r1, ip, fp, lsl #20
    1f58:	b41e0400 	ldrlt	r0, [lr], #-1024
    1f5c:	02000000 	andeq	r0, r0, #0	; 0x0
    1f60:	c50b0523 	strgt	r0, [fp, #-1315]
    1f64:	0400000c 	streq	r0, [r0], #-12
    1f68:	00003a1f 	andeq	r3, r0, pc, lsl sl
    1f6c:	08230200 	stmdaeq	r3!, {r9}
    1f70:	000d000b 	andeq	r0, sp, fp
    1f74:	3a200400 	bcc	802f7c <__Stack_Size+0x802b7c>
    1f78:	02000000 	andeq	r0, r0, #0	; 0x0
    1f7c:	e60b0c23 	str	r0, [fp], -r3, lsr #24
    1f80:	0400000c 	streq	r0, [r0], #-12
    1f84:	00005e21 	andeq	r5, r0, r1, lsr #28
    1f88:	10230200 	eorne	r0, r3, r0, lsl #4
    1f8c:	0ca60800 	stceq	8, cr0, [r6]
    1f90:	22040000 	andcs	r0, r4, #0	; 0x0
    1f94:	000001ec 	andeq	r0, r0, ip, ror #3
    1f98:	113b010d 	teqne	fp, sp, lsl #2
    1f9c:	af010000 	svcge	0x00010000
    1fa0:	003bb801 	eorseq	fp, fp, r1, lsl #16
    1fa4:	003c0008 	eorseq	r0, ip, r8
    1fa8:	a05d0108 	subsge	r0, sp, r8, lsl #2
    1fac:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    1fb0:	00000d0e 	andeq	r0, r0, lr, lsl #26
    1fb4:	02a0ae01 	adceq	sl, r0, #16	; 0x10
    1fb8:	50010000 	andpl	r0, r1, r0
    1fbc:	000db70e 	andeq	fp, sp, lr, lsl #14
    1fc0:	a6ae0100 	strtge	r0, [lr], r0, lsl #2
    1fc4:	01000002 	tsteq	r0, r2
    1fc8:	0d130f51 	ldceq	15, cr0, [r3, #-324]
    1fcc:	b0010000 	andlt	r0, r1, r0
    1fd0:	0000003a 	andeq	r0, r0, sl, lsr r0
    1fd4:	00000841 	andeq	r0, r0, r1, asr #16
    1fd8:	000fe310 	andeq	lr, pc, r0, lsl r3
    1fdc:	5eb10100 	frdpls	f0, f1, f0
    1fe0:	00000000 	andeq	r0, r0, r0
    1fe4:	01de0411 	bicseq	r0, lr, r1, lsl r4
    1fe8:	04110000 	ldreq	r0, [r1]
    1fec:	00000249 	andeq	r0, r0, r9, asr #4
    1ff0:	108d010d 	addne	r0, sp, sp, lsl #2
    1ff4:	ec010000 	stc	0, cr0, [r1], {0}
    1ff8:	003c0001 	eorseq	r0, ip, r1
    1ffc:	003c1208 	eorseq	r1, ip, r8, lsl #4
    2000:	d15d0108 	cmple	sp, r8, lsl #2
    2004:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    2008:	00000db7 	strheq	r0, [r0], -r7
    200c:	02a6eb01 	adceq	lr, r6, #1024	; 0x400
    2010:	50010000 	andpl	r0, r1, r0
    2014:	af011200 	svcge	0x00011200
    2018:	0100000d 	tsteq	r0, sp
    201c:	1401010b 	strne	r0, [r1], #-267
    2020:	2808003c 	stmdacs	r8, {r2, r3, r4, r5}
    2024:	0108003c 	tsteq	r8, ip, lsr r0
    2028:	0003065d 	andeq	r0, r3, sp, asr r6
    202c:	0d0e1300 	stceq	3, cr1, [lr]
    2030:	0a010000 	beq	42038 <__Stack_Size+0x41c38>
    2034:	0002a001 	andeq	sl, r2, r1
    2038:	13500100 	cmpne	r0, #0	; 0x0
    203c:	00000e26 	andeq	r0, r0, r6, lsr #28
    2040:	b4010a01 	strlt	r0, [r1], #-2561
    2044:	01000000 	tsteq	r0, r0
    2048:	01120051 	tsteq	r2, r1, asr r0
    204c:	0000115e 	andeq	r1, r0, lr, asr r1
    2050:	01012701 	tsteq	r1, r1, lsl #14
    2054:	08003c28 	stmdaeq	r0, {r3, r5, sl, fp, ip, sp}
    2058:	08003c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp, ip, sp}
    205c:	033b5d01 	teqeq	fp, #64	; 0x40
    2060:	0e130000 	wxoreq	wr0, wr3, wr0
    2064:	0100000d 	tsteq	r0, sp
    2068:	02a00126 	adceq	r0, r0, #-2147483639	; 0x80000009
    206c:	50010000 	andpl	r0, r1, r0
    2070:	000e2613 	andeq	r2, lr, r3, lsl r6
    2074:	01260100 	teqeq	r6, r0, lsl #2
    2078:	000000b4 	strheq	r0, [r0], -r4
    207c:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    2080:	000d3101 	andeq	r3, sp, r1, lsl #2
    2084:	01480100 	cmpeq	r8, r0, lsl #2
    2088:	003c3c01 	eorseq	r3, ip, r1, lsl #24
    208c:	003c5208 	eorseq	r5, ip, r8, lsl #4
    2090:	8e5d0108 	rdfhie	f0, f5, #0.0
    2094:	13000003 	movwne	r0, #3	; 0x3
    2098:	00000d0e 	andeq	r0, r0, lr, lsl #26
    209c:	a0014701 	andge	r4, r1, r1, lsl #14
    20a0:	01000002 	tsteq	r0, r2
    20a4:	11211450 	teqne	r1, r0, asr r4
    20a8:	47010000 	strmi	r0, [r1, -r0]
    20ac:	00004c01 	andeq	r4, r0, r1, lsl #24
    20b0:	00087500 	andeq	r7, r8, r0, lsl #10
    20b4:	0e261300 	cdpeq	3, 2, cr1, cr6, cr0, {0}
    20b8:	47010000 	strmi	r0, [r1, -r0]
    20bc:	0000b401 	andeq	fp, r0, r1, lsl #8
    20c0:	15520100 	ldrbne	r0, [r2, #-256]
    20c4:	00001128 	andeq	r1, r0, r8, lsr #2
    20c8:	5e014901 	cdppl	9, 0, cr4, cr1, cr1, {0}
    20cc:	01000000 	tsteq	r0, r0
    20d0:	01120051 	tsteq	r2, r1, asr r0
    20d4:	0000110c 	andeq	r1, r0, ip, lsl #2
    20d8:	01016701 	tsteq	r1, r1, lsl #14
    20dc:	08003c54 	stmdaeq	r0, {r2, r4, r6, sl, fp, ip, sp}
    20e0:	08003c5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sl, fp, ip, sp}
    20e4:	03b55d01 	undefined instruction 0x03b55d01
    20e8:	0e130000 	wxoreq	wr0, wr3, wr0
    20ec:	0100000d 	tsteq	r0, sp
    20f0:	02a00166 	adceq	r0, r0, #-2147483623	; 0x80000019
    20f4:	50010000 	andpl	r0, r1, r0
    20f8:	ff011600 	undefined instruction 0xff011600
    20fc:	0100000d 	tsteq	r0, sp
    2100:	89010177 	stmdbhi	r1, {r0, r1, r2, r4, r5, r6, r8}
    2104:	60000000 	andvs	r0, r0, r0
    2108:	6a08003c 	bvs	202200 <__Stack_Size+0x201e00>
    210c:	0108003c 	tsteq	r8, ip, lsr r0
    2110:	0003ee5d 	andeq	lr, r3, sp, asr lr
    2114:	0d0e1400 	cfstrseq	mvf1, [lr]
    2118:	76010000 	strvc	r0, [r1], -r0
    211c:	0002a001 	andeq	sl, r2, r1
    2120:	00088800 	andeq	r8, r8, r0, lsl #16
    2124:	100c1700 	andne	r1, ip, r0, lsl #14
    2128:	78010000 	stmdavc	r1, {}
    212c:	00008901 	andeq	r8, r0, r1, lsl #18
    2130:	01120000 	tsteq	r2, r0
    2134:	00000fce 	andeq	r0, r0, lr, asr #31
    2138:	01019501 	tsteq	r1, r1, lsl #10
    213c:	08003c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, sp}
    2140:	08003c76 	stmdaeq	r0, {r1, r2, r4, r5, r6, sl, fp, ip, sp}
    2144:	04155d01 	ldreq	r5, [r5], #-3329
    2148:	0e130000 	wxoreq	wr0, wr3, wr0
    214c:	0100000d 	tsteq	r0, sp
    2150:	02a00194 	adceq	r0, r0, #37	; 0x25
    2154:	50010000 	andpl	r0, r1, r0
    2158:	f3011600 	vmax.u8	d1, d1, d0
    215c:	0100000f 	tsteq	r0, pc
    2160:	890101a5 	stmdbhi	r1, {r0, r2, r5, r7, r8}
    2164:	78000000 	stmdavc	r0, {}
    2168:	8208003c 	andhi	r0, r8, #60	; 0x3c
    216c:	0108003c 	tsteq	r8, ip, lsr r0
    2170:	00044e5d 	andeq	r4, r4, sp, asr lr
    2174:	0d0e1400 	cfstrseq	mvf1, [lr]
    2178:	a4010000 	strge	r0, [r1]
    217c:	0002a001 	andeq	sl, r2, r1
    2180:	00089b00 	andeq	r9, r8, r0, lsl #22
    2184:	100c1700 	andne	r1, ip, r0, lsl #14
    2188:	a6010000 	strge	r0, [r1], -r0
    218c:	00008901 	andeq	r8, r0, r1, lsl #18
    2190:	01120000 	tsteq	r2, r0
    2194:	00001016 	andeq	r1, r0, r6, lsl r0
    2198:	0101c501 	tsteq	r1, r1, lsl #10
    219c:	08003c84 	stmdaeq	r0, {r2, r7, sl, fp, ip, sp}
    21a0:	08003c98 	stmdaeq	r0, {r3, r4, r7, sl, fp, ip, sp}
    21a4:	04835d01 	streq	r5, [r3], #3329
    21a8:	0e130000 	wxoreq	wr0, wr3, wr0
    21ac:	0100000d 	tsteq	r0, sp
    21b0:	02a001c4 	adceq	r0, r0, #49	; 0x31
    21b4:	50010000 	andpl	r0, r1, r0
    21b8:	000e2613 	andeq	r2, lr, r3, lsl r6
    21bc:	01c40100 	biceq	r0, r4, r0, lsl #2
    21c0:	000000b4 	strheq	r0, [r0], -r4
    21c4:	16005101 	strne	r5, [r0], -r1, lsl #2
    21c8:	000efb01 	andeq	pc, lr, r1, lsl #22
    21cc:	01e00100 	mvneq	r0, r0, lsl #2
    21d0:	00008901 	andeq	r8, r0, r1, lsl #18
    21d4:	003c9800 	eorseq	r9, ip, r0, lsl #16
    21d8:	003ca208 	eorseq	sl, ip, r8, lsl #4
    21dc:	bc5d0108 	ldflte	f0, [sp], {8}
    21e0:	14000004 	strne	r0, [r0], #-4
    21e4:	00000d0e 	andeq	r0, r0, lr, lsl #26
    21e8:	a001df01 	andge	sp, r1, r1, lsl #30
    21ec:	ae000002 	cdpge	0, 0, cr0, cr0, cr2, {0}
    21f0:	17000008 	strne	r0, [r0, -r8]
    21f4:	0000100c 	andeq	r1, r0, ip
    21f8:	8901e101 	stmdbhi	r1, {r0, r8, sp, lr, pc}
    21fc:	00000000 	andeq	r0, r0, r0
    2200:	0e890112 	mcreq	1, 4, r0, cr9, cr2, {0}
    2204:	01010000 	tsteq	r1, r0
    2208:	3ca40102 	stfccs	f0, [r4], #8
    220c:	3cb40800 	ldccc	8, cr0, [r4]
    2210:	5d010800 	stcpl	8, cr0, [r1]
    2214:	0000050d 	andeq	r0, r0, sp, lsl #10
    2218:	000d0e13 	andeq	r0, sp, r3, lsl lr
    221c:	02000100 	andeq	r0, r0, #0	; 0x0
    2220:	000002a0 	andeq	r0, r0, r0, lsr #5
    2224:	a8145001 	ldmdage	r4, {r0, ip, lr}
    2228:	0100000d 	tsteq	r0, sp
    222c:	005e0200 	subseq	r0, lr, r0, lsl #4
    2230:	08c10000 	stmiaeq	r1, {}^
    2234:	13150000 	tstne	r5, #0	; 0x0
    2238:	0100000d 	tsteq	r0, sp
    223c:	003a0202 	eorseq	r0, sl, r2, lsl #4
    2240:	53010000 	movwpl	r0, #4096	; 0x1000
    2244:	000fe317 	andeq	lr, pc, r7, lsl r3
    2248:	02030100 	andeq	r0, r3, #0	; 0x0
    224c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2250:	fc011200 	stc2	2, cr1, [r1], {0}
    2254:	01000010 	tsteq	r0, r0, lsl r0
    2258:	b4010220 	strlt	r0, [r1], #-544
    225c:	c808003c 	stmdagt	r8, {r2, r3, r4, r5}
    2260:	0108003c 	tsteq	r8, ip, lsr r0
    2264:	0005425d 	andeq	r4, r5, sp, asr r2
    2268:	0d0e1300 	stceq	3, cr1, [lr]
    226c:	1f010000 	svcne	0x00010000
    2270:	0002a002 	andeq	sl, r2, r2
    2274:	13500100 	cmpne	r0, #0	; 0x0
    2278:	00000e26 	andeq	r0, r0, r6, lsr #28
    227c:	b4021f01 	strlt	r1, [r2], #-3841
    2280:	01000000 	tsteq	r0, r0
    2284:	01180051 	tsteq	r8, r1, asr r0
    2288:	00000e55 	andeq	r0, r0, r5, asr lr
    228c:	01025b01 	tsteq	r2, r1, lsl #22
    2290:	08003cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp, ip, sp}
    2294:	08003d5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sl, fp, ip, sp}
    2298:	000008d4 	ldrdeq	r0, [r0], -r4
    229c:	000005b7 	strheq	r0, [r0], -r7
    22a0:	000d0e13 	andeq	r0, sp, r3, lsl lr
    22a4:	025a0100 	subseq	r0, sl, #0	; 0x0
    22a8:	000002a0 	andeq	r0, r0, r0, lsr #5
    22ac:	c2145001 	andsgt	r5, r4, #1	; 0x1
    22b0:	0100000f 	tsteq	r0, pc
    22b4:	005e025a 	subseq	r0, lr, sl, asr r2
    22b8:	08f30000 	ldmeq	r3!, {}^
    22bc:	c6140000 	ldrgt	r0, [r4], -r0
    22c0:	0100000e 	tsteq	r0, lr
    22c4:	005e025a 	subseq	r0, lr, sl, asr r2
    22c8:	09270000 	stmdbeq	r7!, {}
    22cc:	7e140000 	wxorvc	wr0, wr4, wr0
    22d0:	01000010 	tsteq	r0, r0, lsl r0
    22d4:	005e025a 	subseq	r0, lr, sl, asr r2
    22d8:	09450000 	stmdbeq	r5, {}^
    22dc:	13190000 	tstne	r9, #0	; 0x0
    22e0:	0100000d 	tsteq	r0, sp
    22e4:	003a025c 	eorseq	r0, sl, ip, asr r2
    22e8:	09630000 	stmdbeq	r3!, {}^
    22ec:	e3170000 	tst	r7, #0	; 0x0
    22f0:	0100000f 	tsteq	r0, pc
    22f4:	003a025c 	eorseq	r0, sl, ip, asr r2
    22f8:	12000000 	andne	r0, r0, #0	; 0x0
    22fc:	000ee301 	andeq	lr, lr, r1, lsl #6
    2300:	02c00100 	sbceq	r0, r0, #0	; 0x0
    2304:	003d6001 	eorseq	r6, sp, r1
    2308:	003d7408 	eorseq	r7, sp, r8, lsl #8
    230c:	ec5d0108 	ldfe	f0, [sp], {8}
    2310:	13000005 	movwne	r0, #5	; 0x5
    2314:	00000d0e 	andeq	r0, r0, lr, lsl #26
    2318:	a002bf01 	andge	fp, r2, r1, lsl #30
    231c:	01000002 	tsteq	r0, r2
    2320:	0e261350 	mcreq	3, 1, r1, cr6, cr0, {2}
    2324:	bf010000 	svclt	0x00010000
    2328:	0000b402 	andeq	fp, r0, r2, lsl #8
    232c:	00510100 	subseq	r0, r1, r0, lsl #2
    2330:	0ea80116 	mcreq	1, 5, r0, cr8, cr6, {0}
    2334:	d9010000 	stmdble	r1, {}
    2338:	004c0102 	subeq	r0, ip, r2, lsl #2
    233c:	3d740000 	ldclcc	0, cr0, [r4]
    2340:	3d7a0800 	ldclcc	8, cr0, [sl]
    2344:	5d010800 	stcpl	8, cr0, [r1]
    2348:	00000619 	andeq	r0, r0, r9, lsl r6
    234c:	000d0e14 	andeq	r0, sp, r4, lsl lr
    2350:	02d80100 	sbcseq	r0, r8, #0	; 0x0
    2354:	000002a0 	andeq	r0, r0, r0, lsr #5
    2358:	00000981 	andeq	r0, r0, r1, lsl #19
    235c:	69011a00 	stmdbvs	r1, {r9, fp, ip}
    2360:	01000011 	tsteq	r0, r1, lsl r0
    2364:	3a0102e8 	bcc	42f0c <__Stack_Size+0x42b0c>
    2368:	7c000000 	stcvc	0, cr0, [r0], {0}
    236c:	8808003d 	stmdahi	r8, {r0, r2, r3, r4, r5}
    2370:	0108003d 	tsteq	r8, sp, lsr r0
    2374:	cb01125d 	blgt	46cf0 <__Stack_Size+0x468f0>
    2378:	0100000e 	tsteq	r0, lr
    237c:	880102f9 	stmdahi	r1, {r0, r3, r4, r5, r6, r7, r9}
    2380:	9c08003d 	stcls	0, cr0, [r8], {61}
    2384:	0108003d 	tsteq	r8, sp, lsr r0
    2388:	0006665d 	andeq	r6, r6, sp, asr r6
    238c:	0d0e1300 	stceq	3, cr1, [lr]
    2390:	f8010000 	undefined instruction 0xf8010000
    2394:	0002a002 	andeq	sl, r2, r2
    2398:	13500100 	cmpne	r0, #0	; 0x0
    239c:	00000e26 	andeq	r0, r0, r6, lsr #28
    23a0:	b402f801 	strlt	pc, [r2], #-2049
    23a4:	01000000 	tsteq	r0, r0
    23a8:	01120051 	tsteq	r2, r1, asr r0
    23ac:	00000f5b 	andeq	r0, r0, fp, asr pc
    23b0:	01031601 	tsteq	r3, r1, lsl #12
    23b4:	08003d9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, fp, ip, sp}
    23b8:	08003db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp, ip, sp}
    23bc:	069b5d01 	ldreq	r5, [fp], r1, lsl #26
    23c0:	0e130000 	wxoreq	wr0, wr3, wr0
    23c4:	0100000d 	tsteq	r0, sp
    23c8:	02a00315 	adceq	r0, r0, #1409286144	; 0x54000000
    23cc:	50010000 	andpl	r0, r1, r0
    23d0:	000e2613 	andeq	r2, lr, r3, lsl r6
    23d4:	03150100 	tsteq	r5, #0	; 0x0
    23d8:	000000b4 	strheq	r0, [r0], -r4
    23dc:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    23e0:	000f7301 	andeq	r7, pc, r1, lsl #6
    23e4:	034e0100 	movteq	r0, #57600	; 0xe100
    23e8:	003db001 	eorseq	fp, sp, r1
    23ec:	003dbc08 	eorseq	fp, sp, r8, lsl #24
    23f0:	e25d0108 	subs	r0, sp, #2	; 0x2
    23f4:	13000006 	movwne	r0, #6	; 0x6
    23f8:	00000d0e 	andeq	r0, r0, lr, lsl #26
    23fc:	a0034d01 	andge	r4, r3, r1, lsl #26
    2400:	01000002 	tsteq	r0, r2
    2404:	11441450 	cmpne	r4, r0, asr r4
    2408:	4d010000 	stcmi	0, cr0, [r1]
    240c:	00003a03 	andeq	r3, r0, r3, lsl #20
    2410:	00099400 	andeq	r9, r9, r0, lsl #8
    2414:	0ebf1900 	cdpeq	9, 11, cr1, cr15, cr0, {0}
    2418:	4f010000 	svcmi	0x00010000
    241c:	00003a03 	andeq	r3, r0, r3, lsl #20
    2420:	0009a700 	andeq	sl, r9, r0, lsl #14
    2424:	01120000 	tsteq	r2, r0
    2428:	00000f3b 	andeq	r0, r0, fp, lsr pc
    242c:	01036b01 	tsteq	r3, r1, lsl #22
    2430:	08003dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp, ip, sp}
    2434:	08003dd0 	stmdaeq	r0, {r4, r6, r7, r8, sl, fp, ip, sp}
    2438:	07175d01 	ldreq	r5, [r7, -r1, lsl #26]
    243c:	0e130000 	wxoreq	wr0, wr3, wr0
    2440:	0100000d 	tsteq	r0, sp
    2444:	02a0036a 	adceq	r0, r0, #-1476395007	; 0xa8000001
    2448:	50010000 	andpl	r0, r1, r0
    244c:	000e2613 	andeq	r2, lr, r3, lsl r6
    2450:	036a0100 	cmneq	sl, #0	; 0x0
    2454:	000000b4 	strheq	r0, [r0], -r4
    2458:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    245c:	00109c01 	andseq	r9, r0, r1, lsl #24
    2460:	03880100 	orreq	r0, r8, #0	; 0x0
    2464:	003dd001 	eorseq	sp, sp, r1
    2468:	003de408 	eorseq	lr, sp, r8, lsl #8
    246c:	4c5d0108 	ldfmie	f0, [sp], {8}
    2470:	13000007 	movwne	r0, #7	; 0x7
    2474:	00000d0e 	andeq	r0, r0, lr, lsl #26
    2478:	a0038701 	andge	r8, r3, r1, lsl #14
    247c:	01000002 	tsteq	r0, r2
    2480:	0e261350 	mcreq	3, 1, r1, cr6, cr0, {2}
    2484:	87010000 	strhi	r0, [r1, -r0]
    2488:	0000b403 	andeq	fp, r0, r3, lsl #8
    248c:	00510100 	subseq	r0, r1, r0, lsl #2
    2490:	0d3e0116 	ldfeqs	f0, [lr, #-88]!
    2494:	a3010000 	movwge	r0, #4096	; 0x1000
    2498:	00890103 	addeq	r0, r9, r3, lsl #2
    249c:	3de40000 	stclcc	0, cr0, [r4]
    24a0:	3dee0800 	stclcc	8, cr0, [lr]
    24a4:	5d010800 	stcpl	8, cr0, [r1]
    24a8:	00000785 	andeq	r0, r0, r5, lsl #15
    24ac:	000d0e14 	andeq	r0, sp, r4, lsl lr
    24b0:	03a20100 	undefined instruction 0x03a20100
    24b4:	000002a0 	andeq	r0, r0, r0, lsr #5
    24b8:	000009c5 	andeq	r0, r0, r5, asr #19
    24bc:	00100c17 	andseq	r0, r0, r7, lsl ip
    24c0:	03a40100 	undefined instruction 0x03a40100
    24c4:	00000089 	andeq	r0, r0, r9, lsl #1
    24c8:	64011800 	strvs	r1, [r1], #-2048
    24cc:	01000010 	tsteq	r0, r0, lsl r0
    24d0:	f00103e3 	undefined instruction 0xf00103e3
    24d4:	5208003d 	andpl	r0, r8, #61	; 0x3d
    24d8:	d808003e 	stmdale	r8, {r1, r2, r3, r4, r5}
    24dc:	06000009 	streq	r0, [r0], -r9
    24e0:	13000008 	movwne	r0, #8	; 0x8
    24e4:	00000d0e 	andeq	r0, r0, lr, lsl #26
    24e8:	a003e201 	andge	lr, r3, r1, lsl #4
    24ec:	01000002 	tsteq	r0, r2
    24f0:	0fc21450 	svceq	0x00c21450
    24f4:	e2010000 	and	r0, r1, #0	; 0x0
    24f8:	00005e03 	andeq	r5, r0, r3, lsl #28
    24fc:	0009f700 	andeq	pc, r9, r0, lsl #14
    2500:	0ec61400 	cdpeq	4, 12, cr1, cr6, cr0, {0}
    2504:	e2010000 	and	r0, r1, #0	; 0x0
    2508:	00005e03 	andeq	r5, r0, r3, lsl #28
    250c:	000a2b00 	andeq	r2, sl, r0, lsl #22
    2510:	107e1400 	rsbsne	r1, lr, r0, lsl #8
    2514:	e2010000 	and	r0, r1, #0	; 0x0
    2518:	00005e03 	andeq	r5, r0, r3, lsl #28
    251c:	000a4900 	andeq	r4, sl, r0, lsl #18
    2520:	0d131900 	ldceq	9, cr1, [r3]
    2524:	e4010000 	str	r0, [r1]
    2528:	00003a03 	andeq	r3, r0, r3, lsl #20
    252c:	000a6700 	andeq	r6, sl, r0, lsl #14
    2530:	0fe31700 	svceq	0x00e31700
    2534:	e4010000 	str	r0, [r1]
    2538:	00003a03 	andeq	r3, r0, r3, lsl #20
    253c:	0feb1700 	svceq	0x00eb1700
    2540:	e4010000 	str	r0, [r1]
    2544:	00003a03 	andeq	r3, r0, r3, lsl #20
    2548:	01120000 	tsteq	r2, r0
    254c:	0000102f 	andeq	r1, r0, pc, lsr #32
    2550:	01042701 	tsteq	r4, r1, lsl #14
    2554:	08003e54 	stmdaeq	r0, {r2, r4, r6, r9, sl, fp, ip, sp}
    2558:	08003e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp, ip, sp}
    255c:	08575d01 	ldmdaeq	r7, {r0, r8, sl, fp, ip, lr}^
    2560:	0e130000 	wxoreq	wr0, wr3, wr0
    2564:	0100000d 	tsteq	r0, sp
    2568:	02a00426 	adceq	r0, r0, #637534208	; 0x26000000
    256c:	50010000 	andpl	r0, r1, r0
    2570:	000a3c14 	andeq	r3, sl, r4, lsl ip
    2574:	04260100 	strteq	r0, [r6], #-256
    2578:	0000005e 	andeq	r0, r0, lr, asr r0
    257c:	00000a90 	muleq	r0, r0, sl
    2580:	000d1315 	andeq	r1, sp, r5, lsl r3
    2584:	04280100 	strteq	r0, [r8], #-256
    2588:	0000003a 	andeq	r0, r0, sl, lsr r0
    258c:	e3175301 	tst	r7, #67108864	; 0x4000000
    2590:	0100000f 	tsteq	r0, pc
    2594:	003a0429 	eorseq	r0, sl, r9, lsr #8
    2598:	18000000 	stmdane	r0, {}
    259c:	000f1a01 	andeq	r1, pc, r1, lsl #20
    25a0:	044b0100 	strbeq	r0, [fp], #-256
    25a4:	003e6401 	eorseq	r6, lr, r1, lsl #8
    25a8:	003e6c08 	eorseq	r6, lr, r8, lsl #24
    25ac:	000aa308 	andeq	sl, sl, r8, lsl #6
    25b0:	00089e00 	andeq	r9, r8, r0, lsl #28
    25b4:	0d0e1400 	cfstrseq	mvf1, [lr]
    25b8:	4a010000 	bmi	425c0 <__Stack_Size+0x421c0>
    25bc:	0002a004 	andeq	sl, r2, r4
    25c0:	000ac200 	andeq	ip, sl, r0, lsl #4
    25c4:	10bd1300 	adcsne	r1, sp, r0, lsl #6
    25c8:	4a010000 	bmi	425d0 <__Stack_Size+0x421d0>
    25cc:	00005e04 	andeq	r5, r0, r4, lsl #28
    25d0:	13510100 	cmpne	r1, #0	; 0x0
    25d4:	00000f29 	andeq	r0, r0, r9, lsr #30
    25d8:	4c044a01 	stcmi	10, cr4, [r4], {1}
    25dc:	01000000 	tsteq	r0, r0
    25e0:	011b0052 	tsteq	fp, r2, asr r0
    25e4:	00000fa3 	andeq	r0, r0, r3, lsr #31
    25e8:	01046301 	tsteq	r4, r1, lsl #6
    25ec:	0000004c 	andeq	r0, r0, ip, asr #32
    25f0:	08003e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp, ip, sp}
    25f4:	08003e7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, fp, ip, sp}
    25f8:	00000ad5 	ldrdeq	r0, [r0], -r5
    25fc:	000008db 	ldrdeq	r0, [r0], -fp
    2600:	000d0e14 	andeq	r0, sp, r4, lsl lr
    2604:	04620100 	strbteq	r0, [r2], #-256
    2608:	000002a0 	andeq	r0, r0, r0, lsr #5
    260c:	00000af4 	strdeq	r0, [r0], -r4
    2610:	0010bd13 	andseq	fp, r0, r3, lsl sp
    2614:	04620100 	strbteq	r0, [r2], #-256
    2618:	0000005e 	andeq	r0, r0, lr, asr r0
    261c:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    2620:	000d1b01 	andeq	r1, sp, r1, lsl #22
    2624:	04850100 	streq	r0, [r5], #256
    2628:	003e7c01 	eorseq	r7, lr, r1, lsl #24
    262c:	003e8c08 	eorseq	r8, lr, r8, lsl #24
    2630:	225d0108 	subscs	r0, sp, #2	; 0x2
    2634:	13000009 	movwne	r0, #9	; 0x9
    2638:	00000d0e 	andeq	r0, r0, lr, lsl #26
    263c:	a0048401 	andge	r8, r4, r1, lsl #8
    2640:	01000002 	tsteq	r0, r2
    2644:	10511450 	subsne	r1, r1, r0, asr r4
    2648:	84010000 	strhi	r0, [r1]
    264c:	00003a04 	andeq	r3, r0, r4, lsl #20
    2650:	000b0700 	andeq	r0, fp, r0, lsl #14
    2654:	0ebf1900 	cdpeq	9, 11, cr1, cr15, cr0, {0}
    2658:	86010000 	strhi	r0, [r1], -r0
    265c:	00003a04 	andeq	r3, r0, r4, lsl #20
    2660:	000b1a00 	andeq	r1, fp, r0, lsl #20
    2664:	01120000 	tsteq	r2, r0
    2668:	00000dc6 	andeq	r0, r0, r6, asr #27
    266c:	0104a301 	tsteq	r4, r1, lsl #6
    2670:	08003e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp, ip, sp}
    2674:	08003e92 	stmdaeq	r0, {r1, r4, r7, r9, sl, fp, ip, sp}
    2678:	09655d01 	stmdbeq	r5!, {r0, r8, sl, fp, ip, lr}^
    267c:	0e130000 	wxoreq	wr0, wr3, wr0
    2680:	0100000d 	tsteq	r0, sp
    2684:	02a004a1 	adceq	r0, r0, #-1593835520	; 0xa1000000
    2688:	50010000 	andpl	r0, r1, r0
    268c:	000e7b13 	andeq	r7, lr, r3, lsl fp
    2690:	04a10100 	strteq	r0, [r1], #256
    2694:	0000004c 	andeq	r0, r0, ip, asr #32
    2698:	96135101 	ldrls	r5, [r3], -r1, lsl #2
    269c:	0100000f 	tsteq	r0, pc
    26a0:	004c04a2 	subeq	r0, ip, r2, lsr #9
    26a4:	52010000 	andpl	r0, r1, #0	; 0x0
    26a8:	2f011200 	svccs	0x00011200
    26ac:	0100000e 	tsteq	r0, lr
    26b0:	940104cc 	strls	r0, [r1], #-1228
    26b4:	a008003e 	andge	r0, r8, lr, lsr r0
    26b8:	0108003e 	tsteq	r8, lr, lsr r0
    26bc:	0009ac5d 	andeq	sl, r9, sp, asr ip
    26c0:	0d0e1300 	stceq	3, cr1, [lr]
    26c4:	cb010000 	blgt	426cc <__Stack_Size+0x422cc>
    26c8:	0002a004 	andeq	sl, r2, r4
    26cc:	14500100 	ldrbne	r0, [r0], #-256
    26d0:	00000fc2 	andeq	r0, r0, r2, asr #31
    26d4:	5e04cb01 	fmacdpl	d12, d4, d1
    26d8:	38000000 	stmdacc	r0, {}
    26dc:	1900000b 	stmdbne	r0, {r0, r1, r3}
    26e0:	00000ebf 	strheq	r0, [r0], -pc
    26e4:	3a04cd01 	bcc	135af0 <__Stack_Size+0x1356f0>
    26e8:	4b000000 	blmi	26f0 <__Stack_Size+0x22f0>
    26ec:	0000000b 	andeq	r0, r0, fp
    26f0:	10e30112 	rscne	r0, r3, r2, lsl r1
    26f4:	e6010000 	str	r0, [r1], -r0
    26f8:	3ea00104 	fdvccs	f0, f0, f4
    26fc:	3ebc0800 	cdpcc	8, 11, cr0, cr12, cr0, {0}
    2700:	5d010800 	stcpl	8, cr0, [r1]
    2704:	000009d3 	ldrdeq	r0, [r0], -r3
    2708:	000e2613 	andeq	r2, lr, r3, lsl r6
    270c:	04e50100 	strbteq	r0, [r5], #256
    2710:	000000b4 	strheq	r0, [r0], -r4
    2714:	16005001 	strne	r5, [r0], -r1
    2718:	0010d101 	andseq	sp, r0, r1, lsl #2
    271c:	05050100 	streq	r0, [r5, #-256]
    2720:	00008901 	andeq	r8, r0, r1, lsl #18
    2724:	003ebc00 	eorseq	fp, lr, r0, lsl #24
    2728:	003ec808 	eorseq	ip, lr, r8, lsl #16
    272c:	1a5d0108 	bne	1742b54 <__Stack_Size+0x1742754>
    2730:	1400000a 	strne	r0, [r0], #-10
    2734:	00000d0e 	andeq	r0, r0, lr, lsl #26
    2738:	a0050401 	andge	r0, r5, r1, lsl #8
    273c:	69000002 	stmdbvs	r0, {r1}
    2740:	1300000b 	movwne	r0, #11	; 0xb
    2744:	00000e1d 	andeq	r0, r0, sp, lsl lr
    2748:	5e050401 	cdppl	4, 0, cr0, cr5, cr1, {0}
    274c:	01000000 	tsteq	r0, r0
    2750:	100c1751 	andne	r1, ip, r1, asr r7
    2754:	06010000 	streq	r0, [r1], -r0
    2758:	00008905 	andeq	r8, r0, r5, lsl #18
    275c:	01120000 	tsteq	r2, r0
    2760:	00000d68 	andeq	r0, r0, r8, ror #26
    2764:	01052b01 	tsteq	r5, r1, lsl #22
    2768:	08003ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp, ip, sp}
    276c:	08003ed0 	stmdaeq	r0, {r4, r6, r7, r9, sl, fp, ip, sp}
    2770:	0a515d01 	beq	1459b7c <__Stack_Size+0x145977c>
    2774:	0e130000 	wxoreq	wr0, wr3, wr0
    2778:	0100000d 	tsteq	r0, sp
    277c:	02a0052a 	adceq	r0, r0, #176160768	; 0xa800000
    2780:	50010000 	andpl	r0, r1, r0
    2784:	000e1d14 	andeq	r1, lr, r4, lsl sp
    2788:	052a0100 	streq	r0, [sl, #-256]!
    278c:	0000005e 	andeq	r0, r0, lr, asr r0
    2790:	00000b7c 	andeq	r0, r0, ip, ror fp
    2794:	76011600 	strvc	r1, [r1], -r0, lsl #12
    2798:	0100000d 	tsteq	r0, sp
    279c:	94010541 	strls	r0, [r1], #-1345
    27a0:	d0000000 	andle	r0, r0, r0
    27a4:	ea08003e 	b	2028a4 <__Stack_Size+0x2024a4>
    27a8:	0108003e 	tsteq	r8, lr, lsr r0
    27ac:	000ab65d 	andeq	fp, sl, sp, asr r6
    27b0:	0d0e1400 	cfstrseq	mvf1, [lr]
    27b4:	40010000 	andmi	r0, r1, r0
    27b8:	0002a005 	andeq	sl, r2, r5
    27bc:	000b8f00 	andeq	r8, fp, r0, lsl #30
    27c0:	11211400 	teqne	r1, r0, lsl #8
    27c4:	40010000 	andmi	r0, r1, r0
    27c8:	00004c05 	andeq	r4, r0, r5, lsl #24
    27cc:	000bad00 	andeq	sl, fp, r0, lsl #26
    27d0:	100c1900 	andne	r1, ip, r0, lsl #18
    27d4:	42010000 	andmi	r0, r1, #0	; 0x0
    27d8:	00009405 	andeq	r9, r0, r5, lsl #8
    27dc:	000bcb00 	andeq	ip, fp, r0, lsl #22
    27e0:	11281700 	teqne	r8, r0, lsl #14
    27e4:	43010000 	movwmi	r0, #4096	; 0x1000
    27e8:	00003a05 	andeq	r3, r0, r5, lsl #20
    27ec:	0e6e1700 	cdpeq	7, 6, cr1, cr14, cr0, {0}
    27f0:	43010000 	movwmi	r0, #4096	; 0x1000
    27f4:	00003a05 	andeq	r3, r0, r5, lsl #20
    27f8:	01120000 	tsteq	r2, r0
    27fc:	00000de9 	andeq	r0, r0, r9, ror #27
    2800:	01056c01 	tsteq	r5, r1, lsl #24
    2804:	08003eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip, sp}
    2808:	08003ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    280c:	0af95d01 	beq	ffe59c18 <SCS_BASE+0x1fe4bc18>
    2810:	0e130000 	wxoreq	wr0, wr3, wr0
    2814:	0100000d 	tsteq	r0, sp
    2818:	02a0056b 	adceq	r0, r0, #448790528	; 0x1ac00000
    281c:	50010000 	andpl	r0, r1, r0
    2820:	00112114 	andseq	r2, r1, r4, lsl r1
    2824:	056b0100 	strbeq	r0, [fp, #-256]!
    2828:	0000004c 	andeq	r0, r0, ip, asr #32
    282c:	00000be9 	andeq	r0, r0, r9, ror #23
    2830:	00112817 	andseq	r2, r1, r7, lsl r8
    2834:	056d0100 	strbeq	r0, [sp, #-256]!
    2838:	0000005e 	andeq	r0, r0, lr, asr r0
    283c:	30011c00 	andcc	r1, r1, r0, lsl #24
    2840:	0100000f 	tsteq	r0, pc
    2844:	3ef40183 	cdpcc	1, 15, cr0, cr4, cr3, {4}
    2848:	3f4c0800 	svccc	0x004c0800
    284c:	0bfc0800 	bleq	fff04854 <SCS_BASE+0x1fef6854>
    2850:	0e1d0000 	wxoreq	wr0, wr13, wr0
    2854:	0100000d 	tsteq	r0, sp
    2858:	0002a082 	andeq	sl, r2, r2, lsl #1
    285c:	000c2700 	andeq	r2, ip, r0, lsl #14
    2860:	36000000 	strcc	r0, [r0], -r0
    2864:	02000007 	andeq	r0, r0, #7	; 0x7
    2868:	00096d00 	andeq	r6, r9, r0, lsl #26
    286c:	00010400 	andeq	r0, r1, r0, lsl #8
    2870:	01000000 	tsteq	r0, r0
    2874:	0000130a 	andeq	r1, r0, sl, lsl #6
    2878:	000001c5 	andeq	r0, r0, r5, asr #3
    287c:	08003f4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, fp, ip, sp}
    2880:	08004474 	stmdaeq	r0, {r2, r4, r5, r6, sl, lr}
    2884:	000009f1 	strdeq	r0, [r0], -r1
    2888:	c9050402 	stmdbgt	r5, {r1, sl}
    288c:	0200002f 	andeq	r0, r0, #47	; 0x2f
    2890:	003f0502 	eorseq	r0, pc, r2, lsl #10
    2894:	01020000 	tsteq	r2, r0
    2898:	0000c006 	andeq	ip, r0, r6
    289c:	33750300 	cmncc	r5, #0	; 0x0
    28a0:	27020032 	smladxcs	r2, r2, r0, r0
    28a4:	00000045 	andeq	r0, r0, r5, asr #32
    28a8:	43070402 	movwmi	r0, #29698	; 0x7402
    28ac:	03000030 	movweq	r0, #48	; 0x30
    28b0:	00363175 	eorseq	r3, r6, r5, ror r1
    28b4:	00572802 	subseq	r2, r7, r2, lsl #16
    28b8:	02020000 	andeq	r0, r2, #0	; 0x0
    28bc:	00013a07 	andeq	r3, r1, r7, lsl #20
    28c0:	38750300 	ldmdacc	r5!, {r8, r9}^
    28c4:	68290200 	stmdavs	r9!, {r9}
    28c8:	02000000 	andeq	r0, r0, #0	; 0x0
    28cc:	00be0801 	adcseq	r0, lr, r1, lsl #16
    28d0:	45040000 	strmi	r0, [r4]
    28d4:	04000000 	streq	r0, [r0]
    28d8:	00000057 	andeq	r0, r0, r7, asr r0
    28dc:	39020105 	stmdbcc	r2, {r0, r2, r8}
    28e0:	0000008e 	andeq	r0, r0, lr, lsl #1
    28e4:	00156906 	andseq	r6, r5, r6, lsl #18
    28e8:	53070000 	movwpl	r0, #28672	; 0x7000
    28ec:	01005445 	tsteq	r0, r5, asr #8
    28f0:	1eae0800 	cdpne	8, 10, cr0, cr14, cr0, {0}
    28f4:	39020000 	stmdbcc	r2, {}
    28f8:	00000079 	andeq	r0, r0, r9, ror r0
    28fc:	3b020105 	blcc	82d18 <__Stack_Size+0x82918>
    2900:	000000ae 	andeq	r0, r0, lr, lsr #1
    2904:	00078906 	andeq	r8, r7, r6, lsl #18
    2908:	a9060000 	stmdbge	r6, {}
    290c:	01000007 	tsteq	r0, r7
    2910:	090b0800 	stmdbeq	fp, {fp}
    2914:	3b020000 	blcc	8291c <__Stack_Size+0x8251c>
    2918:	00000099 	muleq	r0, r9, r0
    291c:	0a070409 	beq	1c3948 <__Stack_Size+0x1c3548>
    2920:	010d0324 	tsteq	sp, r4, lsr #6
    2924:	0000014a 	andeq	r0, r0, sl, asr #2
    2928:	5243410b 	subpl	r4, r3, #-1073741822	; 0xc0000002
    292c:	010e0300 	tsteq	lr, r0, lsl #6
    2930:	0000006f 	andeq	r0, r0, pc, rrx
    2934:	0c002302 	stceq	3, cr2, [r0], {2}
    2938:	00001295 	muleq	r0, r5, r2
    293c:	6f010f03 	svcvs	0x00010f03
    2940:	02000000 	andeq	r0, r0, #0	; 0x0
    2944:	920c0423 	andls	r0, ip, #587202560	; 0x23000000
    2948:	03000012 	movweq	r0, #18	; 0x12
    294c:	006f0110 	rsbeq	r0, pc, r0, lsl r1
    2950:	23020000 	movwcs	r0, #8192	; 0x2000
    2954:	52530b08 	subspl	r0, r3, #8192	; 0x2000
    2958:	01110300 	tsteq	r1, r0, lsl #6
    295c:	0000006f 	andeq	r0, r0, pc, rrx
    2960:	0b0c2302 	bleq	30b570 <__Stack_Size+0x30b170>
    2964:	03005243 	movweq	r5, #579	; 0x243
    2968:	006f0112 	rsbeq	r0, pc, r2, lsl r1
    296c:	23020000 	movwcs	r0, #8192	; 0x2000
    2970:	52410b10 	subpl	r0, r1, #16384	; 0x4000
    2974:	01130300 	tsteq	r3, r0, lsl #6
    2978:	0000006f 	andeq	r0, r0, pc, rrx
    297c:	0c142302 	ldceq	3, cr2, [r4], {2}
    2980:	000014d1 	ldrdeq	r1, [r0], -r1
    2984:	6f011403 	svcvs	0x00011403
    2988:	02000000 	andeq	r0, r0, #0	; 0x0
    298c:	4f0b1823 	svcmi	0x000b1823
    2990:	03005242 	movweq	r5, #578	; 0x242
    2994:	006f0115 	rsbeq	r0, pc, r5, lsl r1
    2998:	23020000 	movwcs	r0, #8192	; 0x2000
    299c:	12280c1c 	eorne	r0, r8, #7168	; 0x1c00
    29a0:	16030000 	strne	r0, [r3], -r0
    29a4:	00006f01 	andeq	r6, r0, r1, lsl #30
    29a8:	20230200 	eorcs	r0, r3, r0, lsl #4
    29ac:	03100a00 	tsteq	r0, #0	; 0x0
    29b0:	01cc011a 	biceq	r0, ip, sl, lsl r1
    29b4:	520b0000 	andpl	r0, fp, #0	; 0x0
    29b8:	03005044 	movweq	r5, #68	; 0x44
    29bc:	0074011b 	rsbseq	r0, r4, fp, lsl r1
    29c0:	23020000 	movwcs	r0, #8192	; 0x2000
    29c4:	14990c00 	ldrne	r0, [r9], #3072
    29c8:	1c030000 	stcne	0, cr0, [r3], {0}
    29cc:	00007401 	andeq	r7, r0, r1, lsl #8
    29d0:	02230200 	eoreq	r0, r3, #0	; 0x0
    29d4:	00149e0c 	andseq	r9, r4, ip, lsl #28
    29d8:	011d0300 	tsteq	sp, r0, lsl #6
    29dc:	00000074 	andeq	r0, r0, r4, ror r0
    29e0:	0c042302 	stceq	3, cr2, [r4], {2}
    29e4:	000014a4 	andeq	r1, r0, r4, lsr #9
    29e8:	74011e03 	strvc	r1, [r1], #-3587
    29ec:	02000000 	andeq	r0, r0, #0	; 0x0
    29f0:	4e0c0623 	cfmadd32mi	mvax1, mvfx0, mvfx12, mvfx3
    29f4:	03000012 	movweq	r0, #18	; 0x12
    29f8:	0074011f 	rsbseq	r0, r4, pc, lsl r1
    29fc:	23020000 	movwcs	r0, #8192	; 0x2000
    2a00:	12530c08 	subsne	r0, r3, #2048	; 0x800
    2a04:	20030000 	andcs	r0, r3, r0
    2a08:	00007401 	andeq	r7, r0, r1, lsl #8
    2a0c:	0a230200 	beq	8c3214 <__Stack_Size+0x8c2e14>
    2a10:	0012580c 	andseq	r5, r2, ip, lsl #16
    2a14:	01210300 	teqeq	r1, r0, lsl #6
    2a18:	00000074 	andeq	r0, r0, r4, ror r0
    2a1c:	0c0c2302 	stceq	3, cr2, [ip], {2}
    2a20:	0000125d 	andeq	r1, r0, sp, asr r2
    2a24:	74012203 	strvc	r2, [r1], #-515
    2a28:	02000000 	andeq	r0, r0, #0	; 0x0
    2a2c:	05000e23 	streq	r0, [r0, #-3619]
    2a30:	f31d0401 	vshl.u16	d0, d1, d13
    2a34:	06000001 	streq	r0, [r0], -r1
    2a38:	00001379 	andeq	r1, r0, r9, ror r3
    2a3c:	12e60601 	rscne	r0, r6, #1048576	; 0x100000
    2a40:	06020000 	streq	r0, [r2], -r0
    2a44:	000011d6 	ldrdeq	r1, [r0], -r6
    2a48:	136a0603 	cmnne	sl, #3145728	; 0x300000
    2a4c:	06040000 	streq	r0, [r4], -r0
    2a50:	0000138e 	andeq	r1, r0, lr, lsl #7
    2a54:	62080005 	andvs	r0, r8, #5	; 0x5
    2a58:	04000012 	streq	r0, [r0], #-18
    2a5c:	0001cc23 	andeq	ip, r1, r3, lsr #24
    2a60:	ee010d00 	cdp	13, 0, cr0, cr1, cr0, {0}
    2a64:	01000013 	tsteq	r0, r3, lsl r0
    2a68:	f3010340 	vcgt.u8	q0, <illegal reg q0.5>, q0
    2a6c:	01000001 	tsteq	r0, r1
    2a70:	0000021e 	andeq	r0, r0, lr, lsl r2
    2a74:	0012cd0e 	andseq	ip, r2, lr, lsl #26
    2a78:	03410100 	movteq	r0, #4352	; 0x1100
    2a7c:	000001f3 	strdeq	r0, [r0], -r3
    2a80:	12220f00 	eorne	r0, r2, #0	; 0x0
    2a84:	86010000 	strhi	r0, [r1], -r0
    2a88:	37010103 	strcc	r0, [r1, -r3, lsl #2]
    2a8c:	10000002 	andne	r0, r0, r2
    2a90:	87010069 	strhi	r0, [r1, -r9, rrx]
    2a94:	00006f03 	andeq	r6, r0, r3, lsl #30
    2a98:	01110000 	tsteq	r1, r0
    2a9c:	0000141a 	andeq	r1, r0, sl, lsl r4
    2aa0:	4c015701 	stcmi	7, cr5, [r1], {1}
    2aa4:	6408003f 	strvs	r0, [r8], #-63
    2aa8:	0108003f 	tsteq	r8, pc, lsr r0
    2aac:	00025e5d 	andeq	r5, r2, sp, asr lr
    2ab0:	11f61200 	mvnsne	r1, r0, lsl #4
    2ab4:	56010000 	strpl	r0, [r1], -r0
    2ab8:	0000003a 	andeq	r0, r0, sl, lsr r0
    2abc:	00000c46 	andeq	r0, r0, r6, asr #24
    2ac0:	2b011100 	blcs	46ec8 <__Stack_Size+0x46ac8>
    2ac4:	01000014 	tsteq	r0, r4, lsl r0
    2ac8:	3f64016b 	svccc	0x0064016b
    2acc:	3f7c0800 	svccc	0x007c0800
    2ad0:	5d010800 	stcpl	8, cr0, [r1]
    2ad4:	00000285 	andeq	r0, r0, r5, lsl #5
    2ad8:	0013d812 	andseq	sp, r3, r2, lsl r8
    2adc:	3a6a0100 	bcc	1a82ee4 <__Stack_Size+0x1a82ae4>
    2ae0:	59000000 	stmdbpl	r0, {}
    2ae4:	0000000c 	andeq	r0, r0, ip
    2ae8:	132e0111 	teqne	lr, #1073741828	; 0x40000004
    2aec:	7f010000 	svcvc	0x00010000
    2af0:	003f7c01 	eorseq	r7, pc, r1, lsl #24
    2af4:	003f9408 	eorseq	r9, pc, r8, lsl #8
    2af8:	ac5d0108 	ldfgee	f0, [sp], {8}
    2afc:	12000002 	andne	r0, r0, #2	; 0x2
    2b00:	000014f5 	strdeq	r1, [r0], -r5
    2b04:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    2b08:	0c6c0000 	stcleq	0, cr0, [ip]
    2b0c:	13000000 	movwne	r0, #0	; 0x0
    2b10:	00122d01 	andseq	r2, r2, r1, lsl #26
    2b14:	01910100 	orrseq	r0, r1, r0, lsl #2
    2b18:	08003f94 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, fp, ip, sp}
    2b1c:	08003fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, ip, sp}
    2b20:	01135d01 	tsteq	r3, r1, lsl #26
    2b24:	000012f5 	strdeq	r1, [r0], -r5
    2b28:	ac019f01 	stcge	15, cr9, [r1], {1}
    2b2c:	bc08003f 	stclt	0, cr0, [r8], {63}
    2b30:	0108003f 	tsteq	r8, pc, lsr r0
    2b34:	6001145d 	andvs	r1, r1, sp, asr r4
    2b38:	01000014 	tsteq	r0, r4, lsl r0
    2b3c:	3a010297 	bcc	435a0 <__Stack_Size+0x431a0>
    2b40:	bc000000 	stclt	0, cr0, [r0], {0}
    2b44:	c808003f 	stmdagt	r8, {r0, r1, r2, r3, r4, r5}
    2b48:	0108003f 	tsteq	r8, pc, lsr r0
    2b4c:	6f01145d 	svcvs	0x0001145d
    2b50:	01000012 	tsteq	r0, r2, lsl r0
    2b54:	3a0102a4 	bcc	435ec <__Stack_Size+0x431ec>
    2b58:	c8000000 	stmdagt	r0, {}
    2b5c:	d408003f 	strle	r0, [r8], #-63
    2b60:	0108003f 	tsteq	r8, pc, lsr r0
    2b64:	a401155d 	strge	r1, [r1], #-1373
    2b68:	01000013 	tsteq	r0, r3, lsl r0
    2b6c:	8e0102b2 	mcrhi	2, 0, r0, cr1, cr2, {5}
    2b70:	d4000000 	strle	r0, [r0]
    2b74:	e408003f 	str	r0, [r8], #-63
    2b78:	0108003f 	tsteq	r8, pc, lsr r0
    2b7c:	00032b5d 	andeq	r2, r3, sp, asr fp
    2b80:	11c80e00 	bicne	r0, r8, r0, lsl #28
    2b84:	b3010000 	movwlt	r0, #4096	; 0x1000
    2b88:	00008e02 	andeq	r8, r0, r2, lsl #28
    2b8c:	01150000 	tsteq	r5, r0
    2b90:	00001204 	andeq	r1, r0, r4, lsl #4
    2b94:	0102c801 	tsteq	r2, r1, lsl #16
    2b98:	0000008e 	andeq	r0, r0, lr, lsl #1
    2b9c:	08003fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    2ba0:	08003ff4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    2ba4:	03545d01 	cmpeq	r4, #64	; 0x40
    2ba8:	0c0e0000 	stceq	0, cr0, [lr], {0}
    2bac:	01000010 	tsteq	r0, r0, lsl r0
    2bb0:	008e02c9 	addeq	r0, lr, r9, asr #5
    2bb4:	16000000 	strne	r0, [r0], -r0
    2bb8:	00118801 	andseq	r8, r1, r1, lsl #16
    2bbc:	02e30100 	rsceq	r0, r3, #0	; 0x0
    2bc0:	003ff401 	eorseq	pc, pc, r1, lsl #8
    2bc4:	00401008 	subeq	r1, r0, r8
    2bc8:	895d0108 	ldmdbhi	sp, {r3, r8}^
    2bcc:	17000003 	strne	r0, [r0, -r3]
    2bd0:	000014b6 	strheq	r1, [r0], -r6
    2bd4:	4c02e201 	sfmmi	f6, 1, [r2], {1}
    2bd8:	01000000 	tsteq	r0, r0
    2bdc:	0e261750 	mcreq	7, 1, r1, cr6, cr0, {2}
    2be0:	e2010000 	and	r0, r1, #0	; 0x0
    2be4:	0000ae02 	andeq	sl, r0, r2, lsl #28
    2be8:	00510100 	subseq	r0, r1, r0, lsl #2
    2bec:	13460115 	movtne	r0, #24853	; 0x6115
    2bf0:	02010000 	andeq	r0, r1, #0	; 0x0
    2bf4:	008e0103 	addeq	r0, lr, r3, lsl #2
    2bf8:	40100000 	andsmi	r0, r0, r0
    2bfc:	40300800 	eorsmi	r0, r0, r0, lsl #16
    2c00:	5d010800 	stcpl	8, cr0, [r1]
    2c04:	000003c6 	andeq	r0, r0, r6, asr #7
    2c08:	00148e18 	andseq	r8, r4, r8, lsl lr
    2c0c:	03010100 	movweq	r0, #4352	; 0x1100
    2c10:	0000004c 	andeq	r0, r0, ip, asr #32
    2c14:	00000c7f 	andeq	r0, r0, pc, ror ip
    2c18:	00100c19 	andseq	r0, r0, r9, lsl ip
    2c1c:	03030100 	movweq	r0, #12544	; 0x3100
    2c20:	0000008e 	andeq	r0, r0, lr, lsl #1
    2c24:	00000c9d 	muleq	r0, sp, ip
    2c28:	5a011600 	bpl	48430 <__Stack_Size+0x48030>
    2c2c:	01000013 	tsteq	r0, r3, lsl r0
    2c30:	3001032f 	andcc	r0, r1, pc, lsr #6
    2c34:	3c080040 	stccc	0, cr0, [r8], {64}
    2c38:	01080040 	tsteq	r8, r0, asr #32
    2c3c:	0003ed5d 	andeq	lr, r3, sp, asr sp
    2c40:	148e1700 	strne	r1, [lr], #1792
    2c44:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    2c48:	00004c03 	andeq	r4, r0, r3, lsl #24
    2c4c:	00500100 	subseq	r0, r0, r0, lsl #2
    2c50:	0001fe1a 	andeq	pc, r1, sl, lsl lr
    2c54:	00403c00 	subeq	r3, r0, r0, lsl #24
    2c58:	00406808 	subeq	r6, r0, r8, lsl #16
    2c5c:	0a5d0108 	beq	1743084 <__Stack_Size+0x1742c84>
    2c60:	1b000004 	blne	2c78 <__Stack_Size+0x2878>
    2c64:	00000211 	andeq	r0, r0, r1, lsl r2
    2c68:	00000cbb 	strheq	r0, [r0], -fp
    2c6c:	da011c00 	ble	49c74 <__Stack_Size+0x49874>
    2c70:	01000014 	tsteq	r0, r4, lsl r0
    2c74:	f3010367 	vcgt.u8	q0, <illegal reg q0.5>, <illegal reg q11.5>
    2c78:	68000001 	stmdavs	r0, {r0}
    2c7c:	fc080040 	stc2	0, cr0, [r8], {64}
    2c80:	e4080040 	str	r0, [r8], #-64
    2c84:	9d00000c 	stcls	0, cr0, [r0, #-48]
    2c88:	18000004 	stmdane	r0, {r2}
    2c8c:	0000139c 	muleq	r0, ip, r3
    2c90:	3a036601 	bcc	dc49c <__Stack_Size+0xdc09c>
    2c94:	0f000000 	svceq	0x00000000
    2c98:	1900000d 	stmdbne	r0, {r0, r2, r3}
    2c9c:	00000e74 	andeq	r0, r0, r4, ror lr
    2ca0:	f3036801 	vsub.i8	d6, d3, d1
    2ca4:	2d000001 	stccs	0, cr0, [r0, #-4]
    2ca8:	1d00000d 	stcne	0, cr0, [r0, #-52]
    2cac:	000001fe 	strdeq	r0, [r0], -lr
    2cb0:	00000038 	andeq	r0, r0, r8, lsr r0
    2cb4:	64036b01 	strvs	r6, [r3], #-2817
    2cb8:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
    2cbc:	00000058 	andeq	r0, r0, r8, asr r0
    2cc0:	0002111f 	andeq	r1, r2, pc, lsl r1
    2cc4:	1d000000 	stcne	0, cr0, [r0]
    2cc8:	0000021e 	andeq	r0, r0, lr, lsl r2
    2ccc:	00000078 	andeq	r0, r0, r8, ror r0
    2cd0:	84037001 	strhi	r7, [r3], #-1
    2cd4:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
    2cd8:	00000090 	muleq	r0, r0, r0
    2cdc:	00022c1b 	andeq	r2, r2, fp, lsl ip
    2ce0:	000d5600 	andeq	r5, sp, r0, lsl #12
    2ce4:	20000000 	andcs	r0, r0, r0
    2ce8:	000001fe 	strdeq	r0, [r0], -lr
    2cec:	000000a8 	andeq	r0, r0, r8, lsr #1
    2cf0:	1e037101 	adfnes	f7, f3, f1
    2cf4:	000000c0 	andeq	r0, r0, r0, asr #1
    2cf8:	0002111f 	andeq	r1, r2, pc, lsl r1
    2cfc:	00000000 	andeq	r0, r0, r0
    2d00:	129a011c 	addsne	r0, sl, #7	; 0x7
    2d04:	6b010000 	blvs	42d0c <__Stack_Size+0x4290c>
    2d08:	01f30102 	mvnseq	r0, r2, lsl #2
    2d0c:	40fc0000 	rscsmi	r0, ip, r0
    2d10:	41580800 	cmpmi	r8, r0, lsl #16
    2d14:	0da60800 	stceq	8, cr0, [r6]
    2d18:	04fc0000 	ldrbteq	r0, [ip]
    2d1c:	97180000 	ldrls	r0, [r8, -r0]
    2d20:	01000011 	tsteq	r0, r1, lsl r0
    2d24:	004c026a 	subeq	r0, ip, sl, ror #4
    2d28:	0dd10000 	ldcleq	0, cr0, [r1]
    2d2c:	a9180000 	ldmdbge	r8, {}
    2d30:	01000011 	tsteq	r0, r1, lsl r0
    2d34:	004c026a 	subeq	r0, ip, sl, ror #4
    2d38:	0def0000 	stcleq	0, cr0, [pc]
    2d3c:	c5180000 	ldrgt	r0, [r8]
    2d40:	01000013 	tsteq	r0, r3, lsl r0
    2d44:	004c026a 	subeq	r0, ip, sl, ror #4
    2d48:	0e0d0000 	cdpeq	0, 0, cr0, cr13, cr0, {0}
    2d4c:	74190000 	ldrvc	r0, [r9]
    2d50:	0100000e 	tsteq	r0, lr
    2d54:	01f3026c 	mvnseq	r0, ip, ror #4
    2d58:	0e2b0000 	cdpeq	0, 2, cr0, cr11, cr0, {0}
    2d5c:	1c000000 	stcne	0, cr0, [r0], {0}
    2d60:	0012b501 	andseq	fp, r2, r1, lsl #10
    2d64:	021a0100 	andseq	r0, sl, #0	; 0x0
    2d68:	0001f301 	andeq	pc, r1, r1, lsl #6
    2d6c:	00415800 	subeq	r5, r1, r0, lsl #16
    2d70:	0041f408 	subeq	pc, r1, r8, lsl #8
    2d74:	000e4908 	andeq	r4, lr, r8, lsl #18
    2d78:	00053b00 	andeq	r3, r5, r0, lsl #22
    2d7c:	0e261800 	cdpeq	8, 2, cr1, cr6, cr0, {0}
    2d80:	19010000 	stmdbne	r1, {}
    2d84:	0000ae02 	andeq	sl, r0, r2, lsl #28
    2d88:	000e7400 	andeq	r7, lr, r0, lsl #8
    2d8c:	0e741900 	cdpeq	9, 7, cr1, cr4, cr0, {0}
    2d90:	1b010000 	blne	42d98 <__Stack_Size+0x42998>
    2d94:	0001f302 	andeq	pc, r1, r2, lsl #6
    2d98:	000e9200 	andeq	r9, lr, r0, lsl #4
    2d9c:	011c0000 	tsteq	ip, r0
    2da0:	000013fe 	strdeq	r1, [r0], -lr
    2da4:	0101cb01 	tsteq	r1, r1, lsl #22
    2da8:	000001f3 	strdeq	r0, [r0], -r3
    2dac:	080041f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, lr}
    2db0:	080042b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, lr}
    2db4:	00000ebb 	strheq	r0, [r0], -fp
    2db8:	000005ba 	strheq	r0, [r0], -sl
    2dbc:	0014aa18 	andseq	sl, r4, r8, lsl sl
    2dc0:	01ca0100 	biceq	r0, sl, r0, lsl #2
    2dc4:	0000003a 	andeq	r0, r0, sl, lsr r0
    2dc8:	00000eda 	ldrdeq	r0, [r0], -sl
    2dcc:	0013ce19 	andseq	ip, r3, r9, lsl lr
    2dd0:	01cc0100 	biceq	r0, ip, r0, lsl #2
    2dd4:	0000004c 	andeq	r0, r0, ip, asr #32
    2dd8:	00000ef8 	strdeq	r0, [r0], -r8
    2ddc:	00138419 	andseq	r8, r3, r9, lsl r4
    2de0:	01cc0100 	biceq	r0, ip, r0, lsl #2
    2de4:	0000004c 	andeq	r0, r0, ip, asr #32
    2de8:	00000f37 	andeq	r0, r0, r7, lsr pc
    2dec:	00119f19 	andseq	r9, r1, r9, lsl pc
    2df0:	01cc0100 	biceq	r0, ip, r0, lsl #2
    2df4:	0000004c 	andeq	r0, r0, ip, asr #32
    2df8:	00000f55 	andeq	r0, r0, r5, asr pc
    2dfc:	00130019 	andseq	r0, r3, r9, lsl r0
    2e00:	01cc0100 	biceq	r0, ip, r0, lsl #2
    2e04:	0000004c 	andeq	r0, r0, ip, asr #32
    2e08:	00000f73 	andeq	r0, r0, r3, ror pc
    2e0c:	000e7419 	andeq	r7, lr, r9, lsl r4
    2e10:	01ce0100 	biceq	r0, lr, r0, lsl #2
    2e14:	000001f3 	strdeq	r0, [r0], -r3
    2e18:	00000f91 	muleq	r0, r1, pc
    2e1c:	44011c00 	strmi	r1, [r1], #-3072
    2e20:	01000014 	tsteq	r0, r4, lsl r0
    2e24:	f301019a 	veor	d0, d17, d10
    2e28:	b4000001 	strlt	r0, [r0], #-1
    2e2c:	f8080042 	undefined instruction 0xf8080042
    2e30:	d0080042 	andle	r0, r8, r2, asr #32
    2e34:	0900000f 	stmdbeq	r0, {r0, r1, r2, r3}
    2e38:	18000006 	stmdane	r0, {r1, r2}
    2e3c:	00002df6 	strdeq	r2, [r0], -r6
    2e40:	3a019901 	bcc	6924c <__Stack_Size+0x68e4c>
    2e44:	ef000000 	svc	0x00000000
    2e48:	1800000f 	stmdane	r0, {r0, r1, r2, r3}
    2e4c:	000013d3 	ldrdeq	r1, [r0], -r3
    2e50:	5e019901 	cdppl	9, 0, cr9, cr1, cr1, {0}
    2e54:	0d000000 	stceq	0, cr0, [r0]
    2e58:	19000010 	stmdbne	r0, {r4}
    2e5c:	00000e74 	andeq	r0, r0, r4, ror lr
    2e60:	f3019b01 	vqrdmulh.s<illegal width 8>	d9, d1, d1
    2e64:	2b000001 	blcs	2e70 <__Stack_Size+0x2a70>
    2e68:	00000010 	andeq	r0, r0, r0, lsl r0
    2e6c:	1478011c 	ldrbtne	r0, [r8], #-284
    2e70:	72010000 	andvc	r0, r1, #0	; 0x0
    2e74:	01f30101 	mvnseq	r0, r1, lsl #2
    2e78:	42f80000 	rscsmi	r0, r8, #0	; 0x0
    2e7c:	43300800 	teqmi	r0, #0	; 0x0
    2e80:	10490800 	subne	r0, r9, r0, lsl #16
    2e84:	06580000 	ldrbeq	r0, [r8], -r0
    2e88:	f6180000 	undefined instruction 0xf6180000
    2e8c:	0100002d 	tsteq	r0, sp, lsr #32
    2e90:	003a0171 	eorseq	r0, sl, r1, ror r1
    2e94:	10680000 	rsbne	r0, r8, r0
    2e98:	d3180000 	tstle	r8, #0	; 0x0
    2e9c:	01000013 	tsteq	r0, r3, lsl r0
    2ea0:	004c0171 	subeq	r0, ip, r1, ror r1
    2ea4:	10860000 	addne	r0, r6, r0
    2ea8:	74190000 	ldrvc	r0, [r9]
    2eac:	0100000e 	tsteq	r0, lr
    2eb0:	01f30173 	mvnseq	r0, r3, ror r1
    2eb4:	10a40000 	adcne	r0, r4, r0
    2eb8:	1c000000 	stcne	0, cr0, [r0], {0}
    2ebc:	0014bf01 	andseq	fp, r4, r1, lsl #30
    2ec0:	01370100 	teqeq	r7, r0, lsl #2
    2ec4:	0001f301 	andeq	pc, r1, r1, lsl #6
    2ec8:	00433000 	subeq	r3, r3, r0
    2ecc:	00437808 	subeq	r7, r3, r8, lsl #16
    2ed0:	0010c208 	andseq	ip, r0, r8, lsl #4
    2ed4:	0006a700 	andeq	sl, r6, r0, lsl #14
    2ed8:	2df61800 	ldclcs	8, cr1, [r6]
    2edc:	36010000 	strcc	r0, [r1], -r0
    2ee0:	00003a01 	andeq	r3, r0, r1, lsl #20
    2ee4:	0010e100 	andseq	lr, r0, r0, lsl #2
    2ee8:	13d31800 	bicsne	r1, r3, #0	; 0x0
    2eec:	36010000 	strcc	r0, [r1], -r0
    2ef0:	00003a01 	andeq	r3, r0, r1, lsl #20
    2ef4:	0010ff00 	andseq	pc, r0, r0, lsl #30
    2ef8:	0e741900 	cdpeq	9, 7, cr1, cr4, cr0, {0}
    2efc:	38010000 	stmdacc	r1, {}
    2f00:	0001f301 	andeq	pc, r1, r1, lsl #6
    2f04:	00111d00 	andseq	r1, r1, r0, lsl #26
    2f08:	01210000 	teqeq	r1, r0
    2f0c:	000011b1 	strheq	r1, [r0], -r1
    2f10:	f301f801 	vsub.i8	d15, d1, d1
    2f14:	78000001 	stmdavc	r0, {r0}
    2f18:	f0080043 	undefined instruction 0xf0080043
    2f1c:	46080043 	strmi	r0, [r8], -r3, asr #32
    2f20:	d4000011 	strle	r0, [r0], #-17
    2f24:	22000006 	andcs	r0, r0, #6	; 0x6
    2f28:	00000e74 	andeq	r0, r0, r4, ror lr
    2f2c:	01f3f901 	mvnseq	pc, r1, lsl #18
    2f30:	11650000 	cmnne	r5, r0
    2f34:	21000000 	tstcs	r0, r0
    2f38:	00123a01 	andseq	r3, r2, r1, lsl #20
    2f3c:	01d50100 	bicseq	r0, r5, r0, lsl #2
    2f40:	000001f3 	strdeq	r0, [r0], -r3
    2f44:	080043f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, lr}
    2f48:	0800442c 	stmdaeq	r0, {r2, r3, r5, sl, lr}
    2f4c:	0000118e 	andeq	r1, r0, lr, lsl #3
    2f50:	00000701 	andeq	r0, r0, r1, lsl #14
    2f54:	000e7422 	andeq	r7, lr, r2, lsr #8
    2f58:	f3d60100 	vaddw.u16	q8, q3, d0
    2f5c:	ad000001 	stcge	0, cr0, [r0, #-4]
    2f60:	00000011 	andeq	r0, r0, r1, lsl r0
    2f64:	11e60123 	mvnne	r0, r3, lsr #2
    2f68:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    2f6c:	0001f301 	andeq	pc, r1, r1, lsl #6
    2f70:	00442c00 	subeq	r2, r4, r0, lsl #24
    2f74:	00447408 	subeq	r7, r4, r8, lsl #8
    2f78:	0011cb08 	andseq	ip, r1, r8, lsl #22
    2f7c:	12d91200 	sbcsne	r1, r9, #0	; 0x0
    2f80:	ad010000 	stcge	0, cr0, [r1]
    2f84:	0000003a 	andeq	r0, r0, sl, lsr r0
    2f88:	000011f6 	strdeq	r1, [r0], -r6
    2f8c:	000e7422 	andeq	r7, lr, r2, lsr #8
    2f90:	f3af0100 	vaddw.u32	q0, <illegal reg q7.5>, d0
    2f94:	14000001 	strne	r0, [r0], #-1
    2f98:	00000012 	andeq	r0, r0, r2, lsl r0
    2f9c:	00064400 	andeq	r4, r6, r0, lsl #8
    2fa0:	89000200 	stmdbhi	r0, {r9}
    2fa4:	0400000b 	streq	r0, [r0], #-11
    2fa8:	00000001 	andeq	r0, r0, r1
    2fac:	159b0100 	ldrne	r0, [fp, #256]
    2fb0:	01c50000 	biceq	r0, r5, r0
    2fb4:	44740000 	ldrbtmi	r0, [r4]
    2fb8:	46fc0800 	ldrbtmi	r0, [ip], r0, lsl #16
    2fbc:	0c140800 	ldceq	8, cr0, [r4], {0}
    2fc0:	04020000 	streq	r0, [r2]
    2fc4:	002fc905 	eoreq	ip, pc, r5, lsl #18
    2fc8:	05020200 	streq	r0, [r2, #-512]
    2fcc:	0000003f 	andeq	r0, r0, pc, lsr r0
    2fd0:	c0060102 	andgt	r0, r6, r2, lsl #2
    2fd4:	03000000 	movweq	r0, #0	; 0x0
    2fd8:	00323375 	eorseq	r3, r2, r5, ror r3
    2fdc:	00452702 	subeq	r2, r5, r2, lsl #14
    2fe0:	04020000 	streq	r0, [r2]
    2fe4:	00304307 	eorseq	r4, r0, r7, lsl #6
    2fe8:	31750300 	cmncc	r5, r0, lsl #6
    2fec:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    2ff0:	00000057 	andeq	r0, r0, r7, asr r0
    2ff4:	3a070202 	bcc	1c3804 <__Stack_Size+0x1c3404>
    2ff8:	03000001 	movweq	r0, #1	; 0x1
    2ffc:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    3000:	00006829 	andeq	r6, r0, r9, lsr #16
    3004:	08010200 	stmdaeq	r1, {r9}
    3008:	000000be 	strheq	r0, [r0], -lr
    300c:	00004504 	andeq	r4, r0, r4, lsl #10
    3010:	02010500 	andeq	r0, r1, #0	; 0x0
    3014:	0000893b 	andeq	r8, r0, fp, lsr r9
    3018:	07890600 	streq	r0, [r9, r0, lsl #12]
    301c:	06000000 	streq	r0, [r0], -r0
    3020:	000007a9 	andeq	r0, r0, r9, lsr #15
    3024:	0b070001 	bleq	1c3030 <__Stack_Size+0x1c2c30>
    3028:	02000009 	andeq	r0, r0, #9	; 0x9
    302c:	0000743b 	andeq	r7, r0, fp, lsr r4
    3030:	07040800 	streq	r0, [r4, -r0, lsl #16]
    3034:	4f031c09 	svcmi	0x00031c09
    3038:	00010a01 	andeq	r0, r1, r1, lsl #20
    303c:	52430a00 	subpl	r0, r3, #0	; 0x0
    3040:	5003004c 	andpl	r0, r3, ip, asr #32
    3044:	00006f01 	andeq	r6, r0, r1, lsl #30
    3048:	00230200 	eoreq	r0, r3, r0, lsl #4
    304c:	4852430a 	ldmdami	r2, {r1, r3, r8, r9, lr}^
    3050:	01510300 	cmpeq	r1, r0, lsl #6
    3054:	0000006f 	andeq	r0, r0, pc, rrx
    3058:	0a042302 	beq	10bc68 <__Stack_Size+0x10b868>
    305c:	00524449 	subseq	r4, r2, r9, asr #8
    3060:	6f015203 	svcvs	0x00015203
    3064:	02000000 	andeq	r0, r0, #0	; 0x0
    3068:	4f0a0823 	svcmi	0x000a0823
    306c:	03005244 	movweq	r5, #580	; 0x244
    3070:	006f0153 	rsbeq	r0, pc, r3, asr r1
    3074:	23020000 	movwcs	r0, #8192	; 0x2000
    3078:	009f0b0c 	addseq	r0, pc, ip, lsl #22
    307c:	54030000 	strpl	r0, [r3]
    3080:	00006f01 	andeq	r6, r0, r1, lsl #30
    3084:	10230200 	eorne	r0, r3, r0, lsl #4
    3088:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    308c:	01550300 	cmpeq	r5, r0, lsl #6
    3090:	0000006f 	andeq	r0, r0, pc, rrx
    3094:	0b142302 	bleq	50bca4 <__Stack_Size+0x50b8a4>
    3098:	00000228 	andeq	r0, r0, r8, lsr #4
    309c:	6f015603 	svcvs	0x00015603
    30a0:	02000000 	andeq	r0, r0, #0	; 0x0
    30a4:	0c001823 	stceq	8, cr1, [r0], {35}
    30a8:	0000150a 	andeq	r1, r0, sl, lsl #10
    30ac:	97015703 	strls	r5, [r1, -r3, lsl #14]
    30b0:	09000000 	stmdbeq	r0, {}
    30b4:	015a0318 	cmpeq	sl, r8, lsl r3
    30b8:	0000014d 	andeq	r0, r0, sp, asr #2
    30bc:	0016e20b 	andseq	lr, r6, fp, lsl #4
    30c0:	015b0300 	cmpeq	fp, r0, lsl #6
    30c4:	0000006f 	andeq	r0, r0, pc, rrx
    30c8:	0b002302 	bleq	bcd8 <__Stack_Size+0xb8d8>
    30cc:	000016c7 	andeq	r1, r0, r7, asr #13
    30d0:	6f015c03 	svcvs	0x00015c03
    30d4:	02000000 	andeq	r0, r0, #0	; 0x0
    30d8:	940b0423 	strls	r0, [fp], #-1059
    30dc:	03000015 	movweq	r0, #21	; 0x15
    30e0:	015d015d 	cmpeq	sp, sp, asr r1
    30e4:	23020000 	movwcs	r0, #8192	; 0x2000
    30e8:	450d0008 	strmi	r0, [sp, #-8]
    30ec:	5d000000 	stcpl	0, cr0, [r0]
    30f0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    30f4:	00000094 	muleq	r0, r4, r0
    30f8:	4d040003 	stcmi	0, cr0, [r4, #-12]
    30fc:	05000001 	streq	r0, [r0, #-1]
    3100:	7d230401 	cfstrsvc	mvf0, [r3, #-4]!
    3104:	06000001 	streq	r0, [r0], -r1
    3108:	000007f8 	strdeq	r0, [r0], -r8
    310c:	081a0601 	ldmdaeq	sl, {r0, r9, sl}
    3110:	06020000 	streq	r0, [r2], -r0
    3114:	00000950 	andeq	r0, r0, r0, asr r9
    3118:	f9070003 	undefined instruction 0xf9070003
    311c:	04000008 	streq	r0, [r0], #-8
    3120:	00016227 	andeq	r6, r1, r7, lsr #4
    3124:	04010500 	streq	r0, [r1], #-1280
    3128:	0001c22e 	andeq	ip, r1, lr, lsr #4
    312c:	08d30600 	ldmeq	r3, {r9, sl}^
    3130:	06000000 	streq	r0, [r0], -r0
    3134:	00000988 	andeq	r0, r0, r8, lsl #19
    3138:	08e10604 	stmiaeq	r1!, {r2, r9, sl}^
    313c:	06280000 	strteq	r0, [r8], -r0
    3140:	000008c5 	andeq	r0, r0, r5, asr #17
    3144:	090600c8 	stmdbeq	r6, {r3, r6, r7}
    3148:	14000008 	strne	r0, [r0], #-8
    314c:	00092c06 	andeq	r2, r9, r6, lsl #24
    3150:	9e061000 	cdpls	0, 0, cr1, cr6, cr0, {0}
    3154:	1c000009 	stcne	0, cr0, [r0], {9}
    3158:	00079106 	andeq	r9, r7, r6, lsl #2
    315c:	07001800 	streq	r1, [r0, -r0, lsl #16]
    3160:	00000977 	andeq	r0, r0, r7, ror r9
    3164:	01883604 	orreq	r3, r8, r4, lsl #12
    3168:	040f0000 	streq	r0, [pc], #0	; 3170 <__Stack_Size+0x2d70>
    316c:	02003f04 	andeq	r3, r0, #16	; 0x10
    3170:	5a100000 	bpl	403178 <__Stack_Size+0x402d78>
    3174:	04000007 	streq	r0, [r0], #-7
    3178:	00004c40 	andeq	r4, r0, r0, asr #24
    317c:	00230200 	eoreq	r0, r3, r0, lsl #4
    3180:	00087010 	andeq	r7, r8, r0, lsl r0
    3184:	7d410400 	cfstrdvc	mvd0, [r1]
    3188:	02000001 	andeq	r0, r0, #1	; 0x1
    318c:	ef100223 	svc	0x00100223
    3190:	04000008 	streq	r0, [r0], #-8
    3194:	0001c242 	andeq	ip, r1, r2, asr #4
    3198:	03230200 	teqeq	r3, #0	; 0x0
    319c:	083d0700 	ldmdaeq	sp!, {r8, r9, sl}
    31a0:	43040000 	movwmi	r0, #16384	; 0x4000
    31a4:	000001cd 	andeq	r0, r0, sp, asr #3
    31a8:	47040105 	strmi	r0, [r4, -r5, lsl #2]
    31ac:	00000220 	andeq	r0, r0, r0, lsr #4
    31b0:	00156506 	andseq	r6, r5, r6, lsl #10
    31b4:	1e060000 	cdpne	0, 0, cr0, cr6, cr0, {0}
    31b8:	01000015 	tsteq	r0, r5, lsl r0
    31bc:	16bd0700 	ldrtne	r0, [sp], r0, lsl #14
    31c0:	49040000 	stmdbmi	r4, {}
    31c4:	0000020b 	andeq	r0, r0, fp, lsl #4
    31c8:	158a0111 	strne	r0, [sl, #273]
    31cc:	7d010000 	stcvc	0, cr0, [r1]
    31d0:	00447401 	subeq	r7, r4, r1, lsl #8
    31d4:	00451a08 	subeq	r1, r5, r8, lsl #20
    31d8:	00123208 	andseq	r3, r2, r8, lsl #4
    31dc:	0002af00 	andeq	sl, r2, r0, lsl #30
    31e0:	16cc1200 	strbne	r1, [ip], r0, lsl #4
    31e4:	7c010000 	stcvc	0, cr0, [r1], {0}
    31e8:	000002af 	andeq	r0, r0, pc, lsr #5
    31ec:	d2135001 	andsle	r5, r3, #1	; 0x1
    31f0:	01000016 	tsteq	r0, r6, lsl r0
    31f4:	0002b57c 	andeq	fp, r2, ip, ror r5
    31f8:	00125d00 	andseq	r5, r2, r0, lsl #26
    31fc:	16311400 	ldrtne	r1, [r1], -r0, lsl #8
    3200:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    3204:	0000003a 	andeq	r0, r0, sl, lsr r0
    3208:	8e145701 	cdphi	7, 1, cr5, cr4, cr1, {0}
    320c:	01000016 	tsteq	r0, r6, lsl r0
    3210:	00003a7e 	andeq	r3, r0, lr, ror sl
    3214:	145c0100 	ldrbne	r0, [ip], #-256
    3218:	00001517 	andeq	r1, r0, r7, lsl r5
    321c:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    3220:	51010000 	tstpl	r1, r0
    3224:	736f7015 	cmnvc	pc, #21	; 0x15
    3228:	3a7e0100 	bcc	1f83630 <__Stack_Size+0x1f83230>
    322c:	86000000 	strhi	r0, [r0], -r0
    3230:	14000012 	strne	r0, [r0], #-18
    3234:	00000ebf 	strheq	r0, [r0], -pc
    3238:	003a7f01 	eorseq	r7, sl, r1, lsl #30
    323c:	54010000 	strpl	r0, [r1]
    3240:	0015be16 	andseq	fp, r5, r6, lsl lr
    3244:	3a7f0100 	bcc	1fc364c <__Stack_Size+0x1fc324c>
    3248:	00000000 	andeq	r0, r0, r0
    324c:	010a0417 	tsteq	sl, r7, lsl r4
    3250:	04170000 	ldreq	r0, [r7]
    3254:	00000200 	andeq	r0, r0, r0, lsl #4
    3258:	154e0118 	strbne	r0, [lr, #-280]
    325c:	e6010000 	str	r0, [r1], -r0
    3260:	00451c01 	subeq	r1, r5, r1, lsl #24
    3264:	00452c08 	subeq	r2, r5, r8, lsl #24
    3268:	e05d0108 	subs	r0, sp, r8, lsl #2
    326c:	12000002 	andne	r0, r0, #2	; 0x2
    3270:	000016d2 	ldrdeq	r1, [r0], -r2
    3274:	02b5e501 	adcseq	lr, r5, #4194304	; 0x400000
    3278:	50010000 	andpl	r0, r1, r0
    327c:	04011900 	streq	r1, [r1], #-2304
    3280:	01000016 	tsteq	r0, r6, lsl r0
    3284:	005e01f7 	ldrsheq	r0, [lr], #-23
    3288:	452c0000 	strmi	r0, [ip]!
    328c:	45380800 	ldrmi	r0, [r8, #-2048]!
    3290:	5d010800 	stcpl	8, cr0, [r1]
    3294:	00000323 	andeq	r0, r0, r3, lsr #6
    3298:	0016cc13 	andseq	ip, r6, r3, lsl ip
    329c:	aff60100 	svcge	0x00f60100
    32a0:	ba000002 	blt	32b0 <__Stack_Size+0x2eb0>
    32a4:	12000012 	andne	r0, r0, #18	; 0x12
    32a8:	0000075a 	andeq	r0, r0, sl, asr r7
    32ac:	004cf601 	subeq	pc, ip, r1, lsl #12
    32b0:	51010000 	tstpl	r1, r0
    32b4:	00100c16 	andseq	r0, r0, r6, lsl ip
    32b8:	5ef80100 	cdppl	1, 15, cr0, cr8, cr0, {0}
    32bc:	00000000 	andeq	r0, r0, r0
    32c0:	1660011a 	undefined
    32c4:	11010000 	tstne	r1, r0
    32c8:	004c0101 	subeq	r0, ip, r1, lsl #2
    32cc:	45380000 	ldrmi	r0, [r8]!
    32d0:	453e0800 	ldrmi	r0, [lr, #-2048]!
    32d4:	5d010800 	stcpl	8, cr0, [r1]
    32d8:	00000350 	andeq	r0, r0, r0, asr r3
    32dc:	0016cc1b 	andseq	ip, r6, fp, lsl ip
    32e0:	01100100 	tsteq	r0, r0, lsl #2
    32e4:	000002af 	andeq	r0, r0, pc, lsr #5
    32e8:	000012cd 	andeq	r1, r0, sp, asr #5
    32ec:	e7011a00 	str	r1, [r1, -r0, lsl #20]
    32f0:	01000016 	tsteq	r0, r6, lsl r0
    32f4:	5e010122 	adfplsp	f0, f1, f2
    32f8:	40000000 	andmi	r0, r0, r0
    32fc:	4c080045 	stcmi	0, cr0, [r8], {69}
    3300:	01080045 	tsteq	r8, r5, asr #32
    3304:	0003975d 	andeq	r9, r3, sp, asr r7
    3308:	16cc1b00 	strbne	r1, [ip], r0, lsl #22
    330c:	21010000 	tstcs	r1, r0
    3310:	0002af01 	andeq	sl, r2, r1, lsl #30
    3314:	0012e000 	andseq	lr, r2, r0
    3318:	075a1c00 	ldrbeq	r1, [sl, -r0, lsl #24]
    331c:	21010000 	tstcs	r1, r0
    3320:	00004c01 	andeq	r4, r0, r1, lsl #24
    3324:	1d510100 	ldfnee	f0, [r1]
    3328:	0000100c 	andeq	r1, r0, ip
    332c:	5e012301 	cdppl	3, 0, cr2, cr1, cr1, {0}
    3330:	00000000 	andeq	r0, r0, r0
    3334:	1526011a 	strne	r0, [r6, #-282]!
    3338:	3c010000 	stccc	0, cr0, [r1], {0}
    333c:	004c0101 	subeq	r0, ip, r1, lsl #2
    3340:	454c0000 	strbmi	r0, [ip]
    3344:	45520800 	ldrbmi	r0, [r2, #-2048]
    3348:	5d010800 	stcpl	8, cr0, [r1]
    334c:	000003c4 	andeq	r0, r0, r4, asr #7
    3350:	0016cc1b 	andseq	ip, r6, fp, lsl ip
    3354:	013b0100 	teqeq	fp, r0, lsl #2
    3358:	000002af 	andeq	r0, r0, pc, lsr #5
    335c:	000012f3 	strdeq	r1, [r0], -r3
    3360:	7d011e00 	stcvc	14, cr1, [r1]
    3364:	01000015 	tsteq	r0, r5, lsl r0
    3368:	5401014e 	strpl	r0, [r1], #-334
    336c:	58080045 	stmdapl	r8, {r0, r2, r6}
    3370:	01080045 	tsteq	r8, r5, asr #32
    3374:	0003f95d 	andeq	pc, r3, sp, asr r9
    3378:	16cc1c00 	strbne	r1, [ip], r0, lsl #24
    337c:	4d010000 	stcmi	0, cr0, [r1]
    3380:	0002af01 	andeq	sl, r2, r1, lsl #30
    3384:	1c500100 	ldfnee	f0, [r0], {0}
    3388:	0000075a 	andeq	r0, r0, sl, asr r7
    338c:	4c014d01 	stcmi	13, cr4, [r1], {1}
    3390:	01000000 	tsteq	r0, r0
    3394:	011e0051 	tsteq	lr, r1, asr r0
    3398:	0000161a 	andeq	r1, r0, sl, lsl r6
    339c:	01016101 	tsteq	r1, r1, lsl #2
    33a0:	08004558 	stmdaeq	r0, {r3, r4, r6, r8, sl, lr}
    33a4:	0800455c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, lr}
    33a8:	042e5d01 	strteq	r5, [lr], #-3329
    33ac:	cc1c0000 	ldcgt	0, cr0, [ip], {0}
    33b0:	01000016 	tsteq	r0, r6, lsl r0
    33b4:	02af0160 	adceq	r0, pc, #24	; 0x18
    33b8:	50010000 	andpl	r0, r1, r0
    33bc:	00075a1c 	andeq	r5, r7, ip, lsl sl
    33c0:	01600100 	cmneq	r0, r0, lsl #2
    33c4:	0000004c 	andeq	r0, r0, ip, asr #32
    33c8:	1e005101 	adfnes	f5, f0, f1
    33cc:	00156f01 	andseq	r6, r5, r1, lsl #30
    33d0:	01770100 	cmneq	r7, r0, lsl #2
    33d4:	00455c01 	subeq	r5, r5, r1, lsl #24
    33d8:	00456608 	subeq	r6, r5, r8, lsl #12
    33dc:	715d0108 	cmpvc	sp, r8, lsl #2
    33e0:	1c000004 	stcne	0, cr0, [r0], {4}
    33e4:	000016cc 	andeq	r1, r0, ip, asr #13
    33e8:	af017601 	svcge	0x00017601
    33ec:	01000002 	tsteq	r0, r2
    33f0:	075a1c50 	undefined
    33f4:	76010000 	strvc	r0, [r1], -r0
    33f8:	00004c01 	andeq	r4, r0, r1, lsl #24
    33fc:	1c510100 	ldfnee	f0, [r1], {0}
    3400:	0000155e 	andeq	r1, r0, lr, asr r5
    3404:	20017601 	andcs	r7, r1, r1, lsl #12
    3408:	01000002 	tsteq	r0, r2
    340c:	011e0052 	tsteq	lr, r2, asr r0
    3410:	00001699 	muleq	r0, r9, r6
    3414:	01019101 	tsteq	r1, r1, lsl #2
    3418:	08004568 	stmdaeq	r0, {r3, r5, r6, r8, sl, lr}
    341c:	0800456c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, lr}
    3420:	04a65d01 	strteq	r5, [r6], #3329
    3424:	cc1c0000 	ldcgt	0, cr0, [ip], {0}
    3428:	01000016 	tsteq	r0, r6, lsl r0
    342c:	02af0190 	adceq	r0, pc, #36	; 0x24
    3430:	50010000 	andpl	r0, r1, r0
    3434:	0016291c 	andseq	r2, r6, ip, lsl r9
    3438:	01900100 	orrseq	r0, r0, r0, lsl #2
    343c:	0000004c 	andeq	r0, r0, ip, asr #32
    3440:	1e005101 	adfnes	f5, f0, f1
    3444:	00167b01 	andseq	r7, r6, r1, lsl #22
    3448:	01a30100 	undefined instruction 0x01a30100
    344c:	00456c01 	subeq	r6, r5, r1, lsl #24
    3450:	00457c08 	subeq	r7, r5, r8, lsl #24
    3454:	e95d0108 	ldmdb	sp, {r3, r8}^
    3458:	1c000004 	stcne	0, cr0, [r0], {4}
    345c:	000016cc 	andeq	r1, r0, ip, asr #13
    3460:	af01a201 	svcge	0x0001a201
    3464:	01000002 	tsteq	r0, r2
    3468:	075a1c50 	undefined
    346c:	a2010000 	andge	r0, r1, #0	; 0x0
    3470:	00004c01 	andeq	r4, r0, r1, lsl #24
    3474:	1f510100 	svcne	0x00510100
    3478:	00706d74 	rsbseq	r6, r0, r4, ror sp
    347c:	3a01a401 	bcc	6c488 <__Stack_Size+0x6c088>
    3480:	01000000 	tsteq	r0, r0
    3484:	011e0053 	tsteq	lr, r3, asr r0
    3488:	000015e2 	andeq	r1, r0, r2, ror #11
    348c:	0101c401 	tsteq	r1, r1, lsl #8
    3490:	0800457c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, lr}
    3494:	0800459c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, lr}
    3498:	05305d01 	ldreq	r5, [r0, #-3329]!
    349c:	c61c0000 	ldrgt	r0, [ip], -r0
    34a0:	01000015 	tsteq	r0, r5, lsl r0
    34a4:	005e01c3 	subseq	r0, lr, r3, asr #3
    34a8:	50010000 	andpl	r0, r1, r0
    34ac:	0016511b 	andseq	r5, r6, fp, lsl r1
    34b0:	01c30100 	biceq	r0, r3, r0, lsl #2
    34b4:	0000005e 	andeq	r0, r0, lr, asr r0
    34b8:	00001306 	andeq	r1, r0, r6, lsl #6
    34bc:	000ebf20 	andeq	fp, lr, r0, lsr #30
    34c0:	01c50100 	biceq	r0, r5, r0, lsl #2
    34c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    34c8:	00001319 	andeq	r1, r0, r9, lsl r3
    34cc:	3a011e00 	bcc	4acd4 <__Stack_Size+0x4a8d4>
    34d0:	01000015 	tsteq	r0, r5, lsl r0
    34d4:	9c0101dd 	stflss	f0, [r1], {221}
    34d8:	a8080045 	stmdage	r8, {r0, r2, r6}
    34dc:	01080045 	tsteq	r8, r5, asr #32
    34e0:	0005575d 	andeq	r5, r5, sp, asr r7
    34e4:	0e261c00 	cdpeq	12, 2, cr1, cr6, cr0, {0}
    34e8:	dc010000 	stcle	0, cr0, [r1], {0}
    34ec:	00008901 	andeq	r8, r0, r1, lsl #18
    34f0:	00500100 	subseq	r0, r0, r0, lsl #2
    34f4:	163d0121 	ldrtne	r0, [sp], -r1, lsr #2
    34f8:	08010000 	stmdaeq	r1, {}
    34fc:	45a80102 	strmi	r0, [r8, #258]!
    3500:	46080800 	strmi	r0, [r8], -r0, lsl #16
    3504:	13580800 	cmpne	r8, #0	; 0x0
    3508:	05c60000 	strbeq	r0, [r6]
    350c:	f91c0000 	undefined instruction 0xf91c0000
    3510:	01000015 	tsteq	r0, r5, lsl r0
    3514:	003a0207 	eorseq	r0, sl, r7, lsl #4
    3518:	50010000 	andpl	r0, r1, r0
    351c:	000e261b 	andeq	r2, lr, fp, lsl r6
    3520:	02070100 	andeq	r0, r7, #0	; 0x0
    3524:	00000089 	andeq	r0, r0, r9, lsl #1
    3528:	00001377 	andeq	r1, r0, r7, ror r3
    352c:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    3530:	02090100 	andeq	r0, r9, #0	; 0x0
    3534:	0000003a 	andeq	r0, r0, sl, lsr r0
    3538:	a41d5401 	ldrge	r5, [sp], #-1025
    353c:	01000016 	tsteq	r0, r6, lsl r0
    3540:	003a0209 	eorseq	r0, sl, r9, lsl #4
    3544:	bf200000 	svclt	0x00200000
    3548:	0100000e 	tsteq	r0, lr
    354c:	003a0209 	eorseq	r0, sl, r9, lsl #4
    3550:	13950000 	orrsne	r0, r5, #0	; 0x0
    3554:	731d0000 	tstvc	sp, #0	; 0x0
    3558:	01000016 	tsteq	r0, r6, lsl r0
    355c:	003a0209 	eorseq	r0, sl, r9, lsl #4
    3560:	21000000 	tstcs	r0, r0
    3564:	0016a901 	andseq	sl, r6, r1, lsl #18
    3568:	023a0100 	eorseq	r0, sl, #0	; 0x0
    356c:	00460801 	subeq	r0, r6, r1, lsl #16
    3570:	00463c08 	subeq	r3, r6, r8, lsl #24
    3574:	0013d408 	andseq	sp, r3, r8, lsl #8
    3578:	00060d00 	andeq	r0, r6, r0, lsl #26
    357c:	15c61b00 	strbne	r1, [r6, #2816]
    3580:	39010000 	stmdbcc	r1, {}
    3584:	00005e02 	andeq	r5, r0, r2, lsl #28
    3588:	0013f300 	andseq	pc, r3, r0, lsl #6
    358c:	16511b00 	ldrbne	r1, [r1], -r0, lsl #22
    3590:	39010000 	stmdbcc	r1, {}
    3594:	00005e02 	andeq	r5, r0, r2, lsl #28
    3598:	00140600 	andseq	r0, r4, r0, lsl #12
    359c:	6d742200 	lfmvs	f2, 2, [r4]
    35a0:	3b010070 	blcc	43768 <__Stack_Size+0x43368>
    35a4:	00003a02 	andeq	r3, r0, r2, lsl #20
    35a8:	01230000 	teqeq	r3, r0
    35ac:	000016fe 	strdeq	r1, [r0], -lr
    35b0:	3c016c01 	stccc	12, cr6, [r1], {1}
    35b4:	54080046 	strpl	r0, [r8], #-70
    35b8:	19080046 	stmdbne	r8, {r1, r2, r6}
    35bc:	24000014 	strcs	r0, [r0], #-20
    35c0:	0015d601 	andseq	sp, r5, r1, lsl #12
    35c4:	01340100 	teqeq	r4, r0, lsl #2
    35c8:	08004654 	stmdaeq	r0, {r2, r4, r6, r9, sl, lr}
    35cc:	080046fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, lr}
    35d0:	00001444 	andeq	r1, r0, r4, asr #8
    35d4:	0016cc13 	andseq	ip, r6, r3, lsl ip
    35d8:	af330100 	svcge	0x00330100
    35dc:	6f000002 	svcvs	0x00000002
    35e0:	00000014 	andeq	r0, r0, r4, lsl r0
    35e4:	0008e300 	andeq	lr, r8, r0, lsl #6
    35e8:	ae000200 	cdpge	2, 0, cr0, cr0, cr0, {0}
    35ec:	0400000d 	streq	r0, [r0], #-13
    35f0:	00000001 	andeq	r0, r0, r1
    35f4:	18010100 	stmdane	r1, {r8}
    35f8:	01c50000 	biceq	r0, r5, r0
    35fc:	46fc0000 	ldrbtmi	r0, [ip], r0
    3600:	4a800800 	bmi	fe005608 <SCS_BASE+0x1dff7608>
    3604:	0d8c0800 	stceq	8, cr0, [ip]
    3608:	04020000 	streq	r0, [r2]
    360c:	002fc905 	eoreq	ip, pc, r5, lsl #18
    3610:	05020200 	streq	r0, [r2, #-512]
    3614:	0000003f 	andeq	r0, r0, pc, lsr r0
    3618:	c0060102 	andgt	r0, r6, r2, lsl #2
    361c:	03000000 	movweq	r0, #0	; 0x0
    3620:	00323375 	eorseq	r3, r2, r5, ror r3
    3624:	00452702 	subeq	r2, r5, r2, lsl #14
    3628:	04020000 	streq	r0, [r2]
    362c:	00304307 	eorseq	r4, r0, r7, lsl #6
    3630:	31750300 	cmncc	r5, r0, lsl #6
    3634:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    3638:	00000057 	andeq	r0, r0, r7, asr r0
    363c:	3a070202 	bcc	1c3e4c <__Stack_Size+0x1c3a4c>
    3640:	03000001 	movweq	r0, #1	; 0x1
    3644:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    3648:	00006829 	andeq	r6, r0, r9, lsr #16
    364c:	08010200 	stmdaeq	r1, {r9}
    3650:	000000be 	strheq	r0, [r0], -lr
    3654:	00004504 	andeq	r4, r0, r4, lsl #10
    3658:	006f0500 	rsbeq	r0, pc, r0, lsl #10
    365c:	01060000 	tsteq	r6, r0
    3660:	008e3902 	addeq	r3, lr, r2, lsl #18
    3664:	69070000 	stmdbvs	r7, {}
    3668:	00000015 	andeq	r0, r0, r5, lsl r0
    366c:	54455308 	strbpl	r5, [r5], #-776
    3670:	09000100 	stmdbeq	r0, {r8}
    3674:	00001ca8 	andeq	r1, r0, r8, lsr #25
    3678:	00793902 	rsbseq	r3, r9, r2, lsl #18
    367c:	01060000 	tsteq	r6, r0
    3680:	00ae3b02 	adceq	r3, lr, r2, lsl #22
    3684:	89070000 	stmdbhi	r7, {}
    3688:	00000007 	andeq	r0, r0, r7
    368c:	0007a907 	andeq	sl, r7, r7, lsl #18
    3690:	09000100 	stmdbeq	r0, {r8}
    3694:	0000090b 	andeq	r0, r0, fp, lsl #18
    3698:	00993b02 	addseq	r3, r9, r2, lsl #22
    369c:	040a0000 	streq	r0, [sl]
    36a0:	033c0b07 	teqeq	ip, #7168	; 0x1c00
    36a4:	75018203 	strvc	r8, [r1, #-515]
    36a8:	0c000001 	stceq	0, cr0, [r0], {1}
    36ac:	000019f9 	strdeq	r1, [r0], -r9
    36b0:	85018303 	strhi	r8, [r1, #-771]
    36b4:	02000001 	andeq	r0, r0, #1	; 0x1
    36b8:	680c0023 	stmdavs	ip, {r0, r1, r5}
    36bc:	03000001 	movweq	r0, #1	; 0x1
    36c0:	018a0184 	orreq	r0, sl, r4, lsl #3
    36c4:	23020000 	movwcs	r0, #8192	; 0x2000
    36c8:	19bd0c08 	ldmibne	sp!, {r3, sl, fp}
    36cc:	85030000 	strhi	r0, [r3]
    36d0:	00019a01 	andeq	r9, r1, r1, lsl #20
    36d4:	80230300 	eorhi	r0, r3, r0, lsl #6
    36d8:	18890c01 	stmne	r9, {r0, sl, fp}
    36dc:	86030000 	strhi	r0, [r3], -r0
    36e0:	00018a01 	andeq	r8, r1, r1, lsl #20
    36e4:	88230300 	stmdahi	r3!, {r8, r9}
    36e8:	19d30c01 	ldmibne	r3, {r0, sl, fp}^
    36ec:	87030000 	strhi	r0, [r3, -r0]
    36f0:	00019f01 	andeq	r9, r1, r1, lsl #30
    36f4:	80230300 	eorhi	r0, r3, r0, lsl #6
    36f8:	004e0c02 	subeq	r0, lr, r2, lsl #24
    36fc:	88030000 	stmdahi	r3, {}
    3700:	00018a01 	andeq	r8, r1, r1, lsl #20
    3704:	88230300 	stmdahi	r3!, {r8, r9}
    3708:	19490c02 	stmdbne	r9, {r1, sl, fp}^
    370c:	89030000 	stmdbhi	r3, {}
    3710:	0001a401 	andeq	sl, r1, r1, lsl #8
    3714:	80230300 	eorhi	r0, r3, r0, lsl #6
    3718:	017c0c03 	cmneq	ip, r3, lsl #24
    371c:	8a030000 	bhi	c3724 <__Stack_Size+0xc3324>
    3720:	00018a01 	andeq	r8, r1, r1, lsl #20
    3724:	88230300 	stmdahi	r3!, {r8, r9}
    3728:	170e0c03 	strne	r0, [lr, -r3, lsl #24]
    372c:	8b030000 	blhi	c3734 <__Stack_Size+0xc3334>
    3730:	0001a901 	andeq	sl, r1, r1, lsl #18
    3734:	80230300 	eorhi	r0, r3, r0, lsl #6
    3738:	00580c04 	subseq	r0, r8, r4, lsl #24
    373c:	8c030000 	stchi	0, cr0, [r3], {0}
    3740:	0001ae01 	andeq	sl, r1, r1, lsl #28
    3744:	88230300 	stmdahi	r3!, {r8, r9}
    3748:	50490d04 	subpl	r0, r9, r4, lsl #26
    374c:	8d030052 	stchi	0, cr0, [r3, #-328]
    3750:	0001ce01 	andeq	ip, r1, r1, lsl #28
    3754:	80230300 	eorhi	r0, r3, r0, lsl #6
    3758:	450e0006 	strmi	r0, [lr, #-6]
    375c:	85000000 	strhi	r0, [r0]
    3760:	0f000001 	svceq	0x00000001
    3764:	000000b9 	strheq	r0, [r0], -r9
    3768:	75040001 	strvc	r0, [r4, #-1]
    376c:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    3770:	0000003a 	andeq	r0, r0, sl, lsr r0
    3774:	0000019a 	muleq	r0, sl, r1
    3778:	0000b90f 	andeq	fp, r0, pc, lsl #18
    377c:	04001d00 	streq	r1, [r0], #-3328
    3780:	00000175 	andeq	r0, r0, r5, ror r1
    3784:	00017504 	andeq	r7, r1, r4, lsl #10
    3788:	01750400 	cmneq	r5, r0, lsl #8
    378c:	75040000 	strvc	r0, [r4]
    3790:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    3794:	0000003a 	andeq	r0, r0, sl, lsr r0
    3798:	000001be 	strheq	r0, [r0], -lr
    379c:	0000b90f 	andeq	fp, r0, pc, lsl #18
    37a0:	0e003d00 	cdpeq	13, 0, cr3, cr0, cr0, {0}
    37a4:	00000045 	andeq	r0, r0, r5, asr #32
    37a8:	000001ce 	andeq	r0, r0, lr, asr #3
    37ac:	0000b90f 	andeq	fp, r0, pc, lsl #18
    37b0:	04000e00 	streq	r0, [r0], #-3584
    37b4:	000001be 	strheq	r0, [r0], -lr
    37b8:	91034010 	tstls	r3, r0, lsl r0
    37bc:	0002af01 	andeq	sl, r2, r1, lsl #30
    37c0:	182c0c00 	stmdane	ip!, {sl, fp}
    37c4:	92030000 	andls	r0, r3, #0	; 0x0
    37c8:	00007401 	andeq	r7, r0, r1, lsl #8
    37cc:	00230200 	eoreq	r0, r3, r0, lsl #4
    37d0:	0018840c 	andseq	r8, r8, ip, lsl #8
    37d4:	01930300 	orrseq	r0, r3, r0, lsl #6
    37d8:	0000006f 	andeq	r0, r0, pc, rrx
    37dc:	0c042302 	stceq	3, cr2, [r4], {2}
    37e0:	000019ce 	andeq	r1, r0, lr, asr #19
    37e4:	6f019403 	svcvs	0x00019403
    37e8:	02000000 	andeq	r0, r0, #0	; 0x0
    37ec:	2f0c0823 	svccs	0x000c0823
    37f0:	03000019 	movweq	r0, #25	; 0x19
    37f4:	006f0195 	mlseq	pc, r5, r1, r0
    37f8:	23020000 	movwcs	r0, #8192	; 0x2000
    37fc:	43530d0c 	cmpmi	r3, #768	; 0x300
    3800:	96030052 	undefined
    3804:	00006f01 	andeq	r6, r0, r1, lsl #30
    3808:	10230200 	eorne	r0, r3, r0, lsl #4
    380c:	5243430d 	subpl	r4, r3, #872415232	; 0x34000000
    3810:	01970300 	orrseq	r0, r7, r0, lsl #6
    3814:	0000006f 	andeq	r0, r0, pc, rrx
    3818:	0c142302 	ldceq	3, cr2, [r4], {2}
    381c:	00001958 	andeq	r1, r0, r8, asr r9
    3820:	bf019803 	svclt	0x00019803
    3824:	02000002 	andeq	r0, r0, #2	; 0x2
    3828:	5d0c1823 	stcpl	8, cr1, [ip, #-140]
    382c:	03000019 	movweq	r0, #25	; 0x19
    3830:	006f0199 	mlseq	pc, r9, r1, r0
    3834:	23020000 	movwcs	r0, #8192	; 0x2000
    3838:	190a0c24 	stmdbne	sl, {r2, r5, sl, fp}
    383c:	9a030000 	bls	c3844 <__Stack_Size+0xc3444>
    3840:	00006f01 	andeq	r6, r0, r1, lsl #30
    3844:	28230200 	stmdacs	r3!, {r9}
    3848:	0019dd0c 	andseq	sp, r9, ip, lsl #26
    384c:	019b0300 	orrseq	r0, fp, r0, lsl #6
    3850:	0000006f 	andeq	r0, r0, pc, rrx
    3854:	0c2c2302 	stceq	3, cr2, [ip], #-8
    3858:	000019d8 	ldrdeq	r1, [r0], -r8
    385c:	6f019c03 	svcvs	0x00019c03
    3860:	02000000 	andeq	r0, r0, #0	; 0x0
    3864:	730c3023 	movwvc	r3, #49187	; 0xc023
    3868:	03000019 	movweq	r0, #25	; 0x19
    386c:	006f019d 	mlseq	pc, sp, r1, r0
    3870:	23020000 	movwcs	r0, #8192	; 0x2000
    3874:	18e10c34 	stmiane	r1!, {r2, r4, r5, sl, fp}^
    3878:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
    387c:	00006f01 	andeq	r6, r0, r1, lsl #30
    3880:	38230200 	stmdacc	r3!, {r9}
    3884:	0019f40c 	andseq	pc, r9, ip, lsl #8
    3888:	019f0300 	orrseq	r0, pc, r0, lsl #6
    388c:	0000006f 	andeq	r0, r0, pc, rrx
    3890:	003c2302 	eorseq	r2, ip, r2, lsl #6
    3894:	0000450e 	andeq	r4, r0, lr, lsl #10
    3898:	0002bf00 	andeq	fp, r2, r0, lsl #30
    389c:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    38a0:	00020000 	andeq	r0, r2, r0
    38a4:	0002af04 	andeq	sl, r2, r4, lsl #30
    38a8:	04041100 	streq	r1, [r4], #-256
    38ac:	0003051b 	andeq	r0, r3, fp, lsl r5
    38b0:	089a1200 	ldmeq	sl, {r9, ip}
    38b4:	1c040000 	stcne	0, cr0, [r4], {0}
    38b8:	0000005e 	andeq	r0, r0, lr, asr r0
    38bc:	12002302 	andne	r2, r0, #134217728	; 0x8000000
    38c0:	0000084e 	andeq	r0, r0, lr, asr #16
    38c4:	005e1d04 	subseq	r1, lr, r4, lsl #26
    38c8:	23020000 	movwcs	r0, #8192	; 0x2000
    38cc:	08aa1201 	stmiaeq	sl!, {r0, r9, ip}
    38d0:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    38d4:	0000005e 	andeq	r0, r0, lr, asr r0
    38d8:	12022302 	andne	r2, r2, #134217728	; 0x8000000
    38dc:	00000763 	andeq	r0, r0, r3, ror #14
    38e0:	00ae1f04 	adceq	r1, lr, r4, lsl #30
    38e4:	23020000 	movwcs	r0, #8192	; 0x2000
    38e8:	1b090003 	blne	2438fc <__Stack_Size+0x2434fc>
    38ec:	04000009 	streq	r0, [r0], #-9
    38f0:	0002c420 	andeq	ip, r2, r0, lsr #8
    38f4:	2a011300 	bcs	484fc <__Stack_Size+0x480fc>
    38f8:	0100001b 	tsteq	r0, fp, lsl r0
    38fc:	46fc0125 	ldrbtmi	r0, [ip], r5, lsr #2
    3900:	47300800 	ldrmi	r0, [r0, -r0, lsl #16]!
    3904:	5d010800 	stcpl	8, cr0, [r1]
    3908:	00000335 	andeq	r0, r0, r5, lsr r3
    390c:	000adb14 	andeq	sp, sl, r4, lsl fp
    3910:	3a260100 	bcc	983d18 <__Stack_Size+0x983918>
    3914:	01000000 	tsteq	r0, r0
    3918:	01130052 	tsteq	r3, r2, asr r0
    391c:	00001ab7 	strheq	r1, [r0], -r7
    3920:	30013c01 	andcc	r3, r1, r1, lsl #24
    3924:	60080047 	andvs	r0, r8, r7, asr #32
    3928:	01080047 	tsteq	r8, r7, asr #32
    392c:	0003585d 	andeq	r5, r3, sp, asr r8
    3930:	0adb1500 	beq	ff6c8d38 <SCS_BASE+0x1f6bad38>
    3934:	3d010000 	stccc	0, cr0, [r1]
    3938:	0000003a 	andeq	r0, r0, sl, lsr r0
    393c:	36011300 	strcc	r1, [r1], -r0, lsl #6
    3940:	0100001b 	tsteq	r0, fp, lsl r0
    3944:	47600162 	strbmi	r0, [r0, -r2, ror #2]!
    3948:	47740800 	ldrbmi	r0, [r4, -r0, lsl #16]!
    394c:	5d010800 	stcpl	8, cr0, [r1]
    3950:	0000037f 	andeq	r0, r0, pc, ror r3
    3954:	00183216 	andseq	r3, r8, r6, lsl r2
    3958:	3a610100 	bcc	1843d60 <__Stack_Size+0x1843960>
    395c:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    3960:	00000014 	andeq	r0, r0, r4, lsl r0
    3964:	194e0117 	stmdbne	lr, {r0, r1, r2, r4, r8}^
    3968:	75010000 	strvc	r0, [r1]
    396c:	00477401 	subeq	r7, r7, r1, lsl #8
    3970:	0047f008 	subeq	pc, r7, r8
    3974:	0014a108 	andseq	sl, r4, r8, lsl #2
    3978:	0003eb00 	andeq	lr, r3, r0, lsl #22
    397c:	17321600 	ldrne	r1, [r2, -r0, lsl #12]!
    3980:	74010000 	strvc	r0, [r1]
    3984:	000003eb 	andeq	r0, r0, fp, ror #7
    3988:	000014c0 	andeq	r1, r0, r0, asr #9
    398c:	0019c218 	andseq	ip, r9, r8, lsl r2
    3990:	3a760100 	bcc	1d83d98 <__Stack_Size+0x1d83998>
    3994:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    3998:	18000014 	stmdane	r0, {r2, r4}
    399c:	00000ebf 	strheq	r0, [r0], -pc
    39a0:	003a7601 	eorseq	r7, sl, r1, lsl #12
    39a4:	15070000 	strne	r0, [r7]
    39a8:	73180000 	tstvc	r8, #0	; 0x0
    39ac:	01000016 	tsteq	r0, r6, lsl r0
    39b0:	00003a76 	andeq	r3, r0, r6, ror sl
    39b4:	00152500 	andseq	r2, r5, r0, lsl #10
    39b8:	17ba1500 	ldrne	r1, [sl, r0, lsl #10]!
    39bc:	77010000 	strvc	r0, [r1, -r0]
    39c0:	0000003a 	andeq	r0, r0, sl, lsr r0
    39c4:	00197915 	andseq	r7, r9, r5, lsl r9
    39c8:	3a770100 	bcc	1dc3dd0 <__Stack_Size+0x1dc39d0>
    39cc:	00000000 	andeq	r0, r0, r0
    39d0:	03050419 	movweq	r0, #21529	; 0x5419
    39d4:	01130000 	tsteq	r3, r0
    39d8:	000019ad 	andeq	r1, r0, sp, lsr #19
    39dc:	f001a901 	undefined instruction 0xf001a901
    39e0:	fc080047 	stc2	0, cr0, [r8], {71}
    39e4:	01080047 	tsteq	r8, r7, asr #32
    39e8:	0004165d 	andeq	r1, r4, sp, asr r6
    39ec:	17321a00 	ldrne	r1, [r2, -r0, lsl #20]!
    39f0:	a8010000 	stmdage	r1, {}
    39f4:	000003eb 	andeq	r0, r0, fp, ror #7
    39f8:	1b005001 	blne	17a04 <__Stack_Size+0x17604>
    39fc:	00174201 	andseq	r4, r7, r1, lsl #4
    3a00:	01060100 	tsteq	r6, r0, lsl #2
    3a04:	00004c01 	andeq	r4, r0, r1, lsl #24
    3a08:	0047fc00 	subeq	pc, r7, r0, lsl #24
    3a0c:	00481408 	subeq	r1, r8, r8, lsl #8
    3a10:	1c5d0108 	ldfnee	f0, [sp], {8}
    3a14:	001a9401 	andseq	r9, sl, r1, lsl #8
    3a18:	01130100 	tsteq	r3, r0, lsl #2
    3a1c:	00008e01 	andeq	r8, r0, r1, lsl #28
    3a20:	00481400 	subeq	r1, r8, r0, lsl #8
    3a24:	00483808 	subeq	r3, r8, r8, lsl #16
    3a28:	755d0108 	ldrbvc	r0, [sp, #-264]
    3a2c:	1d000004 	stcne	0, cr0, [r0, #-16]
    3a30:	0000089a 	muleq	r0, sl, r8
    3a34:	5e011201 	cdppl	2, 0, cr1, cr1, cr1, {0}
    3a38:	38000000 	stmdacc	r0, {}
    3a3c:	1e000015 	mcrne	0, 0, r0, cr0, cr5, {0}
    3a40:	00001b4f 	andeq	r1, r0, pc, asr #22
    3a44:	8e011401 	cdphi	4, 0, cr1, cr1, cr1, {0}
    3a48:	1f000000 	svcne	0x00000000
    3a4c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3a50:	3a011501 	bcc	48e5c <__Stack_Size+0x48a5c>
    3a54:	01000000 	tsteq	r0, r0
    3a58:	01200052 	qsubeq	r0, r2, r0
    3a5c:	000018e6 	andeq	r1, r0, r6, ror #17
    3a60:	01012f01 	tsteq	r1, r1, lsl #30
    3a64:	08004838 	stmdaeq	r0, {r3, r4, r5, fp, lr}
    3a68:	08004844 	stmdaeq	r0, {r2, r6, fp, lr}
    3a6c:	049c5d01 	ldreq	r5, [ip], #3329
    3a70:	9a210000 	bls	843a78 <__Stack_Size+0x843678>
    3a74:	01000008 	tsteq	r0, r8
    3a78:	005e012e 	subseq	r0, lr, lr, lsr #2
    3a7c:	50010000 	andpl	r0, r1, r0
    3a80:	13012000 	movwne	r2, #4096	; 0x1000
    3a84:	01000017 	tsteq	r0, r7, lsl r0
    3a88:	4401013e 	strmi	r0, [r1], #-318
    3a8c:	5c080048 	stcpl	0, cr0, [r8], {72}
    3a90:	01080048 	tsteq	r8, r8, asr #32
    3a94:	0004c55d 	andeq	ip, r4, sp, asr r5
    3a98:	089a1d00 	ldmeq	sl, {r8, sl, fp, ip}
    3a9c:	3d010000 	stccc	0, cr0, [r1]
    3aa0:	00005e01 	andeq	r5, r0, r1, lsl #28
    3aa4:	00154b00 	andseq	r4, r5, r0, lsl #22
    3aa8:	011b0000 	tsteq	fp, r0
    3aac:	00001859 	andeq	r1, r0, r9, asr r8
    3ab0:	01014e01 	tsteq	r1, r1, lsl #28
    3ab4:	0000004c 	andeq	r0, r0, ip, asr #32
    3ab8:	0800485c 	stmdaeq	r0, {r2, r3, r4, r6, fp, lr}
    3abc:	0800486c 	stmdaeq	r0, {r2, r3, r5, r6, fp, lr}
    3ac0:	011c5d01 	tsteq	ip, r1, lsl #26
    3ac4:	00001b08 	andeq	r1, r0, r8, lsl #22
    3ac8:	01015b01 	tsteq	r1, r1, lsl #22
    3acc:	0000008e 	andeq	r0, r0, lr, lsl #1
    3ad0:	0800486c 	stmdaeq	r0, {r2, r3, r5, r6, fp, lr}
    3ad4:	08004890 	stmdaeq	r0, {r4, r7, fp, lr}
    3ad8:	05245d01 	streq	r5, [r4, #-3329]!
    3adc:	9a1d0000 	bls	743ae4 <__Stack_Size+0x7436e4>
    3ae0:	01000008 	tsteq	r0, r8
    3ae4:	005e015a 	subseq	r0, lr, sl, asr r1
    3ae8:	155e0000 	ldrbne	r0, [lr]
    3aec:	df1e0000 	svcle	0x001e0000
    3af0:	0100001a 	tsteq	r0, sl, lsl r0
    3af4:	008e015c 	addeq	r0, lr, ip, asr r1
    3af8:	741f0000 	ldrvc	r0, [pc], #0	; 3b00 <__Stack_Size+0x3700>
    3afc:	0100706d 	tsteq	r0, sp, rrx
    3b00:	003a015d 	eorseq	r0, sl, sp, asr r1
    3b04:	52010000 	andpl	r0, r1, #0	; 0x0
    3b08:	24011b00 	strcs	r1, [r1], #-2816
    3b0c:	01000018 	tsteq	r0, r8, lsl r0
    3b10:	3a010178 	bcc	440f8 <__Stack_Size+0x43cf8>
    3b14:	90000000 	andls	r0, r0, r0
    3b18:	9c080048 	stcls	0, cr0, [r8], {72}
    3b1c:	01080048 	tsteq	r8, r8, asr #32
    3b20:	3501205d 	strcc	r2, [r1, #-93]
    3b24:	01000019 	tsteq	r0, r9, lsl r0
    3b28:	9c01018a 	stflss	f0, [r1], {138}
    3b2c:	b0080048 	andlt	r0, r8, r8, asr #32
    3b30:	01080048 	tsteq	r8, r8, asr #32
    3b34:	0005735d 	andeq	r7, r5, sp, asr r3
    3b38:	1ad22100 	bne	ff48bf40 <SCS_BASE+0x1f47df40>
    3b3c:	89010000 	stmdbhi	r1, {}
    3b40:	00003a01 	andeq	r3, r0, r1, lsl #20
    3b44:	1d500100 	ldfnee	f0, [r0]
    3b48:	00000f29 	andeq	r0, r0, r9, lsr #30
    3b4c:	3a018901 	bcc	65f58 <__Stack_Size+0x65b58>
    3b50:	71000000 	tstvc	r0, r0
    3b54:	00000015 	andeq	r0, r0, r5, lsl r0
    3b58:	17a10122 	strne	r0, [r1, r2, lsr #2]!
    3b5c:	9a010000 	bls	43b64 <__Stack_Size+0x43764>
    3b60:	48b00101 	ldmmi	r0!, {r0, r8}
    3b64:	48c00800 	stmiami	r0, {fp}^
    3b68:	5d010800 	stcpl	8, cr0, [r1]
    3b6c:	18920122 	ldmne	r2, {r1, r5, r8}
    3b70:	a6010000 	strge	r0, [r1], -r0
    3b74:	48c00101 	stmiami	r0, {r0, r8}^
    3b78:	48d00800 	ldmmi	r0, {fp}^
    3b7c:	5d010800 	stcpl	8, cr0, [r1]
    3b80:	19990120 	ldmibne	r9, {r5, r8}
    3b84:	b9010000 	stmdblt	r1, {}
    3b88:	48d00101 	ldmmi	r0, {r0, r8}^
    3b8c:	48ec0800 	stmiami	ip!, {fp}^
    3b90:	5d010800 	stcpl	8, cr0, [r1]
    3b94:	000005d0 	ldrdeq	r0, [r0], -r0
    3b98:	001afb21 	andseq	pc, sl, r1, lsr #22
    3b9c:	01b80100 	undefined instruction 0x01b80100
    3ba0:	0000005e 	andeq	r0, r0, lr, asr r0
    3ba4:	26215001 	strtcs	r5, [r1], -r1
    3ba8:	0100000e 	tsteq	r0, lr
    3bac:	00ae01b8 	strheq	r0, [lr], r8
    3bb0:	51010000 	tstpl	r1, r0
    3bb4:	80012000 	andhi	r2, r1, r0
    3bb8:	01000019 	tsteq	r0, r9, lsl r0
    3bbc:	ec0101d7 	stfs	f0, [r1], {215}
    3bc0:	14080048 	strne	r0, [r8], #-72
    3bc4:	01080049 	tsteq	r8, r9, asr #32
    3bc8:	0006155d 	andeq	r1, r6, sp, asr r5
    3bcc:	18761d00 	ldmdane	r6!, {r8, sl, fp, ip}^
    3bd0:	d6010000 	strle	r0, [r1], -r0
    3bd4:	00003a01 	andeq	r3, r0, r1, lsl #20
    3bd8:	00158400 	andseq	r8, r5, r0, lsl #8
    3bdc:	0e262100 	sufeqs	f2, f6, f0
    3be0:	d6010000 	strle	r0, [r1], -r0
    3be4:	0000ae01 	andeq	sl, r0, r1, lsl #28
    3be8:	23510100 	cmpcs	r1, #0	; 0x0
    3bec:	00000ebf 	strheq	r0, [r0], -pc
    3bf0:	3a01d801 	bcc	79bfc <__Stack_Size+0x797fc>
    3bf4:	01000000 	tsteq	r0, r0
    3bf8:	01240050 	qsubeq	r0, r0, r4
    3bfc:	000017e0 	andeq	r1, r0, r0, ror #15
    3c00:	01020001 	tsteq	r2, r1
    3c04:	08004914 	stmdaeq	r0, {r2, r4, r8, fp, lr}
    3c08:	0800496c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, lr}
    3c0c:	00001597 	muleq	r0, r7, r5
    3c10:	00000698 	muleq	r0, r8, r6
    3c14:	0018761d 	andseq	r7, r8, sp, lsl r6
    3c18:	01fe0100 	mvnseq	r0, r0, lsl #2
    3c1c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c20:	000015b6 	strheq	r1, [r0], -r6
    3c24:	001a741d 	andseq	r7, sl, sp, lsl r4
    3c28:	01fe0100 	mvnseq	r0, r0, lsl #2
    3c2c:	0000005e 	andeq	r0, r0, lr, asr r0
    3c30:	000015c9 	andeq	r1, r0, r9, asr #11
    3c34:	0017781d 	andseq	r7, r7, sp, lsl r8
    3c38:	01ff0100 	mvnseq	r0, r0, lsl #2
    3c3c:	0000005e 	andeq	r0, r0, lr, asr r0
    3c40:	000015dc 	ldrdeq	r1, [r0], -ip
    3c44:	0016a425 	andseq	sl, r6, r5, lsr #8
    3c48:	02010100 	andeq	r0, r1, #0	; 0x0
    3c4c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c50:	000015ef 	andeq	r1, r0, pc, ror #11
    3c54:	001a1a1e 	andseq	r1, sl, lr, lsl sl
    3c58:	02010100 	andeq	r0, r1, #0	; 0x0
    3c5c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c60:	001aef1e 	andseq	lr, sl, lr, lsl pc
    3c64:	02010100 	andeq	r0, r1, #0	; 0x0
    3c68:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c6c:	0019c225 	andseq	ip, r9, r5, lsr #4
    3c70:	02020100 	andeq	r0, r2, #0	; 0x0
    3c74:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c78:	00001602 	andeq	r1, r0, r2, lsl #12
    3c7c:	1f011c00 	svcne	0x00011c00
    3c80:	0100001a 	tsteq	r0, sl, lsl r0
    3c84:	8e010229 	cdphi	2, 0, cr0, cr1, cr9, {1}
    3c88:	6c000000 	stcvs	0, cr0, [r0], {0}
    3c8c:	8c080049 	stchi	0, cr0, [r8], {73}
    3c90:	01080049 	tsteq	r8, r9, asr #32
    3c94:	0006ed5d 	andeq	lr, r6, sp, asr sp
    3c98:	18761d00 	ldmdane	r6!, {r8, sl, fp, ip}^
    3c9c:	28010000 	stmdacs	r1, {}
    3ca0:	00003a02 	andeq	r3, r0, r2, lsl #20
    3ca4:	00162b00 	andseq	r2, r6, r0, lsl #22
    3ca8:	100c1e00 	andne	r1, ip, r0, lsl #28
    3cac:	2a010000 	bcs	43cb4 <__Stack_Size+0x438b4>
    3cb0:	00008e02 	andeq	r8, r0, r2, lsl #28
    3cb4:	6d742600 	ldclvs	6, cr2, [r4]
    3cb8:	2b010070 	blcs	43e80 <__Stack_Size+0x43a80>
    3cbc:	00003a02 	andeq	r3, r0, r2, lsl #20
    3cc0:	19032500 	stmdbne	r3, {r8, sl, sp}
    3cc4:	2b010000 	blcs	43ccc <__Stack_Size+0x438cc>
    3cc8:	00003a02 	andeq	r3, r0, r2, lsl #20
    3ccc:	00163e00 	andseq	r3, r6, r0, lsl #28
    3cd0:	01200000 	teqeq	r0, r0
    3cd4:	0000190f 	andeq	r1, r0, pc, lsl #18
    3cd8:	01024f01 	tsteq	r2, r1, lsl #30
    3cdc:	0800498c 	stmdaeq	r0, {r2, r3, r7, r8, fp, lr}
    3ce0:	080049a4 	stmdaeq	r0, {r2, r5, r7, r8, fp, lr}
    3ce4:	07225d01 	streq	r5, [r2, -r1, lsl #26]!
    3ce8:	761d0000 	ldrvc	r0, [sp], -r0
    3cec:	01000018 	tsteq	r0, r8, lsl r0
    3cf0:	003a024e 	eorseq	r0, sl, lr, asr #4
    3cf4:	165c0000 	ldrbne	r0, [ip], -r0
    3cf8:	74260000 	strtvc	r0, [r6]
    3cfc:	0100706d 	tsteq	r0, sp, rrx
    3d00:	003a0250 	eorseq	r0, sl, r0, asr r2
    3d04:	20000000 	andcs	r0, r0, r0
    3d08:	001a4501 	andseq	r4, sl, r1, lsl #10
    3d0c:	02670100 	rsbeq	r0, r7, #0	; 0x0
    3d10:	0049a401 	subeq	sl, r9, r1, lsl #8
    3d14:	0049bc08 	subeq	fp, r9, r8, lsl #24
    3d18:	575d0108 	ldrbpl	r0, [sp, -r8, lsl #2]
    3d1c:	1d000007 	stcne	0, cr0, [r0, #-28]
    3d20:	00001876 	andeq	r1, r0, r6, ror r8
    3d24:	3a026601 	bcc	9d530 <__Stack_Size+0x9d130>
    3d28:	6f000000 	svcvs	0x00000000
    3d2c:	26000016 	undefined
    3d30:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3d34:	3a026801 	bcc	9dd40 <__Stack_Size+0x9d940>
    3d38:	00000000 	andeq	r0, r0, r0
    3d3c:	18a9011c 	stmiane	r9!, {r2, r3, r4, r8}
    3d40:	85010000 	strhi	r0, [r1]
    3d44:	008e0102 	addeq	r0, lr, r2, lsl #2
    3d48:	49bc0000 	ldmibmi	ip!, {}
    3d4c:	49dc0800 	ldmibmi	ip, {fp}^
    3d50:	5d010800 	stcpl	8, cr0, [r1]
    3d54:	000007aa 	andeq	r0, r0, sl, lsr #15
    3d58:	0018761d 	andseq	r7, r8, sp, lsl r6
    3d5c:	02840100 	addeq	r0, r4, #0	; 0x0
    3d60:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d64:	00001682 	andeq	r1, r0, r2, lsl #13
    3d68:	00100c1e 	andseq	r0, r0, lr, lsl ip
    3d6c:	02860100 	addeq	r0, r6, #0	; 0x0
    3d70:	0000008e 	andeq	r0, r0, lr, lsl #1
    3d74:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    3d78:	02880100 	addeq	r0, r8, #0	; 0x0
    3d7c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d80:	00190323 	andseq	r0, r9, r3, lsr #6
    3d84:	02880100 	addeq	r0, r8, #0	; 0x0
    3d88:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d8c:	1c005301 	stcne	3, cr5, [r0], {1}
    3d90:	0019fe01 	andseq	pc, r9, r1, lsl #28
    3d94:	02ad0100 	adceq	r0, sp, #0	; 0x0
    3d98:	00003a01 	andeq	r3, r0, r1, lsl #20
    3d9c:	0049dc00 	subeq	sp, r9, r0, lsl #24
    3da0:	004a2008 	subeq	r2, sl, r8
    3da4:	075d0108 	ldrbeq	r0, [sp, -r8, lsl #2]
    3da8:	1d000008 	stcne	0, cr0, [r0, #-32]
    3dac:	00001876 	andeq	r1, r0, r6, ror r8
    3db0:	3a02ac01 	bcc	aedbc <__Stack_Size+0xae9bc>
    3db4:	95000000 	strls	r0, [r0]
    3db8:	25000016 	strcs	r0, [r0, #-22]
    3dbc:	00001a67 	andeq	r1, r0, r7, ror #20
    3dc0:	3a02ae01 	bcc	af5cc <__Stack_Size+0xaf1cc>
    3dc4:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    3dc8:	25000016 	strcs	r0, [r0, #-22]
    3dcc:	00000ebf 	strheq	r0, [r0], -pc
    3dd0:	3a02af01 	bcc	af9dc <__Stack_Size+0xaf5dc>
    3dd4:	e7000000 	str	r0, [r0, -r0]
    3dd8:	25000016 	strcs	r0, [r0, #-22]
    3ddc:	00001903 	andeq	r1, r0, r3, lsl #18
    3de0:	3a02af01 	bcc	af9ec <__Stack_Size+0xaf5ec>
    3de4:	10000000 	andne	r0, r0, r0
    3de8:	00000017 	andeq	r0, r0, r7, lsl r0
    3dec:	1763011c 	undefined
    3df0:	db010000 	blle	43df8 <__Stack_Size+0x439f8>
    3df4:	003a0102 	eorseq	r0, sl, r2, lsl #2
    3df8:	4a200000 	bmi	803e00 <__Stack_Size+0x803a00>
    3dfc:	4a340800 	bmi	d05e04 <__Stack_Size+0xd05a04>
    3e00:	5d010800 	stcpl	8, cr0, [r1]
    3e04:	00000850 	andeq	r0, r0, r0, asr r8
    3e08:	0018761d 	andseq	r7, r8, sp, lsl r6
    3e0c:	02da0100 	sbcseq	r0, sl, #0	; 0x0
    3e10:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e14:	0000172e 	andeq	r1, r0, lr, lsr #14
    3e18:	0017d325 	andseq	sp, r7, r5, lsr #6
    3e1c:	02dc0100 	sbcseq	r0, ip, #0	; 0x0
    3e20:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e24:	00001741 	andeq	r1, r0, r1, asr #14
    3e28:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    3e2c:	02dd0100 	sbcseq	r0, sp, #0	; 0x0
    3e30:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e34:	63012700 	movwvs	r2, #5888	; 0x1700
    3e38:	01000019 	tsteq	r0, r9, lsl r0
    3e3c:	003a01fa 	ldrshteq	r0, [sl], -sl
    3e40:	4a340000 	bmi	d03e48 <__Stack_Size+0xd03a48>
    3e44:	4a400800 	bmi	1005e4c <__Stack_Size+0x1005a4c>
    3e48:	17540800 	ldrbne	r0, [r4, -r0, lsl #16]
    3e4c:	01170000 	tsteq	r7, r0
    3e50:	000018ce 	andeq	r1, r0, lr, asr #17
    3e54:	4001eb01 	andmi	lr, r1, r1, lsl #22
    3e58:	4e08004a 	cdpmi	0, 0, cr0, cr8, cr10, {2}
    3e5c:	7f08004a 	svcvc	0x0008004a
    3e60:	92000017 	andls	r0, r0, #23	; 0x17
    3e64:	16000008 	strne	r0, [r0], -r8
    3e68:	00001ac6 	andeq	r1, r0, r6, asr #21
    3e6c:	003aea01 	eorseq	lr, sl, r1, lsl #20
    3e70:	17aa0000 	strne	r0, [sl, r0]!
    3e74:	28000000 	stmdacs	r0, {}
    3e78:	00184501 	andseq	r4, r8, r1, lsl #10
    3e7c:	01dd0100 	bicseq	r0, sp, r0, lsl #2
    3e80:	08004a50 	stmdaeq	r0, {r4, r6, r9, fp, lr}
    3e84:	08004a5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, fp, lr}
    3e88:	000017bd 	strheq	r1, [r0], -sp
    3e8c:	19e20128 	stmibne	r2!, {r3, r5, r8}^
    3e90:	d1010000 	tstle	r1, r0
    3e94:	004a5c01 	subeq	r5, sl, r1, lsl #24
    3e98:	004a6808 	subeq	r6, sl, r8, lsl #16
    3e9c:	0017e808 	andseq	lr, r7, r8, lsl #16
    3ea0:	c1012800 	tstgt	r1, r0, lsl #16
    3ea4:	01000017 	tsteq	r0, r7, lsl r0
    3ea8:	4a6801c5 	bmi	1a045c4 <__Stack_Size+0x1a041c4>
    3eac:	4a740800 	bmi	1d05eb4 <__Stack_Size+0x1d05ab4>
    3eb0:	18130800 	ldmdane	r3, {fp}
    3eb4:	01280000 	teqeq	r8, r0
    3eb8:	00001791 	muleq	r0, r1, r7
    3ebc:	7401b901 	strvc	fp, [r1], #-2305
    3ec0:	8008004a 	andhi	r0, r8, sl, asr #32
    3ec4:	3e08004a 	cdpcc	0, 0, cr0, cr8, cr10, {2}
    3ec8:	00000018 	andeq	r0, r0, r8, lsl r0
    3ecc:	00000243 	andeq	r0, r0, r3, asr #4
    3ed0:	10070002 	andne	r0, r7, r2
    3ed4:	01040000 	tsteq	r4, r0
    3ed8:	00000000 	andeq	r0, r0, r0
    3edc:	001bbd01 	andseq	fp, fp, r1, lsl #26
    3ee0:	0001c500 	andeq	ip, r1, r0, lsl #10
    3ee4:	004a8000 	subeq	r8, sl, r0
    3ee8:	004b6008 	subeq	r6, fp, r8
    3eec:	000f3608 	andeq	r3, pc, r8, lsl #12
    3ef0:	05040200 	streq	r0, [r4, #-512]
    3ef4:	00002fc9 	andeq	r2, r0, r9, asr #31
    3ef8:	3f050202 	svccc	0x00050202
    3efc:	02000000 	andeq	r0, r0, #0	; 0x0
    3f00:	00c00601 	sbceq	r0, r0, r1, lsl #12
    3f04:	75030000 	strvc	r0, [r3]
    3f08:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    3f0c:	00004527 	andeq	r4, r0, r7, lsr #10
    3f10:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3f14:	00003043 	andeq	r3, r0, r3, asr #32
    3f18:	3a070202 	bcc	1c4728 <__Stack_Size+0x1c4328>
    3f1c:	03000001 	movweq	r0, #1	; 0x1
    3f20:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    3f24:	00005d29 	andeq	r5, r0, r9, lsr #26
    3f28:	08010200 	stmdaeq	r1, {r9}
    3f2c:	000000be 	strheq	r0, [r0], -lr
    3f30:	00004504 	andeq	r4, r0, r4, lsl #10
    3f34:	02010500 	andeq	r0, r1, #0	; 0x0
    3f38:	00007e39 	andeq	r7, r0, r9, lsr lr
    3f3c:	15690600 	strbne	r0, [r9, #-1536]!
    3f40:	07000000 	streq	r0, [r0, -r0]
    3f44:	00544553 	subseq	r4, r4, r3, asr r5
    3f48:	ae080001 	cdpge	0, 0, cr0, cr8, cr1, {0}
    3f4c:	0200001e 	andeq	r0, r0, #30	; 0x1e
    3f50:	00006939 	andeq	r6, r0, r9, lsr r9
    3f54:	02010500 	andeq	r0, r1, #0	; 0x0
    3f58:	00009e3b 	andeq	r9, r0, fp, lsr lr
    3f5c:	07890600 	streq	r0, [r9, r0, lsl #12]
    3f60:	06000000 	streq	r0, [r0], -r0
    3f64:	000007a9 	andeq	r0, r0, r9, lsr #15
    3f68:	0b080001 	bleq	203f74 <__Stack_Size+0x203b74>
    3f6c:	02000009 	andeq	r0, r0, #9	; 0x9
    3f70:	0000893b 	andeq	r8, r0, fp, lsr r9
    3f74:	07040900 	streq	r0, [r4, -r0, lsl #18]
    3f78:	a403080a 	strge	r0, [r3], #-2058
    3f7c:	0000d301 	andeq	sp, r0, r1, lsl #6
    3f80:	52430b00 	subpl	r0, r3, #0	; 0x0
    3f84:	01a50300 	undefined instruction 0x01a50300
    3f88:	00000064 	andeq	r0, r0, r4, rrx
    3f8c:	0b002302 	bleq	cb9c <__Stack_Size+0xc79c>
    3f90:	00525343 	subseq	r5, r2, r3, asr #6
    3f94:	6401a603 	strvs	sl, [r1], #-1539
    3f98:	02000000 	andeq	r0, r0, #0	; 0x0
    3f9c:	0c000423 	cfstrseq	mvf0, [r0], {35}
    3fa0:	001c2401 	andseq	r2, ip, r1, lsl #8
    3fa4:	01520100 	cmpeq	r2, r0, lsl #2
    3fa8:	08004a80 	stmdaeq	r0, {r7, r9, fp, lr}
    3fac:	08004a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, lr}
    3fb0:	00f85d01 	rscseq	r5, r8, r1, lsl #26
    3fb4:	260d0000 	strcs	r0, [sp], -r0
    3fb8:	0100000e 	tsteq	r0, lr
    3fbc:	00009e51 	andeq	r9, r0, r1, asr lr
    3fc0:	00500100 	subseq	r0, r0, r0, lsl #2
    3fc4:	1bb2010c 	blne	fec843fc <SCS_BASE+0x1ec763fc>
    3fc8:	62010000 	andvs	r0, r1, #0	; 0x0
    3fcc:	004a8c01 	subeq	r8, sl, r1, lsl #24
    3fd0:	004a9808 	subeq	r9, sl, r8, lsl #16
    3fd4:	1d5d0108 	ldfnee	f0, [sp, #-32]
    3fd8:	0d000001 	stceq	0, cr0, [r0, #-4]
    3fdc:	00000e26 	andeq	r0, r0, r6, lsr #28
    3fe0:	009e6101 	addseq	r6, lr, r1, lsl #2
    3fe4:	50010000 	andpl	r0, r1, r0
    3fe8:	df010c00 	svcle	0x00010c00
    3fec:	0100001b 	tsteq	r0, fp, lsl r0
    3ff0:	4a98017b 	bmi	fe6045e4 <SCS_BASE+0x1e5f65e4>
    3ff4:	4aac0800 	bmi	feb05ffc <SCS_BASE+0x1eaf7ffc>
    3ff8:	5d010800 	stcpl	8, cr0, [r1]
    3ffc:	00000153 	andeq	r0, r0, r3, asr r1
    4000:	001b9c0e 	andseq	r9, fp, lr, lsl #24
    4004:	3a7a0100 	bcc	1e8440c <__Stack_Size+0x1e8400c>
    4008:	69000000 	stmdbvs	r0, {}
    400c:	0f000018 	svceq	0x00000018
    4010:	00000ebf 	strheq	r0, [r0], -pc
    4014:	003a7c01 	eorseq	r7, sl, r1, lsl #24
    4018:	187c0000 	ldmdane	ip!, {}^
    401c:	0c000000 	stceq	0, cr0, [r0], {0}
    4020:	001c3801 	andseq	r3, ip, r1, lsl #16
    4024:	01960100 	orrseq	r0, r6, r0, lsl #2
    4028:	08004aac 	stmdaeq	r0, {r2, r3, r5, r7, r9, fp, lr}
    402c:	08004ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp, lr}
    4030:	01785d01 	cmneq	r8, r1, lsl #26
    4034:	260d0000 	strcs	r0, [sp], -r0
    4038:	0100000e 	tsteq	r0, lr
    403c:	00009e95 	muleq	r0, r5, lr
    4040:	00500100 	subseq	r0, r0, r0, lsl #2
    4044:	1bf20110 	blne	ffc8448c <SCS_BASE+0x1fc7648c>
    4048:	f3010000 	vhadd.u8	d0, d1, d0
    404c:	00007e01 	andeq	r7, r0, r1, lsl #28
    4050:	004ab800 	subeq	fp, sl, r0, lsl #16
    4054:	004acc08 	subeq	ip, sl, r8, lsl #24
    4058:	ae5d0108 	rdfgee	f0, f5, #0.0
    405c:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    4060:	00001ba9 	andeq	r1, r0, r9, lsr #23
    4064:	003af201 	eorseq	pc, sl, r1, lsl #4
    4068:	189a0000 	ldmne	sl, {}
    406c:	0c110000 	ldceq	0, cr0, [r1], {0}
    4070:	01000010 	tsteq	r0, r0, lsl r0
    4074:	00007ef4 	strdeq	r7, [r0], -r4
    4078:	01120000 	tsteq	r2, r0
    407c:	00001b75 	andeq	r1, r0, r5, ror fp
    4080:	01011101 	tsteq	r1, r1, lsl #2
    4084:	08004acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, lr}
    4088:	08004adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp, lr}
    408c:	01d55d01 	bicseq	r5, r5, r1, lsl #26
    4090:	a9130000 	ldmdbge	r3, {}
    4094:	0100001b 	tsteq	r0, fp, lsl r0
    4098:	003a0110 	eorseq	r0, sl, r0, lsl r1
    409c:	50010000 	andpl	r0, r1, r0
    40a0:	60011400 	andvs	r1, r1, r0, lsl #8
    40a4:	0100001b 	tsteq	r0, fp, lsl r0
    40a8:	4adc01d9 	bmi	ff704814 <SCS_BASE+0x1f6f6814>
    40ac:	4b100800 	blmi	4060b4 <__Stack_Size+0x405cb4>
    40b0:	18ad0800 	stmiane	sp!, {fp}
    40b4:	01150000 	tsteq	r5, r0
    40b8:	00001c04 	andeq	r1, r0, r4, lsl #24
    40bc:	1001ae01 	andne	sl, r1, r1, lsl #28
    40c0:	4808004b 	stmdami	r8, {r0, r1, r3, r6}
    40c4:	d808004b 	stmdale	r8, {r0, r1, r3, r6}
    40c8:	31000018 	tstcc	r0, r8, lsl r0
    40cc:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    40d0:	00001b8e 	andeq	r1, r0, lr, lsl #23
    40d4:	003aad01 	eorseq	sl, sl, r1, lsl #26
    40d8:	19030000 	stmdbne	r3, {}
    40dc:	160e0000 	strne	r0, [lr], -r0
    40e0:	0100001c 	tsteq	r0, ip, lsl r0
    40e4:	000053ad 	andeq	r5, r0, sp, lsr #7
    40e8:	00191600 	andseq	r1, r9, r0, lsl #12
    40ec:	0ebf0f00 	cdpeq	15, 11, cr0, cr15, cr0, {0}
    40f0:	af010000 	svcge	0x00010000
    40f4:	0000003a 	andeq	r0, r0, sl, lsr r0
    40f8:	00001934 	andeq	r1, r0, r4, lsr r9
    40fc:	83011400 	movwhi	r1, #5120	; 0x1400
    4100:	0100001b 	tsteq	r0, fp, lsl r0
    4104:	4b480144 	blmi	120461c <__Stack_Size+0x120421c>
    4108:	4b600800 	blmi	1806110 <__Stack_Size+0x1805d10>
    410c:	195d0800 	ldmdbne	sp, {fp}^
    4110:	b9000000 	stmdblt	r0, {}
    4114:	02000008 	andeq	r0, r0, #8	; 0x8
    4118:	00114700 	andseq	r4, r1, r0, lsl #14
    411c:	00010400 	andeq	r0, r1, r0, lsl #8
    4120:	01000000 	tsteq	r0, r0
    4124:	00001fb6 	strheq	r1, [r0], -r6
    4128:	000001c5 	andeq	r0, r0, r5, asr #3
    412c:	08004b60 	stmdaeq	r0, {r5, r6, r8, r9, fp, lr}
    4130:	08004f04 	stmdaeq	r0, {r2, r8, r9, sl, fp, lr}
    4134:	0000100c 	andeq	r1, r0, ip
    4138:	c9050402 	stmdbgt	r5, {r1, sl}
    413c:	0200002f 	andeq	r0, r0, #47	; 0x2f
    4140:	003f0502 	eorseq	r0, pc, r2, lsl #10
    4144:	01020000 	tsteq	r2, r0
    4148:	0000c006 	andeq	ip, r0, r6
    414c:	33750300 	cmncc	r5, #0	; 0x0
    4150:	27020032 	smladxcs	r2, r2, r0, r0
    4154:	00000045 	andeq	r0, r0, r5, asr #32
    4158:	43070402 	movwmi	r0, #29698	; 0x7402
    415c:	02000030 	andeq	r0, r0, #48	; 0x30
    4160:	013a0702 	teqeq	sl, r2, lsl #14
    4164:	75030000 	strvc	r0, [r3]
    4168:	29020038 	stmdbcs	r2, {r3, r4, r5}
    416c:	0000005d 	andeq	r0, r0, sp, asr r0
    4170:	be080102 	adflte	f0, f0, f2
    4174:	04000000 	streq	r0, [r0]
    4178:	00000045 	andeq	r0, r0, r5, asr #32
    417c:	39020105 	stmdbcc	r2, {r0, r2, r8}
    4180:	0000007e 	andeq	r0, r0, lr, ror r0
    4184:	00156906 	andseq	r6, r5, r6, lsl #18
    4188:	53070000 	movwpl	r0, #28672	; 0x7000
    418c:	01005445 	tsteq	r0, r5, asr #8
    4190:	1eae0800 	cdpne	8, 10, cr0, cr14, cr0, {0}
    4194:	39020000 	stmdbcc	r2, {}
    4198:	00000069 	andeq	r0, r0, r9, rrx
    419c:	001ca808 	andseq	sl, ip, r8, lsl #16
    41a0:	69390200 	ldmdbvs	r9!, {r9}
    41a4:	05000000 	streq	r0, [r0]
    41a8:	a93b0201 	ldmdbge	fp!, {r0, r9}
    41ac:	06000000 	streq	r0, [r0], -r0
    41b0:	00000789 	andeq	r0, r0, r9, lsl #15
    41b4:	07a90600 	streq	r0, [r9, r0, lsl #12]!
    41b8:	00010000 	andeq	r0, r1, r0
    41bc:	00090b08 	andeq	r0, r9, r8, lsl #22
    41c0:	943b0200 	ldrtls	r0, [fp], #-512
    41c4:	05000000 	streq	r0, [r0]
    41c8:	c93e0201 	ldmdbgt	lr!, {r0, r9}
    41cc:	06000000 	streq	r0, [r0], -r0
    41d0:	000007f2 	strdeq	r0, [r0], -r2
    41d4:	07a10600 	streq	r0, [r1, r0, lsl #12]!
    41d8:	00010000 	andeq	r0, r1, r0
    41dc:	0007c108 	andeq	ip, r7, r8, lsl #2
    41e0:	b43e0200 	ldrtlt	r0, [lr], #-512
    41e4:	09000000 	stmdbeq	r0, {}
    41e8:	280a0704 	stmdacs	sl, {r2, r8, r9, sl}
    41ec:	7601ab03 	strvc	sl, [r1], -r3, lsl #22
    41f0:	0b000001 	bleq	41fc <__Stack_Size+0x3dfc>
    41f4:	03005243 	movweq	r5, #579	; 0x243
    41f8:	006401ac 	rsbeq	r0, r4, ip, lsr #3
    41fc:	23020000 	movwcs	r0, #8192	; 0x2000
    4200:	1d0d0c00 	stcne	12, cr0, [sp]
    4204:	ad030000 	stcge	0, cr0, [r3]
    4208:	00006401 	andeq	r6, r0, r1, lsl #8
    420c:	04230200 	strteq	r0, [r3], #-512
    4210:	5249430b 	subpl	r4, r9, #738197504	; 0x2c000000
    4214:	01ae0300 	undefined instruction 0x01ae0300
    4218:	00000064 	andeq	r0, r0, r4, rrx
    421c:	0c082302 	stceq	3, cr2, [r8], {2}
    4220:	00001dcc 	andeq	r1, r0, ip, asr #27
    4224:	6401af03 	strvs	sl, [r1], #-3843
    4228:	02000000 	andeq	r0, r0, #0	; 0x0
    422c:	490c0c23 	stmdbmi	ip, {r0, r1, r5, sl, fp}
    4230:	0300001c 	movweq	r0, #28	; 0x1c
    4234:	006401b0 	strhteq	r0, [r4], #-16
    4238:	23020000 	movwcs	r0, #8192	; 0x2000
    423c:	1dee0c10 	stclne	12, cr0, [lr, #64]!
    4240:	b1030000 	tstlt	r3, r0
    4244:	00006401 	andeq	r6, r0, r1, lsl #8
    4248:	14230200 	strtne	r0, [r3], #-512
    424c:	001e260c 	andseq	r2, lr, ip, lsl #12
    4250:	01b20300 	undefined instruction 0x01b20300
    4254:	00000064 	andeq	r0, r0, r4, rrx
    4258:	0c182302 	ldceq	3, cr2, [r8], {2}
    425c:	00001d21 	andeq	r1, r0, r1, lsr #26
    4260:	6401b303 	strvs	fp, [r1], #-771
    4264:	02000000 	andeq	r0, r0, #0	; 0x0
    4268:	b10c1c23 	tstlt	ip, r3, lsr #24
    426c:	0300001c 	movweq	r0, #28	; 0x1c
    4270:	006401b4 	strhteq	r0, [r4], #-20
    4274:	23020000 	movwcs	r0, #8192	; 0x2000
    4278:	53430b20 	movtpl	r0, #15136	; 0x3b20
    427c:	b5030052 	strlt	r0, [r3, #-82]
    4280:	00006401 	andeq	r6, r0, r1, lsl #8
    4284:	24230200 	strtcs	r0, [r3], #-512
    4288:	04140d00 	ldreq	r0, [r4], #-3328
    428c:	0001c51a 	andeq	ip, r1, sl, lsl r5
    4290:	1f0c0e00 	svcne	0x000c0e00
    4294:	1b040000 	blne	10429c <__Stack_Size+0x103e9c>
    4298:	0000003a 	andeq	r0, r0, sl, lsr r0
    429c:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    42a0:	00001d12 	andeq	r1, r0, r2, lsl sp
    42a4:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    42a8:	23020000 	movwcs	r0, #8192	; 0x2000
    42ac:	1f750e04 	svcne	0x00750e04
    42b0:	1d040000 	stcne	0, cr0, [r4]
    42b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    42b8:	0e082302 	cdpeq	3, 0, cr2, cr8, cr2, {0}
    42bc:	00001f28 	andeq	r1, r0, r8, lsr #30
    42c0:	003a1e04 	eorseq	r1, sl, r4, lsl #28
    42c4:	23020000 	movwcs	r0, #8192	; 0x2000
    42c8:	1e6e0e0c 	cdpne	14, 6, cr0, cr14, cr12, {0}
    42cc:	1f040000 	svcne	0x00040000
    42d0:	0000003a 	andeq	r0, r0, sl, lsr r0
    42d4:	00102302 	andseq	r2, r0, r2, lsl #6
    42d8:	001cda08 	andseq	sp, ip, r8, lsl #20
    42dc:	76200400 	strtvc	r0, [r0], -r0, lsl #8
    42e0:	0f000001 	svceq	0x00000001
    42e4:	001ea701 	andseq	sl, lr, r1, lsl #14
    42e8:	03de0100 	bicseq	r0, lr, #0	; 0x0
    42ec:	00007e01 	andeq	r7, r0, r1, lsl #28
    42f0:	02140100 	andseq	r0, r4, #0	; 0x0
    42f4:	7f100000 	svcvc	0x00100000
    42f8:	0100001e 	tsteq	r0, lr, lsl r0
    42fc:	005303dd 	ldrsbeq	r0, [r3], #-61
    4300:	74110000 	ldrvc	r0, [r1]
    4304:	0100706d 	tsteq	r0, sp, rrx
    4308:	003a03df 	ldrsbteq	r0, [sl], -pc
    430c:	05120000 	ldreq	r0, [r2]
    4310:	0100001e 	tsteq	r0, lr, lsl r0
    4314:	003a03e0 	eorseq	r0, sl, r0, ror #7
    4318:	0c120000 	ldceq	0, cr0, [r2], {0}
    431c:	01000010 	tsteq	r0, r0, lsl r0
    4320:	007e03e1 	rsbseq	r0, lr, r1, ror #7
    4324:	13000000 	movwne	r0, #0	; 0x0
    4328:	001d3d01 	andseq	r3, sp, r1, lsl #26
    432c:	017d0100 	cmneq	sp, r0, lsl #2
    4330:	08004b60 	stmdaeq	r0, {r5, r6, r8, r9, fp, lr}
    4334:	08004ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp, lr}
    4338:	01145d01 	tsteq	r4, r1, lsl #26
    433c:	00001efe 	strdeq	r1, [r0], -lr
    4340:	a001a001 	andge	sl, r1, r1
    4344:	d408004b 	strle	r0, [r8], #-75
    4348:	0108004b 	tsteq	r8, fp, asr #32
    434c:	00024c5d 	andeq	r4, r2, sp, asr ip
    4350:	1f5c1500 	svcne	0x005c1500
    4354:	9f010000 	svcls	0x00010000
    4358:	0000003a 	andeq	r0, r0, sl, lsr r0
    435c:	16005001 	strne	r5, [r0], -r1
    4360:	001d4801 	andseq	r4, sp, r1, lsl #16
    4364:	01c70100 	biceq	r0, r7, r0, lsl #2
    4368:	000000c9 	andeq	r0, r0, r9, asr #1
    436c:	08004bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp, lr}
    4370:	08004c04 	stmdaeq	r0, {r2, sl, fp, lr}
    4374:	0000197c 	andeq	r1, r0, ip, ror r9
    4378:	000002f1 	strdeq	r0, [r0], -r1
    437c:	001e2e17 	andseq	r2, lr, r7, lsl lr
    4380:	64c80100 	strbvs	r0, [r8], #256
    4384:	9b000000 	blls	438c <__Stack_Size+0x3f8c>
    4388:	18000019 	stmdane	r0, {r0, r3, r4}
    438c:	00000e74 	andeq	r0, r0, r4, ror lr
    4390:	00c9c901 	sbceq	ip, r9, r1, lsl #18
    4394:	f4180000 	undefined instruction 0xf4180000
    4398:	0100001e 	tsteq	r0, lr, lsl r0
    439c:	00007eca 	andeq	r7, r0, sl, asr #29
    43a0:	01d01900 	bicseq	r1, r0, r0, lsl #18
    43a4:	4bd80000 	blmi	ff6043ac <SCS_BASE+0x1f5f63ac>
    43a8:	00e00800 	rsceq	r0, r0, r0, lsl #16
    43ac:	cf010000 	svcgt	0x00010000
    43b0:	000002be 	strheq	r0, [r0], -lr
    43b4:	0001e31a 	andeq	lr, r1, sl, lsl r3
    43b8:	00f81b00 	rscseq	r1, r8, r0, lsl #22
    43bc:	ef1c0000 	svc	0x001c0000
    43c0:	1d000001 	stcne	0, cr0, [r0, #-4]
    43c4:	000001fb 	strdeq	r0, [r0], -fp
    43c8:	071c5201 	ldreq	r5, [ip, -r1, lsl #4]
    43cc:	00000002 	andeq	r0, r0, r2
    43d0:	01d01e00 	bicseq	r1, r0, r0, lsl #28
    43d4:	4bf20000 	blmi	ffc843dc <SCS_BASE+0x1fc763dc>
    43d8:	4bfc0800 	blmi	fff063e0 <SCS_BASE+0x1fef83e0>
    43dc:	d4010800 	strle	r0, [r1], #-2048
    43e0:	0001e31a 	andeq	lr, r1, sl, lsl r3
    43e4:	4bf21f00 	blmi	ffc8bfec <SCS_BASE+0x1fc7dfec>
    43e8:	4bfc0800 	blmi	fff063f0 <SCS_BASE+0x1fef83f0>
    43ec:	ef1c0800 	svc	0x001c0800
    43f0:	20000001 	andcs	r0, r0, r1
    43f4:	000001fb 	strdeq	r0, [r0], -fp
    43f8:	000019c6 	andeq	r1, r0, r6, asr #19
    43fc:	0002071c 	andeq	r0, r2, ip, lsl r7
    4400:	00000000 	andeq	r0, r0, r0
    4404:	1e500114 	mrcne	1, 2, r0, cr0, cr4, {0}
    4408:	ea010000 	b	44410 <__Stack_Size+0x44010>
    440c:	004c0401 	subeq	r0, ip, r1, lsl #8
    4410:	004c1808 	subeq	r1, ip, r8, lsl #16
    4414:	235d0108 	cmpcs	sp, #2	; 0x2
    4418:	15000003 	strne	r0, [r0, #-3]
    441c:	00001e5a 	andeq	r1, r0, sl, asr lr
    4420:	0053e901 	subseq	lr, r3, r1, lsl #18
    4424:	50010000 	andpl	r0, r1, r0
    4428:	000ebf21 	andeq	fp, lr, r1, lsr #30
    442c:	3aeb0100 	bcc	ffac4834 <SCS_BASE+0x1fab6834>
    4430:	01000000 	tsteq	r0, r0
    4434:	01220053 	qsubeq	r0, r3, r2
    4438:	00002010 	andeq	r2, r0, r0, lsl r0
    443c:	01010701 	tsteq	r1, r1, lsl #14
    4440:	08004c18 	stmdaeq	r0, {r3, r4, sl, fp, lr}
    4444:	08004c24 	stmdaeq	r0, {r2, r5, sl, fp, lr}
    4448:	034a5d01 	movteq	r5, #44289	; 0xad01
    444c:	26230000 	strtcs	r0, [r3], -r0
    4450:	0100000e 	tsteq	r0, lr
    4454:	00a90106 	adceq	r0, r9, r6, lsl #2
    4458:	50010000 	andpl	r0, r1, r0
    445c:	86012200 	strhi	r2, [r1], -r0, lsl #4
    4460:	0100001d 	tsteq	r0, sp, lsl r0
    4464:	24010120 	strcs	r0, [r1], #-288
    4468:	3808004c 	stmdacc	r8, {r2, r3, r6}
    446c:	0108004c 	tsteq	r8, ip, asr #32
    4470:	0003915d 	andeq	r9, r3, sp, asr r1
    4474:	1e882400 	cdpne	4, 8, cr2, cr8, cr0, {0}
    4478:	1f010000 	svcne	0x00010000
    447c:	00003a01 	andeq	r3, r0, r1, lsl #20
    4480:	0019d900 	andseq	sp, r9, r0, lsl #18
    4484:	1cec2300 	stclne	3, cr2, [ip]
    4488:	1f010000 	svcne	0x00010000
    448c:	00003a01 	andeq	r3, r0, r1, lsl #20
    4490:	25510100 	ldrbcs	r0, [r1, #-256]
    4494:	00000ebf 	strheq	r0, [r0], -pc
    4498:	3a012101 	bcc	4c8a4 <__Stack_Size+0x4c4a4>
    449c:	ec000000 	stc	0, cr0, [r0], {0}
    44a0:	00000019 	andeq	r0, r0, r9, lsl r0
    44a4:	1ccf0122 	stfnee	f0, [pc], {34}
    44a8:	3d010000 	stccc	0, cr0, [r1]
    44ac:	4c380101 	ldfmis	f0, [r8], #-4
    44b0:	4c440800 	mcrrmi	8, 0, r0, r4, cr0
    44b4:	5d010800 	stcpl	8, cr0, [r1]
    44b8:	000003b8 	strheq	r0, [r0], -r8
    44bc:	000e2623 	andeq	r2, lr, r3, lsr #12
    44c0:	013c0100 	teqeq	ip, r0, lsl #2
    44c4:	000000a9 	andeq	r0, r0, r9, lsr #1
    44c8:	22005001 	andcs	r5, r0, #1	; 0x1
    44cc:	001e9601 	andseq	r9, lr, r1, lsl #12
    44d0:	01500100 	cmpeq	r0, r0, lsl #2
    44d4:	004c4401 	subeq	r4, ip, r1, lsl #8
    44d8:	004c5808 	subeq	r5, ip, r8, lsl #16
    44dc:	f15d0108 	undefined instruction 0xf15d0108
    44e0:	24000003 	strcs	r0, [r0], #-3
    44e4:	00001f64 	andeq	r1, r0, r4, ror #30
    44e8:	3a014f01 	bcc	580f4 <__Stack_Size+0x57cf4>
    44ec:	0a000000 	beq	44f4 <__Stack_Size+0x40f4>
    44f0:	2500001a 	strcs	r0, [r0, #-26]
    44f4:	00000ebf 	strheq	r0, [r0], -pc
    44f8:	3a015101 	bcc	58904 <__Stack_Size+0x58504>
    44fc:	1d000000 	stcne	0, cr0, [r0]
    4500:	0000001a 	andeq	r0, r0, sl, lsl r0
    4504:	1db80126 	ldfnes	f0, [r8, #152]!
    4508:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
    450c:	00530101 	subseq	r0, r3, r1, lsl #2
    4510:	4c580000 	mrami	r0, r8, acc0
    4514:	4c680800 	stclmi	8, cr0, [r8]
    4518:	5d010800 	stcpl	8, cr0, [r1]
    451c:	20010122 	andcs	r0, r1, r2, lsr #2
    4520:	85010000 	strhi	r0, [r1]
    4524:	4c680101 	stfmie	f0, [r8], #-4
    4528:	4c7c0800 	ldclmi	8, cr0, [ip]
    452c:	5d010800 	stcpl	8, cr0, [r1]
    4530:	00000442 	andeq	r0, r0, r2, asr #8
    4534:	001ee924 	andseq	lr, lr, r4, lsr #18
    4538:	01840100 	orreq	r0, r4, r0, lsl #2
    453c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4540:	00001a3b 	andeq	r1, r0, fp, lsr sl
    4544:	000ebf25 	andeq	fp, lr, r5, lsr #30
    4548:	01860100 	orreq	r0, r6, r0, lsl #2
    454c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4550:	00001a4e 	andeq	r1, r0, lr, asr #20
    4554:	f5012200 	undefined instruction 0xf5012200
    4558:	0100001d 	tsteq	r0, sp, lsl r0
    455c:	7c0101a6 	stfvcs	f0, [r1], {166}
    4560:	9008004c 	andls	r0, r8, ip, asr #32
    4564:	0108004c 	tsteq	r8, ip, asr #32
    4568:	00047b5d 	andeq	r7, r4, sp, asr fp
    456c:	1c522400 	cfldrdne	mvd2, [r2], {0}
    4570:	a5010000 	strge	r0, [r1]
    4574:	00003a01 	andeq	r3, r0, r1, lsl #20
    4578:	001a6c00 	andseq	r6, sl, r0, lsl #24
    457c:	0ebf2500 	cdpeq	5, 11, cr2, cr15, cr0, {0}
    4580:	a7010000 	strge	r0, [r1, -r0]
    4584:	00003a01 	andeq	r3, r0, r1, lsl #20
    4588:	001a7f00 	andseq	r7, sl, r0, lsl #30
    458c:	01220000 	teqeq	r2, r0
    4590:	00002038 	andeq	r2, r0, r8, lsr r0
    4594:	0101c701 	tsteq	r1, r1, lsl #14
    4598:	08004c90 	stmdaeq	r0, {r4, r7, sl, fp, lr}
    459c:	08004ca4 	stmdaeq	r0, {r2, r5, r7, sl, fp, lr}
    45a0:	04b05d01 	ldrteq	r5, [r0], #3329
    45a4:	52230000 	eorpl	r0, r3, #0	; 0x0
    45a8:	0100001c 	tsteq	r0, ip, lsl r0
    45ac:	003a01c6 	eorseq	r0, sl, r6, asr #3
    45b0:	50010000 	andpl	r0, r1, r0
    45b4:	000ebf27 	andeq	fp, lr, r7, lsr #30
    45b8:	01c80100 	biceq	r0, r8, r0, lsl #2
    45bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    45c0:	22005301 	andcs	r5, r0, #67108864	; 0x4000000
    45c4:	001f3801 	andseq	r3, pc, r1, lsl #16
    45c8:	01ea0100 	mvneq	r0, r0, lsl #2
    45cc:	004ca401 	subeq	sl, ip, r1, lsl #8
    45d0:	004cc008 	subeq	ip, ip, r8
    45d4:	e55d0108 	ldrb	r0, [sp, #-264]
    45d8:	23000004 	movwcs	r0, #4	; 0x4
    45dc:	00002023 	andeq	r2, r0, r3, lsr #32
    45e0:	5301e901 	movwpl	lr, #6401	; 0x1901
    45e4:	01000000 	tsteq	r0, r0
    45e8:	0e262350 	mcreq	3, 1, r2, cr6, cr0, {2}
    45ec:	e9010000 	stmdb	r1, {}
    45f0:	0000a901 	andeq	sl, r0, r1, lsl #18
    45f4:	00510100 	subseq	r0, r1, r0, lsl #2
    45f8:	1d9c0122 	ldfnes	f0, [ip, #136]
    45fc:	09010000 	stmdbeq	r1, {}
    4600:	4cc00102 	stfmie	f0, [r0], {2}
    4604:	4ccc0800 	stclmi	8, cr0, [ip], {0}
    4608:	5d010800 	stcpl	8, cr0, [r1]
    460c:	0000050c 	andeq	r0, r0, ip, lsl #10
    4610:	001eca23 	andseq	ip, lr, r3, lsr #20
    4614:	02080100 	andeq	r0, r8, #0	; 0x0
    4618:	0000003a 	andeq	r0, r0, sl, lsr r0
    461c:	22005001 	andcs	r5, r0, #1	; 0x1
    4620:	001c5b01 	andseq	r5, ip, r1, lsl #22
    4624:	021e0100 	andseq	r0, lr, #0	; 0x0
    4628:	004ccc01 	subeq	ip, ip, r1, lsl #24
    462c:	004ce008 	subeq	lr, ip, r8
    4630:	455d0108 	ldrbmi	r0, [sp, #-264]
    4634:	24000005 	strcs	r0, [r0], #-5
    4638:	00001cc5 	andeq	r1, r0, r5, asr #25
    463c:	3a021d01 	bcc	8ba48 <__Stack_Size+0x8b648>
    4640:	9d000000 	stcls	0, cr0, [r0]
    4644:	2500001a 	strcs	r0, [r0, #-26]
    4648:	00000ebf 	strheq	r0, [r0], -pc
    464c:	3a021f01 	bcc	8c258 <__Stack_Size+0x8be58>
    4650:	b0000000 	andlt	r0, r0, r0
    4654:	0000001a 	andeq	r0, r0, sl, lsl r0
    4658:	1f850122 	svcne	0x00850122
    465c:	3d010000 	stccc	0, cr0, [r1]
    4660:	4ce00102 	stfmie	f0, [r0], #8
    4664:	4d000800 	stcmi	8, cr0, [r0]
    4668:	5d010800 	stcpl	8, cr0, [r1]
    466c:	0000056c 	andeq	r0, r0, ip, ror #10
    4670:	001c9923 	andseq	r9, ip, r3, lsr #18
    4674:	023c0100 	eorseq	r0, ip, #0	; 0x0
    4678:	00000053 	andeq	r0, r0, r3, asr r0
    467c:	22005001 	andcs	r5, r0, #1	; 0x1
    4680:	001dad01 	andseq	sl, sp, r1, lsl #26
    4684:	02640100 	rsbeq	r0, r4, #0	; 0x0
    4688:	004d0001 	subeq	r0, sp, r1
    468c:	004d0c08 	subeq	r0, sp, r8, lsl #24
    4690:	935d0108 	cmpls	sp, #2	; 0x2
    4694:	23000005 	movwcs	r0, #5	; 0x5
    4698:	00000e26 	andeq	r0, r0, r6, lsr #28
    469c:	a9026301 	stmdbge	r2, {r0, r8, r9, sp, lr}
    46a0:	01000000 	tsteq	r0, r0
    46a4:	01220050 	qsubeq	r0, r0, r2
    46a8:	00001eb9 	strheq	r1, [r0], -r9
    46ac:	01027a01 	tsteq	r2, r1, lsl #20
    46b0:	08004d0c 	stmdaeq	r0, {r2, r3, r8, sl, fp, lr}
    46b4:	08004d1c 	stmdaeq	r0, {r2, r3, r4, r8, sl, fp, lr}
    46b8:	05bc5d01 	ldreq	r5, [ip, #3329]!
    46bc:	5e240000 	cdppl	0, 2, cr0, cr4, cr0, {0}
    46c0:	0100001d 	tsteq	r0, sp, lsl r0
    46c4:	003a0279 	eorseq	r0, sl, r9, ror r2
    46c8:	1ace0000 	bne	ff3846d0 <SCS_BASE+0x1f3766d0>
    46cc:	22000000 	andcs	r0, r0, #0	; 0x0
    46d0:	001fd801 	andseq	sp, pc, r1, lsl #16
    46d4:	028d0100 	addeq	r0, sp, #0	; 0x0
    46d8:	004d1c01 	subeq	r1, sp, r1, lsl #24
    46dc:	004d2808 	subeq	r2, sp, r8, lsl #16
    46e0:	e35d0108 	cmp	sp, #2	; 0x2
    46e4:	23000005 	movwcs	r0, #5	; 0x5
    46e8:	00000e26 	andeq	r0, r0, r6, lsr #28
    46ec:	a9028c01 	stmdbge	r2, {r0, sl, fp, pc}
    46f0:	01000000 	tsteq	r0, r0
    46f4:	01220050 	qsubeq	r0, r0, r2
    46f8:	00001fa4 	andeq	r1, r0, r4, lsr #31
    46fc:	01029d01 	tsteq	r2, r1, lsl #26
    4700:	08004d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, lr}
    4704:	08004de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp, lr}
    4708:	06445d01 	strbeq	r5, [r4], -r1, lsl #26
    470c:	1d240000 	stcne	0, cr0, [r4]
    4710:	0100001f 	tsteq	r0, pc, lsl r0
    4714:	0644029c 	undefined
    4718:	1ae10000 	bne	ff844720 <SCS_BASE+0x1f836720>
    471c:	74280000 	strtvc	r0, [r8]
    4720:	0100706d 	tsteq	r0, sp, rrx
    4724:	003a029e 	mlaseq	sl, lr, r2, r0
    4728:	1aff0000 	bne	fffc4730 <SCS_BASE+0x1ffb6730>
    472c:	94250000 	strtls	r0, [r5]
    4730:	0100001d 	tsteq	r0, sp, lsl r0
    4734:	003a029e 	mlaseq	sl, lr, r2, r0
    4738:	1b330000 	blne	cc4740 <__Stack_Size+0xcc4340>
    473c:	e4120000 	ldr	r0, [r2]
    4740:	0100001d 	tsteq	r0, sp, lsl r0
    4744:	003a029e 	mlaseq	sl, lr, r2, r0
    4748:	29120000 	ldmdbcs	r2, {}
    474c:	0100001d 	tsteq	r0, sp, lsl r0
    4750:	003a029e 	mlaseq	sl, lr, r2, r0
    4754:	29000000 	stmdbcs	r0, {}
    4758:	0001c504 	andeq	ip, r1, r4, lsl #10
    475c:	f7012200 	undefined instruction 0xf7012200
    4760:	0100001c 	tsteq	r0, ip, lsl r0
    4764:	e0010301 	and	r0, r1, r1, lsl #6
    4768:	fc08004d 	stc2	0, cr0, [r8], {77}
    476c:	0108004d 	tsteq	r8, sp, asr #32
    4770:	00067f5d 	andeq	r7, r6, sp, asr pc
    4774:	202a2300 	eorcs	r2, sl, r0, lsl #6
    4778:	00010000 	andeq	r0, r1, r0
    477c:	00003a03 	andeq	r3, r0, r3, lsl #20
    4780:	23500100 	cmpcs	r0, #0	; 0x0
    4784:	00000e26 	andeq	r0, r0, r6, lsr #28
    4788:	a9030001 	stmdbge	r3, {r0}
    478c:	01000000 	tsteq	r0, r0
    4790:	01220051 	qsubeq	r0, r1, r2
    4794:	00001f45 	andeq	r1, r0, r5, asr #30
    4798:	01032201 	tsteq	r3, r1, lsl #4
    479c:	08004dfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, lr}
    47a0:	08004e18 	stmdaeq	r0, {r3, r4, r9, sl, fp, lr}
    47a4:	06b45d01 	ldrteq	r5, [r4], r1, lsl #26
    47a8:	b6230000 	strtlt	r0, [r3], -r0
    47ac:	0100001c 	tsteq	r0, ip, lsl r0
    47b0:	003a0321 	eorseq	r0, sl, r1, lsr #6
    47b4:	50010000 	andpl	r0, r1, r0
    47b8:	000e2623 	andeq	r2, lr, r3, lsr #12
    47bc:	03210100 	teqeq	r1, #0	; 0x0
    47c0:	000000a9 	andeq	r0, r0, r9, lsr #1
    47c4:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    47c8:	001e0f01 	andseq	r0, lr, r1, lsl #30
    47cc:	03440100 	movteq	r0, #16640	; 0x4100
    47d0:	004e1801 	subeq	r1, lr, r1, lsl #16
    47d4:	004e3408 	subeq	r3, lr, r8, lsl #8
    47d8:	e95d0108 	ldmdb	sp, {r3, r8}^
    47dc:	23000006 	movwcs	r0, #6	; 0x6
    47e0:	00001dd5 	ldrdeq	r1, [r0], -r5
    47e4:	3a034301 	bcc	d53f0 <__Stack_Size+0xd4ff0>
    47e8:	01000000 	tsteq	r0, r0
    47ec:	0e262350 	mcreq	3, 1, r2, cr6, cr0, {2}
    47f0:	43010000 	movwmi	r0, #4096	; 0x1000
    47f4:	0000a903 	andeq	sl, r0, r3, lsl #18
    47f8:	00510100 	subseq	r0, r1, r0, lsl #2
    47fc:	1c820122 	stfnes	f0, [r2], {34}
    4800:	64010000 	strvs	r0, [r1]
    4804:	4e340103 	rsfmis	f0, f4, f3
    4808:	4e500800 	cdpmi	8, 5, cr0, cr0, cr0, {0}
    480c:	5d010800 	stcpl	8, cr0, [r1]
    4810:	0000071e 	andeq	r0, r0, lr, lsl r7
    4814:	001cb623 	andseq	fp, ip, r3, lsr #12
    4818:	03630100 	cmneq	r3, #0	; 0x0
    481c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4820:	26235001 	strtcs	r5, [r3], -r1
    4824:	0100000e 	tsteq	r0, lr
    4828:	00a90363 	adceq	r0, r9, r3, ror #6
    482c:	51010000 	tstpl	r1, r0
    4830:	6f012200 	svcvs	0x00012200
    4834:	0100001d 	tsteq	r0, sp, lsl r0
    4838:	50010385 	andpl	r0, r1, r5, lsl #7
    483c:	6c08004e 	stcvs	0, cr0, [r8], {78}
    4840:	0108004e 	tsteq	r8, lr, asr #32
    4844:	0007535d 	andeq	r5, r7, sp, asr r3
    4848:	1dd52300 	ldclne	3, cr2, [r5]
    484c:	84010000 	strhi	r0, [r1]
    4850:	00003a03 	andeq	r3, r0, r3, lsl #20
    4854:	23500100 	cmpcs	r0, #0	; 0x0
    4858:	00000e26 	andeq	r0, r0, r6, lsr #28
    485c:	a9038401 	stmdbge	r3, {r0, sl, pc}
    4860:	01000000 	tsteq	r0, r0
    4864:	01220051 	qsubeq	r0, r1, r2
    4868:	00001e3d 	andeq	r1, r0, sp, lsr lr
    486c:	01039d01 	tsteq	r3, r1, lsl #26
    4870:	08004e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp, lr}
    4874:	08004e78 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, fp, lr}
    4878:	077a5d01 	ldrbeq	r5, [sl, -r1, lsl #26]!
    487c:	26230000 	strtcs	r0, [r3], -r0
    4880:	0100000e 	tsteq	r0, lr
    4884:	00a9039c 	umlaleq	r0, r9, ip, r3
    4888:	50010000 	andpl	r0, r1, r0
    488c:	e6012200 	str	r2, [r1], -r0, lsl #4
    4890:	0100001f 	tsteq	r0, pc, lsl r0
    4894:	780103ad 	stmdavc	r1, {r0, r2, r3, r5, r7, r8, r9}
    4898:	8408004e 	strhi	r0, [r8], #-78
    489c:	0108004e 	tsteq	r8, lr, asr #32
    48a0:	0007a15d 	andeq	sl, r7, sp, asr r1
    48a4:	0e262300 	cdpeq	3, 2, cr2, cr6, cr0, {0}
    48a8:	ac010000 	stcge	0, cr0, [r1], {0}
    48ac:	0000a903 	andeq	sl, r0, r3, lsl #18
    48b0:	00500100 	subseq	r0, r0, r0, lsl #2
    48b4:	1d2f0122 	stfnes	f0, [pc, #-136]!
    48b8:	c2010000 	andgt	r0, r1, #0	; 0x0
    48bc:	4e840103 	rmfmis	f0, f4, f3
    48c0:	4e900800 	cdpmi	8, 9, cr0, cr0, cr0, {0}
    48c4:	5d010800 	stcpl	8, cr0, [r1]
    48c8:	000007c8 	andeq	r0, r0, r8, asr #15
    48cc:	00201b23 	eoreq	r1, r0, r3, lsr #22
    48d0:	03c10100 	biceq	r0, r1, #0	; 0x0
    48d4:	00000053 	andeq	r0, r0, r3, asr r0
    48d8:	2a005001 	bcs	188e4 <__Stack_Size+0x184e4>
    48dc:	000001d0 	ldrdeq	r0, [r0], -r0
    48e0:	08004e90 	stmdaeq	r0, {r4, r7, r9, sl, fp, lr}
    48e4:	08004ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp, lr}
    48e8:	07fc5d01 	ldrbeq	r5, [ip, r1, lsl #26]!
    48ec:	e32b0000 	teq	fp, #0	; 0x0
    48f0:	51000001 	tstpl	r0, r1
    48f4:	2000001b 	andcs	r0, r0, fp, lsl r0
    48f8:	000001ef 	andeq	r0, r0, pc, ror #3
    48fc:	00001b64 	andeq	r1, r0, r4, ror #22
    4900:	0001fb20 	andeq	pc, r1, r0, lsr #22
    4904:	001b8d00 	andseq	r8, fp, r0, lsl #26
    4908:	02071c00 	andeq	r1, r7, #0	; 0x0
    490c:	2c000000 	stccs	0, cr0, [r0], {0}
    4910:	001edb01 	andseq	sp, lr, r1, lsl #22
    4914:	04110100 	ldreq	r0, [r1], #-256
    4918:	004ed401 	subeq	sp, lr, r1, lsl #8
    491c:	004ee408 	subeq	lr, lr, r8, lsl #8
    4920:	2d5d0108 	ldfcse	f0, [sp, #-32]
    4924:	001ca101 	andseq	sl, ip, r1, lsl #2
    4928:	04250100 	strteq	r0, [r5], #-256
    492c:	00008901 	andeq	r8, r0, r1, lsl #18
    4930:	004ee400 	subeq	lr, lr, r0, lsl #8
    4934:	004ef808 	subeq	pc, lr, r8, lsl #16
    4938:	495d0108 	ldmdbmi	sp, {r3, r8}^
    493c:	24000008 	strcs	r0, [r0], #-8
    4940:	00002023 	andeq	r2, r0, r3, lsr #32
    4944:	53042401 	movwpl	r2, #17409	; 0x4401
    4948:	b6000000 	strlt	r0, [r0], -r0
    494c:	1200001b 	andne	r0, r0, #27	; 0x1b
    4950:	0000100c 	andeq	r1, r0, ip
    4954:	89042601 	stmdbhi	r4, {r0, r9, sl, sp}
    4958:	00000000 	andeq	r0, r0, r0
    495c:	1c6c0122 	stfnee	f0, [ip], #-136
    4960:	48010000 	stmdami	r1, {}
    4964:	4ef80104 	cdpmi	1, 15, cr0, cr8, cr4, {0}
    4968:	4f040800 	svcmi	0x00040800
    496c:	5d010800 	stcpl	8, cr0, [r1]
    4970:	00000870 	andeq	r0, r0, r0, ror r8
    4974:	00202323 	eoreq	r2, r0, r3, lsr #6
    4978:	04470100 	strbeq	r0, [r7], #-256
    497c:	00000053 	andeq	r0, r0, r3, asr r0
    4980:	2e005001 	cdpcs	0, 0, cr5, cr0, cr1, {0}
    4984:	0000005d 	andeq	r0, r0, sp, asr r0
    4988:	00000880 	andeq	r0, r0, r0, lsl #17
    498c:	0000d42f 	andeq	sp, r0, pc, lsr #8
    4990:	21000f00 	tstcs	r0, r0, lsl #30
    4994:	00001f93 	muleq	r0, r3, pc
    4998:	08916f01 	ldmeq	r1, {r0, r8, r9, sl, fp, sp, lr}
    499c:	03050000 	movweq	r0, #20480	; 0x5000
    49a0:	080061b0 	stmdaeq	r0, {r4, r5, r7, r8, sp, lr}
    49a4:	00087030 	andeq	r7, r8, r0, lsr r0
    49a8:	005d2e00 	subseq	r2, sp, r0, lsl #28
    49ac:	08a60000 	stmiaeq	r6!, {}
    49b0:	d42f0000 	strtle	r0, [pc], #0	; 49b8 <__Stack_Size+0x45b8>
    49b4:	03000000 	movweq	r0, #0	; 0x0
    49b8:	20482100 	subcs	r2, r8, r0, lsl #2
    49bc:	70010000 	andvc	r0, r1, r0
    49c0:	000008b7 	strheq	r0, [r0], -r7
    49c4:	61c00305 	bicvs	r0, r0, r5, lsl #6
    49c8:	96300800 	ldrtls	r0, [r0], -r0, lsl #16
    49cc:	00000008 	andeq	r0, r0, r8
    49d0:	000001eb 	andeq	r0, r0, fp, ror #3
    49d4:	13e20002 	mvnne	r0, #2	; 0x2
    49d8:	01040000 	tsteq	r4, r0
    49dc:	00000000 	andeq	r0, r0, r0
    49e0:	0020a401 	eoreq	sl, r0, r1, lsl #8
    49e4:	0001c500 	andeq	ip, r1, r0, lsl #10
    49e8:	004f0400 	subeq	r0, pc, r0, lsl #8
    49ec:	004fa808 	subeq	sl, pc, r8, lsl #16
    49f0:	0011c408 	andseq	ip, r1, r8, lsl #8
    49f4:	05040200 	streq	r0, [r4, #-512]
    49f8:	00002fc9 	andeq	r2, r0, r9, asr #31
    49fc:	3f050202 	svccc	0x00050202
    4a00:	02000000 	andeq	r0, r0, #0	; 0x0
    4a04:	00c00601 	sbceq	r0, r0, r1, lsl #12
    4a08:	75030000 	strvc	r0, [r3]
    4a0c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    4a10:	00004527 	andeq	r4, r0, r7, lsr #10
    4a14:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4a18:	00003043 	andeq	r3, r0, r3, asr #32
    4a1c:	3a070202 	bcc	1c522c <__Stack_Size+0x1c4e2c>
    4a20:	03000001 	movweq	r0, #1	; 0x1
    4a24:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4a28:	00005d29 	andeq	r5, r0, r9, lsr #26
    4a2c:	08010200 	stmdaeq	r1, {r9}
    4a30:	000000be 	strheq	r0, [r0], -lr
    4a34:	00004504 	andeq	r4, r0, r4, lsl #10
    4a38:	00640500 	rsbeq	r0, r4, r0, lsl #10
    4a3c:	01060000 	tsteq	r6, r0
    4a40:	00833902 	addeq	r3, r3, r2, lsl #18
    4a44:	69070000 	stmdbvs	r7, {}
    4a48:	00000015 	andeq	r0, r0, r5, lsl r0
    4a4c:	54455308 	strbpl	r5, [r5], #-776
    4a50:	09000100 	stmdbeq	r0, {r8}
    4a54:	00001eae 	andeq	r1, r0, lr, lsr #29
    4a58:	006e3902 	rsbeq	r3, lr, r2, lsl #18
    4a5c:	01060000 	tsteq	r6, r0
    4a60:	00a33b02 	adceq	r3, r3, r2, lsl #22
    4a64:	89070000 	stmdbhi	r7, {}
    4a68:	00000007 	andeq	r0, r0, r7
    4a6c:	0007a907 	andeq	sl, r7, r7, lsl #18
    4a70:	09000100 	stmdbeq	r0, {r8}
    4a74:	0000090b 	andeq	r0, r0, fp, lsl #18
    4a78:	008e3b02 	addeq	r3, lr, r2, lsl #22
    4a7c:	040a0000 	streq	r0, [sl]
    4a80:	03100b07 	tsteq	r0, #7168	; 0x1c00
    4a84:	00f70203 	rscseq	r0, r7, r3, lsl #4
    4a88:	ca0c0000 	bgt	304a90 <__Stack_Size+0x304690>
    4a8c:	03000020 	movweq	r0, #32	; 0x20
    4a90:	00640204 	rsbeq	r0, r4, r4, lsl #4
    4a94:	23020000 	movwcs	r0, #8192	; 0x2000
    4a98:	210a0c00 	tstcs	sl, r0, lsl #24
    4a9c:	05030000 	streq	r0, [r3]
    4aa0:	00006402 	andeq	r6, r0, r2, lsl #8
    4aa4:	04230200 	strteq	r0, [r3], #-512
    4aa8:	4c41560d 	mcrrmi	6, 0, r5, r1, cr13
    4aac:	02060300 	andeq	r0, r6, #0	; 0x0
    4ab0:	00000064 	andeq	r0, r0, r4, rrx
    4ab4:	0c082302 	stceq	3, cr2, [r8], {2}
    4ab8:	0000209e 	muleq	r0, lr, r0
    4abc:	69020703 	stmdbvs	r2, {r0, r1, r8, r9, sl}
    4ac0:	02000000 	andeq	r0, r0, #0	; 0x0
    4ac4:	0e000c23 	cdpeq	12, 0, cr0, cr0, cr3, {1}
    4ac8:	0020f201 	eoreq	pc, r0, r1, lsl #4
    4acc:	012c0100 	teqeq	ip, r0, lsl #2
    4ad0:	08004f04 	stmdaeq	r0, {r2, r8, r9, sl, fp, lr}
    4ad4:	08004f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, lr}
    4ad8:	011c5d01 	tsteq	ip, r1, lsl #26
    4adc:	0f0f0000 	svceq	0x000f0000
    4ae0:	01000021 	tsteq	r0, r1, lsr #32
    4ae4:	00003a2b 	andeq	r3, r0, fp, lsr #20
    4ae8:	00500100 	subseq	r0, r0, r0, lsl #2
    4aec:	2069010e 	rsbcs	r0, r9, lr, lsl #2
    4af0:	43010000 	movwmi	r0, #4096	; 0x1000
    4af4:	004f2001 	subeq	r2, pc, r1
    4af8:	004f2c08 	subeq	r2, pc, r8, lsl #24
    4afc:	415d0108 	cmpmi	sp, r8, lsl #2
    4b00:	0f000001 	svceq	0x00000001
    4b04:	00002074 	andeq	r2, r0, r4, ror r0
    4b08:	003a4201 	eorseq	r4, sl, r1, lsl #4
    4b0c:	50010000 	andpl	r0, r1, r0
    4b10:	cf010e00 	svcgt	0x00010e00
    4b14:	01000020 	tsteq	r0, r0, lsr #32
    4b18:	4f2c0156 	svcmi	0x002c0156
    4b1c:	4f580800 	svcmi	0x00580800
    4b20:	5d010800 	stcpl	8, cr0, [r1]
    4b24:	00000166 	andeq	r0, r0, r6, ror #2
    4b28:	0020e20f 	eoreq	lr, r0, pc, lsl #4
    4b2c:	3a550100 	bcc	1544f34 <__Stack_Size+0x1544b34>
    4b30:	01000000 	tsteq	r0, r0
    4b34:	010e0050 	qaddeq	r0, r0, lr
    4b38:	00002121 	andeq	r2, r0, r1, lsr #2
    4b3c:	58017101 	stmdapl	r1, {r0, r8, ip, sp, lr}
    4b40:	7408004f 	strvc	r0, [r8], #-79
    4b44:	0108004f 	tsteq	r8, pc, asr #32
    4b48:	00018b5d 	andeq	r8, r1, sp, asr fp
    4b4c:	0e260f00 	cdpeq	15, 2, cr0, cr6, cr0, {0}
    4b50:	70010000 	andvc	r0, r1, r0
    4b54:	000000a3 	andeq	r0, r0, r3, lsr #1
    4b58:	10005001 	andne	r5, r0, r1
    4b5c:	00205601 	eoreq	r5, r0, r1, lsl #12
    4b60:	01870100 	orreq	r0, r7, r0, lsl #2
    4b64:	0000003a 	andeq	r0, r0, sl, lsr r0
    4b68:	08004f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, lr}
    4b6c:	08004f80 	stmdaeq	r0, {r7, r8, r9, sl, fp, lr}
    4b70:	01115d01 	tsteq	r1, r1, lsl #26
    4b74:	0000207b 	andeq	r2, r0, fp, ror r0
    4b78:	83019701 	movwhi	r9, #5889	; 0x1701
    4b7c:	80000000 	andhi	r0, r0, r0
    4b80:	a808004f 	stmdage	r8, {r0, r1, r2, r3, r6}
    4b84:	0108004f 	tsteq	r8, pc, asr #32
    4b88:	2091125d 	addscs	r1, r1, sp, asr r2
    4b8c:	96010000 	strls	r0, [r1], -r0
    4b90:	00000053 	andeq	r0, r0, r3, asr r0
    4b94:	00001bc9 	andeq	r1, r0, r9, asr #23
    4b98:	001e0513 	andseq	r0, lr, r3, lsl r5
    4b9c:	3a980100 	bcc	fe604fa4 <SCS_BASE+0x1e5f6fa4>
    4ba0:	e7000000 	str	r0, [r0, -r0]
    4ba4:	1400001b 	strne	r0, [r0], #-27
    4ba8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4bac:	003a9801 	eorseq	r9, sl, r1, lsl #16
    4bb0:	0c150000 	ldceq	0, cr0, [r5], {0}
    4bb4:	01000010 	tsteq	r0, r0, lsl r0
    4bb8:	00008399 	muleq	r0, r9, r3
    4bbc:	45000000 	strmi	r0, [r0]
    4bc0:	02000021 	andeq	r0, r0, #33	; 0x21
    4bc4:	00150800 	andseq	r0, r5, r0, lsl #16
    4bc8:	00010400 	andeq	r0, r1, r0, lsl #8
    4bcc:	01000000 	tsteq	r0, r0
    4bd0:	00002504 	andeq	r2, r0, r4, lsl #10
    4bd4:	000001c5 	andeq	r0, r0, r5, asr #3
    4bd8:	08004fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp, lr}
    4bdc:	08005d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, ip, lr}
    4be0:	00001281 	andeq	r1, r0, r1, lsl #5
    4be4:	c9050402 	stmdbgt	r5, {r1, sl}
    4be8:	0200002f 	andeq	r0, r0, #47	; 0x2f
    4bec:	003f0502 	eorseq	r0, pc, r2, lsl #10
    4bf0:	01020000 	tsteq	r2, r0
    4bf4:	0000c006 	andeq	ip, r0, r6
    4bf8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4bfc:	00003043 	andeq	r3, r0, r3, asr #32
    4c00:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    4c04:	4c280200 	sfmmi	f0, 4, [r8]
    4c08:	02000000 	andeq	r0, r0, #0	; 0x0
    4c0c:	013a0702 	teqeq	sl, r2, lsl #14
    4c10:	75030000 	strvc	r0, [r3]
    4c14:	29020038 	stmdbcs	r2, {r3, r4, r5}
    4c18:	0000005d 	andeq	r0, r0, sp, asr r0
    4c1c:	be080102 	adflte	f0, f0, f2
    4c20:	04000000 	streq	r0, [r0]
    4c24:	0000004c 	andeq	r0, r0, ip, asr #32
    4c28:	39020105 	stmdbcc	r2, {r0, r2, r8}
    4c2c:	0000007e 	andeq	r0, r0, lr, ror r0
    4c30:	00156906 	andseq	r6, r5, r6, lsl #18
    4c34:	53070000 	movwpl	r0, #28672	; 0x7000
    4c38:	01005445 	tsteq	r0, r5, asr #8
    4c3c:	1eae0800 	cdpne	8, 10, cr0, cr14, cr0, {0}
    4c40:	39020000 	stmdbcc	r2, {}
    4c44:	00000069 	andeq	r0, r0, r9, rrx
    4c48:	001ca808 	andseq	sl, ip, r8, lsl #16
    4c4c:	69390200 	ldmdbvs	r9!, {r9}
    4c50:	05000000 	streq	r0, [r0]
    4c54:	a93b0201 	ldmdbge	fp!, {r0, r9}
    4c58:	06000000 	streq	r0, [r0], -r0
    4c5c:	00000789 	andeq	r0, r0, r9, lsl #15
    4c60:	07a90600 	streq	r0, [r9, r0, lsl #12]!
    4c64:	00010000 	andeq	r0, r1, r0
    4c68:	00090b08 	andeq	r0, r9, r8, lsl #22
    4c6c:	943b0200 	ldrtls	r0, [fp], #-512
    4c70:	09000000 	stmdbeq	r0, {}
    4c74:	500a0704 	andpl	r0, sl, r4, lsl #14
    4c78:	18020c03 	stmdane	r2, {r0, r1, sl, fp}
    4c7c:	0b000003 	bleq	4c90 <__Stack_Size+0x4890>
    4c80:	00315243 	eorseq	r5, r1, r3, asr #4
    4c84:	64020d03 	strvs	r0, [r2], #-3331
    4c88:	02000000 	andeq	r0, r0, #0	; 0x0
    4c8c:	680c0023 	stmdavs	ip, {r0, r1, r5}
    4c90:	03000001 	movweq	r0, #1	; 0x1
    4c94:	0041020e 	subeq	r0, r1, lr, lsl #4
    4c98:	23020000 	movwcs	r0, #8192	; 0x2000
    4c9c:	52430b02 	subpl	r0, r3, #2048	; 0x800
    4ca0:	0f030032 	svceq	0x00030032
    4ca4:	00006402 	andeq	r6, r0, r2, lsl #8
    4ca8:	04230200 	strteq	r0, [r3], #-512
    4cac:	0001720c 	andeq	r7, r1, ip, lsl #4
    4cb0:	02100300 	andseq	r0, r0, #0	; 0x0
    4cb4:	00000041 	andeq	r0, r0, r1, asr #32
    4cb8:	0c062302 	stceq	3, cr2, [r6], {2}
    4cbc:	00000027 	andeq	r0, r0, r7, lsr #32
    4cc0:	64021103 	strvs	r1, [r2], #-259
    4cc4:	02000000 	andeq	r0, r0, #0	; 0x0
    4cc8:	4e0c0823 	cdpmi	8, 0, cr0, cr12, cr3, {1}
    4ccc:	03000000 	movweq	r0, #0	; 0x0
    4cd0:	00410212 	subeq	r0, r1, r2, lsl r2
    4cd4:	23020000 	movwcs	r0, #8192	; 0x2000
    4cd8:	01350c0a 	teqeq	r5, sl, lsl #24
    4cdc:	13030000 	movwne	r0, #12288	; 0x3000
    4ce0:	00006402 	andeq	r6, r0, r2, lsl #8
    4ce4:	0c230200 	sfmeq	f0, 4, [r3]
    4ce8:	00017c0c 	andeq	r7, r1, ip, lsl #24
    4cec:	02140300 	andseq	r0, r4, #0	; 0x0
    4cf0:	00000041 	andeq	r0, r0, r1, asr #32
    4cf4:	0b0e2302 	bleq	38d904 <__Stack_Size+0x38d504>
    4cf8:	03005253 	movweq	r5, #595	; 0x253
    4cfc:	00640215 	rsbeq	r0, r4, r5, lsl r2
    4d00:	23020000 	movwcs	r0, #8192	; 0x2000
    4d04:	00580c10 	subseq	r0, r8, r0, lsl ip
    4d08:	16030000 	strne	r0, [r3], -r0
    4d0c:	00004102 	andeq	r4, r0, r2, lsl #2
    4d10:	12230200 	eorne	r0, r3, #0	; 0x0
    4d14:	5247450b 	subpl	r4, r7, #46137344	; 0x2c00000
    4d18:	02170300 	andseq	r0, r7, #0	; 0x0
    4d1c:	00000064 	andeq	r0, r0, r4, rrx
    4d20:	0c142302 	ldceq	3, cr2, [r4], {2}
    4d24:	00000193 	muleq	r0, r3, r1
    4d28:	41021803 	tstmi	r2, r3, lsl #16
    4d2c:	02000000 	andeq	r0, r0, #0	; 0x0
    4d30:	1b0c1623 	blne	30a5c4 <__Stack_Size+0x30a1c4>
    4d34:	03000000 	movweq	r0, #0	; 0x0
    4d38:	00640219 	rsbeq	r0, r4, r9, lsl r2
    4d3c:	23020000 	movwcs	r0, #8192	; 0x2000
    4d40:	019d0c18 	orrseq	r0, sp, r8, lsl ip
    4d44:	1a030000 	bne	c4d4c <__Stack_Size+0xc494c>
    4d48:	00004102 	andeq	r4, r0, r2, lsl #2
    4d4c:	1a230200 	bne	8c5554 <__Stack_Size+0x8c5154>
    4d50:	0000210c 	andeq	r2, r0, ip, lsl #2
    4d54:	021b0300 	andseq	r0, fp, #0	; 0x0
    4d58:	00000064 	andeq	r0, r0, r4, rrx
    4d5c:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    4d60:	000001a7 	andeq	r0, r0, r7, lsr #3
    4d64:	41021c03 	tstmi	r2, r3, lsl #24
    4d68:	02000000 	andeq	r0, r0, #0	; 0x0
    4d6c:	0c0c1e23 	stceq	14, cr1, [ip], {35}
    4d70:	03000000 	movweq	r0, #0	; 0x0
    4d74:	0064021d 	rsbeq	r0, r4, sp, lsl r2
    4d78:	23020000 	movwcs	r0, #8192	; 0x2000
    4d7c:	01b10c20 	undefined instruction 0x01b10c20
    4d80:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    4d84:	00004102 	andeq	r4, r0, r2, lsl #2
    4d88:	22230200 	eorcs	r0, r3, #0	; 0x0
    4d8c:	544e430b 	strbpl	r4, [lr], #-779
    4d90:	021f0300 	andseq	r0, pc, #0	; 0x0
    4d94:	00000064 	andeq	r0, r0, r4, rrx
    4d98:	0c242302 	stceq	3, cr2, [r4], #-8
    4d9c:	000001bb 	strheq	r0, [r0], -fp
    4da0:	41022003 	tstmi	r2, r3
    4da4:	02000000 	andeq	r0, r0, #0	; 0x0
    4da8:	500b2623 	andpl	r2, fp, r3, lsr #12
    4dac:	03004353 	movweq	r4, #851	; 0x353
    4db0:	00640221 	rsbeq	r0, r4, r1, lsr #4
    4db4:	23020000 	movwcs	r0, #8192	; 0x2000
    4db8:	00cc0c28 	sbceq	r0, ip, r8, lsr #24
    4dbc:	22030000 	andcs	r0, r3, #0	; 0x0
    4dc0:	00004102 	andeq	r4, r0, r2, lsl #2
    4dc4:	2a230200 	bcs	8c55cc <__Stack_Size+0x8c51cc>
    4dc8:	5252410b 	subspl	r4, r2, #-1073741822	; 0xc0000002
    4dcc:	02230300 	eoreq	r0, r3, #0	; 0x0
    4dd0:	00000064 	andeq	r0, r0, r4, rrx
    4dd4:	0c2c2302 	stceq	3, cr2, [ip], #-8
    4dd8:	000000d7 	ldrdeq	r0, [r0], -r7
    4ddc:	41022403 	tstmi	r2, r3, lsl #8
    4de0:	02000000 	andeq	r0, r0, #0	; 0x0
    4de4:	520b2e23 	andpl	r2, fp, #560	; 0x230
    4de8:	03005243 	movweq	r5, #579	; 0x243
    4dec:	00640225 	rsbeq	r0, r4, r5, lsr #4
    4df0:	23020000 	movwcs	r0, #8192	; 0x2000
    4df4:	00e20c30 	rsceq	r0, r2, r0, lsr ip
    4df8:	26030000 	strcs	r0, [r3], -r0
    4dfc:	00004102 	andeq	r4, r0, r2, lsl #2
    4e00:	32230200 	eorcc	r0, r3, #0	; 0x0
    4e04:	0000800c 	andeq	r8, r0, ip
    4e08:	02270300 	eoreq	r0, r7, #0	; 0x0
    4e0c:	00000064 	andeq	r0, r0, r4, rrx
    4e10:	0c342302 	ldceq	3, cr2, [r4], #-8
    4e14:	000000ed 	andeq	r0, r0, sp, ror #1
    4e18:	41022803 	tstmi	r2, r3, lsl #16
    4e1c:	02000000 	andeq	r0, r0, #0	; 0x0
    4e20:	850c3623 	strhi	r3, [ip, #-1571]
    4e24:	03000000 	movweq	r0, #0	; 0x0
    4e28:	00640229 	rsbeq	r0, r4, r9, lsr #4
    4e2c:	23020000 	movwcs	r0, #8192	; 0x2000
    4e30:	00f80c38 	rscseq	r0, r8, r8, lsr ip
    4e34:	2a030000 	bcs	c4e3c <__Stack_Size+0xc4a3c>
    4e38:	00004102 	andeq	r4, r0, r2, lsl #2
    4e3c:	3a230200 	bcc	8c5644 <__Stack_Size+0x8c5244>
    4e40:	00008a0c 	andeq	r8, r0, ip, lsl #20
    4e44:	022b0300 	eoreq	r0, fp, #0	; 0x0
    4e48:	00000064 	andeq	r0, r0, r4, rrx
    4e4c:	0c3c2302 	ldceq	3, cr2, [ip], #-8
    4e50:	00000103 	andeq	r0, r0, r3, lsl #2
    4e54:	41022c03 	tstmi	r2, r3, lsl #24
    4e58:	02000000 	andeq	r0, r0, #0	; 0x0
    4e5c:	8f0c3e23 	svchi	0x000c3e23
    4e60:	03000000 	movweq	r0, #0	; 0x0
    4e64:	0064022d 	rsbeq	r0, r4, sp, lsr #4
    4e68:	23020000 	movwcs	r0, #8192	; 0x2000
    4e6c:	010e0c40 	tsteq	lr, r0, asr #24
    4e70:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    4e74:	00004102 	andeq	r4, r0, r2, lsl #2
    4e78:	42230200 	eormi	r0, r3, #0	; 0x0
    4e7c:	00014d0c 	andeq	r4, r1, ip, lsl #26
    4e80:	022f0300 	eoreq	r0, pc, #0	; 0x0
    4e84:	00000064 	andeq	r0, r0, r4, rrx
    4e88:	0c442302 	mcrreq	3, 0, r2, r4, cr2
    4e8c:	00000094 	muleq	r0, r4, r0
    4e90:	41023003 	tstmi	r2, r3
    4e94:	02000000 	andeq	r0, r0, #0	; 0x0
    4e98:	440b4623 	strmi	r4, [fp], #-1571
    4e9c:	03005243 	movweq	r5, #579	; 0x243
    4ea0:	00640231 	rsbeq	r0, r4, r1, lsr r2
    4ea4:	23020000 	movwcs	r0, #8192	; 0x2000
    4ea8:	01190c48 	tsteq	r9, r8, asr #24
    4eac:	32030000 	andcc	r0, r3, #0	; 0x0
    4eb0:	00004102 	andeq	r4, r0, r2, lsl #2
    4eb4:	4a230200 	bmi	8c56bc <__Stack_Size+0x8c52bc>
    4eb8:	0000110c 	andeq	r1, r0, ip, lsl #2
    4ebc:	02330300 	eorseq	r0, r3, #0	; 0x0
    4ec0:	00000064 	andeq	r0, r0, r4, rrx
    4ec4:	0c4c2302 	mcrreq	3, 0, r2, ip, cr2
    4ec8:	00000124 	andeq	r0, r0, r4, lsr #2
    4ecc:	41023403 	tstmi	r2, r3, lsl #8
    4ed0:	02000000 	andeq	r0, r0, #0	; 0x0
    4ed4:	0d004e23 	stceq	14, cr4, [r0, #-140]
    4ed8:	000023e7 	andeq	r2, r0, r7, ror #7
    4edc:	b7023503 	strlt	r3, [r2, -r3, lsl #10]
    4ee0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    4ee4:	731c040a 	tstvc	ip, #167772160	; 0xa000000
    4ee8:	0f000003 	svceq	0x00000003
    4eec:	000021a0 	andeq	r2, r0, r0, lsr #3
    4ef0:	00411d04 	subeq	r1, r1, r4, lsl #26
    4ef4:	23020000 	movwcs	r0, #8192	; 0x2000
    4ef8:	274a0f00 	strbcs	r0, [sl, -r0, lsl #30]
    4efc:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    4f00:	00000041 	andeq	r0, r0, r1, asr #32
    4f04:	0f022302 	svceq	0x00022302
    4f08:	000028ce 	andeq	r2, r0, lr, asr #17
    4f0c:	00411f04 	subeq	r1, r1, r4, lsl #30
    4f10:	23020000 	movwcs	r0, #8192	; 0x2000
    4f14:	246f0f04 	strbtcs	r0, [pc], #3844	; 4f1c <__Stack_Size+0x4b1c>
    4f18:	20040000 	andcs	r0, r4, r0
    4f1c:	00000041 	andeq	r0, r0, r1, asr #32
    4f20:	0f062302 	svceq	0x00062302
    4f24:	000026a2 	andeq	r2, r0, r2, lsr #13
    4f28:	00532104 	subseq	r2, r3, r4, lsl #2
    4f2c:	23020000 	movwcs	r0, #8192	; 0x2000
    4f30:	22080008 	andcs	r0, r8, #8	; 0x8
    4f34:	0400002b 	streq	r0, [r0], #-43
    4f38:	00032422 	andeq	r2, r3, r2, lsr #8
    4f3c:	04100e00 	ldreq	r0, [r0], #-3584
    4f40:	0003f726 	andeq	pc, r3, r6, lsr #14
    4f44:	29510f00 	ldmdbcs	r1, {r8, r9, sl, fp}^
    4f48:	27040000 	strcs	r0, [r4, -r0]
    4f4c:	00000041 	andeq	r0, r0, r1, asr #32
    4f50:	0f002302 	svceq	0x00002302
    4f54:	00002481 	andeq	r2, r0, r1, lsl #9
    4f58:	00412804 	subeq	r2, r1, r4, lsl #16
    4f5c:	23020000 	movwcs	r0, #8192	; 0x2000
    4f60:	2a220f02 	bcs	888b70 <__Stack_Size+0x888770>
    4f64:	29040000 	stmdbcs	r4, {}
    4f68:	00000041 	andeq	r0, r0, r1, asr #32
    4f6c:	0f042302 	svceq	0x00042302
    4f70:	00002452 	andeq	r2, r0, r2, asr r4
    4f74:	00412a04 	subeq	r2, r1, r4, lsl #20
    4f78:	23020000 	movwcs	r0, #8192	; 0x2000
    4f7c:	21f50f06 	mvnscs	r0, r6, lsl #30
    4f80:	2b040000 	blcs	104f88 <__Stack_Size+0x104b88>
    4f84:	00000041 	andeq	r0, r0, r1, asr #32
    4f88:	0f082302 	svceq	0x00082302
    4f8c:	000026cb 	andeq	r2, r0, fp, asr #13
    4f90:	00412c04 	subeq	r2, r1, r4, lsl #24
    4f94:	23020000 	movwcs	r0, #8192	; 0x2000
    4f98:	23600f0a 	cmncs	r0, #40	; 0x28
    4f9c:	2d040000 	stccs	0, cr0, [r4]
    4fa0:	00000041 	andeq	r0, r0, r1, asr #32
    4fa4:	0f0c2302 	svceq	0x000c2302
    4fa8:	00002811 	andeq	r2, r0, r1, lsl r8
    4fac:	00412e04 	subeq	r2, r1, r4, lsl #28
    4fb0:	23020000 	movwcs	r0, #8192	; 0x2000
    4fb4:	e308000e 	movw	r0, #32782	; 0x800e
    4fb8:	04000021 	streq	r0, [r0], #-33
    4fbc:	00037e2f 	andeq	r7, r3, pc, lsr #28
    4fc0:	040a0e00 	streq	r0, [sl], #-3584
    4fc4:	00045133 	andeq	r5, r4, r3, lsr r1
    4fc8:	28730f00 	ldmdacs	r3!, {r8, r9, sl, fp}^
    4fcc:	34040000 	strcc	r0, [r4]
    4fd0:	00000041 	andeq	r0, r0, r1, asr #32
    4fd4:	0f002302 	svceq	0x00002302
    4fd8:	00002979 	andeq	r2, r0, r9, ror r9
    4fdc:	00413504 	subeq	r3, r1, r4, lsl #10
    4fe0:	23020000 	movwcs	r0, #8192	; 0x2000
    4fe4:	29090f02 	stmdbcs	r9, {r1, r8, r9, sl, fp}
    4fe8:	36040000 	strcc	r0, [r4], -r0
    4fec:	00000041 	andeq	r0, r0, r1, asr #32
    4ff0:	0f042302 	svceq	0x00042302
    4ff4:	000025fc 	strdeq	r2, [r0], -ip
    4ff8:	00413704 	subeq	r3, r1, r4, lsl #14
    4ffc:	23020000 	movwcs	r0, #8192	; 0x2000
    5000:	2b7f0f06 	blcs	1fc8c20 <__Stack_Size+0x1fc8820>
    5004:	38040000 	stmdacc	r4, {}
    5008:	00000041 	andeq	r0, r0, r1, asr #32
    500c:	00082302 	andeq	r2, r8, r2, lsl #6
    5010:	00224908 	eoreq	r4, r2, r8, lsl #18
    5014:	02390400 	eorseq	r0, r9, #0	; 0x0
    5018:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    501c:	c73d040e 	ldrgt	r0, [sp, -lr, lsl #8]!
    5020:	0f000004 	svceq	0x00000004
    5024:	0000296b 	andeq	r2, r0, fp, ror #18
    5028:	00413e04 	subeq	r3, r1, r4, lsl #28
    502c:	23020000 	movwcs	r0, #8192	; 0x2000
    5030:	23d20f00 	bicscs	r0, r2, #0	; 0x0
    5034:	3f040000 	svccc	0x00040000
    5038:	00000041 	andeq	r0, r0, r1, asr #32
    503c:	0f022302 	svceq	0x00022302
    5040:	000025c1 	andeq	r2, r0, r1, asr #11
    5044:	00414004 	subeq	r4, r1, r4
    5048:	23020000 	movwcs	r0, #8192	; 0x2000
    504c:	2a810f04 	bcs	fe048c64 <SCS_BASE+0x1e03ac64>
    5050:	41040000 	tstmi	r4, r0
    5054:	00000041 	andeq	r0, r0, r1, asr #32
    5058:	0f062302 	svceq	0x00062302
    505c:	000026c1 	andeq	r2, r0, r1, asr #13
    5060:	00414204 	subeq	r4, r1, r4, lsl #4
    5064:	23020000 	movwcs	r0, #8192	; 0x2000
    5068:	25680f08 	strbcs	r0, [r8, #-3848]!
    506c:	43040000 	movwmi	r0, #16384	; 0x4000
    5070:	00000041 	andeq	r0, r0, r1, asr #32
    5074:	0f0a2302 	svceq	0x000a2302
    5078:	000029fc 	strdeq	r2, [r0], -ip
    507c:	00414404 	subeq	r4, r1, r4, lsl #8
    5080:	23020000 	movwcs	r0, #8192	; 0x2000
    5084:	5308000c 	movwpl	r0, #32780	; 0x800c
    5088:	04000026 	streq	r0, [r0], #-38
    508c:	00045c45 	andeq	r5, r4, r5, asr #24
    5090:	22011000 	andcs	r1, r1, #0	; 0x0
    5094:	01000028 	tsteq	r0, r8, lsr #32
    5098:	010104b3 	strheq	r0, [r1, -r3]
    509c:	0000051e 	andeq	r0, r0, lr, lsl r5
    50a0:	00238a11 	eoreq	r8, r3, r1, lsl sl
    50a4:	04b10100 	ldrteq	r0, [r1], #256
    50a8:	0000051e 	andeq	r0, r0, lr, lsl r5
    50ac:	00227e11 	eoreq	r7, r2, r1, lsl lr
    50b0:	04b10100 	ldrteq	r0, [r1], #256
    50b4:	00000041 	andeq	r0, r0, r1, asr #32
    50b8:	002b0011 	eoreq	r0, fp, r1, lsl r0
    50bc:	04b10100 	ldrteq	r0, [r1], #256
    50c0:	00000041 	andeq	r0, r0, r1, asr #32
    50c4:	00264611 	eoreq	r4, r6, r1, lsl r6
    50c8:	04b20100 	ldrteq	r0, [r2], #256
    50cc:	00000041 	andeq	r0, r0, r1, asr #32
    50d0:	00237012 	eoreq	r7, r3, r2, lsl r0
    50d4:	04b40100 	ldrteq	r0, [r4], #256
    50d8:	00000041 	andeq	r0, r0, r1, asr #32
    50dc:	18041300 	stmdane	r4, {r8, r9, ip}
    50e0:	10000003 	andne	r0, r0, r3
    50e4:	002ba601 	eoreq	sl, fp, r1, lsl #12
    50e8:	05190100 	ldreq	r0, [r9, #-256]
    50ec:	05580101 	ldrbeq	r0, [r8, #-257]
    50f0:	8a110000 	bhi	4450f8 <__Stack_Size+0x444cf8>
    50f4:	01000023 	tsteq	r0, r3, lsr #32
    50f8:	051e0518 	ldreq	r0, [lr, #-1304]
    50fc:	5b110000 	blpl	445104 <__Stack_Size+0x444d04>
    5100:	01000022 	tsteq	r0, r2, lsr #32
    5104:	00410518 	subeq	r0, r1, r8, lsl r5
    5108:	70120000 	andsvc	r0, r2, r0
    510c:	01000023 	tsteq	r0, r3, lsr #32
    5110:	0041051a 	subeq	r0, r1, sl, lsl r5
    5114:	14000000 	strne	r0, [r0]
    5118:	0000222b 	andeq	r2, r0, fp, lsr #4
    511c:	010c1d01 	tsteq	ip, r1, lsl #26
    5120:	0005bb01 	andeq	fp, r5, r1, lsl #22
    5124:	238a1100 	orrcs	r1, sl, #0	; 0x0
    5128:	1b010000 	blne	45130 <__Stack_Size+0x44d30>
    512c:	00051e0c 	andeq	r1, r5, ip, lsl #28
    5130:	29791100 	ldmdbcs	r9!, {r8, ip}^
    5134:	1b010000 	blne	4513c <__Stack_Size+0x44d3c>
    5138:	0000410c 	andeq	r4, r0, ip, lsl #2
    513c:	29091100 	stmdbcs	r9, {r8, ip}
    5140:	1b010000 	blne	45148 <__Stack_Size+0x44d48>
    5144:	0000410c 	andeq	r4, r0, ip, lsl #2
    5148:	2b7f1100 	blcs	1fc9550 <__Stack_Size+0x1fc9150>
    514c:	1c010000 	stcne	0, cr0, [r1], {0}
    5150:	0000410c 	andeq	r4, r0, ip, lsl #2
    5154:	28611200 	stmdacs	r1!, {r9, ip}^
    5158:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    515c:	0000410c 	andeq	r4, r0, ip, lsl #2
    5160:	25391200 	ldrcs	r1, [r9, #-512]!
    5164:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    5168:	0000410c 	andeq	r4, r0, ip, lsl #2
    516c:	6d741500 	cfldr64vs	mvdx1, [r4]
    5170:	1e010070 	mcrne	0, 0, r0, cr1, cr0, {3}
    5174:	0000410c 	andeq	r4, r0, ip, lsl #2
    5178:	17140000 	ldrne	r0, [r4, -r0]
    517c:	01000024 	tsteq	r0, r4, lsr #32
    5180:	01010bef 	smlatteq	r1, pc, fp, r0
    5184:	00000612 	andeq	r0, r0, r2, lsl r6
    5188:	00238a11 	eoreq	r8, r3, r1, lsl sl
    518c:	0bed0100 	bleq	ffb45594 <SCS_BASE+0x1fb37594>
    5190:	0000051e 	andeq	r0, r0, lr, lsl r5
    5194:	00297911 	eoreq	r7, r9, r1, lsl r9
    5198:	0bed0100 	bleq	ffb455a0 <SCS_BASE+0x1fb375a0>
    519c:	00000041 	andeq	r0, r0, r1, asr #32
    51a0:	00290911 	eoreq	r0, r9, r1, lsl r9
    51a4:	0bed0100 	bleq	ffb455ac <SCS_BASE+0x1fb375ac>
    51a8:	00000041 	andeq	r0, r0, r1, asr #32
    51ac:	002b7f11 	eoreq	r7, fp, r1, lsl pc
    51b0:	0bee0100 	bleq	ffb855b8 <SCS_BASE+0x1fb775b8>
    51b4:	00000041 	andeq	r0, r0, r1, asr #32
    51b8:	00286112 	eoreq	r6, r8, r2, lsl r1
    51bc:	0bf00100 	bleq	ffc055c4 <SCS_BASE+0x1fbf75c4>
    51c0:	00000041 	andeq	r0, r0, r1, asr #32
    51c4:	00253912 	eoreq	r3, r5, r2, lsl r9
    51c8:	0bf00100 	bleq	ffc055d0 <SCS_BASE+0x1fbf75d0>
    51cc:	00000041 	andeq	r0, r0, r1, asr #32
    51d0:	d9011000 	stmdble	r1, {ip}
    51d4:	01000028 	tsteq	r0, r8, lsr #32
    51d8:	01010a6b 	tsteq	r1, fp, ror #20
    51dc:	0000063a 	andeq	r0, r0, sl, lsr r6
    51e0:	00238a11 	eoreq	r8, r3, r1, lsl sl
    51e4:	0a6a0100 	beq	1a855ec <__Stack_Size+0x1a851ec>
    51e8:	0000051e 	andeq	r0, r0, lr, lsl r5
    51ec:	00284711 	eoreq	r4, r8, r1, lsl r7
    51f0:	0a6a0100 	beq	1a855f8 <__Stack_Size+0x1a851f8>
    51f4:	00000041 	andeq	r0, r0, r1, asr #32
    51f8:	8e011000 	cdphi	0, 0, cr1, cr1, cr0, {0}
    51fc:	01000026 	tsteq	r0, r6, lsr #32
    5200:	01010a87 	smlabbeq	r1, r7, sl, r0
    5204:	00000662 	andeq	r0, r0, r2, ror #12
    5208:	00238a11 	eoreq	r8, r3, r1, lsl sl
    520c:	0a860100 	beq	fe185614 <SCS_BASE+0x1e177614>
    5210:	0000051e 	andeq	r0, r0, lr, lsl r5
    5214:	00284711 	eoreq	r4, r8, r1, lsl r7
    5218:	0a860100 	beq	fe185620 <SCS_BASE+0x1e177620>
    521c:	00000041 	andeq	r0, r0, r1, asr #32
    5220:	273f1400 	ldrcs	r1, [pc, -r0, lsl #8]!
    5224:	4d010000 	stcmi	0, cr0, [r1]
    5228:	c501010c 	strgt	r0, [r1, #-268]
    522c:	11000006 	tstne	r0, r6
    5230:	0000238a 	andeq	r2, r0, sl, lsl #7
    5234:	1e0c4b01 	fmacdne	d4, d12, d1
    5238:	11000005 	tstne	r0, r5
    523c:	00002979 	andeq	r2, r0, r9, ror r9
    5240:	410c4b01 	tstmi	ip, r1, lsl #22
    5244:	11000000 	tstne	r0, r0
    5248:	00002909 	andeq	r2, r0, r9, lsl #18
    524c:	410c4b01 	tstmi	ip, r1, lsl #22
    5250:	11000000 	tstne	r0, r0
    5254:	00002b7f 	andeq	r2, r0, pc, ror fp
    5258:	410c4c01 	tstmi	ip, r1, lsl #24
    525c:	12000000 	andne	r0, r0, #0	; 0x0
    5260:	0000286a 	andeq	r2, r0, sl, ror #16
    5264:	410c4e01 	tstmi	ip, r1, lsl #28
    5268:	12000000 	andne	r0, r0, #0	; 0x0
    526c:	00002539 	andeq	r2, r0, r9, lsr r5
    5270:	410c4e01 	tstmi	ip, r1, lsl #28
    5274:	15000000 	strne	r0, [r0]
    5278:	00706d74 	rsbseq	r6, r0, r4, ror sp
    527c:	410c4e01 	tstmi	ip, r1, lsl #28
    5280:	00000000 	andeq	r0, r0, r0
    5284:	28f50110 	ldmcs	r5!, {r4, r8}^
    5288:	a3010000 	movwge	r0, #4096	; 0x1000
    528c:	ed01010a 	stfs	f0, [r1, #-40]
    5290:	11000006 	tstne	r0, r6
    5294:	0000238a 	andeq	r2, r0, sl, lsl #7
    5298:	1e0aa201 	cdpne	2, 0, cr10, cr10, cr1, {0}
    529c:	11000005 	tstne	r0, r5
    52a0:	00002847 	andeq	r2, r0, r7, asr #16
    52a4:	410aa201 	tstmi	sl, r1, lsl #4
    52a8:	00000000 	andeq	r0, r0, r0
    52ac:	002a7614 	eoreq	r7, sl, r4, lsl r6
    52b0:	0c7c0100 	ldfeqe	f0, [ip]
    52b4:	07500101 	ldrbeq	r0, [r0, -r1, lsl #2]
    52b8:	8a110000 	bhi	4452c0 <__Stack_Size+0x444ec0>
    52bc:	01000023 	tsteq	r0, r3, lsr #32
    52c0:	051e0c7a 	ldreq	r0, [lr, #-3194]
    52c4:	79110000 	ldmdbvc	r1, {}
    52c8:	01000029 	tsteq	r0, r9, lsr #32
    52cc:	00410c7a 	subeq	r0, r1, sl, ror ip
    52d0:	09110000 	ldmdbeq	r1, {}
    52d4:	01000029 	tsteq	r0, r9, lsr #32
    52d8:	00410c7a 	subeq	r0, r1, sl, ror ip
    52dc:	7f110000 	svcvc	0x00110000
    52e0:	0100002b 	tsteq	r0, fp, lsr #32
    52e4:	00410c7b 	subeq	r0, r1, fp, ror ip
    52e8:	6a120000 	bvs	4852f0 <__Stack_Size+0x484ef0>
    52ec:	01000028 	tsteq	r0, r8, lsr #32
    52f0:	00410c7d 	subeq	r0, r1, sp, ror ip
    52f4:	39120000 	ldmdbcc	r2, {}
    52f8:	01000025 	tsteq	r0, r5, lsr #32
    52fc:	00410c7d 	subeq	r0, r1, sp, ror ip
    5300:	74150000 	ldrvc	r0, [r5]
    5304:	0100706d 	tsteq	r0, sp, rrx
    5308:	00410c7d 	subeq	r0, r1, sp, ror ip
    530c:	10000000 	andne	r0, r0, r0
    5310:	0023b001 	eoreq	fp, r3, r1
    5314:	0abf0100 	beq	fefc571c <SCS_BASE+0x1efb771c>
    5318:	07780101 	ldrbeq	r0, [r8, -r1, lsl #2]!
    531c:	8a110000 	bhi	445324 <__Stack_Size+0x444f24>
    5320:	01000023 	tsteq	r0, r3, lsr #32
    5324:	051e0abe 	ldreq	r0, [lr, #-2750]
    5328:	47110000 	ldrmi	r0, [r1, -r0]
    532c:	01000028 	tsteq	r0, r8, lsr #32
    5330:	00410abe 	strheq	r0, [r1], #-174
    5334:	16000000 	strne	r0, [r0], -r0
    5338:	0026f401 	eoreq	pc, r6, r1, lsl #8
    533c:	01c70100 	biceq	r0, r7, r0, lsl #2
    5340:	08004fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp, lr}
    5344:	08004ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5348:	00001c05 	andeq	r1, r0, r5, lsl #24
    534c:	000007b0 	strheq	r0, [r0], -r0
    5350:	00238a17 	eoreq	r8, r3, r7, lsl sl
    5354:	1ec60100 	polnes	f0, f6, f0
    5358:	24000005 	strcs	r0, [r0], #-5
    535c:	1700001c 	smladne	r0, ip, r0, r0
    5360:	00002592 	muleq	r0, r2, r5
    5364:	07b0c601 	ldreq	ip, [r0, r1, lsl #12]!
    5368:	1c430000 	marne	acc0, r0, r3
    536c:	13000000 	movwne	r0, #0	; 0x0
    5370:	00037304 	andeq	r7, r3, r4, lsl #6
    5374:	1f011600 	svcne	0x00011600
    5378:	01000023 	tsteq	r0, r3, lsr #32
    537c:	4ffc01ee 	svcmi	0x00fc01ee
    5380:	50ac0800 	adcpl	r0, ip, r0, lsl #16
    5384:	1c610800 	stclne	8, cr0, [r1]
    5388:	081b0000 	ldmdaeq	fp, {}
    538c:	8a170000 	bhi	5c5394 <__Stack_Size+0x5c4f94>
    5390:	01000023 	tsteq	r0, r3, lsr #32
    5394:	00051eed 	andeq	r1, r5, sp, ror #29
    5398:	001c8c00 	andseq	r8, ip, r0, lsl #24
    539c:	27da1700 	ldrbcs	r1, [sl, r0, lsl #14]
    53a0:	ed010000 	stc	0, cr0, [r1]
    53a4:	0000081b 	andeq	r0, r0, fp, lsl r8
    53a8:	00001cab 	andeq	r1, r0, fp, lsr #25
    53ac:	00293118 	eoreq	r3, r9, r8, lsl r1
    53b0:	41ef0100 	mvnmi	r0, r0, lsl #2
    53b4:	c9000000 	stmdbgt	r0, {}
    53b8:	1800001c 	stmdane	r0, {r2, r3, r4}
    53bc:	00002539 	andeq	r2, r0, r9, lsr r5
    53c0:	0041ef01 	subeq	lr, r1, r1, lsl #30
    53c4:	1ce70000 	stclne	0, cr0, [r7]
    53c8:	4a180000 	bmi	6053d0 <__Stack_Size+0x604fd0>
    53cc:	0100002b 	tsteq	r0, fp, lsr #32
    53d0:	000041ef 	andeq	r4, r0, pc, ror #3
    53d4:	001d3c00 	andseq	r3, sp, r0, lsl #24
    53d8:	04130000 	ldreq	r0, [r3]
    53dc:	000003f7 	strdeq	r0, [r0], -r7
    53e0:	23f30119 	mvnscs	r0, #1073741830	; 0x40000006
    53e4:	49010000 	stmdbmi	r1, {}
    53e8:	50ac0101 	adcpl	r0, ip, r1, lsl #2
    53ec:	51640800 	cmnpl	r4, r0, lsl #16
    53f0:	1d700800 	ldclne	8, cr0, [r0]
    53f4:	088c0000 	stmeq	ip, {}
    53f8:	8a1a0000 	bhi	685400 <__Stack_Size+0x685000>
    53fc:	01000023 	tsteq	r0, r3, lsr #32
    5400:	051e0148 	ldreq	r0, [lr, #-328]
    5404:	1d9b0000 	ldcne	0, cr0, [fp]
    5408:	da1a0000 	ble	685410 <__Stack_Size+0x685010>
    540c:	01000027 	tsteq	r0, r7, lsr #32
    5410:	081b0148 	ldmdaeq	fp, {r3, r6, r8}
    5414:	1dba0000 	ldcne	0, cr0, [sl]
    5418:	311b0000 	tstcc	fp, r0
    541c:	01000029 	tsteq	r0, r9, lsr #32
    5420:	0041014a 	subeq	r0, r1, sl, asr #2
    5424:	1dd80000 	ldclne	0, cr0, [r8]
    5428:	391b0000 	ldmdbcc	fp, {}
    542c:	01000025 	tsteq	r0, r5, lsr #32
    5430:	0041014a 	subeq	r0, r1, sl, asr #2
    5434:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    5438:	4a1b0000 	bmi	6c5440 <__Stack_Size+0x6c5040>
    543c:	0100002b 	tsteq	r0, fp, lsr #32
    5440:	0041014a 	subeq	r0, r1, sl, asr #2
    5444:	1e4b0000 	cdpne	0, 4, cr0, cr11, cr0, {0}
    5448:	19000000 	stmdbne	r0, {}
    544c:	002a8e01 	eoreq	r8, sl, r1, lsl #28
    5450:	01a50100 	undefined instruction 0x01a50100
    5454:	00516401 	subseq	r6, r1, r1, lsl #8
    5458:	00521808 	subseq	r1, r2, r8, lsl #16
    545c:	001e7f08 	andseq	r7, lr, r8, lsl #30
    5460:	0008f700 	andeq	pc, r8, r0, lsl #14
    5464:	238a1a00 	orrcs	r1, sl, #0	; 0x0
    5468:	a4010000 	strge	r0, [r1]
    546c:	00051e01 	andeq	r1, r5, r1, lsl #28
    5470:	001eaa00 	andseq	sl, lr, r0, lsl #20
    5474:	27da1a00 	ldrbcs	r1, [sl, r0, lsl #20]
    5478:	a4010000 	strge	r0, [r1]
    547c:	00081b01 	andeq	r1, r8, r1, lsl #22
    5480:	001ec900 	andseq	ip, lr, r0, lsl #18
    5484:	29311b00 	ldmdbcs	r1!, {r8, r9, fp, ip}
    5488:	a6010000 	strge	r0, [r1], -r0
    548c:	00004101 	andeq	r4, r0, r1, lsl #2
    5490:	001ee700 	andseq	lr, lr, r0, lsl #14
    5494:	25391b00 	ldrcs	r1, [r9, #-2816]!
    5498:	a6010000 	strge	r0, [r1], -r0
    549c:	00004101 	andeq	r4, r0, r1, lsl #2
    54a0:	001f0500 	andseq	r0, pc, r0, lsl #10
    54a4:	2b4a1b00 	blcs	128c0ac <__Stack_Size+0x128bcac>
    54a8:	a6010000 	strge	r0, [r1], -r0
    54ac:	00004101 	andeq	r4, r0, r1, lsl #2
    54b0:	001f4f00 	andseq	r4, pc, r0, lsl #30
    54b4:	01190000 	tsteq	r9, r0
    54b8:	000027ab 	andeq	r2, r0, fp, lsr #15
    54bc:	01020101 	tsteq	r2, r1, lsl #2
    54c0:	08005218 	stmdaeq	r0, {r3, r4, r9, ip, lr}
    54c4:	080052ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip, lr}
    54c8:	00001f83 	andeq	r1, r0, r3, lsl #31
    54cc:	00000962 	andeq	r0, r0, r2, ror #18
    54d0:	00238a1a 	eoreq	r8, r3, sl, lsl sl
    54d4:	02000100 	andeq	r0, r0, #0	; 0x0
    54d8:	0000051e 	andeq	r0, r0, lr, lsl r5
    54dc:	00001fae 	andeq	r1, r0, lr, lsr #31
    54e0:	0027da1a 	eoreq	sp, r7, sl, lsl sl
    54e4:	02000100 	andeq	r0, r0, #0	; 0x0
    54e8:	0000081b 	andeq	r0, r0, fp, lsl r8
    54ec:	00001fcd 	andeq	r1, r0, sp, asr #31
    54f0:	0029311b 	eoreq	r3, r9, fp, lsl r1
    54f4:	02020100 	andeq	r0, r2, #0	; 0x0
    54f8:	00000041 	andeq	r0, r0, r1, asr #32
    54fc:	00001feb 	andeq	r1, r0, fp, ror #31
    5500:	0025391b 	eoreq	r3, r5, fp, lsl r9
    5504:	02020100 	andeq	r0, r2, #0	; 0x0
    5508:	00000041 	andeq	r0, r0, r1, asr #32
    550c:	00002014 	andeq	r2, r0, r4, lsl r0
    5510:	002b4a1b 	eoreq	r4, fp, fp, lsl sl
    5514:	02020100 	andeq	r0, r2, #0	; 0x0
    5518:	00000041 	andeq	r0, r0, r1, asr #32
    551c:	00002049 	andeq	r2, r0, r9, asr #32
    5520:	74011900 	strvc	r1, [r1], #-2304
    5524:	0100002b 	tsteq	r0, fp, lsr #32
    5528:	ac01024a 	sfmge	f0, 4, [r1], {74}
    552c:	18080052 	stmdane	r8, {r1, r4, r6}
    5530:	72080054 	andvc	r0, r8, #84	; 0x54
    5534:	28000020 	stmdacs	r0, {r5}
    5538:	1a00000b 	bne	556c <__Stack_Size+0x516c>
    553c:	0000238a 	andeq	r2, r0, sl, lsl #7
    5540:	1e024901 	cdpne	9, 0, cr4, cr2, cr1, {0}
    5544:	91000005 	tstls	r0, r5
    5548:	1a000020 	bne	55d0 <__Stack_Size+0x51d0>
    554c:	0000272e 	andeq	r2, r0, lr, lsr #14
    5550:	28024901 	stmdacs	r2, {r0, r8, fp, lr}
    5554:	af00000b 	svcge	0x0000000b
    5558:	1c000020 	stcne	0, cr0, [r0], {32}
    555c:	000005bb 	strheq	r0, [r0], -fp
    5560:	00000110 	andeq	r0, r0, r0, lsl r1
    5564:	d9025601 	stmdble	r2, {r0, r9, sl, ip, lr}
    5568:	1d000009 	stcne	0, cr0, [r0, #-36]
    556c:	000005ed 	andeq	r0, r0, sp, ror #11
    5570:	0005e11d 	andeq	lr, r5, sp, lsl r1
    5574:	05d51d00 	ldrbeq	r1, [r5, #3328]
    5578:	c91d0000 	ldmdbgt	sp, {}
    557c:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    5580:	00000130 	andeq	r0, r0, r0, lsr r1
    5584:	0005f91f 	andeq	pc, r5, pc, lsl r9
    5588:	0020cd00 	eoreq	ip, r0, r0, lsl #26
    558c:	06051f00 	streq	r1, [r5], -r0, lsl #30
    5590:	20e00000 	rsccs	r0, r0, r0
    5594:	00000000 	andeq	r0, r0, r0
    5598:	00061220 	andeq	r1, r6, r0, lsr #4
    559c:	0052f200 	subseq	pc, r2, r0, lsl #4
    55a0:	00015008 	andeq	r5, r1, r8
    55a4:	025b0100 	subseq	r0, fp, #0	; 0x0
    55a8:	000009f8 	strdeq	r0, [r0], -r8
    55ac:	00062d1d 	andeq	r2, r6, sp, lsl sp
    55b0:	06211d00 	strteq	r1, [r1], -r0, lsl #26
    55b4:	1c000000 	stcne	0, cr0, [r0], {0}
    55b8:	00000558 	andeq	r0, r0, r8, asr r5
    55bc:	00000168 	andeq	r0, r0, r8, ror #2
    55c0:	3a026001 	bcc	9d5cc <__Stack_Size+0x9d1cc>
    55c4:	1d00000a 	stcne	0, cr0, [r0, #-40]
    55c8:	0000058a 	andeq	r0, r0, sl, lsl #11
    55cc:	00057e1d 	andeq	r7, r5, sp, lsl lr
    55d0:	05721d00 	ldrbeq	r1, [r2, #-3328]!
    55d4:	661d0000 	ldrvs	r0, [sp], -r0
    55d8:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    55dc:	00000188 	andeq	r0, r0, r8, lsl #3
    55e0:	0005961f 	andeq	r9, r5, pc, lsl r6
    55e4:	0020f300 	eoreq	pc, r0, r0, lsl #6
    55e8:	05a21f00 	streq	r1, [r2, #3840]!
    55ec:	211c0000 	tstcs	ip, r0
    55f0:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    55f4:	00000005 	andeq	r0, r0, r5
    55f8:	063a2000 	ldrteq	r2, [sl], -r0
    55fc:	534e0000 	movtpl	r0, #57344	; 0xe000
    5600:	01a80800 	undefined instruction 0x01a80800
    5604:	65010000 	strvs	r0, [r1]
    5608:	000a5902 	andeq	r5, sl, r2, lsl #18
    560c:	06551d00 	ldrbeq	r1, [r5], -r0, lsl #26
    5610:	491d0000 	ldmdbmi	sp, {}
    5614:	00000006 	andeq	r0, r0, r6
    5618:	00066222 	andeq	r6, r6, r2, lsr #4
    561c:	00537600 	subseq	r7, r3, r0, lsl #12
    5620:	0053ac08 	subseq	sl, r3, r8, lsl #24
    5624:	026a0108 	rsbeq	r0, sl, #2	; 0x2
    5628:	00000aa3 	andeq	r0, r0, r3, lsr #21
    562c:	0006941d 	andeq	r9, r6, sp, lsl r4
    5630:	06881d00 	streq	r1, [r8], r0, lsl #26
    5634:	7c1d0000 	ldcvc	0, cr0, [sp], {0}
    5638:	1d000006 	stcne	0, cr0, [r0, #-24]
    563c:	00000670 	andeq	r0, r0, r0, ror r6
    5640:	00537623 	subseq	r7, r3, r3, lsr #12
    5644:	0053ac08 	subseq	sl, r3, r8, lsl #24
    5648:	06a01f08 	strteq	r1, [r0], r8, lsl #30
    564c:	212f0000 	teqcs	pc, r0
    5650:	ac1f0000 	ldcge	0, cr0, [pc], {0}
    5654:	42000006 	andmi	r0, r0, #6	; 0x6
    5658:	21000021 	tstcs	r0, r1, lsr #32
    565c:	000006b8 	strheq	r0, [r0], -r8
    5660:	c5200000 	strgt	r0, [r0]!
    5664:	ac000006 	stcge	0, cr0, [r0], {6}
    5668:	c0080053 	andgt	r0, r8, r3, asr r0
    566c:	01000001 	tsteq	r0, r1
    5670:	0ac2026f 	beq	ff086034 <SCS_BASE+0x1f078034>
    5674:	e01d0000 	ands	r0, sp, r0
    5678:	1d000006 	stcne	0, cr0, [r0, #-24]
    567c:	000006d4 	ldrdeq	r0, [r0], -r4
    5680:	06ed2200 	strbteq	r2, [sp], r0, lsl #4
    5684:	53c20000 	bicpl	r0, r2, #0	; 0x0
    5688:	53fc0800 	mvnspl	r0, #0	; 0x0
    568c:	74010800 	strvc	r0, [r1], #-2048
    5690:	000b0c02 	andeq	r0, fp, r2, lsl #24
    5694:	071f1d00 	ldreq	r1, [pc, -r0, lsl #26]
    5698:	131d0000 	tstne	sp, #0	; 0x0
    569c:	1d000007 	stcne	0, cr0, [r0, #-28]
    56a0:	00000707 	andeq	r0, r0, r7, lsl #14
    56a4:	0006fb1d 	andeq	pc, r6, sp, lsl fp
    56a8:	53c22300 	bicpl	r2, r2, #0	; 0x0
    56ac:	53fc0800 	mvnspl	r0, #0	; 0x0
    56b0:	2b1f0800 	blcs	7c76b8 <__Stack_Size+0x7c72b8>
    56b4:	55000007 	strpl	r0, [r0, #-7]
    56b8:	1f000021 	svcne	0x00000021
    56bc:	00000737 	andeq	r0, r0, r7, lsr r7
    56c0:	00002168 	andeq	r2, r0, r8, ror #2
    56c4:	00074321 	andeq	r4, r7, r1, lsr #6
    56c8:	24000000 	strcs	r0, [r0]
    56cc:	00000750 	andeq	r0, r0, r0, asr r7
    56d0:	080053fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip, lr}
    56d4:	000001d8 	ldrdeq	r0, [r0], -r8
    56d8:	1d027901 	stcne	9, cr7, [r2, #-4]
    56dc:	0000076b 	andeq	r0, r0, fp, ror #14
    56e0:	00075f1d 	andeq	r5, r7, sp, lsl pc
    56e4:	13000000 	movwne	r0, #0	; 0x0
    56e8:	00045104 	andeq	r5, r4, r4, lsl #2
    56ec:	13011900 	movwne	r1, #6400	; 0x1900
    56f0:	0100002b 	tsteq	r0, fp, lsr #32
    56f4:	1801028b 	stmdane	r1, {r0, r1, r3, r7, r9}
    56f8:	72080054 	andvc	r0, r8, #84	; 0x54
    56fc:	7b080055 	blvc	205858 <__Stack_Size+0x205458>
    5700:	17000021 	strne	r0, [r0, -r1, lsr #32]
    5704:	2500000d 	strcs	r0, [r0, #-13]
    5708:	0000238a 	andeq	r2, r0, sl, lsl #7
    570c:	1e028a01 	fmacsne	s16, s4, s2
    5710:	01000005 	tsteq	r0, r5
    5714:	272e1a50 	undefined
    5718:	8a010000 	bhi	45720 <__Stack_Size+0x45320>
    571c:	000b2802 	andeq	r2, fp, r2, lsl #16
    5720:	00219a00 	eoreq	r9, r1, r0, lsl #20
    5724:	299b2600 	ldmibcs	fp, {r9, sl, sp}
    5728:	8c010000 	stchi	0, cr0, [r1], {0}
    572c:	00004102 	andeq	r4, r0, r2, lsl #2
    5730:	26570100 	ldrbcs	r0, [r7], -r0, lsl #2
    5734:	000028a2 	andeq	r2, r0, r2, lsr #17
    5738:	41028d01 	tstmi	r2, r1, lsl #26
    573c:	01000000 	tsteq	r0, r0
    5740:	05bb2256 	ldreq	r2, [fp, #598]!
    5744:	543c0000 	ldrtpl	r0, [ip]
    5748:	546e0800 	strbtpl	r0, [lr], #-2048
    574c:	a9010800 	stmdbge	r1, {fp}
    5750:	000bc702 	andeq	ip, fp, r2, lsl #14
    5754:	05ed1d00 	strbeq	r1, [sp, #3328]!
    5758:	e11d0000 	tst	sp, r0
    575c:	1d000005 	stcne	0, cr0, [r0, #-20]
    5760:	000005d5 	ldrdeq	r0, [r0], -r5
    5764:	0005c91d 	andeq	ip, r5, sp, lsl r9
    5768:	543c2300 	ldrtpl	r2, [ip], #-768
    576c:	546e0800 	strbtpl	r0, [lr], #-2048
    5770:	f91f0800 	undefined instruction 0xf91f0800
    5774:	b8000005 	stmdalt	r0, {r0, r2}
    5778:	1f000021 	svcne	0x00000021
    577c:	00000605 	andeq	r0, r0, r5, lsl #12
    5780:	000021cb 	andeq	r2, r0, fp, asr #3
    5784:	12200000 	eorne	r0, r0, #0	; 0x0
    5788:	6e000006 	cdpvs	0, 0, cr0, cr0, cr6, {0}
    578c:	f0080054 	undefined instruction 0xf0080054
    5790:	01000001 	tsteq	r0, r1
    5794:	0be602ad 	bleq	ff986250 <SCS_BASE+0x1f978250>
    5798:	2d1d0000 	ldccs	0, cr0, [sp]
    579c:	1d000006 	stcne	0, cr0, [r0, #-24]
    57a0:	00000621 	andeq	r0, r0, r1, lsr #12
    57a4:	05582200 	ldrbeq	r2, [r8, #-512]
    57a8:	54860000 	strpl	r0, [r6]
    57ac:	54bc0800 	ldrtpl	r0, [ip], #2048
    57b0:	b0010800 	andlt	r0, r1, r0, lsl #16
    57b4:	000c3002 	andeq	r3, ip, r2
    57b8:	058a1d00 	streq	r1, [sl, #3328]
    57bc:	7e1d0000 	wxorvc	wr0, wr13, wr0
    57c0:	1d000005 	stcne	0, cr0, [r0, #-20]
    57c4:	00000572 	andeq	r0, r0, r2, ror r5
    57c8:	0005661d 	andeq	r6, r5, sp, lsl r6
    57cc:	54862300 	strpl	r2, [r6], #768
    57d0:	54bc0800 	ldrtpl	r0, [ip], #2048
    57d4:	961f0800 	ldrls	r0, [pc], -r0, lsl #16
    57d8:	de000005 	cdple	0, 0, cr0, cr0, cr5, {0}
    57dc:	1f000021 	svcne	0x00000021
    57e0:	000005a2 	andeq	r0, r0, r2, lsr #11
    57e4:	000021fc 	strdeq	r2, [r0], -ip
    57e8:	0005ae21 	andeq	sl, r5, r1, lsr #28
    57ec:	22000000 	andcs	r0, r0, #0	; 0x0
    57f0:	0000063a 	andeq	r0, r0, sl, lsr r6
    57f4:	080054bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip, lr}
    57f8:	080054d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, ip, lr}
    57fc:	4f02b301 	svcmi	0x0002b301
    5800:	1d00000c 	stcne	0, cr0, [r0, #-48]
    5804:	00000655 	andeq	r0, r0, r5, asr r6
    5808:	0006491d 	andeq	r4, r6, sp, lsl r9
    580c:	58220000 	stmdapl	r2!, {}
    5810:	d4000005 	strle	r0, [r0], #-5
    5814:	0e080054 	mcreq	0, 0, r0, cr8, cr4, {2}
    5818:	01080055 	qaddeq	r0, r5, r8
    581c:	0c9902b8 	lfmeq	f0, 4, [r9], {184}
    5820:	8a1d0000 	bhi	745828 <__Stack_Size+0x745428>
    5824:	1d000005 	stcne	0, cr0, [r0, #-20]
    5828:	0000057e 	andeq	r0, r0, lr, ror r5
    582c:	0005721d 	andeq	r7, r5, sp, lsl r2
    5830:	05661d00 	strbeq	r1, [r6, #-3328]!
    5834:	d4230000 	strtle	r0, [r3]
    5838:	0e080054 	mcreq	0, 0, r0, cr8, cr4, {2}
    583c:	1f080055 	svcne	0x00080055
    5840:	00000596 	muleq	r0, r6, r5
    5844:	0000221a 	andeq	r2, r0, sl, lsl r2
    5848:	0005a21f 	andeq	sl, r5, pc, lsl r2
    584c:	00224300 	eoreq	r4, r2, r0, lsl #6
    5850:	05ae2100 	streq	r2, [lr, #256]!
    5854:	00000000 	andeq	r0, r0, r0
    5858:	00063a20 	andeq	r3, r6, r0, lsr #20
    585c:	00550e00 	subseq	r0, r5, r0, lsl #28
    5860:	00020808 	andeq	r0, r2, r8, lsl #16
    5864:	02bc0100 	adcseq	r0, ip, #0	; 0x0
    5868:	00000cb8 	strheq	r0, [r0], -r8
    586c:	0006551d 	andeq	r5, r6, sp, lsl r5
    5870:	06491d00 	strbeq	r1, [r9], -r0, lsl #26
    5874:	22000000 	andcs	r0, r0, #0	; 0x0
    5878:	000005bb 	strheq	r0, [r0], -fp
    587c:	0800552a 	stmdaeq	r0, {r1, r3, r5, r8, sl, ip, lr}
    5880:	0800555c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip, lr}
    5884:	fb02bf01 	blx	b5492 <__Stack_Size+0xb5092>
    5888:	1d00000c 	stcne	0, cr0, [r0, #-48]
    588c:	000005ed 	andeq	r0, r0, sp, ror #11
    5890:	0005e11d 	andeq	lr, r5, sp, lsl r1
    5894:	05d51d00 	ldrbeq	r1, [r5, #3328]
    5898:	c91d0000 	ldmdbgt	sp, {}
    589c:	23000005 	movwcs	r0, #5	; 0x5
    58a0:	0800552a 	stmdaeq	r0, {r1, r3, r5, r8, sl, ip, lr}
    58a4:	0800555c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip, lr}
    58a8:	0005f91f 	andeq	pc, r5, pc, lsl r9
    58ac:	00225600 	eoreq	r5, r2, r0, lsl #12
    58b0:	06052700 	streq	r2, [r5], -r0, lsl #14
    58b4:	52010000 	andpl	r0, r1, #0	; 0x0
    58b8:	12280000 	eorne	r0, r8, #0	; 0x0
    58bc:	5c000006 	stcpl	0, cr0, [r0], {6}
    58c0:	70080055 	andvc	r0, r8, r5, asr r0
    58c4:	01080055 	qaddeq	r0, r5, r8
    58c8:	2d1d02c2 	lfmcs	f0, 4, [sp, #-776]
    58cc:	1d000006 	stcne	0, cr0, [r0, #-24]
    58d0:	00000621 	andeq	r0, r0, r1, lsr #12
    58d4:	01290000 	teqeq	r9, r0
    58d8:	000029ae 	andeq	r2, r0, lr, lsr #19
    58dc:	0102d201 	tsteq	r2, r1, lsl #4
    58e0:	08005574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip, lr}
    58e4:	08005596 	stmdaeq	r0, {r1, r2, r4, r7, r8, sl, ip, lr}
    58e8:	0d4c5d01 	stcleq	13, cr5, [ip, #-4]
    58ec:	8a250000 	bhi	9458f4 <__Stack_Size+0x9454f4>
    58f0:	01000023 	tsteq	r0, r3, lsr #32
    58f4:	051e02d1 	ldreq	r0, [lr, #-721]
    58f8:	50010000 	andpl	r0, r1, r0
    58fc:	00252625 	eoreq	r2, r5, r5, lsr #12
    5900:	02d10100 	sbcseq	r0, r1, #0	; 0x0
    5904:	00000d4c 	andeq	r0, r0, ip, asr #26
    5908:	13005101 	movwne	r5, #257	; 0x101
    590c:	0004c704 	andeq	ip, r4, r4, lsl #14
    5910:	3e012900 	cdpcc	9, 0, cr2, cr1, cr0, {0}
    5914:	0100002a 	tsteq	r0, sl, lsr #32
    5918:	980102ef 	stmdals	r1, {r0, r1, r2, r3, r5, r6, r7, r9}
    591c:	ae080055 	mcrge	0, 0, r0, cr8, cr5, {2}
    5920:	01080055 	qaddeq	r0, r5, r8
    5924:	000d795d 	andeq	r7, sp, sp, asr r9
    5928:	25922500 	ldrcs	r2, [r2, #1280]
    592c:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    5930:	0007b002 	andeq	fp, r7, r2
    5934:	00500100 	subseq	r0, r0, r0, lsl #2
    5938:	22d00129 	sbcscs	r0, r0, #1073741834	; 0x4000000a
    593c:	01010000 	tsteq	r1, r0
    5940:	55b00103 	ldrpl	r0, [r0, #259]!
    5944:	55c60800 	strbpl	r0, [r6, #2048]
    5948:	5d010800 	stcpl	8, cr0, [r1]
    594c:	00000da0 	andeq	r0, r0, r0, lsr #27
    5950:	0027da25 	eoreq	sp, r7, r5, lsr #20
    5954:	03000100 	movweq	r0, #256	; 0x100
    5958:	0000081b 	andeq	r0, r0, fp, lsl r8
    595c:	29005001 	stmdbcs	r0, {r0, ip, lr}
    5960:	00215a01 	eoreq	r5, r1, r1, lsl #20
    5964:	03160100 	tsteq	r6, #0	; 0x0
    5968:	0055c801 	subseq	ip, r5, r1, lsl #16
    596c:	0055e008 	subseq	lr, r5, r8
    5970:	c75d0108 	ldrbgt	r0, [sp, -r8, lsl #2]
    5974:	2500000d 	strcs	r0, [r0, #-13]
    5978:	0000272e 	andeq	r2, r0, lr, lsr #14
    597c:	28031501 	stmdacs	r3, {r0, r8, sl, ip}
    5980:	0100000b 	tsteq	r0, fp
    5984:	01290050 	qsubeq	r0, r0, r9
    5988:	00002ac7 	andeq	r2, r0, r7, asr #21
    598c:	01032801 	tsteq	r3, r1, lsl #16
    5990:	080055e0 	stmdaeq	r0, {r5, r6, r7, r8, sl, ip, lr}
    5994:	080055f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, ip, lr}
    5998:	0dee5d01 	stcleq	13, cr5, [lr, #4]!
    599c:	26250000 	strtcs	r0, [r5], -r0
    59a0:	01000025 	tsteq	r0, r5, lsr #32
    59a4:	0d4c0327 	stcleq	3, cr0, [ip, #-156]
    59a8:	50010000 	andpl	r0, r1, r0
    59ac:	6c012900 	stcvs	9, cr2, [r1], {0}
    59b0:	0100002b 	tsteq	r0, fp, lsr #32
    59b4:	f401033d 	vst2.8	{d0-d3}, [r1, :256]!
    59b8:	0e080055 	mcreq	0, 0, r0, cr8, cr5, {2}
    59bc:	01080056 	qaddeq	r0, r6, r8
    59c0:	000e235d 	andeq	r2, lr, sp, asr r3
    59c4:	238a2500 	orrcs	r2, sl, #0	; 0x0
    59c8:	3c010000 	stccc	0, cr0, [r1], {0}
    59cc:	00051e03 	andeq	r1, r5, r3, lsl #28
    59d0:	25500100 	ldrbcs	r0, [r0, #-256]
    59d4:	00000e26 	andeq	r0, r0, r6, lsr #28
    59d8:	a9033c01 	stmdbge	r3, {r0, sl, fp, ip, sp}
    59dc:	01000000 	tsteq	r0, r0
    59e0:	01290051 	qsubeq	r0, r1, r9
    59e4:	00002988 	andeq	r2, r0, r8, lsl #19
    59e8:	01035801 	tsteq	r3, r1, lsl #16
    59ec:	08005610 	stmdaeq	r0, {r4, r9, sl, ip, lr}
    59f0:	0800562c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip, lr}
    59f4:	0e585d01 	cdpeq	13, 5, cr5, cr8, cr1, {0}
    59f8:	8a250000 	bhi	945a00 <__Stack_Size+0x945600>
    59fc:	01000023 	tsteq	r0, r3, lsr #32
    5a00:	051e0357 	ldreq	r0, [lr, #-855]
    5a04:	50010000 	andpl	r0, r1, r0
    5a08:	000e2625 	andeq	r2, lr, r5, lsr #12
    5a0c:	03570100 	cmpeq	r7, #0	; 0x0
    5a10:	000000a9 	andeq	r0, r0, r9, lsr #1
    5a14:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    5a18:	002a5501 	eoreq	r5, sl, r1, lsl #10
    5a1c:	037e0100 	cmneq	lr, #0	; 0x0
    5a20:	00562c01 	subseq	r2, r6, r1, lsl #24
    5a24:	00564408 	subseq	r4, r6, r8, lsl #8
    5a28:	9b5d0108 	blls	1745e50 <__Stack_Size+0x1745a50>
    5a2c:	2500000e 	strcs	r0, [r0, #-14]
    5a30:	0000238a 	andeq	r2, r0, sl, lsl #7
    5a34:	1e037d01 	cdpne	13, 0, cr7, cr3, cr1, {0}
    5a38:	01000005 	tsteq	r0, r5
    5a3c:	2b512550 	blcs	144ef84 <__Stack_Size+0x144eb84>
    5a40:	7d010000 	stcvc	0, cr0, [r1]
    5a44:	00004103 	andeq	r4, r0, r3, lsl #2
    5a48:	25510100 	ldrbcs	r0, [r1, #-256]
    5a4c:	00000e26 	andeq	r0, r0, r6, lsr #28
    5a50:	a9037d01 	stmdbge	r3, {r0, r8, sl, fp, ip, sp, lr}
    5a54:	01000000 	tsteq	r0, r0
    5a58:	01290052 	qsubeq	r0, r2, r9
    5a5c:	0000267c 	andeq	r2, r0, ip, ror r6
    5a60:	0103a101 	tsteq	r3, r1, lsl #2
    5a64:	08005644 	stmdaeq	r0, {r2, r6, r9, sl, ip, lr}
    5a68:	08005648 	stmdaeq	r0, {r3, r6, r9, sl, ip, lr}
    5a6c:	0ed05d01 	cdpeq	13, 13, cr5, cr0, cr1, {0}
    5a70:	8a250000 	bhi	945a78 <__Stack_Size+0x945678>
    5a74:	01000023 	tsteq	r0, r3, lsr #32
    5a78:	051e03a0 	ldreq	r0, [lr, #-928]
    5a7c:	50010000 	andpl	r0, r1, r0
    5a80:	00285125 	eoreq	r5, r8, r5, lsr #2
    5a84:	03a00100 	moveq	r0, #0	; 0x0
    5a88:	00000041 	andeq	r0, r0, r1, asr #32
    5a8c:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    5a90:	0024e101 	eoreq	lr, r4, r1, lsl #2
    5a94:	03c00100 	biceq	r0, r0, #0	; 0x0
    5a98:	00564801 	subseq	r4, r6, r1, lsl #16
    5a9c:	00565008 	subseq	r5, r6, r8
    5aa0:	155d0108 	ldrbne	r0, [sp, #-264]
    5aa4:	2500000f 	strcs	r0, [r0, #-15]
    5aa8:	0000238a 	andeq	r2, r0, sl, lsl #7
    5aac:	1e03bf01 	cdpne	15, 0, cr11, cr3, cr1, {0}
    5ab0:	01000005 	tsteq	r0, r5
    5ab4:	22722550 	rsbscs	r2, r2, #335544320	; 0x14000000
    5ab8:	bf010000 	svclt	0x00010000
    5abc:	00004103 	andeq	r4, r0, r3, lsl #2
    5ac0:	1a510100 	bne	1445ec8 <__Stack_Size+0x1445ac8>
    5ac4:	0000245c 	andeq	r2, r0, ip, asr r4
    5ac8:	4103bf01 	tstmi	r3, r1, lsl #30
    5acc:	69000000 	stmdbvs	r0, {}
    5ad0:	00000022 	andeq	r0, r0, r2, lsr #32
    5ad4:	2a330129 	bcs	cc5f80 <__Stack_Size+0xcc5b80>
    5ad8:	dd010000 	stcle	0, cr0, [r1]
    5adc:	56500103 	ldrbpl	r0, [r0], -r3, lsl #2
    5ae0:	56680800 	strbtpl	r0, [r8], -r0, lsl #16
    5ae4:	5d010800 	stcpl	8, cr0, [r1]
    5ae8:	00000f58 	andeq	r0, r0, r8, asr pc
    5aec:	00238a25 	eoreq	r8, r3, r5, lsr #20
    5af0:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    5af4:	0000051e 	andeq	r0, r0, lr, lsl r5
    5af8:	de255001 	cdple	0, 2, cr5, cr5, cr1, {0}
    5afc:	01000025 	tsteq	r0, r5, lsr #32
    5b00:	004103dc 	ldrdeq	r0, [r1], #-60
    5b04:	51010000 	tstpl	r1, r0
    5b08:	000e2625 	andeq	r2, lr, r5, lsr #12
    5b0c:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    5b10:	000000a9 	andeq	r0, r0, r9, lsr #1
    5b14:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    5b18:	0028b601 	eoreq	fp, r8, r1, lsl #12
    5b1c:	03f90100 	mvnseq	r0, #0	; 0x0
    5b20:	00566801 	subseq	r6, r6, r1, lsl #16
    5b24:	00567608 	subseq	r7, r6, r8, lsl #12
    5b28:	7f5d0108 	svcvc	0x005d0108
    5b2c:	2500000f 	strcs	r0, [r0, #-15]
    5b30:	0000238a 	andeq	r2, r0, sl, lsl #7
    5b34:	1e03f801 	cdpne	8, 0, cr15, cr3, cr1, {0}
    5b38:	01000005 	tsteq	r0, r5
    5b3c:	01290050 	qsubeq	r0, r0, r9
    5b40:	000024af 	andeq	r2, r0, pc, lsr #9
    5b44:	01040f01 	tsteq	r4, r1, lsl #30
    5b48:	08005678 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, ip, lr}
    5b4c:	08005692 	stmdaeq	r0, {r1, r4, r7, r9, sl, ip, lr}
    5b50:	0fe45d01 	svceq	0x00e45d01
    5b54:	8a250000 	bhi	945b5c <__Stack_Size+0x94575c>
    5b58:	01000023 	tsteq	r0, r3, lsr #32
    5b5c:	051e040e 	ldreq	r0, [lr, #-1038]
    5b60:	50010000 	andpl	r0, r1, r0
    5b64:	00225b1a 	eoreq	r5, r2, sl, lsl fp
    5b68:	040e0100 	streq	r0, [lr], #-256
    5b6c:	00000041 	andeq	r0, r0, r1, asr #32
    5b70:	0000227c 	andeq	r2, r0, ip, ror r2
    5b74:	00052428 	andeq	r2, r5, r8, lsr #8
    5b78:	00567800 	subseq	r7, r6, r0, lsl #16
    5b7c:	00568608 	subseq	r8, r6, r8, lsl #12
    5b80:	04150108 	ldreq	r0, [r5], #-264
    5b84:	00053f1d 	andeq	r3, r5, sp, lsl pc
    5b88:	05331d00 	ldreq	r1, [r3, #-3328]!
    5b8c:	78230000 	stmdavc	r3!, {}
    5b90:	86080056 	undefined
    5b94:	1f080056 	svcne	0x00080056
    5b98:	0000054b 	andeq	r0, r0, fp, asr #10
    5b9c:	0000228f 	andeq	r2, r0, pc, lsl #5
    5ba0:	19000000 	stmdbne	r0, {}
    5ba4:	0029cd01 	eoreq	ip, r9, r1, lsl #26
    5ba8:	042f0100 	strteq	r0, [pc], #256	; 5bb0 <__Stack_Size+0x57b0>
    5bac:	00569401 	subseq	r9, r6, r1, lsl #8
    5bb0:	00572608 	subseq	r2, r7, r8, lsl #12
    5bb4:	0022ad08 	eoreq	sl, r2, r8, lsl #26
    5bb8:	0010f800 	andseq	pc, r0, r0, lsl #16
    5bbc:	238a2500 	orrcs	r2, sl, #0	; 0x0
    5bc0:	2d010000 	stccs	0, cr0, [r1]
    5bc4:	00051e04 	andeq	r1, r5, r4, lsl #28
    5bc8:	1a500100 	bne	1405fd0 <__Stack_Size+0x1405bd0>
    5bcc:	000026db 	ldrdeq	r2, [r0], -fp
    5bd0:	41042d01 	tstmi	r4, r1, lsl #26
    5bd4:	cc000000 	stcgt	0, cr0, [r0], {0}
    5bd8:	1a000022 	bne	5c68 <__Stack_Size+0x5868>
    5bdc:	00002979 	andeq	r2, r0, r9, ror r9
    5be0:	41042e01 	tstmi	r4, r1, lsl #28
    5be4:	ea000000 	b	5bec <__Stack_Size+0x57ec>
    5be8:	1a000022 	bne	5c78 <__Stack_Size+0x5878>
    5bec:	00002b83 	andeq	r2, r0, r3, lsl #23
    5bf0:	41042e01 	tstmi	r4, r1, lsl #28
    5bf4:	08000000 	stmdaeq	r0, {}
    5bf8:	22000023 	andcs	r0, r0, #35	; 0x23
    5bfc:	00000558 	andeq	r0, r0, r8, asr r5
    5c00:	080056a0 	stmdaeq	r0, {r5, r7, r9, sl, ip, lr}
    5c04:	080056d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, ip, lr}
    5c08:	86043901 	strhi	r3, [r4], -r1, lsl #18
    5c0c:	1d000010 	stcne	0, cr0, [r0, #-64]
    5c10:	0000058a 	andeq	r0, r0, sl, lsl #11
    5c14:	00057e1d 	andeq	r7, r5, sp, lsl lr
    5c18:	05721d00 	ldrbeq	r1, [r2, #-3328]!
    5c1c:	661d0000 	ldrvs	r0, [sp], -r0
    5c20:	23000005 	movwcs	r0, #5	; 0x5
    5c24:	080056a0 	stmdaeq	r0, {r5, r7, r9, sl, ip, lr}
    5c28:	080056d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, ip, lr}
    5c2c:	0005961f 	andeq	r9, r5, pc, lsl r6
    5c30:	00232600 	eoreq	r2, r3, r0, lsl #12
    5c34:	05a21f00 	streq	r1, [r2, #3840]!
    5c38:	234f0000 	movtcs	r0, #61440	; 0xf000
    5c3c:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    5c40:	00000005 	andeq	r0, r0, r5
    5c44:	05bb2200 	ldreq	r2, [fp, #512]!
    5c48:	56d60000 	ldrbpl	r0, [r6], r0
    5c4c:	570a0800 	strpl	r0, [sl, -r0, lsl #16]
    5c50:	3d010800 	stccc	8, cr0, [r1]
    5c54:	0010c904 	andseq	ip, r0, r4, lsl #18
    5c58:	05ed1d00 	strbeq	r1, [sp, #3328]!
    5c5c:	e11d0000 	tst	sp, r0
    5c60:	1d000005 	stcne	0, cr0, [r0, #-20]
    5c64:	000005d5 	ldrdeq	r0, [r0], -r5
    5c68:	0005c91d 	andeq	ip, r5, sp, lsl r9
    5c6c:	56d62300 	ldrbpl	r2, [r6], r0, lsl #6
    5c70:	570a0800 	strpl	r0, [sl, -r0, lsl #16]
    5c74:	f91f0800 	undefined instruction 0xf91f0800
    5c78:	6d000005 	stcvs	0, cr0, [r0, #-20]
    5c7c:	27000023 	strcs	r0, [r0, -r3, lsr #32]
    5c80:	00000605 	andeq	r0, r0, r5, lsl #12
    5c84:	00005201 	andeq	r5, r0, r1, lsl #4
    5c88:	00052428 	andeq	r2, r5, r8, lsr #8
    5c8c:	00570a00 	subseq	r0, r7, r0, lsl #20
    5c90:	00571a08 	subseq	r1, r7, r8, lsl #20
    5c94:	04410108 	strbeq	r0, [r1], #-264
    5c98:	00053f1d 	andeq	r3, r5, sp, lsl pc
    5c9c:	05331d00 	ldreq	r1, [r3, #-3328]!
    5ca0:	0a230000 	beq	8c5ca8 <__Stack_Size+0x8c58a8>
    5ca4:	1a080057 	bne	205e08 <__Stack_Size+0x205a08>
    5ca8:	1f080057 	svcne	0x00080057
    5cac:	0000054b 	andeq	r0, r0, fp, asr #10
    5cb0:	00002380 	andeq	r2, r0, r0, lsl #7
    5cb4:	29000000 	stmdbcs	r0, {}
    5cb8:	00291901 	eoreq	r1, r9, r1, lsl #18
    5cbc:	045d0100 	ldrbeq	r0, [sp], #-256
    5cc0:	00572801 	subseq	r2, r7, r1, lsl #16
    5cc4:	00575008 	subseq	r5, r7, r8
    5cc8:	935d0108 	cmpls	sp, #2	; 0x2
    5ccc:	25000011 	strcs	r0, [r0, #-17]
    5cd0:	0000238a 	andeq	r2, r0, sl, lsl #7
    5cd4:	1e045b01 	fmacdne	d5, d4, d1
    5cd8:	01000005 	tsteq	r0, r5
    5cdc:	227e1a50 	rsbscs	r1, lr, #327680	; 0x50000
    5ce0:	5b010000 	blpl	45ce8 <__Stack_Size+0x458e8>
    5ce4:	00004104 	andeq	r4, r0, r4, lsl #2
    5ce8:	00239300 	eoreq	r9, r3, r0, lsl #6
    5cec:	2b001a00 	blcs	c4f4 <__Stack_Size+0xc0f4>
    5cf0:	5b010000 	blpl	45cf8 <__Stack_Size+0x458f8>
    5cf4:	00004104 	andeq	r4, r0, r4, lsl #2
    5cf8:	0023a600 	eoreq	sl, r3, r0, lsl #12
    5cfc:	26461a00 	strbcs	r1, [r6], -r0, lsl #20
    5d00:	5c010000 	stcpl	0, cr0, [r1], {0}
    5d04:	00004104 	andeq	r4, r0, r4, lsl #2
    5d08:	0023b900 	eoreq	fp, r3, r0, lsl #18
    5d0c:	23702600 	cmncs	r0, #0	; 0x0
    5d10:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    5d14:	00004104 	andeq	r4, r0, r4, lsl #2
    5d18:	28530100 	ldmdacs	r3, {r8}^
    5d1c:	000004d2 	ldrdeq	r0, [r0], -r2
    5d20:	08005728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip, lr}
    5d24:	0800573e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl, ip, lr}
    5d28:	1d046701 	stcne	7, cr6, [r4, #-4]
    5d2c:	00000505 	andeq	r0, r0, r5, lsl #10
    5d30:	0004f91d 	andeq	pc, r4, sp, lsl r9
    5d34:	04ed1d00 	strbteq	r1, [sp], #3328
    5d38:	e11d0000 	tst	sp, r0
    5d3c:	23000004 	movwcs	r0, #4	; 0x4
    5d40:	08005728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip, lr}
    5d44:	0800573e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl, ip, lr}
    5d48:	00051127 	andeq	r1, r5, r7, lsr #2
    5d4c:	00520100 	subseq	r0, r2, r0, lsl #2
    5d50:	01290000 	teqeq	r9, r0
    5d54:	000023ff 	strdeq	r2, [r0], -pc
    5d58:	01048f01 	tsteq	r4, r1, lsl #30
    5d5c:	08005750 	stmdaeq	r0, {r4, r6, r8, r9, sl, ip, lr}
    5d60:	08005772 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl, ip, lr}
    5d64:	12205d01 	eorne	r5, r0, #64	; 0x40
    5d68:	8a250000 	bhi	945d70 <__Stack_Size+0x945970>
    5d6c:	01000023 	tsteq	r0, r3, lsr #32
    5d70:	051e048d 	ldreq	r0, [lr, #-1165]
    5d74:	50010000 	andpl	r0, r1, r0
    5d78:	00227e1a 	eoreq	r7, r2, sl, lsl lr
    5d7c:	048d0100 	streq	r0, [sp], #256
    5d80:	00000041 	andeq	r0, r0, r1, asr #32
    5d84:	000023cc 	andeq	r2, r0, ip, asr #7
    5d88:	002b001a 	eoreq	r0, fp, sl, lsl r0
    5d8c:	048e0100 	streq	r0, [lr], #256
    5d90:	00000041 	andeq	r0, r0, r1, asr #32
    5d94:	000023df 	ldrdeq	r2, [r0], -pc
    5d98:	0026461a 	eoreq	r4, r6, sl, lsl r6
    5d9c:	048e0100 	streq	r0, [lr], #256
    5da0:	00000041 	andeq	r0, r0, r1, asr #32
    5da4:	000023f2 	strdeq	r2, [r0], -r2
    5da8:	0004d228 	andeq	sp, r4, r8, lsr #4
    5dac:	00575000 	subseq	r5, r7, r0
    5db0:	00576608 	subseq	r6, r7, r8, lsl #12
    5db4:	04970108 	ldreq	r0, [r7], #264
    5db8:	0005051d 	andeq	r0, r5, sp, lsl r5
    5dbc:	04f91d00 	ldrbteq	r1, [r9], #3328
    5dc0:	ed1d0000 	ldc	0, cr0, [sp]
    5dc4:	1d000004 	stcne	0, cr0, [r0, #-16]
    5dc8:	000004e1 	andeq	r0, r0, r1, ror #9
    5dcc:	00575023 	subseq	r5, r7, r3, lsr #32
    5dd0:	00576608 	subseq	r6, r7, r8, lsl #12
    5dd4:	05112708 	ldreq	r2, [r1, #-1800]
    5dd8:	52010000 	andpl	r0, r1, #0	; 0x0
    5ddc:	2a000000 	bcs	5de4 <__Stack_Size+0x59e4>
    5de0:	000004d2 	ldrdeq	r0, [r0], -r2
    5de4:	08005774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, ip, lr}
    5de8:	0800578c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip, lr}
    5dec:	125b5d01 	subsne	r5, fp, #64	; 0x40
    5df0:	e12b0000 	teq	fp, r0
    5df4:	01000004 	tsteq	r0, r4
    5df8:	04ed2c50 	strbteq	r2, [sp], #3152
    5dfc:	24050000 	strcs	r0, [r5]
    5e00:	f92c0000 	undefined instruction 0xf92c0000
    5e04:	18000004 	stmdane	r0, {r2}
    5e08:	2b000024 	blcs	5ea0 <__Stack_Size+0x5aa0>
    5e0c:	00000505 	andeq	r0, r0, r5, lsl #10
    5e10:	11275301 	teqne	r7, r1, lsl #6
    5e14:	01000005 	tsteq	r0, r5
    5e18:	01290052 	qsubeq	r0, r2, r9
    5e1c:	00002bbd 	strheq	r2, [r0], -sp
    5e20:	0104d701 	tsteq	r4, r1, lsl #14
    5e24:	0800578c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip, lr}
    5e28:	08005792 	stmdaeq	r0, {r1, r4, r7, r8, r9, sl, ip, lr}
    5e2c:	129e5d01 	addsne	r5, lr, #64	; 0x40
    5e30:	8a250000 	bhi	945e38 <__Stack_Size+0x945a38>
    5e34:	01000023 	tsteq	r0, r3, lsr #32
    5e38:	051e04d6 	ldreq	r0, [lr, #-1238]
    5e3c:	50010000 	andpl	r0, r1, r0
    5e40:	0028e325 	eoreq	lr, r8, r5, lsr #6
    5e44:	04d60100 	ldrbeq	r0, [r6], #256
    5e48:	00000041 	andeq	r0, r0, r1, asr #32
    5e4c:	18255101 	stmdane	r5!, {r0, r8, ip, lr}
    5e50:	01000026 	tsteq	r0, r6, lsr #32
    5e54:	004104d6 	ldrdeq	r0, [r1], #-70
    5e58:	52010000 	andpl	r0, r1, #0	; 0x0
    5e5c:	75012900 	strvc	r2, [r1, #-2304]
    5e60:	01000027 	tsteq	r0, r7, lsr #32
    5e64:	940104f3 	strls	r0, [r1], #-1267
    5e68:	a4080057 	strge	r0, [r8], #-87
    5e6c:	01080057 	qaddeq	r0, r7, r8
    5e70:	0012e55d 	andseq	lr, r2, sp, asr r5
    5e74:	238a2500 	orrcs	r2, sl, #0	; 0x0
    5e78:	f2010000 	vhadd.s8	d0, d1, d0
    5e7c:	00051e04 	andeq	r1, r5, r4, lsl #28
    5e80:	1a500100 	bne	1406288 <__Stack_Size+0x1405e88>
    5e84:	0000274a 	andeq	r2, r0, sl, asr #14
    5e88:	4104f201 	tstpmi	r4, r1, lsl #4
    5e8c:	2b000000 	blcs	5e94 <__Stack_Size+0x5a94>
    5e90:	1b000024 	blne	5f28 <__Stack_Size+0x5b28>
    5e94:	000023e0 	andeq	r2, r0, r0, ror #7
    5e98:	4104f401 	tstpmi	r4, r1, lsl #8
    5e9c:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    5ea0:	00000024 	andeq	r0, r0, r4, lsr #32
    5ea4:	0005242a 	andeq	r2, r5, sl, lsr #8
    5ea8:	0057a400 	subseq	sl, r7, r0, lsl #8
    5eac:	0057b408 	subseq	fp, r7, r8, lsl #8
    5eb0:	125d0108 	subsne	r0, sp, #2	; 0x2
    5eb4:	2b000013 	blcs	5f08 <__Stack_Size+0x5b08>
    5eb8:	00000533 	andeq	r0, r0, r3, lsr r5
    5ebc:	3f2c5001 	svccc	0x002c5001
    5ec0:	5c000005 	stcpl	0, cr0, [r0], {5}
    5ec4:	1f000024 	svcne	0x00000024
    5ec8:	0000054b 	andeq	r0, r0, fp, asr #10
    5ecc:	0000246f 	andeq	r2, r0, pc, ror #8
    5ed0:	5a011900 	bpl	4c2d8 <__Stack_Size+0x4bed8>
    5ed4:	01000027 	tsteq	r0, r7, lsr #32
    5ed8:	b4010547 	strlt	r0, [r1], #-1351
    5edc:	fa080057 	blx	206040 <__Stack_Size+0x205c40>
    5ee0:	8d080057 	stchi	0, cr0, [r8, #-348]
    5ee4:	95000024 	strls	r0, [r0, #-36]
    5ee8:	25000013 	strcs	r0, [r0, #-19]
    5eec:	0000238a 	andeq	r2, r0, sl, lsl #7
    5ef0:	1e054501 	cfsh32ne	mvfx4, mvfx5, #1
    5ef4:	01000005 	tsteq	r0, r5
    5ef8:	25ec1a50 	strbcs	r1, [ip, #2640]!
    5efc:	45010000 	strmi	r0, [r1]
    5f00:	00004105 	andeq	r4, r0, r5, lsl #2
    5f04:	0024ac00 	eoreq	sl, r4, r0, lsl #24
    5f08:	23401a00 	movtcs	r1, #2560	; 0xa00
    5f0c:	46010000 	strmi	r0, [r1], -r0
    5f10:	00004105 	andeq	r4, r0, r5, lsl #2
    5f14:	0024bf00 	eoreq	fp, r4, r0, lsl #30
    5f18:	23a02500 	movcs	r2, #0	; 0x0
    5f1c:	46010000 	strmi	r0, [r1], -r0
    5f20:	00004105 	andeq	r4, r0, r5, lsl #2
    5f24:	1b530100 	blne	14c632c <__Stack_Size+0x14c5f2c>
    5f28:	00002370 	andeq	r2, r0, r0, ror r3
    5f2c:	41054801 	tstmi	r5, r1, lsl #16
    5f30:	d2000000 	andle	r0, r0, #0	; 0x0
    5f34:	26000024 	strcs	r0, [r0], -r4, lsr #32
    5f38:	00002861 	andeq	r2, r0, r1, ror #16
    5f3c:	41054901 	tstmi	r5, r1, lsl #18
    5f40:	01000000 	tsteq	r0, r0
    5f44:	25392654 	ldrcs	r2, [r9, #-1620]!
    5f48:	4a010000 	bmi	45f50 <__Stack_Size+0x45b50>
    5f4c:	00004105 	andeq	r4, r0, r5, lsl #2
    5f50:	00520100 	subseq	r0, r2, r0, lsl #2
    5f54:	2a620129 	bcs	1886400 <__Stack_Size+0x1886000>
    5f58:	80010000 	andhi	r0, r1, r0
    5f5c:	57fc0105 	ldrbpl	r0, [ip, r5, lsl #2]!
    5f60:	580c0800 	stmdapl	ip, {fp}
    5f64:	5d010800 	stcpl	8, cr0, [r1]
    5f68:	000013dc 	ldrdeq	r1, [r0], -ip
    5f6c:	00238a25 	eoreq	r8, r3, r5, lsr #20
    5f70:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 5e78 <__Stack_Size+0x5a78>
    5f74:	0000051e 	andeq	r0, r0, lr, lsl r5
    5f78:	8f1a5001 	svchi	0x001a5001
    5f7c:	01000023 	tsteq	r0, r3, lsr #32
    5f80:	0041057f 	subeq	r0, r1, pc, ror r5
    5f84:	24f00000 	ldrbtcs	r0, [r0]
    5f88:	611b0000 	tstvs	fp, r0
    5f8c:	01000028 	tsteq	r0, r8, lsr #32
    5f90:	00410581 	subeq	r0, r1, r1, lsl #11
    5f94:	25030000 	strcs	r0, [r3]
    5f98:	29000000 	stmdbcs	r0, {}
    5f9c:	0022bc01 	eoreq	fp, r2, r1, lsl #24
    5fa0:	05a20100 	streq	r0, [r2, #256]!
    5fa4:	00580c01 	subseq	r0, r8, r1, lsl #24
    5fa8:	00582008 	subseq	r2, r8, r8
    5fac:	215d0108 	cmpcs	sp, r8, lsl #2
    5fb0:	25000014 	strcs	r0, [r0, #-20]
    5fb4:	0000238a 	andeq	r2, r0, sl, lsl #7
    5fb8:	1e05a101 	mvfnes	f2, f1
    5fbc:	01000005 	tsteq	r0, r5
    5fc0:	238f2550 	orrcs	r2, pc, #335544320	; 0x14000000
    5fc4:	a1010000 	tstge	r1, r0
    5fc8:	00004105 	andeq	r4, r0, r5, lsl #2
    5fcc:	1b510100 	blne	14463d4 <__Stack_Size+0x1445fd4>
    5fd0:	00002861 	andeq	r2, r0, r1, ror #16
    5fd4:	4105a301 	tstmi	r5, r1, lsl #6
    5fd8:	21000000 	tstcs	r0, r0
    5fdc:	00000025 	andeq	r0, r0, r5, lsr #32
    5fe0:	2b580129 	blcs	160648c <__Stack_Size+0x160608c>
    5fe4:	c4010000 	strgt	r0, [r1]
    5fe8:	58200105 	stmdapl	r0!, {r0, r2, r8}
    5fec:	58300800 	ldmdapl	r0!, {fp}
    5ff0:	5d010800 	stcpl	8, cr0, [r1]
    5ff4:	00001468 	andeq	r1, r0, r8, ror #8
    5ff8:	00238a25 	eoreq	r8, r3, r5, lsr #20
    5ffc:	05c30100 	strbeq	r0, [r3, #256]
    6000:	0000051e 	andeq	r0, r0, lr, lsl r5
    6004:	8f1a5001 	svchi	0x001a5001
    6008:	01000023 	tsteq	r0, r3, lsr #32
    600c:	004105c3 	subeq	r0, r1, r3, asr #11
    6010:	253f0000 	ldrcs	r0, [pc, #0]!	; 6018 <__Stack_Size+0x5c18>
    6014:	6a1b0000 	bvs	6c601c <__Stack_Size+0x6c5c1c>
    6018:	01000028 	tsteq	r0, r8, lsr #32
    601c:	004105c5 	subeq	r0, r1, r5, asr #11
    6020:	25520000 	ldrbcs	r0, [r2]
    6024:	29000000 	stmdbcs	r0, {}
    6028:	0027b701 	eoreq	fp, r7, r1, lsl #14
    602c:	05e60100 	strbeq	r0, [r6, #256]!
    6030:	00583001 	subseq	r3, r8, r1
    6034:	00584408 	subseq	r4, r8, r8, lsl #8
    6038:	ad5d0108 	ldfgee	f0, [sp, #-32]
    603c:	25000014 	strcs	r0, [r0, #-20]
    6040:	0000238a 	andeq	r2, r0, sl, lsl #7
    6044:	1e05e501 	cfsh32ne	mvfx14, mvfx5, #1
    6048:	01000005 	tsteq	r0, r5
    604c:	238f2550 	orrcs	r2, pc, #335544320	; 0x14000000
    6050:	e5010000 	str	r0, [r1]
    6054:	00004105 	andeq	r4, r0, r5, lsl #2
    6058:	1b510100 	blne	1446460 <__Stack_Size+0x1446060>
    605c:	0000286a 	andeq	r2, r0, sl, ror #16
    6060:	4105e701 	tstmi	r5, r1, lsl #14
    6064:	70000000 	andvc	r0, r0, r0
    6068:	00000025 	andeq	r0, r0, r5, lsr #32
    606c:	24ef0129 	strbtcs	r0, [pc], #297	; 6074 <__Stack_Size+0x5c74>
    6070:	03010000 	movweq	r0, #4096	; 0x1000
    6074:	58440106 	stmdapl	r4, {r1, r2, r8}^
    6078:	585e0800 	ldmdapl	lr, {fp}^
    607c:	5d010800 	stcpl	8, cr0, [r1]
    6080:	000014e2 	andeq	r1, r0, r2, ror #9
    6084:	00238a25 	eoreq	r8, r3, r5, lsr #20
    6088:	06020100 	streq	r0, [r2], -r0, lsl #2
    608c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6090:	26255001 	strtcs	r5, [r5], -r1
    6094:	0100000e 	tsteq	r0, lr
    6098:	00a90602 	adceq	r0, r9, r2, lsl #12
    609c:	51010000 	tstpl	r1, r0
    60a0:	7f012900 	svcvc	0x00012900
    60a4:	01000028 	tsteq	r0, r8, lsr #32
    60a8:	6001061e 	andvs	r0, r1, lr, lsl r6
    60ac:	7a080058 	bvc	206214 <__Stack_Size+0x205e14>
    60b0:	01080058 	qaddeq	r0, r8, r8
    60b4:	0015175d 	andseq	r1, r5, sp, asr r7
    60b8:	238a2500 	orrcs	r2, sl, #0	; 0x0
    60bc:	1d010000 	stcne	0, cr0, [r1]
    60c0:	00051e06 	andeq	r1, r5, r6, lsl #28
    60c4:	25500100 	ldrbcs	r0, [r0, #-256]
    60c8:	00000e26 	andeq	r0, r0, r6, lsr #28
    60cc:	a9061d01 	stmdbge	r6, {r0, r8, sl, fp, ip}
    60d0:	01000000 	tsteq	r0, r0
    60d4:	01290051 	qsubeq	r0, r1, r9
    60d8:	00002304 	andeq	r2, r0, r4, lsl #6
    60dc:	01063a01 	tsteq	r6, r1, lsl #20
    60e0:	0800587c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip, lr}
    60e4:	08005896 	stmdaeq	r0, {r1, r2, r4, r7, fp, ip, lr}
    60e8:	154c5d01 	strbne	r5, [ip, #-3329]
    60ec:	8a250000 	bhi	9460f4 <__Stack_Size+0x945cf4>
    60f0:	01000023 	tsteq	r0, r3, lsr #32
    60f4:	051e0639 	ldreq	r0, [lr, #-1593]
    60f8:	50010000 	andpl	r0, r1, r0
    60fc:	000e2625 	andeq	r2, lr, r5, lsr #12
    6100:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    6104:	000000a9 	andeq	r0, r0, r9, lsr #1
    6108:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    610c:	00288d01 	eoreq	r8, r8, r1, lsl #26
    6110:	06560100 	ldrbeq	r0, [r6], -r0, lsl #2
    6114:	00589801 	subseq	r9, r8, r1, lsl #16
    6118:	0058b208 	subseq	fp, r8, r8, lsl #4
    611c:	815d0108 	cmphi	sp, r8, lsl #2
    6120:	25000015 	strcs	r0, [r0, #-21]
    6124:	0000238a 	andeq	r2, r0, sl, lsl #7
    6128:	1e065501 	cfsh32ne	mvfx5, mvfx6, #1
    612c:	01000005 	tsteq	r0, r5
    6130:	0e262550 	mcreq	5, 1, r2, cr6, cr0, {2}
    6134:	55010000 	strpl	r0, [r1]
    6138:	0000a906 	andeq	sl, r0, r6, lsl #18
    613c:	00510100 	subseq	r0, r1, r0, lsl #2
    6140:	232b0129 	teqcs	fp, #1073741834	; 0x4000000a
    6144:	75010000 	strvc	r0, [r1]
    6148:	58b40106 	ldmpl	r4!, {r1, r2, r8}
    614c:	58c40800 	stmiapl	r4, {fp}^
    6150:	5d010800 	stcpl	8, cr0, [r1]
    6154:	000015c8 	andeq	r1, r0, r8, asr #11
    6158:	00238a25 	eoreq	r8, r3, r5, lsr #20
    615c:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    6160:	0000051e 	andeq	r0, r0, lr, lsl r5
    6164:	d51a5001 	ldrle	r5, [sl, #-1]
    6168:	01000021 	tsteq	r0, r1, lsr #32
    616c:	00410674 	subeq	r0, r1, r4, ror r6
    6170:	258e0000 	strcs	r0, [lr]
    6174:	611b0000 	tstvs	fp, r0
    6178:	01000028 	tsteq	r0, r8, lsr #32
    617c:	00410676 	subeq	r0, r1, r6, ror r6
    6180:	25a10000 	strcs	r0, [r1]!
    6184:	29000000 	stmdbcs	r0, {}
    6188:	0022a701 	eoreq	sl, r2, r1, lsl #14
    618c:	06960100 	ldreq	r0, [r6], r0, lsl #2
    6190:	0058c401 	subseq	ip, r8, r1, lsl #8
    6194:	0058d808 	subseq	sp, r8, r8, lsl #16
    6198:	0d5d0108 	ldfeqe	f0, [sp, #-32]
    619c:	25000016 	strcs	r0, [r0, #-22]
    61a0:	0000238a 	andeq	r2, r0, sl, lsl #7
    61a4:	1e069501 	cfsh32ne	mvfx9, mvfx6, #1
    61a8:	01000005 	tsteq	r0, r5
    61ac:	21d52550 	bicscs	r2, r5, r0, asr r5
    61b0:	95010000 	strls	r0, [r1]
    61b4:	00004106 	andeq	r4, r0, r6, lsl #2
    61b8:	1b510100 	blne	14465c0 <__Stack_Size+0x14461c0>
    61bc:	00002861 	andeq	r2, r0, r1, ror #16
    61c0:	41069701 	tstmi	r6, r1, lsl #14
    61c4:	bf000000 	svclt	0x00000000
    61c8:	00000025 	andeq	r0, r0, r5, lsr #32
    61cc:	22040129 	andcs	r0, r4, #1073741834	; 0x4000000a
    61d0:	b7010000 	strlt	r0, [r1, -r0]
    61d4:	58d80106 	ldmpl	r8, {r1, r2, r8}^
    61d8:	58e80800 	stmiapl	r8!, {fp}^
    61dc:	5d010800 	stcpl	8, cr0, [r1]
    61e0:	00001654 	andeq	r1, r0, r4, asr r6
    61e4:	00238a25 	eoreq	r8, r3, r5, lsr #20
    61e8:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    61ec:	0000051e 	andeq	r0, r0, lr, lsl r5
    61f0:	d51a5001 	ldrle	r5, [sl, #-1]
    61f4:	01000021 	tsteq	r0, r1, lsr #32
    61f8:	004106b6 	strheq	r0, [r1], #-102
    61fc:	25dd0000 	ldrbcs	r0, [sp]
    6200:	6a1b0000 	bvs	6c6208 <__Stack_Size+0x6c5e08>
    6204:	01000028 	tsteq	r0, r8, lsr #32
    6208:	004106b8 	strheq	r0, [r1], #-104
    620c:	25f00000 	ldrbcs	r0, [r0]!
    6210:	29000000 	stmdbcs	r0, {}
    6214:	00216b01 	eoreq	r6, r1, r1, lsl #22
    6218:	06d80100 	ldrbeq	r0, [r8], r0, lsl #2
    621c:	0058e801 	subseq	lr, r8, r1, lsl #16
    6220:	0058fc08 	subseq	pc, r8, r8, lsl #24
    6224:	995d0108 	ldmdbls	sp, {r3, r8}^
    6228:	25000016 	strcs	r0, [r0, #-22]
    622c:	0000238a 	andeq	r2, r0, sl, lsl #7
    6230:	1e06d701 	cdpne	7, 0, cr13, cr6, cr1, {0}
    6234:	01000005 	tsteq	r0, r5
    6238:	21d52550 	bicscs	r2, r5, r0, asr r5
    623c:	d7010000 	strle	r0, [r1, -r0]
    6240:	00004106 	andeq	r4, r0, r6, lsl #2
    6244:	1b510100 	blne	144664c <__Stack_Size+0x144624c>
    6248:	0000286a 	andeq	r2, r0, sl, ror #16
    624c:	4106d901 	tstmi	r6, r1, lsl #18
    6250:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6254:	00000026 	andeq	r0, r0, r6, lsr #32
    6258:	27ff0129 	ldrbcs	r0, [pc, r9, lsr #2]!
    625c:	f8010000 	undefined instruction 0xf8010000
    6260:	58fc0106 	ldmpl	ip!, {r1, r2, r8}^
    6264:	590c0800 	stmdbpl	ip, {fp}
    6268:	5d010800 	stcpl	8, cr0, [r1]
    626c:	000016e0 	andeq	r1, r0, r0, ror #13
    6270:	00238a25 	eoreq	r8, r3, r5, lsr #20
    6274:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    6278:	0000051e 	andeq	r0, r0, lr, lsl r5
    627c:	361a5001 	ldrcc	r5, [sl], -r1
    6280:	01000022 	tsteq	r0, r2, lsr #32
    6284:	004106f7 	strdeq	r0, [r1], #-103
    6288:	262c0000 	strtcs	r0, [ip], -r0
    628c:	611b0000 	tstvs	fp, r0
    6290:	01000028 	tsteq	r0, r8, lsr #32
    6294:	004106f9 	strdeq	r0, [r1], #-105
    6298:	263f0000 	ldrtcs	r0, [pc], -r0
    629c:	29000000 	stmdbcs	r0, {}
    62a0:	00255601 	eoreq	r5, r5, r1, lsl #12
    62a4:	07190100 	ldreq	r0, [r9, -r0, lsl #2]
    62a8:	00590c01 	subseq	r0, r9, r1, lsl #24
    62ac:	00592008 	subseq	r2, r9, r8
    62b0:	255d0108 	ldrbcs	r0, [sp, #-264]
    62b4:	25000017 	strcs	r0, [r0, #-23]
    62b8:	0000238a 	andeq	r2, r0, sl, lsl #7
    62bc:	1e071801 	cdpne	8, 0, cr1, cr7, cr1, {0}
    62c0:	01000005 	tsteq	r0, r5
    62c4:	22362550 	eorscs	r2, r6, #335544320	; 0x14000000
    62c8:	18010000 	stmdane	r1, {}
    62cc:	00004107 	andeq	r4, r0, r7, lsl #2
    62d0:	1b510100 	blne	14466d8 <__Stack_Size+0x14462d8>
    62d4:	00002861 	andeq	r2, r0, r1, ror #16
    62d8:	41071a01 	tstmi	r7, r1, lsl #20
    62dc:	5d000000 	stcpl	0, cr0, [r0]
    62e0:	00000026 	andeq	r0, r0, r6, lsr #32
    62e4:	23780129 	cmncs	r8, #1073741834	; 0x4000000a
    62e8:	3a010000 	bcc	462f0 <__Stack_Size+0x45ef0>
    62ec:	59200107 	stmdbpl	r0!, {r0, r1, r2, r8}
    62f0:	59300800 	ldmdbpl	r0!, {fp}
    62f4:	5d010800 	stcpl	8, cr0, [r1]
    62f8:	0000176c 	andeq	r1, r0, ip, ror #14
    62fc:	00238a25 	eoreq	r8, r3, r5, lsr #20
    6300:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    6304:	0000051e 	andeq	r0, r0, lr, lsl r5
    6308:	361a5001 	ldrcc	r5, [sl], -r1
    630c:	01000022 	tsteq	r0, r2, lsr #32
    6310:	00410739 	subeq	r0, r1, r9, lsr r7
    6314:	267b0000 	ldrbtcs	r0, [fp], -r0
    6318:	6a1b0000 	bvs	6c6320 <__Stack_Size+0x6c5f20>
    631c:	01000028 	tsteq	r0, r8, lsr #32
    6320:	0041073b 	subeq	r0, r1, fp, lsr r7
    6324:	268e0000 	strcs	r0, [lr], r0
    6328:	29000000 	stmdbcs	r0, {}
    632c:	00213201 	eoreq	r3, r1, r1, lsl #4
    6330:	075b0100 	ldrbeq	r0, [fp, -r0, lsl #2]
    6334:	00593001 	subseq	r3, r9, r1
    6338:	00594408 	subseq	r4, r9, r8, lsl #8
    633c:	b15d0108 	cmplt	sp, r8, lsl #2
    6340:	25000017 	strcs	r0, [r0, #-23]
    6344:	0000238a 	andeq	r2, r0, sl, lsl #7
    6348:	1e075a01 	fmacsne	s10, s14, s2
    634c:	01000005 	tsteq	r0, r5
    6350:	22362550 	eorscs	r2, r6, #335544320	; 0x14000000
    6354:	5a010000 	bpl	4635c <__Stack_Size+0x45f5c>
    6358:	00004107 	andeq	r4, r0, r7, lsl #2
    635c:	1b510100 	blne	1446764 <__Stack_Size+0x1446364>
    6360:	0000286a 	andeq	r2, r0, sl, ror #16
    6364:	41075c01 	tstmi	r7, r1, lsl #24
    6368:	ac000000 	stcge	0, cr0, [r0], {0}
    636c:	00000026 	andeq	r0, r0, r6, lsr #32
    6370:	2ada0129 	bcs	ff68681c <SCS_BASE+0x1f67881c>
    6374:	7c010000 	stcvc	0, cr0, [r1], {0}
    6378:	59440107 	stmdbpl	r4, {r0, r1, r2, r8}^
    637c:	59540800 	ldmdbpl	r4, {fp}^
    6380:	5d010800 	stcpl	8, cr0, [r1]
    6384:	000017f8 	strdeq	r1, [r0], -r8
    6388:	00238a25 	eoreq	r8, r3, r5, lsr #20
    638c:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    6390:	0000051e 	andeq	r0, r0, lr, lsl r5
    6394:	0c1a5001 	ldceq	0, cr5, [sl], {1}
    6398:	01000026 	tsteq	r0, r6, lsr #32
    639c:	0041077b 	subeq	r0, r1, fp, ror r7
    63a0:	26ca0000 	strbcs	r0, [sl], r0
    63a4:	611b0000 	tstvs	fp, r0
    63a8:	01000028 	tsteq	r0, r8, lsr #32
    63ac:	0041077d 	subeq	r0, r1, sp, ror r7
    63b0:	26dd0000 	ldrbcs	r0, [sp], r0
    63b4:	29000000 	stmdbcs	r0, {}
    63b8:	0029bd01 	eoreq	fp, r9, r1, lsl #26
    63bc:	079c0100 	ldreq	r0, [ip, r0, lsl #2]
    63c0:	00595401 	subseq	r5, r9, r1, lsl #8
    63c4:	00596408 	subseq	r6, r9, r8, lsl #8
    63c8:	3d5d0108 	ldfcce	f0, [sp, #-32]
    63cc:	25000018 	strcs	r0, [r0, #-24]
    63d0:	0000238a 	andeq	r2, r0, sl, lsl #7
    63d4:	1e079b01 	fmacdne	d9, d7, d1
    63d8:	01000005 	tsteq	r0, r5
    63dc:	260c2550 	undefined
    63e0:	9b010000 	blls	463e8 <__Stack_Size+0x45fe8>
    63e4:	00004107 	andeq	r4, r0, r7, lsl #2
    63e8:	1b510100 	blne	14467f0 <__Stack_Size+0x14463f0>
    63ec:	00002861 	andeq	r2, r0, r1, ror #16
    63f0:	41079d01 	tstmi	r7, r1, lsl #26
    63f4:	fb000000 	blx	63fe <__Stack_Size+0x5ffe>
    63f8:	00000026 	andeq	r0, r0, r6, lsr #32
    63fc:	279b0129 	ldrcs	r0, [fp, r9, lsr #2]
    6400:	bc010000 	stclt	0, cr0, [r1], {0}
    6404:	59640107 	stmdbpl	r4!, {r0, r1, r2, r8}^
    6408:	59740800 	ldmdbpl	r4!, {fp}^
    640c:	5d010800 	stcpl	8, cr0, [r1]
    6410:	00001884 	andeq	r1, r0, r4, lsl #17
    6414:	00238a25 	eoreq	r8, r3, r5, lsr #20
    6418:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    641c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6420:	0c1a5001 	ldceq	0, cr5, [sl], {1}
    6424:	01000026 	tsteq	r0, r6, lsr #32
    6428:	004107bb 	strheq	r0, [r1], #-123
    642c:	27190000 	ldrcs	r0, [r9, -r0]
    6430:	6a1b0000 	bvs	6c6438 <__Stack_Size+0x6c6038>
    6434:	01000028 	tsteq	r0, r8, lsr #32
    6438:	004107bd 	strheq	r0, [r1], #-125
    643c:	272c0000 	strcs	r0, [ip, -r0]!
    6440:	29000000 	stmdbcs	r0, {}
    6444:	00249f01 	eoreq	r9, r4, r1, lsl #30
    6448:	07dc0100 	ldrbeq	r0, [ip, r0, lsl #2]
    644c:	00597401 	subseq	r7, r9, r1, lsl #8
    6450:	00598408 	subseq	r8, r9, r8, lsl #8
    6454:	c95d0108 	ldmdbgt	sp, {r3, r8}^
    6458:	25000018 	strcs	r0, [r0, #-24]
    645c:	0000238a 	andeq	r2, r0, sl, lsl #7
    6460:	1e07db01 	fmacdne	d13, d7, d1
    6464:	01000005 	tsteq	r0, r5
    6468:	260c2550 	undefined
    646c:	db010000 	blle	46474 <__Stack_Size+0x46074>
    6470:	00004107 	andeq	r4, r0, r7, lsl #2
    6474:	1b510100 	blne	144687c <__Stack_Size+0x144647c>
    6478:	0000286a 	andeq	r2, r0, sl, ror #16
    647c:	4107dd01 	tstmi	r7, r1, lsl #26
    6480:	4a000000 	bmi	6488 <__Stack_Size+0x6088>
    6484:	00000027 	andeq	r0, r0, r7, lsr #32
    6488:	21440129 	cmpcs	r4, r9, lsr #2
    648c:	fc010000 	stc2	0, cr0, [r1], {0}
    6490:	59840107 	stmibpl	r4, {r0, r1, r2, r8}
    6494:	59940800 	ldmibpl	r4, {fp}
    6498:	5d010800 	stcpl	8, cr0, [r1]
    649c:	00001910 	andeq	r1, r0, r0, lsl r9
    64a0:	00238a25 	eoreq	r8, r3, r5, lsr #20
    64a4:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    64a8:	0000051e 	andeq	r0, r0, lr, lsl r5
    64ac:	f51a5001 	undefined instruction 0xf51a5001
    64b0:	01000021 	tsteq	r0, r1, lsr #32
    64b4:	004107fb 	strdeq	r0, [r1], #-123
    64b8:	27680000 	strbcs	r0, [r8, -r0]!
    64bc:	391b0000 	ldmdbcc	fp, {}
    64c0:	01000025 	tsteq	r0, r5, lsr #32
    64c4:	004107fd 	strdeq	r0, [r1], #-125
    64c8:	277b0000 	ldrbcs	r0, [fp, -r0]!
    64cc:	29000000 	stmdbcs	r0, {}
    64d0:	00283001 	eoreq	r3, r8, r1
    64d4:	08190100 	ldmdaeq	r9, {r8}
    64d8:	00599401 	subseq	r9, r9, r1, lsl #8
    64dc:	0059a408 	subseq	sl, r9, r8, lsl #8
    64e0:	575d0108 	ldrbpl	r0, [sp, -r8, lsl #2]
    64e4:	25000019 	strcs	r0, [r0, #-25]
    64e8:	0000238a 	andeq	r2, r0, sl, lsl #7
    64ec:	1e081801 	cdpne	8, 0, cr1, cr8, cr1, {0}
    64f0:	01000005 	tsteq	r0, r5
    64f4:	26cb1a50 	undefined
    64f8:	18010000 	stmdane	r1, {}
    64fc:	00004108 	andeq	r4, r0, r8, lsl #2
    6500:	00279900 	eoreq	r9, r7, r0, lsl #18
    6504:	25391b00 	ldrcs	r1, [r9, #-2816]!
    6508:	1a010000 	bne	46510 <__Stack_Size+0x46110>
    650c:	00004108 	andeq	r4, r0, r8, lsl #2
    6510:	0027ac00 	eoreq	sl, r7, r0, lsl #24
    6514:	01290000 	teqeq	r9, r0
    6518:	00002bd1 	ldrdeq	r2, [r0], -r1
    651c:	01083701 	tsteq	r8, r1, lsl #14
    6520:	080059a4 	stmdaeq	r0, {r2, r5, r7, r8, fp, ip, lr}
    6524:	080059b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp, ip, lr}
    6528:	199c5d01 	ldmibne	ip, {r0, r8, sl, fp, ip, lr}
    652c:	8a250000 	bhi	946534 <__Stack_Size+0x946134>
    6530:	01000023 	tsteq	r0, r3, lsr #32
    6534:	051e0836 	ldreq	r0, [lr, #-2102]
    6538:	50010000 	andpl	r0, r1, r0
    653c:	0021f525 	eoreq	pc, r1, r5, lsr #10
    6540:	08360100 	ldmdaeq	r6!, {r8}
    6544:	00000041 	andeq	r0, r0, r1, asr #32
    6548:	391b5101 	ldmdbcc	fp, {r0, r8, ip, lr}
    654c:	01000025 	tsteq	r0, r5, lsr #32
    6550:	00410838 	subeq	r0, r1, r8, lsr r8
    6554:	27ca0000 	strbcs	r0, [sl, r0]
    6558:	29000000 	stmdbcs	r0, {}
    655c:	002a9a01 	eoreq	r9, sl, r1, lsl #20
    6560:	08540100 	ldmdaeq	r4, {r8}^
    6564:	0059b801 	subseq	fp, r9, r1, lsl #16
    6568:	0059cc08 	subseq	ip, r9, r8, lsl #24
    656c:	e15d0108 	cmp	sp, r8, lsl #2
    6570:	25000019 	strcs	r0, [r0, #-25]
    6574:	0000238a 	andeq	r2, r0, sl, lsl #7
    6578:	1e085301 	cdpne	3, 0, cr5, cr8, cr1, {0}
    657c:	01000005 	tsteq	r0, r5
    6580:	26cb2550 	undefined
    6584:	53010000 	movwpl	r0, #4096	; 0x1000
    6588:	00004108 	andeq	r4, r0, r8, lsl #2
    658c:	1b510100 	blne	1446994 <__Stack_Size+0x1446594>
    6590:	00002539 	andeq	r2, r0, r9, lsr r5
    6594:	41085501 	tstmi	r8, r1, lsl #10
    6598:	e8000000 	stmda	r0, {}
    659c:	00000027 	andeq	r0, r0, r7, lsr #32
    65a0:	2aea0129 	bcs	ffa86a4c <SCS_BASE+0x1fa78a4c>
    65a4:	72010000 	andvc	r0, r1, #0	; 0x0
    65a8:	59cc0108 	stmibpl	ip, {r3, r8}^
    65ac:	59e00800 	stmibpl	r0!, {fp}^
    65b0:	5d010800 	stcpl	8, cr0, [r1]
    65b4:	00001a26 	andeq	r1, r0, r6, lsr #20
    65b8:	00238a25 	eoreq	r8, r3, r5, lsr #20
    65bc:	08710100 	ldmdaeq	r1!, {r8}^
    65c0:	0000051e 	andeq	r0, r0, lr, lsl r5
    65c4:	f5255001 	undefined instruction 0xf5255001
    65c8:	01000021 	tsteq	r0, r1, lsr #32
    65cc:	00410871 	subeq	r0, r1, r1, ror r8
    65d0:	51010000 	tstpl	r1, r0
    65d4:	0025391b 	eoreq	r3, r5, fp, lsl r9
    65d8:	08730100 	ldmdaeq	r3!, {r8}^
    65dc:	00000041 	andeq	r0, r0, r1, asr #32
    65e0:	00002806 	andeq	r2, r0, r6, lsl #16
    65e4:	be012900 	cdplt	9, 0, cr2, cr1, cr0, {0}
    65e8:	01000021 	tsteq	r0, r1, lsr #32
    65ec:	e001088f 	and	r0, r1, pc, lsl #17
    65f0:	f4080059 	vst4.16	{d0-d3}, [r8, :64], r9
    65f4:	01080059 	qaddeq	r0, r9, r8
    65f8:	001a6b5d 	andseq	r6, sl, sp, asr fp
    65fc:	238a2500 	orrcs	r2, sl, #0	; 0x0
    6600:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    6604:	00051e08 	andeq	r1, r5, r8, lsl #28
    6608:	25500100 	ldrbcs	r0, [r0, #-256]
    660c:	000026cb 	andeq	r2, r0, fp, asr #13
    6610:	41088e01 	tstmi	r8, r1, lsl #28
    6614:	01000000 	tsteq	r0, r0
    6618:	25391b51 	ldrcs	r1, [r9, #-2897]!
    661c:	90010000 	andls	r0, r1, r0
    6620:	00004108 	andeq	r4, r0, r8, lsl #2
    6624:	00282400 	eoreq	r2, r8, r0, lsl #8
    6628:	01290000 	teqeq	r9, r0
    662c:	00002ab1 	strheq	r2, [r0], -r1
    6630:	0108ad01 	tsteq	r8, r1, lsl #26
    6634:	080059f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, fp, ip, lr}
    6638:	08005a08 	stmdaeq	r0, {r3, r9, fp, ip, lr}
    663c:	1ab05d01 	bne	fec1da48 <SCS_BASE+0x1ec0fa48>
    6640:	8a250000 	bhi	946648 <__Stack_Size+0x946248>
    6644:	01000023 	tsteq	r0, r3, lsr #32
    6648:	051e08ac 	ldreq	r0, [lr, #-2220]
    664c:	50010000 	andpl	r0, r1, r0
    6650:	0021f525 	eoreq	pc, r1, r5, lsr #10
    6654:	08ac0100 	stmiaeq	ip!, {r8}
    6658:	00000041 	andeq	r0, r0, r1, asr #32
    665c:	391b5101 	ldmdbcc	fp, {r0, r8, ip, lr}
    6660:	01000025 	tsteq	r0, r5, lsr #32
    6664:	004108ae 	subeq	r0, r1, lr, lsr #17
    6668:	28420000 	stmdacs	r2, {}^
    666c:	29000000 	stmdbcs	r0, {}
    6670:	00262a01 	eoreq	r2, r6, r1, lsl #20
    6674:	08cf0100 	stmiaeq	pc, {r8}^
    6678:	005a0801 	subseq	r0, sl, r1, lsl #16
    667c:	005a2808 	subseq	r2, sl, r8, lsl #16
    6680:	f55d0108 	undefined instruction 0xf55d0108
    6684:	2500001a 	strcs	r0, [r0, #-26]
    6688:	0000238a 	andeq	r2, r0, sl, lsl #7
    668c:	1e08ce01 	cdpne	14, 0, cr12, cr8, cr1, {0}
    6690:	01000005 	tsteq	r0, r5
    6694:	28732550 	ldmdacs	r3!, {r4, r6, r8, sl, sp}^
    6698:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    669c:	00004108 	andeq	r4, r0, r8, lsl #2
    66a0:	1a510100 	bne	1446aa8 <__Stack_Size+0x14466a8>
    66a4:	000028ed 	andeq	r2, r0, sp, ror #17
    66a8:	4108ce01 	tstmi	r8, r1, lsl #28
    66ac:	60000000 	andvs	r0, r0, r0
    66b0:	00000028 	andeq	r0, r0, r8, lsr #32
    66b4:	22920129 	addscs	r0, r2, #1073741834	; 0x4000000a
    66b8:	eb010000 	bl	466c0 <__Stack_Size+0x462c0>
    66bc:	5a280108 	bpl	a06ae4 <__Stack_Size+0xa066e4>
    66c0:	5a480800 	bpl	12086c8 <__Stack_Size+0x12082c8>
    66c4:	5d010800 	stcpl	8, cr0, [r1]
    66c8:	00001b3a 	andeq	r1, r0, sl, lsr fp
    66cc:	00238a25 	eoreq	r8, r3, r5, lsr #20
    66d0:	08ea0100 	stmiaeq	sl!, {r8}^
    66d4:	0000051e 	andeq	r0, r0, lr, lsl r5
    66d8:	73255001 	teqvc	r5, #1	; 0x1
    66dc:	01000028 	tsteq	r0, r8, lsr #32
    66e0:	004108ea 	subeq	r0, r1, sl, ror #17
    66e4:	51010000 	tstpl	r1, r0
    66e8:	0026b81a 	eoreq	fp, r6, sl, lsl r8
    66ec:	08ea0100 	stmiaeq	sl!, {r8}^
    66f0:	00000041 	andeq	r0, r0, r1, asr #32
    66f4:	00002873 	andeq	r2, r0, r3, ror r8
    66f8:	a9011900 	stmdbge	r1, {r8, fp, ip}
    66fc:	01000025 	tsteq	r0, r5, lsr #32
    6700:	48010913 	stmdami	r1, {r0, r1, r4, r8, fp}
    6704:	b008005a 	andlt	r0, r8, sl, asr r0
    6708:	8608005a 	undefined
    670c:	85000028 	strhi	r0, [r0, #-40]
    6710:	1a00001b 	bne	6784 <__Stack_Size+0x6384>
    6714:	0000238a 	andeq	r2, r0, sl, lsl #7
    6718:	1e091201 	cdpne	2, 0, cr1, cr9, cr1, {0}
    671c:	a5000005 	strge	r0, [r0, #-5]
    6720:	1a000028 	bne	67c8 <__Stack_Size+0x63c8>
    6724:	00002873 	andeq	r2, r0, r3, ror r8
    6728:	41091201 	tstmi	r9, r1, lsl #4
    672c:	c4000000 	strgt	r0, [r0]
    6730:	1a000028 	bne	67d8 <__Stack_Size+0x63d8>
    6734:	00002951 	andeq	r2, r0, r1, asr r9
    6738:	41091201 	tstmi	r9, r1, lsl #4
    673c:	e2000000 	and	r0, r0, #0	; 0x0
    6740:	00000028 	andeq	r0, r0, r8, lsr #32
    6744:	27050129 	strcs	r0, [r5, -r9, lsr #2]
    6748:	39010000 	stmdbcc	r1, {}
    674c:	5ab00109 	bpl	fec06b78 <SCS_BASE+0x1ebf8b78>
    6750:	5aca0800 	bpl	ff288758 <SCS_BASE+0x1f27a758>
    6754:	5d010800 	stcpl	8, cr0, [r1]
    6758:	00001bba 	strheq	r1, [r0], -sl
    675c:	00238a25 	eoreq	r8, r3, r5, lsr #20
    6760:	09380100 	ldmdbeq	r8!, {r8}
    6764:	0000051e 	andeq	r0, r0, lr, lsl r5
    6768:	26255001 	strtcs	r5, [r5], -r1
    676c:	0100000e 	tsteq	r0, lr
    6770:	00a90938 	adceq	r0, r9, r8, lsr r9
    6774:	51010000 	tstpl	r1, r0
    6778:	e1012900 	tst	r1, r0, lsl #18
    677c:	01000022 	tsteq	r0, r2, lsr #32
    6780:	cc010956 	stcgt	9, cr0, [r1], {86}
    6784:	e608005a 	undefined
    6788:	0108005a 	qaddeq	r0, sl, r8
    678c:	001bef5d 	andseq	lr, fp, sp, asr pc
    6790:	238a2500 	orrcs	r2, sl, #0	; 0x0
    6794:	55010000 	strpl	r0, [r1]
    6798:	00051e09 	andeq	r1, r5, r9, lsl #28
    679c:	25500100 	ldrbcs	r0, [r0, #-256]
    67a0:	0000271d 	andeq	r2, r0, sp, lsl r7
    67a4:	41095501 	tstmi	r9, r1, lsl #10
    67a8:	01000000 	tsteq	r0, r0
    67ac:	01290051 	qsubeq	r0, r1, r9
    67b0:	00002667 	andeq	r2, r0, r7, ror #12
    67b4:	01097101 	tsteq	r9, r1, lsl #2
    67b8:	08005ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp, ip, lr}
    67bc:	08005b02 	stmdaeq	r0, {r1, r8, r9, fp, ip, lr}
    67c0:	1c245d01 	stcne	13, cr5, [r4], #-4
    67c4:	8a250000 	bhi	9467cc <__Stack_Size+0x9463cc>
    67c8:	01000023 	tsteq	r0, r3, lsr #32
    67cc:	051e0970 	ldreq	r0, [lr, #-2416]
    67d0:	50010000 	andpl	r0, r1, r0
    67d4:	000e2625 	andeq	r2, lr, r5, lsr #12
    67d8:	09700100 	ldmdbeq	r0!, {r8}^
    67dc:	000000a9 	andeq	r0, r0, r9, lsr #1
    67e0:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    67e4:	00293a01 	eoreq	r3, r9, r1, lsl #20
    67e8:	098e0100 	stmibeq	lr, {r8}
    67ec:	005b0401 	subseq	r0, fp, r1, lsl #8
    67f0:	005b1a08 	subseq	r1, fp, r8, lsl #20
    67f4:	5b5d0108 	blpl	1746c1c <__Stack_Size+0x174681c>
    67f8:	2500001c 	strcs	r0, [r0, #-28]
    67fc:	0000238a 	andeq	r2, r0, sl, lsl #7
    6800:	1e098d01 	cdpne	13, 0, cr8, cr9, cr1, {0}
    6804:	01000005 	tsteq	r0, r5
    6808:	23141a50 	tstcs	r4, #327680	; 0x50000
    680c:	8d010000 	stchi	0, cr0, [r1]
    6810:	00004109 	andeq	r4, r0, r9, lsl #2
    6814:	00290000 	eoreq	r0, r9, r0
    6818:	01290000 	teqeq	r9, r0
    681c:	0000257a 	andeq	r2, r0, sl, ror r5
    6820:	0109af01 	tsteq	r9, r1, lsl #30
    6824:	08005b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, ip, lr}
    6828:	08005b32 	stmdaeq	r0, {r1, r4, r5, r8, r9, fp, ip, lr}
    682c:	1c925d01 	ldcne	13, cr5, [r2], {1}
    6830:	8a250000 	bhi	946838 <__Stack_Size+0x946438>
    6834:	01000023 	tsteq	r0, r3, lsr #32
    6838:	051e09ae 	ldreq	r0, [lr, #-2478]
    683c:	50010000 	andpl	r0, r1, r0
    6840:	00295c1a 	eoreq	r5, r9, sl, lsl ip
    6844:	09ae0100 	stmibeq	lr!, {r8}
    6848:	00000041 	andeq	r0, r0, r1, asr #32
    684c:	00002913 	andeq	r2, r0, r3, lsl r9
    6850:	eb012900 	bl	50c58 <__Stack_Size+0x50858>
    6854:	01000027 	tsteq	r0, r7, lsr #32
    6858:	340109cb 	strcc	r0, [r1], #-2507
    685c:	4a08005b 	bmi	2069d0 <__Stack_Size+0x2065d0>
    6860:	0108005b 	qaddeq	r0, fp, r8
    6864:	001cc95d 	andseq	ip, ip, sp, asr r9
    6868:	238a2500 	orrcs	r2, sl, #0	; 0x0
    686c:	ca010000 	bgt	46874 <__Stack_Size+0x46474>
    6870:	00051e09 	andeq	r1, r5, r9, lsl #28
    6874:	1a500100 	bne	1406c7c <__Stack_Size+0x140687c>
    6878:	000023c4 	andeq	r2, r0, r4, asr #7
    687c:	4109ca01 	tstmi	r9, r1, lsl #20
    6880:	26000000 	strcs	r0, [r0], -r0
    6884:	00000029 	andeq	r0, r0, r9, lsr #32
    6888:	2b8c0129 	blcs	fe306d34 <SCS_BASE+0x1e2f8d34>
    688c:	e5010000 	str	r0, [r1]
    6890:	5b4c0109 	blpl	1306cbc <__Stack_Size+0x13068bc>
    6894:	5b620800 	blpl	188889c <__Stack_Size+0x188849c>
    6898:	5d010800 	stcpl	8, cr0, [r1]
    689c:	00001d00 	andeq	r1, r0, r0, lsl #26
    68a0:	00238a25 	eoreq	r8, r3, r5, lsr #20
    68a4:	09e40100 	stmibeq	r4!, {r8}^
    68a8:	0000051e 	andeq	r0, r0, lr, lsl r5
    68ac:	e81a5001 	ldmda	sl, {r0, ip, lr}
    68b0:	01000029 	tsteq	r0, r9, lsr #32
    68b4:	004109e4 	subeq	r0, r1, r4, ror #19
    68b8:	29390000 	ldmdbcs	r9!, {}
    68bc:	29000000 	stmdbcs	r0, {}
    68c0:	0025cf01 	eoreq	ip, r5, r1, lsl #30
    68c4:	09fa0100 	ldmibeq	sl!, {r8}^
    68c8:	005b6401 	subseq	r6, fp, r1, lsl #8
    68cc:	005b6808 	subseq	r6, fp, r8, lsl #16
    68d0:	355d0108 	ldrbcc	r0, [sp, #-264]
    68d4:	2500001d 	strcs	r0, [r0, #-29]
    68d8:	0000238a 	andeq	r2, r0, sl, lsl #7
    68dc:	1e09f901 	cdpne	9, 0, cr15, cr9, cr1, {0}
    68e0:	01000005 	tsteq	r0, r5
    68e4:	20ea2550 	rsccs	r2, sl, r0, asr r5
    68e8:	f9010000 	undefined instruction 0xf9010000
    68ec:	00004109 	andeq	r4, r0, r9, lsl #2
    68f0:	00510100 	subseq	r0, r1, r0, lsl #2
    68f4:	2a100129 	bcs	406da0 <__Stack_Size+0x4069a0>
    68f8:	0b010000 	bleq	46900 <__Stack_Size+0x46500>
    68fc:	5b68010a 	blpl	1a06d2c <__Stack_Size+0x1a0692c>
    6900:	5b6c0800 	blpl	1b08908 <__Stack_Size+0x1b08508>
    6904:	5d010800 	stcpl	8, cr0, [r1]
    6908:	00001d6a 	andeq	r1, r0, sl, ror #26
    690c:	00238a25 	eoreq	r8, r3, r5, lsr #20
    6910:	0a0a0100 	beq	286d18 <__Stack_Size+0x286918>
    6914:	0000051e 	andeq	r0, r0, lr, lsl r5
    6918:	17255001 	strne	r5, [r5, -r1]!
    691c:	0100002a 	tsteq	r0, sl, lsr #32
    6920:	00410a0a 	subeq	r0, r1, sl, lsl #20
    6924:	51010000 	tstpl	r1, r0
    6928:	80012900 	andhi	r2, r1, r0, lsl #18
    692c:	01000021 	tsteq	r0, r1, lsr #32
    6930:	6c010a1d 	stcvs	10, cr0, [r1], {29}
    6934:	7008005b 	andvc	r0, r8, fp, asr r0
    6938:	0108005b 	qaddeq	r0, fp, r8
    693c:	001d9f5d 	andseq	r9, sp, sp, asr pc
    6940:	238a2500 	orrcs	r2, sl, #0	; 0x0
    6944:	1c010000 	stcne	0, cr0, [r1], {0}
    6948:	00051e0a 	andeq	r1, r5, sl, lsl #28
    694c:	25500100 	ldrbcs	r0, [r0, #-256]
    6950:	00002187 	andeq	r2, r0, r7, lsl #3
    6954:	410a1c01 	tstmi	sl, r1, lsl #24
    6958:	01000000 	tsteq	r0, r0
    695c:	01290051 	qsubeq	r0, r1, r9
    6960:	00002190 	muleq	r0, r0, r1
    6964:	010a2f01 	tsteq	sl, r1, lsl #30
    6968:	08005b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp, ip, lr}
    696c:	08005b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp, ip, lr}
    6970:	1dd45d01 	ldclne	13, cr5, [r4, #4]
    6974:	8a250000 	bhi	94697c <__Stack_Size+0x94657c>
    6978:	01000023 	tsteq	r0, r3, lsr #32
    697c:	051e0a2e 	ldreq	r0, [lr, #-2606]
    6980:	50010000 	andpl	r0, r1, r0
    6984:	00219725 	eoreq	r9, r1, r5, lsr #14
    6988:	0a2e0100 	beq	b86d90 <__Stack_Size+0xb86990>
    698c:	00000041 	andeq	r0, r0, r1, asr #32
    6990:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    6994:	00278b01 	eoreq	r8, r7, r1, lsl #22
    6998:	0a410100 	beq	1046da0 <__Stack_Size+0x10469a0>
    699c:	005b7401 	subseq	r7, fp, r1, lsl #8
    69a0:	005b7808 	subseq	r7, fp, r8, lsl #16
    69a4:	095d0108 	ldmdbeq	sp, {r3, r8}^
    69a8:	2500001e 	strcs	r0, [r0, #-30]
    69ac:	0000238a 	andeq	r2, r0, sl, lsl #7
    69b0:	1e0a4001 	cdpne	0, 0, cr4, cr10, cr1, {0}
    69b4:	01000005 	tsteq	r0, r5
    69b8:	27922550 	undefined
    69bc:	40010000 	andmi	r0, r1, r0
    69c0:	0000410a 	andeq	r4, r0, sl, lsl #2
    69c4:	00510100 	subseq	r0, r1, r0, lsl #2
    69c8:	21ae0129 	undefined instruction 0x21ae0129
    69cc:	53010000 	movwpl	r0, #4096	; 0x1000
    69d0:	5b78010a 	blpl	1e06e00 <__Stack_Size+0x1e06a00>
    69d4:	5b7e0800 	blpl	1f889dc <__Stack_Size+0x1f885dc>
    69d8:	5d010800 	stcpl	8, cr0, [r1]
    69dc:	00001e3e 	andeq	r1, r0, lr, lsr lr
    69e0:	00238a25 	eoreq	r8, r3, r5, lsr #20
    69e4:	0a520100 	beq	1486dec <__Stack_Size+0x14869ec>
    69e8:	0000051e 	andeq	r0, r0, lr, lsl r5
    69ec:	b5255001 	strlt	r5, [r5, #-1]!
    69f0:	01000021 	tsteq	r0, r1, lsr #32
    69f4:	00410a52 	subeq	r0, r1, r2, asr sl
    69f8:	51010000 	tstpl	r1, r0
    69fc:	06122a00 	ldreq	r2, [r2], -r0, lsl #20
    6a00:	5b800000 	blpl	fe006a08 <SCS_BASE+0x1dff8a08>
    6a04:	5b960800 	blpl	fe588a0c <SCS_BASE+0x1e57aa0c>
    6a08:	5d010800 	stcpl	8, cr0, [r1]
    6a0c:	00001e62 	andeq	r1, r0, r2, ror #28
    6a10:	0006212b 	andeq	r2, r6, fp, lsr #2
    6a14:	2c500100 	ldfcse	f0, [r0], {0}
    6a18:	0000062d 	andeq	r0, r0, sp, lsr #12
    6a1c:	0000294c 	andeq	r2, r0, ip, asr #18
    6a20:	063a2a00 	ldrteq	r2, [sl], -r0, lsl #20
    6a24:	5b980000 	blpl	fe606a2c <SCS_BASE+0x1e5f8a2c>
    6a28:	5bb20800 	blpl	fec88a30 <SCS_BASE+0x1ec7aa30>
    6a2c:	5d010800 	stcpl	8, cr0, [r1]
    6a30:	00001e84 	andeq	r1, r0, r4, lsl #29
    6a34:	0006492b 	andeq	r4, r6, fp, lsr #18
    6a38:	2b500100 	blcs	1406e40 <__Stack_Size+0x1406a40>
    6a3c:	00000655 	andeq	r0, r0, r5, asr r6
    6a40:	2a005101 	bcs	1ae4c <__Stack_Size+0x1aa4c>
    6a44:	000006c5 	andeq	r0, r0, r5, asr #13
    6a48:	08005bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip, lr}
    6a4c:	08005bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp, ip, lr}
    6a50:	1ea85d01 	cdpne	13, 10, cr5, cr8, cr1, {0}
    6a54:	d42b0000 	strtle	r0, [fp]
    6a58:	01000006 	tsteq	r0, r6
    6a5c:	06e02c50 	usateq	r2, #0, r0, asr #24
    6a60:	295f0000 	ldmdbcs	pc, {}^
    6a64:	2a000000 	bcs	6a6c <__Stack_Size+0x666c>
    6a68:	00000750 	andeq	r0, r0, r0, asr r7
    6a6c:	08005bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp, ip, lr}
    6a70:	08005be6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, fp, ip, lr}
    6a74:	1eca5d01 	cdpne	13, 12, cr5, cr10, cr1, {0}
    6a78:	5f2b0000 	svcpl	0x002b0000
    6a7c:	01000007 	tsteq	r0, r7
    6a80:	076b2b50 	undefined
    6a84:	51010000 	tstpl	r1, r0
    6a88:	41012900 	tstmi	r1, r0, lsl #18
    6a8c:	01000025 	tsteq	r0, r5, lsr #32
    6a90:	e8010ad9 	stmda	r1, {r0, r3, r4, r6, r7, r9, fp}
    6a94:	f808005b 	undefined instruction 0xf808005b
    6a98:	0108005b 	qaddeq	r0, fp, r8
    6a9c:	001f015d 	andseq	r0, pc, sp, asr r1
    6aa0:	238a2500 	orrcs	r2, sl, #0	; 0x0
    6aa4:	d8010000 	stmdale	r1, {}
    6aa8:	00051e0a 	andeq	r1, r5, sl, lsl #28
    6aac:	1a500100 	bne	1406eb4 <__Stack_Size+0x1406ab4>
    6ab0:	00002241 	andeq	r2, r0, r1, asr #4
    6ab4:	410ad801 	tstmi	sl, r1, lsl #16
    6ab8:	72000000 	andvc	r0, r0, #0	; 0x0
    6abc:	00000029 	andeq	r0, r0, r9, lsr #32
    6ac0:	2350012d 	cmpcs	r0, #1073741835	; 0x4000000b
    6ac4:	ed010000 	stc	0, cr0, [r1]
    6ac8:	0041010a 	subeq	r0, r1, sl, lsl #2
    6acc:	5bf80000 	blpl	ffe06ad4 <SCS_BASE+0x1fdf8ad4>
    6ad0:	5bfe0800 	blpl	fff88ad8 <SCS_BASE+0x1ff7aad8>
    6ad4:	5d010800 	stcpl	8, cr0, [r1]
    6ad8:	00001f2e 	andeq	r1, r0, lr, lsr #30
    6adc:	00238a1a 	eoreq	r8, r3, sl, lsl sl
    6ae0:	0aec0100 	beq	ffb06ee8 <SCS_BASE+0x1faf8ee8>
    6ae4:	0000051e 	andeq	r0, r0, lr, lsl r5
    6ae8:	00002985 	andeq	r2, r0, r5, lsl #19
    6aec:	22012d00 	andcs	r2, r1, #0	; 0x0
    6af0:	01000024 	tsteq	r0, r4, lsr #32
    6af4:	41010afe 	strdmi	r0, [r1, -lr]
    6af8:	00000000 	andeq	r0, r0, r0
    6afc:	0608005c 	undefined
    6b00:	0108005c 	qaddeq	r0, ip, r8
    6b04:	001f5b5d 	andseq	r5, pc, sp, asr fp
    6b08:	238a1a00 	orrcs	r1, sl, #0	; 0x0
    6b0c:	fd010000 	stc2	0, cr0, [r1]
    6b10:	00051e0a 	andeq	r1, r5, sl, lsl #28
    6b14:	00299800 	eoreq	r9, r9, r0, lsl #16
    6b18:	012d0000 	teqeq	sp, r0
    6b1c:	00002432 	andeq	r2, r0, r2, lsr r4
    6b20:	010b0f01 	tsteq	fp, r1, lsl #30
    6b24:	00000041 	andeq	r0, r0, r1, asr #32
    6b28:	08005c08 	stmdaeq	r0, {r3, sl, fp, ip, lr}
    6b2c:	08005c0e 	stmdaeq	r0, {r1, r2, r3, sl, fp, ip, lr}
    6b30:	1f885d01 	svcne	0x00885d01
    6b34:	8a1a0000 	bhi	686b3c <__Stack_Size+0x68673c>
    6b38:	01000023 	tsteq	r0, r3, lsr #32
    6b3c:	051e0b0e 	ldreq	r0, [lr, #-2830]
    6b40:	29ab0000 	stmibcs	fp!, {}
    6b44:	2d000000 	stccs	0, cr0, [r0]
    6b48:	00244201 	eoreq	r4, r4, r1, lsl #4
    6b4c:	0b200100 	bleq	806f54 <__Stack_Size+0x806b54>
    6b50:	00004101 	andeq	r4, r0, r1, lsl #2
    6b54:	005c1000 	subseq	r1, ip, r0
    6b58:	005c1808 	subseq	r1, ip, r8, lsl #16
    6b5c:	b55d0108 	ldrblt	r0, [sp, #-264]
    6b60:	1a00001f 	bne	6be4 <__Stack_Size+0x67e4>
    6b64:	0000238a 	andeq	r2, r0, sl, lsl #7
    6b68:	1e0b1f01 	cdpne	15, 0, cr1, cr11, cr1, {0}
    6b6c:	be000005 	cdplt	0, 0, cr0, cr0, cr5, {0}
    6b70:	00000029 	andeq	r0, r0, r9, lsr #32
    6b74:	27cb012d 	strbcs	r0, [fp, sp, lsr #2]
    6b78:	30010000 	andcc	r0, r1, r0
    6b7c:	0041010b 	subeq	r0, r1, fp, lsl #2
    6b80:	5c180000 	ldcpl	0, cr0, [r8], {0}
    6b84:	5c1e0800 	ldcpl	8, cr0, [lr], {0}
    6b88:	5d010800 	stcpl	8, cr0, [r1]
    6b8c:	00001fe2 	andeq	r1, r0, r2, ror #31
    6b90:	00238a1a 	eoreq	r8, r3, sl, lsl sl
    6b94:	0b2f0100 	bleq	bc6f9c <__Stack_Size+0xbc6b9c>
    6b98:	0000051e 	andeq	r0, r0, lr, lsl r5
    6b9c:	000029d1 	ldrdeq	r2, [r0], -r1
    6ba0:	35012d00 	strcc	r2, [r1, #-3328]
    6ba4:	01000026 	tsteq	r0, r6, lsr #32
    6ba8:	41010b40 	tstmi	r1, r0, asr #22
    6bac:	20000000 	andcs	r0, r0, r0
    6bb0:	2608005c 	undefined
    6bb4:	0108005c 	qaddeq	r0, ip, r8
    6bb8:	00200f5d 	eoreq	r0, r0, sp, asr pc
    6bbc:	238a1a00 	orrcs	r1, sl, #0	; 0x0
    6bc0:	3f010000 	svccc	0x00010000
    6bc4:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6bc8:	0029e400 	eoreq	lr, r9, r0, lsl #8
    6bcc:	012d0000 	teqeq	sp, r0
    6bd0:	00002219 	andeq	r2, r0, r9, lsl r2
    6bd4:	010b5e01 	tsteq	fp, r1, lsl #28
    6bd8:	0000007e 	andeq	r0, r0, lr, ror r0
    6bdc:	08005c28 	stmdaeq	r0, {r3, r5, sl, fp, ip, lr}
    6be0:	08005c34 	stmdaeq	r0, {r2, r4, r5, sl, fp, ip, lr}
    6be4:	20565d01 	subscs	r5, r6, r1, lsl #26
    6be8:	8a1a0000 	bhi	686bf0 <__Stack_Size+0x6867f0>
    6bec:	01000023 	tsteq	r0, r3, lsr #32
    6bf0:	051e0b5d 	ldreq	r0, [lr, #-2909]
    6bf4:	29f70000 	ldmibcs	r7!, {}^
    6bf8:	b8250000 	stmdalt	r5!, {}
    6bfc:	01000025 	tsteq	r0, r5, lsr #32
    6c00:	00410b5d 	subeq	r0, r1, sp, asr fp
    6c04:	51010000 	tstpl	r1, r0
    6c08:	00100c12 	andseq	r0, r0, r2, lsl ip
    6c0c:	0b5f0100 	bleq	17c7014 <__Stack_Size+0x17c6c14>
    6c10:	00000089 	andeq	r0, r0, r9, lsl #1
    6c14:	91012900 	tstls	r1, r0, lsl #18
    6c18:	01000024 	tsteq	r0, r4, lsr #32
    6c1c:	34010b87 	strcc	r0, [r1], #-2951
    6c20:	3e08005c 	mcrcc	0, 0, r0, cr8, cr12, {2}
    6c24:	0108005c 	qaddeq	r0, ip, r8
    6c28:	00208d5d 	eoreq	r8, r0, sp, asr sp
    6c2c:	238a2500 	orrcs	r2, sl, #0	; 0x0
    6c30:	86010000 	strhi	r0, [r1], -r0
    6c34:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6c38:	1a500100 	bne	1407040 <__Stack_Size+0x1406c40>
    6c3c:	000025b8 	strheq	r2, [r0], -r8
    6c40:	410b8601 	tstmi	fp, r1, lsl #12
    6c44:	0a000000 	beq	6c4c <__Stack_Size+0x684c>
    6c48:	0000002a 	andeq	r0, r0, sl, lsr #32
    6c4c:	2b3a012d 	blcs	e87108 <__Stack_Size+0xe86d08>
    6c50:	a3010000 	movwge	r0, #4096	; 0x1000
    6c54:	0089010b 	addeq	r0, r9, fp, lsl #2
    6c58:	5c400000 	marpl	acc0, r0, r0
    6c5c:	5c580800 	mrrcpl	8, 0, r0, r8, cr0
    6c60:	5d010800 	stcpl	8, cr0, [r1]
    6c64:	000020ec 	andeq	r2, r0, ip, ror #1
    6c68:	00238a1a 	eoreq	r8, r3, sl, lsl sl
    6c6c:	0ba20100 	bleq	fe887074 <SCS_BASE+0x1e879074>
    6c70:	0000051e 	andeq	r0, r0, lr, lsl r5
    6c74:	00002a1d 	andeq	r2, r0, sp, lsl sl
    6c78:	002b5125 	eoreq	r5, fp, r5, lsr #2
    6c7c:	0ba20100 	bleq	fe887084 <SCS_BASE+0x1e879084>
    6c80:	00000041 	andeq	r0, r0, r1, asr #32
    6c84:	0c125101 	ldfeqs	f5, [r2], {1}
    6c88:	01000010 	tsteq	r0, r0, lsl r0
    6c8c:	00890ba4 	addeq	r0, r9, r4, lsr #23
    6c90:	0d120000 	ldceq	0, cr0, [r2]
    6c94:	01000010 	tsteq	r0, r0, lsl r0
    6c98:	00410ba5 	subeq	r0, r1, r5, lsr #23
    6c9c:	9e120000 	wxorls	wr0, wr2, wr0
    6ca0:	01000022 	tsteq	r0, r2, lsr #32
    6ca4:	00410ba5 	subeq	r0, r1, r5, lsr #23
    6ca8:	29000000 	stmdbcs	r0, {}
    6cac:	0024cb01 	eoreq	ip, r4, r1, lsl #22
    6cb0:	0bce0100 	bleq	ff3870b8 <SCS_BASE+0x1f3790b8>
    6cb4:	005c5801 	subseq	r5, ip, r1, lsl #16
    6cb8:	005c6208 	subseq	r6, ip, r8, lsl #4
    6cbc:	235d0108 	cmpcs	sp, #2	; 0x2
    6cc0:	25000021 	strcs	r0, [r0, #-33]
    6cc4:	0000238a 	andeq	r2, r0, sl, lsl #7
    6cc8:	1e0bcd01 	cdpne	13, 0, cr12, cr11, cr1, {0}
    6ccc:	01000005 	tsteq	r0, r5
    6cd0:	2b511a50 	blcs	144d618 <__Stack_Size+0x144d218>
    6cd4:	cd010000 	stcgt	0, cr0, [r1]
    6cd8:	0000410b 	andeq	r4, r0, fp, lsl #2
    6cdc:	002a3000 	eoreq	r3, sl, r0
    6ce0:	012e0000 	teqeq	lr, r0
    6ce4:	000022f9 	strdeq	r2, [r0], -r9
    6ce8:	64018701 	strvs	r8, [r1], #-1793
    6cec:	3008005c 	andcc	r0, r8, ip, asr r0
    6cf0:	4308005d 	movwmi	r0, #32861	; 0x805d
    6cf4:	1700002a 	strne	r0, [r0, -sl, lsr #32]
    6cf8:	0000238a 	andeq	r2, r0, sl, lsl #7
    6cfc:	051e8601 	ldreq	r8, [lr, #-1537]
    6d00:	2a6e0000 	bcs	1b86d08 <__Stack_Size+0x1b86908>
    6d04:	00000000 	andeq	r0, r0, r0
    6d08:	0000094c 	andeq	r0, r0, ip, asr #18
    6d0c:	17850002 	strne	r0, [r5, r2]
    6d10:	01040000 	tsteq	r4, r0
    6d14:	00000000 	andeq	r0, r0, r0
    6d18:	002f0d01 	eoreq	r0, pc, r1, lsl #26
    6d1c:	0001c500 	andeq	ip, r1, r0, lsl #10
    6d20:	005d3000 	subseq	r3, sp, r0
    6d24:	0060ec08 	rsbeq	lr, r0, r8, lsl #24
    6d28:	00187008 	andseq	r7, r8, r8
    6d2c:	05040200 	streq	r0, [r4, #-512]
    6d30:	00002fc9 	andeq	r2, r0, r9, asr #31
    6d34:	3f050202 	svccc	0x00050202
    6d38:	02000000 	andeq	r0, r0, #0	; 0x0
    6d3c:	00c00601 	sbceq	r0, r0, r1, lsl #12
    6d40:	75030000 	strvc	r0, [r3]
    6d44:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    6d48:	00004527 	andeq	r4, r0, r7, lsr #10
    6d4c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6d50:	00003043 	andeq	r3, r0, r3, asr #32
    6d54:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    6d58:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    6d5c:	02000000 	andeq	r0, r0, #0	; 0x0
    6d60:	013a0702 	teqeq	sl, r2, lsl #14
    6d64:	75030000 	strvc	r0, [r3]
    6d68:	29020038 	stmdbcs	r2, {r3, r4, r5}
    6d6c:	00000068 	andeq	r0, r0, r8, rrx
    6d70:	be080102 	adflte	f0, f0, f2
    6d74:	04000000 	streq	r0, [r0]
    6d78:	00000057 	andeq	r0, r0, r7, asr r0
    6d7c:	39020105 	stmdbcc	r2, {r0, r2, r8}
    6d80:	00000089 	andeq	r0, r0, r9, lsl #1
    6d84:	00156906 	andseq	r6, r5, r6, lsl #18
    6d88:	53070000 	movwpl	r0, #28672	; 0x7000
    6d8c:	01005445 	tsteq	r0, r5, asr #8
    6d90:	1eae0800 	cdpne	8, 10, cr0, cr14, cr0, {0}
    6d94:	39020000 	stmdbcc	r2, {}
    6d98:	00000074 	andeq	r0, r0, r4, ror r0
    6d9c:	001ca808 	andseq	sl, ip, r8, lsl #16
    6da0:	74390200 	ldrtvc	r0, [r9], #-512
    6da4:	05000000 	streq	r0, [r0]
    6da8:	b43b0201 	ldrtlt	r0, [fp], #-513
    6dac:	06000000 	streq	r0, [r0], -r0
    6db0:	00000789 	andeq	r0, r0, r9, lsl #15
    6db4:	07a90600 	streq	r0, [r9, r0, lsl #12]!
    6db8:	00010000 	andeq	r0, r1, r0
    6dbc:	00090b08 	andeq	r0, r9, r8, lsl #22
    6dc0:	9f3b0200 	svcls	0x003b0200
    6dc4:	09000000 	stmdbeq	r0, {}
    6dc8:	1c0a0704 	stcne	7, cr0, [sl], {4}
    6dcc:	9c023903 	stcls	9, cr3, [r2], {3}
    6dd0:	0b000001 	bleq	6ddc <__Stack_Size+0x69dc>
    6dd4:	03005253 	movweq	r5, #595	; 0x253
    6dd8:	006f023a 	rsbeq	r0, pc, sl, lsr r2
    6ddc:	23020000 	movwcs	r0, #8192	; 0x2000
    6de0:	01680c00 	cmneq	r8, r0, lsl #24
    6de4:	3b030000 	blcc	c6dec <__Stack_Size+0xc69ec>
    6de8:	00004c02 	andeq	r4, r0, r2, lsl #24
    6dec:	02230200 	eoreq	r0, r3, #0	; 0x0
    6df0:	0052440b 	subseq	r4, r2, fp, lsl #8
    6df4:	6f023c03 	svcvs	0x00023c03
    6df8:	02000000 	andeq	r0, r0, #0	; 0x0
    6dfc:	720c0423 	andvc	r0, ip, #587202560	; 0x23000000
    6e00:	03000001 	movweq	r0, #1	; 0x1
    6e04:	004c023d 	subeq	r0, ip, sp, lsr r2
    6e08:	23020000 	movwcs	r0, #8192	; 0x2000
    6e0c:	52420b06 	subpl	r0, r2, #6144	; 0x1800
    6e10:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    6e14:	00006f02 	andeq	r6, r0, r2, lsl #30
    6e18:	08230200 	stmdaeq	r3!, {r9}
    6e1c:	00004e0c 	andeq	r4, r0, ip, lsl #28
    6e20:	023f0300 	eorseq	r0, pc, #0	; 0x0
    6e24:	0000004c 	andeq	r0, r0, ip, asr #32
    6e28:	0b0a2302 	bleq	28fa38 <__Stack_Size+0x28f638>
    6e2c:	00315243 	eorseq	r5, r1, r3, asr #4
    6e30:	6f024003 	svcvs	0x00024003
    6e34:	02000000 	andeq	r0, r0, #0	; 0x0
    6e38:	7c0c0c23 	stcvc	12, cr0, [ip], {35}
    6e3c:	03000001 	movweq	r0, #1	; 0x1
    6e40:	004c0241 	subeq	r0, ip, r1, asr #4
    6e44:	23020000 	movwcs	r0, #8192	; 0x2000
    6e48:	52430b0e 	subpl	r0, r3, #14336	; 0x3800
    6e4c:	42030032 	andmi	r0, r3, #50	; 0x32
    6e50:	00006f02 	andeq	r6, r0, r2, lsl #30
    6e54:	10230200 	eorne	r0, r3, r0, lsl #4
    6e58:	0000580c 	andeq	r5, r0, ip, lsl #16
    6e5c:	02430300 	subeq	r0, r3, #0	; 0x0
    6e60:	0000004c 	andeq	r0, r0, ip, asr #32
    6e64:	0b122302 	bleq	48fa74 <__Stack_Size+0x48f674>
    6e68:	00335243 	eorseq	r5, r3, r3, asr #4
    6e6c:	6f024403 	svcvs	0x00024403
    6e70:	02000000 	andeq	r0, r0, #0	; 0x0
    6e74:	930c1423 	movwls	r1, #50211	; 0xc423
    6e78:	03000001 	movweq	r0, #1	; 0x1
    6e7c:	004c0245 	subeq	r0, ip, r5, asr #4
    6e80:	23020000 	movwcs	r0, #8192	; 0x2000
    6e84:	0a130c16 	beq	4c9ee4 <__Stack_Size+0x4c9ae4>
    6e88:	46030000 	strmi	r0, [r3], -r0
    6e8c:	00006f02 	andeq	r6, r0, r2, lsl #30
    6e90:	18230200 	stmdane	r3!, {r9}
    6e94:	00019d0c 	andeq	r9, r1, ip, lsl #26
    6e98:	02470300 	subeq	r0, r7, #0	; 0x0
    6e9c:	0000004c 	andeq	r0, r0, ip, asr #32
    6ea0:	001a2302 	andseq	r2, sl, r2, lsl #6
    6ea4:	002c3a0d 	eoreq	r3, ip, sp, lsl #20
    6ea8:	02480300 	subeq	r0, r8, #0	; 0x0
    6eac:	000000c2 	andeq	r0, r0, r2, asr #1
    6eb0:	1b04100e 	blne	10aef0 <__Stack_Size+0x10aaf0>
    6eb4:	00000205 	andeq	r0, r0, r5, lsl #4
    6eb8:	000a8b0f 	andeq	r8, sl, pc, lsl #22
    6ebc:	3a1c0400 	bcc	707ec4 <__Stack_Size+0x707ac4>
    6ec0:	02000000 	andeq	r0, r0, #0	; 0x0
    6ec4:	320f0023 	andcc	r0, pc, #35	; 0x23
    6ec8:	0400000a 	streq	r0, [r0], #-10
    6ecc:	00004c1d 	andeq	r4, r0, sp, lsl ip
    6ed0:	04230200 	strteq	r0, [r3], #-512
    6ed4:	000a9a0f 	andeq	r9, sl, pc, lsl #20
    6ed8:	4c1e0400 	cfldrsmi	mvf0, [lr], {0}
    6edc:	02000000 	andeq	r0, r0, #0	; 0x0
    6ee0:	ca0f0623 	bgt	3c8774 <__Stack_Size+0x3c8374>
    6ee4:	04000009 	streq	r0, [r0], #-9
    6ee8:	00004c1f 	andeq	r4, r0, pc, lsl ip
    6eec:	08230200 	stmdaeq	r3!, {r9}
    6ef0:	000ac50f 	andeq	ip, sl, pc, lsl #10
    6ef4:	4c200400 	cfstrsmi	mvf0, [r0]
    6ef8:	02000000 	andeq	r0, r0, #0	; 0x0
    6efc:	180f0a23 	stmdane	pc, {r0, r1, r5, r9, fp}
    6f00:	0400000a 	streq	r0, [r0], #-10
    6f04:	00004c21 	andeq	r4, r0, r1, lsr #24
    6f08:	0c230200 	sfmeq	f0, 4, [r3]
    6f0c:	09d70800 	ldmibeq	r7, {fp}^
    6f10:	22040000 	andcs	r0, r4, #0	; 0x0
    6f14:	000001a8 	andeq	r0, r0, r8, lsr #3
    6f18:	2604080e 	strcs	r0, [r4], -lr, lsl #16
    6f1c:	00000251 	andeq	r0, r0, r1, asr r2
    6f20:	002e380f 	eoreq	r3, lr, pc, lsl #16
    6f24:	4c270400 	cfstrsmi	mvf0, [r7]
    6f28:	02000000 	andeq	r0, r0, #0	; 0x0
    6f2c:	020f0023 	andeq	r0, pc, #35	; 0x23
    6f30:	0400002f 	streq	r0, [r0], #-47
    6f34:	00004c28 	andeq	r4, r0, r8, lsr #24
    6f38:	02230200 	eoreq	r0, r3, #0	; 0x0
    6f3c:	002bf60f 	eoreq	pc, fp, pc, lsl #12
    6f40:	4c290400 	cfstrsmi	mvf0, [r9]
    6f44:	02000000 	andeq	r0, r0, #0	; 0x0
    6f48:	a60f0423 	strge	r0, [pc], -r3, lsr #8
    6f4c:	0400002c 	streq	r0, [r0], #-44
    6f50:	00004c2a 	andeq	r4, r0, sl, lsr #24
    6f54:	06230200 	strteq	r0, [r3], -r0, lsl #4
    6f58:	2c480800 	mcrrcs	8, 0, r0, r8, cr0
    6f5c:	2b040000 	blcs	106f64 <__Stack_Size+0x106b64>
    6f60:	00000210 	andeq	r0, r0, r0, lsl r2
    6f64:	1a05140e 	bne	14bfa4 <__Stack_Size+0x14bba4>
    6f68:	000002ab 	andeq	r0, r0, fp, lsr #5
    6f6c:	001f0c0f 	andseq	r0, pc, pc, lsl #24
    6f70:	3a1b0500 	bcc	6c8378 <__Stack_Size+0x6c7f78>
    6f74:	02000000 	andeq	r0, r0, #0	; 0x0
    6f78:	120f0023 	andne	r0, pc, #35	; 0x23
    6f7c:	0500001d 	streq	r0, [r0, #-29]
    6f80:	00003a1c 	andeq	r3, r0, ip, lsl sl
    6f84:	04230200 	strteq	r0, [r3], #-512
    6f88:	001f750f 	andseq	r7, pc, pc, lsl #10
    6f8c:	3a1d0500 	bcc	748394 <__Stack_Size+0x747f94>
    6f90:	02000000 	andeq	r0, r0, #0	; 0x0
    6f94:	280f0823 	stmdacs	pc, {r0, r1, r5, fp}
    6f98:	0500001f 	streq	r0, [r0, #-31]
    6f9c:	00003a1e 	andeq	r3, r0, lr, lsl sl
    6fa0:	0c230200 	sfmeq	f0, 4, [r3]
    6fa4:	001e6e0f 	andseq	r6, lr, pc, lsl #28
    6fa8:	3a1f0500 	bcc	7c83b0 <__Stack_Size+0x7c7fb0>
    6fac:	02000000 	andeq	r0, r0, #0	; 0x0
    6fb0:	08001023 	stmdaeq	r0, {r0, r1, r5, ip}
    6fb4:	00001cda 	ldrdeq	r1, [r0], -sl
    6fb8:	025c2005 	subseq	r2, ip, #5	; 0x5
    6fbc:	01100000 	tsteq	r0, r0
    6fc0:	00002f3a 	andeq	r2, r0, sl, lsr pc
    6fc4:	3001e901 	andcc	lr, r1, r1, lsl #18
    6fc8:	4e08005d 	mcrmi	0, 0, r0, cr8, cr13, {2}
    6fcc:	0108005d 	qaddeq	r0, sp, r8
    6fd0:	0002db5d 	andeq	sp, r2, sp, asr fp
    6fd4:	2ddf1100 	ldfcse	f1, [pc]
    6fd8:	e8010000 	stmda	r1, {}
    6fdc:	000002db 	ldrdeq	r0, [r0], -fp
    6fe0:	12005001 	andne	r5, r0, #1	; 0x1
    6fe4:	00020504 	andeq	r0, r2, r4, lsl #10
    6fe8:	bd011300 	stclt	3, cr1, [r1]
    6fec:	0100002e 	tsteq	r0, lr, lsr #32
    6ff0:	50010100 	andpl	r0, r1, r0, lsl #2
    6ff4:	7808005d 	stmdavc	r8, {r0, r2, r3, r4, r6}
    6ff8:	0108005d 	qaddeq	r0, sp, r8
    6ffc:	0003245d 	andeq	r2, r3, sp, asr r4
    7000:	2dc51100 	stfcse	f1, [r5]
    7004:	ff010000 	undefined instruction 0xff010000
    7008:	00000324 	andeq	r0, r0, r4, lsr #6
    700c:	2d145001 	ldccs	0, cr5, [r4, #-4]
    7010:	0100002d 	tsteq	r0, sp, lsr #32
    7014:	00032aff 	strdeq	r2, [r3], -pc
    7018:	002a8d00 	eoreq	r8, sl, r0, lsl #26
    701c:	0ebf1500 	cdpeq	5, 11, cr1, cr15, cr0, {0}
    7020:	01010000 	tsteq	r1, r0
    7024:	00003a01 	andeq	r3, r0, r1, lsl #20
    7028:	00520100 	subseq	r0, r2, r0, lsl #2
    702c:	019c0412 	orrseq	r0, ip, r2, lsl r4
    7030:	04120000 	ldreq	r0, [r2]
    7034:	00000251 	andeq	r0, r0, r1, asr r2
    7038:	2d500113 	ldfcse	f0, [r0, #-76]
    703c:	24010000 	strcs	r0, [r1]
    7040:	5d780101 	ldfple	f0, [r8, #-4]!
    7044:	5d860800 	stcpl	8, cr0, [r6]
    7048:	5d010800 	stcpl	8, cr0, [r1]
    704c:	00000357 	andeq	r0, r0, r7, asr r3
    7050:	002d2d16 	eoreq	r2, sp, r6, lsl sp
    7054:	01230100 	teqeq	r3, r0, lsl #2
    7058:	0000032a 	andeq	r0, r0, sl, lsr #6
    705c:	13005001 	movwne	r5, #1	; 0x1
    7060:	002c5f01 	eoreq	r5, ip, r1, lsl #30
    7064:	01380100 	teqeq	r8, r0, lsl #2
    7068:	005d8801 	subseq	r8, sp, r1, lsl #16
    706c:	005da208 	subseq	sl, sp, r8, lsl #4
    7070:	8c5d0108 	ldfhie	f0, [sp], {8}
    7074:	16000003 	strne	r0, [r0], -r3
    7078:	00002dc5 	andeq	r2, r0, r5, asr #27
    707c:	24013701 	strcs	r3, [r1], #-1793
    7080:	01000003 	tsteq	r0, r3
    7084:	0e261650 	mcreq	6, 1, r1, cr6, cr0, {2}
    7088:	37010000 	strcc	r0, [r1, -r0]
    708c:	0000b401 	andeq	fp, r0, r1, lsl #8
    7090:	00510100 	subseq	r0, r1, r0, lsl #2
    7094:	2db60117 	ldfcss	f0, [r6, #92]!
    7098:	63010000 	movwvs	r0, #4096	; 0x1000
    709c:	5da40101 	stfpls	f0, [r4, #4]!
    70a0:	5de20800 	stclpl	8, cr0, [r2]
    70a4:	2aa00800 	bcs	fe8090ac <SCS_BASE+0x1e7fb0ac>
    70a8:	040d0000 	streq	r0, [sp]
    70ac:	c5180000 	ldrgt	r0, [r8]
    70b0:	0100002d 	tsteq	r0, sp, lsr #32
    70b4:	03240162 	teqeq	r4, #-2147483624	; 0x80000018
    70b8:	2abf0000 	bcs	fefc70c0 <SCS_BASE+0x1efb90c0>
    70bc:	b4180000 	ldrlt	r0, [r8]
    70c0:	0100002e 	tsteq	r0, lr, lsr #32
    70c4:	004c0162 	subeq	r0, ip, r2, ror #2
    70c8:	2ad20000 	bcs	ff4870d0 <SCS_BASE+0x1f4790d0>
    70cc:	26160000 	ldrcs	r0, [r6], -r0
    70d0:	0100000e 	tsteq	r0, lr
    70d4:	00b40162 	adcseq	r0, r4, r2, ror #2
    70d8:	52010000 	andpl	r0, r1, #0	; 0x0
    70dc:	002f3115 	eoreq	r3, pc, r5, lsl r1
    70e0:	01640100 	cmneq	r4, r0, lsl #2
    70e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    70e8:	ff195c01 	undefined instruction 0xff195c01
    70ec:	0100002d 	tsteq	r0, sp, lsr #32
    70f0:	003a0164 	eorseq	r0, sl, r4, ror #2
    70f4:	28150000 	ldmdacs	r5, {}
    70f8:	01000011 	tsteq	r0, r1, lsl r0
    70fc:	003a0164 	eorseq	r0, sl, r4, ror #2
    7100:	51010000 	tstpl	r1, r0
    7104:	002d661a 	eoreq	r6, sp, sl, lsl r6
    7108:	01650100 	cmneq	r5, r0, lsl #2
    710c:	0000003a 	andeq	r0, r0, sl, lsr r0
    7110:	00002af0 	strdeq	r2, [r0], -r0
    7114:	99011300 	stmdbls	r1, {r8, r9, ip}
    7118:	0100002c 	tsteq	r0, ip, lsr #32
    711c:	e401019e 	str	r0, [r1], #-414
    7120:	fc08005d 	stc2	0, cr0, [r8], {93}
    7124:	0108005d 	qaddeq	r0, sp, r8
    7128:	0004505d 	andeq	r5, r4, sp, asr r0
    712c:	2dc51600 	stclcs	6, cr1, [r5]
    7130:	9d010000 	stcls	0, cr0, [r1]
    7134:	00032401 	andeq	r2, r3, r1, lsl #8
    7138:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    713c:	00002d43 	andeq	r2, r0, r3, asr #26
    7140:	4c019d01 	stcmi	13, cr9, [r1], {1}
    7144:	01000000 	tsteq	r0, r0
    7148:	0e261651 	mcreq	6, 1, r1, cr6, cr1, {2}
    714c:	9d010000 	stcls	0, cr0, [r1]
    7150:	0000b401 	andeq	fp, r0, r1, lsl #8
    7154:	00520100 	subseq	r0, r2, r0, lsl #2
    7158:	2d820113 	stfcss	f0, [r2, #76]
    715c:	bd010000 	stclt	0, cr0, [r1]
    7160:	5dfc0101 	ldfple	f0, [ip, #4]!
    7164:	5e120800 	cdppl	8, 1, cr0, cr2, cr0, {0}
    7168:	5d010800 	stcpl	8, cr0, [r1]
    716c:	00000485 	andeq	r0, r0, r5, lsl #9
    7170:	002dc516 	eoreq	ip, sp, r6, lsl r5
    7174:	01bc0100 	undefined instruction 0x01bc0100
    7178:	00000324 	andeq	r0, r0, r4, lsr #6
    717c:	f0165001 	undefined instruction 0xf0165001
    7180:	0100002d 	tsteq	r0, sp, lsr #32
    7184:	005e01bc 	ldrheq	r0, [lr], #-28
    7188:	51010000 	tstpl	r1, r0
    718c:	cd011300 	stcgt	3, cr1, [r1]
    7190:	0100002e 	tsteq	r0, lr, lsr #32
    7194:	140101d6 	strne	r0, [r1], #-470
    7198:	2a08005e 	bcs	207318 <__Stack_Size+0x206f18>
    719c:	0108005e 	qaddeq	r0, lr, r8
    71a0:	0004bc5d 	andeq	fp, r4, sp, asr ip
    71a4:	2dc51600 	stclcs	6, cr1, [r5]
    71a8:	d5010000 	strle	r0, [r1]
    71ac:	00032401 	andeq	r2, r3, r1, lsl #8
    71b0:	18500100 	ldmdane	r0, {r8}^
    71b4:	00002c8c 	andeq	r2, r0, ip, lsl #25
    71b8:	4c01d501 	cfstr32mi	mvfx13, [r1], {1}
    71bc:	19000000 	stmdbne	r0, {}
    71c0:	0000002b 	andeq	r0, r0, fp, lsr #32
    71c4:	2e440113 	mcrcs	1, 2, r0, cr4, cr3, {0}
    71c8:	eb010000 	bl	471d0 <__Stack_Size+0x46dd0>
    71cc:	5e2c0101 	sufple	f0, f4, f1
    71d0:	5e460800 	cdppl	8, 4, cr0, cr6, cr0, {0}
    71d4:	5d010800 	stcpl	8, cr0, [r1]
    71d8:	000004f1 	strdeq	r0, [r0], -r1
    71dc:	002dc516 	eoreq	ip, sp, r6, lsl r5
    71e0:	01ea0100 	mvneq	r0, r0, lsl #2
    71e4:	00000324 	andeq	r0, r0, r4, lsr #6
    71e8:	26165001 	ldrcs	r5, [r6], -r1
    71ec:	0100000e 	tsteq	r0, lr
    71f0:	00b401ea 	adcseq	r0, r4, sl, ror #3
    71f4:	51010000 	tstpl	r1, r0
    71f8:	f4011300 	vst2.8	{d1-d4}, [r1], r0
    71fc:	0100002c 	tsteq	r0, ip, lsr #32
    7200:	4801020b 	stmdami	r1, {r0, r1, r3, r9}
    7204:	5e08005e 	mcrpl	0, 0, r0, cr8, cr14, {2}
    7208:	0108005e 	qaddeq	r0, lr, r8
    720c:	0005285d 	andeq	r2, r5, sp, asr r8
    7210:	2dc51600 	stclcs	6, cr1, [r5]
    7214:	0a010000 	beq	4721c <__Stack_Size+0x46e1c>
    7218:	00032402 	andeq	r2, r3, r2, lsl #8
    721c:	18500100 	ldmdane	r0, {r8}^
    7220:	00002c1f 	andeq	r2, r0, pc, lsl ip
    7224:	4c020a01 	stcmi	10, cr0, [r2], {1}
    7228:	2c000000 	stccs	0, cr0, [r0], {0}
    722c:	0000002b 	andeq	r0, r0, fp, lsr #32
    7230:	2e6a0113 	mcrcs	1, 3, r0, cr10, cr3, {0}
    7234:	20010000 	andcs	r0, r1, r0
    7238:	5e600102 	powpls	f0, f0, f2
    723c:	5e7a0800 	cdppl	8, 7, cr0, cr10, cr0, {0}
    7240:	5d010800 	stcpl	8, cr0, [r1]
    7244:	0000055d 	andeq	r0, r0, sp, asr r5
    7248:	002dc516 	eoreq	ip, sp, r6, lsl r5
    724c:	021f0100 	andseq	r0, pc, #0	; 0x0
    7250:	00000324 	andeq	r0, r0, r4, lsr #6
    7254:	26165001 	ldrcs	r5, [r6], -r1
    7258:	0100000e 	tsteq	r0, lr
    725c:	00b4021f 	adcseq	r0, r4, pc, lsl r2
    7260:	51010000 	tstpl	r1, r0
    7264:	69011300 	stmdbvs	r1, {r8, r9, ip}
    7268:	0100002c 	tsteq	r0, ip, lsr #32
    726c:	7c01023c 	sfmvc	f0, 4, [r1], {60}
    7270:	8408005e 	strhi	r0, [r8], #-94
    7274:	0108005e 	qaddeq	r0, lr, r8
    7278:	0005945d 	andeq	r9, r5, sp, asr r4
    727c:	2dc51600 	stclcs	6, cr1, [r5]
    7280:	3b010000 	blcc	47288 <__Stack_Size+0x46e88>
    7284:	00032402 	andeq	r2, r3, r2, lsl #8
    7288:	18500100 	ldmdane	r0, {r8}^
    728c:	000013d3 	ldrdeq	r1, [r0], -r3
    7290:	4c023b01 	stcmi	11, cr3, [r2], {1}
    7294:	3f000000 	svccc	0x00000000
    7298:	0000002b 	andeq	r0, r0, fp, lsr #32
    729c:	2ee0011b 	mcrcs	1, 7, r0, cr0, cr11, {0}
    72a0:	4f010000 	svcmi	0x00010000
    72a4:	004c0102 	subeq	r0, ip, r2, lsl #2
    72a8:	5e840000 	cdppl	0, 8, cr0, cr4, cr0, {0}
    72ac:	5e8c0800 	cdppl	8, 8, cr0, cr12, cr0, {0}
    72b0:	5d010800 	stcpl	8, cr0, [r1]
    72b4:	000005c1 	andeq	r0, r0, r1, asr #11
    72b8:	002dc518 	eoreq	ip, sp, r8, lsl r5
    72bc:	024e0100 	subeq	r0, lr, #0	; 0x0
    72c0:	00000324 	andeq	r0, r0, r4, lsr #6
    72c4:	00002b52 	andeq	r2, r0, r2, asr fp
    72c8:	a6011300 	strge	r1, [r1], -r0, lsl #6
    72cc:	0100002d 	tsteq	r0, sp, lsr #32
    72d0:	8c010261 	sfmhi	f0, 4, [r1], {97}
    72d4:	9808005e 	stmdals	r8, {r1, r2, r3, r4, r6}
    72d8:	0108005e 	qaddeq	r0, lr, r8
    72dc:	0005e85d 	andeq	lr, r5, sp, asr r8
    72e0:	2dc51600 	stclcs	6, cr1, [r5]
    72e4:	60010000 	andvs	r0, r1, r0
    72e8:	00032402 	andeq	r2, r3, r2, lsl #8
    72ec:	00500100 	subseq	r0, r0, r0, lsl #2
    72f0:	2d930113 	ldfcss	f0, [r3, #76]
    72f4:	74010000 	strvc	r0, [r1]
    72f8:	5e980102 	fmlple	f0, f0, f2
    72fc:	5eaa0800 	cdppl	8, 10, cr0, cr10, cr0, {0}
    7300:	5d010800 	stcpl	8, cr0, [r1]
    7304:	0000061d 	andeq	r0, r0, sp, lsl r6
    7308:	002dc516 	eoreq	ip, sp, r6, lsl r5
    730c:	02730100 	rsbseq	r0, r3, #0	; 0x0
    7310:	00000324 	andeq	r0, r0, r4, lsr #6
    7314:	e4165001 	ldr	r5, [r6], #-1
    7318:	0100002c 	tsteq	r0, ip, lsr #32
    731c:	005e0273 	subseq	r0, lr, r3, ror r2
    7320:	51010000 	tstpl	r1, r0
    7324:	01011300 	tsteq	r1, r0, lsl #6
    7328:	0100002c 	tsteq	r0, ip, lsr #32
    732c:	ac01028a 	sfmge	f0, 4, [r1], {138}
    7330:	be08005e 	mcrlt	0, 0, r0, cr8, cr14, {2}
    7334:	0108005e 	qaddeq	r0, lr, r8
    7338:	0006525d 	andeq	r5, r6, sp, asr r2
    733c:	2dc51600 	stclcs	6, cr1, [r5]
    7340:	89010000 	stmdbhi	r1, {}
    7344:	00032402 	andeq	r2, r3, r2, lsl #8
    7348:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    734c:	00002ef2 	strdeq	r2, [r0], -r2
    7350:	5e028901 	cdppl	9, 0, cr8, cr2, cr1, {0}
    7354:	01000000 	tsteq	r0, r0
    7358:	01130051 	tsteq	r3, r1, asr r0
    735c:	00002dcc 	andeq	r2, r0, ip, asr #27
    7360:	0102a001 	tsteq	r2, r1
    7364:	08005ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp, ip, lr}
    7368:	08005eda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sl, fp, ip, lr}
    736c:	06875d01 	streq	r5, [r7], r1, lsl #26
    7370:	c5160000 	ldrgt	r0, [r6]
    7374:	0100002d 	tsteq	r0, sp, lsr #32
    7378:	0324029f 	teqeq	r4, #-268435447	; 0xf0000009
    737c:	50010000 	andpl	r0, r1, r0
    7380:	000e2616 	andeq	r2, lr, r6, lsl r6
    7384:	029f0100 	addseq	r0, pc, #0	; 0x0
    7388:	000000b4 	strheq	r0, [r0], -r4
    738c:	13005101 	movwne	r5, #257	; 0x101
    7390:	002e8901 	eoreq	r8, lr, r1, lsl #18
    7394:	02bd0100 	adcseq	r0, sp, #0	; 0x0
    7398:	005edc01 	subseq	sp, lr, r1, lsl #24
    739c:	005ef608 	subseq	pc, lr, r8, lsl #12
    73a0:	bc5d0108 	ldflte	f0, [sp], {8}
    73a4:	16000006 	strne	r0, [r0], -r6
    73a8:	00002dc5 	andeq	r2, r0, r5, asr #27
    73ac:	2402bc01 	strcs	fp, [r2], #-3073
    73b0:	01000003 	tsteq	r0, r3
    73b4:	0e261650 	mcreq	6, 1, r1, cr6, cr0, {2}
    73b8:	bc010000 	stclt	0, cr0, [r1], {0}
    73bc:	0000b402 	andeq	fp, r0, r2, lsl #8
    73c0:	00510100 	subseq	r0, r1, r0, lsl #2
    73c4:	2c780113 	ldfcse	f0, [r8], #-76
    73c8:	da010000 	ble	473d0 <__Stack_Size+0x46fd0>
    73cc:	5ef80102 	cdppl	1, 15, cr0, cr8, cr2, {0}
    73d0:	5f120800 	svcpl	0x00120800
    73d4:	5d010800 	stcpl	8, cr0, [r1]
    73d8:	000006f1 	strdeq	r0, [r0], -r1
    73dc:	002dc516 	eoreq	ip, sp, r6, lsl r5
    73e0:	02d90100 	sbcseq	r0, r9, #0	; 0x0
    73e4:	00000324 	andeq	r0, r0, r4, lsr #6
    73e8:	26165001 	ldrcs	r5, [r6], -r1
    73ec:	0100000e 	tsteq	r0, lr
    73f0:	00b402d9 	ldrsbteq	r0, [r4], r9
    73f4:	51010000 	tstpl	r1, r0
    73f8:	27011300 	strcs	r1, [r1, -r0, lsl #6]
    73fc:	0100002e 	tsteq	r0, lr, lsr #32
    7400:	140102f9 	strne	r0, [r1], #-761
    7404:	2a08005f 	bcs	207588 <__Stack_Size+0x207188>
    7408:	0108005f 	qaddeq	r0, pc, r8
    740c:	0007285d 	andeq	r2, r7, sp, asr r8
    7410:	2dc51600 	stclcs	6, cr1, [r5]
    7414:	f8010000 	undefined instruction 0xf8010000
    7418:	00032402 	andeq	r2, r3, r2, lsl #8
    741c:	18500100 	ldmdane	r0, {r8}^
    7420:	00002cb4 	strheq	r2, [r0], -r4
    7424:	4c02f801 	stcmi	8, cr15, [r2], {1}
    7428:	65000000 	strvs	r0, [r0]
    742c:	0000002b 	andeq	r0, r0, fp, lsr #32
    7430:	2e5c0113 	mrccs	1, 2, r0, cr12, cr3, {0}
    7434:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    7438:	5f2c0103 	svcpl	0x002c0103
    743c:	5f460800 	svcpl	0x00460800
    7440:	5d010800 	stcpl	8, cr0, [r1]
    7444:	0000075d 	andeq	r0, r0, sp, asr r7
    7448:	002dc516 	eoreq	ip, sp, r6, lsl r5
    744c:	030d0100 	movweq	r0, #53504	; 0xd100
    7450:	00000324 	andeq	r0, r0, r4, lsr #6
    7454:	26165001 	ldrcs	r5, [r6], -r1
    7458:	0100000e 	tsteq	r0, lr
    745c:	00b4030d 	adcseq	r0, r4, sp, lsl #6
    7460:	51010000 	tstpl	r1, r0
    7464:	a0011b00 	andge	r1, r1, r0, lsl #22
    7468:	0100002e 	tsteq	r0, lr, lsr #32
    746c:	89010336 	stmdbhi	r1, {r1, r2, r4, r5, r8, r9}
    7470:	48000000 	stmdami	r0, {}
    7474:	5408005f 	strpl	r0, [r8], #-95
    7478:	0108005f 	qaddeq	r0, pc, r8
    747c:	0007a45d 	andeq	sl, r7, sp, asr r4
    7480:	2dc51800 	stclcs	8, cr1, [r5]
    7484:	35010000 	strcc	r0, [r1]
    7488:	00032403 	andeq	r2, r3, r3, lsl #8
    748c:	002b7800 	eoreq	r7, fp, r0, lsl #16
    7490:	2d151600 	ldccs	6, cr1, [r5]
    7494:	35010000 	strcc	r0, [r1]
    7498:	00004c03 	andeq	r4, r0, r3, lsl #24
    749c:	19510100 	ldmdbne	r1, {r8}^
    74a0:	0000100c 	andeq	r1, r0, ip
    74a4:	89033701 	stmdbhi	r3, {r0, r8, r9, sl, ip, sp}
    74a8:	00000000 	andeq	r0, r0, r0
    74ac:	2e050113 	mcrcs	1, 0, r0, cr5, cr3, {0}
    74b0:	6a010000 	bvs	474b8 <__Stack_Size+0x470b8>
    74b4:	5f540103 	svcpl	0x00540103
    74b8:	5f5e0800 	svcpl	0x005e0800
    74bc:	5d010800 	stcpl	8, cr0, [r1]
    74c0:	000007db 	ldrdeq	r0, [r0], -fp
    74c4:	002dc516 	eoreq	ip, sp, r6, lsl r5
    74c8:	03690100 	cmneq	r9, #0	; 0x0
    74cc:	00000324 	andeq	r0, r0, r4, lsr #6
    74d0:	15185001 	ldrne	r5, [r8, #-1]
    74d4:	0100002d 	tsteq	r0, sp, lsr #32
    74d8:	004c0369 	subeq	r0, ip, r9, ror #6
    74dc:	2b8b0000 	blcs	fe2c74e4 <SCS_BASE+0x1e2b94e4>
    74e0:	1b000000 	blne	74e8 <__Stack_Size+0x70e8>
    74e4:	002e1501 	eoreq	r1, lr, r1, lsl #10
    74e8:	038b0100 	orreq	r0, fp, #0	; 0x0
    74ec:	00009401 	andeq	r9, r0, r1, lsl #8
    74f0:	005f6000 	subseq	r6, pc, r0
    74f4:	005faa08 	subseq	sl, pc, r8, lsl #20
    74f8:	525d0108 	subspl	r0, sp, #2	; 0x2
    74fc:	18000008 	stmdane	r0, {r3}
    7500:	00002dc5 	andeq	r2, r0, r5, asr #27
    7504:	24038a01 	strcs	r8, [r3], #-2561
    7508:	9e000003 	cdpls	0, 0, cr0, cr0, cr3, {0}
    750c:	1800002b 	stmdane	r0, {r0, r1, r3, r5}
    7510:	00002eb4 	strheq	r2, [r0], -r4
    7514:	4c038a01 	stcmi	10, cr8, [r3], {1}
    7518:	b1000000 	tstlt	r0, r0
    751c:	1500002b 	strne	r0, [r0, #-43]
    7520:	00002dfe 	strdeq	r2, [r0], -lr
    7524:	3a038c01 	bcc	ea530 <__Stack_Size+0xea130>
    7528:	01000000 	tsteq	r0, r0
    752c:	11281a52 	teqne	r8, r2, asr sl
    7530:	8c010000 	stchi	0, cr0, [r1], {0}
    7534:	00003a03 	andeq	r3, r0, r3, lsl #20
    7538:	002bda00 	eoreq	sp, fp, r0, lsl #20
    753c:	2f311a00 	svccs	0x00311a00
    7540:	8c010000 	stchi	0, cr0, [r1], {0}
    7544:	00003a03 	andeq	r3, r0, r3, lsl #20
    7548:	002bf800 	eoreq	pc, fp, r0, lsl #16
    754c:	100c1900 	andne	r1, ip, r0, lsl #18
    7550:	8d010000 	stchi	0, cr0, [r1]
    7554:	00009403 	andeq	r9, r0, r3, lsl #8
    7558:	01130000 	tsteq	r3, r0
    755c:	00002ccc 	andeq	r2, r0, ip, asr #25
    7560:	0103db01 	tsteq	r3, r1, lsl #22
    7564:	08005fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, ip, lr}
    7568:	08005fbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, lr}
    756c:	08a15d01 	stmiaeq	r1!, {r0, r8, sl, fp, ip, lr}
    7570:	c5160000 	ldrgt	r0, [r6]
    7574:	0100002d 	tsteq	r0, sp, lsr #32
    7578:	032403da 	teqeq	r4, #1744830467	; 0x68000003
    757c:	50010000 	andpl	r0, r1, r0
    7580:	002eb418 	eoreq	fp, lr, r8, lsl r4
    7584:	03da0100 	bicseq	r0, sl, #0	; 0x0
    7588:	0000004c 	andeq	r0, r0, ip, asr #32
    758c:	00002c0b 	andeq	r2, r0, fp, lsl #24
    7590:	002dfe19 	eoreq	pc, sp, r9, lsl lr
    7594:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    7598:	0000004c 	andeq	r0, r0, ip, asr #32
    759c:	00112819 	andseq	r2, r1, r9, lsl r8
    75a0:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    75a4:	0000004c 	andeq	r0, r0, ip, asr #32
    75a8:	14011c00 	strne	r1, [r1], #-3072
    75ac:	0100002c 	tsteq	r0, ip, lsr #32
    75b0:	5fbc018d 	svcpl	0x00bc018d
    75b4:	60580800 	subsvs	r0, r8, r0, lsl #16
    75b8:	2c1e0800 	ldccs	8, cr0, [lr], {0}
    75bc:	092a0000 	stmdbeq	sl!, {}
    75c0:	c5140000 	ldrgt	r0, [r4]
    75c4:	0100002d 	tsteq	r0, sp, lsr #32
    75c8:	0003248c 	andeq	r2, r3, ip, lsl #9
    75cc:	002c4900 	eoreq	r4, ip, r0, lsl #18
    75d0:	2ddf1400 	cfldrdcs	mvd1, [pc]
    75d4:	8c010000 	stchi	0, cr0, [r1], {0}
    75d8:	000002db 	ldrdeq	r0, [r0], -fp
    75dc:	00002c68 	andeq	r2, r0, r8, ror #24
    75e0:	000ebf1d 	andeq	fp, lr, sp, lsl pc
    75e4:	3a8e0100 	bcc	fe3879ec <SCS_BASE+0x1e3799ec>
    75e8:	86000000 	strhi	r0, [r0], -r0
    75ec:	1d00002c 	stcne	0, cr0, [r0, #-176]
    75f0:	00002cc3 	andeq	r2, r0, r3, asr #25
    75f4:	003a8e01 	eorseq	r8, sl, r1, lsl #28
    75f8:	2caf0000 	stccs	0, cr0, [pc]
    75fc:	e71e0000 	ldr	r0, [lr, -r0]
    7600:	0100002b 	tsteq	r0, fp, lsr #32
    7604:	00003a8f 	andeq	r3, r0, pc, lsl #21
    7608:	1f510100 	svcne	0x00510100
    760c:	00002e77 	andeq	r2, r0, r7, ror lr
    7610:	003a9001 	eorseq	r9, sl, r1
    7614:	661e0000 	ldrvs	r0, [lr], -r0
    7618:	0100002d 	tsteq	r0, sp, lsr #32
    761c:	00003a91 	muleq	r0, r1, sl
    7620:	1e540100 	rdfnes	f0, f4, f0
    7624:	00002d71 	andeq	r2, r0, r1, ror sp
    7628:	02ab9201 	adceq	r9, fp, #268435456	; 0x10000000
    762c:	91020000 	tstls	r2, r0
    7630:	0120005c 	qsubeq	r0, ip, r0
    7634:	00002d20 	andeq	r2, r0, r0, lsr #26
    7638:	58015b01 	stmdapl	r1, {r0, r8, r9, fp, ip, lr}
    763c:	ec080060 	stc	0, cr0, [r8], {96}
    7640:	c2080060 	andgt	r0, r8, #96	; 0x60
    7644:	1400002c 	strne	r0, [r0], #-44
    7648:	00002dc5 	andeq	r2, r0, r5, asr #27
    764c:	03245a01 	teqeq	r4, #4096	; 0x1000
    7650:	2ced0000 	stclcs	0, cr0, [sp]
    7654:	00000000 	andeq	r0, r0, r0
    7658:	00000095 	muleq	r0, r5, r0
    765c:	19660002 	stmdbne	r6!, {r1}^
    7660:	01040000 	tsteq	r4, r0
    7664:	00001a6e 	andeq	r1, r0, lr, ror #20
    7668:	080060ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sp, lr}
    766c:	0800615a 	stmdaeq	r0, {r1, r3, r4, r6, r8, sp, lr}
    7670:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    7674:	30316632 	eorscc	r6, r1, r2, lsr r6
    7678:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    767c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    7680:	6f632f63 	svcvs	0x00632f63
    7684:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    7688:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]
    768c:	6f726361 	svcvs	0x00726361
    7690:	4300732e 	movwmi	r7, #814	; 0x32e
    7694:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
    7698:	5c737265 	lfmpl	f7, 2, [r3], #-404
    769c:	74726f6d 	ldrbtvc	r6, [r2], #-3949
    76a0:	445c6e65 	ldrbmi	r6, [ip], #-3685
    76a4:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!
    76a8:	73746e65 	cmnvc	r4, #1616	; 0x650
    76ac:	646f4d5c 	strbtvs	r4, [pc], #3420	; 76b4 <__Stack_Size+0x72b4>
    76b0:	72616c75 	rsbvc	r6, r1, #29952	; 0x7500
    76b4:	626f7220 	rsbvs	r7, pc, #2	; 0x2
    76b8:	6369746f 	cmnvs	r9, #1862270976	; 0x6f000000
    76bc:	61545c73 	cmpvs	r4, r3, ror ip
    76c0:	5c316b73 	ldcpl	11, cr6, [r1], #-460
    76c4:	65656857 	strbvs	r6, [r5, #-2135]!
    76c8:	5264656c 	rsbpl	r6, r4, #452984832	; 0x1b000000
    76cc:	746f626f 	strbtvc	r6, [pc], #623	; 76d4 <__Stack_Size+0x72d4>
    76d0:	6f6d6552 	svcvs	0x006d6552
    76d4:	6f436574 	svcvs	0x00436574
    76d8:	6f72746e 	svcvs	0x0072746e
    76dc:	0031566c 	eorseq	r5, r1, ip, ror #12
    76e0:	20554e47 	subscs	r4, r5, r7, asr #28
    76e4:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    76e8:	2e38312e 	rsfcsep	f3, f0, #0.5
    76ec:	01003035 	tsteq	r0, r5, lsr r0
    76f0:	00010280 	andeq	r0, r1, r0, lsl #5
    76f4:	7a000200 	bvc	7efc <__Stack_Size+0x7afc>
    76f8:	04000019 	streq	r0, [r0], #-25
    76fc:	00000001 	andeq	r0, r0, r1
    7700:	2f850100 	svccs	0x00850100
    7704:	01c50000 	biceq	r0, r5, r0
    7708:	615c0000 	cmpvs	ip, r0
    770c:	61b00800 	lslsvs	r0, r0, #16
    7710:	1b120800 	blne	489718 <__Stack_Size+0x489318>
    7714:	04020000 	streq	r0, [r2]
    7718:	002fc905 	eoreq	ip, pc, r5, lsl #18
    771c:	05020200 	streq	r0, [r2, #-512]
    7720:	0000003f 	andeq	r0, r0, pc, lsr r0
    7724:	c0060102 	andgt	r0, r6, r2, lsl #2
    7728:	02000000 	andeq	r0, r0, #0	; 0x0
    772c:	30430704 	subcc	r0, r3, r4, lsl #14
    7730:	02020000 	andeq	r0, r2, #0	; 0x0
    7734:	00013a07 	andeq	r3, r1, r7, lsl #20
    7738:	08010200 	stmdaeq	r1, {r9}
    773c:	000000be 	strheq	r0, [r0], -lr
    7740:	04070403 	streq	r0, [r7], #-1027
    7744:	002f5a01 	eoreq	r5, pc, r1, lsl #20
    7748:	01920100 	orrseq	r0, r2, r0, lsl #2
    774c:	0800615c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sp, lr}
    7750:	080061b0 	stmdaeq	r0, {r4, r5, r7, r8, sp, lr}
    7754:	00002d0c 	andeq	r2, r0, ip, lsl #26
    7758:	00000086 	andeq	r0, r0, r6, lsl #1
    775c:	002fb705 	eoreq	fp, pc, r5, lsl #14
    7760:	86930100 	ldrhi	r0, [r3], r0, lsl #2
    7764:	06000000 	streq	r0, [r0], -r0
    7768:	00002f68 	andeq	r2, r0, r8, ror #30
    776c:	00869301 	addeq	r9, r6, r1, lsl #6
    7770:	2d2b0000 	stccs	0, cr0, [fp]
    7774:	07000000 	streq	r0, [r0, -r0]
    7778:	00003a04 	andeq	r3, r0, r4, lsl #20
    777c:	2f700800 	svccs	0x00700800
    7780:	19010000 	stmdbne	r1, {}
    7784:	0000003a 	andeq	r0, r0, sl, lsr r0
    7788:	53080101 	movwpl	r0, #33025	; 0x8101
    778c:	0100002f 	tsteq	r0, pc, lsr #32
    7790:	00003a1b 	andeq	r3, r0, fp, lsl sl
    7794:	08010100 	stmdaeq	r1, {r8}
    7798:	00002f7e 	andeq	r2, r0, lr, ror pc
    779c:	003a1d01 	eorseq	r1, sl, r1, lsl #26
    77a0:	01010000 	tsteq	r1, r0
    77a4:	002fbe08 	eoreq	fp, pc, r8, lsl #28
    77a8:	3a200100 	bcc	807bb0 <__Stack_Size+0x8077b0>
    77ac:	01000000 	tsteq	r0, r0
    77b0:	2f780801 	svccs	0x00780801
    77b4:	22010000 	andcs	r0, r1, #0	; 0x0
    77b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    77bc:	4b090101 	blmi	247bc8 <__Stack_Size+0x2477c8>
    77c0:	0100002f 	tsteq	r0, pc, lsr #32
    77c4:	0a010125 	beq	47c60 <__Stack_Size+0x47860>
    77c8:	000000e8 	andeq	r0, r0, r8, ror #1
    77cc:	000000e6 	andeq	r0, r0, r6, ror #1
    77d0:	00004f0b 	andeq	r4, r0, fp, lsl #30
    77d4:	0c004c00 	stceq	12, cr4, [r0], {0}
    77d8:	e6040701 	str	r0, [r4], -r1, lsl #14
    77dc:	0d000000 	stceq	0, cr0, [r0]
    77e0:	00002faa 	andeq	r2, r0, sl, lsr #31
    77e4:	01003901 	tsteq	r0, r1, lsl #18
    77e8:	05010000 	streq	r0, [r1]
    77ec:	00300003 	eorseq	r0, r0, r3
    77f0:	00d60e08 	sbcseq	r0, r6, r8, lsl #28
    77f4:	c1000000 	tstgt	r0, r0
    77f8:	02000000 	andeq	r0, r0, #0	; 0x0
    77fc:	001a2f00 	andseq	r2, sl, r0, lsl #30
    7800:	00010400 	andeq	r0, r1, r0, lsl #8
    7804:	01000000 	tsteq	r0, r0
    7808:	00003009 	andeq	r3, r0, r9
    780c:	00002fd2 	ldrdeq	r2, [r0], -r2
	...
    7818:	00001b70 	andeq	r1, r0, r0, ror fp
    781c:	48070402 	stmdami	r7, {r1, sl}
    7820:	02000030 	andeq	r0, r0, #48	; 0x30
    7824:	00c00601 	sbceq	r0, r0, r1, lsl #12
    7828:	01020000 	tsteq	r2, r0
    782c:	0000be08 	andeq	fp, r0, r8, lsl #28
    7830:	05020200 	streq	r0, [r2, #-512]
    7834:	0000003f 	andeq	r0, r0, pc, lsr r0
    7838:	3a070202 	bcc	1c8048 <__Stack_Size+0x1c7c48>
    783c:	03000001 	movweq	r0, #1	; 0x1
    7840:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    7844:	08020074 	stmdaeq	r2, {r2, r4, r5, r6}
    7848:	002fc405 	eoreq	ip, pc, r5, lsl #8
    784c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    7850:	0000303e 	andeq	r3, r0, lr, lsr r0
    7854:	c9050402 	stmdbgt	r5, {r1, sl}
    7858:	0400002f 	streq	r0, [r0], #-47
    785c:	04020704 	streq	r0, [r2], #-1796
    7860:	00304307 	eorseq	r4, r0, r7, lsl #6
    7864:	06010500 	streq	r0, [r1], -r0, lsl #10
    7868:	00006e04 	andeq	r6, r0, r4, lsl #28
    786c:	08010200 	stmdaeq	r1, {r9}
    7870:	000000c7 	andeq	r0, r0, r7, asr #1
    7874:	00306a07 	eorseq	r6, r0, r7, lsl #20
    7878:	06020100 	streq	r0, [r2], -r0, lsl #2
    787c:	0000009c 	muleq	r0, ip, r0
    7880:	00307908 	eorseq	r7, r0, r8, lsl #18
    7884:	5e080000 	cdppl	0, 0, cr0, cr8, cr0, {0}
    7888:	01000030 	tsteq	r0, r0, lsr r0
    788c:	00305508 	eorseq	r5, r0, r8, lsl #10
    7890:	09000200 	stmdbeq	r0, {r9}
    7894:	00307e01 	eorseq	r7, r0, r1, lsl #28
    7898:	01400100 	cmpeq	r0, r0, lsl #2
    789c:	00000048 	andeq	r0, r0, r8, asr #32
	...
    78a8:	00002d3e 	andeq	r2, r0, lr, lsr sp
    78ac:	006e660a 	rsbeq	r6, lr, sl, lsl #12
    78b0:	00703d01 	rsbseq	r3, r0, r1, lsl #26
    78b4:	2d690000 	stclcs	0, cr0, [r9]
    78b8:	00000000 	andeq	r0, r0, r0
    78bc:	00000936 	andeq	r0, r0, r6, lsr r9
    78c0:	1ab00002 	bne	fec078d0 <SCS_BASE+0x1ebf98d0>
    78c4:	01040000 	tsteq	r4, r0
    78c8:	00000000 	andeq	r0, r0, r0
    78cc:	00309101 	eorseq	r9, r0, r1, lsl #2
    78d0:	002fd200 	eoreq	sp, pc, r0, lsl #4
	...
    78dc:	001be400 	andseq	lr, fp, r0, lsl #8
    78e0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    78e4:	00003048 	andeq	r3, r0, r8, asr #32
    78e8:	c0060102 	andgt	r0, r6, r2, lsl #2
    78ec:	02000000 	andeq	r0, r0, #0	; 0x0
    78f0:	00be0801 	adcseq	r0, lr, r1, lsl #16
    78f4:	02020000 	andeq	r0, r2, #0	; 0x0
    78f8:	00003f05 	andeq	r3, r0, r5, lsl #30
    78fc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    7900:	0000013a 	andeq	r0, r0, sl, lsr r1
    7904:	69050403 	stmdbvs	r5, {r0, r1, sl}
    7908:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    790c:	2fc40508 	svccs	0x00c40508
    7910:	08020000 	stmdaeq	r2, {}
    7914:	00303e07 	eorseq	r3, r0, r7, lsl #28
    7918:	32a00400 	adccc	r0, r0, #0	; 0x0
    791c:	07020000 	streq	r0, [r2, -r0]
    7920:	00000048 	andeq	r0, r0, r8, asr #32
    7924:	c9050402 	stmdbgt	r5, {r1, sl}
    7928:	0400002f 	streq	r0, [r0], #-47
    792c:	0000334f 	andeq	r3, r0, pc, asr #6
    7930:	00682c03 	rsbeq	r2, r8, r3, lsl #24
    7934:	48050000 	stmdami	r5, {}
    7938:	04000032 	streq	r0, [r0], #-50
    793c:	00250163 	eoreq	r0, r5, r3, ror #2
    7940:	04060000 	streq	r0, [r6]
    7944:	00a54703 	adceq	r4, r5, r3, lsl #14
    7948:	42070000 	andmi	r0, r7, #0	; 0x0
    794c:	03000032 	movweq	r0, #50	; 0x32
    7950:	00007a48 	andeq	r7, r0, r8, asr #20
    7954:	31f40700 	mvnscc	r0, r0, lsl #14
    7958:	49030000 	stmdbmi	r3, {}
    795c:	000000a5 	andeq	r0, r0, r5, lsr #1
    7960:	00330800 	eorseq	r0, r3, r0, lsl #16
    7964:	00b50000 	adcseq	r0, r5, r0
    7968:	b5090000 	strlt	r0, [r9]
    796c:	03000000 	movweq	r0, #0	; 0x0
    7970:	07040a00 	streq	r0, [r4, -r0, lsl #20]
    7974:	4403080b 	strmi	r0, [r3], #-2059
    7978:	000000dd 	ldrdeq	r0, [r0], -sp
    797c:	0033390c 	eorseq	r3, r3, ip, lsl #18
    7980:	48450300 	stmdami	r5, {r8, r9}^
    7984:	02000000 	andeq	r0, r0, #0	; 0x0
    7988:	410c0023 	tstmi	ip, r3, lsr #32
    798c:	03000033 	movweq	r0, #51	; 0x33
    7990:	0000864a 	andeq	r8, r0, sl, asr #12
    7994:	04230200 	strteq	r0, [r3], #-512
    7998:	32d50400 	sbcscc	r0, r5, #0	; 0x0
    799c:	4b030000 	blmi	c79a4 <__Stack_Size+0xc75a4>
    79a0:	000000b8 	strheq	r0, [r0], -r8
    79a4:	0031c604 	eorseq	ip, r1, r4, lsl #12
    79a8:	5d4f0300 	stclpl	3, cr0, [pc]
    79ac:	0d000000 	stceq	0, cr0, [r0]
    79b0:	33820404 	orrcc	r0, r2, #67108864	; 0x4000000
    79b4:	15050000 	strne	r0, [r5]
    79b8:	00000100 	andeq	r0, r0, r0, lsl #2
    79bc:	43070402 	movwmi	r0, #29698	; 0x7402
    79c0:	0e000030 	mcreq	0, 0, r0, cr0, cr0, {1}
    79c4:	000031d7 	ldrdeq	r3, [r0], -r7
    79c8:	662d0518 	undefined
    79cc:	0c000001 	stceq	0, cr0, [r0], {1}
    79d0:	000032ed 	andeq	r3, r0, sp, ror #5
    79d4:	01662e05 	cmneq	r6, r5, lsl #28
    79d8:	23020000 	movwcs	r0, #8192	; 0x2000
    79dc:	6b5f0f00 	blvs	17cb5e4 <__Stack_Size+0x17cb1e4>
    79e0:	482f0500 	stmdami	pc!, {r8, sl}
    79e4:	02000000 	andeq	r0, r0, #0	; 0x0
    79e8:	240c0423 	strcs	r0, [ip], #-1059
    79ec:	05000033 	streq	r0, [r0, #-51]
    79f0:	0000482f 	andeq	r4, r0, pc, lsr #16
    79f4:	08230200 	stmdaeq	r3!, {r9}
    79f8:	0031c00c 	eorseq	ip, r1, ip
    79fc:	482f0500 	stmdami	pc!, {r8, sl}
    7a00:	02000000 	andeq	r0, r0, #0	; 0x0
    7a04:	ce0c0c23 	cdpgt	12, 0, cr0, cr12, cr3, {1}
    7a08:	05000033 	streq	r0, [r0, #-51]
    7a0c:	0000482f 	andeq	r4, r0, pc, lsr #16
    7a10:	10230200 	eorne	r0, r3, r0, lsl #4
    7a14:	00785f0f 	rsbseq	r5, r8, pc, lsl #30
    7a18:	016c3005 	cmneq	ip, r5
    7a1c:	23020000 	movwcs	r0, #8192	; 0x2000
    7a20:	04100014 	ldreq	r0, [r0], #-20
    7a24:	00000107 	andeq	r0, r0, r7, lsl #2
    7a28:	0000f508 	andeq	pc, r0, r8, lsl #10
    7a2c:	00017c00 	andeq	r7, r1, r0, lsl #24
    7a30:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7a34:	00000000 	andeq	r0, r0, r0
    7a38:	0031ef0e 	eorseq	lr, r1, lr, lsl #30
    7a3c:	35052400 	strcc	r2, [r5, #-1024]
    7a40:	00000207 	andeq	r0, r0, r7, lsl #4
    7a44:	0031230c 	eorseq	r2, r1, ip, lsl #6
    7a48:	48360500 	ldmdami	r6!, {r8, sl}
    7a4c:	02000000 	andeq	r0, r0, #0	; 0x0
    7a50:	5e0c0023 	cdppl	0, 0, cr0, cr12, cr3, {1}
    7a54:	05000033 	streq	r0, [r0, #-51]
    7a58:	00004837 	andeq	r4, r0, r7, lsr r8
    7a5c:	04230200 	strteq	r0, [r3], #-512
    7a60:	0031380c 	eorseq	r3, r1, ip, lsl #16
    7a64:	48380500 	ldmdami	r8!, {r8, sl}
    7a68:	02000000 	andeq	r0, r0, #0	; 0x0
    7a6c:	470c0823 	strmi	r0, [ip, -r3, lsr #16]
    7a70:	05000034 	streq	r0, [r0, #-52]
    7a74:	00004839 	andeq	r4, r0, r9, lsr r8
    7a78:	0c230200 	sfmeq	f0, 4, [r3]
    7a7c:	0032730c 	eorseq	r7, r2, ip, lsl #6
    7a80:	483a0500 	ldmdami	sl!, {r8, sl}
    7a84:	02000000 	andeq	r0, r0, #0	; 0x0
    7a88:	620c1023 	andvs	r1, ip, #35	; 0x23
    7a8c:	05000032 	streq	r0, [r0, #-50]
    7a90:	0000483b 	andeq	r4, r0, fp, lsr r8
    7a94:	14230200 	strtne	r0, [r3], #-512
    7a98:	0033d30c 	eorseq	sp, r3, ip, lsl #6
    7a9c:	483c0500 	ldmdami	ip!, {r8, sl}
    7aa0:	02000000 	andeq	r0, r0, #0	; 0x0
    7aa4:	b70c1823 	strlt	r1, [ip, -r3, lsr #16]
    7aa8:	05000032 	streq	r0, [r0, #-50]
    7aac:	0000483d 	andeq	r4, r0, sp, lsr r8
    7ab0:	1c230200 	sfmne	f0, 4, [r3]
    7ab4:	00340e0c 	eorseq	r0, r4, ip, lsl #28
    7ab8:	483e0500 	ldmdami	lr!, {r8, sl}
    7abc:	02000000 	andeq	r0, r0, #0	; 0x0
    7ac0:	11002023 	tstne	r0, r3, lsr #32
    7ac4:	00003147 	andeq	r3, r0, r7, asr #2
    7ac8:	47050108 	strmi	r0, [r5, -r8, lsl #2]
    7acc:	00000250 	andeq	r0, r0, r0, asr r2
    7ad0:	0031b30c 	eorseq	fp, r1, ip, lsl #6
    7ad4:	50480500 	subpl	r0, r8, r0, lsl #10
    7ad8:	02000002 	andeq	r0, r0, #2	; 0x2
    7adc:	850c0023 	strhi	r0, [ip, #-35]
    7ae0:	05000030 	streq	r0, [r0, #-48]
    7ae4:	00025049 	andeq	r5, r2, r9, asr #32
    7ae8:	80230300 	eorhi	r0, r3, r0, lsl #6
    7aec:	33740c01 	cmncc	r4, #256	; 0x100
    7af0:	4b050000 	blmi	147af8 <__Stack_Size+0x1476f8>
    7af4:	000000f5 	strdeq	r0, [r0], -r5
    7af8:	02802303 	addeq	r2, r0, #201326592	; 0xc000000
    7afc:	00316c0c 	eorseq	r6, r1, ip, lsl #24
    7b00:	f54e0500 	undefined instruction 0xf54e0500
    7b04:	03000000 	movweq	r0, #0	; 0x0
    7b08:	00028423 	andeq	r8, r2, r3, lsr #8
    7b0c:	0000f308 	andeq	pc, r0, r8, lsl #6
    7b10:	00026000 	andeq	r6, r2, r0
    7b14:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7b18:	001f0000 	andseq	r0, pc, r0
    7b1c:	00307d11 	eorseq	r7, r0, r1, lsl sp
    7b20:	05019000 	streq	r9, [r1]
    7b24:	0002a759 	andeq	sl, r2, r9, asr r7
    7b28:	32ed0c00 	rsccc	r0, sp, #0	; 0x0
    7b2c:	5a050000 	bpl	147b34 <__Stack_Size+0x147734>
    7b30:	000002a7 	andeq	r0, r0, r7, lsr #5
    7b34:	0c002302 	stceq	3, cr2, [r0], {2}
    7b38:	00003305 	andeq	r3, r0, r5, lsl #6
    7b3c:	00485b05 	subeq	r5, r8, r5, lsl #22
    7b40:	23020000 	movwcs	r0, #8192	; 0x2000
    7b44:	31bb0c04 	undefined instruction 0x31bb0c04
    7b48:	5d050000 	stcpl	0, cr0, [r5]
    7b4c:	000002ad 	andeq	r0, r0, sp, lsr #5
    7b50:	0c082302 	stceq	3, cr2, [r8], {2}
    7b54:	00003147 	andeq	r3, r0, r7, asr #2
    7b58:	02075e05 	andeq	r5, r7, #80	; 0x50
    7b5c:	23030000 	movwcs	r0, #12288	; 0x3000
    7b60:	10000188 	andne	r0, r0, r8, lsl #3
    7b64:	00026004 	andeq	r6, r2, r4
    7b68:	02bf0800 	adcseq	r0, pc, #0	; 0x0
    7b6c:	02bd0000 	adcseq	r0, sp, #0	; 0x0
    7b70:	b5090000 	strlt	r0, [r9]
    7b74:	1f000000 	svcne	0x00000000
    7b78:	10011200 	andne	r1, r1, r0, lsl #4
    7b7c:	0002bd04 	andeq	fp, r2, r4, lsl #26
    7b80:	32c10e00 	sbccc	r0, r1, #0	; 0x0
    7b84:	05080000 	streq	r0, [r8]
    7b88:	0002ee69 	andeq	lr, r2, r9, ror #28
    7b8c:	31320c00 	teqcc	r2, r0, lsl #24
    7b90:	6a050000 	bvs	147b98 <__Stack_Size+0x147798>
    7b94:	000002ee 	andeq	r0, r0, lr, ror #5
    7b98:	0c002302 	stceq	3, cr2, [r0], {2}
    7b9c:	000030c4 	andeq	r3, r0, r4, asr #1
    7ba0:	00486b05 	subeq	r6, r8, r5, lsl #22
    7ba4:	23020000 	movwcs	r0, #8192	; 0x2000
    7ba8:	04100004 	ldreq	r0, [r0], #-4
    7bac:	00000033 	andeq	r0, r0, r3, lsr r0
    7bb0:	0032e00e 	eorseq	lr, r2, lr
    7bb4:	a9055c00 	stmdbge	r5, {sl, fp, ip, lr}
    7bb8:	00000432 	andeq	r0, r0, r2, lsr r4
    7bbc:	00705f0f 	rsbseq	r5, r0, pc, lsl #30
    7bc0:	02eeaa05 	rsceq	sl, lr, #20480	; 0x5000
    7bc4:	23020000 	movwcs	r0, #8192	; 0x2000
    7bc8:	725f0f00 	subsvc	r0, pc, #0	; 0x0
    7bcc:	48ab0500 	stmiami	fp!, {r8, sl}
    7bd0:	02000000 	andeq	r0, r0, #0	; 0x0
    7bd4:	5f0f0423 	svcpl	0x000f0423
    7bd8:	ac050077 	stcge	0, cr0, [r5], {119}
    7bdc:	00000048 	andeq	r0, r0, r8, asr #32
    7be0:	0c082302 	stceq	3, cr2, [r8], {2}
    7be4:	00003165 	andeq	r3, r0, r5, ror #2
    7be8:	003aad05 	eorseq	sl, sl, r5, lsl #26
    7bec:	23020000 	movwcs	r0, #8192	; 0x2000
    7bf0:	320b0c0c 	andcc	r0, fp, #3072	; 0xc00
    7bf4:	ae050000 	cdpge	0, 0, cr0, cr5, cr0, {0}
    7bf8:	0000003a 	andeq	r0, r0, sl, lsr r0
    7bfc:	0f0e2302 	svceq	0x000e2302
    7c00:	0066625f 	rsbeq	r6, r6, pc, asr r2
    7c04:	02c5af05 	sbceq	sl, r5, #20	; 0x14
    7c08:	23020000 	movwcs	r0, #8192	; 0x2000
    7c0c:	30fd0c10 	rscscc	r0, sp, r0, lsl ip
    7c10:	b0050000 	andlt	r0, r5, r0
    7c14:	00000048 	andeq	r0, r0, r8, asr #32
    7c18:	0c182302 	ldceq	3, cr2, [r8], {2}
    7c1c:	00003155 	andeq	r3, r0, r5, asr r1
    7c20:	00f3b705 	rscseq	fp, r3, r5, lsl #14
    7c24:	23020000 	movwcs	r0, #8192	; 0x2000
    7c28:	31df0c1c 	bicscc	r0, pc, ip, lsl ip
    7c2c:	b9050000 	stmdblt	r5, {}
    7c30:	000005c1 	andeq	r0, r0, r1, asr #11
    7c34:	0c202302 	stceq	3, cr2, [r0], #-8
    7c38:	0000325b 	andeq	r3, r0, fp, asr r2
    7c3c:	05f1bb05 	ldrbeq	fp, [r1, #2821]!
    7c40:	23020000 	movwcs	r0, #8192	; 0x2000
    7c44:	33490c24 	movtcc	r0, #39972	; 0x9c24
    7c48:	bd050000 	stclt	0, cr0, [r5]
    7c4c:	00000616 	andeq	r0, r0, r6, lsl r6
    7c50:	0c282302 	stceq	3, cr2, [r8], #-8
    7c54:	00003428 	andeq	r3, r0, r8, lsr #8
    7c58:	0631be05 	ldrteq	fp, [r1], -r5, lsl #28
    7c5c:	23020000 	movwcs	r0, #8192	; 0x2000
    7c60:	755f0f2c 	ldrbvc	r0, [pc, #-3884]	; 6d3c <__Stack_Size+0x693c>
    7c64:	c1050062 	tstgt	r5, r2, rrx
    7c68:	000002c5 	andeq	r0, r0, r5, asr #5
    7c6c:	0f302302 	svceq	0x00302302
    7c70:	0070755f 	rsbseq	r7, r0, pc, asr r5
    7c74:	02eec205 	rsceq	ip, lr, #1342177280	; 0x50000000
    7c78:	23020000 	movwcs	r0, #8192	; 0x2000
    7c7c:	755f0f38 	ldrbvc	r0, [pc, #-3896]	; 6d4c <__Stack_Size+0x694c>
    7c80:	c3050072 	movwgt	r0, #20594	; 0x5072
    7c84:	00000048 	andeq	r0, r0, r8, asr #32
    7c88:	0c3c2302 	ldceq	3, cr2, [ip], #-8
    7c8c:	0000312c 	andeq	r3, r0, ip, lsr #2
    7c90:	0637c605 	ldrteq	ip, [r7], -r5, lsl #12
    7c94:	23020000 	movwcs	r0, #8192	; 0x2000
    7c98:	34000c40 	strcc	r0, [r0], #-3136
    7c9c:	c7050000 	strgt	r0, [r5, -r0]
    7ca0:	00000647 	andeq	r0, r0, r7, asr #12
    7ca4:	0f432302 	svceq	0x00432302
    7ca8:	00626c5f 	rsbeq	r6, r2, pc, asr ip
    7cac:	02c5ca05 	sbceq	ip, r5, #20480	; 0x5000
    7cb0:	23020000 	movwcs	r0, #8192	; 0x2000
    7cb4:	317b0c44 	cmncc	fp, r4, asr #24
    7cb8:	cd050000 	stcgt	0, cr0, [r5]
    7cbc:	00000048 	andeq	r0, r0, r8, asr #32
    7cc0:	0c4c2302 	mcrreq	3, 0, r2, ip, cr2
    7cc4:	0000318c 	andeq	r3, r0, ip, lsl #3
    7cc8:	0048ce05 	subeq	ip, r8, r5, lsl #28
    7ccc:	23020000 	movwcs	r0, #8192	; 0x2000
    7cd0:	34570c50 	ldrbcc	r0, [r7], #-3152
    7cd4:	d1050000 	tstle	r5, r0
    7cd8:	00000451 	andeq	r0, r0, r1, asr r4
    7cdc:	0c542302 	mrrceq	3, 0, r2, r4, cr2
    7ce0:	0000324f 	andeq	r3, r0, pc, asr #4
    7ce4:	00e8d505 	rsceq	sp, r8, r5, lsl #10
    7ce8:	23020000 	movwcs	r0, #8192	; 0x2000
    7cec:	01130058 	tsteq	r3, r8, asr r0
    7cf0:	00000048 	andeq	r0, r0, r8, asr #32
    7cf4:	00000451 	andeq	r0, r0, r1, asr r4
    7cf8:	00045114 	andeq	r5, r4, r4, lsl r1
    7cfc:	00f31400 	rscseq	r1, r3, r0, lsl #8
    7d00:	b4140000 	ldrlt	r0, [r4]
    7d04:	14000005 	strne	r0, [r0], #-5
    7d08:	00000048 	andeq	r0, r0, r8, asr #32
    7d0c:	57041000 	strpl	r1, [r4, -r0]
    7d10:	11000004 	tstne	r0, r4
    7d14:	0000332c 	andeq	r3, r0, ip, lsr #6
    7d18:	25050400 	strcs	r0, [r5, #-1024]
    7d1c:	000005b4 	strheq	r0, [r0], -r4
    7d20:	00335715 	eorseq	r5, r3, r5, lsl r7
    7d24:	02410500 	subeq	r0, r1, #0	; 0x0
    7d28:	00000048 	andeq	r0, r0, r8, asr #32
    7d2c:	15002302 	strne	r2, [r0, #-770]
    7d30:	00003174 	andeq	r3, r0, r4, ror r1
    7d34:	a4024605 	strge	r4, [r2], #-1541
    7d38:	02000006 	andeq	r0, r0, #6	; 0x6
    7d3c:	fb150423 	blx	548dd2 <__Stack_Size+0x5489d2>
    7d40:	05000031 	streq	r0, [r0, #-49]
    7d44:	06a40246 	strteq	r0, [r4], r6, asr #4
    7d48:	23020000 	movwcs	r0, #8192	; 0x2000
    7d4c:	31cf1508 	biccc	r1, pc, r8, lsl #10
    7d50:	46050000 	strmi	r0, [r5], -r0
    7d54:	0006a402 	andeq	sl, r6, r2, lsl #8
    7d58:	0c230200 	sfmeq	f0, 4, [r3]
    7d5c:	00330015 	eorseq	r0, r3, r5, lsl r0
    7d60:	02480500 	subeq	r0, r8, #0	; 0x0
    7d64:	00000048 	andeq	r0, r0, r8, asr #32
    7d68:	15102302 	ldrne	r2, [r0, #-770]
    7d6c:	000030d2 	ldrdeq	r3, [r0], -r2
    7d70:	af024905 	svcge	0x00024905
    7d74:	02000008 	andeq	r0, r0, #8	; 0x8
    7d78:	aa151423 	bge	54ce0c <__Stack_Size+0x54ca0c>
    7d7c:	05000033 	streq	r0, [r0, #-51]
    7d80:	0048024b 	subeq	r0, r8, fp, asr #4
    7d84:	23020000 	movwcs	r0, #8192	; 0x2000
    7d88:	330a1530 	movwcc	r1, #42288	; 0xa530
    7d8c:	4c050000 	stcmi	0, cr0, [r5], {0}
    7d90:	0005e602 	andeq	lr, r5, r2, lsl #12
    7d94:	34230200 	strtcc	r0, [r3], #-512
    7d98:	00327c15 	eorseq	r7, r2, r5, lsl ip
    7d9c:	024e0500 	subeq	r0, lr, #0	; 0x0
    7da0:	00000048 	andeq	r0, r0, r8, asr #32
    7da4:	15382302 	ldrne	r2, [r8, #-770]!
    7da8:	0000331a 	andeq	r3, r0, sl, lsl r3
    7dac:	cb025005 	blgt	9bdc8 <__Stack_Size+0x9b9c8>
    7db0:	02000008 	andeq	r0, r0, #8	; 0x8
    7db4:	3a153c23 	bcc	556e48 <__Stack_Size+0x556a48>
    7db8:	05000032 	streq	r0, [r0, #-50]
    7dbc:	01660253 	cmneq	r6, r3, asr r2
    7dc0:	23020000 	movwcs	r0, #8192	; 0x2000
    7dc4:	31e51540 	mvncc	r1, r0, asr #10
    7dc8:	54050000 	strpl	r0, [r5]
    7dcc:	00004802 	andeq	r4, r0, r2, lsl #16
    7dd0:	44230200 	strtmi	r0, [r3], #-512
    7dd4:	00344215 	eorseq	r4, r4, r5, lsl r2
    7dd8:	02550500 	subseq	r0, r5, #0	; 0x0
    7ddc:	00000166 	andeq	r0, r0, r6, ror #2
    7de0:	15482302 	strbne	r2, [r8, #-770]
    7de4:	00003296 	muleq	r0, r6, r2
    7de8:	d1025605 	tstle	r2, r5, lsl #12
    7dec:	02000008 	andeq	r0, r0, #8	; 0x8
    7df0:	03154c23 	tsteq	r5, #8960	; 0x2300
    7df4:	05000032 	streq	r0, [r0, #-50]
    7df8:	00480259 	subeq	r0, r8, r9, asr r2
    7dfc:	23020000 	movwcs	r0, #8192	; 0x2000
    7e00:	31841550 	orrcc	r1, r4, r0, asr r5
    7e04:	5a050000 	bpl	147e0c <__Stack_Size+0x147a0c>
    7e08:	0005b402 	andeq	fp, r5, r2, lsl #8
    7e0c:	54230200 	strtpl	r0, [r3], #-512
    7e10:	0032b215 	eorseq	fp, r2, r5, lsl r2
    7e14:	027c0500 	rsbseq	r0, ip, #0	; 0x0
    7e18:	0000088d 	andeq	r0, r0, sp, lsl #17
    7e1c:	15582302 	ldrbne	r2, [r8, #-770]
    7e20:	0000307d 	andeq	r3, r0, sp, ror r0
    7e24:	a7027f05 	strge	r7, [r2, -r5, lsl #30]
    7e28:	03000002 	movweq	r0, #2	; 0x2
    7e2c:	1502c823 	strne	ip, [r2, #-2083]
    7e30:	00003218 	andeq	r3, r0, r8, lsl r2
    7e34:	60028005 	andvs	r8, r2, r5
    7e38:	03000002 	movweq	r0, #2	; 0x2
    7e3c:	1502cc23 	strne	ip, [r2, #-3107]
    7e40:	000033f6 	strdeq	r3, [r0], -r6
    7e44:	e3028305 	movw	r8, #8965	; 0x2305
    7e48:	03000008 	movweq	r0, #8	; 0x8
    7e4c:	1505dc23 	strne	sp, [r5, #-3107]
    7e50:	0000315d 	andeq	r3, r0, sp, asr r1
    7e54:	63028805 	movwvs	r8, #10245	; 0x2805
    7e58:	03000006 	movweq	r0, #6	; 0x6
    7e5c:	1505e023 	strne	lr, [r5, #-35]
    7e60:	00003142 	andeq	r3, r0, r2, asr #2
    7e64:	ef028905 	svc	0x00028905
    7e68:	03000008 	movweq	r0, #8	; 0x8
    7e6c:	0005ec23 	andeq	lr, r5, r3, lsr #24
    7e70:	05ba0410 	ldreq	r0, [sl, #1040]!
    7e74:	01020000 	tsteq	r2, r0
    7e78:	0000c708 	andeq	ip, r0, r8, lsl #14
    7e7c:	32041000 	andcc	r1, r4, #0	; 0x0
    7e80:	13000004 	movwne	r0, #4	; 0x4
    7e84:	00004801 	andeq	r4, r0, r1, lsl #16
    7e88:	0005e600 	andeq	lr, r5, r0, lsl #12
    7e8c:	04511400 	ldrbeq	r1, [r1], #-1024
    7e90:	f3140000 	vhadd.u16	d0, d4, d0
    7e94:	14000000 	strne	r0, [r0]
    7e98:	000005e6 	andeq	r0, r0, r6, ror #11
    7e9c:	00004814 	andeq	r4, r0, r4, lsl r8
    7ea0:	04100000 	ldreq	r0, [r0]
    7ea4:	000005ec 	andeq	r0, r0, ip, ror #11
    7ea8:	0005ba16 	andeq	fp, r5, r6, lsl sl
    7eac:	c7041000 	strgt	r1, [r4, -r0]
    7eb0:	13000005 	movwne	r0, #5	; 0x5
    7eb4:	00006f01 	andeq	r6, r0, r1, lsl #30
    7eb8:	00061600 	andeq	r1, r6, r0, lsl #12
    7ebc:	04511400 	ldrbeq	r1, [r1], #-1024
    7ec0:	f3140000 	vhadd.u16	d0, d4, d0
    7ec4:	14000000 	strne	r0, [r0]
    7ec8:	0000006f 	andeq	r0, r0, pc, rrx
    7ecc:	00004814 	andeq	r4, r0, r4, lsl r8
    7ed0:	04100000 	ldreq	r0, [r0]
    7ed4:	000005f7 	strdeq	r0, [r0], -r7
    7ed8:	00480113 	subeq	r0, r8, r3, lsl r1
    7edc:	06310000 	ldrteq	r0, [r1], -r0
    7ee0:	51140000 	tstpl	r4, r0
    7ee4:	14000004 	strne	r0, [r0], #-4
    7ee8:	000000f3 	strdeq	r0, [r0], -r3
    7eec:	1c041000 	stcne	0, cr1, [r4], {0}
    7ef0:	08000006 	stmdaeq	r0, {r1, r2}
    7ef4:	00000033 	andeq	r0, r0, r3, lsr r0
    7ef8:	00000647 	andeq	r0, r0, r7, asr #12
    7efc:	0000b509 	andeq	fp, r0, r9, lsl #10
    7f00:	08000200 	stmdaeq	r0, {r9}
    7f04:	00000033 	andeq	r0, r0, r3, lsr r0
    7f08:	00000657 	andeq	r0, r0, r7, asr r6
    7f0c:	0000b509 	andeq	fp, r0, r9, lsl #10
    7f10:	05000000 	streq	r0, [r0]
    7f14:	000032ce 	andeq	r3, r0, lr, asr #5
    7f18:	f4010e05 	undefined instruction 0xf4010e05
    7f1c:	17000002 	strne	r0, [r0, -r2]
    7f20:	000033dd 	ldrdeq	r3, [r0], -sp
    7f24:	0113050c 	tsteq	r3, ip, lsl #10
    7f28:	0000069e 	muleq	r0, lr, r6
    7f2c:	0032ed15 	eorseq	lr, r2, r5, lsl sp
    7f30:	01140500 	tsteq	r4, r0, lsl #10
    7f34:	0000069e 	muleq	r0, lr, r6
    7f38:	15002302 	strne	r2, [r0, #-770]
    7f3c:	00003211 	andeq	r3, r0, r1, lsl r2
    7f40:	48011505 	stmdami	r1, {r0, r2, r8, sl, ip}
    7f44:	02000000 	andeq	r0, r0, #0	; 0x0
    7f48:	c8150423 	ldmdagt	r5, {r0, r1, r5, sl}
    7f4c:	05000032 	streq	r0, [r0, #-50]
    7f50:	06a40116 	ssateq	r0, #5, r6, lsl #2
    7f54:	23020000 	movwcs	r0, #8192	; 0x2000
    7f58:	04100008 	ldreq	r0, [r0], #-8
    7f5c:	00000663 	andeq	r0, r0, r3, ror #12
    7f60:	06570410 	undefined
    7f64:	ca170000 	bgt	5c7f6c <__Stack_Size+0x5c7b6c>
    7f68:	0e000030 	mcreq	0, 0, r0, cr0, cr0, {1}
    7f6c:	e5012e05 	str	r2, [r1, #-3589]
    7f70:	15000006 	strne	r0, [r0, #-6]
    7f74:	00003333 	andeq	r3, r0, r3, lsr r3
    7f78:	e5012f05 	str	r2, [r1, #-3845]
    7f7c:	02000006 	andeq	r0, r0, #6	; 0x6
    7f80:	55150023 	ldrpl	r0, [r5, #-35]
    7f84:	05000032 	streq	r0, [r0, #-50]
    7f88:	06e50130 	undefined
    7f8c:	23020000 	movwcs	r0, #8192	; 0x2000
    7f90:	337d1506 	cmncc	sp, #25165824	; 0x1800000
    7f94:	31050000 	tstcc	r5, r0
    7f98:	00004101 	andeq	r4, r0, r1, lsl #2
    7f9c:	0c230200 	sfmeq	f0, 4, [r3]
    7fa0:	00410800 	subeq	r0, r1, r0, lsl #16
    7fa4:	06f50000 	ldrbteq	r0, [r5], r0
    7fa8:	b5090000 	strlt	r0, [r9]
    7fac:	02000000 	andeq	r0, r0, #0	; 0x0
    7fb0:	05d01800 	ldrbeq	r1, [r0, #2048]
    7fb4:	0815025f 	ldmdaeq	r5, {r0, r1, r2, r3, r4, r6, r9}
    7fb8:	c1150000 	tstgt	r5, r0
    7fbc:	05000033 	streq	r0, [r0, #-51]
    7fc0:	00250260 	eoreq	r0, r5, r0, ror #4
    7fc4:	23020000 	movwcs	r0, #8192	; 0x2000
    7fc8:	33671500 	cmncc	r7, #0	; 0x0
    7fcc:	61050000 	tstvs	r5, r0
    7fd0:	0005b402 	andeq	fp, r5, r2, lsl #8
    7fd4:	04230200 	strteq	r0, [r3], #-512
    7fd8:	00322d15 	eorseq	r2, r2, r5, lsl sp
    7fdc:	02620500 	rsbeq	r0, r2, #0	; 0x0
    7fe0:	00000815 	andeq	r0, r0, r5, lsl r8
    7fe4:	15082302 	strne	r2, [r8, #-770]
    7fe8:	00003419 	andeq	r3, r0, r9, lsl r4
    7fec:	7c026305 	stcvc	3, cr6, [r2], {5}
    7ff0:	02000001 	andeq	r0, r0, #1	; 0x1
    7ff4:	87152423 	ldrhi	r2, [r5, -r3, lsr #8]
    7ff8:	05000032 	streq	r0, [r0, #-50]
    7ffc:	00480264 	subeq	r0, r8, r4, ror #4
    8000:	23020000 	movwcs	r0, #8192	; 0x2000
    8004:	32e81548 	rsccc	r1, r8, #301989888	; 0x12000000
    8008:	65050000 	strvs	r0, [r5]
    800c:	00005602 	andeq	r5, r0, r2, lsl #12
    8010:	50230200 	eorpl	r0, r3, r0, lsl #4
    8014:	00342f15 	eorseq	r2, r4, r5, lsl pc
    8018:	02660500 	rsbeq	r0, r6, #0	; 0x0
    801c:	000006aa 	andeq	r0, r0, sl, lsr #13
    8020:	15582302 	ldrbne	r2, [r8, #-770]
    8024:	000032f3 	strdeq	r3, [r0], -r3
    8028:	dd026705 	stcle	7, cr6, [r2, #-20]
    802c:	02000000 	andeq	r0, r0, #0	; 0x0
    8030:	34156823 	ldrcc	r6, [r5], #-2083
    8034:	05000034 	streq	r0, [r0, #-52]
    8038:	00dd0268 	sbcseq	r0, sp, r8, ror #4
    803c:	23020000 	movwcs	r0, #8192	; 0x2000
    8040:	31151570 	tstcc	r5, r0, ror r5
    8044:	69050000 	stmdbvs	r5, {}
    8048:	0000dd02 	andeq	sp, r0, r2, lsl #26
    804c:	78230200 	stmdavc	r3!, {r9}
    8050:	0033ec15 	eorseq	lr, r3, r5, lsl ip
    8054:	026a0500 	rsbeq	r0, sl, #0	; 0x0
    8058:	00000825 	andeq	r0, r0, r5, lsr #16
    805c:	01802303 	orreq	r2, r0, r3, lsl #6
    8060:	00322115 	eorseq	r2, r2, r5, lsl r1
    8064:	026b0500 	rsbeq	r0, fp, #0	; 0x0
    8068:	00000835 	andeq	r0, r0, r5, lsr r8
    806c:	01882303 	orreq	r2, r8, r3, lsl #6
    8070:	00338a15 	eorseq	r8, r3, r5, lsl sl
    8074:	026c0500 	rsbeq	r0, ip, #0	; 0x0
    8078:	00000048 	andeq	r0, r0, r8, asr #32
    807c:	01a02303 	lsleq	r2, r3, #6
    8080:	0031a515 	eorseq	sl, r1, r5, lsl r5
    8084:	026d0500 	rsbeq	r0, sp, #0	; 0x0
    8088:	000000dd 	ldrdeq	r0, [r0], -sp
    808c:	01a42303 	undefined instruction 0x01a42303
    8090:	00310615 	eorseq	r0, r1, r5, lsl r6
    8094:	026e0500 	rsbeq	r0, lr, #0	; 0x0
    8098:	000000dd 	ldrdeq	r0, [r0], -sp
    809c:	01ac2303 	undefined instruction 0x01ac2303
    80a0:	00319415 	eorseq	r9, r1, r5, lsl r4
    80a4:	026f0500 	rsbeq	r0, pc, #0	; 0x0
    80a8:	000000dd 	ldrdeq	r0, [r0], -sp
    80ac:	01b42303 	undefined instruction 0x01b42303
    80b0:	0030dd15 	eorseq	sp, r0, r5, lsl sp
    80b4:	02700500 	rsbseq	r0, r0, #0	; 0x0
    80b8:	000000dd 	ldrdeq	r0, [r0], -sp
    80bc:	01bc2303 	undefined instruction 0x01bc2303
    80c0:	0030ec15 	eorseq	lr, r0, r5, lsl ip
    80c4:	02710500 	rsbseq	r0, r1, #0	; 0x0
    80c8:	000000dd 	ldrdeq	r0, [r0], -sp
    80cc:	01c42303 	biceq	r2, r4, r3, lsl #6
    80d0:	05ba0800 	ldreq	r0, [sl, #2048]!
    80d4:	08250000 	stmdaeq	r5!, {}
    80d8:	b5090000 	strlt	r0, [r9]
    80dc:	19000000 	stmdbne	r0, {}
    80e0:	05ba0800 	ldreq	r0, [sl, #2048]!
    80e4:	08350000 	ldmdaeq	r5!, {}
    80e8:	b5090000 	strlt	r0, [r9]
    80ec:	07000000 	streq	r0, [r0, -r0]
    80f0:	05ba0800 	ldreq	r0, [sl, #2048]!
    80f4:	08450000 	stmdaeq	r5, {}^
    80f8:	b5090000 	strlt	r0, [r9]
    80fc:	17000000 	strne	r0, [r0, -r0]
    8100:	05f01800 	ldrbeq	r1, [r0, #2048]!
    8104:	086d0277 	stmdaeq	sp!, {r0, r1, r2, r4, r5, r6, r9}^
    8108:	6c150000 	ldcvs	0, cr0, [r5], {0}
    810c:	05000032 	streq	r0, [r0, #-50]
    8110:	086d0279 	stmdaeq	sp!, {r0, r3, r4, r5, r6, r9}^
    8114:	23020000 	movwcs	r0, #8192	; 0x2000
    8118:	33e31500 	mvncc	r1, #0	; 0x0
    811c:	7a050000 	bvc	148124 <__Stack_Size+0x147d24>
    8120:	00087d02 	andeq	r7, r8, r2, lsl #26
    8124:	78230200 	stmdavc	r3!, {r9}
    8128:	02ee0800 	rsceq	r0, lr, #0	; 0x0
    812c:	087d0000 	ldmdaeq	sp!, {}^
    8130:	b5090000 	strlt	r0, [r9]
    8134:	1d000000 	stcne	0, cr0, [r0]
    8138:	00250800 	eoreq	r0, r5, r0, lsl #16
    813c:	088d0000 	stmeq	sp, {}
    8140:	b5090000 	strlt	r0, [r9]
    8144:	1d000000 	stcne	0, cr0, [r0]
    8148:	05f01900 	ldrbeq	r1, [r0, #2304]!
    814c:	08af025d 	stmiaeq	pc!, {r0, r2, r3, r4, r6, r9}
    8150:	2c1a0000 	ldccs	0, cr0, [sl], {0}
    8154:	05000033 	streq	r0, [r0, #-51]
    8158:	06f50272 	undefined
    815c:	061a0000 	ldreq	r0, [sl], -r0
    8160:	05000034 	streq	r0, [r0, #-52]
    8164:	0845027b 	stmdaeq	r5, {r0, r1, r3, r4, r5, r6, r9}^
    8168:	08000000 	stmdaeq	r0, {}
    816c:	000005ba 	strheq	r0, [r0], -sl
    8170:	000008bf 	strheq	r0, [r0], -pc
    8174:	0000b509 	andeq	fp, r0, r9, lsl #10
    8178:	1b001800 	blne	e180 <__Stack_Size+0xdd80>
    817c:	0008cb01 	andeq	ip, r8, r1, lsl #22
    8180:	04511400 	ldrbeq	r1, [r1], #-1024
    8184:	10000000 	andne	r0, r0, r0
    8188:	0008bf04 	andeq	fp, r8, r4, lsl #30
    818c:	66041000 	strvs	r1, [r4], -r0
    8190:	1b000001 	blne	819c <__Stack_Size+0x7d9c>
    8194:	0008e301 	andeq	lr, r8, r1, lsl #6
    8198:	00481400 	subeq	r1, r8, r0, lsl #8
    819c:	10000000 	andne	r0, r0, r0
    81a0:	0008e904 	andeq	lr, r8, r4, lsl #18
    81a4:	d7041000 	strle	r1, [r4, -r0]
    81a8:	08000008 	stmdaeq	r0, {r3}
    81ac:	00000657 	andeq	r0, r0, r7, asr r6
    81b0:	000008ff 	strdeq	r0, [r0], -pc
    81b4:	0000b509 	andeq	fp, r0, r9, lsl #10
    81b8:	1c000200 	sfmne	f0, 4, [r0], {0}
    81bc:	00306501 	eorseq	r6, r0, r1, lsl #10
    81c0:	013c0100 	teqeq	ip, r0, lsl #2
	...
    81cc:	09265d01 	stmdbeq	r6!, {r0, r8, sl, fp, ip, lr}
    81d0:	bc1d0000 	ldclt	0, cr0, [sp], {0}
    81d4:	01000033 	tsteq	r0, r3, lsr r0
    81d8:	0000483a 	andeq	r4, r0, sl, lsr r8
    81dc:	002d8700 	eoreq	r8, sp, r0, lsl #14
    81e0:	971e0000 	ldrls	r0, [lr, -r0]
    81e4:	05000033 	streq	r0, [r0, #-51]
    81e8:	09340328 	ldmdbeq	r4!, {r3, r5, r8, r9}
    81ec:	01010000 	tsteq	r1, r0
    81f0:	00045116 	andeq	r5, r4, r6, lsl r1
    81f4:	09360000 	ldmdbeq	r6!, {}
    81f8:	00020000 	.word	0x00020000
    81fc:	00001c27 	.word	0x00001c27
    8200:	00000104 	.word	0x00000104
    8204:	5d010000 	.word	0x5d010000
    8208:	91000034 	.word	0x91000034
    820c:	00000034 	.word	0x00000034
    8210:	00000000 	.word	0x00000000
    8214:	d3000000 	.word	0xd3000000
    8218:	0200001c 	.word	0x0200001c
    821c:	00c00601 	.word	0x00c00601
    8220:	01020000 	.word	0x01020000
    8224:	0000be08 	.word	0x0000be08
    8228:	05020200 	.word	0x05020200
    822c:	0000003f 	.word	0x0000003f
    8230:	3a070202 	.word	0x3a070202
    8234:	03000001 	.word	0x03000001
    8238:	6e690504 	.word	0x6e690504
    823c:	04020074 	.word	0x04020074
    8240:	00304807 	.word	0x00304807
    8244:	05080200 	.word	0x05080200
    8248:	00002fc4 	.word	0x00002fc4
    824c:	3e070802 	.word	0x3e070802
    8250:	04000030 	.word	0x04000030
    8254:	000032a0 	.word	0x000032a0
    8258:	00410701 	.word	0x00410701
    825c:	04020000 	.word	0x04020000
    8260:	002fc905 	.word	0x002fc905
    8264:	334f0400 	.word	0x334f0400
    8268:	2c020000 	.word	0x2c020000
    826c:	00000068 	.word	0x00000068
    8270:	00324805 	.word	0x00324805
    8274:	01630300 	.word	0x01630300
    8278:	00000048 	.word	0x00000048
    827c:	47020406 	.word	0x47020406
    8280:	000000a5 	.word	0x000000a5
    8284:	00324207 	.word	0x00324207
    8288:	7a480200 	.word	0x7a480200
    828c:	07000000 	.word	0x07000000
    8290:	000031f4 	.word	0x000031f4
    8294:	00a54902 	.word	0x00a54902
    8298:	08000000 	.word	0x08000000
    829c:	0000002c 	.word	0x0000002c
    82a0:	000000b5 	.word	0x000000b5
    82a4:	0000b509 	.word	0x0000b509
    82a8:	0a000300 	.word	0x0a000300
    82ac:	080b0704 	.word	0x080b0704
    82b0:	00dd4402 	.word	0x00dd4402
    82b4:	390c0000 	.word	0x390c0000
    82b8:	02000033 	.word	0x02000033
    82bc:	00004145 	.word	0x00004145
    82c0:	00230200 	.word	0x00230200
    82c4:	0033410c 	.word	0x0033410c
    82c8:	864a0200 	.word	0x864a0200
    82cc:	02000000 	.word	0x02000000
    82d0:	04000423 	.word	0x04000423
    82d4:	000032d5 	.word	0x000032d5
    82d8:	00b84b02 	.word	0x00b84b02
    82dc:	c6040000 	.word	0xc6040000
    82e0:	02000031 	.word	0x02000031
    82e4:	00005d4f 	.word	0x00005d4f
    82e8:	04040d00 	.word	0x04040d00
    82ec:	00003382 	.word	0x00003382
    82f0:	01001504 	.word	0x01001504
    82f4:	04020000 	.word	0x04020000
    82f8:	00304307 	.word	0x00304307
    82fc:	31d70e00 	.word	0x31d70e00
    8300:	04180000 	.word	0x04180000
    8304:	0001662d 	.word	0x0001662d
    8308:	32ed0c00 	.word	0x32ed0c00
    830c:	2e040000 	.word	0x2e040000
    8310:	00000166 	.word	0x00000166
    8314:	0f002302 	.word	0x0f002302
    8318:	04006b5f 	.word	0x04006b5f
    831c:	0000412f 	.word	0x0000412f
    8320:	04230200 	.word	0x04230200
    8324:	0033240c 	.word	0x0033240c
    8328:	412f0400 	.word	0x412f0400
    832c:	02000000 	.word	0x02000000
    8330:	c00c0823 	.word	0xc00c0823
    8334:	04000031 	.word	0x04000031
    8338:	0000412f 	.word	0x0000412f
    833c:	0c230200 	.word	0x0c230200
    8340:	0033ce0c 	.word	0x0033ce0c
    8344:	412f0400 	.word	0x412f0400
    8348:	02000000 	.word	0x02000000
    834c:	5f0f1023 	.word	0x5f0f1023
    8350:	30040078 	.word	0x30040078
    8354:	0000016c 	.word	0x0000016c
    8358:	00142302 	.word	0x00142302
    835c:	01070410 	.word	0x01070410
    8360:	f5080000 	.word	0xf5080000
    8364:	7c000000 	.word	0x7c000000
    8368:	09000001 	.word	0x09000001
    836c:	000000b5 	.word	0x000000b5
    8370:	ef0e0000 	.word	0xef0e0000
    8374:	24000031 	.word	0x24000031
    8378:	02073504 	.word	0x02073504
    837c:	230c0000 	.word	0x230c0000
    8380:	04000031 	.word	0x04000031
    8384:	00004136 	.word	0x00004136
    8388:	00230200 	.word	0x00230200
    838c:	00335e0c 	.word	0x00335e0c
    8390:	41370400 	.word	0x41370400
    8394:	02000000 	.word	0x02000000
    8398:	380c0423 	.word	0x380c0423
    839c:	04000031 	.word	0x04000031
    83a0:	00004138 	.word	0x00004138
    83a4:	08230200 	.word	0x08230200
    83a8:	0034470c 	.word	0x0034470c
    83ac:	41390400 	.word	0x41390400
    83b0:	02000000 	.word	0x02000000
    83b4:	730c0c23 	.word	0x730c0c23
    83b8:	04000032 	.word	0x04000032
    83bc:	0000413a 	.word	0x0000413a
    83c0:	10230200 	.word	0x10230200
    83c4:	0032620c 	.word	0x0032620c
    83c8:	413b0400 	.word	0x413b0400
    83cc:	02000000 	.word	0x02000000
    83d0:	d30c1423 	.word	0xd30c1423
    83d4:	04000033 	.word	0x04000033
    83d8:	0000413c 	.word	0x0000413c
    83dc:	18230200 	.word	0x18230200
    83e0:	0032b70c 	.word	0x0032b70c
    83e4:	413d0400 	.word	0x413d0400
    83e8:	02000000 	.word	0x02000000
    83ec:	0e0c1c23 	.word	0x0e0c1c23
    83f0:	04000034 	.word	0x04000034
    83f4:	0000413e 	.word	0x0000413e
    83f8:	20230200 	.word	0x20230200
    83fc:	31471100 	.word	0x31471100
    8400:	01080000 	.word	0x01080000
    8404:	02504704 	.word	0x02504704
    8408:	b30c0000 	.word	0xb30c0000
    840c:	04000031 	.word	0x04000031
    8410:	00025048 	.word	0x00025048
    8414:	00230200 	.word	0x00230200
    8418:	0030850c 	.word	0x0030850c
    841c:	50490400 	.word	0x50490400
    8420:	03000002 	.word	0x03000002
    8424:	0c018023 	.word	0x0c018023
    8428:	00003374 	.word	0x00003374
    842c:	00f54b04 	.word	0x00f54b04
    8430:	23030000 	.word	0x23030000
    8434:	6c0c0280 	.word	0x6c0c0280
    8438:	04000031 	.word	0x04000031
    843c:	0000f54e 	.word	0x0000f54e
    8440:	84230300 	.word	0x84230300
    8444:	f3080002 	.word	0xf3080002
    8448:	60000000 	.word	0x60000000
    844c:	09000002 	.word	0x09000002
    8450:	000000b5 	.word	0x000000b5
    8454:	7d11001f 	.word	0x7d11001f
    8458:	90000030 	.word	0x90000030
    845c:	a7590401 	.word	0xa7590401
    8460:	0c000002 	.word	0x0c000002
    8464:	000032ed 	.word	0x000032ed
    8468:	02a75a04 	.word	0x02a75a04
    846c:	23020000 	.word	0x23020000
    8470:	33050c00 	.word	0x33050c00
    8474:	5b040000 	.word	0x5b040000
    8478:	00000041 	.word	0x00000041
    847c:	0c042302 	.word	0x0c042302
    8480:	000031bb 	.word	0x000031bb
    8484:	02ad5d04 	.word	0x02ad5d04
    8488:	23020000 	.word	0x23020000
    848c:	31470c08 	.word	0x31470c08
    8490:	5e040000 	.word	0x5e040000
    8494:	00000207 	.word	0x00000207
    8498:	01882303 	.word	0x01882303
    849c:	60041000 	.word	0x60041000
    84a0:	08000002 	.word	0x08000002
    84a4:	000002bf 	.word	0x000002bf
    84a8:	000002bd 	.word	0x000002bd
    84ac:	0000b509 	.word	0x0000b509
    84b0:	12001f00 	.word	0x12001f00
    84b4:	bd041001 	.word	0xbd041001
    84b8:	0e000002 	.word	0x0e000002
    84bc:	000032c1 	.word	0x000032c1
    84c0:	ee690408 	.word	0xee690408
    84c4:	0c000002 	.word	0x0c000002
    84c8:	00003132 	.word	0x00003132
    84cc:	02ee6a04 	.word	0x02ee6a04
    84d0:	23020000 	.word	0x23020000
    84d4:	30c40c00 	.word	0x30c40c00
    84d8:	6b040000 	.word	0x6b040000
    84dc:	00000041 	.word	0x00000041
    84e0:	00042302 	.word	0x00042302
    84e4:	002c0410 	.word	0x002c0410
    84e8:	e00e0000 	.word	0xe00e0000
    84ec:	5c000032 	.word	0x5c000032
    84f0:	0432a904 	.word	0x0432a904
    84f4:	5f0f0000 	.word	0x5f0f0000
    84f8:	aa040070 	.word	0xaa040070
    84fc:	000002ee 	.word	0x000002ee
    8500:	0f002302 	.word	0x0f002302
    8504:	0400725f 	.word	0x0400725f
    8508:	000041ab 	.word	0x000041ab
    850c:	04230200 	.word	0x04230200
    8510:	00775f0f 	.word	0x00775f0f
    8514:	0041ac04 	.word	0x0041ac04
    8518:	23020000 	.word	0x23020000
    851c:	31650c08 	.word	0x31650c08
    8520:	ad040000 	.word	0xad040000
    8524:	00000033 	.word	0x00000033
    8528:	0c0c2302 	.word	0x0c0c2302
    852c:	0000320b 	.word	0x0000320b
    8530:	0033ae04 	.word	0x0033ae04
    8534:	23020000 	.word	0x23020000
    8538:	625f0f0e 	.word	0x625f0f0e
    853c:	af040066 	.word	0xaf040066
    8540:	000002c5 	.word	0x000002c5
    8544:	0c102302 	.word	0x0c102302
    8548:	000030fd 	.word	0x000030fd
    854c:	0041b004 	.word	0x0041b004
    8550:	23020000 	.word	0x23020000
    8554:	31550c18 	.word	0x31550c18
    8558:	b7040000 	.word	0xb7040000
    855c:	000000f3 	.word	0x000000f3
    8560:	0c1c2302 	.word	0x0c1c2302
    8564:	000031df 	.word	0x000031df
    8568:	05c1b904 	.word	0x05c1b904
    856c:	23020000 	.word	0x23020000
    8570:	325b0c20 	.word	0x325b0c20
    8574:	bb040000 	.word	0xbb040000
    8578:	000005f1 	.word	0x000005f1
    857c:	0c242302 	.word	0x0c242302
    8580:	00003349 	.word	0x00003349
    8584:	0616bd04 	.word	0x0616bd04
    8588:	23020000 	.word	0x23020000
    858c:	34280c28 	.word	0x34280c28
    8590:	be040000 	.word	0xbe040000
    8594:	00000631 	.word	0x00000631
    8598:	0f2c2302 	.word	0x0f2c2302
    859c:	0062755f 	.word	0x0062755f
    85a0:	02c5c104 	.word	0x02c5c104
    85a4:	23020000 	.word	0x23020000
    85a8:	755f0f30 	.word	0x755f0f30
    85ac:	c2040070 	.word	0xc2040070
    85b0:	000002ee 	.word	0x000002ee
    85b4:	0f382302 	.word	0x0f382302
    85b8:	0072755f 	.word	0x0072755f
    85bc:	0041c304 	.word	0x0041c304
    85c0:	23020000 	.word	0x23020000
    85c4:	312c0c3c 	.word	0x312c0c3c
    85c8:	c6040000 	.word	0xc6040000
    85cc:	00000637 	.word	0x00000637
    85d0:	0c402302 	.word	0x0c402302
    85d4:	00003400 	.word	0x00003400
    85d8:	0647c704 	.word	0x0647c704
    85dc:	23020000 	.word	0x23020000
    85e0:	6c5f0f43 	.word	0x6c5f0f43
    85e4:	ca040062 	.word	0xca040062
    85e8:	000002c5 	.word	0x000002c5
    85ec:	0c442302 	.word	0x0c442302
    85f0:	0000317b 	.word	0x0000317b
    85f4:	0041cd04 	.word	0x0041cd04
    85f8:	23020000 	.word	0x23020000
    85fc:	318c0c4c 	.word	0x318c0c4c
    8600:	ce040000 	.word	0xce040000
    8604:	00000041 	.word	0x00000041
    8608:	0c502302 	.word	0x0c502302
    860c:	00003457 	.word	0x00003457
    8610:	0451d104 	.word	0x0451d104
    8614:	23020000 	.word	0x23020000
    8618:	324f0c54 	.word	0x324f0c54
    861c:	d5040000 	.word	0xd5040000
    8620:	000000e8 	.word	0x000000e8
    8624:	00582302 	.word	0x00582302
    8628:	00410113 	.word	0x00410113
    862c:	04510000 	.word	0x04510000
    8630:	51140000 	.word	0x51140000
    8634:	14000004 	.word	0x14000004
    8638:	000000f3 	.word	0x000000f3
    863c:	0005b414 	.word	0x0005b414
    8640:	00411400 	.word	0x00411400
    8644:	10000000 	.word	0x10000000
    8648:	00045704 	.word	0x00045704
    864c:	332c1100 	.word	0x332c1100
    8650:	04000000 	.word	0x04000000
    8654:	05b42504 	.word	0x05b42504
    8658:	57150000 	.word	0x57150000
    865c:	04000033 	.word	0x04000033
    8660:	00410241 	.word	0x00410241
    8664:	23020000 	.word	0x23020000
    8668:	31741500 	.word	0x31741500
    866c:	46040000 	.word	0x46040000
    8670:	0006a402 	.word	0x0006a402
    8674:	04230200 	.word	0x04230200
    8678:	0031fb15 	.word	0x0031fb15
    867c:	02460400 	.word	0x02460400
    8680:	000006a4 	.word	0x000006a4
    8684:	15082302 	.word	0x15082302
    8688:	000031cf 	.word	0x000031cf
    868c:	a4024604 	.word	0xa4024604
    8690:	02000006 	.word	0x02000006
    8694:	00150c23 	.word	0x00150c23
    8698:	04000033 	.word	0x04000033
    869c:	00410248 	.word	0x00410248
    86a0:	23020000 	.word	0x23020000
    86a4:	30d21510 	.word	0x30d21510
    86a8:	49040000 	.word	0x49040000
    86ac:	0008af02 	.word	0x0008af02
    86b0:	14230200 	.word	0x14230200
    86b4:	0033aa15 	.word	0x0033aa15
    86b8:	024b0400 	.word	0x024b0400
    86bc:	00000041 	.word	0x00000041
    86c0:	15302302 	.word	0x15302302
    86c4:	0000330a 	.word	0x0000330a
    86c8:	e6024c04 	.word	0xe6024c04
    86cc:	02000005 	.word	0x02000005
    86d0:	7c153423 	.word	0x7c153423
    86d4:	04000032 	.word	0x04000032
    86d8:	0041024e 	.word	0x0041024e
    86dc:	23020000 	.word	0x23020000
    86e0:	331a1538 	.word	0x331a1538
    86e4:	50040000 	.word	0x50040000
    86e8:	0008cb02 	.word	0x0008cb02
    86ec:	3c230200 	.word	0x3c230200
    86f0:	00323a15 	.word	0x00323a15
    86f4:	02530400 	.word	0x02530400
    86f8:	00000166 	.word	0x00000166
    86fc:	15402302 	.word	0x15402302
    8700:	000031e5 	.word	0x000031e5
    8704:	41025404 	.word	0x41025404
    8708:	02000000 	.word	0x02000000
    870c:	42154423 	.word	0x42154423
    8710:	04000034 	.word	0x04000034
    8714:	01660255 	.word	0x01660255
    8718:	23020000 	.word	0x23020000
    871c:	32961548 	.word	0x32961548
    8720:	56040000 	.word	0x56040000
    8724:	0008d102 	.word	0x0008d102
    8728:	4c230200 	.word	0x4c230200
    872c:	00320315 	.word	0x00320315
    8730:	02590400 	.word	0x02590400
    8734:	00000041 	.word	0x00000041
    8738:	15502302 	.word	0x15502302
    873c:	00003184 	.word	0x00003184
    8740:	b4025a04 	.word	0xb4025a04
    8744:	02000005 	.word	0x02000005
    8748:	b2155423 	.word	0xb2155423
    874c:	04000032 	.word	0x04000032
    8750:	088d027c 	.word	0x088d027c
    8754:	23020000 	.word	0x23020000
    8758:	307d1558 	.word	0x307d1558
    875c:	7f040000 	.word	0x7f040000
    8760:	0002a702 	.word	0x0002a702
    8764:	c8230300 	.word	0xc8230300
    8768:	32181502 	.word	0x32181502
    876c:	80040000 	.word	0x80040000
    8770:	00026002 	.word	0x00026002
    8774:	cc230300 	.word	0xcc230300
    8778:	33f61502 	.word	0x33f61502
    877c:	83040000 	.word	0x83040000
    8780:	0008e302 	.word	0x0008e302
    8784:	dc230300 	.word	0xdc230300
    8788:	315d1505 	.word	0x315d1505
    878c:	88040000 	.word	0x88040000
    8790:	00066302 	.word	0x00066302
    8794:	e0230300 	.word	0xe0230300
    8798:	31421505 	.word	0x31421505
    879c:	89040000 	.word	0x89040000
    87a0:	0008ef02 	.word	0x0008ef02
    87a4:	ec230300 	.word	0xec230300
    87a8:	04100005 	.word	0x04100005
    87ac:	000005ba 	.word	0x000005ba
    87b0:	c7080102 	.word	0xc7080102
    87b4:	10000000 	.word	0x10000000
    87b8:	00043204 	.word	0x00043204
    87bc:	41011300 	.word	0x41011300
    87c0:	e6000000 	.word	0xe6000000
    87c4:	14000005 	.word	0x14000005
    87c8:	00000451 	.word	0x00000451
    87cc:	0000f314 	.word	0x0000f314
    87d0:	05e61400 	.word	0x05e61400
    87d4:	41140000 	.word	0x41140000
    87d8:	00000000 	.word	0x00000000
    87dc:	05ec0410 	.word	0x05ec0410
    87e0:	ba160000 	.word	0xba160000
    87e4:	10000005 	.word	0x10000005
    87e8:	0005c704 	.word	0x0005c704
    87ec:	6f011300 	.word	0x6f011300
    87f0:	16000000 	.word	0x16000000
    87f4:	14000006 	.word	0x14000006
    87f8:	00000451 	.word	0x00000451
    87fc:	0000f314 	.word	0x0000f314
    8800:	006f1400 	.word	0x006f1400
    8804:	41140000 	.word	0x41140000
    8808:	00000000 	.word	0x00000000
    880c:	05f70410 	.word	0x05f70410
    8810:	01130000 	.word	0x01130000
    8814:	00000041 	.word	0x00000041
    8818:	00000631 	.word	0x00000631
    881c:	00045114 	.word	0x00045114
    8820:	00f31400 	.word	0x00f31400
    8824:	10000000 	.word	0x10000000
    8828:	00061c04 	.word	0x00061c04
    882c:	002c0800 	.word	0x002c0800
    8830:	06470000 	.word	0x06470000
    8834:	b5090000 	.word	0xb5090000
    8838:	02000000 	.word	0x02000000
    883c:	002c0800 	.word	0x002c0800
    8840:	06570000 	.word	0x06570000
    8844:	b5090000 	.word	0xb5090000
    8848:	00000000 	.word	0x00000000
    884c:	32ce0500 	.word	0x32ce0500
    8850:	0e040000 	.word	0x0e040000
    8854:	0002f401 	.word	0x0002f401
    8858:	33dd1700 	.word	0x33dd1700
    885c:	040c0000 	.word	0x040c0000
    8860:	069e0113 	.word	0x069e0113
    8864:	ed150000 	.word	0xed150000
    8868:	04000032 	.word	0x04000032
    886c:	069e0114 	.word	0x069e0114
    8870:	23020000 	.word	0x23020000
    8874:	32111500 	.word	0x32111500
    8878:	15040000 	.word	0x15040000
    887c:	00004101 	.word	0x00004101
    8880:	04230200 	.word	0x04230200
    8884:	0032c815 	.word	0x0032c815
    8888:	01160400 	.word	0x01160400
    888c:	000006a4 	.word	0x000006a4
    8890:	00082302 	.word	0x00082302
    8894:	06630410 	.word	0x06630410
    8898:	04100000 	.word	0x04100000
    889c:	00000657 	.word	0x00000657
    88a0:	0030ca17 	.word	0x0030ca17
    88a4:	2e040e00 	.word	0x2e040e00
    88a8:	0006e501 	.word	0x0006e501
    88ac:	33331500 	.word	0x33331500
    88b0:	2f040000 	.word	0x2f040000
    88b4:	0006e501 	.word	0x0006e501
    88b8:	00230200 	.word	0x00230200
    88bc:	00325515 	.word	0x00325515
    88c0:	01300400 	.word	0x01300400
    88c4:	000006e5 	.word	0x000006e5
    88c8:	15062302 	.word	0x15062302
    88cc:	0000337d 	.word	0x0000337d
    88d0:	3a013104 	.word	0x3a013104
    88d4:	02000000 	.word	0x02000000
    88d8:	08000c23 	.word	0x08000c23
    88dc:	0000003a 	.word	0x0000003a
    88e0:	000006f5 	.word	0x000006f5
    88e4:	0000b509 	.word	0x0000b509
    88e8:	18000200 	.word	0x18000200
    88ec:	025f04d0 	.word	0x025f04d0
    88f0:	00000815 	.word	0x00000815
    88f4:	0033c115 	.word	0x0033c115
    88f8:	02600400 	.word	0x02600400
    88fc:	00000048 	.word	0x00000048
    8900:	15002302 	.word	0x15002302
    8904:	00003367 	.word	0x00003367
    8908:	b4026104 	.word	0xb4026104
    890c:	02000005 	.word	0x02000005
    8910:	2d150423 	.word	0x2d150423
    8914:	04000032 	.word	0x04000032
    8918:	08150262 	.word	0x08150262
    891c:	23020000 	.word	0x23020000
    8920:	34191508 	.word	0x34191508
    8924:	63040000 	.word	0x63040000
    8928:	00017c02 	.word	0x00017c02
    892c:	24230200 	.word	0x24230200
    8930:	00328715 	.word	0x00328715
    8934:	02640400 	.word	0x02640400
    8938:	00000041 	.word	0x00000041
    893c:	15482302 	.word	0x15482302
    8940:	000032e8 	.word	0x000032e8
    8944:	56026504 	.word	0x56026504
    8948:	02000000 	.word	0x02000000
    894c:	2f155023 	.word	0x2f155023
    8950:	04000034 	.word	0x04000034
    8954:	06aa0266 	.word	0x06aa0266
    8958:	23020000 	.word	0x23020000
    895c:	32f31558 	.word	0x32f31558
    8960:	67040000 	.word	0x67040000
    8964:	0000dd02 	.word	0x0000dd02
    8968:	68230200 	.word	0x68230200
    896c:	00343415 	.word	0x00343415
    8970:	02680400 	.word	0x02680400
    8974:	000000dd 	.word	0x000000dd
    8978:	15702302 	.word	0x15702302
    897c:	00003115 	.word	0x00003115
    8980:	dd026904 	.word	0xdd026904
    8984:	02000000 	.word	0x02000000
    8988:	ec157823 	.word	0xec157823
    898c:	04000033 	.word	0x04000033
    8990:	0825026a 	.word	0x0825026a
    8994:	23030000 	.word	0x23030000
    8998:	21150180 	.word	0x21150180
    899c:	04000032 	.word	0x04000032
    89a0:	0835026b 	.word	0x0835026b
    89a4:	23030000 	.word	0x23030000
    89a8:	8a150188 	.word	0x8a150188
    89ac:	04000033 	.word	0x04000033
    89b0:	0041026c 	.word	0x0041026c
    89b4:	23030000 	.word	0x23030000
    89b8:	a51501a0 	.word	0xa51501a0
    89bc:	04000031 	.word	0x04000031
    89c0:	00dd026d 	.word	0x00dd026d
    89c4:	23030000 	.word	0x23030000
    89c8:	061501a4 	.word	0x061501a4
    89cc:	04000031 	.word	0x04000031
    89d0:	00dd026e 	.word	0x00dd026e
    89d4:	23030000 	.word	0x23030000
    89d8:	941501ac 	.word	0x941501ac
    89dc:	04000031 	.word	0x04000031
    89e0:	00dd026f 	.word	0x00dd026f
    89e4:	23030000 	.word	0x23030000
    89e8:	dd1501b4 	.word	0xdd1501b4
    89ec:	04000030 	.word	0x04000030
    89f0:	00dd0270 	.word	0x00dd0270
    89f4:	23030000 	.word	0x23030000
    89f8:	ec1501bc 	.word	0xec1501bc
    89fc:	04000030 	.word	0x04000030
    8a00:	00dd0271 	.word	0x00dd0271
    8a04:	23030000 	.word	0x23030000
    8a08:	080001c4 	.word	0x080001c4
    8a0c:	000005ba 	.word	0x000005ba
    8a10:	00000825 	.word	0x00000825
    8a14:	0000b509 	.word	0x0000b509
    8a18:	08001900 	.word	0x08001900
    8a1c:	000005ba 	.word	0x000005ba
    8a20:	00000835 	.word	0x00000835
    8a24:	0000b509 	.word	0x0000b509
    8a28:	08000700 	.word	0x08000700
    8a2c:	000005ba 	.word	0x000005ba
    8a30:	00000845 	.word	0x00000845
    8a34:	0000b509 	.word	0x0000b509
    8a38:	18001700 	.word	0x18001700
    8a3c:	027704f0 	.word	0x027704f0
    8a40:	0000086d 	.word	0x0000086d
    8a44:	00326c15 	.word	0x00326c15
    8a48:	02790400 	.word	0x02790400
    8a4c:	0000086d 	.word	0x0000086d
    8a50:	15002302 	.word	0x15002302
    8a54:	000033e3 	.word	0x000033e3
    8a58:	7d027a04 	.word	0x7d027a04
    8a5c:	02000008 	.word	0x02000008
    8a60:	08007823 	.word	0x08007823
    8a64:	000002ee 	.word	0x000002ee
    8a68:	0000087d 	.word	0x0000087d
    8a6c:	0000b509 	.word	0x0000b509
    8a70:	08001d00 	.word	0x08001d00
    8a74:	00000048 	.word	0x00000048
    8a78:	0000088d 	.word	0x0000088d
    8a7c:	0000b509 	.word	0x0000b509
    8a80:	19001d00 	.word	0x19001d00
    8a84:	025d04f0 	.word	0x025d04f0
    8a88:	000008af 	.word	0x000008af
    8a8c:	00332c1a 	.word	0x00332c1a
    8a90:	02720400 	.word	0x02720400
    8a94:	000006f5 	.word	0x000006f5
    8a98:	0034061a 	.word	0x0034061a
    8a9c:	027b0400 	.word	0x027b0400
    8aa0:	00000845 	.word	0x00000845
    8aa4:	05ba0800 	.word	0x05ba0800
    8aa8:	08bf0000 	.word	0x08bf0000
    8aac:	b5090000 	.word	0xb5090000
    8ab0:	18000000 	.word	0x18000000
    8ab4:	cb011b00 	.word	0xcb011b00
    8ab8:	14000008 	.word	0x14000008
    8abc:	00000451 	.word	0x00000451
    8ac0:	bf041000 	.word	0xbf041000
    8ac4:	10000008 	.word	0x10000008
    8ac8:	00016604 	.word	0x00016604
    8acc:	e3011b00 	.word	0xe3011b00
    8ad0:	14000008 	.word	0x14000008
    8ad4:	00000041 	.word	0x00000041
    8ad8:	e9041000 	.word	0xe9041000
    8adc:	10000008 	.word	0x10000008
    8ae0:	0008d704 	.word	0x0008d704
    8ae4:	06570800 	.word	0x06570800
    8ae8:	08ff0000 	.word	0x08ff0000
    8aec:	b5090000 	.word	0xb5090000
    8af0:	02000000 	.word	0x02000000
    8af4:	34511c00 	.word	0x34511c00
    8af8:	0c050000 	.word	0x0c050000
    8afc:	00000457 	.word	0x00000457
    8b00:	00000305 	.word	0x00000305
    8b04:	9e1d0000 	.word	0x9e1d0000
    8b08:	05000033 	.word	0x05000033
    8b0c:	00045110 	.word	0x00045110
    8b10:	03050100 	.word	0x03050100
    8b14:	00000000 	.word	0x00000000
    8b18:	0033971d 	.word	0x0033971d
    8b1c:	34110500 	.word	0x34110500
    8b20:	01000009 	.word	0x01000009
    8b24:	00000305 	.word	0x00000305
    8b28:	51160000 	.word	0x51160000
    8b2c:	00000004 	.word	0x00000004
    8b30:	00000142 	.word	0x00000142
    8b34:	1d870002 	.word	0x1d870002
    8b38:	01040000 	.word	0x01040000
    8b3c:	00000000 	.word	0x00000000
    8b40:	00350601 	.word	0x00350601
    8b44:	00355a00 	.word	0x00355a00
	...
    8b50:	001dae00 	.word	0x001dae00
    8b54:	06010200 	.word	0x06010200
    8b58:	000000c0 	.word	0x000000c0
    8b5c:	be080102 	.word	0xbe080102
    8b60:	02000000 	.word	0x02000000
    8b64:	003f0502 	.word	0x003f0502
    8b68:	02020000 	.word	0x02020000
    8b6c:	00013a07 	.word	0x00013a07
    8b70:	05040300 	.word	0x05040300
    8b74:	00746e69 	.word	0x00746e69
    8b78:	48070402 	.word	0x48070402
    8b7c:	02000030 	.word	0x02000030
    8b80:	2fc40508 	.word	0x2fc40508
    8b84:	08020000 	.word	0x08020000
    8b88:	00303e07 	.word	0x00303e07
    8b8c:	05040200 	.word	0x05040200
    8b90:	00002fc9 	.word	0x00002fc9
    8b94:	05070404 	.word	0x05070404
    8b98:	000034da 	.word	0x000034da
    8b9c:	0048d602 	.word	0x0048d602
    8ba0:	04020000 	.word	0x04020000
    8ba4:	00304307 	.word	0x00304307
    8ba8:	08010200 	.word	0x08010200
    8bac:	000000c7 	.word	0x000000c7
    8bb0:	358f0106 	.word	0x358f0106
    8bb4:	32010000 	.word	0x32010000
    8bb8:	00000001 	.word	0x00000001
    8bbc:	00000000 	.word	0x00000000
    8bc0:	002da500 	.word	0x002da500
    8bc4:	0000b200 	.word	0x0000b200
    8bc8:	333b0700 	.word	0x333b0700
    8bcc:	33010000 	.word	0x33010000
    8bd0:	00000067 	.word	0x00000067
    8bd4:	69085501 	.word	0x69085501
    8bd8:	67340100 	.word	0x67340100
    8bdc:	01000000 	.word	0x01000000
    8be0:	01060054 	.word	0x01060054
    8be4:	00003548 	.word	0x00003548
    8be8:	00012001 	.word	0x00012001
    8bec:	00000000 	.word	0x00000000
    8bf0:	c4000000 	.word	0xc4000000
    8bf4:	e400002d 	.word	0xe400002d
    8bf8:	07000000 	.word	0x07000000
    8bfc:	0000333b 	.word	0x0000333b
    8c00:	00672101 	.word	0x00672101
    8c04:	55010000 	.word	0x55010000
    8c08:	01006908 	.word	0x01006908
    8c0c:	00006722 	.word	0x00006722
    8c10:	00540100 	.word	0x00540100
    8c14:	0000f109 	.word	0x0000f109
    8c18:	0000ef00 	.word	0x0000ef00
    8c1c:	0b000a00 	.word	0x0b000a00
    8c20:	ef040c01 	.word	0xef040c01
    8c24:	0d000000 	.word	0x0d000000
    8c28:	000035a1 	.word	0x000035a1
    8c2c:	00e41301 	.word	0x00e41301
    8c30:	01010000 	.word	0x01010000
    8c34:	0034f20d 	.word	0x0034f20d
    8c38:	e4140100 	.word	0xe4140100
    8c3c:	01000000 	.word	0x01000000
    8c40:	35b70d01 	.word	0x35b70d01
    8c44:	15010000 	.word	0x15010000
    8c48:	000000e4 	.word	0x000000e4
    8c4c:	370d0101 	.word	0x370d0101
    8c50:	01000035 	.word	0x01000035
    8c54:	0000e416 	.word	0x0000e416
    8c58:	0d010100 	.word	0x0d010100
    8c5c:	000034c7 	.word	0x000034c7
    8c60:	00e41701 	.word	0x00e41701
    8c64:	01010000 	.word	0x01010000
    8c68:	0034e10d 	.word	0x0034e10d
    8c6c:	e4180100 	.word	0xe4180100
    8c70:	01000000 	.word	0x01000000
    8c74:	010f0001 	.word	0x010f0001
    8c78:	00020000 	.word	0x00020000
    8c7c:	00001e2b 	.word	0x00001e2b
    8c80:	00000104 	.word	0x00000104
    8c84:	0e010000 	.word	0x0e010000
    8c88:	d7000036 	.word	0xd7000036
    8c8c:	00000035 	.word	0x00000035
    8c90:	00000000 	.word	0x00000000
    8c94:	54000000 	.word	0x54000000
    8c98:	0200001e 	.word	0x0200001e
    8c9c:	00c00601 	.word	0x00c00601
    8ca0:	01020000 	.word	0x01020000
    8ca4:	0000be08 	.word	0x0000be08
    8ca8:	05020200 	.word	0x05020200
    8cac:	0000003f 	.word	0x0000003f
    8cb0:	3a070202 	.word	0x3a070202
    8cb4:	03000001 	.word	0x03000001
    8cb8:	6e690504 	.word	0x6e690504
    8cbc:	04020074 	.word	0x04020074
    8cc0:	00304807 	.word	0x00304807
    8cc4:	05080200 	.word	0x05080200
    8cc8:	00002fc4 	.word	0x00002fc4
    8ccc:	3e070802 	.word	0x3e070802
    8cd0:	02000030 	.word	0x02000030
    8cd4:	2fc90504 	.word	0x2fc90504
    8cd8:	04040000 	.word	0x04040000
    8cdc:	02040507 	.word	0x02040507
    8ce0:	30430704 	.word	0x30430704
    8ce4:	04060000 	.word	0x04060000
    8ce8:	00000076 	.word	0x00000076
    8cec:	c7080102 	.word	0xc7080102
    8cf0:	07000000 	.word	0x07000000
    8cf4:	000034da 	.word	0x000034da
    8cf8:	0048d602 	.word	0x0048d602
    8cfc:	01080000 	.word	0x01080000
    8d00:	00003643 	.word	0x00003643
    8d04:	67012f01 	.word	0x67012f01
	...
    8d10:	e3000000 	.word	0xe3000000
    8d14:	0c00002d 	.word	0x0c00002d
    8d18:	09000001 	.word	0x09000001
    8d1c:	2b01006d 	.word	0x2b01006d
    8d20:	00000067 	.word	0x00000067
    8d24:	00002e02 	.word	0x00002e02
    8d28:	01006309 	.word	0x01006309
    8d2c:	0000412b 	.word	0x0000412b
    8d30:	002e3600 	.word	0x002e3600
    8d34:	006e0900 	.word	0x006e0900
    8d38:	007d2b01 	.word	0x007d2b01
    8d3c:	2e5f0000 	.word	0x2e5f0000
    8d40:	730a0000 	.word	0x730a0000
    8d44:	703a0100 	.word	0x703a0100
    8d48:	93000000 	.word	0x93000000
    8d4c:	0b00002e 	.word	0x0b00002e
    8d50:	3b010069 	.word	0x3b010069
    8d54:	00000041 	.word	0x00000041
    8d58:	00364a0c 	.word	0x00364a0c
    8d5c:	693c0100 	.word	0x693c0100
    8d60:	b1000000 	.word	0xb1000000
    8d64:	0c00002e 	.word	0x0c00002e
    8d68:	000035ca 	.word	0x000035ca
    8d6c:	010c3d01 	.word	0x010c3d01
    8d70:	2eda0000 	.word	0x2eda0000
    8d74:	640d0000 	.word	0x640d0000
    8d78:	483e0100 	.word	0x483e0100
    8d7c:	01000000 	.word	0x01000000
    8d80:	04060055 	.word	0x04060055
    8d84:	00000069 	.word	0x00000069
    8d88:	0009a100 	.word	0x0009a100
    8d8c:	dd000200 	.word	0xdd000200
    8d90:	0400001e 	.word	0x0400001e
    8d94:	00000001 	.word	0x00000001
    8d98:	36510100 	.word	0x36510100
    8d9c:	2fd20000 	.word	0x2fd20000
	...
    8da8:	1f300000 	.word	0x1f300000
    8dac:	04020000 	.word	0x04020000
    8db0:	746e6905 	.word	0x746e6905
    8db4:	07040300 	.word	0x07040300
    8db8:	00003048 	.word	0x00003048
    8dbc:	c0060103 	.word	0xc0060103
    8dc0:	03000000 	.word	0x03000000
    8dc4:	00be0801 	.word	0x00be0801
    8dc8:	02030000 	.word	0x02030000
    8dcc:	00003f05 	.word	0x00003f05
    8dd0:	07020300 	.word	0x07020300
    8dd4:	0000013a 	.word	0x0000013a
    8dd8:	c4050803 	.word	0xc4050803
    8ddc:	0300002f 	.word	0x0300002f
    8de0:	303e0708 	.word	0x303e0708
    8de4:	a0040000 	.word	0xa0040000
    8de8:	02000032 	.word	0x02000032
    8dec:	00002507 	.word	0x00002507
    8df0:	05040300 	.word	0x05040300
    8df4:	00002fc9 	.word	0x00002fc9
    8df8:	00334f04 	.word	0x00334f04
    8dfc:	682c0300 	.word	0x682c0300
    8e00:	05000000 	.word	0x05000000
    8e04:	00003248 	.word	0x00003248
    8e08:	2c016304 	.word	0x2c016304
    8e0c:	06000000 	.word	0x06000000
    8e10:	a5470304 	.word	0xa5470304
    8e14:	07000000 	.word	0x07000000
    8e18:	00003242 	.word	0x00003242
    8e1c:	007a4803 	.word	0x007a4803
    8e20:	f4070000 	.word	0xf4070000
    8e24:	03000031 	.word	0x03000031
    8e28:	0000a549 	.word	0x0000a549
    8e2c:	3a080000 	.word	0x3a080000
    8e30:	b5000000 	.word	0xb5000000
    8e34:	09000000 	.word	0x09000000
    8e38:	000000b5 	.word	0x000000b5
    8e3c:	040a0003 	.word	0x040a0003
    8e40:	03080b07 	.word	0x03080b07
    8e44:	0000dd44 	.word	0x0000dd44
    8e48:	33390c00 	.word	0x33390c00
    8e4c:	45030000 	.word	0x45030000
    8e50:	00000025 	.word	0x00000025
    8e54:	0c002302 	.word	0x0c002302
    8e58:	00003341 	.word	0x00003341
    8e5c:	00864a03 	.word	0x00864a03
    8e60:	23020000 	.word	0x23020000
    8e64:	d5040004 	.word	0xd5040004
    8e68:	03000032 	.word	0x03000032
    8e6c:	0000b84b 	.word	0x0000b84b
    8e70:	31c60400 	.word	0x31c60400
    8e74:	4f030000 	.word	0x4f030000
    8e78:	0000005d 	.word	0x0000005d
    8e7c:	8204040d 	.word	0x8204040d
    8e80:	05000033 	.word	0x05000033
    8e84:	00010015 	.word	0x00010015
    8e88:	07040300 	.word	0x07040300
    8e8c:	00003043 	.word	0x00003043
    8e90:	0031d70e 	.word	0x0031d70e
    8e94:	2d051800 	.word	0x2d051800
    8e98:	00000166 	.word	0x00000166
    8e9c:	0032ed0c 	.word	0x0032ed0c
    8ea0:	662e0500 	.word	0x662e0500
    8ea4:	02000001 	.word	0x02000001
    8ea8:	5f0f0023 	.word	0x5f0f0023
    8eac:	2f05006b 	.word	0x2f05006b
    8eb0:	00000025 	.word	0x00000025
    8eb4:	0c042302 	.word	0x0c042302
    8eb8:	00003324 	.word	0x00003324
    8ebc:	00252f05 	.word	0x00252f05
    8ec0:	23020000 	.word	0x23020000
    8ec4:	31c00c08 	.word	0x31c00c08
    8ec8:	2f050000 	.word	0x2f050000
    8ecc:	00000025 	.word	0x00000025
    8ed0:	0c0c2302 	.word	0x0c0c2302
    8ed4:	000033ce 	.word	0x000033ce
    8ed8:	00252f05 	.word	0x00252f05
    8edc:	23020000 	.word	0x23020000
    8ee0:	785f0f10 	.word	0x785f0f10
    8ee4:	6c300500 	.word	0x6c300500
    8ee8:	02000001 	.word	0x02000001
    8eec:	10001423 	.word	0x10001423
    8ef0:	00010704 	.word	0x00010704
    8ef4:	00f50800 	.word	0x00f50800
    8ef8:	017c0000 	.word	0x017c0000
    8efc:	b5090000 	.word	0xb5090000
    8f00:	00000000 	.word	0x00000000
    8f04:	31ef0e00 	.word	0x31ef0e00
    8f08:	05240000 	.word	0x05240000
    8f0c:	00020735 	.word	0x00020735
    8f10:	31230c00 	.word	0x31230c00
    8f14:	36050000 	.word	0x36050000
    8f18:	00000025 	.word	0x00000025
    8f1c:	0c002302 	.word	0x0c002302
    8f20:	0000335e 	.word	0x0000335e
    8f24:	00253705 	.word	0x00253705
    8f28:	23020000 	.word	0x23020000
    8f2c:	31380c04 	.word	0x31380c04
    8f30:	38050000 	.word	0x38050000
    8f34:	00000025 	.word	0x00000025
    8f38:	0c082302 	.word	0x0c082302
    8f3c:	00003447 	.word	0x00003447
    8f40:	00253905 	.word	0x00253905
    8f44:	23020000 	.word	0x23020000
    8f48:	32730c0c 	.word	0x32730c0c
    8f4c:	3a050000 	.word	0x3a050000
    8f50:	00000025 	.word	0x00000025
    8f54:	0c102302 	.word	0x0c102302
    8f58:	00003262 	.word	0x00003262
    8f5c:	00253b05 	.word	0x00253b05
    8f60:	23020000 	.word	0x23020000
    8f64:	33d30c14 	.word	0x33d30c14
    8f68:	3c050000 	.word	0x3c050000
    8f6c:	00000025 	.word	0x00000025
    8f70:	0c182302 	.word	0x0c182302
    8f74:	000032b7 	.word	0x000032b7
    8f78:	00253d05 	.word	0x00253d05
    8f7c:	23020000 	.word	0x23020000
    8f80:	340e0c1c 	.word	0x340e0c1c
    8f84:	3e050000 	.word	0x3e050000
    8f88:	00000025 	.word	0x00000025
    8f8c:	00202302 	.word	0x00202302
    8f90:	00314711 	.word	0x00314711
    8f94:	05010800 	.word	0x05010800
    8f98:	00025047 	.word	0x00025047
    8f9c:	31b30c00 	.word	0x31b30c00
    8fa0:	48050000 	.word	0x48050000
    8fa4:	00000250 	.word	0x00000250
    8fa8:	0c002302 	.word	0x0c002302
    8fac:	00003085 	.word	0x00003085
    8fb0:	02504905 	.word	0x02504905
    8fb4:	23030000 	.word	0x23030000
    8fb8:	740c0180 	.word	0x740c0180
    8fbc:	05000033 	.word	0x05000033
    8fc0:	0000f54b 	.word	0x0000f54b
    8fc4:	80230300 	.word	0x80230300
    8fc8:	316c0c02 	.word	0x316c0c02
    8fcc:	4e050000 	.word	0x4e050000
    8fd0:	000000f5 	.word	0x000000f5
    8fd4:	02842303 	.word	0x02842303
    8fd8:	00f30800 	.word	0x00f30800
    8fdc:	02600000 	.word	0x02600000
    8fe0:	b5090000 	.word	0xb5090000
    8fe4:	1f000000 	.word	0x1f000000
    8fe8:	307d1100 	.word	0x307d1100
    8fec:	01900000 	.word	0x01900000
    8ff0:	02a75905 	.word	0x02a75905
    8ff4:	ed0c0000 	.word	0xed0c0000
    8ff8:	05000032 	.word	0x05000032
    8ffc:	0002a75a 	.word	0x0002a75a
    9000:	00230200 	.word	0x00230200
    9004:	0033050c 	.word	0x0033050c
    9008:	255b0500 	.word	0x255b0500
    900c:	02000000 	.word	0x02000000
    9010:	bb0c0423 	.word	0xbb0c0423
    9014:	05000031 	.word	0x05000031
    9018:	0002ad5d 	.word	0x0002ad5d
    901c:	08230200 	.word	0x08230200
    9020:	0031470c 	.word	0x0031470c
    9024:	075e0500 	.word	0x075e0500
    9028:	03000002 	.word	0x03000002
    902c:	00018823 	.word	0x00018823
    9030:	02600410 	.word	0x02600410
    9034:	bf080000 	.word	0xbf080000
    9038:	bd000002 	.word	0xbd000002
    903c:	09000002 	.word	0x09000002
    9040:	000000b5 	.word	0x000000b5
    9044:	0112001f 	.word	0x0112001f
    9048:	02bd0410 	.word	0x02bd0410
    904c:	c10e0000 	.word	0xc10e0000
    9050:	08000032 	.word	0x08000032
    9054:	02ee6905 	.word	0x02ee6905
    9058:	320c0000 	.word	0x320c0000
    905c:	05000031 	.word	0x05000031
    9060:	0002ee6a 	.word	0x0002ee6a
    9064:	00230200 	.word	0x00230200
    9068:	0030c40c 	.word	0x0030c40c
    906c:	256b0500 	.word	0x256b0500
    9070:	02000000 	.word	0x02000000
    9074:	10000423 	.word	0x10000423
    9078:	00003a04 	.word	0x00003a04
    907c:	32e00e00 	.word	0x32e00e00
    9080:	055c0000 	.word	0x055c0000
    9084:	000432a9 	.word	0x000432a9
    9088:	705f0f00 	.word	0x705f0f00
    908c:	eeaa0500 	.word	0xeeaa0500
    9090:	02000002 	.word	0x02000002
    9094:	5f0f0023 	.word	0x5f0f0023
    9098:	ab050072 	.word	0xab050072
    909c:	00000025 	.word	0x00000025
    90a0:	0f042302 	.word	0x0f042302
    90a4:	0500775f 	.word	0x0500775f
    90a8:	000025ac 	.word	0x000025ac
    90ac:	08230200 	.word	0x08230200
    90b0:	0031650c 	.word	0x0031650c
    90b4:	41ad0500 	.word	0x41ad0500
    90b8:	02000000 	.word	0x02000000
    90bc:	0b0c0c23 	.word	0x0b0c0c23
    90c0:	05000032 	.word	0x05000032
    90c4:	000041ae 	.word	0x000041ae
    90c8:	0e230200 	.word	0x0e230200
    90cc:	66625f0f 	.word	0x66625f0f
    90d0:	c5af0500 	.word	0xc5af0500
    90d4:	02000002 	.word	0x02000002
    90d8:	fd0c1023 	.word	0xfd0c1023
    90dc:	05000030 	.word	0x05000030
    90e0:	000025b0 	.word	0x000025b0
    90e4:	18230200 	.word	0x18230200
    90e8:	0031550c 	.word	0x0031550c
    90ec:	f3b70500 	.word	0xf3b70500
    90f0:	02000000 	.word	0x02000000
    90f4:	df0c1c23 	.word	0xdf0c1c23
    90f8:	05000031 	.word	0x05000031
    90fc:	0005c1b9 	.word	0x0005c1b9
    9100:	20230200 	.word	0x20230200
    9104:	00325b0c 	.word	0x00325b0c
    9108:	f1bb0500 	.word	0xf1bb0500
    910c:	02000005 	.word	0x02000005
    9110:	490c2423 	.word	0x490c2423
    9114:	05000033 	.word	0x05000033
    9118:	000616bd 	.word	0x000616bd
    911c:	28230200 	.word	0x28230200
    9120:	0034280c 	.word	0x0034280c
    9124:	31be0500 	.word	0x31be0500
    9128:	02000006 	.word	0x02000006
    912c:	5f0f2c23 	.word	0x5f0f2c23
    9130:	05006275 	.word	0x05006275
    9134:	0002c5c1 	.word	0x0002c5c1
    9138:	30230200 	.word	0x30230200
    913c:	70755f0f 	.word	0x70755f0f
    9140:	eec20500 	.word	0xeec20500
    9144:	02000002 	.word	0x02000002
    9148:	5f0f3823 	.word	0x5f0f3823
    914c:	05007275 	.word	0x05007275
    9150:	000025c3 	.word	0x000025c3
    9154:	3c230200 	.word	0x3c230200
    9158:	00312c0c 	.word	0x00312c0c
    915c:	37c60500 	.word	0x37c60500
    9160:	02000006 	.word	0x02000006
    9164:	000c4023 	.word	0x000c4023
    9168:	05000034 	.word	0x05000034
    916c:	000647c7 	.word	0x000647c7
    9170:	43230200 	.word	0x43230200
    9174:	626c5f0f 	.word	0x626c5f0f
    9178:	c5ca0500 	.word	0xc5ca0500
    917c:	02000002 	.word	0x02000002
    9180:	7b0c4423 	.word	0x7b0c4423
    9184:	05000031 	.word	0x05000031
    9188:	000025cd 	.word	0x000025cd
    918c:	4c230200 	.word	0x4c230200
    9190:	00318c0c 	.word	0x00318c0c
    9194:	25ce0500 	.word	0x25ce0500
    9198:	02000000 	.word	0x02000000
    919c:	570c5023 	.word	0x570c5023
    91a0:	05000034 	.word	0x05000034
    91a4:	000451d1 	.word	0x000451d1
    91a8:	54230200 	.word	0x54230200
    91ac:	00324f0c 	.word	0x00324f0c
    91b0:	e8d50500 	.word	0xe8d50500
    91b4:	02000000 	.word	0x02000000
    91b8:	13005823 	.word	0x13005823
    91bc:	00002501 	.word	0x00002501
    91c0:	00045100 	.word	0x00045100
    91c4:	04511400 	.word	0x04511400
    91c8:	f3140000 	.word	0xf3140000
    91cc:	14000000 	.word	0x14000000
    91d0:	000005b4 	.word	0x000005b4
    91d4:	00002514 	.word	0x00002514
    91d8:	04100000 	.word	0x04100000
    91dc:	00000457 	.word	0x00000457
    91e0:	00332c11 	.word	0x00332c11
    91e4:	05040000 	.word	0x05040000
    91e8:	0005b425 	.word	0x0005b425
    91ec:	33571500 	.word	0x33571500
    91f0:	41050000 	.word	0x41050000
    91f4:	00002502 	.word	0x00002502
    91f8:	00230200 	.word	0x00230200
    91fc:	00317415 	.word	0x00317415
    9200:	02460500 	.word	0x02460500
    9204:	000006a4 	.word	0x000006a4
    9208:	15042302 	.word	0x15042302
    920c:	000031fb 	.word	0x000031fb
    9210:	a4024605 	.word	0xa4024605
    9214:	02000006 	.word	0x02000006
    9218:	cf150823 	.word	0xcf150823
    921c:	05000031 	.word	0x05000031
    9220:	06a40246 	.word	0x06a40246
    9224:	23020000 	.word	0x23020000
    9228:	3300150c 	.word	0x3300150c
    922c:	48050000 	.word	0x48050000
    9230:	00002502 	.word	0x00002502
    9234:	10230200 	.word	0x10230200
    9238:	0030d215 	.word	0x0030d215
    923c:	02490500 	.word	0x02490500
    9240:	000008af 	.word	0x000008af
    9244:	15142302 	.word	0x15142302
    9248:	000033aa 	.word	0x000033aa
    924c:	25024b05 	.word	0x25024b05
    9250:	02000000 	.word	0x02000000
    9254:	0a153023 	.word	0x0a153023
    9258:	05000033 	.word	0x05000033
    925c:	05e6024c 	.word	0x05e6024c
    9260:	23020000 	.word	0x23020000
    9264:	327c1534 	.word	0x327c1534
    9268:	4e050000 	.word	0x4e050000
    926c:	00002502 	.word	0x00002502
    9270:	38230200 	.word	0x38230200
    9274:	00331a15 	.word	0x00331a15
    9278:	02500500 	.word	0x02500500
    927c:	000008cb 	.word	0x000008cb
    9280:	153c2302 	.word	0x153c2302
    9284:	0000323a 	.word	0x0000323a
    9288:	66025305 	.word	0x66025305
    928c:	02000001 	.word	0x02000001
    9290:	e5154023 	.word	0xe5154023
    9294:	05000031 	.word	0x05000031
    9298:	00250254 	.word	0x00250254
    929c:	23020000 	.word	0x23020000
    92a0:	34421544 	.word	0x34421544
    92a4:	55050000 	.word	0x55050000
    92a8:	00016602 	.word	0x00016602
    92ac:	48230200 	.word	0x48230200
    92b0:	00329615 	.word	0x00329615
    92b4:	02560500 	.word	0x02560500
    92b8:	000008d1 	.word	0x000008d1
    92bc:	154c2302 	.word	0x154c2302
    92c0:	00003203 	.word	0x00003203
    92c4:	25025905 	.word	0x25025905
    92c8:	02000000 	.word	0x02000000
    92cc:	84155023 	.word	0x84155023
    92d0:	05000031 	.word	0x05000031
    92d4:	05b4025a 	.word	0x05b4025a
    92d8:	23020000 	.word	0x23020000
    92dc:	32b21554 	.word	0x32b21554
    92e0:	7c050000 	.word	0x7c050000
    92e4:	00088d02 	.word	0x00088d02
    92e8:	58230200 	.word	0x58230200
    92ec:	00307d15 	.word	0x00307d15
    92f0:	027f0500 	.word	0x027f0500
    92f4:	000002a7 	.word	0x000002a7
    92f8:	02c82303 	.word	0x02c82303
    92fc:	00321815 	.word	0x00321815
    9300:	02800500 	.word	0x02800500
    9304:	00000260 	.word	0x00000260
    9308:	02cc2303 	.word	0x02cc2303
    930c:	0033f615 	.word	0x0033f615
    9310:	02830500 	.word	0x02830500
    9314:	000008e3 	.word	0x000008e3
    9318:	05dc2303 	.word	0x05dc2303
    931c:	00315d15 	.word	0x00315d15
    9320:	02880500 	.word	0x02880500
    9324:	00000663 	.word	0x00000663
    9328:	05e02303 	.word	0x05e02303
    932c:	00314215 	.word	0x00314215
    9330:	02890500 	.word	0x02890500
    9334:	000008ef 	.word	0x000008ef
    9338:	05ec2303 	.word	0x05ec2303
    933c:	ba041000 	.word	0xba041000
    9340:	03000005 	.word	0x03000005
    9344:	00c70801 	.word	0x00c70801
    9348:	04100000 	.word	0x04100000
    934c:	00000432 	.word	0x00000432
    9350:	00250113 	.word	0x00250113
    9354:	05e60000 	.word	0x05e60000
    9358:	51140000 	.word	0x51140000
    935c:	14000004 	.word	0x14000004
    9360:	000000f3 	.word	0x000000f3
    9364:	0005e614 	.word	0x0005e614
    9368:	00251400 	.word	0x00251400
    936c:	10000000 	.word	0x10000000
    9370:	0005ec04 	.word	0x0005ec04
    9374:	05ba1600 	.word	0x05ba1600
    9378:	04100000 	.word	0x04100000
    937c:	000005c7 	.word	0x000005c7
    9380:	006f0113 	.word	0x006f0113
    9384:	06160000 	.word	0x06160000
    9388:	51140000 	.word	0x51140000
    938c:	14000004 	.word	0x14000004
    9390:	000000f3 	.word	0x000000f3
    9394:	00006f14 	.word	0x00006f14
    9398:	00251400 	.word	0x00251400
    939c:	10000000 	.word	0x10000000
    93a0:	0005f704 	.word	0x0005f704
    93a4:	25011300 	.word	0x25011300
    93a8:	31000000 	.word	0x31000000
    93ac:	14000006 	.word	0x14000006
    93b0:	00000451 	.word	0x00000451
    93b4:	0000f314 	.word	0x0000f314
    93b8:	04100000 	.word	0x04100000
    93bc:	0000061c 	.word	0x0000061c
    93c0:	00003a08 	.word	0x00003a08
    93c4:	00064700 	.word	0x00064700
    93c8:	00b50900 	.word	0x00b50900
    93cc:	00020000 	.word	0x00020000
    93d0:	00003a08 	.word	0x00003a08
    93d4:	00065700 	.word	0x00065700
    93d8:	00b50900 	.word	0x00b50900
    93dc:	00000000 	.word	0x00000000
    93e0:	0032ce05 	.word	0x0032ce05
    93e4:	010e0500 	.word	0x010e0500
    93e8:	000002f4 	.word	0x000002f4
    93ec:	0033dd17 	.word	0x0033dd17
    93f0:	13050c00 	.word	0x13050c00
    93f4:	00069e01 	.word	0x00069e01
    93f8:	32ed1500 	.word	0x32ed1500
    93fc:	14050000 	.word	0x14050000
    9400:	00069e01 	.word	0x00069e01
    9404:	00230200 	.word	0x00230200
    9408:	00321115 	.word	0x00321115
    940c:	01150500 	.word	0x01150500
    9410:	00000025 	.word	0x00000025
    9414:	15042302 	.word	0x15042302
    9418:	000032c8 	.word	0x000032c8
    941c:	a4011605 	.word	0xa4011605
    9420:	02000006 	.word	0x02000006
    9424:	10000823 	.word	0x10000823
    9428:	00066304 	.word	0x00066304
    942c:	57041000 	.word	0x57041000
    9430:	17000006 	.word	0x17000006
    9434:	000030ca 	.word	0x000030ca
    9438:	012e050e 	.word	0x012e050e
    943c:	000006e5 	.word	0x000006e5
    9440:	00333315 	.word	0x00333315
    9444:	012f0500 	.word	0x012f0500
    9448:	000006e5 	.word	0x000006e5
    944c:	15002302 	.word	0x15002302
    9450:	00003255 	.word	0x00003255
    9454:	e5013005 	.word	0xe5013005
    9458:	02000006 	.word	0x02000006
    945c:	7d150623 	.word	0x7d150623
    9460:	05000033 	.word	0x05000033
    9464:	00480131 	.word	0x00480131
    9468:	23020000 	.word	0x23020000
    946c:	4808000c 	.word	0x4808000c
    9470:	f5000000 	.word	0xf5000000
    9474:	09000006 	.word	0x09000006
    9478:	000000b5 	.word	0x000000b5
    947c:	d0180002 	.word	0xd0180002
    9480:	15025f05 	.word	0x15025f05
    9484:	15000008 	.word	0x15000008
    9488:	000033c1 	.word	0x000033c1
    948c:	2c026005 	.word	0x2c026005
    9490:	02000000 	.word	0x02000000
    9494:	67150023 	.word	0x67150023
    9498:	05000033 	.word	0x05000033
    949c:	05b40261 	.word	0x05b40261
    94a0:	23020000 	.word	0x23020000
    94a4:	322d1504 	.word	0x322d1504
    94a8:	62050000 	.word	0x62050000
    94ac:	00081502 	.word	0x00081502
    94b0:	08230200 	.word	0x08230200
    94b4:	00341915 	.word	0x00341915
    94b8:	02630500 	.word	0x02630500
    94bc:	0000017c 	.word	0x0000017c
    94c0:	15242302 	.word	0x15242302
    94c4:	00003287 	.word	0x00003287
    94c8:	25026405 	.word	0x25026405
    94cc:	02000000 	.word	0x02000000
    94d0:	e8154823 	.word	0xe8154823
    94d4:	05000032 	.word	0x05000032
    94d8:	00560265 	.word	0x00560265
    94dc:	23020000 	.word	0x23020000
    94e0:	342f1550 	.word	0x342f1550
    94e4:	66050000 	.word	0x66050000
    94e8:	0006aa02 	.word	0x0006aa02
    94ec:	58230200 	.word	0x58230200
    94f0:	0032f315 	.word	0x0032f315
    94f4:	02670500 	.word	0x02670500
    94f8:	000000dd 	.word	0x000000dd
    94fc:	15682302 	.word	0x15682302
    9500:	00003434 	.word	0x00003434
    9504:	dd026805 	.word	0xdd026805
    9508:	02000000 	.word	0x02000000
    950c:	15157023 	.word	0x15157023
    9510:	05000031 	.word	0x05000031
    9514:	00dd0269 	.word	0x00dd0269
    9518:	23020000 	.word	0x23020000
    951c:	33ec1578 	.word	0x33ec1578
    9520:	6a050000 	.word	0x6a050000
    9524:	00082502 	.word	0x00082502
    9528:	80230300 	.word	0x80230300
    952c:	32211501 	.word	0x32211501
    9530:	6b050000 	.word	0x6b050000
    9534:	00083502 	.word	0x00083502
    9538:	88230300 	.word	0x88230300
    953c:	338a1501 	.word	0x338a1501
    9540:	6c050000 	.word	0x6c050000
    9544:	00002502 	.word	0x00002502
    9548:	a0230300 	.word	0xa0230300
    954c:	31a51501 	.word	0x31a51501
    9550:	6d050000 	.word	0x6d050000
    9554:	0000dd02 	.word	0x0000dd02
    9558:	a4230300 	.word	0xa4230300
    955c:	31061501 	.word	0x31061501
    9560:	6e050000 	.word	0x6e050000
    9564:	0000dd02 	.word	0x0000dd02
    9568:	ac230300 	.word	0xac230300
    956c:	31941501 	.word	0x31941501
    9570:	6f050000 	.word	0x6f050000
    9574:	0000dd02 	.word	0x0000dd02
    9578:	b4230300 	.word	0xb4230300
    957c:	30dd1501 	.word	0x30dd1501
    9580:	70050000 	.word	0x70050000
    9584:	0000dd02 	.word	0x0000dd02
    9588:	bc230300 	.word	0xbc230300
    958c:	30ec1501 	.word	0x30ec1501
    9590:	71050000 	.word	0x71050000
    9594:	0000dd02 	.word	0x0000dd02
    9598:	c4230300 	.word	0xc4230300
    959c:	ba080001 	.word	0xba080001
    95a0:	25000005 	.word	0x25000005
    95a4:	09000008 	.word	0x09000008
    95a8:	000000b5 	.word	0x000000b5
    95ac:	ba080019 	.word	0xba080019
    95b0:	35000005 	.word	0x35000005
    95b4:	09000008 	.word	0x09000008
    95b8:	000000b5 	.word	0x000000b5
    95bc:	ba080007 	.word	0xba080007
    95c0:	45000005 	.word	0x45000005
    95c4:	09000008 	.word	0x09000008
    95c8:	000000b5 	.word	0x000000b5
    95cc:	f0180017 	.word	0xf0180017
    95d0:	6d027705 	.word	0x6d027705
    95d4:	15000008 	.word	0x15000008
    95d8:	0000326c 	.word	0x0000326c
    95dc:	6d027905 	.word	0x6d027905
    95e0:	02000008 	.word	0x02000008
    95e4:	e3150023 	.word	0xe3150023
    95e8:	05000033 	.word	0x05000033
    95ec:	087d027a 	.word	0x087d027a
    95f0:	23020000 	.word	0x23020000
    95f4:	ee080078 	.word	0xee080078
    95f8:	7d000002 	.word	0x7d000002
    95fc:	09000008 	.word	0x09000008
    9600:	000000b5 	.word	0x000000b5
    9604:	2c08001d 	.word	0x2c08001d
    9608:	8d000000 	.word	0x8d000000
    960c:	09000008 	.word	0x09000008
    9610:	000000b5 	.word	0x000000b5
    9614:	f019001d 	.word	0xf019001d
    9618:	af025d05 	.word	0xaf025d05
    961c:	1a000008 	.word	0x1a000008
    9620:	0000332c 	.word	0x0000332c
    9624:	f5027205 	.word	0xf5027205
    9628:	1a000006 	.word	0x1a000006
    962c:	00003406 	.word	0x00003406
    9630:	45027b05 	.word	0x45027b05
    9634:	00000008 	.word	0x00000008
    9638:	0005ba08 	.word	0x0005ba08
    963c:	0008bf00 	.word	0x0008bf00
    9640:	00b50900 	.word	0x00b50900
    9644:	00180000 	.word	0x00180000
    9648:	08cb011b 	.word	0x08cb011b
    964c:	51140000 	.word	0x51140000
    9650:	00000004 	.word	0x00000004
    9654:	08bf0410 	.word	0x08bf0410
    9658:	04100000 	.word	0x04100000
    965c:	00000166 	.word	0x00000166
    9660:	08e3011b 	.word	0x08e3011b
    9664:	25140000 	.word	0x25140000
    9668:	00000000 	.word	0x00000000
    966c:	08e90410 	.word	0x08e90410
    9670:	04100000 	.word	0x04100000
    9674:	000008d7 	.word	0x000008d7
    9678:	00065708 	.word	0x00065708
    967c:	0008ff00 	.word	0x0008ff00
    9680:	00b50900 	.word	0x00b50900
    9684:	00020000 	.word	0x00020000
    9688:	00306a1c 	.word	0x00306a1c
    968c:	06060100 	.word	0x06060100
    9690:	0000091e 	.word	0x0000091e
    9694:	0030791d 	.word	0x0030791d
    9698:	5e1d0000 	.word	0x5e1d0000
    969c:	01000030 	.word	0x01000030
    96a0:	0030551d 	.word	0x0030551d
    96a4:	1e000200 	.word	0x1e000200
    96a8:	00368d01 	.word	0x00368d01
    96ac:	01170100 	.word	0x01170100
    96b0:	00000025 	.word	0x00000025
	...
    96bc:	00002f0e 	.word	0x00002f0e
    96c0:	0000098b 	.word	0x0000098b
    96c4:	0036881f 	.word	0x0036881f
    96c8:	25110100 	.word	0x25110100
    96cc:	2d000000 	.word	0x2d000000
    96d0:	2000002f 	.word	0x2000002f
    96d4:	01006e66 	.word	0x01006e66
    96d8:	0002bf11 	.word	0x0002bf11
    96dc:	002f4b00 	.word	0x002f4b00
    96e0:	72612000 	.word	0x72612000
    96e4:	11010067 	.word	0x11010067
    96e8:	000000f3 	.word	0x000000f3
    96ec:	00002f69 	.word	0x00002f69
    96f0:	01006420 	.word	0x01006420
    96f4:	0000f311 	.word	0x0000f311
    96f8:	002f8700 	.word	0x002f8700
    96fc:	31502100 	.word	0x31502100
    9700:	18010000 	.word	0x18010000
    9704:	0000098b 	.word	0x0000098b
    9708:	01007022 	.word	0x01007022
    970c:	0002a719 	.word	0x0002a719
    9710:	005c0100 	.word	0x005c0100
    9714:	02070410 	.word	0x02070410
    9718:	97230000 	.word	0x97230000
    971c:	05000033 	.word	0x05000033
    9720:	099f0328 	.word	0x099f0328
    9724:	01010000 	.word	0x01010000
    9728:	00045116 	.word	0x00045116
    972c:	09ae0000 	.word	0x09ae0000
    9730:	00020000 	.word	0x00020000
    9734:	00002099 	.word	0x00002099
    9738:	00000104 	.word	0x00000104
    973c:	b2010000 	.word	0xb2010000
    9740:	d2000036 	.word	0xd2000036
    9744:	0000002f 	.word	0x0000002f
    9748:	00000000 	.word	0x00000000
    974c:	57000000 	.word	0x57000000
    9750:	02000020 	.word	0x02000020
    9754:	30480704 	.word	0x30480704
    9758:	01020000 	.word	0x01020000
    975c:	0000c006 	.word	0x0000c006
    9760:	08010200 	.word	0x08010200
    9764:	000000be 	.word	0x000000be
    9768:	3f050202 	.word	0x3f050202
    976c:	02000000 	.word	0x02000000
    9770:	013a0702 	.word	0x013a0702
    9774:	04030000 	.word	0x04030000
    9778:	746e6905 	.word	0x746e6905
    977c:	05080200 	.word	0x05080200
    9780:	00002fc4 	.word	0x00002fc4
    9784:	3e070802 	.word	0x3e070802
    9788:	04000030 	.word	0x04000030
    978c:	000032a0 	.word	0x000032a0
    9790:	00480702 	.word	0x00480702
    9794:	04020000 	.word	0x04020000
    9798:	002fc905 	.word	0x002fc905
    979c:	334f0400 	.word	0x334f0400
    97a0:	2c030000 	.word	0x2c030000
    97a4:	00000068 	.word	0x00000068
    97a8:	00324805 	.word	0x00324805
    97ac:	01630400 	.word	0x01630400
    97b0:	00000025 	.word	0x00000025
    97b4:	47030406 	.word	0x47030406
    97b8:	000000a5 	.word	0x000000a5
    97bc:	00324207 	.word	0x00324207
    97c0:	7a480300 	.word	0x7a480300
    97c4:	07000000 	.word	0x07000000
    97c8:	000031f4 	.word	0x000031f4
    97cc:	00a54903 	.word	0x00a54903
    97d0:	08000000 	.word	0x08000000
    97d4:	00000033 	.word	0x00000033
    97d8:	000000b5 	.word	0x000000b5
    97dc:	0000b509 	.word	0x0000b509
    97e0:	0a000300 	.word	0x0a000300
    97e4:	080b0704 	.word	0x080b0704
    97e8:	00dd4403 	.word	0x00dd4403
    97ec:	390c0000 	.word	0x390c0000
    97f0:	03000033 	.word	0x03000033
    97f4:	00004845 	.word	0x00004845
    97f8:	00230200 	.word	0x00230200
    97fc:	0033410c 	.word	0x0033410c
    9800:	864a0300 	.word	0x864a0300
    9804:	02000000 	.word	0x02000000
    9808:	04000423 	.word	0x04000423
    980c:	000032d5 	.word	0x000032d5
    9810:	00b84b03 	.word	0x00b84b03
    9814:	c6040000 	.word	0xc6040000
    9818:	03000031 	.word	0x03000031
    981c:	00005d4f 	.word	0x00005d4f
    9820:	04040d00 	.word	0x04040d00
    9824:	00003382 	.word	0x00003382
    9828:	01001505 	.word	0x01001505
    982c:	04020000 	.word	0x04020000
    9830:	00304307 	.word	0x00304307
    9834:	31d70e00 	.word	0x31d70e00
    9838:	05180000 	.word	0x05180000
    983c:	0001662d 	.word	0x0001662d
    9840:	32ed0c00 	.word	0x32ed0c00
    9844:	2e050000 	.word	0x2e050000
    9848:	00000166 	.word	0x00000166
    984c:	0f002302 	.word	0x0f002302
    9850:	05006b5f 	.word	0x05006b5f
    9854:	0000482f 	.word	0x0000482f
    9858:	04230200 	.word	0x04230200
    985c:	0033240c 	.word	0x0033240c
    9860:	482f0500 	.word	0x482f0500
    9864:	02000000 	.word	0x02000000
    9868:	c00c0823 	.word	0xc00c0823
    986c:	05000031 	.word	0x05000031
    9870:	0000482f 	.word	0x0000482f
    9874:	0c230200 	.word	0x0c230200
    9878:	0033ce0c 	.word	0x0033ce0c
    987c:	482f0500 	.word	0x482f0500
    9880:	02000000 	.word	0x02000000
    9884:	5f0f1023 	.word	0x5f0f1023
    9888:	30050078 	.word	0x30050078
    988c:	0000016c 	.word	0x0000016c
    9890:	00142302 	.word	0x00142302
    9894:	01070410 	.word	0x01070410
    9898:	f5080000 	.word	0xf5080000
    989c:	7c000000 	.word	0x7c000000
    98a0:	09000001 	.word	0x09000001
    98a4:	000000b5 	.word	0x000000b5
    98a8:	ef0e0000 	.word	0xef0e0000
    98ac:	24000031 	.word	0x24000031
    98b0:	02073505 	.word	0x02073505
    98b4:	230c0000 	.word	0x230c0000
    98b8:	05000031 	.word	0x05000031
    98bc:	00004836 	.word	0x00004836
    98c0:	00230200 	.word	0x00230200
    98c4:	00335e0c 	.word	0x00335e0c
    98c8:	48370500 	.word	0x48370500
    98cc:	02000000 	.word	0x02000000
    98d0:	380c0423 	.word	0x380c0423
    98d4:	05000031 	.word	0x05000031
    98d8:	00004838 	.word	0x00004838
    98dc:	08230200 	.word	0x08230200
    98e0:	0034470c 	.word	0x0034470c
    98e4:	48390500 	.word	0x48390500
    98e8:	02000000 	.word	0x02000000
    98ec:	730c0c23 	.word	0x730c0c23
    98f0:	05000032 	.word	0x05000032
    98f4:	0000483a 	.word	0x0000483a
    98f8:	10230200 	.word	0x10230200
    98fc:	0032620c 	.word	0x0032620c
    9900:	483b0500 	.word	0x483b0500
    9904:	02000000 	.word	0x02000000
    9908:	d30c1423 	.word	0xd30c1423
    990c:	05000033 	.word	0x05000033
    9910:	0000483c 	.word	0x0000483c
    9914:	18230200 	.word	0x18230200
    9918:	0032b70c 	.word	0x0032b70c
    991c:	483d0500 	.word	0x483d0500
    9920:	02000000 	.word	0x02000000
    9924:	0e0c1c23 	.word	0x0e0c1c23
    9928:	05000034 	.word	0x05000034
    992c:	0000483e 	.word	0x0000483e
    9930:	20230200 	.word	0x20230200
    9934:	31471100 	.word	0x31471100
    9938:	01080000 	.word	0x01080000
    993c:	02504705 	.word	0x02504705
    9940:	b30c0000 	.word	0xb30c0000
    9944:	05000031 	.word	0x05000031
    9948:	00025048 	.word	0x00025048
    994c:	00230200 	.word	0x00230200
    9950:	0030850c 	.word	0x0030850c
    9954:	50490500 	.word	0x50490500
    9958:	03000002 	.word	0x03000002
    995c:	0c018023 	.word	0x0c018023
    9960:	00003374 	.word	0x00003374
    9964:	00f54b05 	.word	0x00f54b05
    9968:	23030000 	.word	0x23030000
    996c:	6c0c0280 	.word	0x6c0c0280
    9970:	05000031 	.word	0x05000031
    9974:	0000f54e 	.word	0x0000f54e
    9978:	84230300 	.word	0x84230300
    997c:	f3080002 	.word	0xf3080002
    9980:	60000000 	.word	0x60000000
    9984:	09000002 	.word	0x09000002
    9988:	000000b5 	.word	0x000000b5
    998c:	7d11001f 	.word	0x7d11001f
    9990:	90000030 	.word	0x90000030
    9994:	a7590501 	.word	0xa7590501
    9998:	0c000002 	.word	0x0c000002
    999c:	000032ed 	.word	0x000032ed
    99a0:	02a75a05 	.word	0x02a75a05
    99a4:	23020000 	.word	0x23020000
    99a8:	33050c00 	.word	0x33050c00
    99ac:	5b050000 	.word	0x5b050000
    99b0:	00000048 	.word	0x00000048
    99b4:	0c042302 	.word	0x0c042302
    99b8:	000031bb 	.word	0x000031bb
    99bc:	02ad5d05 	.word	0x02ad5d05
    99c0:	23020000 	.word	0x23020000
    99c4:	31470c08 	.word	0x31470c08
    99c8:	5e050000 	.word	0x5e050000
    99cc:	00000207 	.word	0x00000207
    99d0:	01882303 	.word	0x01882303
    99d4:	60041000 	.word	0x60041000
    99d8:	08000002 	.word	0x08000002
    99dc:	000002bf 	.word	0x000002bf
    99e0:	000002bd 	.word	0x000002bd
    99e4:	0000b509 	.word	0x0000b509
    99e8:	12001f00 	.word	0x12001f00
    99ec:	bd041001 	.word	0xbd041001
    99f0:	0e000002 	.word	0x0e000002
    99f4:	000032c1 	.word	0x000032c1
    99f8:	ee690508 	.word	0xee690508
    99fc:	0c000002 	.word	0x0c000002
    9a00:	00003132 	.word	0x00003132
    9a04:	02ee6a05 	.word	0x02ee6a05
    9a08:	23020000 	.word	0x23020000
    9a0c:	30c40c00 	.word	0x30c40c00
    9a10:	6b050000 	.word	0x6b050000
    9a14:	00000048 	.word	0x00000048
    9a18:	00042302 	.word	0x00042302
    9a1c:	00330410 	.word	0x00330410
    9a20:	e00e0000 	.word	0xe00e0000
    9a24:	5c000032 	.word	0x5c000032
    9a28:	0432a905 	.word	0x0432a905
    9a2c:	5f0f0000 	.word	0x5f0f0000
    9a30:	aa050070 	.word	0xaa050070
    9a34:	000002ee 	.word	0x000002ee
    9a38:	0f002302 	.word	0x0f002302
    9a3c:	0500725f 	.word	0x0500725f
    9a40:	000048ab 	.word	0x000048ab
    9a44:	04230200 	.word	0x04230200
    9a48:	00775f0f 	.word	0x00775f0f
    9a4c:	0048ac05 	.word	0x0048ac05
    9a50:	23020000 	.word	0x23020000
    9a54:	31650c08 	.word	0x31650c08
    9a58:	ad050000 	.word	0xad050000
    9a5c:	0000003a 	.word	0x0000003a
    9a60:	0c0c2302 	.word	0x0c0c2302
    9a64:	0000320b 	.word	0x0000320b
    9a68:	003aae05 	.word	0x003aae05
    9a6c:	23020000 	.word	0x23020000
    9a70:	625f0f0e 	.word	0x625f0f0e
    9a74:	af050066 	.word	0xaf050066
    9a78:	000002c5 	.word	0x000002c5
    9a7c:	0c102302 	.word	0x0c102302
    9a80:	000030fd 	.word	0x000030fd
    9a84:	0048b005 	.word	0x0048b005
    9a88:	23020000 	.word	0x23020000
    9a8c:	31550c18 	.word	0x31550c18
    9a90:	b7050000 	.word	0xb7050000
    9a94:	000000f3 	.word	0x000000f3
    9a98:	0c1c2302 	.word	0x0c1c2302
    9a9c:	000031df 	.word	0x000031df
    9aa0:	05c1b905 	.word	0x05c1b905
    9aa4:	23020000 	.word	0x23020000
    9aa8:	325b0c20 	.word	0x325b0c20
    9aac:	bb050000 	.word	0xbb050000
    9ab0:	000005f1 	.word	0x000005f1
    9ab4:	0c242302 	.word	0x0c242302
    9ab8:	00003349 	.word	0x00003349
    9abc:	0616bd05 	.word	0x0616bd05
    9ac0:	23020000 	.word	0x23020000
    9ac4:	34280c28 	.word	0x34280c28
    9ac8:	be050000 	.word	0xbe050000
    9acc:	00000631 	.word	0x00000631
    9ad0:	0f2c2302 	.word	0x0f2c2302
    9ad4:	0062755f 	.word	0x0062755f
    9ad8:	02c5c105 	.word	0x02c5c105
    9adc:	23020000 	.word	0x23020000
    9ae0:	755f0f30 	.word	0x755f0f30
    9ae4:	c2050070 	.word	0xc2050070
    9ae8:	000002ee 	.word	0x000002ee
    9aec:	0f382302 	.word	0x0f382302
    9af0:	0072755f 	.word	0x0072755f
    9af4:	0048c305 	.word	0x0048c305
    9af8:	23020000 	.word	0x23020000
    9afc:	312c0c3c 	.word	0x312c0c3c
    9b00:	c6050000 	.word	0xc6050000
    9b04:	00000637 	.word	0x00000637
    9b08:	0c402302 	.word	0x0c402302
    9b0c:	00003400 	.word	0x00003400
    9b10:	0647c705 	.word	0x0647c705
    9b14:	23020000 	.word	0x23020000
    9b18:	6c5f0f43 	.word	0x6c5f0f43
    9b1c:	ca050062 	.word	0xca050062
    9b20:	000002c5 	.word	0x000002c5
    9b24:	0c442302 	.word	0x0c442302
    9b28:	0000317b 	.word	0x0000317b
    9b2c:	0048cd05 	.word	0x0048cd05
    9b30:	23020000 	.word	0x23020000
    9b34:	318c0c4c 	.word	0x318c0c4c
    9b38:	ce050000 	.word	0xce050000
    9b3c:	00000048 	.word	0x00000048
    9b40:	0c502302 	.word	0x0c502302
    9b44:	00003457 	.word	0x00003457
    9b48:	0451d105 	.word	0x0451d105
    9b4c:	23020000 	.word	0x23020000
    9b50:	324f0c54 	.word	0x324f0c54
    9b54:	d5050000 	.word	0xd5050000
    9b58:	000000e8 	.word	0x000000e8
    9b5c:	00582302 	.word	0x00582302
    9b60:	00480113 	.word	0x00480113
    9b64:	04510000 	.word	0x04510000
    9b68:	51140000 	.word	0x51140000
    9b6c:	14000004 	.word	0x14000004
    9b70:	000000f3 	.word	0x000000f3
    9b74:	0005b414 	.word	0x0005b414
    9b78:	00481400 	.word	0x00481400
    9b7c:	10000000 	.word	0x10000000
    9b80:	00045704 	.word	0x00045704
    9b84:	332c1100 	.word	0x332c1100
    9b88:	04000000 	.word	0x04000000
    9b8c:	05b42505 	.word	0x05b42505
    9b90:	57150000 	.word	0x57150000
    9b94:	05000033 	.word	0x05000033
    9b98:	00480241 	.word	0x00480241
    9b9c:	23020000 	.word	0x23020000
    9ba0:	31741500 	.word	0x31741500
    9ba4:	46050000 	.word	0x46050000
    9ba8:	0006a402 	.word	0x0006a402
    9bac:	04230200 	.word	0x04230200
    9bb0:	0031fb15 	.word	0x0031fb15
    9bb4:	02460500 	.word	0x02460500
    9bb8:	000006a4 	.word	0x000006a4
    9bbc:	15082302 	.word	0x15082302
    9bc0:	000031cf 	.word	0x000031cf
    9bc4:	a4024605 	.word	0xa4024605
    9bc8:	02000006 	.word	0x02000006
    9bcc:	00150c23 	.word	0x00150c23
    9bd0:	05000033 	.word	0x05000033
    9bd4:	00480248 	.word	0x00480248
    9bd8:	23020000 	.word	0x23020000
    9bdc:	30d21510 	.word	0x30d21510
    9be0:	49050000 	.word	0x49050000
    9be4:	0008af02 	.word	0x0008af02
    9be8:	14230200 	.word	0x14230200
    9bec:	0033aa15 	.word	0x0033aa15
    9bf0:	024b0500 	.word	0x024b0500
    9bf4:	00000048 	.word	0x00000048
    9bf8:	15302302 	.word	0x15302302
    9bfc:	0000330a 	.word	0x0000330a
    9c00:	e6024c05 	.word	0xe6024c05
    9c04:	02000005 	.word	0x02000005
    9c08:	7c153423 	.word	0x7c153423
    9c0c:	05000032 	.word	0x05000032
    9c10:	0048024e 	.word	0x0048024e
    9c14:	23020000 	.word	0x23020000
    9c18:	331a1538 	.word	0x331a1538
    9c1c:	50050000 	.word	0x50050000
    9c20:	0008cb02 	.word	0x0008cb02
    9c24:	3c230200 	.word	0x3c230200
    9c28:	00323a15 	.word	0x00323a15
    9c2c:	02530500 	.word	0x02530500
    9c30:	00000166 	.word	0x00000166
    9c34:	15402302 	.word	0x15402302
    9c38:	000031e5 	.word	0x000031e5
    9c3c:	48025405 	.word	0x48025405
    9c40:	02000000 	.word	0x02000000
    9c44:	42154423 	.word	0x42154423
    9c48:	05000034 	.word	0x05000034
    9c4c:	01660255 	.word	0x01660255
    9c50:	23020000 	.word	0x23020000
    9c54:	32961548 	.word	0x32961548
    9c58:	56050000 	.word	0x56050000
    9c5c:	0008d102 	.word	0x0008d102
    9c60:	4c230200 	.word	0x4c230200
    9c64:	00320315 	.word	0x00320315
    9c68:	02590500 	.word	0x02590500
    9c6c:	00000048 	.word	0x00000048
    9c70:	15502302 	.word	0x15502302
    9c74:	00003184 	.word	0x00003184
    9c78:	b4025a05 	.word	0xb4025a05
    9c7c:	02000005 	.word	0x02000005
    9c80:	b2155423 	.word	0xb2155423
    9c84:	05000032 	.word	0x05000032
    9c88:	088d027c 	.word	0x088d027c
    9c8c:	23020000 	.word	0x23020000
    9c90:	307d1558 	.word	0x307d1558
    9c94:	7f050000 	.word	0x7f050000
    9c98:	0002a702 	.word	0x0002a702
    9c9c:	c8230300 	.word	0xc8230300
    9ca0:	32181502 	.word	0x32181502
    9ca4:	80050000 	.word	0x80050000
    9ca8:	00026002 	.word	0x00026002
    9cac:	cc230300 	.word	0xcc230300
    9cb0:	33f61502 	.word	0x33f61502
    9cb4:	83050000 	.word	0x83050000
    9cb8:	0008e302 	.word	0x0008e302
    9cbc:	dc230300 	.word	0xdc230300
    9cc0:	315d1505 	.word	0x315d1505
    9cc4:	88050000 	.word	0x88050000
    9cc8:	00066302 	.word	0x00066302
    9ccc:	e0230300 	.word	0xe0230300
    9cd0:	31421505 	.word	0x31421505
    9cd4:	89050000 	.word	0x89050000
    9cd8:	0008ef02 	.word	0x0008ef02
    9cdc:	ec230300 	.word	0xec230300
    9ce0:	04100005 	.word	0x04100005
    9ce4:	000005ba 	.word	0x000005ba
    9ce8:	c7080102 	.word	0xc7080102
    9cec:	10000000 	.word	0x10000000
    9cf0:	00043204 	.word	0x00043204
    9cf4:	48011300 	.word	0x48011300
    9cf8:	e6000000 	.word	0xe6000000
    9cfc:	14000005 	.word	0x14000005
    9d00:	00000451 	.word	0x00000451
    9d04:	0000f314 	.word	0x0000f314
    9d08:	05e61400 	.word	0x05e61400
    9d0c:	48140000 	.word	0x48140000
    9d10:	00000000 	.word	0x00000000
    9d14:	05ec0410 	.word	0x05ec0410
    9d18:	ba160000 	.word	0xba160000
    9d1c:	10000005 	.word	0x10000005
    9d20:	0005c704 	.word	0x0005c704
    9d24:	6f011300 	.word	0x6f011300
    9d28:	16000000 	.word	0x16000000
    9d2c:	14000006 	.word	0x14000006
    9d30:	00000451 	.word	0x00000451
    9d34:	0000f314 	.word	0x0000f314
    9d38:	006f1400 	.word	0x006f1400
    9d3c:	48140000 	.word	0x48140000
    9d40:	00000000 	.word	0x00000000
    9d44:	05f70410 	.word	0x05f70410
    9d48:	01130000 	.word	0x01130000
    9d4c:	00000048 	.word	0x00000048
    9d50:	00000631 	.word	0x00000631
    9d54:	00045114 	.word	0x00045114
    9d58:	00f31400 	.word	0x00f31400
    9d5c:	10000000 	.word	0x10000000
    9d60:	00061c04 	.word	0x00061c04
    9d64:	00330800 	.word	0x00330800
    9d68:	06470000 	.word	0x06470000
    9d6c:	b5090000 	.word	0xb5090000
    9d70:	02000000 	.word	0x02000000
    9d74:	00330800 	.word	0x00330800
    9d78:	06570000 	.word	0x06570000
    9d7c:	b5090000 	.word	0xb5090000
    9d80:	00000000 	.word	0x00000000
    9d84:	32ce0500 	.word	0x32ce0500
    9d88:	0e050000 	.word	0x0e050000
    9d8c:	0002f401 	.word	0x0002f401
    9d90:	33dd1700 	.word	0x33dd1700
    9d94:	050c0000 	.word	0x050c0000
    9d98:	069e0113 	.word	0x069e0113
    9d9c:	ed150000 	.word	0xed150000
    9da0:	05000032 	.word	0x05000032
    9da4:	069e0114 	.word	0x069e0114
    9da8:	23020000 	.word	0x23020000
    9dac:	32111500 	.word	0x32111500
    9db0:	15050000 	.word	0x15050000
    9db4:	00004801 	.word	0x00004801
    9db8:	04230200 	.word	0x04230200
    9dbc:	0032c815 	.word	0x0032c815
    9dc0:	01160500 	.word	0x01160500
    9dc4:	000006a4 	.word	0x000006a4
    9dc8:	00082302 	.word	0x00082302
    9dcc:	06630410 	.word	0x06630410
    9dd0:	04100000 	.word	0x04100000
    9dd4:	00000657 	.word	0x00000657
    9dd8:	0030ca17 	.word	0x0030ca17
    9ddc:	2e050e00 	.word	0x2e050e00
    9de0:	0006e501 	.word	0x0006e501
    9de4:	33331500 	.word	0x33331500
    9de8:	2f050000 	.word	0x2f050000
    9dec:	0006e501 	.word	0x0006e501
    9df0:	00230200 	.word	0x00230200
    9df4:	00325515 	.word	0x00325515
    9df8:	01300500 	.word	0x01300500
    9dfc:	000006e5 	.word	0x000006e5
    9e00:	15062302 	.word	0x15062302
    9e04:	0000337d 	.word	0x0000337d
    9e08:	41013105 	.word	0x41013105
    9e0c:	02000000 	.word	0x02000000
    9e10:	08000c23 	.word	0x08000c23
    9e14:	00000041 	.word	0x00000041
    9e18:	000006f5 	.word	0x000006f5
    9e1c:	0000b509 	.word	0x0000b509
    9e20:	18000200 	.word	0x18000200
    9e24:	025f05d0 	.word	0x025f05d0
    9e28:	00000815 	.word	0x00000815
    9e2c:	0033c115 	.word	0x0033c115
    9e30:	02600500 	.word	0x02600500
    9e34:	00000025 	.word	0x00000025
    9e38:	15002302 	.word	0x15002302
    9e3c:	00003367 	.word	0x00003367
    9e40:	b4026105 	.word	0xb4026105
    9e44:	02000005 	.word	0x02000005
    9e48:	2d150423 	.word	0x2d150423
    9e4c:	05000032 	.word	0x05000032
    9e50:	08150262 	.word	0x08150262
    9e54:	23020000 	.word	0x23020000
    9e58:	34191508 	.word	0x34191508
    9e5c:	63050000 	.word	0x63050000
    9e60:	00017c02 	.word	0x00017c02
    9e64:	24230200 	.word	0x24230200
    9e68:	00328715 	.word	0x00328715
    9e6c:	02640500 	.word	0x02640500
    9e70:	00000048 	.word	0x00000048
    9e74:	15482302 	.word	0x15482302
    9e78:	000032e8 	.word	0x000032e8
    9e7c:	56026505 	.word	0x56026505
    9e80:	02000000 	.word	0x02000000
    9e84:	2f155023 	.word	0x2f155023
    9e88:	05000034 	.word	0x05000034
    9e8c:	06aa0266 	.word	0x06aa0266
    9e90:	23020000 	.word	0x23020000
    9e94:	32f31558 	.word	0x32f31558
    9e98:	67050000 	.word	0x67050000
    9e9c:	0000dd02 	.word	0x0000dd02
    9ea0:	68230200 	.word	0x68230200
    9ea4:	00343415 	.word	0x00343415
    9ea8:	02680500 	.word	0x02680500
    9eac:	000000dd 	.word	0x000000dd
    9eb0:	15702302 	.word	0x15702302
    9eb4:	00003115 	.word	0x00003115
    9eb8:	dd026905 	.word	0xdd026905
    9ebc:	02000000 	.word	0x02000000
    9ec0:	ec157823 	.word	0xec157823
    9ec4:	05000033 	.word	0x05000033
    9ec8:	0825026a 	.word	0x0825026a
    9ecc:	23030000 	.word	0x23030000
    9ed0:	21150180 	.word	0x21150180
    9ed4:	05000032 	.word	0x05000032
    9ed8:	0835026b 	.word	0x0835026b
    9edc:	23030000 	.word	0x23030000
    9ee0:	8a150188 	.word	0x8a150188
    9ee4:	05000033 	.word	0x05000033
    9ee8:	0048026c 	.word	0x0048026c
    9eec:	23030000 	.word	0x23030000
    9ef0:	a51501a0 	.word	0xa51501a0
    9ef4:	05000031 	.word	0x05000031
    9ef8:	00dd026d 	.word	0x00dd026d
    9efc:	23030000 	.word	0x23030000
    9f00:	061501a4 	.word	0x061501a4
    9f04:	05000031 	.word	0x05000031
    9f08:	00dd026e 	.word	0x00dd026e
    9f0c:	23030000 	.word	0x23030000
    9f10:	941501ac 	.word	0x941501ac
    9f14:	05000031 	.word	0x05000031
    9f18:	00dd026f 	.word	0x00dd026f
    9f1c:	23030000 	.word	0x23030000
    9f20:	dd1501b4 	.word	0xdd1501b4
    9f24:	05000030 	.word	0x05000030
    9f28:	00dd0270 	.word	0x00dd0270
    9f2c:	23030000 	.word	0x23030000
    9f30:	ec1501bc 	.word	0xec1501bc
    9f34:	05000030 	.word	0x05000030
    9f38:	00dd0271 	.word	0x00dd0271
    9f3c:	23030000 	.word	0x23030000
    9f40:	080001c4 	.word	0x080001c4
    9f44:	000005ba 	.word	0x000005ba
    9f48:	00000825 	.word	0x00000825
    9f4c:	0000b509 	.word	0x0000b509
    9f50:	08001900 	.word	0x08001900
    9f54:	000005ba 	.word	0x000005ba
    9f58:	00000835 	.word	0x00000835
    9f5c:	0000b509 	.word	0x0000b509
    9f60:	08000700 	.word	0x08000700
    9f64:	000005ba 	.word	0x000005ba
    9f68:	00000845 	.word	0x00000845
    9f6c:	0000b509 	.word	0x0000b509
    9f70:	18001700 	.word	0x18001700
    9f74:	027705f0 	.word	0x027705f0
    9f78:	0000086d 	.word	0x0000086d
    9f7c:	00326c15 	.word	0x00326c15
    9f80:	02790500 	.word	0x02790500
    9f84:	0000086d 	.word	0x0000086d
    9f88:	15002302 	.word	0x15002302
    9f8c:	000033e3 	.word	0x000033e3
    9f90:	7d027a05 	.word	0x7d027a05
    9f94:	02000008 	.word	0x02000008
    9f98:	08007823 	.word	0x08007823
    9f9c:	000002ee 	.word	0x000002ee
    9fa0:	0000087d 	.word	0x0000087d
    9fa4:	0000b509 	.word	0x0000b509
    9fa8:	08001d00 	.word	0x08001d00
    9fac:	00000025 	.word	0x00000025
    9fb0:	0000088d 	.word	0x0000088d
    9fb4:	0000b509 	.word	0x0000b509
    9fb8:	19001d00 	.word	0x19001d00
    9fbc:	025d05f0 	.word	0x025d05f0
    9fc0:	000008af 	.word	0x000008af
    9fc4:	00332c1a 	.word	0x00332c1a
    9fc8:	02720500 	.word	0x02720500
    9fcc:	000006f5 	.word	0x000006f5
    9fd0:	0034061a 	.word	0x0034061a
    9fd4:	027b0500 	.word	0x027b0500
    9fd8:	00000845 	.word	0x00000845
    9fdc:	05ba0800 	.word	0x05ba0800
    9fe0:	08bf0000 	.word	0x08bf0000
    9fe4:	b5090000 	.word	0xb5090000
    9fe8:	18000000 	.word	0x18000000
    9fec:	cb011b00 	.word	0xcb011b00
    9ff0:	14000008 	.word	0x14000008
    9ff4:	00000451 	.word	0x00000451
    9ff8:	bf041000 	.word	0xbf041000
    9ffc:	10000008 	.word	0x10000008
    a000:	00016604 	.word	0x00016604
    a004:	e3011b00 	.word	0xe3011b00
    a008:	14000008 	.word	0x14000008
    a00c:	00000048 	.word	0x00000048
    a010:	e9041000 	.word	0xe9041000
    a014:	10000008 	.word	0x10000008
    a018:	0008d704 	.word	0x0008d704
    a01c:	06570800 	.word	0x06570800
    a020:	08ff0000 	.word	0x08ff0000
    a024:	b5090000 	.word	0xb5090000
    a028:	02000000 	.word	0x02000000
    a02c:	a1011c00 	.word	0xa1011c00
    a030:	01000036 	.word	0x01000036
    a034:	00000112 	.word	0x00000112
    a038:	00000000 	.word	0x00000000
    a03c:	2fa50000 	.word	0x2fa50000
    a040:	09920000 	.word	0x09920000
    a044:	bc1d0000 	.word	0xbc1d0000
    a048:	01000033 	.word	0x01000033
    a04c:	00004810 	.word	0x00004810
    a050:	002fd000 	.word	0x002fd000
    a054:	00641e00 	.word	0x00641e00
    a058:	00f31001 	.word	0x00f31001
    a05c:	301f0000 	.word	0x301f0000
    a060:	701f0000 	.word	0x701f0000
    a064:	a7130100 	.word	0xa7130100
    a068:	01000002 	.word	0x01000002
    a06c:	36ee2056 	.word	0x36ee2056
    a070:	14010000 	.word	0x14010000
    a074:	00000992 	.word	0x00000992
    a078:	00315020 	.word	0x00315020
    a07c:	98150100 	.word	0x98150100
    a080:	1f000009 	.word	0x1f000009
    a084:	1601006e 	.word	0x1601006e
    a088:	00000048 	.word	0x00000048
    a08c:	69215501 	.word	0x69215501
    a090:	48170100 	.word	0x48170100
    a094:	22000000 	.word	0x22000000
    a098:	01006e66 	.word	0x01006e66
    a09c:	0002bf18 	.word	0x0002bf18
    a0a0:	00303d00 	.word	0x00303d00
    a0a4:	36f42300 	.word	0x36f42300
    a0a8:	49010000 	.word	0x49010000
    a0ac:	00022024 	.word	0x00022024
    a0b0:	6e691f00 	.word	0x6e691f00
    a0b4:	27010064 	.word	0x27010064
    a0b8:	00000048 	.word	0x00000048
    a0bc:	00005801 	.word	0x00005801
    a0c0:	02a70410 	.word	0x02a70410
    a0c4:	04100000 	.word	0x04100000
    a0c8:	00000207 	.word	0x00000207
    a0cc:	00339725 	.word	0x00339725
    a0d0:	03280500 	.word	0x03280500
    a0d4:	000009ac 	.word	0x000009ac
    a0d8:	51160101 	.word	0x51160101
    a0dc:	00000004 	.word	0x00000004
    a0e0:	00000049 	.word	0x00000049
    a0e4:	22690002 	.word	0x22690002
    a0e8:	01040000 	.word	0x01040000
    a0ec:	00002176 	.word	0x00002176
    a0f0:	00000240 	.word	0x00000240
    a0f4:	6e747263 	.word	0x6e747263
    a0f8:	6d73612e 	.word	0x6d73612e
    a0fc:	5c3a6300 	.word	0x5c3a6300
    a100:	616e6977 	.word	0x616e6977
    a104:	5c736d72 	.word	0x5c736d72
    a108:	6c697562 	.word	0x6c697562
    a10c:	63675c64 	.word	0x63675c64
    a110:	75622d63 	.word	0x75622d63
    a114:	5c646c69 	.word	0x5c646c69
    a118:	00636367 	.word	0x00636367
    a11c:	20554e47 	.word	0x20554e47
    a120:	32205341 	.word	0x32205341
    a124:	2e38312e 	.word	0x2e38312e
    a128:	01003035 	.word	0x01003035
    a12c:	Address 0x0000a12c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	10001101 	andne	r1, r0, r1, lsl #2
       4:	03065506 	movweq	r5, #25862	; 0x6506
       8:	25081b08 	strcs	r1, [r8, #-2824]
       c:	00051308 	andeq	r1, r5, r8, lsl #6
      10:	11010000 	tstne	r1, r0
      14:	11061000 	tstne	r6, r0
      18:	03011201 	movweq	r1, #4609	; 0x1201
      1c:	25081b08 	strcs	r1, [r8, #-2824]
      20:	00051308 	andeq	r1, r5, r8, lsl #6
      24:	11010000 	tstne	r1, r0
      28:	130e2501 	movwne	r2, #58625	; 0xe501
      2c:	1b0e030b 	blne	380c60 <__Stack_Size+0x380860>
      30:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
      34:	00061001 	andeq	r1, r6, r1
      38:	00240200 	eoreq	r0, r4, r0, lsl #4
      3c:	0b3e0b0b 	bleq	f82c70 <__Stack_Size+0xf82870>
      40:	00000e03 	andeq	r0, r0, r3, lsl #28
      44:	03001603 	movweq	r1, #1539	; 0x603
      48:	3b0b3a08 	blcc	2ce870 <__Stack_Size+0x2ce470>
      4c:	0013490b 	andseq	r4, r3, fp, lsl #18
      50:	00350400 	eorseq	r0, r5, r0, lsl #8
      54:	00001349 	andeq	r1, r0, r9, asr #6
      58:	0b010405 	bleq	41074 <__Stack_Size+0x40c74>
      5c:	3b0b3a0b 	blcc	2ce890 <__Stack_Size+0x2ce490>
      60:	0013010b 	andseq	r0, r3, fp, lsl #2
      64:	00280600 	eoreq	r0, r8, r0, lsl #12
      68:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
      6c:	28070000 	stmdacs	r7, {}
      70:	1c080300 	stcne	3, cr0, [r8], {0}
      74:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      78:	0b0b0024 	bleq	2c0110 <__Stack_Size+0x2bfd10>
      7c:	00000b3e 	andeq	r0, r0, lr, lsr fp
      80:	0b011309 	bleq	44cac <__Stack_Size+0x448ac>
      84:	3b0b3a0b 	blcc	2ce8b8 <__Stack_Size+0x2ce4b8>
      88:	00130105 	andseq	r0, r3, r5, lsl #2
      8c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      90:	0b3a0803 	bleq	e820a4 <__Stack_Size+0xe81ca4>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	00000a38 	andeq	r0, r0, r8, lsr sl
      9c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      a0:	3b0b3a0e 	blcc	2ce8e0 <__Stack_Size+0x2ce4e0>
      a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      a8:	0c00000a 	stceq	0, cr0, [r0], {10}
      ac:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      b0:	0b3a0e03 	bleq	e838c4 <__Stack_Size+0xe834c4>
      b4:	0c270b3b 	stceq	11, cr0, [r7], #-236
      b8:	01120111 	tsteq	r2, r1, lsl r1
      bc:	00000a40 	andeq	r0, r0, r0, asr #20
      c0:	3f002e0d 	svccc	0x00002e0d
      c4:	3a0e030c 	bcc	380cfc <__Stack_Size+0x3808fc>
      c8:	110b3b0b 	tstne	fp, fp, lsl #22
      cc:	40011201 	andmi	r1, r1, r1, lsl #4
      d0:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
      d4:	0c3f012e 	ldfeqs	f0, [pc], #-184
      d8:	0b3a0e03 	bleq	e838ec <__Stack_Size+0xe834ec>
      dc:	0c270b3b 	stceq	11, cr0, [r7], #-236
      e0:	01111349 	tsteq	r1, r9, asr #6
      e4:	06400112 	undefined
      e8:	00001301 	andeq	r1, r0, r1, lsl #6
      ec:	0300340f 	movweq	r3, #1039	; 0x40f
      f0:	3b0b3a08 	blcc	2ce918 <__Stack_Size+0x2ce518>
      f4:	0013490b 	andseq	r4, r3, fp, lsl #18
      f8:	00341000 	eorseq	r1, r4, r0
      fc:	0b3a0e03 	bleq	e83910 <__Stack_Size+0xe83510>
     100:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     104:	34110000 	ldrcc	r0, [r1]
     108:	3a080300 	bcc	200d10 <__Stack_Size+0x200910>
     10c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     110:	00060213 	andeq	r0, r6, r3, lsl r2
     114:	00341200 	eorseq	r1, r4, r0, lsl #4
     118:	0b3a0803 	bleq	e8212c <__Stack_Size+0xe81d2c>
     11c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     120:	00000a02 	andeq	r0, r0, r2, lsl #20
     124:	0b002413 	bleq	9178 <__Stack_Size+0x8d78>
     128:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     12c:	14000008 	strne	r0, [r0], #-8
     130:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     134:	0b3b0b3a 	bleq	ec2e24 <__Stack_Size+0xec2a24>
     138:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     13c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     140:	49010115 	stmdbmi	r1, {r0, r2, r4, r8}
     144:	00130113 	andseq	r0, r3, r3, lsl r1
     148:	00211600 	eoreq	r1, r1, r0, lsl #12
     14c:	0b2f1349 	bleq	bc4e78 <__Stack_Size+0xbc4a78>
     150:	34170000 	ldrcc	r0, [r7]
     154:	3a0e0300 	bcc	380d5c <__Stack_Size+0x38095c>
     158:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     15c:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     160:	0000000a 	andeq	r0, r0, sl
     164:	25011101 	strcs	r1, [r1, #-257]
     168:	030b130e 	movweq	r1, #45838	; 0xb30e
     16c:	110e1b0e 	tstne	lr, lr, lsl #22
     170:	10011201 	andne	r1, r1, r1, lsl #4
     174:	02000006 	andeq	r0, r0, #6	; 0x6
     178:	0b0b0024 	bleq	2c0210 <__Stack_Size+0x2bfe10>
     17c:	0e030b3e 	vmoveq.16	d3[0], r0
     180:	24030000 	strcs	r0, [r3]
     184:	3e0b0b00 	fmacdcc	d0, d11, d0
     188:	0400000b 	streq	r0, [r0], #-11
     18c:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     190:	0b3a0e03 	bleq	e839a4 <__Stack_Size+0xe835a4>
     194:	0c270b3b 	stceq	11, cr0, [r7], #-236
     198:	01120111 	tsteq	r2, r1, lsl r1
     19c:	00000a40 	andeq	r0, r0, r0, asr #20
     1a0:	3f002e05 	svccc	0x00002e05
     1a4:	3a0e030c 	bcc	380ddc <__Stack_Size+0x3809dc>
     1a8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     1ac:	1201110c 	andne	r1, r1, #3	; 0x3
     1b0:	000a4001 	andeq	r4, sl, r1
     1b4:	002e0600 	eoreq	r0, lr, r0, lsl #12
     1b8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     1bc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     1c0:	01110c27 	tsteq	r1, r7, lsr #24
     1c4:	06400112 	undefined
     1c8:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
     1cc:	030c3f00 	movweq	r3, #52992	; 0xcf00
     1d0:	3b0b3a0e 	blcc	2cea10 <__Stack_Size+0x2ce610>
     1d4:	110c270b 	tstne	ip, fp, lsl #14
     1d8:	40011201 	andmi	r1, r1, r1, lsl #4
     1dc:	00000006 	andeq	r0, r0, r6
     1e0:	25011101 	strcs	r1, [r1, #-257]
     1e4:	030b130e 	movweq	r1, #45838	; 0xb30e
     1e8:	110e1b0e 	tstne	lr, lr, lsl #22
     1ec:	10011201 	andne	r1, r1, r1, lsl #4
     1f0:	02000006 	andeq	r0, r0, #6	; 0x6
     1f4:	0b0b0024 	bleq	2c028c <__Stack_Size+0x2bfe8c>
     1f8:	0e030b3e 	vmoveq.16	d3[0], r0
     1fc:	16030000 	strne	r0, [r3], -r0
     200:	3a080300 	bcc	200e08 <__Stack_Size+0x200a08>
     204:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     208:	04000013 	streq	r0, [r0], #-19
     20c:	13490035 	movtne	r0, #36917	; 0x9035
     210:	04050000 	streq	r0, [r5]
     214:	3a0b0b01 	bcc	2c2e20 <__Stack_Size+0x2c2a20>
     218:	010b3b0b 	tsteq	fp, fp, lsl #22
     21c:	06000013 	undefined
     220:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     224:	00000d1c 	andeq	r0, r0, ip, lsl sp
     228:	03002807 	movweq	r2, #2055	; 0x807
     22c:	000d1c08 	andeq	r1, sp, r8, lsl #24
     230:	00160800 	andseq	r0, r6, r0, lsl #16
     234:	0b3a0e03 	bleq	e83a48 <__Stack_Size+0xe83648>
     238:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     23c:	24090000 	strcs	r0, [r9]
     240:	3e0b0b00 	fmacdcc	d0, d11, d0
     244:	0a00000b 	beq	278 <_Minimum_Stack_Size+0x178>
     248:	0b0b0113 	bleq	2c069c <__Stack_Size+0x2c029c>
     24c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     250:	00001301 	andeq	r1, r0, r1, lsl #6
     254:	03000d0b 	movweq	r0, #3339	; 0xd0b
     258:	3b0b3a08 	blcc	2cea80 <__Stack_Size+0x2ce680>
     25c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     260:	0c00000a 	stceq	0, cr0, [r0], {10}
     264:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     268:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     26c:	0a381349 	beq	e04f98 <__Stack_Size+0xe04b98>
     270:	130d0000 	movwne	r0, #53248	; 0xd000
     274:	3a0b0b01 	bcc	2c2e80 <__Stack_Size+0x2c2a80>
     278:	010b3b0b 	tsteq	fp, fp, lsl #22
     27c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     280:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     284:	0b3b0b3a 	bleq	ec2f74 <__Stack_Size+0xec2b74>
     288:	0a381349 	beq	e04fb4 <__Stack_Size+0xe04bb4>
     28c:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     290:	030c3f00 	movweq	r3, #52992	; 0xcf00
     294:	3b0b3a0e 	blcc	2cead4 <__Stack_Size+0x2ce6d4>
     298:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
     29c:	000a4001 	andeq	r4, sl, r1
     2a0:	002e1000 	eoreq	r1, lr, r0
     2a4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     2a8:	0b3b0b3a 	bleq	ec2f98 <__Stack_Size+0xec2b98>
     2ac:	01110c27 	tsteq	r1, r7, lsr #24
     2b0:	06400112 	undefined
     2b4:	2e110000 	wxorcs	wr0, wr1, wr0
     2b8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     2bc:	3b0b3a0e 	blcc	2ceafc <__Stack_Size+0x2ce6fc>
     2c0:	110c270b 	tstne	ip, fp, lsl #14
     2c4:	40011201 	andmi	r1, r1, r1, lsl #4
     2c8:	00130106 	andseq	r0, r3, r6, lsl #2
     2cc:	00341200 	eorseq	r1, r4, r0, lsl #4
     2d0:	0b3a0e03 	bleq	e83ae4 <__Stack_Size+0xe836e4>
     2d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2d8:	00000a02 	andeq	r0, r0, r2, lsl #20
     2dc:	3f012e13 	svccc	0x00012e13
     2e0:	3a0e030c 	bcc	380f18 <__Stack_Size+0x380b18>
     2e4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     2e8:	1201110c 	andne	r1, r1, #3	; 0x3
     2ec:	00064001 	andeq	r4, r6, r1
     2f0:	00341400 	eorseq	r1, r4, r0, lsl #8
     2f4:	0b3a0e03 	bleq	e83b08 <__Stack_Size+0xe83708>
     2f8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2fc:	01000000 	tsteq	r0, r0
     300:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     304:	0e030b13 	vmoveq.32	d3[0], r0
     308:	01110e1b 	tsteq	r1, fp, lsl lr
     30c:	06100112 	undefined
     310:	24020000 	strcs	r0, [r2]
     314:	3e0b0b00 	fmacdcc	d0, d11, d0
     318:	000e030b 	andeq	r0, lr, fp, lsl #6
     31c:	00160300 	andseq	r0, r6, r0, lsl #6
     320:	0b3a0803 	bleq	e82334 <__Stack_Size+0xe81f34>
     324:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     328:	35040000 	strcc	r0, [r4]
     32c:	00134900 	andseq	r4, r3, r0, lsl #18
     330:	01040500 	tsteq	r4, r0, lsl #10
     334:	0b3a0b0b 	bleq	e82f68 <__Stack_Size+0xe82b68>
     338:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     33c:	28060000 	stmdacs	r6, {}
     340:	1c0e0300 	stcne	3, cr0, [lr], {0}
     344:	0700000d 	streq	r0, [r0, -sp]
     348:	08030028 	stmdaeq	r3, {r3, r5}
     34c:	00000d1c 	andeq	r0, r0, ip, lsl sp
     350:	0b002408 	bleq	9378 <__Stack_Size+0x8f78>
     354:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     358:	01130900 	tsteq	r3, r0, lsl #18
     35c:	0b3a0b0b 	bleq	e82f90 <__Stack_Size+0xe82b90>
     360:	1301053b 	movwne	r0, #5435	; 0x153b
     364:	0d0a0000 	stceq	0, cr0, [sl]
     368:	3a080300 	bcc	200f70 <__Stack_Size+0x200b70>
     36c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     370:	000a3813 	andeq	r3, sl, r3, lsl r8
     374:	000d0b00 	andeq	r0, sp, r0, lsl #22
     378:	0b3a0e03 	bleq	e83b8c <__Stack_Size+0xe8378c>
     37c:	1349053b 	movtne	r0, #38203	; 0x953b
     380:	00000a38 	andeq	r0, r0, r8, lsr sl
     384:	0b01130c 	bleq	44fbc <__Stack_Size+0x44bbc>
     388:	3b0b3a0b 	blcc	2cebbc <__Stack_Size+0x2ce7bc>
     38c:	0013010b 	andseq	r0, r3, fp, lsl #2
     390:	000d0d00 	andeq	r0, sp, r0, lsl #26
     394:	0b3a0e03 	bleq	e83ba8 <__Stack_Size+0xe837a8>
     398:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     39c:	00000a38 	andeq	r0, r0, r8, lsr sl
     3a0:	0300160e 	movweq	r1, #1550	; 0x60e
     3a4:	3b0b3a0e 	blcc	2cebe4 <__Stack_Size+0x2ce7e4>
     3a8:	0013490b 	andseq	r4, r3, fp, lsl #18
     3ac:	002e0f00 	eoreq	r0, lr, r0, lsl #30
     3b0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     3b4:	0b3b0b3a 	bleq	ec30a4 <__Stack_Size+0xec2ca4>
     3b8:	01120111 	tsteq	r2, r1, lsl r1
     3bc:	00000640 	andeq	r0, r0, r0, asr #12
     3c0:	3f012e10 	svccc	0x00012e10
     3c4:	3a0e030c 	bcc	380ffc <__Stack_Size+0x380bfc>
     3c8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     3cc:	1201110c 	andne	r1, r1, #3	; 0x3
     3d0:	01064001 	tsteq	r6, r1
     3d4:	11000013 	tstne	r0, r3, lsl r0
     3d8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     3dc:	0b3b0b3a 	bleq	ec30cc <__Stack_Size+0xec2ccc>
     3e0:	06021349 	streq	r1, [r2], -r9, asr #6
     3e4:	05120000 	ldreq	r0, [r2]
     3e8:	3a080300 	bcc	200ff0 <__Stack_Size+0x200bf0>
     3ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3f0:	00060213 	andeq	r0, r6, r3, lsl r2
     3f4:	00341300 	eorseq	r1, r4, r0, lsl #6
     3f8:	0b3a0803 	bleq	e8240c <__Stack_Size+0xe8200c>
     3fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     400:	00000a02 	andeq	r0, r0, r2, lsl #20
     404:	0b000f14 	bleq	405c <__Stack_Size+0x3c5c>
     408:	0013490b 	andseq	r4, r3, fp, lsl #18
     40c:	00241500 	eoreq	r1, r4, r0, lsl #10
     410:	0b3e0b0b 	bleq	f83044 <__Stack_Size+0xf82c44>
     414:	00000803 	andeq	r0, r0, r3, lsl #16
     418:	03003416 	movweq	r3, #1046	; 0x416
     41c:	3b0b3a0e 	blcc	2cec5c <__Stack_Size+0x2ce85c>
     420:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     424:	1700000a 	strne	r0, [r0, -sl]
     428:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     42c:	0b3b0b3a 	bleq	ec311c <__Stack_Size+0xec2d1c>
     430:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     434:	00000a02 	andeq	r0, r0, r2, lsl #20
     438:	49010118 	stmdbmi	r1, {r3, r4, r8}
     43c:	00130113 	andseq	r0, r3, r3, lsl r1
     440:	00211900 	eoreq	r1, r1, r0, lsl #18
     444:	0b2f1349 	bleq	bc5170 <__Stack_Size+0xbc4d70>
     448:	01000000 	tsteq	r0, r0
     44c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     450:	0e030b13 	vmoveq.32	d3[0], r0
     454:	01110e1b 	tsteq	r1, fp, lsl lr
     458:	06100112 	undefined
     45c:	24020000 	strcs	r0, [r2]
     460:	3e0b0b00 	fmacdcc	d0, d11, d0
     464:	000e030b 	andeq	r0, lr, fp, lsl #6
     468:	00160300 	andseq	r0, r6, r0, lsl #6
     46c:	0b3a0803 	bleq	e82480 <__Stack_Size+0xe82080>
     470:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     474:	35040000 	strcc	r0, [r4]
     478:	00134900 	andseq	r4, r3, r0, lsl #18
     47c:	01040500 	tsteq	r4, r0, lsl #10
     480:	0b3a0b0b 	bleq	e830b4 <__Stack_Size+0xe82cb4>
     484:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     488:	28060000 	stmdacs	r6, {}
     48c:	1c0e0300 	stcne	3, cr0, [lr], {0}
     490:	0700000d 	streq	r0, [r0, -sp]
     494:	08030028 	stmdaeq	r3, {r3, r5}
     498:	00000d1c 	andeq	r0, r0, ip, lsl sp
     49c:	0b002408 	bleq	94c4 <__Stack_Size+0x90c4>
     4a0:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     4a4:	01130900 	tsteq	r3, r0, lsl #18
     4a8:	0b3a0b0b 	bleq	e830dc <__Stack_Size+0xe82cdc>
     4ac:	1301053b 	movwne	r0, #5435	; 0x153b
     4b0:	0d0a0000 	stceq	0, cr0, [sl]
     4b4:	3a080300 	bcc	2010bc <__Stack_Size+0x200cbc>
     4b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     4bc:	000a3813 	andeq	r3, sl, r3, lsl r8
     4c0:	000d0b00 	andeq	r0, sp, r0, lsl #22
     4c4:	0b3a0e03 	bleq	e83cd8 <__Stack_Size+0xe838d8>
     4c8:	1349053b 	movtne	r0, #38203	; 0x953b
     4cc:	00000a38 	andeq	r0, r0, r8, lsr sl
     4d0:	0b01130c 	bleq	45108 <__Stack_Size+0x44d08>
     4d4:	3b0b3a0b 	blcc	2ced08 <__Stack_Size+0x2ce908>
     4d8:	0013010b 	andseq	r0, r3, fp, lsl #2
     4dc:	000d0d00 	andeq	r0, sp, r0, lsl #26
     4e0:	0b3a0e03 	bleq	e83cf4 <__Stack_Size+0xe838f4>
     4e4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4e8:	00000a38 	andeq	r0, r0, r8, lsr sl
     4ec:	0300160e 	movweq	r1, #1550	; 0x60e
     4f0:	3b0b3a0e 	blcc	2ced30 <__Stack_Size+0x2ce930>
     4f4:	0013490b 	andseq	r4, r3, fp, lsl #18
     4f8:	012e0f00 	teqeq	lr, r0, lsl #30
     4fc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     500:	0b3b0b3a 	bleq	ec31f0 <__Stack_Size+0xec2df0>
     504:	01110c27 	tsteq	r1, r7, lsr #24
     508:	06400112 	undefined
     50c:	00001301 	andeq	r1, r0, r1, lsl #6
     510:	03000510 	movweq	r0, #1296	; 0x510
     514:	3b0b3a0e 	blcc	2ced54 <__Stack_Size+0x2ce954>
     518:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     51c:	11000006 	tstne	r0, r6
     520:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     524:	0b3b0b3a 	bleq	ec3214 <__Stack_Size+0xec2e14>
     528:	0a021349 	beq	85254 <__Stack_Size+0x84e54>
     52c:	2e120000 	wxorcs	wr0, wr2, wr0
     530:	030c3f00 	movweq	r3, #52992	; 0xcf00
     534:	3b0b3a0e 	blcc	2ced74 <__Stack_Size+0x2ce974>
     538:	110c270b 	tstne	ip, fp, lsl #14
     53c:	40011201 	andmi	r1, r1, r1, lsl #4
     540:	13000006 	movwne	r0, #6	; 0x6
     544:	08030005 	stmdaeq	r3, {r0, r2}
     548:	0b3b0b3a 	bleq	ec3238 <__Stack_Size+0xec2e38>
     54c:	06021349 	streq	r1, [r2], -r9, asr #6
     550:	34140000 	ldrcc	r0, [r4]
     554:	3a080300 	bcc	20115c <__Stack_Size+0x200d5c>
     558:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     55c:	00060213 	andeq	r0, r6, r3, lsl r2
     560:	00341500 	eorseq	r1, r4, r0, lsl #10
     564:	0b3a0e03 	bleq	e83d78 <__Stack_Size+0xe83978>
     568:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     56c:	00000602 	andeq	r0, r0, r2, lsl #12
     570:	49010116 	stmdbmi	r1, {r1, r2, r4, r8}
     574:	00130113 	andseq	r0, r3, r3, lsl r1
     578:	00211700 	eoreq	r1, r1, r0, lsl #14
     57c:	0b2f1349 	bleq	bc52a8 <__Stack_Size+0xbc4ea8>
     580:	34180000 	ldrcc	r0, [r8]
     584:	3a0e0300 	bcc	38118c <__Stack_Size+0x380d8c>
     588:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     58c:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     590:	0000000a 	andeq	r0, r0, sl
     594:	25011101 	strcs	r1, [r1, #-257]
     598:	030b130e 	movweq	r1, #45838	; 0xb30e
     59c:	110e1b0e 	tstne	lr, lr, lsl #22
     5a0:	10011201 	andne	r1, r1, r1, lsl #4
     5a4:	02000006 	andeq	r0, r0, #6	; 0x6
     5a8:	0b0b0024 	bleq	2c0640 <__Stack_Size+0x2c0240>
     5ac:	0e030b3e 	vmoveq.16	d3[0], r0
     5b0:	16030000 	strne	r0, [r3], -r0
     5b4:	3a080300 	bcc	2011bc <__Stack_Size+0x200dbc>
     5b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5bc:	04000013 	streq	r0, [r0], #-19
     5c0:	0b0b0024 	bleq	2c0658 <__Stack_Size+0x2c0258>
     5c4:	00000b3e 	andeq	r0, r0, lr, lsr fp
     5c8:	3f002e05 	svccc	0x00002e05
     5cc:	3a0e030c 	bcc	381204 <__Stack_Size+0x380e04>
     5d0:	110b3b0b 	tstne	fp, fp, lsl #22
     5d4:	40011201 	andmi	r1, r1, r1, lsl #4
     5d8:	0600000a 	streq	r0, [r0], -sl
     5dc:	0c3f012e 	ldfeqs	f0, [pc], #-184
     5e0:	0b3a0e03 	bleq	e83df4 <__Stack_Size+0xe839f4>
     5e4:	0c270b3b 	stceq	11, cr0, [r7], #-236
     5e8:	01120111 	tsteq	r2, r1, lsl r1
     5ec:	13010640 	movwne	r0, #5696	; 0x1640
     5f0:	05070000 	streq	r0, [r7]
     5f4:	3a0e0300 	bcc	3811fc <__Stack_Size+0x380dfc>
     5f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5fc:	00060213 	andeq	r0, r6, r3, lsl r2
     600:	00340800 	eorseq	r0, r4, r0, lsl #16
     604:	0b3a0e03 	bleq	e83e18 <__Stack_Size+0xe83a18>
     608:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     60c:	34090000 	strcc	r0, [r9]
     610:	3a0e0300 	bcc	381218 <__Stack_Size+0x380e18>
     614:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     618:	00060213 	andeq	r0, r6, r3, lsl r2
     61c:	00050a00 	andeq	r0, r5, r0, lsl #20
     620:	0b3a0803 	bleq	e82634 <__Stack_Size+0xe82234>
     624:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     628:	00000602 	andeq	r0, r0, r2, lsl #12
     62c:	0300340b 	movweq	r3, #1035	; 0x40b
     630:	3b0b3a0e 	blcc	2cee70 <__Stack_Size+0x2cea70>
     634:	3f13490b 	svccc	0x0013490b
     638:	000a020c 	andeq	r0, sl, ip, lsl #4
     63c:	11010000 	tstne	r1, r0
     640:	130e2501 	movwne	r2, #58625	; 0xe501
     644:	1b0e030b 	blne	381278 <__Stack_Size+0x380e78>
     648:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     64c:	00061001 	andeq	r1, r6, r1
     650:	00240200 	eoreq	r0, r4, r0, lsl #4
     654:	0b3e0b0b 	bleq	f83288 <__Stack_Size+0xf82e88>
     658:	00000e03 	andeq	r0, r0, r3, lsl #28
     65c:	03001603 	movweq	r1, #1539	; 0x603
     660:	3b0b3a08 	blcc	2cee88 <__Stack_Size+0x2cea88>
     664:	0013490b 	andseq	r4, r3, fp, lsl #18
     668:	00350400 	eorseq	r0, r5, r0, lsl #8
     66c:	00001349 	andeq	r1, r0, r9, asr #6
     670:	0b010405 	bleq	4168c <__Stack_Size+0x4128c>
     674:	3b0b3a0b 	blcc	2ceea8 <__Stack_Size+0x2ceaa8>
     678:	0013010b 	andseq	r0, r3, fp, lsl #2
     67c:	00280600 	eoreq	r0, r8, r0, lsl #12
     680:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     684:	16070000 	strne	r0, [r7], -r0
     688:	3a0e0300 	bcc	381290 <__Stack_Size+0x380e90>
     68c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     690:	08000013 	stmdaeq	r0, {r0, r1, r4}
     694:	0b0b0113 	bleq	2c0ae8 <__Stack_Size+0x2c06e8>
     698:	0b3b0b3a 	bleq	ec3388 <__Stack_Size+0xec2f88>
     69c:	00001301 	andeq	r1, r0, r1, lsl #6
     6a0:	03000d09 	movweq	r0, #3337	; 0xd09
     6a4:	3b0b3a08 	blcc	2ceecc <__Stack_Size+0x2ceacc>
     6a8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     6ac:	0a00000a 	beq	6dc <__Stack_Size+0x2dc>
     6b0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     6b4:	0b3b0b3a 	bleq	ec33a4 <__Stack_Size+0xec2fa4>
     6b8:	0a381349 	beq	e053e4 <__Stack_Size+0xe04fe4>
     6bc:	240b0000 	strcs	r0, [fp]
     6c0:	3e0b0b00 	fmacdcc	d0, d11, d0
     6c4:	0c00000b 	stceq	0, cr0, [r0], {11}
     6c8:	0b0b0113 	bleq	2c0b1c <__Stack_Size+0x2c071c>
     6cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     6d0:	00001301 	andeq	r1, r0, r1, lsl #6
     6d4:	03000d0d 	movweq	r0, #3341	; 0xd0d
     6d8:	3b0b3a08 	blcc	2cef00 <__Stack_Size+0x2ceb00>
     6dc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     6e0:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
     6e4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     6e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     6ec:	0a381349 	beq	e05418 <__Stack_Size+0xe05018>
     6f0:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     6f4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     6f8:	3b0b3a0e 	blcc	2cef38 <__Stack_Size+0x2ceb38>
     6fc:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     700:	010b2013 	tsteq	fp, r3, lsl r0
     704:	10000013 	andne	r0, r0, r3, lsl r0
     708:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     70c:	0b3b0b3a 	bleq	ec33fc <__Stack_Size+0xec2ffc>
     710:	00001349 	andeq	r1, r0, r9, asr #6
     714:	31012e11 	tstcc	r1, r1, lsl lr
     718:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     71c:	010a4001 	tsteq	sl, r1
     720:	12000013 	andne	r0, r0, #19	; 0x13
     724:	13310005 	teqne	r1, #5	; 0x5
     728:	00000602 	andeq	r0, r0, r2, lsl #12
     72c:	3f012e13 	svccc	0x00012e13
     730:	3a0e030c 	bcc	381368 <__Stack_Size+0x380f68>
     734:	110b3b0b 	tstne	fp, fp, lsl #22
     738:	40011201 	andmi	r1, r1, r1, lsl #4
     73c:	00130106 	andseq	r0, r3, r6, lsl #2
     740:	00341400 	eorseq	r1, r4, r0, lsl #8
     744:	0b3a0e03 	bleq	e83f58 <__Stack_Size+0xe83b58>
     748:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     74c:	00000a02 	andeq	r0, r0, r2, lsl #20
     750:	3f012e15 	svccc	0x00012e15
     754:	3a0e030c 	bcc	38138c <__Stack_Size+0x380f8c>
     758:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     75c:	1113490c 	tstne	r3, ip, lsl #18
     760:	40011201 	andmi	r1, r1, r1, lsl #4
     764:	16000006 	strne	r0, [r0], -r6
     768:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     76c:	0b3b0b3a 	bleq	ec345c <__Stack_Size+0xec305c>
     770:	06021349 	streq	r1, [r2], -r9, asr #6
     774:	34170000 	ldrcc	r0, [r7]
     778:	3a0e0300 	bcc	381380 <__Stack_Size+0x380f80>
     77c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     780:	00060213 	andeq	r0, r6, r3, lsl r2
     784:	011d1800 	tsteq	sp, r0, lsl #16
     788:	01111331 	tsteq	r1, r1, lsr r3
     78c:	0b580112 	bleq	1600bdc <__Stack_Size+0x16007dc>
     790:	13010b59 	movwne	r0, #7001	; 0x1b59
     794:	05190000 	ldreq	r0, [r9]
     798:	00133100 	andseq	r3, r3, r0, lsl #2
     79c:	011d1a00 	tsteq	sp, r0, lsl #20
     7a0:	06551331 	undefined
     7a4:	0b590b58 	bleq	164350c <__Stack_Size+0x164310c>
     7a8:	01000000 	tsteq	r0, r0
     7ac:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     7b0:	0e030b13 	vmoveq.32	d3[0], r0
     7b4:	01110e1b 	tsteq	r1, fp, lsl lr
     7b8:	06100112 	undefined
     7bc:	24020000 	strcs	r0, [r2]
     7c0:	3e0b0b00 	fmacdcc	d0, d11, d0
     7c4:	000e030b 	andeq	r0, lr, fp, lsl #6
     7c8:	00160300 	andseq	r0, r6, r0, lsl #6
     7cc:	0b3a0803 	bleq	e827e0 <__Stack_Size+0xe823e0>
     7d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     7d4:	35040000 	strcc	r0, [r4]
     7d8:	00134900 	andseq	r4, r3, r0, lsl #18
     7dc:	01040500 	tsteq	r4, r0, lsl #10
     7e0:	0b3a0b0b 	bleq	e83414 <__Stack_Size+0xe83014>
     7e4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     7e8:	28060000 	stmdacs	r6, {}
     7ec:	1c0e0300 	stcne	3, cr0, [lr], {0}
     7f0:	0700000d 	streq	r0, [r0, -sp]
     7f4:	08030028 	stmdaeq	r3, {r3, r5}
     7f8:	00000d1c 	andeq	r0, r0, ip, lsl sp
     7fc:	03001608 	movweq	r1, #1544	; 0x608
     800:	3b0b3a0e 	blcc	2cf040 <__Stack_Size+0x2cec40>
     804:	0013490b 	andseq	r4, r3, fp, lsl #18
     808:	01130900 	tsteq	r3, r0, lsl #18
     80c:	0b3a0b0b 	bleq	e83440 <__Stack_Size+0xe83040>
     810:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     814:	0d0a0000 	stceq	0, cr0, [sl]
     818:	3a080300 	bcc	201420 <__Stack_Size+0x201020>
     81c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     820:	000a3813 	andeq	r3, sl, r3, lsl r8
     824:	000d0b00 	andeq	r0, sp, r0, lsl #22
     828:	0b3a0e03 	bleq	e8403c <__Stack_Size+0xe83c3c>
     82c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     830:	00000a38 	andeq	r0, r0, r8, lsr sl
     834:	0b00240c 	bleq	986c <__Stack_Size+0x946c>
     838:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     83c:	012e0d00 	teqeq	lr, r0, lsl #26
     840:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     844:	0b3b0b3a 	bleq	ec3534 <__Stack_Size+0xec3134>
     848:	01110c27 	tsteq	r1, r7, lsr #24
     84c:	0a400112 	beq	1000c9c <__Stack_Size+0x100089c>
     850:	00001301 	andeq	r1, r0, r1, lsl #6
     854:	0300050e 	movweq	r0, #1294	; 0x50e
     858:	3b0b3a0e 	blcc	2cf098 <__Stack_Size+0x2cec98>
     85c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     860:	0f00000a 	svceq	0x0000000a
     864:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     868:	0b3b0b3a 	bleq	ec3558 <__Stack_Size+0xec3158>
     86c:	06021349 	streq	r1, [r2], -r9, asr #6
     870:	34100000 	ldrcc	r0, [r0]
     874:	3a0e0300 	bcc	38147c <__Stack_Size+0x38107c>
     878:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     87c:	11000013 	tstne	r0, r3, lsl r0
     880:	0b0b000f 	bleq	2c08c4 <__Stack_Size+0x2c04c4>
     884:	00001349 	andeq	r1, r0, r9, asr #6
     888:	3f012e12 	svccc	0x00012e12
     88c:	3a0e030c 	bcc	3814c4 <__Stack_Size+0x3810c4>
     890:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     894:	1201110c 	andne	r1, r1, #3	; 0x3
     898:	010a4001 	tsteq	sl, r1
     89c:	13000013 	movwne	r0, #19	; 0x13
     8a0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     8a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8a8:	0a021349 	beq	855d4 <__Stack_Size+0x851d4>
     8ac:	05140000 	ldreq	r0, [r4]
     8b0:	3a0e0300 	bcc	3814b8 <__Stack_Size+0x3810b8>
     8b4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     8b8:	00060213 	andeq	r0, r6, r3, lsl r2
     8bc:	00341500 	eorseq	r1, r4, r0, lsl #10
     8c0:	0b3a0e03 	bleq	e840d4 <__Stack_Size+0xe83cd4>
     8c4:	1349053b 	movtne	r0, #38203	; 0x953b
     8c8:	00000a02 	andeq	r0, r0, r2, lsl #20
     8cc:	3f012e16 	svccc	0x00012e16
     8d0:	3a0e030c 	bcc	381508 <__Stack_Size+0x381108>
     8d4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     8d8:	1113490c 	tstne	r3, ip, lsl #18
     8dc:	40011201 	andmi	r1, r1, r1, lsl #4
     8e0:	0013010a 	andseq	r0, r3, sl, lsl #2
     8e4:	00341700 	eorseq	r1, r4, r0, lsl #14
     8e8:	0b3a0e03 	bleq	e840fc <__Stack_Size+0xe83cfc>
     8ec:	1349053b 	movtne	r0, #38203	; 0x953b
     8f0:	2e180000 	wxorcs	wr0, wr8, wr0
     8f4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     8f8:	3b0b3a0e 	blcc	2cf138 <__Stack_Size+0x2ced38>
     8fc:	110c2705 	tstne	ip, r5, lsl #14
     900:	40011201 	andmi	r1, r1, r1, lsl #4
     904:	00130106 	andseq	r0, r3, r6, lsl #2
     908:	00341900 	eorseq	r1, r4, r0, lsl #18
     90c:	0b3a0e03 	bleq	e84120 <__Stack_Size+0xe83d20>
     910:	1349053b 	movtne	r0, #38203	; 0x953b
     914:	00000602 	andeq	r0, r0, r2, lsl #12
     918:	3f002e1a 	svccc	0x00002e1a
     91c:	3a0e030c 	bcc	381554 <__Stack_Size+0x381154>
     920:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     924:	1113490c 	tstne	r3, ip, lsl #18
     928:	40011201 	andmi	r1, r1, r1, lsl #4
     92c:	1b00000a 	blne	95c <__Stack_Size+0x55c>
     930:	0c3f012e 	ldfeqs	f0, [pc], #-184
     934:	0b3a0e03 	bleq	e84148 <__Stack_Size+0xe83d48>
     938:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     93c:	01111349 	tsteq	r1, r9, asr #6
     940:	06400112 	undefined
     944:	00001301 	andeq	r1, r0, r1, lsl #6
     948:	3f012e1c 	svccc	0x00012e1c
     94c:	3a0e030c 	bcc	381584 <__Stack_Size+0x381184>
     950:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     954:	1201110c 	andne	r1, r1, #3	; 0x3
     958:	00064001 	andeq	r4, r6, r1
     95c:	00051d00 	andeq	r1, r5, r0, lsl #26
     960:	0b3a0e03 	bleq	e84174 <__Stack_Size+0xe83d74>
     964:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     968:	00000602 	andeq	r0, r0, r2, lsl #12
     96c:	01110100 	tsteq	r1, r0, lsl #2
     970:	0b130e25 	bleq	4c420c <__Stack_Size+0x4c3e0c>
     974:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     978:	01120111 	tsteq	r2, r1, lsl r1
     97c:	00000610 	andeq	r0, r0, r0, lsl r6
     980:	0b002402 	bleq	9990 <__Stack_Size+0x9590>
     984:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     988:	0300000e 	movweq	r0, #14	; 0xe
     98c:	08030016 	stmdaeq	r3, {r1, r2, r4}
     990:	0b3b0b3a 	bleq	ec3680 <__Stack_Size+0xec3280>
     994:	00001349 	andeq	r1, r0, r9, asr #6
     998:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     99c:	05000013 	streq	r0, [r0, #-19]
     9a0:	0b0b0104 	bleq	2c0db8 <__Stack_Size+0x2c09b8>
     9a4:	0b3b0b3a 	bleq	ec3694 <__Stack_Size+0xec3294>
     9a8:	00001301 	andeq	r1, r0, r1, lsl #6
     9ac:	03002806 	movweq	r2, #2054	; 0x806
     9b0:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     9b4:	00280700 	eoreq	r0, r8, r0, lsl #14
     9b8:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     9bc:	16080000 	strne	r0, [r8], -r0
     9c0:	3a0e0300 	bcc	3815c8 <__Stack_Size+0x3811c8>
     9c4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9c8:	09000013 	stmdbeq	r0, {r0, r1, r4}
     9cc:	0b0b0024 	bleq	2c0a64 <__Stack_Size+0x2c0664>
     9d0:	00000b3e 	andeq	r0, r0, lr, lsr fp
     9d4:	0b01130a 	bleq	45604 <__Stack_Size+0x45204>
     9d8:	3b0b3a0b 	blcc	2cf20c <__Stack_Size+0x2cee0c>
     9dc:	00130105 	andseq	r0, r3, r5, lsl #2
     9e0:	000d0b00 	andeq	r0, sp, r0, lsl #22
     9e4:	0b3a0803 	bleq	e829f8 <__Stack_Size+0xe825f8>
     9e8:	1349053b 	movtne	r0, #38203	; 0x953b
     9ec:	00000a38 	andeq	r0, r0, r8, lsr sl
     9f0:	03000d0c 	movweq	r0, #3340	; 0xd0c
     9f4:	3b0b3a0e 	blcc	2cf234 <__Stack_Size+0x2cee34>
     9f8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     9fc:	0d00000a 	stceq	0, cr0, [r0, #-40]
     a00:	0c3f012e 	ldfeqs	f0, [pc], #-184
     a04:	0b3a0e03 	bleq	e84218 <__Stack_Size+0xe83e18>
     a08:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     a0c:	0b201349 	bleq	805738 <__Stack_Size+0x805338>
     a10:	00001301 	andeq	r1, r0, r1, lsl #6
     a14:	0300340e 	movweq	r3, #1038	; 0x40e
     a18:	3b0b3a0e 	blcc	2cf258 <__Stack_Size+0x2cee58>
     a1c:	00134905 	andseq	r4, r3, r5, lsl #18
     a20:	012e0f00 	teqeq	lr, r0, lsl #30
     a24:	0b3a0e03 	bleq	e84238 <__Stack_Size+0xe83e38>
     a28:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     a2c:	13010b20 	movwne	r0, #6944	; 0x1b20
     a30:	34100000 	ldrcc	r0, [r0]
     a34:	3a080300 	bcc	20163c <__Stack_Size+0x20123c>
     a38:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a3c:	11000013 	tstne	r0, r3, lsl r0
     a40:	0c3f012e 	ldfeqs	f0, [pc], #-184
     a44:	0b3a0e03 	bleq	e84258 <__Stack_Size+0xe83e58>
     a48:	0c270b3b 	stceq	11, cr0, [r7], #-236
     a4c:	01120111 	tsteq	r2, r1, lsl r1
     a50:	13010a40 	movwne	r0, #6720	; 0x1a40
     a54:	05120000 	ldreq	r0, [r2]
     a58:	3a0e0300 	bcc	381660 <__Stack_Size+0x381260>
     a5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a60:	00060213 	andeq	r0, r6, r3, lsl r2
     a64:	002e1300 	eoreq	r1, lr, r0, lsl #6
     a68:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a6c:	0b3b0b3a 	bleq	ec375c <__Stack_Size+0xec335c>
     a70:	01110c27 	tsteq	r1, r7, lsr #24
     a74:	0a400112 	beq	1000ec4 <__Stack_Size+0x1000ac4>
     a78:	2e140000 	wxorcs	wr0, wr4, wr0
     a7c:	030c3f00 	movweq	r3, #52992	; 0xcf00
     a80:	3b0b3a0e 	blcc	2cf2c0 <__Stack_Size+0x2ceec0>
     a84:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     a88:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     a8c:	000a4001 	andeq	r4, sl, r1
     a90:	012e1500 	teqeq	lr, r0, lsl #10
     a94:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a98:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     a9c:	13490c27 	movtne	r0, #39975	; 0x9c27
     aa0:	01120111 	tsteq	r2, r1, lsl r1
     aa4:	13010a40 	movwne	r0, #6720	; 0x1a40
     aa8:	2e160000 	wxorcs	wr0, wr6, wr0
     aac:	030c3f01 	movweq	r3, #52993	; 0xcf01
     ab0:	3b0b3a0e 	blcc	2cf2f0 <__Stack_Size+0x2ceef0>
     ab4:	110c2705 	tstne	ip, r5, lsl #14
     ab8:	40011201 	andmi	r1, r1, r1, lsl #4
     abc:	0013010a 	andseq	r0, r3, sl, lsl #2
     ac0:	00051700 	andeq	r1, r5, r0, lsl #14
     ac4:	0b3a0e03 	bleq	e842d8 <__Stack_Size+0xe83ed8>
     ac8:	1349053b 	movtne	r0, #38203	; 0x953b
     acc:	00000a02 	andeq	r0, r0, r2, lsl #20
     ad0:	03000518 	movweq	r0, #1304	; 0x518
     ad4:	3b0b3a0e 	blcc	2cf314 <__Stack_Size+0x2cef14>
     ad8:	02134905 	andseq	r4, r3, #81920	; 0x14000
     adc:	19000006 	stmdbne	r0, {r1, r2}
     ae0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ae4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     ae8:	06021349 	streq	r1, [r2], -r9, asr #6
     aec:	2e1a0000 	wxorcs	wr0, wr10, wr0
     af0:	11133101 	tstne	r3, r1, lsl #2
     af4:	40011201 	andmi	r1, r1, r1, lsl #4
     af8:	0013010a 	andseq	r0, r3, sl, lsl #2
     afc:	00341b00 	eorseq	r1, r4, r0, lsl #22
     b00:	06021331 	undefined
     b04:	2e1c0000 	wxorcs	wr0, wr12, wr0
     b08:	030c3f01 	movweq	r3, #52993	; 0xcf01
     b0c:	3b0b3a0e 	blcc	2cf34c <__Stack_Size+0x2cef4c>
     b10:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     b14:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     b18:	01064001 	tsteq	r6, r1
     b1c:	1d000013 	stcne	0, cr0, [r0, #-76]
     b20:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     b24:	0b580655 	bleq	1602480 <__Stack_Size+0x1602080>
     b28:	13010559 	movwne	r0, #5465	; 0x1559
     b2c:	0b1e0000 	bleq	780b34 <__Stack_Size+0x780734>
     b30:	00065501 	andeq	r5, r6, r1, lsl #10
     b34:	00341f00 	eorseq	r1, r4, r0, lsl #30
     b38:	00001331 	andeq	r1, r0, r1, lsr r3
     b3c:	31011d20 	tstcc	r1, r0, lsr #26
     b40:	58065513 	stmdapl	r6, {r0, r1, r4, r8, sl, ip, lr}
     b44:	0005590b 	andeq	r5, r5, fp, lsl #18
     b48:	012e2100 	teqeq	lr, r0, lsl #2
     b4c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     b50:	0b3b0b3a 	bleq	ec3840 <__Stack_Size+0xec3440>
     b54:	13490c27 	movtne	r0, #39975	; 0x9c27
     b58:	01120111 	tsteq	r2, r1, lsl r1
     b5c:	13010640 	movwne	r0, #5696	; 0x1640
     b60:	34220000 	strtcc	r0, [r2]
     b64:	3a0e0300 	bcc	38176c <__Stack_Size+0x38136c>
     b68:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b6c:	00060213 	andeq	r0, r6, r3, lsl r2
     b70:	012e2300 	teqeq	lr, r0, lsl #6
     b74:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     b78:	0b3b0b3a 	bleq	ec3868 <__Stack_Size+0xec3468>
     b7c:	13490c27 	movtne	r0, #39975	; 0x9c27
     b80:	01120111 	tsteq	r2, r1, lsl r1
     b84:	00000640 	andeq	r0, r0, r0, asr #12
     b88:	01110100 	tsteq	r1, r0, lsl #2
     b8c:	0b130e25 	bleq	4c4428 <__Stack_Size+0x4c4028>
     b90:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     b94:	01120111 	tsteq	r2, r1, lsl r1
     b98:	00000610 	andeq	r0, r0, r0, lsl r6
     b9c:	0b002402 	bleq	9bac <__Stack_Size+0x97ac>
     ba0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     ba4:	0300000e 	movweq	r0, #14	; 0xe
     ba8:	08030016 	stmdaeq	r3, {r1, r2, r4}
     bac:	0b3b0b3a 	bleq	ec389c <__Stack_Size+0xec349c>
     bb0:	00001349 	andeq	r1, r0, r9, asr #6
     bb4:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     bb8:	05000013 	streq	r0, [r0, #-19]
     bbc:	0b0b0104 	bleq	2c0fd4 <__Stack_Size+0x2c0bd4>
     bc0:	0b3b0b3a 	bleq	ec38b0 <__Stack_Size+0xec34b0>
     bc4:	00001301 	andeq	r1, r0, r1, lsl #6
     bc8:	03002806 	movweq	r2, #2054	; 0x806
     bcc:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     bd0:	00160700 	andseq	r0, r6, r0, lsl #14
     bd4:	0b3a0e03 	bleq	e843e8 <__Stack_Size+0xe83fe8>
     bd8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     bdc:	24080000 	strcs	r0, [r8]
     be0:	3e0b0b00 	fmacdcc	d0, d11, d0
     be4:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     be8:	0b0b0113 	bleq	2c103c <__Stack_Size+0x2c0c3c>
     bec:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     bf0:	00001301 	andeq	r1, r0, r1, lsl #6
     bf4:	03000d0a 	movweq	r0, #3338	; 0xd0a
     bf8:	3b0b3a08 	blcc	2cf420 <__Stack_Size+0x2cf020>
     bfc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     c00:	0b00000a 	bleq	c30 <__Stack_Size+0x830>
     c04:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     c08:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     c0c:	0a381349 	beq	e05938 <__Stack_Size+0xe05538>
     c10:	160c0000 	strne	r0, [ip], -r0
     c14:	3a0e0300 	bcc	38181c <__Stack_Size+0x38141c>
     c18:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c1c:	0d000013 	stceq	0, cr0, [r0, #-76]
     c20:	13490101 	movtne	r0, #37121	; 0x9101
     c24:	00001301 	andeq	r1, r0, r1, lsl #6
     c28:	4900210e 	stmdbmi	r0, {r1, r2, r3, r8, sp}
     c2c:	000b2f13 	andeq	r2, fp, r3, lsl pc
     c30:	01130f00 	tsteq	r3, r0, lsl #30
     c34:	0b3a0b0b 	bleq	e83868 <__Stack_Size+0xe83468>
     c38:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     c3c:	0d100000 	ldceq	0, cr0, [r0]
     c40:	3a0e0300 	bcc	381848 <__Stack_Size+0x381448>
     c44:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c48:	000a3813 	andeq	r3, sl, r3, lsl r8
     c4c:	012e1100 	teqeq	lr, r0, lsl #2
     c50:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     c54:	0b3b0b3a 	bleq	ec3944 <__Stack_Size+0xec3544>
     c58:	01110c27 	tsteq	r1, r7, lsr #24
     c5c:	06400112 	undefined
     c60:	00001301 	andeq	r1, r0, r1, lsl #6
     c64:	03000512 	movweq	r0, #1298	; 0x512
     c68:	3b0b3a0e 	blcc	2cf4a8 <__Stack_Size+0x2cf0a8>
     c6c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c70:	1300000a 	movwne	r0, #10	; 0xa
     c74:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     c78:	0b3b0b3a 	bleq	ec3968 <__Stack_Size+0xec3568>
     c7c:	06021349 	streq	r1, [r2], -r9, asr #6
     c80:	34140000 	ldrcc	r0, [r4]
     c84:	3a0e0300 	bcc	38188c <__Stack_Size+0x38148c>
     c88:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c8c:	000a0213 	andeq	r0, sl, r3, lsl r2
     c90:	00341500 	eorseq	r1, r4, r0, lsl #10
     c94:	0b3a0803 	bleq	e82ca8 <__Stack_Size+0xe828a8>
     c98:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c9c:	00000602 	andeq	r0, r0, r2, lsl #12
     ca0:	03003416 	movweq	r3, #1046	; 0x416
     ca4:	3b0b3a0e 	blcc	2cf4e4 <__Stack_Size+0x2cf0e4>
     ca8:	0013490b 	andseq	r4, r3, fp, lsl #18
     cac:	000f1700 	andeq	r1, pc, r0, lsl #14
     cb0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     cb4:	2e180000 	wxorcs	wr0, wr8, wr0
     cb8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     cbc:	3b0b3a0e 	blcc	2cf4fc <__Stack_Size+0x2cf0fc>
     cc0:	110c270b 	tstne	ip, fp, lsl #14
     cc4:	40011201 	andmi	r1, r1, r1, lsl #4
     cc8:	0013010a 	andseq	r0, r3, sl, lsl #2
     ccc:	012e1900 	teqeq	lr, r0, lsl #18
     cd0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     cd4:	0b3b0b3a 	bleq	ec39c4 <__Stack_Size+0xec35c4>
     cd8:	13490c27 	movtne	r0, #39975	; 0x9c27
     cdc:	01120111 	tsteq	r2, r1, lsl r1
     ce0:	13010a40 	movwne	r0, #6720	; 0x1a40
     ce4:	2e1a0000 	wxorcs	wr0, wr10, wr0
     ce8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     cec:	3b0b3a0e 	blcc	2cf52c <__Stack_Size+0x2cf12c>
     cf0:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     cf4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     cf8:	010a4001 	tsteq	sl, r1
     cfc:	1b000013 	blne	d50 <__Stack_Size+0x950>
     d00:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     d04:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     d08:	06021349 	streq	r1, [r2], -r9, asr #6
     d0c:	051c0000 	ldreq	r0, [ip]
     d10:	3a0e0300 	bcc	381918 <__Stack_Size+0x381518>
     d14:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d18:	000a0213 	andeq	r0, sl, r3, lsl r2
     d1c:	00341d00 	eorseq	r1, r4, r0, lsl #26
     d20:	0b3a0e03 	bleq	e84534 <__Stack_Size+0xe84134>
     d24:	1349053b 	movtne	r0, #38203	; 0x953b
     d28:	2e1e0000 	wxorcs	wr0, wr14, wr0
     d2c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     d30:	3b0b3a0e 	blcc	2cf570 <__Stack_Size+0x2cf170>
     d34:	110c2705 	tstne	ip, r5, lsl #14
     d38:	40011201 	andmi	r1, r1, r1, lsl #4
     d3c:	0013010a 	andseq	r0, r3, sl, lsl #2
     d40:	00341f00 	eorseq	r1, r4, r0, lsl #30
     d44:	0b3a0803 	bleq	e82d58 <__Stack_Size+0xe82958>
     d48:	1349053b 	movtne	r0, #38203	; 0x953b
     d4c:	00000a02 	andeq	r0, r0, r2, lsl #20
     d50:	03003420 	movweq	r3, #1056	; 0x420
     d54:	3b0b3a0e 	blcc	2cf594 <__Stack_Size+0x2cf194>
     d58:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d5c:	21000006 	tstcs	r0, r6
     d60:	0c3f012e 	ldfeqs	f0, [pc], #-184
     d64:	0b3a0e03 	bleq	e84578 <__Stack_Size+0xe84178>
     d68:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     d6c:	01120111 	tsteq	r2, r1, lsl r1
     d70:	13010640 	movwne	r0, #5696	; 0x1640
     d74:	34220000 	strtcc	r0, [r2]
     d78:	3a080300 	bcc	201980 <__Stack_Size+0x201580>
     d7c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d80:	23000013 	movwcs	r0, #19	; 0x13
     d84:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     d88:	0b3a0e03 	bleq	e8459c <__Stack_Size+0xe8419c>
     d8c:	0c270b3b 	stceq	11, cr0, [r7], #-236
     d90:	01120111 	tsteq	r2, r1, lsl r1
     d94:	00000640 	andeq	r0, r0, r0, asr #12
     d98:	3f012e24 	svccc	0x00012e24
     d9c:	3a0e030c 	bcc	3819d4 <__Stack_Size+0x3815d4>
     da0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     da4:	1201110c 	andne	r1, r1, #3	; 0x3
     da8:	00064001 	andeq	r4, r6, r1
     dac:	11010000 	tstne	r1, r0
     db0:	130e2501 	movwne	r2, #58625	; 0xe501
     db4:	1b0e030b 	blne	3819e8 <__Stack_Size+0x3815e8>
     db8:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     dbc:	00061001 	andeq	r1, r6, r1
     dc0:	00240200 	eoreq	r0, r4, r0, lsl #4
     dc4:	0b3e0b0b 	bleq	f839f8 <__Stack_Size+0xf835f8>
     dc8:	00000e03 	andeq	r0, r0, r3, lsl #28
     dcc:	03001603 	movweq	r1, #1539	; 0x603
     dd0:	3b0b3a08 	blcc	2cf5f8 <__Stack_Size+0x2cf1f8>
     dd4:	0013490b 	andseq	r4, r3, fp, lsl #18
     dd8:	00350400 	eorseq	r0, r5, r0, lsl #8
     ddc:	00001349 	andeq	r1, r0, r9, asr #6
     de0:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
     de4:	06000013 	undefined
     de8:	0b0b0104 	bleq	2c1200 <__Stack_Size+0x2c0e00>
     dec:	0b3b0b3a 	bleq	ec3adc <__Stack_Size+0xec36dc>
     df0:	00001301 	andeq	r1, r0, r1, lsl #6
     df4:	03002807 	movweq	r2, #2055	; 0x807
     df8:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     dfc:	00280800 	eoreq	r0, r8, r0, lsl #16
     e00:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     e04:	16090000 	strne	r0, [r9], -r0
     e08:	3a0e0300 	bcc	381a10 <__Stack_Size+0x381610>
     e0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e10:	0a000013 	beq	e64 <__Stack_Size+0xa64>
     e14:	0b0b0024 	bleq	2c0eac <__Stack_Size+0x2c0aac>
     e18:	00000b3e 	andeq	r0, r0, lr, lsr fp
     e1c:	0b01130b 	bleq	45a50 <__Stack_Size+0x45650>
     e20:	3b0b3a05 	blcc	2cf63c <__Stack_Size+0x2cf23c>
     e24:	00130105 	andseq	r0, r3, r5, lsl #2
     e28:	000d0c00 	andeq	r0, sp, r0, lsl #24
     e2c:	0b3a0e03 	bleq	e84640 <__Stack_Size+0xe84240>
     e30:	1349053b 	movtne	r0, #38203	; 0x953b
     e34:	00000a38 	andeq	r0, r0, r8, lsr sl
     e38:	03000d0d 	movweq	r0, #3341	; 0xd0d
     e3c:	3b0b3a08 	blcc	2cf664 <__Stack_Size+0x2cf264>
     e40:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     e44:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
     e48:	13490101 	movtne	r0, #37121	; 0x9101
     e4c:	00001301 	andeq	r1, r0, r1, lsl #6
     e50:	4900210f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sp}
     e54:	000b2f13 	andeq	r2, fp, r3, lsl pc
     e58:	01131000 	tsteq	r3, r0
     e5c:	0b3a0b0b 	bleq	e83a90 <__Stack_Size+0xe83690>
     e60:	1301053b 	movwne	r0, #5435	; 0x153b
     e64:	13110000 	tstne	r1, #0	; 0x0
     e68:	3a0b0b01 	bcc	2c3a74 <__Stack_Size+0x2c3674>
     e6c:	010b3b0b 	tsteq	fp, fp, lsl #22
     e70:	12000013 	andne	r0, r0, #19	; 0x13
     e74:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     e78:	0b3b0b3a 	bleq	ec3b68 <__Stack_Size+0xec3768>
     e7c:	0a381349 	beq	e05ba8 <__Stack_Size+0xe057a8>
     e80:	2e130000 	wxorcs	wr0, wr3, wr0
     e84:	030c3f01 	movweq	r3, #52993	; 0xcf01
     e88:	3b0b3a0e 	blcc	2cf6c8 <__Stack_Size+0x2cf2c8>
     e8c:	110c270b 	tstne	ip, fp, lsl #14
     e90:	40011201 	andmi	r1, r1, r1, lsl #4
     e94:	0013010a 	andseq	r0, r3, sl, lsl #2
     e98:	00341400 	eorseq	r1, r4, r0, lsl #8
     e9c:	0b3a0e03 	bleq	e846b0 <__Stack_Size+0xe842b0>
     ea0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ea4:	00000a02 	andeq	r0, r0, r2, lsl #20
     ea8:	03003415 	movweq	r3, #1045	; 0x415
     eac:	3b0b3a0e 	blcc	2cf6ec <__Stack_Size+0x2cf2ec>
     eb0:	0013490b 	andseq	r4, r3, fp, lsl #18
     eb4:	00051600 	andeq	r1, r5, r0, lsl #12
     eb8:	0b3a0e03 	bleq	e846cc <__Stack_Size+0xe842cc>
     ebc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ec0:	00000602 	andeq	r0, r0, r2, lsl #12
     ec4:	3f012e17 	svccc	0x00012e17
     ec8:	3a0e030c 	bcc	381b00 <__Stack_Size+0x381700>
     ecc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ed0:	1201110c 	andne	r1, r1, #3	; 0x3
     ed4:	01064001 	tsteq	r6, r1
     ed8:	18000013 	stmdane	r0, {r0, r1, r4}
     edc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ee0:	0b3b0b3a 	bleq	ec3bd0 <__Stack_Size+0xec37d0>
     ee4:	06021349 	streq	r1, [r2], -r9, asr #6
     ee8:	0f190000 	svceq	0x00190000
     eec:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     ef0:	1a000013 	bne	f44 <__Stack_Size+0xb44>
     ef4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     ef8:	0b3b0b3a 	bleq	ec3be8 <__Stack_Size+0xec37e8>
     efc:	0a021349 	beq	85c28 <__Stack_Size+0x85828>
     f00:	2e1b0000 	wxorcs	wr0, wr11, wr0
     f04:	030c3f00 	movweq	r3, #52992	; 0xcf00
     f08:	3b0b3a0e 	blcc	2cf748 <__Stack_Size+0x2cf348>
     f0c:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     f10:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f14:	000a4001 	andeq	r4, sl, r1
     f18:	012e1c00 	teqeq	lr, r0, lsl #24
     f1c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f20:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f24:	13490c27 	movtne	r0, #39975	; 0x9c27
     f28:	01120111 	tsteq	r2, r1, lsl r1
     f2c:	13010a40 	movwne	r0, #6720	; 0x1a40
     f30:	051d0000 	ldreq	r0, [sp]
     f34:	3a0e0300 	bcc	381b3c <__Stack_Size+0x38173c>
     f38:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f3c:	00060213 	andeq	r0, r6, r3, lsl r2
     f40:	00341e00 	eorseq	r1, r4, r0, lsl #28
     f44:	0b3a0e03 	bleq	e84758 <__Stack_Size+0xe84358>
     f48:	1349053b 	movtne	r0, #38203	; 0x953b
     f4c:	341f0000 	ldrcc	r0, [pc], #0	; f54 <__Stack_Size+0xb54>
     f50:	3a080300 	bcc	201b58 <__Stack_Size+0x201758>
     f54:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f58:	000a0213 	andeq	r0, sl, r3, lsl r2
     f5c:	012e2000 	teqeq	lr, r0
     f60:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f64:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f68:	01110c27 	tsteq	r1, r7, lsr #24
     f6c:	0a400112 	beq	10013bc <__Stack_Size+0x1000fbc>
     f70:	00001301 	andeq	r1, r0, r1, lsl #6
     f74:	03000521 	movweq	r0, #1313	; 0x521
     f78:	3b0b3a0e 	blcc	2cf7b8 <__Stack_Size+0x2cf3b8>
     f7c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     f80:	2200000a 	andcs	r0, r0, #10	; 0xa
     f84:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     f88:	0b3a0e03 	bleq	e8479c <__Stack_Size+0xe8439c>
     f8c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     f90:	01120111 	tsteq	r2, r1, lsl r1
     f94:	00000a40 	andeq	r0, r0, r0, asr #20
     f98:	03003423 	movweq	r3, #1059	; 0x423
     f9c:	3b0b3a0e 	blcc	2cf7dc <__Stack_Size+0x2cf3dc>
     fa0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     fa4:	2400000a 	strcs	r0, [r0], #-10
     fa8:	0c3f012e 	ldfeqs	f0, [pc], #-184
     fac:	0b3a0e03 	bleq	e847c0 <__Stack_Size+0xe843c0>
     fb0:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     fb4:	01120111 	tsteq	r2, r1, lsl r1
     fb8:	13010640 	movwne	r0, #5696	; 0x1640
     fbc:	34250000 	strtcc	r0, [r5]
     fc0:	3a0e0300 	bcc	381bc8 <__Stack_Size+0x3817c8>
     fc4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     fc8:	00060213 	andeq	r0, r6, r3, lsl r2
     fcc:	00342600 	eorseq	r2, r4, r0, lsl #12
     fd0:	0b3a0803 	bleq	e82fe4 <__Stack_Size+0xe82be4>
     fd4:	1349053b 	movtne	r0, #38203	; 0x953b
     fd8:	2e270000 	cdpcs	0, 2, cr0, cr7, cr0, {0}
     fdc:	030c3f00 	movweq	r3, #52992	; 0xcf00
     fe0:	3b0b3a0e 	blcc	2cf820 <__Stack_Size+0x2cf420>
     fe4:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     fe8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     fec:	00064001 	andeq	r4, r6, r1
     ff0:	002e2800 	eoreq	r2, lr, r0, lsl #16
     ff4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     ff8:	0b3b0b3a 	bleq	ec3ce8 <__Stack_Size+0xec38e8>
     ffc:	01110c27 	tsteq	r1, r7, lsr #24
    1000:	06400112 	undefined
    1004:	01000000 	tsteq	r0, r0
    1008:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    100c:	0e030b13 	vmoveq.32	d3[0], r0
    1010:	01110e1b 	tsteq	r1, fp, lsl lr
    1014:	06100112 	undefined
    1018:	24020000 	strcs	r0, [r2]
    101c:	3e0b0b00 	fmacdcc	d0, d11, d0
    1020:	000e030b 	andeq	r0, lr, fp, lsl #6
    1024:	00160300 	andseq	r0, r6, r0, lsl #6
    1028:	0b3a0803 	bleq	e8303c <__Stack_Size+0xe82c3c>
    102c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1030:	35040000 	strcc	r0, [r4]
    1034:	00134900 	andseq	r4, r3, r0, lsl #18
    1038:	01040500 	tsteq	r4, r0, lsl #10
    103c:	0b3a0b0b 	bleq	e83c70 <__Stack_Size+0xe83870>
    1040:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1044:	28060000 	stmdacs	r6, {}
    1048:	1c0e0300 	stcne	3, cr0, [lr], {0}
    104c:	0700000d 	streq	r0, [r0, -sp]
    1050:	08030028 	stmdaeq	r3, {r3, r5}
    1054:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1058:	03001608 	movweq	r1, #1544	; 0x608
    105c:	3b0b3a0e 	blcc	2cf89c <__Stack_Size+0x2cf49c>
    1060:	0013490b 	andseq	r4, r3, fp, lsl #18
    1064:	00240900 	eoreq	r0, r4, r0, lsl #18
    1068:	0b3e0b0b 	bleq	f83c9c <__Stack_Size+0xf8389c>
    106c:	130a0000 	movwne	r0, #40960	; 0xa000
    1070:	3a0b0b01 	bcc	2c3c7c <__Stack_Size+0x2c387c>
    1074:	01053b0b 	tsteq	r5, fp, lsl #22
    1078:	0b000013 	bleq	10cc <__Stack_Size+0xccc>
    107c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1080:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1084:	0a381349 	beq	e05db0 <__Stack_Size+0xe059b0>
    1088:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
    108c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1090:	3b0b3a0e 	blcc	2cf8d0 <__Stack_Size+0x2cf4d0>
    1094:	110c270b 	tstne	ip, fp, lsl #14
    1098:	40011201 	andmi	r1, r1, r1, lsl #4
    109c:	0013010a 	andseq	r0, r3, sl, lsl #2
    10a0:	00050d00 	andeq	r0, r5, r0, lsl #26
    10a4:	0b3a0e03 	bleq	e848b8 <__Stack_Size+0xe844b8>
    10a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10ac:	00000a02 	andeq	r0, r0, r2, lsl #20
    10b0:	0300050e 	movweq	r0, #1294	; 0x50e
    10b4:	3b0b3a0e 	blcc	2cf8f4 <__Stack_Size+0x2cf4f4>
    10b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    10bc:	0f000006 	svceq	0x00000006
    10c0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    10c4:	0b3b0b3a 	bleq	ec3db4 <__Stack_Size+0xec39b4>
    10c8:	06021349 	streq	r1, [r2], -r9, asr #6
    10cc:	2e100000 	wxorcs	wr0, wr0, wr0
    10d0:	030c3f01 	movweq	r3, #52993	; 0xcf01
    10d4:	3b0b3a0e 	blcc	2cf914 <__Stack_Size+0x2cf514>
    10d8:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    10dc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    10e0:	010a4001 	tsteq	sl, r1
    10e4:	11000013 	tstne	r0, r3, lsl r0
    10e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    10ec:	0b3b0b3a 	bleq	ec3ddc <__Stack_Size+0xec39dc>
    10f0:	00001349 	andeq	r1, r0, r9, asr #6
    10f4:	3f012e12 	svccc	0x00012e12
    10f8:	3a0e030c 	bcc	381d30 <__Stack_Size+0x381930>
    10fc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1100:	1201110c 	andne	r1, r1, #3	; 0x3
    1104:	010a4001 	tsteq	sl, r1
    1108:	13000013 	movwne	r0, #19	; 0x13
    110c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1110:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1114:	0a021349 	beq	85e40 <__Stack_Size+0x85a40>
    1118:	2e140000 	wxorcs	wr0, wr4, wr0
    111c:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1120:	3b0b3a0e 	blcc	2cf960 <__Stack_Size+0x2cf560>
    1124:	110c270b 	tstne	ip, fp, lsl #14
    1128:	40011201 	andmi	r1, r1, r1, lsl #4
    112c:	15000006 	strne	r0, [r0, #-6]
    1130:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1134:	0b3a0e03 	bleq	e84948 <__Stack_Size+0xe84548>
    1138:	0c270b3b 	stceq	11, cr0, [r7], #-236
    113c:	01120111 	tsteq	r2, r1, lsl r1
    1140:	13010640 	movwne	r0, #5696	; 0x1640
    1144:	01000000 	tsteq	r0, r0
    1148:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    114c:	0e030b13 	vmoveq.32	d3[0], r0
    1150:	01110e1b 	tsteq	r1, fp, lsl lr
    1154:	06100112 	undefined
    1158:	24020000 	strcs	r0, [r2]
    115c:	3e0b0b00 	fmacdcc	d0, d11, d0
    1160:	000e030b 	andeq	r0, lr, fp, lsl #6
    1164:	00160300 	andseq	r0, r6, r0, lsl #6
    1168:	0b3a0803 	bleq	e8317c <__Stack_Size+0xe82d7c>
    116c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1170:	35040000 	strcc	r0, [r4]
    1174:	00134900 	andseq	r4, r3, r0, lsl #18
    1178:	01040500 	tsteq	r4, r0, lsl #10
    117c:	0b3a0b0b 	bleq	e83db0 <__Stack_Size+0xe839b0>
    1180:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1184:	28060000 	stmdacs	r6, {}
    1188:	1c0e0300 	stcne	3, cr0, [lr], {0}
    118c:	0700000d 	streq	r0, [r0, -sp]
    1190:	08030028 	stmdaeq	r3, {r3, r5}
    1194:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1198:	03001608 	movweq	r1, #1544	; 0x608
    119c:	3b0b3a0e 	blcc	2cf9dc <__Stack_Size+0x2cf5dc>
    11a0:	0013490b 	andseq	r4, r3, fp, lsl #18
    11a4:	00240900 	eoreq	r0, r4, r0, lsl #18
    11a8:	0b3e0b0b 	bleq	f83ddc <__Stack_Size+0xf839dc>
    11ac:	130a0000 	movwne	r0, #40960	; 0xa000
    11b0:	3a0b0b01 	bcc	2c3dbc <__Stack_Size+0x2c39bc>
    11b4:	01053b0b 	tsteq	r5, fp, lsl #22
    11b8:	0b000013 	bleq	120c <__Stack_Size+0xe0c>
    11bc:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    11c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    11c4:	0a381349 	beq	e05ef0 <__Stack_Size+0xe05af0>
    11c8:	0d0c0000 	stceq	0, cr0, [ip]
    11cc:	3a0e0300 	bcc	381dd4 <__Stack_Size+0x3819d4>
    11d0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11d4:	000a3813 	andeq	r3, sl, r3, lsl r8
    11d8:	01130d00 	tsteq	r3, r0, lsl #26
    11dc:	0b3a0b0b 	bleq	e83e10 <__Stack_Size+0xe83a10>
    11e0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    11e4:	0d0e0000 	stceq	0, cr0, [lr]
    11e8:	3a0e0300 	bcc	381df0 <__Stack_Size+0x3819f0>
    11ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11f0:	000a3813 	andeq	r3, sl, r3, lsl r8
    11f4:	012e0f00 	teqeq	lr, r0, lsl #30
    11f8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    11fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1200:	13490c27 	movtne	r0, #39975	; 0x9c27
    1204:	13010b20 	movwne	r0, #6944	; 0x1b20
    1208:	05100000 	ldreq	r0, [r0]
    120c:	3a0e0300 	bcc	381e14 <__Stack_Size+0x381a14>
    1210:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1214:	11000013 	tstne	r0, r3, lsl r0
    1218:	08030034 	stmdaeq	r3, {r2, r4, r5}
    121c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1220:	00001349 	andeq	r1, r0, r9, asr #6
    1224:	03003412 	movweq	r3, #1042	; 0x412
    1228:	3b0b3a0e 	blcc	2cfa68 <__Stack_Size+0x2cf668>
    122c:	00134905 	andseq	r4, r3, r5, lsl #18
    1230:	002e1300 	eoreq	r1, lr, r0, lsl #6
    1234:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1238:	0b3b0b3a 	bleq	ec3f28 <__Stack_Size+0xec3b28>
    123c:	01110c27 	tsteq	r1, r7, lsr #24
    1240:	0a400112 	beq	1001690 <__Stack_Size+0x1001290>
    1244:	2e140000 	wxorcs	wr0, wr4, wr0
    1248:	030c3f01 	movweq	r3, #52993	; 0xcf01
    124c:	3b0b3a0e 	blcc	2cfa8c <__Stack_Size+0x2cf68c>
    1250:	110c270b 	tstne	ip, fp, lsl #14
    1254:	40011201 	andmi	r1, r1, r1, lsl #4
    1258:	0013010a 	andseq	r0, r3, sl, lsl #2
    125c:	00051500 	andeq	r1, r5, r0, lsl #10
    1260:	0b3a0e03 	bleq	e84a74 <__Stack_Size+0xe84674>
    1264:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1268:	00000a02 	andeq	r0, r0, r2, lsl #20
    126c:	3f012e16 	svccc	0x00012e16
    1270:	3a0e030c 	bcc	381ea8 <__Stack_Size+0x381aa8>
    1274:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1278:	1113490c 	tstne	r3, ip, lsl #18
    127c:	40011201 	andmi	r1, r1, r1, lsl #4
    1280:	00130106 	andseq	r0, r3, r6, lsl #2
    1284:	00341700 	eorseq	r1, r4, r0, lsl #14
    1288:	0b3a0e03 	bleq	e84a9c <__Stack_Size+0xe8469c>
    128c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1290:	00000602 	andeq	r0, r0, r2, lsl #12
    1294:	03003418 	movweq	r3, #1048	; 0x418
    1298:	3b0b3a0e 	blcc	2cfad8 <__Stack_Size+0x2cf6d8>
    129c:	0013490b 	andseq	r4, r3, fp, lsl #18
    12a0:	011d1900 	tsteq	sp, r0, lsl #18
    12a4:	01521331 	cmpeq	r2, r1, lsr r3
    12a8:	0b580655 	bleq	1602c04 <__Stack_Size+0x1602804>
    12ac:	13010b59 	movwne	r0, #7001	; 0x1b59
    12b0:	051a0000 	ldreq	r0, [sl]
    12b4:	00133100 	andseq	r3, r3, r0, lsl #2
    12b8:	010b1b00 	tsteq	fp, r0, lsl #22
    12bc:	00000655 	andeq	r0, r0, r5, asr r6
    12c0:	3100341c 	tstcc	r0, ip, lsl r4
    12c4:	1d000013 	stcne	0, cr0, [r0, #-76]
    12c8:	13310034 	teqne	r1, #52	; 0x34
    12cc:	00000a02 	andeq	r0, r0, r2, lsl #20
    12d0:	31011d1e 	tstcc	r1, lr, lsl sp
    12d4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    12d8:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
    12dc:	1f00000b 	svcne	0x0000000b
    12e0:	0111010b 	tsteq	r1, fp, lsl #2
    12e4:	00000112 	andeq	r0, r0, r2, lsl r1
    12e8:	31003420 	tstcc	r0, r0, lsr #8
    12ec:	00060213 	andeq	r0, r6, r3, lsl r2
    12f0:	00342100 	eorseq	r2, r4, r0, lsl #2
    12f4:	0b3a0e03 	bleq	e84b08 <__Stack_Size+0xe84708>
    12f8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12fc:	00000a02 	andeq	r0, r0, r2, lsl #20
    1300:	3f012e22 	svccc	0x00012e22
    1304:	3a0e030c 	bcc	381f3c <__Stack_Size+0x381b3c>
    1308:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    130c:	1201110c 	andne	r1, r1, #3	; 0x3
    1310:	010a4001 	tsteq	sl, r1
    1314:	23000013 	movwcs	r0, #19	; 0x13
    1318:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    131c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1320:	0a021349 	beq	8604c <__Stack_Size+0x85c4c>
    1324:	05240000 	streq	r0, [r4]!
    1328:	3a0e0300 	bcc	381f30 <__Stack_Size+0x381b30>
    132c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1330:	00060213 	andeq	r0, r6, r3, lsl r2
    1334:	00342500 	eorseq	r2, r4, r0, lsl #10
    1338:	0b3a0e03 	bleq	e84b4c <__Stack_Size+0xe8474c>
    133c:	1349053b 	movtne	r0, #38203	; 0x953b
    1340:	00000602 	andeq	r0, r0, r2, lsl #12
    1344:	3f002e26 	svccc	0x00002e26
    1348:	3a0e030c 	bcc	381f80 <__Stack_Size+0x381b80>
    134c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1350:	1113490c 	tstne	r3, ip, lsl #18
    1354:	40011201 	andmi	r1, r1, r1, lsl #4
    1358:	2700000a 	strcs	r0, [r0, -sl]
    135c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1360:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1364:	0a021349 	beq	86090 <__Stack_Size+0x85c90>
    1368:	34280000 	strtcc	r0, [r8]
    136c:	3a080300 	bcc	201f74 <__Stack_Size+0x201b74>
    1370:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1374:	00060213 	andeq	r0, r6, r3, lsl r2
    1378:	000f2900 	andeq	r2, pc, r0, lsl #18
    137c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1380:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    1384:	11133101 	tstne	r3, r1, lsl #2
    1388:	40011201 	andmi	r1, r1, r1, lsl #4
    138c:	0013010a 	andseq	r0, r3, sl, lsl #2
    1390:	00052b00 	andeq	r2, r5, r0, lsl #22
    1394:	06021331 	undefined
    1398:	2e2c0000 	cdpcs	0, 2, cr0, cr12, cr0, {0}
    139c:	030c3f00 	movweq	r3, #52992	; 0xcf00
    13a0:	3b0b3a0e 	blcc	2cfbe0 <__Stack_Size+0x2cf7e0>
    13a4:	110c2705 	tstne	ip, r5, lsl #14
    13a8:	40011201 	andmi	r1, r1, r1, lsl #4
    13ac:	2d00000a 	stccs	0, cr0, [r0, #-40]
    13b0:	0c3f012e 	ldfeqs	f0, [pc], #-184
    13b4:	0b3a0e03 	bleq	e84bc8 <__Stack_Size+0xe847c8>
    13b8:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    13bc:	01111349 	tsteq	r1, r9, asr #6
    13c0:	0a400112 	beq	1001810 <__Stack_Size+0x1001410>
    13c4:	00001301 	andeq	r1, r0, r1, lsl #6
    13c8:	4901012e 	stmdbmi	r1, {r1, r2, r3, r5, r8}
    13cc:	00130113 	andseq	r0, r3, r3, lsl r1
    13d0:	00212f00 	eoreq	r2, r1, r0, lsl #30
    13d4:	0b2f1349 	bleq	bc6100 <__Stack_Size+0xbc5d00>
    13d8:	26300000 	ldrtcs	r0, [r0], -r0
    13dc:	00134900 	andseq	r4, r3, r0, lsl #18
    13e0:	11010000 	tstne	r1, r0
    13e4:	130e2501 	movwne	r2, #58625	; 0xe501
    13e8:	1b0e030b 	blne	38201c <__Stack_Size+0x381c1c>
    13ec:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    13f0:	00061001 	andeq	r1, r6, r1
    13f4:	00240200 	eoreq	r0, r4, r0, lsl #4
    13f8:	0b3e0b0b 	bleq	f8402c <__Stack_Size+0xf83c2c>
    13fc:	00000e03 	andeq	r0, r0, r3, lsl #28
    1400:	03001603 	movweq	r1, #1539	; 0x603
    1404:	3b0b3a08 	blcc	2cfc2c <__Stack_Size+0x2cf82c>
    1408:	0013490b 	andseq	r4, r3, fp, lsl #18
    140c:	00350400 	eorseq	r0, r5, r0, lsl #8
    1410:	00001349 	andeq	r1, r0, r9, asr #6
    1414:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
    1418:	06000013 	undefined
    141c:	0b0b0104 	bleq	2c1834 <__Stack_Size+0x2c1434>
    1420:	0b3b0b3a 	bleq	ec4110 <__Stack_Size+0xec3d10>
    1424:	00001301 	andeq	r1, r0, r1, lsl #6
    1428:	03002807 	movweq	r2, #2055	; 0x807
    142c:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1430:	00280800 	eoreq	r0, r8, r0, lsl #16
    1434:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1438:	16090000 	strne	r0, [r9], -r0
    143c:	3a0e0300 	bcc	382044 <__Stack_Size+0x381c44>
    1440:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1444:	0a000013 	beq	1498 <__Stack_Size+0x1098>
    1448:	0b0b0024 	bleq	2c14e0 <__Stack_Size+0x2c10e0>
    144c:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1450:	0b01130b 	bleq	46084 <__Stack_Size+0x45c84>
    1454:	3b0b3a0b 	blcc	2cfc88 <__Stack_Size+0x2cf888>
    1458:	00130105 	andseq	r0, r3, r5, lsl #2
    145c:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1460:	0b3a0e03 	bleq	e84c74 <__Stack_Size+0xe84874>
    1464:	1349053b 	movtne	r0, #38203	; 0x953b
    1468:	00000a38 	andeq	r0, r0, r8, lsr sl
    146c:	03000d0d 	movweq	r0, #3341	; 0xd0d
    1470:	3b0b3a08 	blcc	2cfc98 <__Stack_Size+0x2cf898>
    1474:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1478:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
    147c:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1480:	0b3a0e03 	bleq	e84c94 <__Stack_Size+0xe84894>
    1484:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1488:	01120111 	tsteq	r2, r1, lsl r1
    148c:	13010a40 	movwne	r0, #6720	; 0x1a40
    1490:	050f0000 	streq	r0, [pc, #0]	; 1498 <__Stack_Size+0x1098>
    1494:	3a0e0300 	bcc	38209c <__Stack_Size+0x381c9c>
    1498:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    149c:	000a0213 	andeq	r0, sl, r3, lsl r2
    14a0:	002e1000 	eoreq	r1, lr, r0
    14a4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    14a8:	0b3b0b3a 	bleq	ec4198 <__Stack_Size+0xec3d98>
    14ac:	13490c27 	movtne	r0, #39975	; 0x9c27
    14b0:	01120111 	tsteq	r2, r1, lsl r1
    14b4:	00000a40 	andeq	r0, r0, r0, asr #20
    14b8:	3f012e11 	svccc	0x00012e11
    14bc:	3a0e030c 	bcc	3820f4 <__Stack_Size+0x381cf4>
    14c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    14c4:	1113490c 	tstne	r3, ip, lsl #18
    14c8:	40011201 	andmi	r1, r1, r1, lsl #4
    14cc:	1200000a 	andne	r0, r0, #10	; 0xa
    14d0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    14d4:	0b3b0b3a 	bleq	ec41c4 <__Stack_Size+0xec3dc4>
    14d8:	06021349 	streq	r1, [r2], -r9, asr #6
    14dc:	34130000 	ldrcc	r0, [r3]
    14e0:	3a0e0300 	bcc	3820e8 <__Stack_Size+0x381ce8>
    14e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    14e8:	00060213 	andeq	r0, r6, r3, lsl r2
    14ec:	00341400 	eorseq	r1, r4, r0, lsl #8
    14f0:	0b3a0803 	bleq	e83504 <__Stack_Size+0xe83104>
    14f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    14f8:	34150000 	ldrcc	r0, [r5]
    14fc:	3a0e0300 	bcc	382104 <__Stack_Size+0x381d04>
    1500:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1504:	00000013 	andeq	r0, r0, r3, lsl r0
    1508:	25011101 	strcs	r1, [r1, #-257]
    150c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1510:	110e1b0e 	tstne	lr, lr, lsl #22
    1514:	10011201 	andne	r1, r1, r1, lsl #4
    1518:	02000006 	andeq	r0, r0, #6	; 0x6
    151c:	0b0b0024 	bleq	2c15b4 <__Stack_Size+0x2c11b4>
    1520:	0e030b3e 	vmoveq.16	d3[0], r0
    1524:	16030000 	strne	r0, [r3], -r0
    1528:	3a080300 	bcc	202130 <__Stack_Size+0x201d30>
    152c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1530:	04000013 	streq	r0, [r0], #-19
    1534:	13490035 	movtne	r0, #36917	; 0x9035
    1538:	04050000 	streq	r0, [r5]
    153c:	3a0b0b01 	bcc	2c4148 <__Stack_Size+0x2c3d48>
    1540:	010b3b0b 	tsteq	fp, fp, lsl #22
    1544:	06000013 	undefined
    1548:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    154c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1550:	03002807 	movweq	r2, #2055	; 0x807
    1554:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1558:	00160800 	andseq	r0, r6, r0, lsl #16
    155c:	0b3a0e03 	bleq	e84d70 <__Stack_Size+0xe84970>
    1560:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1564:	24090000 	strcs	r0, [r9]
    1568:	3e0b0b00 	fmacdcc	d0, d11, d0
    156c:	0a00000b 	beq	15a0 <__Stack_Size+0x11a0>
    1570:	0b0b0113 	bleq	2c19c4 <__Stack_Size+0x2c15c4>
    1574:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1578:	00001301 	andeq	r1, r0, r1, lsl #6
    157c:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1580:	3b0b3a08 	blcc	2cfda8 <__Stack_Size+0x2cf9a8>
    1584:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1588:	0c00000a 	stceq	0, cr0, [r0], {10}
    158c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1590:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1594:	0a381349 	beq	e062c0 <__Stack_Size+0xe05ec0>
    1598:	160d0000 	strne	r0, [sp], -r0
    159c:	3a0e0300 	bcc	3821a4 <__Stack_Size+0x381da4>
    15a0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    15a4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    15a8:	0b0b0113 	bleq	2c19fc <__Stack_Size+0x2c15fc>
    15ac:	0b3b0b3a 	bleq	ec429c <__Stack_Size+0xec3e9c>
    15b0:	00001301 	andeq	r1, r0, r1, lsl #6
    15b4:	03000d0f 	movweq	r0, #3343	; 0xd0f
    15b8:	3b0b3a0e 	blcc	2cfdf8 <__Stack_Size+0x2cf9f8>
    15bc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    15c0:	1000000a 	andne	r0, r0, sl
    15c4:	0c3f012e 	ldfeqs	f0, [pc], #-184
    15c8:	0b3a0e03 	bleq	e84ddc <__Stack_Size+0xe849dc>
    15cc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    15d0:	13010b20 	movwne	r0, #6944	; 0x1b20
    15d4:	05110000 	ldreq	r0, [r1]
    15d8:	3a0e0300 	bcc	3821e0 <__Stack_Size+0x381de0>
    15dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    15e0:	12000013 	andne	r0, r0, #19	; 0x13
    15e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    15e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    15ec:	00001349 	andeq	r1, r0, r9, asr #6
    15f0:	0b000f13 	bleq	5244 <__Stack_Size+0x4e44>
    15f4:	0013490b 	andseq	r4, r3, fp, lsl #18
    15f8:	012e1400 	teqeq	lr, r0, lsl #8
    15fc:	0b3a0e03 	bleq	e84e10 <__Stack_Size+0xe84a10>
    1600:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1604:	13010b20 	movwne	r0, #6944	; 0x1b20
    1608:	34150000 	ldrcc	r0, [r5]
    160c:	3a080300 	bcc	202214 <__Stack_Size+0x201e14>
    1610:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1614:	16000013 	undefined
    1618:	0c3f012e 	ldfeqs	f0, [pc], #-184
    161c:	0b3a0e03 	bleq	e84e30 <__Stack_Size+0xe84a30>
    1620:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1624:	01120111 	tsteq	r2, r1, lsl r1
    1628:	13010640 	movwne	r0, #5696	; 0x1640
    162c:	05170000 	ldreq	r0, [r7]
    1630:	3a0e0300 	bcc	382238 <__Stack_Size+0x381e38>
    1634:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1638:	00060213 	andeq	r0, r6, r3, lsl r2
    163c:	00341800 	eorseq	r1, r4, r0, lsl #16
    1640:	0b3a0e03 	bleq	e84e54 <__Stack_Size+0xe84a54>
    1644:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1648:	00000602 	andeq	r0, r0, r2, lsl #12
    164c:	3f012e19 	svccc	0x00012e19
    1650:	3a0e030c 	bcc	382288 <__Stack_Size+0x381e88>
    1654:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1658:	1201110c 	andne	r1, r1, #3	; 0x3
    165c:	01064001 	tsteq	r6, r1
    1660:	1a000013 	bne	16b4 <__Stack_Size+0x12b4>
    1664:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1668:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    166c:	06021349 	streq	r1, [r2], -r9, asr #6
    1670:	341b0000 	ldrcc	r0, [fp]
    1674:	3a0e0300 	bcc	38227c <__Stack_Size+0x381e7c>
    1678:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    167c:	00060213 	andeq	r0, r6, r3, lsl r2
    1680:	011d1c00 	tsteq	sp, r0, lsl #24
    1684:	06551331 	undefined
    1688:	05590b58 	ldrbeq	r0, [r9, #-2904]
    168c:	00001301 	andeq	r1, r0, r1, lsl #6
    1690:	3100051d 	tstcc	r0, sp, lsl r5
    1694:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1698:	0655010b 	ldrbeq	r0, [r5], -fp, lsl #2
    169c:	341f0000 	ldrcc	r0, [pc], #0	; 16a4 <__Stack_Size+0x12a4>
    16a0:	02133100 	andseq	r3, r3, #0	; 0x0
    16a4:	20000006 	andcs	r0, r0, r6
    16a8:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    16ac:	06550152 	undefined
    16b0:	05590b58 	ldrbeq	r0, [r9, #-2904]
    16b4:	00001301 	andeq	r1, r0, r1, lsl #6
    16b8:	31003421 	tstcc	r0, r1, lsr #8
    16bc:	22000013 	andcs	r0, r0, #19	; 0x13
    16c0:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    16c4:	01120111 	tsteq	r2, r1, lsl r1
    16c8:	05590b58 	ldrbeq	r0, [r9, #-2904]
    16cc:	00001301 	andeq	r1, r0, r1, lsl #6
    16d0:	11010b23 	tstne	r1, r3, lsr #22
    16d4:	00011201 	andeq	r1, r1, r1, lsl #4
    16d8:	011d2400 	tsteq	sp, r0, lsl #8
    16dc:	01521331 	cmpeq	r2, r1, lsr r3
    16e0:	0b580655 	bleq	160303c <__Stack_Size+0x1602c3c>
    16e4:	00000559 	andeq	r0, r0, r9, asr r5
    16e8:	03000525 	movweq	r0, #1317	; 0x525
    16ec:	3b0b3a0e 	blcc	2cff2c <__Stack_Size+0x2cfb2c>
    16f0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    16f4:	2600000a 	strcs	r0, [r0], -sl
    16f8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    16fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1700:	0a021349 	beq	8642c <__Stack_Size+0x8602c>
    1704:	34270000 	strtcc	r0, [r7]
    1708:	02133100 	andseq	r3, r3, #0	; 0x0
    170c:	2800000a 	stmdacs	r0, {r1, r3}
    1710:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1714:	01120111 	tsteq	r2, r1, lsl r1
    1718:	05590b58 	ldrbeq	r0, [r9, #-2904]
    171c:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
    1720:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1724:	3b0b3a0e 	blcc	2cff64 <__Stack_Size+0x2cfb64>
    1728:	110c2705 	tstne	ip, r5, lsl #14
    172c:	40011201 	andmi	r1, r1, r1, lsl #4
    1730:	0013010a 	andseq	r0, r3, sl, lsl #2
    1734:	012e2a00 	teqeq	lr, r0, lsl #20
    1738:	01111331 	tsteq	r1, r1, lsr r3
    173c:	0a400112 	beq	1001b8c <__Stack_Size+0x100178c>
    1740:	00001301 	andeq	r1, r0, r1, lsl #6
    1744:	3100052b 	tstcc	r0, fp, lsr #10
    1748:	000a0213 	andeq	r0, sl, r3, lsl r2
    174c:	00052c00 	andeq	r2, r5, r0, lsl #24
    1750:	06021331 	undefined
    1754:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
    1758:	030c3f01 	movweq	r3, #52993	; 0xcf01
    175c:	3b0b3a0e 	blcc	2cff9c <__Stack_Size+0x2cfb9c>
    1760:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    1764:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1768:	010a4001 	tsteq	sl, r1
    176c:	2e000013 	mcrcs	0, 0, r0, cr0, cr3, {0}
    1770:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1774:	0b3a0e03 	bleq	e84f88 <__Stack_Size+0xe84b88>
    1778:	0c270b3b 	stceq	11, cr0, [r7], #-236
    177c:	01120111 	tsteq	r2, r1, lsl r1
    1780:	00000640 	andeq	r0, r0, r0, asr #12
    1784:	01110100 	tsteq	r1, r0, lsl #2
    1788:	0b130e25 	bleq	4c5024 <__Stack_Size+0x4c4c24>
    178c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1790:	01120111 	tsteq	r2, r1, lsl r1
    1794:	00000610 	andeq	r0, r0, r0, lsl r6
    1798:	0b002402 	bleq	a7a8 <__Stack_Size+0xa3a8>
    179c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    17a0:	0300000e 	movweq	r0, #14	; 0xe
    17a4:	08030016 	stmdaeq	r3, {r1, r2, r4}
    17a8:	0b3b0b3a 	bleq	ec4498 <__Stack_Size+0xec4098>
    17ac:	00001349 	andeq	r1, r0, r9, asr #6
    17b0:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
    17b4:	05000013 	streq	r0, [r0, #-19]
    17b8:	0b0b0104 	bleq	2c1bd0 <__Stack_Size+0x2c17d0>
    17bc:	0b3b0b3a 	bleq	ec44ac <__Stack_Size+0xec40ac>
    17c0:	00001301 	andeq	r1, r0, r1, lsl #6
    17c4:	03002806 	movweq	r2, #2054	; 0x806
    17c8:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    17cc:	00280700 	eoreq	r0, r8, r0, lsl #14
    17d0:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    17d4:	16080000 	strne	r0, [r8], -r0
    17d8:	3a0e0300 	bcc	3823e0 <__Stack_Size+0x381fe0>
    17dc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    17e0:	09000013 	stmdbeq	r0, {r0, r1, r4}
    17e4:	0b0b0024 	bleq	2c187c <__Stack_Size+0x2c147c>
    17e8:	00000b3e 	andeq	r0, r0, lr, lsr fp
    17ec:	0b01130a 	bleq	4641c <__Stack_Size+0x4601c>
    17f0:	3b0b3a0b 	blcc	2d0024 <__Stack_Size+0x2cfc24>
    17f4:	00130105 	andseq	r0, r3, r5, lsl #2
    17f8:	000d0b00 	andeq	r0, sp, r0, lsl #22
    17fc:	0b3a0803 	bleq	e83810 <__Stack_Size+0xe83410>
    1800:	1349053b 	movtne	r0, #38203	; 0x953b
    1804:	00000a38 	andeq	r0, r0, r8, lsr sl
    1808:	03000d0c 	movweq	r0, #3340	; 0xd0c
    180c:	3b0b3a0e 	blcc	2d004c <__Stack_Size+0x2cfc4c>
    1810:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1814:	0d00000a 	stceq	0, cr0, [r0, #-40]
    1818:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    181c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1820:	00001349 	andeq	r1, r0, r9, asr #6
    1824:	0b01130e 	bleq	46464 <__Stack_Size+0x46064>
    1828:	3b0b3a0b 	blcc	2d005c <__Stack_Size+0x2cfc5c>
    182c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1830:	000d0f00 	andeq	r0, sp, r0, lsl #30
    1834:	0b3a0e03 	bleq	e85048 <__Stack_Size+0xe84c48>
    1838:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    183c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1840:	3f012e10 	svccc	0x00012e10
    1844:	3a0e030c 	bcc	38247c <__Stack_Size+0x38207c>
    1848:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    184c:	1201110c 	andne	r1, r1, #3	; 0x3
    1850:	010a4001 	tsteq	sl, r1
    1854:	11000013 	tstne	r0, r3, lsl r0
    1858:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    185c:	0b3b0b3a 	bleq	ec454c <__Stack_Size+0xec414c>
    1860:	0a021349 	beq	8658c <__Stack_Size+0x8618c>
    1864:	0f120000 	svceq	0x00120000
    1868:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    186c:	13000013 	movwne	r0, #19	; 0x13
    1870:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1874:	0b3a0e03 	bleq	e85088 <__Stack_Size+0xe84c88>
    1878:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    187c:	01120111 	tsteq	r2, r1, lsl r1
    1880:	13010a40 	movwne	r0, #6720	; 0x1a40
    1884:	05140000 	ldreq	r0, [r4]
    1888:	3a0e0300 	bcc	382490 <__Stack_Size+0x382090>
    188c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1890:	00060213 	andeq	r0, r6, r3, lsl r2
    1894:	00341500 	eorseq	r1, r4, r0, lsl #10
    1898:	0b3a0e03 	bleq	e850ac <__Stack_Size+0xe84cac>
    189c:	1349053b 	movtne	r0, #38203	; 0x953b
    18a0:	00000a02 	andeq	r0, r0, r2, lsl #20
    18a4:	03000516 	movweq	r0, #1302	; 0x516
    18a8:	3b0b3a0e 	blcc	2d00e8 <__Stack_Size+0x2cfce8>
    18ac:	02134905 	andseq	r4, r3, #81920	; 0x14000
    18b0:	1700000a 	strne	r0, [r0, -sl]
    18b4:	0c3f012e 	ldfeqs	f0, [pc], #-184
    18b8:	0b3a0e03 	bleq	e850cc <__Stack_Size+0xe84ccc>
    18bc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    18c0:	01120111 	tsteq	r2, r1, lsl r1
    18c4:	13010640 	movwne	r0, #5696	; 0x1640
    18c8:	05180000 	ldreq	r0, [r8]
    18cc:	3a0e0300 	bcc	3824d4 <__Stack_Size+0x3820d4>
    18d0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18d4:	00060213 	andeq	r0, r6, r3, lsl r2
    18d8:	00341900 	eorseq	r1, r4, r0, lsl #18
    18dc:	0b3a0e03 	bleq	e850f0 <__Stack_Size+0xe84cf0>
    18e0:	1349053b 	movtne	r0, #38203	; 0x953b
    18e4:	341a0000 	ldrcc	r0, [sl]
    18e8:	3a0e0300 	bcc	3824f0 <__Stack_Size+0x3820f0>
    18ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18f0:	00060213 	andeq	r0, r6, r3, lsl r2
    18f4:	012e1b00 	teqeq	lr, r0, lsl #22
    18f8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    18fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1900:	13490c27 	movtne	r0, #39975	; 0x9c27
    1904:	01120111 	tsteq	r2, r1, lsl r1
    1908:	13010a40 	movwne	r0, #6720	; 0x1a40
    190c:	2e1c0000 	wxorcs	wr0, wr12, wr0
    1910:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1914:	3b0b3a0e 	blcc	2d0154 <__Stack_Size+0x2cfd54>
    1918:	110c270b 	tstne	ip, fp, lsl #14
    191c:	40011201 	andmi	r1, r1, r1, lsl #4
    1920:	00130106 	andseq	r0, r3, r6, lsl #2
    1924:	00341d00 	eorseq	r1, r4, r0, lsl #26
    1928:	0b3a0e03 	bleq	e8513c <__Stack_Size+0xe84d3c>
    192c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1930:	00000602 	andeq	r0, r0, r2, lsl #12
    1934:	0300341e 	movweq	r3, #1054	; 0x41e
    1938:	3b0b3a0e 	blcc	2d0178 <__Stack_Size+0x2cfd78>
    193c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1940:	1f00000a 	svcne	0x0000000a
    1944:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1948:	0b3b0b3a 	bleq	ec4638 <__Stack_Size+0xec4238>
    194c:	00001349 	andeq	r1, r0, r9, asr #6
    1950:	3f012e20 	svccc	0x00012e20
    1954:	3a0e030c 	bcc	38258c <__Stack_Size+0x38218c>
    1958:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    195c:	1201110c 	andne	r1, r1, #3	; 0x3
    1960:	00064001 	andeq	r4, r6, r1
    1964:	11010000 	tstne	r1, r0
    1968:	11061000 	tstne	r6, r0
    196c:	03011201 	movweq	r1, #4609	; 0x1201
    1970:	25081b08 	strcs	r1, [r8, #-2824]
    1974:	00051308 	andeq	r1, r5, r8, lsl #6
    1978:	11010000 	tstne	r1, r0
    197c:	130e2501 	movwne	r2, #58625	; 0xe501
    1980:	1b0e030b 	blne	3825b4 <__Stack_Size+0x3821b4>
    1984:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1988:	00061001 	andeq	r1, r6, r1
    198c:	00240200 	eoreq	r0, r4, r0, lsl #4
    1990:	0b3e0b0b 	bleq	f845c4 <__Stack_Size+0xf841c4>
    1994:	00000e03 	andeq	r0, r0, r3, lsl #28
    1998:	0b002403 	bleq	a9ac <__Stack_Size+0xa5ac>
    199c:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    19a0:	012e0400 	teqeq	lr, r0, lsl #8
    19a4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    19a8:	0b3b0b3a 	bleq	ec4698 <__Stack_Size+0xec4298>
    19ac:	01110c27 	tsteq	r1, r7, lsr #24
    19b0:	06400112 	undefined
    19b4:	00001301 	andeq	r1, r0, r1, lsl #6
    19b8:	03003405 	movweq	r3, #1029	; 0x405
    19bc:	3b0b3a0e 	blcc	2d01fc <__Stack_Size+0x2cfdfc>
    19c0:	0013490b 	andseq	r4, r3, fp, lsl #18
    19c4:	00340600 	eorseq	r0, r4, r0, lsl #12
    19c8:	0b3a0e03 	bleq	e851dc <__Stack_Size+0xe84ddc>
    19cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    19d0:	00000602 	andeq	r0, r0, r2, lsl #12
    19d4:	0b000f07 	bleq	55f8 <__Stack_Size+0x51f8>
    19d8:	0013490b 	andseq	r4, r3, fp, lsl #18
    19dc:	00340800 	eorseq	r0, r4, r0, lsl #16
    19e0:	0b3a0e03 	bleq	e851f4 <__Stack_Size+0xe84df4>
    19e4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    19e8:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    19ec:	34090000 	strcc	r0, [r9]
    19f0:	3a0e0300 	bcc	3825f8 <__Stack_Size+0x3821f8>
    19f4:	3f0b3b0b 	svccc	0x000b3b0b
    19f8:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    19fc:	01010a00 	tsteq	r1, r0, lsl #20
    1a00:	13011349 	movwne	r1, #4937	; 0x1349
    1a04:	210b0000 	tstcs	fp, r0
    1a08:	2f134900 	svccs	0x00134900
    1a0c:	0c00000b 	stceq	0, cr0, [r0], {11}
    1a10:	0c270015 	stceq	0, cr0, [r7], #-84
    1a14:	340d0000 	strcc	r0, [sp]
    1a18:	3a0e0300 	bcc	382620 <__Stack_Size+0x382220>
    1a1c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a20:	020c3f13 	andeq	r3, ip, #76	; 0x4c
    1a24:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
    1a28:	13490026 	movtne	r0, #36902	; 0x9026
    1a2c:	01000000 	tsteq	r0, r0
    1a30:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1a34:	0e030b13 	vmoveq.32	d3[0], r0
    1a38:	01110e1b 	tsteq	r1, fp, lsl lr
    1a3c:	06100112 	undefined
    1a40:	24020000 	strcs	r0, [r2]
    1a44:	3e0b0b00 	fmacdcc	d0, d11, d0
    1a48:	000e030b 	andeq	r0, lr, fp, lsl #6
    1a4c:	00240300 	eoreq	r0, r4, r0, lsl #6
    1a50:	0b3e0b0b 	bleq	f84684 <__Stack_Size+0xf84284>
    1a54:	00000803 	andeq	r0, r0, r3, lsl #16
    1a58:	0b002404 	bleq	aa70 <__Stack_Size+0xa670>
    1a5c:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1a60:	00150500 	andseq	r0, r5, r0, lsl #10
    1a64:	00000c27 	andeq	r0, r0, r7, lsr #24
    1a68:	0b000f06 	bleq	5688 <__Stack_Size+0x5288>
    1a6c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1a70:	01040700 	tsteq	r4, r0, lsl #14
    1a74:	0b0b0e03 	bleq	2c5288 <__Stack_Size+0x2c4e88>
    1a78:	0b3b0b3a 	bleq	ec4768 <__Stack_Size+0xec4368>
    1a7c:	00001301 	andeq	r1, r0, r1, lsl #6
    1a80:	03002808 	movweq	r2, #2056	; 0x808
    1a84:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1a88:	012e0900 	teqeq	lr, r0, lsl #18
    1a8c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1a90:	0b3b0b3a 	bleq	ec4780 <__Stack_Size+0xec4380>
    1a94:	13490c27 	movtne	r0, #39975	; 0x9c27
    1a98:	01120111 	tsteq	r2, r1, lsl r1
    1a9c:	00000640 	andeq	r0, r0, r0, asr #12
    1aa0:	0300050a 	movweq	r0, #1290	; 0x50a
    1aa4:	3b0b3a08 	blcc	2d02cc <__Stack_Size+0x2cfecc>
    1aa8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1aac:	00000006 	andeq	r0, r0, r6
    1ab0:	25011101 	strcs	r1, [r1, #-257]
    1ab4:	030b130e 	movweq	r1, #45838	; 0xb30e
    1ab8:	110e1b0e 	tstne	lr, lr, lsl #22
    1abc:	10011201 	andne	r1, r1, r1, lsl #4
    1ac0:	02000006 	andeq	r0, r0, #6	; 0x6
    1ac4:	0b0b0024 	bleq	2c1b5c <__Stack_Size+0x2c175c>
    1ac8:	0e030b3e 	vmoveq.16	d3[0], r0
    1acc:	24030000 	strcs	r0, [r3]
    1ad0:	3e0b0b00 	fmacdcc	d0, d11, d0
    1ad4:	0008030b 	andeq	r0, r8, fp, lsl #6
    1ad8:	00160400 	andseq	r0, r6, r0, lsl #8
    1adc:	0b3a0e03 	bleq	e852f0 <__Stack_Size+0xe84ef0>
    1ae0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ae4:	16050000 	strne	r0, [r5], -r0
    1ae8:	3a0e0300 	bcc	3826f0 <__Stack_Size+0x3822f0>
    1aec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1af0:	06000013 	undefined
    1af4:	0b0b0117 	bleq	2c1f58 <__Stack_Size+0x2c1b58>
    1af8:	0b3b0b3a 	bleq	ec47e8 <__Stack_Size+0xec43e8>
    1afc:	00001301 	andeq	r1, r0, r1, lsl #6
    1b00:	03000d07 	movweq	r0, #3335	; 0xd07
    1b04:	3b0b3a0e 	blcc	2d0344 <__Stack_Size+0x2cff44>
    1b08:	0013490b 	andseq	r4, r3, fp, lsl #18
    1b0c:	01010800 	tsteq	r1, r0, lsl #16
    1b10:	13011349 	movwne	r1, #4937	; 0x1349
    1b14:	21090000 	tstcs	r9, r0
    1b18:	2f134900 	svccs	0x00134900
    1b1c:	0a00000b 	beq	1b50 <__Stack_Size+0x1750>
    1b20:	0b0b0024 	bleq	2c1bb8 <__Stack_Size+0x2c17b8>
    1b24:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1b28:	0b01130b 	bleq	4675c <__Stack_Size+0x4635c>
    1b2c:	3b0b3a0b 	blcc	2d0360 <__Stack_Size+0x2cff60>
    1b30:	0013010b 	andseq	r0, r3, fp, lsl #2
    1b34:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1b38:	0b3a0e03 	bleq	e8534c <__Stack_Size+0xe84f4c>
    1b3c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b40:	00000a38 	andeq	r0, r0, r8, lsr sl
    1b44:	0b000f0d 	bleq	5780 <__Stack_Size+0x5380>
    1b48:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1b4c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1b50:	0b3a0b0b 	bleq	e84784 <__Stack_Size+0xe84384>
    1b54:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1b58:	0d0f0000 	stceq	0, cr0, [pc]
    1b5c:	3a080300 	bcc	202764 <__Stack_Size+0x202364>
    1b60:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b64:	000a3813 	andeq	r3, sl, r3, lsl r8
    1b68:	000f1000 	andeq	r1, pc, r0
    1b6c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1b70:	13110000 	tstne	r1, #0	; 0x0
    1b74:	0b0e0301 	bleq	382780 <__Stack_Size+0x382380>
    1b78:	3b0b3a05 	blcc	2d0394 <__Stack_Size+0x2cff94>
    1b7c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1b80:	00151200 	andseq	r1, r5, r0, lsl #4
    1b84:	00000c27 	andeq	r0, r0, r7, lsr #24
    1b88:	27011513 	smladcs	r1, r3, r5, r1
    1b8c:	0113490c 	tsteq	r3, ip, lsl #18
    1b90:	14000013 	strne	r0, [r0], #-19
    1b94:	13490005 	movtne	r0, #36869	; 0x9005
    1b98:	0d150000 	ldceq	0, cr0, [r5]
    1b9c:	3a0e0300 	bcc	3827a4 <__Stack_Size+0x3823a4>
    1ba0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ba4:	000a3813 	andeq	r3, sl, r3, lsl r8
    1ba8:	00261600 	eoreq	r1, r6, r0, lsl #12
    1bac:	00001349 	andeq	r1, r0, r9, asr #6
    1bb0:	03011317 	movweq	r1, #4887	; 0x1317
    1bb4:	3a0b0b0e 	bcc	2c47f4 <__Stack_Size+0x2c43f4>
    1bb8:	01053b0b 	tsteq	r5, fp, lsl #22
    1bbc:	18000013 	stmdane	r0, {r0, r1, r4}
    1bc0:	0b0b0113 	bleq	2c2014 <__Stack_Size+0x2c1c14>
    1bc4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1bc8:	00001301 	andeq	r1, r0, r1, lsl #6
    1bcc:	0b011719 	bleq	47838 <__Stack_Size+0x47438>
    1bd0:	3b0b3a0b 	blcc	2d0404 <__Stack_Size+0x2d0004>
    1bd4:	00130105 	andseq	r0, r3, r5, lsl #2
    1bd8:	000d1a00 	andeq	r1, sp, r0, lsl #20
    1bdc:	0b3a0e03 	bleq	e853f0 <__Stack_Size+0xe84ff0>
    1be0:	1349053b 	movtne	r0, #38203	; 0x953b
    1be4:	151b0000 	ldrne	r0, [fp]
    1be8:	010c2701 	tsteq	ip, r1, lsl #14
    1bec:	1c000013 	stcne	0, cr0, [r0], {19}
    1bf0:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1bf4:	0b3a0e03 	bleq	e85408 <__Stack_Size+0xe85008>
    1bf8:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1bfc:	01120111 	tsteq	r2, r1, lsl r1
    1c00:	13010a40 	movwne	r0, #6720	; 0x1a40
    1c04:	051d0000 	ldreq	r0, [sp]
    1c08:	3a0e0300 	bcc	382810 <__Stack_Size+0x382410>
    1c0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c10:	00060213 	andeq	r0, r6, r3, lsl r2
    1c14:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1c18:	0b3a0e03 	bleq	e8542c <__Stack_Size+0xe8502c>
    1c1c:	1349053b 	movtne	r0, #38203	; 0x953b
    1c20:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    1c24:	01000000 	tsteq	r0, r0
    1c28:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1c2c:	0e030b13 	vmoveq.32	d3[0], r0
    1c30:	01110e1b 	tsteq	r1, fp, lsl lr
    1c34:	06100112 	undefined
    1c38:	24020000 	strcs	r0, [r2]
    1c3c:	3e0b0b00 	fmacdcc	d0, d11, d0
    1c40:	000e030b 	andeq	r0, lr, fp, lsl #6
    1c44:	00240300 	eoreq	r0, r4, r0, lsl #6
    1c48:	0b3e0b0b 	bleq	f8487c <__Stack_Size+0xf8447c>
    1c4c:	00000803 	andeq	r0, r0, r3, lsl #16
    1c50:	03001604 	movweq	r1, #1540	; 0x604
    1c54:	3b0b3a0e 	blcc	2d0494 <__Stack_Size+0x2d0094>
    1c58:	0013490b 	andseq	r4, r3, fp, lsl #18
    1c5c:	00160500 	andseq	r0, r6, r0, lsl #10
    1c60:	0b3a0e03 	bleq	e85474 <__Stack_Size+0xe85074>
    1c64:	1349053b 	movtne	r0, #38203	; 0x953b
    1c68:	17060000 	strne	r0, [r6, -r0]
    1c6c:	3a0b0b01 	bcc	2c4878 <__Stack_Size+0x2c4478>
    1c70:	010b3b0b 	tsteq	fp, fp, lsl #22
    1c74:	07000013 	smladeq	r0, r3, r0, r0
    1c78:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1c7c:	0b3b0b3a 	bleq	ec496c <__Stack_Size+0xec456c>
    1c80:	00001349 	andeq	r1, r0, r9, asr #6
    1c84:	49010108 	stmdbmi	r1, {r3, r8}
    1c88:	00130113 	andseq	r0, r3, r3, lsl r1
    1c8c:	00210900 	eoreq	r0, r1, r0, lsl #18
    1c90:	0b2f1349 	bleq	bc69bc <__Stack_Size+0xbc65bc>
    1c94:	240a0000 	strcs	r0, [sl]
    1c98:	3e0b0b00 	fmacdcc	d0, d11, d0
    1c9c:	0b00000b 	bleq	1cd0 <__Stack_Size+0x18d0>
    1ca0:	0b0b0113 	bleq	2c20f4 <__Stack_Size+0x2c1cf4>
    1ca4:	0b3b0b3a 	bleq	ec4994 <__Stack_Size+0xec4594>
    1ca8:	00001301 	andeq	r1, r0, r1, lsl #6
    1cac:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1cb0:	3b0b3a0e 	blcc	2d04f0 <__Stack_Size+0x2d00f0>
    1cb4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1cb8:	0d00000a 	stceq	0, cr0, [r0, #-40]
    1cbc:	0b0b000f 	bleq	2c1d00 <__Stack_Size+0x2c1900>
    1cc0:	130e0000 	movwne	r0, #57344	; 0xe000
    1cc4:	0b0e0301 	bleq	3828d0 <__Stack_Size+0x3824d0>
    1cc8:	3b0b3a0b 	blcc	2d04fc <__Stack_Size+0x2d00fc>
    1ccc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1cd0:	000d0f00 	andeq	r0, sp, r0, lsl #30
    1cd4:	0b3a0803 	bleq	e83ce8 <__Stack_Size+0xe838e8>
    1cd8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1cdc:	00000a38 	andeq	r0, r0, r8, lsr sl
    1ce0:	0b000f10 	bleq	5928 <__Stack_Size+0x5528>
    1ce4:	0013490b 	andseq	r4, r3, fp, lsl #18
    1ce8:	01131100 	tsteq	r3, r0, lsl #2
    1cec:	050b0e03 	streq	r0, [fp, #-3587]
    1cf0:	0b3b0b3a 	bleq	ec49e0 <__Stack_Size+0xec45e0>
    1cf4:	00001301 	andeq	r1, r0, r1, lsl #6
    1cf8:	27001512 	smladcs	r0, r2, r5, r1
    1cfc:	1300000c 	movwne	r0, #12	; 0xc
    1d00:	0c270115 	stfeqs	f0, [r7], #-84
    1d04:	13011349 	movwne	r1, #4937	; 0x1349
    1d08:	05140000 	ldreq	r0, [r4]
    1d0c:	00134900 	andseq	r4, r3, r0, lsl #18
    1d10:	000d1500 	andeq	r1, sp, r0, lsl #10
    1d14:	0b3a0e03 	bleq	e85528 <__Stack_Size+0xe85128>
    1d18:	1349053b 	movtne	r0, #38203	; 0x953b
    1d1c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1d20:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
    1d24:	17000013 	smladne	r0, r3, r0, r0
    1d28:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1d2c:	0b3a0b0b 	bleq	e84960 <__Stack_Size+0xe84560>
    1d30:	1301053b 	movwne	r0, #5435	; 0x153b
    1d34:	13180000 	tstne	r8, #0	; 0x0
    1d38:	3a0b0b01 	bcc	2c4944 <__Stack_Size+0x2c4544>
    1d3c:	01053b0b 	tsteq	r5, fp, lsl #22
    1d40:	19000013 	stmdbne	r0, {r0, r1, r4}
    1d44:	0b0b0117 	bleq	2c21a8 <__Stack_Size+0x2c1da8>
    1d48:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1d4c:	00001301 	andeq	r1, r0, r1, lsl #6
    1d50:	03000d1a 	movweq	r0, #3354	; 0xd1a
    1d54:	3b0b3a0e 	blcc	2d0594 <__Stack_Size+0x2d0194>
    1d58:	00134905 	andseq	r4, r3, r5, lsl #18
    1d5c:	01151b00 	tsteq	r5, r0, lsl #22
    1d60:	13010c27 	movwne	r0, #7207	; 0x1c27
    1d64:	341c0000 	ldrcc	r0, [ip]
    1d68:	3a0e0300 	bcc	382970 <__Stack_Size+0x382570>
    1d6c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d70:	000a0213 	andeq	r0, sl, r3, lsl r2
    1d74:	00341d00 	eorseq	r1, r4, r0, lsl #26
    1d78:	0b3a0e03 	bleq	e8558c <__Stack_Size+0xe8518c>
    1d7c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1d80:	0a020c3f 	beq	84e84 <__Stack_Size+0x84a84>
    1d84:	01000000 	tsteq	r0, r0
    1d88:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1d8c:	0e030b13 	vmoveq.32	d3[0], r0
    1d90:	01110e1b 	tsteq	r1, fp, lsl lr
    1d94:	06100112 	undefined
    1d98:	24020000 	strcs	r0, [r2]
    1d9c:	3e0b0b00 	fmacdcc	d0, d11, d0
    1da0:	000e030b 	andeq	r0, lr, fp, lsl #6
    1da4:	00240300 	eoreq	r0, r4, r0, lsl #6
    1da8:	0b3e0b0b 	bleq	f849dc <__Stack_Size+0xf845dc>
    1dac:	00000803 	andeq	r0, r0, r3, lsl #16
    1db0:	0b002404 	bleq	adc8 <__Stack_Size+0xa9c8>
    1db4:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1db8:	00160500 	andseq	r0, r6, r0, lsl #10
    1dbc:	0b3a0e03 	bleq	e855d0 <__Stack_Size+0xe851d0>
    1dc0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1dc4:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
    1dc8:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1dcc:	3b0b3a0e 	blcc	2d060c <__Stack_Size+0x2d020c>
    1dd0:	110c270b 	tstne	ip, fp, lsl #14
    1dd4:	40011201 	andmi	r1, r1, r1, lsl #4
    1dd8:	00130106 	andseq	r0, r3, r6, lsl #2
    1ddc:	00340700 	eorseq	r0, r4, r0, lsl #14
    1de0:	0b3a0e03 	bleq	e855f4 <__Stack_Size+0xe851f4>
    1de4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1de8:	00000a02 	andeq	r0, r0, r2, lsl #20
    1dec:	03003408 	movweq	r3, #1032	; 0x408
    1df0:	3b0b3a08 	blcc	2d0618 <__Stack_Size+0x2d0218>
    1df4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1df8:	0900000a 	stmdbeq	r0, {r1, r3}
    1dfc:	13490101 	movtne	r0, #37121	; 0x9101
    1e00:	00001301 	andeq	r1, r0, r1, lsl #6
    1e04:	0000210a 	andeq	r2, r0, sl, lsl #2
    1e08:	00150b00 	andseq	r0, r5, r0, lsl #22
    1e0c:	00000c27 	andeq	r0, r0, r7, lsr #24
    1e10:	0b000f0c 	bleq	5a48 <__Stack_Size+0x5648>
    1e14:	0013490b 	andseq	r4, r3, fp, lsl #18
    1e18:	00340d00 	eorseq	r0, r4, r0, lsl #26
    1e1c:	0b3a0e03 	bleq	e85630 <__Stack_Size+0xe85230>
    1e20:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e24:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    1e28:	01000000 	tsteq	r0, r0
    1e2c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1e30:	0e030b13 	vmoveq.32	d3[0], r0
    1e34:	01110e1b 	tsteq	r1, fp, lsl lr
    1e38:	06100112 	undefined
    1e3c:	24020000 	strcs	r0, [r2]
    1e40:	3e0b0b00 	fmacdcc	d0, d11, d0
    1e44:	000e030b 	andeq	r0, lr, fp, lsl #6
    1e48:	00240300 	eoreq	r0, r4, r0, lsl #6
    1e4c:	0b3e0b0b 	bleq	f84a80 <__Stack_Size+0xf84680>
    1e50:	00000803 	andeq	r0, r0, r3, lsl #16
    1e54:	0b002404 	bleq	ae6c <__Stack_Size+0xaa6c>
    1e58:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1e5c:	000f0500 	andeq	r0, pc, r0, lsl #10
    1e60:	00000b0b 	andeq	r0, r0, fp, lsl #22
    1e64:	0b000f06 	bleq	5a84 <__Stack_Size+0x5684>
    1e68:	0013490b 	andseq	r4, r3, fp, lsl #18
    1e6c:	00160700 	andseq	r0, r6, r0, lsl #14
    1e70:	0b3a0e03 	bleq	e85684 <__Stack_Size+0xe85284>
    1e74:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e78:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
    1e7c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1e80:	3b0b3a0e 	blcc	2d06c0 <__Stack_Size+0x2d02c0>
    1e84:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1e88:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1e8c:	01064001 	tsteq	r6, r1
    1e90:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1e94:	08030005 	stmdaeq	r3, {r0, r2}
    1e98:	0b3b0b3a 	bleq	ec4b88 <__Stack_Size+0xec4788>
    1e9c:	06021349 	streq	r1, [r2], -r9, asr #6
    1ea0:	340a0000 	strcc	r0, [sl]
    1ea4:	3a080300 	bcc	202aac <__Stack_Size+0x2026ac>
    1ea8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1eac:	00060213 	andeq	r0, r6, r3, lsl r2
    1eb0:	00340b00 	eorseq	r0, r4, r0, lsl #22
    1eb4:	0b3a0803 	bleq	e83ec8 <__Stack_Size+0xe83ac8>
    1eb8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ebc:	340c0000 	strcc	r0, [ip]
    1ec0:	3a0e0300 	bcc	382ac8 <__Stack_Size+0x3826c8>
    1ec4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ec8:	00060213 	andeq	r0, r6, r3, lsl r2
    1ecc:	00340d00 	eorseq	r0, r4, r0, lsl #26
    1ed0:	0b3a0803 	bleq	e83ee4 <__Stack_Size+0xe83ae4>
    1ed4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ed8:	00000a02 	andeq	r0, r0, r2, lsl #20
    1edc:	01110100 	tsteq	r1, r0, lsl #2
    1ee0:	0b130e25 	bleq	4c577c <__Stack_Size+0x4c537c>
    1ee4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1ee8:	01120111 	tsteq	r2, r1, lsl r1
    1eec:	00000610 	andeq	r0, r0, r0, lsl r6
    1ef0:	0b002402 	bleq	af00 <__Stack_Size+0xab00>
    1ef4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1ef8:	03000008 	movweq	r0, #8	; 0x8
    1efc:	0b0b0024 	bleq	2c1f94 <__Stack_Size+0x2c1b94>
    1f00:	0e030b3e 	vmoveq.16	d3[0], r0
    1f04:	16040000 	strne	r0, [r4], -r0
    1f08:	3a0e0300 	bcc	382b10 <__Stack_Size+0x382710>
    1f0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f10:	05000013 	streq	r0, [r0, #-19]
    1f14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1f18:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1f1c:	00001349 	andeq	r1, r0, r9, asr #6
    1f20:	0b011706 	bleq	47b40 <__Stack_Size+0x47740>
    1f24:	3b0b3a0b 	blcc	2d0758 <__Stack_Size+0x2d0358>
    1f28:	0013010b 	andseq	r0, r3, fp, lsl #2
    1f2c:	000d0700 	andeq	r0, sp, r0, lsl #14
    1f30:	0b3a0e03 	bleq	e85744 <__Stack_Size+0xe85344>
    1f34:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1f38:	01080000 	tsteq	r8, r0
    1f3c:	01134901 	tsteq	r3, r1, lsl #18
    1f40:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1f44:	13490021 	movtne	r0, #36897	; 0x9021
    1f48:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1f4c:	0b00240a 	bleq	af7c <__Stack_Size+0xab7c>
    1f50:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1f54:	01130b00 	tsteq	r3, r0, lsl #22
    1f58:	0b3a0b0b 	bleq	e84b8c <__Stack_Size+0xe8478c>
    1f5c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1f60:	0d0c0000 	stceq	0, cr0, [ip]
    1f64:	3a0e0300 	bcc	382b6c <__Stack_Size+0x38276c>
    1f68:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f6c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1f70:	000f0d00 	andeq	r0, pc, r0, lsl #26
    1f74:	00000b0b 	andeq	r0, r0, fp, lsl #22
    1f78:	0301130e 	movweq	r1, #4878	; 0x130e
    1f7c:	3a0b0b0e 	bcc	2c4bbc <__Stack_Size+0x2c47bc>
    1f80:	010b3b0b 	tsteq	fp, fp, lsl #22
    1f84:	0f000013 	svceq	0x00000013
    1f88:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1f8c:	0b3b0b3a 	bleq	ec4c7c <__Stack_Size+0xec487c>
    1f90:	0a381349 	beq	e06cbc <__Stack_Size+0xe068bc>
    1f94:	0f100000 	svceq	0x00100000
    1f98:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1f9c:	11000013 	tstne	r0, r3, lsl r0
    1fa0:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1fa4:	0b3a050b 	bleq	e833d8 <__Stack_Size+0xe82fd8>
    1fa8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1fac:	15120000 	ldrne	r0, [r2]
    1fb0:	000c2700 	andeq	r2, ip, r0, lsl #14
    1fb4:	01151300 	tsteq	r5, r0, lsl #6
    1fb8:	13490c27 	movtne	r0, #39975	; 0x9c27
    1fbc:	00001301 	andeq	r1, r0, r1, lsl #6
    1fc0:	49000514 	stmdbmi	r0, {r2, r4, r8, sl}
    1fc4:	15000013 	strne	r0, [r0, #-19]
    1fc8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1fcc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1fd0:	0a381349 	beq	e06cfc <__Stack_Size+0xe068fc>
    1fd4:	26160000 	ldrcs	r0, [r6], -r0
    1fd8:	00134900 	andseq	r4, r3, r0, lsl #18
    1fdc:	01131700 	tsteq	r3, r0, lsl #14
    1fe0:	0b0b0e03 	bleq	2c57f4 <__Stack_Size+0x2c53f4>
    1fe4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1fe8:	00001301 	andeq	r1, r0, r1, lsl #6
    1fec:	0b011318 	bleq	46c54 <__Stack_Size+0x46854>
    1ff0:	3b0b3a0b 	blcc	2d0824 <__Stack_Size+0x2d0424>
    1ff4:	00130105 	andseq	r0, r3, r5, lsl #2
    1ff8:	01171900 	tsteq	r7, r0, lsl #18
    1ffc:	0b3a0b0b 	bleq	e84c30 <__Stack_Size+0xe84830>
    2000:	1301053b 	movwne	r0, #5435	; 0x153b
    2004:	0d1a0000 	ldceq	0, cr0, [sl]
    2008:	3a0e0300 	bcc	382c10 <__Stack_Size+0x382810>
    200c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2010:	1b000013 	blne	2064 <__Stack_Size+0x1c64>
    2014:	0c270115 	stfeqs	f0, [r7], #-84
    2018:	00001301 	andeq	r1, r0, r1, lsl #6
    201c:	0301041c 	movweq	r0, #5148	; 0x141c
    2020:	3a0b0b0e 	bcc	2c4c60 <__Stack_Size+0x2c4860>
    2024:	010b3b0b 	tsteq	fp, fp, lsl #22
    2028:	1d000013 	stcne	0, cr0, [r0, #-76]
    202c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    2030:	00000d1c 	andeq	r0, r0, ip, lsl sp
    2034:	3f012e1e 	svccc	0x00012e1e
    2038:	3a0e030c 	bcc	382c70 <__Stack_Size+0x382870>
    203c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2040:	1113490c 	tstne	r3, ip, lsl #18
    2044:	40011201 	andmi	r1, r1, r1, lsl #4
    2048:	00130106 	andseq	r0, r3, r6, lsl #2
    204c:	00051f00 	andeq	r1, r5, r0, lsl #30
    2050:	0b3a0e03 	bleq	e85864 <__Stack_Size+0xe85464>
    2054:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2058:	00000602 	andeq	r0, r0, r2, lsl #12
    205c:	03000520 	movweq	r0, #1312	; 0x520
    2060:	3b0b3a08 	blcc	2d0888 <__Stack_Size+0x2d0488>
    2064:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2068:	21000006 	tstcs	r0, r6
    206c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2070:	0b3b0b3a 	bleq	ec4d60 <__Stack_Size+0xec4960>
    2074:	00001349 	andeq	r1, r0, r9, asr #6
    2078:	03003422 	movweq	r3, #1058	; 0x422
    207c:	3b0b3a08 	blcc	2d08a4 <__Stack_Size+0x2d04a4>
    2080:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2084:	2300000a 	movwcs	r0, #10	; 0xa
    2088:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    208c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2090:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    2094:	00000c3c 	andeq	r0, r0, ip, lsr ip
    2098:	01110100 	tsteq	r1, r0, lsl #2
    209c:	0b130e25 	bleq	4c5938 <__Stack_Size+0x4c5538>
    20a0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    20a4:	01120111 	tsteq	r2, r1, lsl r1
    20a8:	00000610 	andeq	r0, r0, r0, lsl r6
    20ac:	0b002402 	bleq	b0bc <__Stack_Size+0xacbc>
    20b0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    20b4:	0300000e 	movweq	r0, #14	; 0xe
    20b8:	0b0b0024 	bleq	2c2150 <__Stack_Size+0x2c1d50>
    20bc:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    20c0:	16040000 	strne	r0, [r4], -r0
    20c4:	3a0e0300 	bcc	382ccc <__Stack_Size+0x3828cc>
    20c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    20cc:	05000013 	streq	r0, [r0, #-19]
    20d0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    20d4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    20d8:	00001349 	andeq	r1, r0, r9, asr #6
    20dc:	0b011706 	bleq	47cfc <__Stack_Size+0x478fc>
    20e0:	3b0b3a0b 	blcc	2d0914 <__Stack_Size+0x2d0514>
    20e4:	0013010b 	andseq	r0, r3, fp, lsl #2
    20e8:	000d0700 	andeq	r0, sp, r0, lsl #14
    20ec:	0b3a0e03 	bleq	e85900 <__Stack_Size+0xe85500>
    20f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20f4:	01080000 	tsteq	r8, r0
    20f8:	01134901 	tsteq	r3, r1, lsl #18
    20fc:	09000013 	stmdbeq	r0, {r0, r1, r4}
    2100:	13490021 	movtne	r0, #36897	; 0x9021
    2104:	00000b2f 	andeq	r0, r0, pc, lsr #22
    2108:	0b00240a 	bleq	b138 <__Stack_Size+0xad38>
    210c:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    2110:	01130b00 	tsteq	r3, r0, lsl #22
    2114:	0b3a0b0b 	bleq	e84d48 <__Stack_Size+0xe84948>
    2118:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    211c:	0d0c0000 	stceq	0, cr0, [ip]
    2120:	3a0e0300 	bcc	382d28 <__Stack_Size+0x382928>
    2124:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2128:	000a3813 	andeq	r3, sl, r3, lsl r8
    212c:	000f0d00 	andeq	r0, pc, r0, lsl #26
    2130:	00000b0b 	andeq	r0, r0, fp, lsl #22
    2134:	0301130e 	movweq	r1, #4878	; 0x130e
    2138:	3a0b0b0e 	bcc	2c4d78 <__Stack_Size+0x2c4978>
    213c:	010b3b0b 	tsteq	fp, fp, lsl #22
    2140:	0f000013 	svceq	0x00000013
    2144:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    2148:	0b3b0b3a 	bleq	ec4e38 <__Stack_Size+0xec4a38>
    214c:	0a381349 	beq	e06e78 <__Stack_Size+0xe06a78>
    2150:	0f100000 	svceq	0x00100000
    2154:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2158:	11000013 	tstne	r0, r3, lsl r0
    215c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    2160:	0b3a050b 	bleq	e83594 <__Stack_Size+0xe83194>
    2164:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2168:	15120000 	ldrne	r0, [r2]
    216c:	000c2700 	andeq	r2, ip, r0, lsl #14
    2170:	01151300 	tsteq	r5, r0, lsl #6
    2174:	13490c27 	movtne	r0, #39975	; 0x9c27
    2178:	00001301 	andeq	r1, r0, r1, lsl #6
    217c:	49000514 	stmdbmi	r0, {r2, r4, r8, sl}
    2180:	15000013 	strne	r0, [r0, #-19]
    2184:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2188:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    218c:	0a381349 	beq	e06eb8 <__Stack_Size+0xe06ab8>
    2190:	26160000 	ldrcs	r0, [r6], -r0
    2194:	00134900 	andseq	r4, r3, r0, lsl #18
    2198:	01131700 	tsteq	r3, r0, lsl #14
    219c:	0b0b0e03 	bleq	2c59b0 <__Stack_Size+0x2c55b0>
    21a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    21a4:	00001301 	andeq	r1, r0, r1, lsl #6
    21a8:	0b011318 	bleq	46e10 <__Stack_Size+0x46a10>
    21ac:	3b0b3a0b 	blcc	2d09e0 <__Stack_Size+0x2d05e0>
    21b0:	00130105 	andseq	r0, r3, r5, lsl #2
    21b4:	01171900 	tsteq	r7, r0, lsl #18
    21b8:	0b3a0b0b 	bleq	e84dec <__Stack_Size+0xe849ec>
    21bc:	1301053b 	movwne	r0, #5435	; 0x153b
    21c0:	0d1a0000 	ldceq	0, cr0, [sl]
    21c4:	3a0e0300 	bcc	382dcc <__Stack_Size+0x3829cc>
    21c8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    21cc:	1b000013 	blne	2220 <__Stack_Size+0x1e20>
    21d0:	0c270115 	stfeqs	f0, [r7], #-84
    21d4:	00001301 	andeq	r1, r0, r1, lsl #6
    21d8:	3f012e1c 	svccc	0x00012e1c
    21dc:	3a0e030c 	bcc	382e14 <__Stack_Size+0x382a14>
    21e0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    21e4:	1201110c 	andne	r1, r1, #3	; 0x3
    21e8:	01064001 	tsteq	r6, r1
    21ec:	1d000013 	stcne	0, cr0, [r0, #-76]
    21f0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    21f4:	0b3b0b3a 	bleq	ec4ee4 <__Stack_Size+0xec4ae4>
    21f8:	06021349 	streq	r1, [r2], -r9, asr #6
    21fc:	051e0000 	ldreq	r0, [lr]
    2200:	3a080300 	bcc	202e08 <__Stack_Size+0x202a08>
    2204:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2208:	00060213 	andeq	r0, r6, r3, lsl r2
    220c:	00341f00 	eorseq	r1, r4, r0, lsl #30
    2210:	0b3a0803 	bleq	e84224 <__Stack_Size+0xe83e24>
    2214:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2218:	00000a02 	andeq	r0, r0, r2, lsl #20
    221c:	03003420 	movweq	r3, #1056	; 0x420
    2220:	3b0b3a0e 	blcc	2d0a60 <__Stack_Size+0x2d0660>
    2224:	0013490b 	andseq	r4, r3, fp, lsl #18
    2228:	00342100 	eorseq	r2, r4, r0, lsl #2
    222c:	0b3a0803 	bleq	e84240 <__Stack_Size+0xe83e40>
    2230:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2234:	34220000 	strtcc	r0, [r2]
    2238:	3a080300 	bcc	202e40 <__Stack_Size+0x202a40>
    223c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2240:	00060213 	andeq	r0, r6, r3, lsl r2
    2244:	000a2300 	andeq	r2, sl, r0, lsl #6
    2248:	0b3a0e03 	bleq	e85a5c <__Stack_Size+0xe8565c>
    224c:	00000b3b 	andeq	r0, r0, fp, lsr fp
    2250:	55010b24 	strpl	r0, [r1, #-2852]
    2254:	25000006 	strcs	r0, [r0, #-6]
    2258:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    225c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2260:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    2264:	00000c3c 	andeq	r0, r0, ip, lsr ip
    2268:	00110100 	andseq	r0, r1, r0, lsl #2
    226c:	06550610 	undefined
    2270:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    2274:	05130825 	ldreq	r0, [r3, #-2085]
    2278:	Address 0x00002278 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000045 	andeq	r0, r0, r5, asr #32
       4:	001f0002 	andseq	r0, pc, r2
       8:	01020000 	tsteq	r2, r0
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	tsteq	r0, r0
      18:	00010000 	andeq	r0, r1, r0
      1c:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      20:	6d73612e 	ldfvse	f6, [r3, #-184]!
      24:	00000000 	andeq	r0, r0, r0
      28:	02050000 	andeq	r0, r5, #0	; 0x0
      2c:	00000000 	andeq	r0, r0, r0
      30:	0100cc03 	tsteq	r0, r3, lsl #24
      34:	01000602 	tsteq	r0, r2, lsl #12
      38:	02050001 	andeq	r0, r5, #1	; 0x1
      3c:	00000000 	andeq	r0, r0, r0
      40:	0100d703 	tsteq	r0, r3, lsl #14
      44:	01000602 	tsteq	r0, r2, lsl #12
      48:	00009601 	andeq	r9, r0, r1, lsl #12
      4c:	40000200 	andmi	r0, r0, r0, lsl #4
      50:	02000000 	andeq	r0, r0, #0	; 0x0
      54:	0d0efb01 	vstreq	d15, [lr, #-4]
      58:	01010100 	tsteq	r1, r0, lsl #2
      5c:	00000001 	andeq	r0, r0, r1
      60:	01000001 	tsteq	r0, r1
      64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      6c:	2f2e2e2f 	svccs	0x002e2e2f
      70:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      74:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
      78:	696c2f30 	stmdbvs	ip!, {r4, r5, r8, r9, sl, fp, sp}^
      7c:	6f6c6762 	svcvs	0x006c6762
      80:	612f7373 	teqvs	pc, r3, ror r3
      84:	00006d72 	andeq	r6, r0, r2, ror sp
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	0100532e 	tsteq	r0, lr, lsr #6
      90:	00000000 	andeq	r0, r0, r0
      94:	00000205 	andeq	r0, r0, r5, lsl #4
      98:	d2030000 	andle	r0, r3, #0	; 0x0
      9c:	2f2f0100 	svccs	0x002f0100
      a0:	2f2f2f33 	svccs	0x002f2f33
      a4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      a8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      ac:	2f302f2f 	svccs	0x00302f2f
      b0:	2f2f302f 	svccs	0x002f302f
      b4:	2f302f2f 	svccs	0x00302f2f
      b8:	09032f30 	stmdbeq	r3, {r4, r5, r8, r9, sl, fp, sp}
      bc:	2f2f322e 	svccs	0x002f322e
      c0:	032f2f30 	teqeq	pc, #192	; 0xc0
      c4:	2f342e0e 	svccs	0x00342e0e
      c8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      cc:	2f2f2f2f 	svccs	0x002f2f2f
      d0:	f9032f30 	undefined instruction 0xf9032f30
      d4:	2f2f2e00 	svccs	0x002f2e00
      d8:	2f2f2f2f 	svccs	0x002f2f2f
      dc:	10023030 	andne	r3, r2, r0, lsr r0
      e0:	be010100 	adflts	f0, f1, f0
      e4:	02000000 	andeq	r0, r0, #0	; 0x0
      e8:	00007b00 	andeq	r7, r0, r0, lsl #22
      ec:	fb010200 	blx	408f6 <__Stack_Size+0x404f6>
      f0:	01000d0e 	tsteq	r0, lr, lsl #26
      f4:	00010101 	andeq	r0, r1, r1, lsl #2
      f8:	00010000 	andeq	r0, r1, r0
      fc:	50410100 	subpl	r0, r1, r0, lsl #2
     100:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     104:	74730063 	ldrbtvc	r0, [r3], #-99
     108:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     10c:	5f783031 	svcpl	0x00783031
     110:	2f62696c 	svccs	0x0062696c
     114:	00636e69 	rsbeq	r6, r3, r9, ror #28
     118:	2f505041 	svccs	0x00505041
     11c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     120:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     124:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     128:	73000001 	movwvc	r0, #1	; 0x1
     12c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     130:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     134:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     138:	00682e65 	rsbeq	r2, r8, r5, ror #28
     13c:	73000002 	movwvc	r0, #2	; 0x2
     140:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     144:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     148:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     14c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     150:	43500000 	cmpmi	r0, #0	; 0x0
     154:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     158:	0300682e 	movweq	r6, #2094	; 0x82e
     15c:	58440000 	stmdapl	r4, {}^
     160:	00682e4c 	rsbeq	r2, r8, ip, asr #28
     164:	00000003 	andeq	r0, r0, r3
     168:	34020500 	strcc	r0, [r2], #-1280
     16c:	03080031 	movweq	r0, #32817	; 0x8031
     170:	130101e6 	movwne	r0, #4582	; 0x11e6
     174:	73033d3d 	movwvc	r3, #15677	; 0x3d3d
     178:	3d76214a 	ldfcce	f2, [r6, #-296]!
     17c:	7eca0368 	cdpvc	3, 12, cr0, cr10, cr8, {3}
     180:	3131273c 	teqcc	r1, ip, lsr r7
     184:	5a3e3031 	bpl	f8c250 <__Stack_Size+0xf8be50>
     188:	303e3d30 	eorscc	r3, lr, r0, lsr sp
     18c:	58290359 	stmdapl	r9!, {r0, r3, r4, r6, r8, r9}
     190:	2e63032f 	cdpcs	3, 6, cr0, cr3, cr15, {1}
     194:	3c170341 	ldccc	3, cr0, [r7], {65}
     198:	5b033d3d 	blpl	cf694 <__Stack_Size+0xcf294>
     19c:	4a28033c 	bmi	a00e94 <__Stack_Size+0xa00a94>
     1a0:	01001402 	tsteq	r0, r2, lsl #8
     1a4:	00015a01 	andeq	r5, r1, r1, lsl #20
     1a8:	2d000200 	sfmcs	f0, 4, [r0]
     1ac:	02000000 	andeq	r0, r0, #0	; 0x0
     1b0:	0d0efb01 	vstreq	d15, [lr, #-4]
     1b4:	01010100 	tsteq	r1, r0, lsl #2
     1b8:	00000001 	andeq	r0, r0, r1
     1bc:	01000001 	tsteq	r0, r1
     1c0:	2f505041 	svccs	0x00505041
     1c4:	00637273 	rsbeq	r7, r3, r3, ror r2
     1c8:	6d747300 	ldclvs	3, cr7, [r4]
     1cc:	31663233 	cmncc	r6, r3, lsr r2
     1d0:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^
     1d4:	00632e74 	rsbeq	r2, r3, r4, ror lr
     1d8:	00000001 	andeq	r0, r0, r1
     1dc:	10020500 	andne	r0, r2, r0, lsl #10
     1e0:	03080032 	movweq	r0, #32818	; 0x8032
     1e4:	03130124 	tsteq	r3, #9	; 0x9
     1e8:	0f032e0a 	svceq	0x00032e0a
     1ec:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
     1f0:	032e0f03 	teqeq	lr, #12	; 0xc
     1f4:	03132e0f 	tsteq	r3, #240	; 0xf0
     1f8:	03132e0a 	tsteq	r3, #160	; 0xa0
     1fc:	03132e0a 	tsteq	r3, #160	; 0xa0
     200:	03132e16 	tsteq	r3, #352	; 0x160
     204:	03132e0a 	tsteq	r3, #160	; 0xa0
     208:	03132e0a 	tsteq	r3, #160	; 0xa0
     20c:	03132e0a 	tsteq	r3, #160	; 0xa0
     210:	03132e0a 	tsteq	r3, #160	; 0xa0
     214:	03132e0a 	tsteq	r3, #160	; 0xa0
     218:	03132e0a 	tsteq	r3, #160	; 0xa0
     21c:	03132e0a 	tsteq	r3, #160	; 0xa0
     220:	03132e0a 	tsteq	r3, #160	; 0xa0
     224:	03132e0a 	tsteq	r3, #160	; 0xa0
     228:	03132e0a 	tsteq	r3, #160	; 0xa0
     22c:	03132e0a 	tsteq	r3, #160	; 0xa0
     230:	03132e0a 	tsteq	r3, #160	; 0xa0
     234:	03132e0a 	tsteq	r3, #160	; 0xa0
     238:	03132e0a 	tsteq	r3, #160	; 0xa0
     23c:	03132e0a 	tsteq	r3, #160	; 0xa0
     240:	03132e0a 	tsteq	r3, #160	; 0xa0
     244:	03132e0a 	tsteq	r3, #160	; 0xa0
     248:	03132e18 	tsteq	r3, #384	; 0x180
     24c:	03132e0b 	tsteq	r3, #176	; 0xb0
     250:	03132e0a 	tsteq	r3, #160	; 0xa0
     254:	03132e0a 	tsteq	r3, #160	; 0xa0
     258:	03132e0a 	tsteq	r3, #160	; 0xa0
     25c:	03132e0a 	tsteq	r3, #160	; 0xa0
     260:	03132e0b 	tsteq	r3, #176	; 0xb0
     264:	03132e0b 	tsteq	r3, #176	; 0xb0
     268:	03132e0a 	tsteq	r3, #160	; 0xa0
     26c:	03132e16 	tsteq	r3, #352	; 0x160
     270:	03132e0a 	tsteq	r3, #160	; 0xa0
     274:	03132e0a 	tsteq	r3, #160	; 0xa0
     278:	03132e0a 	tsteq	r3, #160	; 0xa0
     27c:	03132e0a 	tsteq	r3, #160	; 0xa0
     280:	03132e0a 	tsteq	r3, #160	; 0xa0
     284:	03132e0a 	tsteq	r3, #160	; 0xa0
     288:	03132e0a 	tsteq	r3, #160	; 0xa0
     28c:	03132e17 	tsteq	r3, #368	; 0x170
     290:	03132e16 	tsteq	r3, #352	; 0x160
     294:	03132e0a 	tsteq	r3, #160	; 0xa0
     298:	03132e0a 	tsteq	r3, #160	; 0xa0
     29c:	03132e0a 	tsteq	r3, #160	; 0xa0
     2a0:	03132e0b 	tsteq	r3, #176	; 0xb0
     2a4:	03132e0b 	tsteq	r3, #176	; 0xb0
     2a8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2ac:	03132e0a 	tsteq	r3, #160	; 0xa0
     2b0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2b4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2b8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2bc:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2cc:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2dc:	03132e0b 	tsteq	r3, #176	; 0xb0
     2e0:	2f2e7e9f 	svccs	0x002e7e9f
     2e4:	2e66032f 	cdpcs	3, 6, cr0, cr6, cr15, {1}
     2e8:	99032f30 	stmdbls	r3, {r4, r5, r8, r9, sl, fp, sp}
     2ec:	2f2f2e7f 	svccs	0x002f2e7f
     2f0:	2e7f8b03 	fadddcs	d24, d15, d3
     2f4:	2f211f21 	svccs	0x00211f21
     2f8:	587eab03 	ldmdapl	lr!, {r0, r1, r8, r9, fp, sp, pc}^
     2fc:	02022f2f 	andeq	r2, r2, #188	; 0xbc
     300:	29010100 	stmdbcs	r1, {r8}
     304:	02000001 	andeq	r0, r0, #1	; 0x1
     308:	00008a00 	andeq	r8, r0, r0, lsl #20
     30c:	fb010200 	blx	40b16 <__Stack_Size+0x40716>
     310:	01000d0e 	tsteq	r0, lr, lsl #26
     314:	00010101 	andeq	r0, r1, r1, lsl #2
     318:	00010000 	andeq	r0, r1, r0
     31c:	50410100 	subpl	r0, r1, r0, lsl #2
     320:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     324:	74730063 	ldrbtvc	r0, [r3], #-99
     328:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     32c:	5f783031 	svcpl	0x00783031
     330:	2f62696c 	svccs	0x0062696c
     334:	00636e69 	rsbeq	r6, r3, r9, ror #28
     338:	73797300 	cmnvc	r9, #0	; 0x0
     33c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     340:	00632e74 	rsbeq	r2, r3, r4, ror lr
     344:	73000001 	movwvc	r0, #1	; 0x1
     348:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     34c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     350:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     354:	00682e65 	rsbeq	r2, r8, r5, ror #28
     358:	73000002 	movwvc	r0, #2	; 0x2
     35c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     360:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     364:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     368:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     36c:	74730000 	ldrbtvc	r0, [r3]
     370:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     374:	5f783031 	svcpl	0x00783031
     378:	6f697067 	svcvs	0x00697067
     37c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     380:	74730000 	ldrbtvc	r0, [r3]
     384:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     388:	5f783031 	svcpl	0x00783031
     38c:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
     390:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     394:	00000000 	andeq	r0, r0, r0
     398:	33540205 	cmpcc	r4, #1342177280	; 0x50000000
     39c:	bc030800 	stclt	8, cr0, [r3], {0}
     3a0:	59130101 	ldmdbpl	r3, {r0, r8}
     3a4:	3d3d3e3d 	ldccc	14, cr3, [sp, #-244]!
     3a8:	6d033e3d 	stcvs	14, cr3, [r3, #-244]
     3ac:	221e2220 	andscs	r2, lr, #2	; 0x2
     3b0:	46033d31 	undefined
     3b4:	0d03302e 	stceq	0, cr3, [r3, #-184]
     3b8:	20730320 	rsbscs	r0, r3, r0, lsr #6
     3bc:	311e2141 	tstcc	lr, r1, asr #2
     3c0:	2f2f2f2b 	svccs	0x002f2f2b
     3c4:	2f2b3131 	svccs	0x002b3131
     3c8:	4c302f2f 	ldcmi	15, cr2, [r0], #-188
     3cc:	2f1f211f 	svccs	0x001f211f
     3d0:	211f4d30 	tstcs	pc, r0, lsr sp
     3d4:	30302d1f 	eorscc	r2, r0, pc, lsl sp
     3d8:	4e4b4c4b 	cdpmi	12, 4, cr4, cr11, cr11, {2}
     3dc:	2b317130 	blcs	c5c8a4 <__Stack_Size+0xc5c4a4>
     3e0:	312f1b35 	teqcc	pc, r5, lsr fp
     3e4:	2f2f2c30 	svccs	0x002f2c30
     3e8:	2f2c3030 	svccs	0x002c3030
     3ec:	a403312f 	strge	r3, [r3], #-303
     3f0:	0328907f 	teqeq	r8, #127	; 0x7f
     3f4:	03282e78 	teqeq	r8, #1920	; 0x780
     3f8:	79034a0b 	stmdbvc	r3, {r0, r1, r3, r9, fp, lr}
     3fc:	1f1e5020 	svcne	0x001e5020
     400:	2f2f1c24 	svccs	0x002f1c24
     404:	24312f2f 	ldrtcs	r2, [r1], #-3887
     408:	2f2f2f1c 	svccs	0x002f2f1c
     40c:	1c24312f 	stfnes	f3, [r4], #-188
     410:	2f2f2f2f 	svccs	0x002f2f2f
     414:	7f9a032f 	svcvc	0x009a032f
     418:	4d31313c 	ldfmis	f3, [r1, #-240]!
     41c:	3f3f3130 	svccc	0x003f3130
     420:	694d3f3f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}^
     424:	523f5d3f 	eorspl	r5, pc, #4032	; 0xfc0
     428:	023d4c5c 	eorseq	r4, sp, #23552	; 0x5c00
     42c:	01010005 	tsteq	r1, r5
     430:	000000d4 	ldrdeq	r0, [r0], -r4
     434:	00750002 	rsbseq	r0, r5, r2
     438:	01020000 	tsteq	r2, r0
     43c:	000d0efb 	strdeq	r0, [sp], -fp
     440:	01010101 	tsteq	r1, r1, lsl #2
     444:	01000000 	tsteq	r0, r0
     448:	41010000 	tstmi	r1, r0
     44c:	732f5050 	teqvc	pc, #80	; 0x50
     450:	73006372 	movwvc	r6, #882	; 0x372
     454:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     458:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     45c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     460:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     464:	43500000 	cmpmi	r0, #0	; 0x0
     468:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     46c:	0100632e 	tsteq	r0, lr, lsr #6
     470:	74730000 	ldrbtvc	r0, [r3]
     474:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     478:	5f783031 	svcpl	0x00783031
     47c:	65707974 	ldrbvs	r7, [r0, #-2420]!
     480:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     484:	74730000 	ldrbtvc	r0, [r3]
     488:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     48c:	5f783031 	svcpl	0x00783031
     490:	2e70616d 	rpwcssz	f6, f0, #5.0
     494:	00020068 	andeq	r0, r2, r8, rrx
     498:	6d747300 	ldclvs	3, cr7, [r4]
     49c:	31663233 	cmncc	r6, r3, lsr r2
     4a0:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffffc78 <SCS_BASE+0x1fff1c78>
     4a4:	74726173 	ldrbtvc	r6, [r2], #-371
     4a8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     4ac:	00000000 	andeq	r0, r0, r0
     4b0:	357c0205 	ldrbcc	r0, [ip, #-517]!
     4b4:	f1030800 	undefined instruction 0xf1030800
     4b8:	68210100 	stmdavs	r1!, {r8}
     4bc:	69034083 	stmdbvs	r3, {r0, r1, r7, lr}
     4c0:	3e22209e 	mcrcc	0, 1, r2, cr2, cr14, {4}
     4c4:	3d4c4d30 	stclcc	13, cr4, [ip, #-192]
     4c8:	214a6f03 	cmpcs	sl, r3, lsl #30
     4cc:	033d2149 	teqeq	sp, #1073741842	; 0x40000012
     4d0:	1f213c78 	svcne	0x00213c78
     4d4:	03673d21 	cmneq	r7, #2112	; 0x840
     4d8:	4e204a74 	mcrmi	10, 1, r4, cr0, cr4, {3}
     4dc:	7503403a 	strvc	r4, [r3, #-58]
     4e0:	2d303c20 	ldccs	12, cr3, [r0, #-128]!
     4e4:	3c4d034c 	mcrrcc	3, 4, r0, sp, cr12
     4e8:	241c242e 	ldrcs	r2, [ip], #-1070
     4ec:	2f2f4b32 	svccs	0x002f4b32
     4f0:	2e78032f 	cdpcs	3, 7, cr0, cr8, cr15, {1}
     4f4:	22312523 	eorscs	r2, r1, #146800640	; 0x8c00000
     4f8:	6a4d3e3d 	bvs	134fdf4 <__Stack_Size+0x134f9f4>
     4fc:	3e3d3031 	mrccc	0, 1, r3, cr13, cr1, {1}
     500:	024c6a4d 	subeq	r6, ip, #315392	; 0x4d000
     504:	01010006 	tsteq	r1, r6
     508:	000000fe 	strdeq	r0, [r0], -lr
     50c:	00720002 	rsbseq	r0, r2, r2
     510:	01020000 	tsteq	r2, r0
     514:	000d0efb 	strdeq	r0, [sp], -fp
     518:	01010101 	tsteq	r1, r1, lsl #2
     51c:	01000000 	tsteq	r0, r0
     520:	41010000 	tstmi	r1, r0
     524:	732f5050 	teqvc	pc, #80	; 0x50
     528:	73006372 	movwvc	r6, #882	; 0x372
     52c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     530:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     534:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     538:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     53c:	58440000 	stmdapl	r4, {}^
     540:	00632e4c 	rsbeq	r2, r3, ip, asr #28
     544:	73000001 	movwvc	r0, #1	; 0x1
     548:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     54c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     550:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     554:	00682e65 	rsbeq	r2, r8, r5, ror #28
     558:	73000002 	movwvc	r0, #2	; 0x2
     55c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     560:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     564:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     568:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     56c:	74730000 	ldrbtvc	r0, [r3]
     570:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     574:	5f783031 	svcpl	0x00783031
     578:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     57c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     580:	00000002 	andeq	r0, r0, r2
     584:	d8020500 	stmdale	r2, {r8, sl}
     588:	03080036 	movweq	r0, #32822	; 0x8036
     58c:	2e0101b8 	mcrcs	1, 0, r0, cr1, cr8, {5}
     590:	03283f24 	teqeq	r8, #144	; 0x90
     594:	2f4b2079 	svccs	0x004b2079
     598:	4d1d322f 	lfmmi	f3, 4, [sp, #-188]
     59c:	6a4d3e2f 	bvs	134fe60 <__Stack_Size+0x134fa60>
     5a0:	032e6b03 	teqeq	lr, #3072	; 0xc00
     5a4:	03302015 	teqeq	r0, #21	; 0x15
     5a8:	2f587ed4 	svccs	0x00587ed4
     5ac:	0183032f 	orreq	r0, r3, pc, lsr #6
     5b0:	211f212e 	tstcs	pc, lr, lsr #2
     5b4:	033e835a 	teqeq	lr, #1744830465	; 0x68000001
     5b8:	22907fb1 	addscs	r7, r0, #708	; 0x2c4
     5bc:	1c41221e 	sfmne	f2, 2, [r1], {30}
     5c0:	4b6a4b4e 	blmi	1a93300 <__Stack_Size+0x1a92f00>
     5c4:	2b155f4c 	blcs	5582fc <__Stack_Size+0x557efc>
     5c8:	244b2223 	strbcs	r2, [fp], #-547
     5cc:	79033130 	stmdbvc	r3, {r4, r5, r8, ip, sp}
     5d0:	72032620 	andvc	r2, r3, #33554432	; 0x2000000
     5d4:	200f0320 	andcs	r0, pc, r0, lsr #6
     5d8:	6b565a25 	blvs	1596e74 <__Stack_Size+0x1596a74>
     5dc:	323f1d50 	eorscc	r1, pc, #5120	; 0x1400
     5e0:	0a033356 	beq	cd340 <__Stack_Size+0xccf40>
     5e4:	7f86033c 	svcvc	0x0086033c
     5e8:	34672366 	strbtcc	r2, [r7], #-870
     5ec:	1e262944 	cdpne	9, 2, cr2, cr6, cr4, {2}
     5f0:	2e6d0330 	mcrcs	3, 3, r0, cr13, cr0, {1}
     5f4:	0a033427 	beq	cd698 <__Stack_Size+0xcd298>
     5f8:	5d565a2e 	fldspl	s11, [r6, #-184]
     5fc:	32311d42 	eorscc	r1, r1, #4224	; 0x1080
     600:	1e304156 	mrcne	1, 1, r4, cr0, cr6, {2}
     604:	0007024f 	andeq	r0, r7, pc, asr #4
     608:	00aa0101 	adceq	r0, sl, r1, lsl #2
     60c:	00020000 	andeq	r0, r2, r0
     610:	00000053 	andeq	r0, r0, r3, asr r0
     614:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     618:	0101000d 	tsteq	r1, sp
     61c:	00000101 	andeq	r0, r0, r1, lsl #2
     620:	00000100 	andeq	r0, r0, r0, lsl #2
     624:	50504101 	subspl	r4, r0, r1, lsl #2
     628:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     62c:	6d747300 	ldclvs	3, cr7, [r4]
     630:	31663233 	cmncc	r6, r3, lsr r2
     634:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     638:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     63c:	0000636e 	andeq	r6, r0, lr, ror #6
     640:	6f746f4d 	svcvs	0x00746f4d
     644:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
     648:	6c6f7274 	sfmvs	f7, 2, [pc], #-464
     64c:	0100632e 	tsteq	r0, lr, lsr #6
     650:	74730000 	ldrbtvc	r0, [r3]
     654:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     658:	5f783031 	svcpl	0x00783031
     65c:	65707974 	ldrbvs	r7, [r0, #-2420]!
     660:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     664:	00000000 	andeq	r0, r0, r0
     668:	00000205 	andeq	r0, r0, r5, lsl #4
     66c:	db030000 	blle	c0674 <__Stack_Size+0xc0274>
     670:	03160100 	tsteq	r6, #0	; 0x0
     674:	03282e6e 	teqeq	r8, #1760	; 0x6e0
     678:	03362078 	teqeq	r6, #120	; 0x78
     67c:	67442078 	smlsldxvs	r2, r4, r8, r0
     680:	3c670376 	stclcc	3, cr0, [r7], #-472
     684:	221e227a 	andscs	r2, lr, #-1610612729	; 0xa0000007
     688:	3c77032f 	ldclcc	3, cr0, [r7], #-188
     68c:	1f200903 	svcne	0x00200903
     690:	66035a2f 	strvs	r5, [r3], -pc, lsr #20
     694:	216e204a 	cmncs	lr, sl, asr #32
     698:	2f2d221f 	svccs	0x002d221f
     69c:	035a2f1f 	cmpeq	sl, #124	; 0x7c
     6a0:	6e204a65 	fnmulsvs	s8, s0, s11
     6a4:	21211f2f 	teqcs	r1, pc, lsr #30
     6a8:	6903594b 	stmdbvs	r3, {r0, r1, r3, r6, r8, fp, ip, lr}
     6ac:	7a03343c 	bvc	cd7a4 <__Stack_Size+0xcd3a4>
     6b0:	0276262e 	rsbseq	r2, r6, #48234496	; 0x2e00000
     6b4:	01010002 	tsteq	r1, r2
     6b8:	00000124 	andeq	r0, r0, r4, lsr #2
     6bc:	00700002 	rsbseq	r0, r0, r2
     6c0:	01020000 	tsteq	r2, r0
     6c4:	000d0efb 	strdeq	r0, [sp], -fp
     6c8:	01010101 	tsteq	r1, r1, lsl #2
     6cc:	01000000 	tsteq	r0, r0
     6d0:	41010000 	tstmi	r1, r0
     6d4:	732f5050 	teqvc	pc, #80	; 0x50
     6d8:	73006372 	movwvc	r6, #882	; 0x372
     6dc:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     6e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     6e4:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     6e8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     6ec:	44410000 	strbmi	r0, [r1]
     6f0:	00632e43 	rsbeq	r2, r3, r3, asr #28
     6f4:	73000001 	movwvc	r0, #1	; 0x1
     6f8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     6fc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     700:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     704:	00682e65 	rsbeq	r2, r8, r5, ror #28
     708:	73000002 	movwvc	r0, #2	; 0x2
     70c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     710:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     714:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     718:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     71c:	74730000 	ldrbtvc	r0, [r3]
     720:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     724:	5f783031 	svcpl	0x00783031
     728:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     72c:	00020068 	andeq	r0, r2, r8, rrx
     730:	05000000 	streq	r0, [r0]
     734:	0038c402 	eorseq	ip, r8, r2, lsl #8
     738:	01f20308 	mvnseq	r0, r8, lsl #6
     73c:	03421401 	movteq	r1, #9217	; 0x2401
     740:	5031204f 	eorspl	r2, r1, pc, asr #32
     744:	1e24232b 	cdpne	3, 2, cr2, cr4, cr11, {1}
     748:	20790322 	rsbscs	r0, r9, r2, lsr #6
     74c:	21302f21 	teqcs	r0, r1, lsr #30
     750:	6c673130 	stfvse	f3, [r7], #-192
     754:	675d3d4e 	ldrbvs	r3, [sp, -lr, asr #26]
     758:	9d03755c 	cfstr32ls	mvfx7, [r3, #-368]
     75c:	b124587e 	teqlt	r4, lr, ror r8
     760:	4c4b4c4b 	mcrrmi	12, 4, r4, fp, cr11
     764:	3e4d3f68 	cdpcc	15, 4, cr3, cr13, cr8, {3}
     768:	01c9034f 	biceq	r0, r9, pc, asr #6
     76c:	7eb70320 	cdpvc	3, 11, cr0, cr7, cr0, {1}
     770:	4b433d3c 	blmi	10cfc68 <__Stack_Size+0x10cf868>
     774:	684c4b4c 	stmdavs	ip, {r2, r3, r6, r8, r9, fp, lr}^
     778:	4c3e4d3f 	ldcmi	13, cr4, [lr], #-252
     77c:	2001af03 	andcs	sl, r1, r3, lsl #30
     780:	3c7ed103 	ldfccp	f5, [lr], #-12
     784:	3c0a033d 	stccc	3, cr0, [sl], {61}
     788:	4c4b4c4b 	mcrrmi	12, 4, r4, fp, cr11
     78c:	3e4d3f68 	cdpcc	15, 4, cr3, cr13, cr8, {3}
     790:	0192034c 	orrseq	r0, r2, ip, asr #6
     794:	7eee0320 	cdpvc	3, 14, cr0, cr14, cr0, {1}
     798:	09033d3c 	stmdbeq	r3, {r2, r3, r4, r5, r8, sl, fp, ip, sp}
     79c:	4b5a593c 	blmi	1696c94 <__Stack_Size+0x1696894>
     7a0:	4d3f684c 	ldcmi	8, cr6, [pc, #-304]!
     7a4:	f6034c3e 	undefined instruction 0xf6034c3e
     7a8:	8a032e00 	bhi	cbfb0 <__Stack_Size+0xcbbb0>
     7ac:	033d3c7f 	teqeq	sp, #32512	; 0x7f00
     7b0:	5a596609 	bpl	1659fdc <__Stack_Size+0x1659bdc>
     7b4:	3f684c4b 	svccc	0x00684c4b
     7b8:	034c3e4d 	movteq	r3, #52813	; 0xce4d
     7bc:	032e00da 	teqeq	lr, #218	; 0xda
     7c0:	3d3c7fa6 	ldccc	15, cr7, [ip, #-664]!
     7c4:	594a0a03 	stmdbpl	sl, {r0, r1, r9, fp}^
     7c8:	684c4b5a 	stmdavs	ip, {r1, r3, r4, r6, r8, r9, fp, lr}^
     7cc:	033e4d3f 	teqeq	lr, #4032	; 0xfc0
     7d0:	41033c3f 	tstmi	r3, pc, lsr ip
     7d4:	203f0320 	eorscs	r0, pc, r0, lsr #6
     7d8:	022e5203 	eoreq	r5, lr, #805306368	; 0x30000000
     7dc:	0101000b 	tsteq	r1, fp
     7e0:	0000020d 	andeq	r0, r0, sp, lsl #4
     7e4:	00840002 	addeq	r0, r4, r2
     7e8:	01020000 	tsteq	r2, r0
     7ec:	000d0efb 	strdeq	r0, [sp], -fp
     7f0:	01010101 	tsteq	r1, r1, lsl #2
     7f4:	01000000 	tsteq	r0, r0
     7f8:	73010000 	movwvc	r0, #4096	; 0x1000
     7fc:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     800:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     804:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     808:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     80c:	6d747300 	ldclvs	3, cr7, [r4]
     810:	31663233 	cmncc	r6, r3, lsr r2
     814:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     818:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     81c:	0000636e 	andeq	r6, r0, lr, ror #6
     820:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     824:	30316632 	eorscc	r6, r1, r2, lsr r6
     828:	64615f78 	strbtvs	r5, [r1], #-3960
     82c:	00632e63 	rsbeq	r2, r3, r3, ror #28
     830:	73000001 	movwvc	r0, #1	; 0x1
     834:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     838:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     83c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     840:	00682e65 	rsbeq	r2, r8, r5, ror #28
     844:	73000002 	movwvc	r0, #2	; 0x2
     848:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     84c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     850:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     854:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     858:	74730000 	ldrbtvc	r0, [r3]
     85c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     860:	5f783031 	svcpl	0x00783031
     864:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     868:	00020068 	andeq	r0, r2, r8, rrx
     86c:	05000000 	streq	r0, [r0]
     870:	003bb802 	eorseq	fp, fp, r2, lsl #16
     874:	01ae0308 	undefined instruction 0x01ae0308
     878:	010f0301 	tsteq	pc, r1, lsl #6
     87c:	0b039226 	bleq	e511c <__Stack_Size+0xe4d1c>
     880:	2e790320 	cdpcs	3, 7, cr0, cr9, cr0, {1}
     884:	0a038535 	beq	e1d60 <__Stack_Size+0xe1960>
     888:	207a0320 	rsbscs	r0, sl, r0, lsr #6
     88c:	3e321c26 	cdpcc	12, 3, cr1, cr2, cr6, {1}
     890:	3c0b0321 	stccc	3, cr0, [fp], {33}
     894:	23233115 	teqcs	r3, #1073741829	; 0x40000005
     898:	032f2323 	teqeq	pc, #-1946157056	; 0x8c000000
     89c:	23172e0c 	tstcs	r7, #192	; 0xc0
     8a0:	0d034c4f 	stceq	12, cr4, [r3, #-316]
     8a4:	4f231720 	svcmi	0x00231720
     8a8:	2012034c 	andscs	r0, r2, ip, asr #6
     8ac:	22010903 	andcs	r0, r1, #49152	; 0xc000
     8b0:	034c4f23 	movteq	r4, #53027	; 0xcf23
     8b4:	4b172e0a 	blmi	5cc0e4 <__Stack_Size+0x5cbce4>
     8b8:	192e0a03 	stmdbne	lr!, {r0, r1, r9, fp}
     8bc:	034a0d03 	movteq	r0, #44291	; 0xad03
     8c0:	4b172e0a 	blmi	5cc0f0 <__Stack_Size+0x5cbcf0>
     8c4:	192e0a03 	stmdbne	lr!, {r0, r1, r9, fp}
     8c8:	034a0d03 	movteq	r0, #44291	; 0xad03
     8cc:	24172e0c 	ldrcs	r2, [r7], #-3596
     8d0:	0a034c50 	beq	d3a18 <__Stack_Size+0xd3618>
     8d4:	0d031920 	stceq	9, cr1, [r3, #-128]
     8d8:	2e0d034a 	cdpcs	3, 0, cr0, cr13, cr10, {2}
     8dc:	25010903 	strcs	r0, [r1, #-2307]
     8e0:	2130311d 	teqcs	r0, sp, lsl r1
     8e4:	17200e03 	strne	r0, [r0, -r3, lsl #28]!
     8e8:	034c4f23 	movteq	r4, #53027	; 0xcf23
     8ec:	0a03202c 	beq	c89a4 <__Stack_Size+0xc85a4>
     8f0:	20760301 	rsbscs	r0, r6, r1, lsl #6
     8f4:	580a0320 	stmdapl	sl, {r5, r8, r9}
     8f8:	03323025 	teqeq	r2, #37	; 0x25
     8fc:	32242e78 	eorcc	r2, r4, #1920	; 0x780
     900:	32223522 	eorcc	r3, r2, #142606336	; 0x8800000
     904:	242e7803 	strtcs	r7, [lr], #-2051
     908:	41232232 	teqmi	r3, r2, lsr r2
     90c:	7803323e 	stmdavc	r3, {r1, r2, r3, r4, r5, r9, ip, sp}
     910:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     914:	32305d31 	eorscc	r5, r0, #3136	; 0xc40
     918:	242e7803 	strtcs	r7, [lr], #-2051
     91c:	30362232 	eorscc	r2, r6, r2, lsr r2
     920:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     924:	22223224 	eorcs	r3, r2, #1073741826	; 0x40000002
     928:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
     92c:	034c4f23 	movteq	r4, #53027	; 0xcf23
     930:	2f17200a 	svccs	0x0017200a
     934:	142e0903 	strtne	r0, [lr], #-2307
     938:	4a0e032f 	bmi	3815fc <__Stack_Size+0x3811fc>
     93c:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     940:	17200e03 	strne	r0, [r0, -r3, lsl #28]!
     944:	034c4f23 	movteq	r4, #53027	; 0xcf23
     948:	221a2029 	andscs	r2, sl, #41	; 0x29
     94c:	03212230 	teqeq	r1, #3	; 0x3
     950:	2317200e 	tstcs	r7, #14	; 0xe
     954:	0e034c4f 	cdpeq	12, 0, cr4, cr3, cr15, {2}
     958:	50241720 	eorpl	r1, r4, r0, lsr #14
     95c:	200a034c 	andcs	r0, sl, ip, asr #6
     960:	4a0d0319 	bmi	3415cc <__Stack_Size+0x3411cc>
     964:	032e2c03 	teqeq	lr, #768	; 0x300
     968:	7603010a 	strvc	r0, [r3], -sl, lsl #2
     96c:	0a032020 	beq	c89f4 <__Stack_Size+0xc85f4>
     970:	32302558 	eorscc	r2, r0, #369098752	; 0x16000000
     974:	242e7803 	strtcs	r7, [lr], #-2051
     978:	22352232 	eorscs	r2, r5, #536870915	; 0x20000003
     97c:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     980:	25223224 	strcs	r3, [r2, #-548]!
     984:	24921e26 	ldrcs	r1, [r2], #3622
     988:	2122322a 	teqcs	r2, sl, lsr #4
     98c:	032e0c03 	teqeq	lr, #768	; 0x300
     990:	1d250109 	stfnes	f0, [r5, #-36]!
     994:	03213031 	teqeq	r1, #49	; 0x31
     998:	21272013 	teqcs	r7, r3, lsl r0
     99c:	202e1003 	eorcs	r1, lr, r3
     9a0:	1b033d26 	blne	cfe40 <__Stack_Size+0xcfa40>
     9a4:	4c221a3c 	stcmi	10, cr1, [r2], #-240
     9a8:	0f032122 	svceq	0x00032122
     9ac:	21221920 	teqcs	r2, r0, lsr #18
     9b0:	1a2e1f03 	bne	b885c4 <__Stack_Size+0xb881c4>
     9b4:	21223022 	teqcs	r2, r2, lsr #32
     9b8:	16200b03 	strtne	r0, [r0], -r3, lsl #22
     9bc:	035a5d23 	cmpeq	sl, #2240	; 0x8c0
     9c0:	031a3c11 	tsteq	sl, #4352	; 0x1100
     9c4:	1103580d 	tstne	r3, sp, lsl #16
     9c8:	033d1820 	teqeq	sp, #2097152	; 0x200000
     9cc:	0c03200f 	stceq	0, cr2, [r3], {15}
     9d0:	0d032301 	stceq	3, cr2, [r3, #-4]
     9d4:	2e0f03ac 	cdpcs	3, 0, cr0, cr15, cr12, {5}
     9d8:	3d010b03 	vstrcc	d0, [r1, #-12]
     9dc:	20768b03 	rsbscs	r8, r6, r3, lsl #22
     9e0:	1c241c24 	stcne	12, cr1, [r4], #-144
     9e4:	415a9424 	cmpmi	sl, r4, lsr #8
     9e8:	5e5a415a 	mrcpl	1, 2, r4, cr10, cr10, {2}
     9ec:	01000402 	tsteq	r0, r2, lsl #8
     9f0:	00021f01 	andeq	r1, r2, r1, lsl #30
     9f4:	88000200 	stmdahi	r0, {r9}
     9f8:	02000000 	andeq	r0, r0, #0	; 0x0
     9fc:	0d0efb01 	vstreq	d15, [lr, #-4]
     a00:	01010100 	tsteq	r1, r0, lsl #2
     a04:	00000001 	andeq	r0, r0, r1
     a08:	01000001 	tsteq	r0, r1
     a0c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a10:	30316632 	eorscc	r6, r1, r2, lsr r6
     a14:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     a18:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     a1c:	74730063 	ldrbtvc	r0, [r3], #-99
     a20:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a24:	5f783031 	svcpl	0x00783031
     a28:	2f62696c 	svccs	0x0062696c
     a2c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     a30:	6d747300 	ldclvs	3, cr7, [r4]
     a34:	31663233 	cmncc	r6, r3, lsr r2
     a38:	665f7830 	undefined
     a3c:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     a40:	0100632e 	tsteq	r0, lr, lsr #6
     a44:	74730000 	ldrbtvc	r0, [r3]
     a48:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a4c:	5f783031 	svcpl	0x00783031
     a50:	65707974 	ldrbvs	r7, [r0, #-2420]!
     a54:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a58:	74730000 	ldrbtvc	r0, [r3]
     a5c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a60:	5f783031 	svcpl	0x00783031
     a64:	2e70616d 	rpwcssz	f6, f0, #5.0
     a68:	00020068 	andeq	r0, r2, r8, rrx
     a6c:	6d747300 	ldclvs	3, cr7, [r4]
     a70:	31663233 	cmncc	r6, r3, lsr r2
     a74:	665f7830 	undefined
     a78:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     a7c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a80:	00000000 	andeq	r0, r0, r0
     a84:	3f4c0205 	svccc	0x004c0205
     a88:	d6030800 	strle	r0, [r3], -r0, lsl #16
     a8c:	59170100 	ldmdbpl	r7, {r8}
     a90:	4a0d033d 	bmi	34178c <__Stack_Size+0x34138c>
     a94:	033d5917 	teqeq	sp, #376832	; 0x5c000
     a98:	59174a0d 	ldmdbpl	r7, {r0, r2, r3, r9, fp, lr}
     a9c:	4a0b033d 	bmi	2c1798 <__Stack_Size+0x2c1398>
     aa0:	033d3d14 	teqeq	sp, #1280	; 0x500
     aa4:	5914660a 	ldmdbpl	r4, {r1, r3, r9, sl, sp, lr}
     aa8:	3c03f503 	cfstr32cc	mvfx15, [r3], {3}
     aac:	0a033d14 	beq	cff04 <__Stack_Size+0xcfb04>
     ab0:	032f143c 	teqeq	pc, #1006632960	; 0x3c000000
     ab4:	03154a0b 	tsteq	r5, #45056	; 0xb000
     ab8:	0a035809 	beq	d6ae4 <__Stack_Size+0xd66e4>
     abc:	0a03153c 	beq	c5fb4 <__Stack_Size+0xc5bb4>
     ac0:	3c0e0358 	stccc	3, cr0, [lr], {88}
     ac4:	5a5d2317 	bpl	1749728 <__Stack_Size+0x1749328>
     ac8:	183c1003 	ldmdane	ip!, {r0, r1, ip}
     acc:	580b0330 	stmdapl	fp, {r4, r5, r8, r9}
     ad0:	03660b03 	cmneq	r6, #3072	; 0xc00
     ad4:	2f173c0f 	svccs	0x00173c0f
     ad8:	154a0b03 	strbne	r0, [sl, #-2819]
     adc:	0c036c7a 	stceq	12, cr6, [r3], {122}
     ae0:	3c0c0366 	stccc	3, cr0, [ip], {102}
     ae4:	03205c03 	teqeq	r0, #768	; 0x300
     ae8:	5c032024 	stcpl	0, cr2, [r3], {36}
     aec:	20240320 	eorcs	r0, r4, r0, lsr #6
     af0:	5e205c03 	cdppl	12, 2, cr5, cr0, cr3, {0}
     af4:	7438036c 	ldrtvc	r0, [r8], #-876
     af8:	7fba0322 	svcvc	0x00ba0322
     afc:	036c6c90 	cmneq	ip, #36864	; 0x9000
     b00:	51036623 	tstpl	r3, r3, lsr #12
     b04:	00c4032e 	sbceq	r0, r4, lr, lsr #6
     b08:	65032220 	strvs	r2, [r3, #-544]
     b0c:	0343a52e 	movteq	sl, #13614	; 0x352e
     b10:	034a7def 	movteq	r7, #44527	; 0xadef
     b14:	77032009 	strvc	r2, [r3, -r9]
     b18:	2009032e 	andcs	r0, r9, lr, lsr #6
     b1c:	2e760321 	cdpcs	3, 7, cr0, cr6, cr1, {1}
     b20:	23200a03 	teqcs	r0, #12288	; 0x3000
     b24:	03207303 	teqeq	r0, #201326592	; 0xc000000
     b28:	31302e0d 	teqcc	r0, sp, lsl #28
     b2c:	773e1e22 	ldrvc	r1, [lr, -r2, lsr #28]!
     b30:	036b233e 	cmneq	fp, #-134217728	; 0xf8000000
     b34:	42827f8e 	addmi	r7, r2, #568	; 0x238
     b38:	0335314c 	teqeq	r5, #19	; 0x13
     b3c:	3e212e79 	mcrcc	14, 1, r2, cr1, cr9, {3}
     b40:	4d3d1c24 	ldcmi	12, cr1, [sp, #-144]!
     b44:	4c693130 	stfmie	f3, [r9], #-192
     b48:	4c4e4e22 	mcrrmi	14, 2, r4, lr, cr2
     b4c:	6c238731 	stcvs	7, cr8, [r3], #-196
     b50:	827ef803 	rsbshi	pc, lr, #196608	; 0x30000
     b54:	200f0320 	andcs	r0, pc, r0, lsr #6
     b58:	7403313e 	strvc	r3, [r3], #-318
     b5c:	2e0c032e 	cdpcs	3, 0, cr0, cr12, cr14, {1}
     b60:	73033d21 	movwvc	r3, #15649	; 0x3d21
     b64:	200d0320 	andcs	r0, sp, r0, lsr #6
     b68:	22221e30 	eorcs	r1, r2, #768	; 0x300
     b6c:	03231d23 	teqeq	r3, #2240	; 0x8c0
     b70:	15032e6d 	strne	r2, [r3, #-3693]
     b74:	1d23a03c 	stcne	0, cr10, [r3, #-240]!
     b78:	2e670323 	cdpcs	3, 6, cr0, cr7, cr3, {1}
     b7c:	a03c1c03 	eorsge	r1, ip, r3, lsl #24
     b80:	03231d23 	teqeq	r3, #2240	; 0x8c0
     b84:	23032e60 	movwcs	r2, #15968	; 0x3e60
     b88:	1d23a020 	stcne	0, cr10, [r3, #-128]!
     b8c:	87233123 	strhi	r3, [r3, -r3, lsr #2]!
     b90:	827f9003 	rsbshi	r9, pc, #3	; 0x3
     b94:	7a032620 	bvc	ca41c <__Stack_Size+0xca01c>
     b98:	31302620 	teqcc	r0, r0, lsr #12
     b9c:	20780336 	rsbscs	r0, r8, r6, lsr r3
     ba0:	234b3f21 	movtcs	r3, #48929	; 0xbf21
     ba4:	036b2330 	cmneq	fp, #-1073741824	; 0xc0000000
     ba8:	20587fbb 	ldrhcs	r7, [r8], #-251
     bac:	20790327 	rsbscs	r0, r9, r7, lsr #6
     bb0:	24313027 	ldrtcs	r3, [r1], #-39
     bb4:	30224c1c 	eorcc	r4, r2, ip, lsl ip
     bb8:	ab036b23 	blge	db84c <__Stack_Size+0xdb44c>
     bbc:	27204a7f 	undefined
     bc0:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
     bc4:	1b253230 	blne	94d48c <__Stack_Size+0x94d08c>
     bc8:	3230314c 	eorscc	r3, r0, #19	; 0x13
     bcc:	3c0a0331 	stccc	3, cr0, [sl], {49}
     bd0:	93036c23 	movwls	r6, #15395	; 0x3c23
     bd4:	4c244a7f 	stcmi	10, cr4, [r4], #-508
     bd8:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
     bdc:	243f212e 	ldrtcs	r2, [pc], #302	; be4 <__Stack_Size+0x7e4>
     be0:	304d3d1c 	subcc	r3, sp, ip, lsl sp
     be4:	2b236931 	blcs	8db0b0 <__Stack_Size+0x8dacb0>
     be8:	231d233f 	tstcs	sp, #-67108864	; 0xfc000000
     bec:	232e0a03 	teqcs	lr, #12288	; 0x3000
     bf0:	7fab036c 	svcvc	0x00ab036c
     bf4:	314c2482 	smlalbbcc	r2, ip, r2, r4
     bf8:	3f2b234b 	svccc	0x002b234b
     bfc:	036b233e 	cmneq	fp, #-134217728	; 0xf8000000
     c00:	4c433c42 	mcrrmi	12, 4, r3, r3, cr2
     c04:	25292531 	strcs	r2, [r9, #-1329]!
     c08:	4d213d1b 	stcmi	13, cr3, [r1, #-108]!
     c0c:	026b2330 	rsbeq	r2, fp, #-1073741824	; 0xc0000000
     c10:	01010005 	tsteq	r1, r5
     c14:	00000174 	andeq	r0, r0, r4, ror r1
     c18:	00860002 	addeq	r0, r6, r2
     c1c:	01020000 	tsteq	r2, r0
     c20:	000d0efb 	strdeq	r0, [sp], -fp
     c24:	01010101 	tsteq	r1, r1, lsl #2
     c28:	01000000 	tsteq	r0, r0
     c2c:	73010000 	movwvc	r0, #4096	; 0x1000
     c30:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     c34:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c38:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     c3c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     c40:	6d747300 	ldclvs	3, cr7, [r4]
     c44:	31663233 	cmncc	r6, r3, lsr r2
     c48:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     c4c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     c50:	0000636e 	andeq	r6, r0, lr, ror #6
     c54:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c58:	30316632 	eorscc	r6, r1, r2, lsr r6
     c5c:	70675f78 	rsbvc	r5, r7, r8, ror pc
     c60:	632e6f69 	teqvs	lr, #420	; 0x1a4
     c64:	00000100 	andeq	r0, r0, r0, lsl #2
     c68:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c6c:	30316632 	eorscc	r6, r1, r2, lsr r6
     c70:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     c74:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     c78:	00000200 	andeq	r0, r0, r0, lsl #4
     c7c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c80:	30316632 	eorscc	r6, r1, r2, lsr r6
     c84:	616d5f78 	smcvs	54776
     c88:	00682e70 	rsbeq	r2, r8, r0, ror lr
     c8c:	73000002 	movwvc	r0, #2	; 0x2
     c90:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     c94:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c98:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     c9c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     ca0:	00000002 	andeq	r0, r0, r2
     ca4:	74020500 	strvc	r0, [r2], #-1280
     ca8:	03080044 	movweq	r0, #32836	; 0x8044
     cac:	030100fc 	movweq	r0, #4348	; 0x10fc
     cb0:	0c03200a 	stceq	0, cr2, [r3], {10}
     cb4:	20760320 	rsbscs	r0, r6, r0, lsr #6
     cb8:	2e790333 	mrccs	3, 3, r0, cr9, cr3, {1}
     cbc:	6a033335 	bvs	cd998 <__Stack_Size+0xcd598>
     cc0:	2016032e 	andscs	r0, r6, lr, lsr #6
     cc4:	303e3222 	eorscc	r3, lr, r2, lsr #4
     cc8:	2b312132 	blcs	c49198 <__Stack_Size+0xc48d98>
     ccc:	7a032331 	bvc	c9998 <__Stack_Size+0xc9598>
     cd0:	273a2820 	ldrcs	r2, [sl, -r0, lsr #16]!
     cd4:	3c660322 	stclcc	3, cr0, [r6], #-136
     cd8:	253c1f03 	ldrcs	r1, [ip, #-3843]!
     cdc:	2f5a3130 	svccs	0x005a3130
     ce0:	2b312132 	blcs	c491b0 <__Stack_Size+0xc48db0>
     ce4:	7a032331 	bvc	c99b0 <__Stack_Size+0xc95b0>
     ce8:	253a2820 	ldrcs	r2, [sl, #-2080]!
     cec:	3c690322 	stclcc	3, cr0, [r9], #-136
     cf0:	223c1b03 	eorscs	r1, ip, #3072	; 0xc00
     cf4:	143c0b03 	ldrtne	r0, [ip], #-2819
     cf8:	032f2f3d 	teqeq	pc, #244	; 0xf4
     cfc:	0319200c 	tsteq	r9, #12	; 0xc
     d00:	0a035809 	beq	d6d2c <__Stack_Size+0xd692c>
     d04:	032f1620 	teqeq	pc, #33554432	; 0x2000000
     d08:	03192e0c 	tsteq	r9, #192	; 0xc0
     d0c:	0a035809 	beq	d6d38 <__Stack_Size+0xd6938>
     d10:	032f1620 	teqeq	pc, #33554432	; 0x2000000
     d14:	21172e0d 	tstcs	r7, sp, lsl #28
     d18:	17200d03 	strne	r0, [r0, -r3, lsl #26]!
     d1c:	20100321 	andscs	r0, r0, r1, lsr #6
     d20:	22322218 	eorscs	r2, r2, #-2147483647	; 0x80000001
     d24:	162e0c03 	strtne	r0, [lr], -r3, lsl #24
     d28:	200d0321 	andcs	r0, sp, r1, lsr #6
     d2c:	22223019 	eorcs	r3, r2, #25	; 0x19
     d30:	03212222 	teqeq	r1, #536870914	; 0x20000002
     d34:	3019200f 	andscc	r2, r9, pc
     d38:	302d312c 	eorcc	r3, sp, ip, lsr #2
     d3c:	0b032f22 	bleq	cc9cc <__Stack_Size+0xcc5cc>
     d40:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
     d44:	0c034a26 	stceq	10, cr4, [r3], {38}
     d48:	76032c20 	strvc	r2, [r3], -r0, lsr #24
     d4c:	22232720 	eorcs	r2, r3, #8388608	; 0x800000
     d50:	1f233329 	svcne	0x00233329
     d54:	6b3f4c2f 	blvs	fd3e18 <__Stack_Size+0xfd3a18>
     d58:	5b223167 	blpl	88d2fc <__Stack_Size+0x88cefc>
     d5c:	4a0f032f 	bmi	3c1a20 <__Stack_Size+0x3c1620>
     d60:	1f2f3e27 	svcne	0x002f3e27
     d64:	a703599f 	undefined
     d68:	2d214a7c 	fstmdbscs	r1!, {s8-s131}
     d6c:	034b2f21 	movteq	r2, #48929	; 0xbf21
     d70:	1c242e45 	stcne	14, cr2, [r4], #-276
     d74:	08241c24 	stmdaeq	r4!, {r2, r5, sl, fp, ip}
     d78:	4b324ba1 	blmi	c93c04 <__Stack_Size+0xc93804>
     d7c:	4b324b32 	blmi	c93a4c <__Stack_Size+0xc9364c>
     d80:	4b324b32 	blmi	c93a50 <__Stack_Size+0xc93650>
     d84:	025e5932 	subseq	r5, lr, #819200	; 0xc8000
     d88:	01010006 	tsteq	r1, r6
     d8c:	000001a6 	andeq	r0, r0, r6, lsr #3
     d90:	00860002 	addeq	r0, r6, r2
     d94:	01020000 	tsteq	r2, r0
     d98:	000d0efb 	strdeq	r0, [sp], -fp
     d9c:	01010101 	tsteq	r1, r1, lsl #2
     da0:	01000000 	tsteq	r0, r0
     da4:	73010000 	movwvc	r0, #4096	; 0x1000
     da8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     dac:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     db0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     db4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     db8:	6d747300 	ldclvs	3, cr7, [r4]
     dbc:	31663233 	cmncc	r6, r3, lsr r2
     dc0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     dc4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     dc8:	0000636e 	andeq	r6, r0, lr, ror #6
     dcc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     dd0:	30316632 	eorscc	r6, r1, r2, lsr r6
     dd4:	766e5f78 	uqsub16vc	r5, lr, r8
     dd8:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
     ddc:	00000100 	andeq	r0, r0, r0, lsl #2
     de0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     de4:	30316632 	eorscc	r6, r1, r2, lsr r6
     de8:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     dec:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     df0:	00000200 	andeq	r0, r0, r0, lsl #4
     df4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     df8:	30316632 	eorscc	r6, r1, r2, lsr r6
     dfc:	616d5f78 	smcvs	54776
     e00:	00682e70 	rsbeq	r2, r8, r0, ror lr
     e04:	73000002 	movwvc	r0, #2	; 0x2
     e08:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     e0c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     e10:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
     e14:	00682e63 	rsbeq	r2, r8, r3, ror #28
     e18:	00000002 	andeq	r0, r0, r2
     e1c:	fc020500 	stc2	5, cr0, [r2], {0}
     e20:	03080046 	movweq	r0, #32838	; 0x8046
     e24:	3d150124 	ldfccs	f0, [r5, #-144]
     e28:	7a03352d 	bvc	ce2e4 <__Stack_Size+0xcdee4>
     e2c:	322f2f20 	eorcc	r2, pc, #128	; 0x80
     e30:	302c241c 	eorcc	r2, ip, ip, lsl r4
     e34:	0b03242c 	bleq	c9eec <__Stack_Size+0xc9aec>
     e38:	1e3e153c 	mrcne	5, 1, r1, cr14, cr12, {1}
     e3c:	21212f21 	teqcs	r1, r1, lsr #30
     e40:	2f213e23 	svccs	0x00213e23
     e44:	16032121 	strne	r2, [r3], -r1, lsr #2
     e48:	03671766 	cmneq	r7, #26738688	; 0x1980000
     e4c:	0a034a0d 	beq	d3688 <__Stack_Size+0xd3288>
     e50:	1c243f20 	stcne	15, cr3, [r4], #-128
     e54:	03200a03 	teqeq	r0, #12288	; 0x3000
     e58:	3d5c2076 	ldclcc	0, cr2, [ip, #-472]
     e5c:	1f312b3f 	svcne	0x00312b3f
     e60:	6a222b24 	bvs	88baf8 <__Stack_Size+0x88b6f8>
     e64:	3122301e 	teqcc	r2, lr, lsl r0
     e68:	0b039388 	bleq	e5c90 <__Stack_Size+0xe5890>
     e6c:	212f1458 	teqcs	pc, r8, asr r4
     e70:	d7032121 	strle	r2, [r3, -r1, lsr #2]
     e74:	67132000 	ldrvs	r2, [r3, -r0]
     e78:	19660b03 	stmdbne	r6!, {r0, r1, r8, r9, fp}^
     e7c:	9e09034c 	cdpls	3, 0, cr0, cr9, cr12, {2}
     e80:	164a0a03 	strbne	r0, [sl], -r3, lsl #20
     e84:	4a0a032f 	bmi	281b48 <__Stack_Size+0x281748>
     e88:	0b039116 	bleq	e52e8 <__Stack_Size+0xe4ee8>
     e8c:	034b133c 	movteq	r1, #45884	; 0xb33c
     e90:	4c194a0b 	ldcmi	10, cr4, [r9], {11}
     e94:	039e0903 	orrseq	r0, lr, #49152	; 0xc000
     e98:	2f134a0b 	svccs	0x00134a0b
     e9c:	174a1003 	strbne	r1, [sl, -r3]
     ea0:	3c0a0375 	stccc	3, cr0, [sl], {117}
     ea4:	0a033d13 	beq	d02f8 <__Stack_Size+0xcfef8>
     ea8:	033d1358 	teqeq	sp, #1610612737	; 0x60000001
     eac:	22175811 	andscs	r5, r7, #1114112	; 0x110000
     eb0:	11035a5c 	tstne	r3, ip, asr sl
     eb4:	225a193c 	subscs	r1, sl, #983040	; 0xf0000
     eb8:	18035a5c 	stmdane	r3, {r2, r3, r4, r6, r9, fp, ip, lr}
     ebc:	2009034a 	andcs	r0, r9, sl, asr #6
     ec0:	31694b78 	smccc	38072
     ec4:	2e79033f 	mrccs	3, 3, r0, cr9, cr15, {1}
     ec8:	207a0328 	rsbscs	r0, sl, r8, lsr #6
     ecc:	03597525 	cmpeq	r9, #155189248	; 0x9400000
     ed0:	23194a10 	tstcs	r9, #65536	; 0x10000
     ed4:	820b034c 	andhi	r0, fp, #805306369	; 0x30000001
     ed8:	033c0f03 	teqeq	ip, #12	; 0xc
     edc:	03830109 	orreq	r0, r3, #1073741826	; 0x40000002
     ee0:	09034a0e 	stmdbeq	r3, {r1, r2, r3, r9, fp, lr}
     ee4:	14039101 	strne	r9, [r3], #-257
     ee8:	010a033c 	tsteq	sl, ip, lsr r3
     eec:	820b035a 	andhi	r0, fp, #1744830465	; 0x68000001
     ef0:	193c1103 	ldmdbne	ip!, {r0, r1, r8, ip}
     ef4:	303e3e23 	eorscc	r3, lr, r3, lsr #28
     ef8:	28587803 	ldmdacs	r8, {r0, r1, fp, ip, sp, lr}^
     efc:	36207803 	strtcc	r7, [r0], -r3, lsl #16
     f00:	4140224b 	cmpmi	r0, fp, asr #4
     f04:	3c0f0331 	stccc	3, cr0, [pc], {49}
     f08:	30010903 	andcc	r0, r1, r3, lsl #18
     f0c:	23241c32 	teqcs	r4, #12800	; 0x3200
     f10:	3c7c8d03 	ldclcc	13, cr8, [ip], #-12
     f14:	6f032f2f 	svcvs	0x00032f2f
     f18:	241c242e 	ldrcs	r2, [ip], #-1070
     f1c:	3c6d032f 	stclcc	3, cr0, [sp], #-188
     f20:	72032f2f 	andvc	r2, r3, #188	; 0xbc
     f24:	032f2f2e 	teqeq	pc, #184	; 0xb8
     f28:	2f2f2e72 	svccs	0x002f2e72
     f2c:	2f2e7203 	svccs	0x002e7203
     f30:	0002022f 	andeq	r0, r2, pc, lsr #4
     f34:	00d20101 	sbcseq	r0, r2, r1, lsl #2
     f38:	00020000 	andeq	r0, r2, r0
     f3c:	00000071 	andeq	r0, r0, r1, ror r0
     f40:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     f44:	0101000d 	tsteq	r1, sp
     f48:	00000101 	andeq	r0, r0, r1, lsl #2
     f4c:	00000100 	andeq	r0, r0, r0, lsl #2
     f50:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     f54:	31663233 	cmncc	r6, r3, lsr r2
     f58:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     f5c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     f60:	73006372 	movwvc	r6, #882	; 0x372
     f64:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     f68:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f6c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     f70:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     f74:	74730000 	ldrbtvc	r0, [r3]
     f78:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f7c:	5f783031 	svcpl	0x00783031
     f80:	2e727770 	mrccs	7, 3, r7, cr2, cr0, {3}
     f84:	00010063 	andeq	r0, r1, r3, rrx
     f88:	6d747300 	ldclvs	3, cr7, [r4]
     f8c:	31663233 	cmncc	r6, r3, lsr r2
     f90:	745f7830 	ldrbvc	r7, [pc], #2096	; f98 <__Stack_Size+0xb98>
     f94:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     f98:	00020068 	andeq	r0, r2, r8, rrx
     f9c:	6d747300 	ldclvs	3, cr7, [r4]
     fa0:	31663233 	cmncc	r6, r3, lsr r2
     fa4:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     fa8:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     fac:	00000200 	andeq	r0, r0, r0, lsl #4
     fb0:	02050000 	andeq	r0, r5, #0	; 0x0
     fb4:	08004a80 	stmdaeq	r0, {r7, r9, fp, lr}
     fb8:	0100d103 	tsteq	r0, r3, lsl #2
     fbc:	0b032f16 	bleq	ccc1c <__Stack_Size+0xcc81c>
     fc0:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
     fc4:	31184a14 	tstcc	r8, r4, lsl sl
     fc8:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
     fcc:	2f164a0b 	svccs	0x00164a0b
     fd0:	4a00d803 	bmi	36fe4 <__Stack_Size+0x36be4>
     fd4:	660b0318 	undefined
     fd8:	164a0d03 	strbne	r0, [sl], -r3, lsl #26
     fdc:	3c430359 	mcrrcc	3, 5, r0, r3, cr9
     fe0:	1e221e14 	mcrne	14, 1, r1, cr2, cr4, {0}
     fe4:	934d3f22 	movtls	r3, #57122	; 0xdf22
     fe8:	4a49032f 	bmi	1241cac <__Stack_Size+0x12418ac>
     fec:	2078031a 	rsbscs	r0, r8, sl, lsl r3
     ff0:	20780328 	rsbscs	r0, r8, r8, lsr #6
     ff4:	31200b03 	teqcc	r0, r3, lsl #22
     ff8:	1d692323 	stclne	3, cr2, [r9, #-140]!
     ffc:	3041233f 	subcc	r2, r1, pc, lsr r3
    1000:	4a7ef503 	bmi	1fbe414 <__Stack_Size+0x1fbe014>
    1004:	024b6721 	subeq	r6, fp, #8650752	; 0x840000
    1008:	01010001 	tsteq	r1, r1
    100c:	000001b4 	strheq	r0, [r0], -r4
    1010:	00840002 	addeq	r0, r4, r2
    1014:	01020000 	tsteq	r2, r0
    1018:	000d0efb 	strdeq	r0, [sp], -fp
    101c:	01010101 	tsteq	r1, r1, lsl #2
    1020:	01000000 	tsteq	r0, r0
    1024:	73010000 	movwvc	r0, #4096	; 0x1000
    1028:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    102c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1030:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1034:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1038:	6d747300 	ldclvs	3, cr7, [r4]
    103c:	31663233 	cmncc	r6, r3, lsr r2
    1040:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1044:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
    1048:	0000636e 	andeq	r6, r0, lr, ror #6
    104c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1050:	30316632 	eorscc	r6, r1, r2, lsr r6
    1054:	63725f78 	cmnvs	r2, #480	; 0x1e0
    1058:	00632e63 	rsbeq	r2, r3, r3, ror #28
    105c:	73000001 	movwvc	r0, #1	; 0x1
    1060:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1064:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1068:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    106c:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1070:	73000002 	movwvc	r0, #2	; 0x2
    1074:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1078:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    107c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1080:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1084:	74730000 	ldrbtvc	r0, [r3]
    1088:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    108c:	5f783031 	svcpl	0x00783031
    1090:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1094:	00020068 	andeq	r0, r2, r8, rrx
    1098:	05000000 	streq	r0, [r0]
    109c:	004b6002 	subeq	r6, fp, r2
    10a0:	00fc0308 	rscseq	r0, ip, r8, lsl #6
    10a4:	5b5b1401 	blpl	16c60b0 <__Stack_Size+0x16c5cb0>
    10a8:	2f4d4d69 	svccs	0x004d4d69
    10ac:	18661103 	stmdane	r6!, {r0, r1, r8, ip}^
    10b0:	2e7a0326 	cdpcs	3, 7, cr0, cr10, cr6, {1}
    10b4:	415c4d4d 	cmpmi	ip, sp, asr #26
    10b8:	3c0c0350 	stccc	3, cr0, [ip], {80}
    10bc:	06a30321 	strteq	r0, [r3], r1, lsr #6
    10c0:	79dd0320 	ldmibvc	sp, {r5, r8, r9}^
    10c4:	06a30320 	strteq	r0, [r3], r0, lsr #6
    10c8:	79e50320 	stmibvc	r5!, {r5, r8, r9}^
    10cc:	212d2f20 	teqcs	sp, r0, lsr #30
    10d0:	58069a03 	stmdapl	r6, {r0, r1, r9, fp, ip, pc}
    10d4:	5879f303 	ldmdapl	r9!, {r0, r1, r8, r9, ip, sp, lr, pc}^
    10d8:	184a0c03 	stmdane	sl, {r0, r1, sl, fp}^
    10dc:	21313131 	teqcs	r1, r1, lsr r1
    10e0:	163c0d03 	ldrtne	r0, [ip], -r3, lsl #26
    10e4:	4a14032f 	bmi	501da8 <__Stack_Size+0x5019a8>
    10e8:	214d3419 	cmpcs	sp, r9, lsl r4
    10ec:	163c0c03 	ldrtne	r0, [ip], -r3, lsl #24
    10f0:	4a0e032f 	bmi	381db4 <__Stack_Size+0x3819b4>
    10f4:	23313118 	teqcs	r1, #6	; 0x6
    10f8:	4a0e0321 	bmi	381d84 <__Stack_Size+0x381984>
    10fc:	15034b13 	strne	r4, [r3, #-2835]
    1100:	3131184a 	teqcc	r1, sl, asr #16
    1104:	11032123 	tstne	r3, r3, lsr #2
    1108:	3131184a 	teqcc	r1, sl, asr #16
    110c:	11032123 	tstne	r3, r3, lsr #2
    1110:	3131184a 	teqcc	r1, sl, asr #16
    1114:	13032131 	movwne	r2, #12593	; 0x3131
    1118:	5d23173c 	stcpl	7, cr1, [r3, #-240]!
    111c:	3c10035a 	ldccc	3, cr0, [r0], {90}
    1120:	10032f16 	andne	r2, r3, r6, lsl pc
    1124:	3131184a 	teqcc	r1, sl, asr #16
    1128:	0f032123 	svceq	0x00032123
    112c:	0334184a 	teqeq	r4, #4849664	; 0x4a0000
    1130:	2723207a 	undefined
    1134:	3c09032a 	stccc	3, cr0, [r9], {42}
    1138:	4a0c0334 	bmi	301e10 <__Stack_Size+0x301a10>
    113c:	11032f16 	tstne	r3, r6, lsl pc
    1140:	034b174a 	movteq	r1, #46922	; 0xb74a
    1144:	2f164a0d 	svccs	0x00164a0d
    1148:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
    114c:	0322241c 	teqeq	r2, #469762048	; 0x1c000000
    1150:	4c21660c 	stcmi	6, cr6, [r1], #-48
    1154:	273a3022 	ldrcs	r3, [sl, -r2, lsr #32]!
    1158:	267a7869 	ldrbtcs	r7, [sl], -r9, ror #16
    115c:	34207a03 	strtcc	r7, [r0], #-2563
    1160:	77331b25 	ldrvc	r1, [r3, -r5, lsr #22]!
    1164:	36416941 	strbcc	r6, [r1], -r1, asr #18
    1168:	3f207803 	svccc	0x00207803
    116c:	15036741 	strne	r6, [r3, #-1857]
    1170:	5c221790 	stcpl	7, cr1, [r2], #-576
    1174:	3c14035a 	ldccc	3, cr0, [r4], {90}
    1178:	5a5c2217 	bpl	17099dc <__Stack_Size+0x17095dc>
    117c:	173c1503 	ldrne	r1, [ip, -r3, lsl #10]!
    1180:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    1184:	22173c13 	andscs	r3, r7, #4864	; 0x1300
    1188:	14035a5c 	strne	r5, [r3], #-2652
    118c:	5c22173c 	stcpl	7, cr1, [r2], #-240
    1190:	3c0b035a 	stccc	3, cr0, [fp], {90}
    1194:	0b032f16 	bleq	ccdf4 <__Stack_Size+0xcc9f4>
    1198:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
    119c:	2f174a10 	svccs	0x00174a10
    11a0:	034a1603 	movteq	r1, #42499	; 0xa603
    11a4:	30220109 	eorcc	r0, r2, r9, lsl #2
    11a8:	03943092 	orrseq	r3, r4, #146	; 0x92
    11ac:	0d038211 	sfmeq	f0, 1, [r3, #-68]
    11b0:	0359143c 	cmpeq	r9, #1006632960	; 0x3c000000
    11b4:	03193c11 	tsteq	r9, #4352	; 0x1100
    11b8:	1103660b 	tstne	r3, fp, lsl #12
    11bc:	022f184a 	eoreq	r1, pc, #4849664	; 0x4a0000
    11c0:	01010004 	tsteq	r1, r4
    11c4:	000000b9 	strheq	r0, [r0], -r9
    11c8:	00750002 	rsbseq	r0, r5, r2
    11cc:	01020000 	tsteq	r2, r0
    11d0:	000d0efb 	strdeq	r0, [sp], -fp
    11d4:	01010101 	tsteq	r1, r1, lsl #2
    11d8:	01000000 	tsteq	r0, r0
    11dc:	73010000 	movwvc	r0, #4096	; 0x1000
    11e0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    11e4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    11e8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    11ec:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    11f0:	6d747300 	ldclvs	3, cr7, [r4]
    11f4:	31663233 	cmncc	r6, r3, lsr r2
    11f8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    11fc:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
    1200:	0000636e 	andeq	r6, r0, lr, ror #6
    1204:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1208:	30316632 	eorscc	r6, r1, r2, lsr r6
    120c:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1210:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
    1214:	00632e6b 	rsbeq	r2, r3, fp, ror #28
    1218:	73000001 	movwvc	r0, #1	; 0x1
    121c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1220:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1224:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1228:	00682e65 	rsbeq	r2, r8, r5, ror #28
    122c:	73000002 	movwvc	r0, #2	; 0x2
    1230:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1234:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1238:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    123c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1240:	00000000 	andeq	r0, r0, r0
    1244:	4f040205 	svcmi	0x00040205
    1248:	2b030800 	blcs	c3250 <__Stack_Size+0xc2e50>
    124c:	4e301601 	cfmsuba32mi	mvax0, mvax1, mvfx0, mvfx1
    1250:	3c0b035a 	stccc	3, cr0, [fp], {90}
    1254:	0e032f16 	mcreq	15, 0, r2, cr3, cr6, {0}
    1258:	4c30164a 	ldcmi	6, cr1, [r0], #-296
    125c:	033e6a3e 	teqeq	lr, #253952	; 0x3e000
    1260:	22164a0b 	andscs	r4, r6, #45056	; 0xb000
    1264:	0a035a5c 	beq	d7bdc <__Stack_Size+0xd77dc>
    1268:	032f133c 	teqeq	pc, #-268435456	; 0xf0000000
    126c:	0a034a0e 	beq	d3aac <__Stack_Size+0xd36ac>
    1270:	2e760301 	cdpcs	3, 7, cr0, cr6, cr1, {0}
    1274:	22200a03 	eorcs	r0, r0, #12288	; 0x3000
    1278:	580c0378 	stmdapl	ip, {r3, r4, r5, r6, r8, r9}
    127c:	01000402 	tsteq	r0, r2, lsl #8
    1280:	0005eb01 	andeq	lr, r5, r1, lsl #22
    1284:	84000200 	strhi	r0, [r0], #-512
    1288:	02000000 	andeq	r0, r0, #0	; 0x0
    128c:	0d0efb01 	vstreq	d15, [lr, #-4]
    1290:	01010100 	tsteq	r1, r0, lsl #2
    1294:	00000001 	andeq	r0, r0, r1
    1298:	01000001 	tsteq	r0, r1
    129c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    12a0:	30316632 	eorscc	r6, r1, r2, lsr r6
    12a4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    12a8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    12ac:	74730063 	ldrbtvc	r0, [r3], #-99
    12b0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    12b4:	5f783031 	svcpl	0x00783031
    12b8:	2f62696c 	svccs	0x0062696c
    12bc:	00636e69 	rsbeq	r6, r3, r9, ror #28
    12c0:	6d747300 	ldclvs	3, cr7, [r4]
    12c4:	31663233 	cmncc	r6, r3, lsr r2
    12c8:	745f7830 	ldrbvc	r7, [pc], #2096	; 12d0 <__Stack_Size+0xed0>
    12cc:	632e6d69 	teqvs	lr, #6720	; 0x1a40
    12d0:	00000100 	andeq	r0, r0, r0, lsl #2
    12d4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    12d8:	30316632 	eorscc	r6, r1, r2, lsr r6
    12dc:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    12e0:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    12e4:	00000200 	andeq	r0, r0, r0, lsl #4
    12e8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    12ec:	30316632 	eorscc	r6, r1, r2, lsr r6
    12f0:	616d5f78 	smcvs	54776
    12f4:	00682e70 	rsbeq	r2, r8, r0, ror lr
    12f8:	73000002 	movwvc	r0, #2	; 0x2
    12fc:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1300:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1304:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!
    1308:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    130c:	00000000 	andeq	r0, r0, r0
    1310:	4fa80205 	svcmi	0x00a80205
    1314:	c6030800 	strgt	r0, [r3], -r0, lsl #16
    1318:	03190101 	tsteq	r9, #1073741824	; 0x40000000
    131c:	3d272079 	stccc	0, cr2, [r7, #-484]!
    1320:	28587803 	ldmdacs	r8, {r0, r1, fp, ip, sp, lr}^
    1324:	7803283f 	stmdavc	r3, {r0, r1, r2, r3, r4, r5, fp, sp}
    1328:	72032320 	andvc	r2, r3, #-2147483648	; 0x80000000
    132c:	200e0320 	andcs	r0, lr, r0, lsr #6
    1330:	3ea13e23 	cdpcc	14, 10, cr3, cr1, cr3, {1}
    1334:	03660f03 	cmneq	r6, #12	; 0xc
    1338:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    133c:	200a0320 	andcs	r0, sl, r0, lsr #6
    1340:	7003235b 	andvc	r2, r3, fp, asr r3
    1344:	20100320 	andscs	r0, r0, r0, lsr #6
    1348:	200c0323 	andcs	r0, ip, r3, lsr #6
    134c:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    1350:	312b200c 	teqcc	fp, ip
    1354:	261d231d 	undefined
    1358:	2e740331 	mrccs	3, 3, r0, cr4, cr1, {1}
    135c:	222e0c03 	eorcs	r0, lr, #768	; 0x300
    1360:	03665903 	cmneq	r6, #49152	; 0xc000
    1364:	59032027 	stmdbpl	r3, {r0, r1, r2, r5, sp}
    1368:	2027034a 	eorcs	r0, r7, sl, asr #6
    136c:	3f2b4d28 	svccc	0x002b4d28
    1370:	2a324d23 	bcs	c94804 <__Stack_Size+0xc94404>
    1374:	31314735 	teqcc	r1, r5, lsr r7
    1378:	4d2e5403 	cfstrsmi	mvf5, [lr, #-12]!
    137c:	23202c03 	teqcs	r0, #768	; 0x300
    1380:	0f032123 	svceq	0x00032123
    1384:	010a0374 	tsteq	sl, r4, ror r3
    1388:	03207603 	teqeq	r0, #3145728	; 0x300000
    138c:	235b200a 	cmpcs	fp, #10	; 0xa
    1390:	03200c03 	teqeq	r0, #768	; 0x300
    1394:	03232e74 	teqeq	r3, #1856	; 0x740
    1398:	77032009 	strvc	r2, [r3, -r9]
    139c:	200c0320 	andcs	r0, ip, r0, lsr #6
    13a0:	1d31231d 	ldcne	3, cr2, [r1, #-116]!
    13a4:	74033f23 	strvc	r3, [r3], #-3875
    13a8:	200c0320 	andcs	r0, ip, r0, lsr #6
    13ac:	66590322 	ldrbvs	r0, [r9], -r2, lsr #6
    13b0:	03202703 	teqeq	r0, #786432	; 0xc0000
    13b4:	27034a59 	smlsdcs	r3, r9, sl, r4
    13b8:	2b4d282e 	blcs	134b478 <__Stack_Size+0x134b078>
    13bc:	5f4d313f 	svcpl	0x004d313f
    13c0:	2b314d2b 	blcs	c54874 <__Stack_Size+0xc54474>
    13c4:	3c540323 	mrrccc	3, 2, r0, r4, cr3
    13c8:	3c2d034d 	stccc	3, cr0, [sp], #-308
    13cc:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    13d0:	0a03740f 	beq	de414 <__Stack_Size+0xde014>
    13d4:	20760301 	rsbscs	r0, r6, r1, lsl #6
    13d8:	5b200a03 	blpl	803bec <__Stack_Size+0x8037ec>
    13dc:	200c0323 	andcs	r0, ip, r3, lsr #6
    13e0:	232e7403 	teqcs	lr, #50331648	; 0x3000000
    13e4:	03200903 	teqeq	r0, #49152	; 0xc000
    13e8:	0c032077 	stceq	0, cr2, [r3], {119}
    13ec:	31231d20 	teqcc	r3, r0, lsr #26
    13f0:	033f231d 	teqeq	pc, #1946157056	; 0x74000000
    13f4:	0c032074 	stceq	0, cr2, [r3], {116}
    13f8:	59032220 	stmdbpl	r3, {r5, r9, sp}
    13fc:	20270366 	eorcs	r0, r7, r6, ror #6
    1400:	034a5903 	movteq	r5, #43267	; 0xa903
    1404:	4d282e27 	stcmi	14, cr2, [r8, #-156]!
    1408:	4d313f2b 	ldcmi	15, cr3, [r1, #-172]!
    140c:	314d2b5f 	cmpcc	sp, pc, asr fp
    1410:	5403232b 	strpl	r2, [r3], #-811
    1414:	2d034d3c 	stccs	13, cr4, [r3, #-240]
    1418:	21232320 	teqcs	r3, r0, lsr #6
    141c:	03740f03 	cmneq	r4, #12	; 0xc
    1420:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1424:	200a0320 	andcs	r0, sl, r0, lsr #6
    1428:	2073035b 	rsbscs	r0, r3, fp, asr r3
    142c:	31200d03 	teqcc	r0, r3, lsl #26
    1430:	03201203 	teqeq	r0, #805306368	; 0x30000000
    1434:	2631206e 	ldrtcs	r2, [r1], -lr, rrx
    1438:	03207a03 	teqeq	r0, #12288	; 0x3000
    143c:	7a032012 	bvc	c948c <__Stack_Size+0xc908c>
    1440:	1b302620 	blne	c0acc8 <__Stack_Size+0xc0a8c8>
    1444:	90590325 	subsls	r0, r9, r5, lsr #6
    1448:	252e2703 	strcs	r2, [lr, #-1795]!
    144c:	03231d31 	teqeq	r3, #3136	; 0xc40
    1450:	3f4d4a67 	svccc	0x004d4a67
    1454:	31201703 	teqcc	r0, r3, lsl #14
    1458:	4d206603 	stcmi	6, cr6, [r0, #-12]!
    145c:	03231d31 	teqeq	r3, #3136	; 0xc40
    1460:	03213c17 	teqeq	r1, #5888	; 0x1700
    1464:	0903740f 	stmdbeq	r3, {r0, r1, r2, r3, sl, ip, sp, lr}
    1468:	20770301 	rsbscs	r0, r7, r1, lsl #6
    146c:	2e090320 	cdpcs	3, 0, cr0, cr9, cr0, {1}
    1470:	2013a003 	andscs	sl, r3, r3
    1474:	206ce303 	rsbcs	lr, ip, r3, lsl #6
    1478:	20139d03 	andscs	r9, r3, r3, lsl #26
    147c:	4a6ce303 	bmi	1b3a090 <__Stack_Size+0x1b39c90>
    1480:	3c139d03 	ldccc	13, cr9, [r3], {3}
    1484:	4d242122 	stfmis	f2, [r4, #-136]!
    1488:	231d312b 	tstcs	sp, #-1073741814	; 0xc000000a
    148c:	23322a21 	teqcs	r2, #135168	; 0x21000
    1490:	7cef0321 	stclvc	3, cr0, [pc], #132
    1494:	6fea0320 	svcvs	0x00ea0320
    1498:	10960320 	addsne	r0, r6, r0, lsr #6
    149c:	e9035b20 	stmdb	r3, {r5, r8, r9, fp, ip, lr}
    14a0:	c4034a6f 	strgt	r4, [r3], #-2671
    14a4:	bf032e13 	svclt	0x00032e13
    14a8:	c103206c 	tstgt	r3, ip, rrx
    14ac:	bf032e13 	svclt	0x00032e13
    14b0:	c1034a6c 	tstgt	r3, ip, ror #20
    14b4:	21222e13 	teqcs	r2, r3, lsl lr
    14b8:	7a034224 	bvc	d1d50 <__Stack_Size+0xd1950>
    14bc:	331b262e 	tstcc	fp, #48234496	; 0x2e00000
    14c0:	322a251b 	eorcc	r2, sl, #113246208	; 0x6c00000
    14c4:	2131241c 	teqcs	r1, ip, lsl r4
    14c8:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    14cc:	206fd803 	rsbcs	sp, pc, r3, lsl #16
    14d0:	2010a803 	andscs	sl, r0, r3, lsl #16
    14d4:	6fd7035b 	svcvs	0x00d7035b
    14d8:	13ea0374 	mvnne	r0, #-805306367	; 0xd0000001
    14dc:	25216866 	strcs	r6, [r1, #-2150]!
    14e0:	1c242a32 	stcne	10, cr2, [r4], #-200
    14e4:	2a321c24 	bcs	c8857c <__Stack_Size+0xc8817c>
    14e8:	31241c24 	teqcc	r4, r4, lsr #24
    14ec:	7cc80321 	stclvc	3, cr0, [r8], {33}
    14f0:	6fc60320 	svcvs	0x00c60320
    14f4:	10ba0320 	adcsne	r0, sl, r0, lsr #6
    14f8:	d4035b20 	strle	r5, [r3], #-2848
    14fc:	21684a03 	cmncs	r8, r3, lsl #20
    1500:	242a4025 	strtcs	r4, [sl], #-37
    1504:	241c321c 	ldrcs	r3, [ip], #-540
    1508:	241c322a 	ldrcs	r3, [ip], #-554
    150c:	b5032131 	strlt	r2, [r3, #-305]
    1510:	b403207c 	strlt	r2, [r3], #-124
    1514:	cc03206f 	stcgt	0, cr2, [r3], {111}
    1518:	035b2010 	cmpeq	fp, #16	; 0x10
    151c:	03666fb3 	cmneq	r6, #716	; 0x2cc
    1520:	1b032010 	blne	c9568 <__Stack_Size+0xc9168>
    1524:	2e6d032e 	cdpcs	3, 6, cr0, cr13, cr14, {1}
    1528:	03200a03 	teqeq	r0, #12288	; 0x3000
    152c:	0a032076 	beq	c970c <__Stack_Size+0xc930c>
    1530:	6609034a 	strvs	r0, [r9], -sl, asr #6
    1534:	2e12cd03 	cdpcs	13, 1, cr12, cr2, cr3, {0}
    1538:	69242168 	stmdbvs	r4!, {r3, r5, r6, r8, sp}
    153c:	231d232b 	tstcs	sp, #-1409286144	; 0xac000000
    1540:	03213f21 	teqeq	r1, #132	; 0x84
    1544:	03207cef 	teqeq	r0, #61184	; 0xef00
    1548:	032070bc 	teqeq	r0, #188	; 0xbc
    154c:	5b2e0fc4 	blpl	b85464 <__Stack_Size+0xb85064>
    1550:	4a03ad03 	bmi	ec964 <__Stack_Size+0xec564>
    1554:	42242168 	eormi	r2, r4, #26	; 0x1a
    1558:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    155c:	251b331b 	ldrcs	r3, [fp, #-795]
    1560:	2131322a 	teqcs	r1, sl, lsr #4
    1564:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    1568:	03910369 	orrseq	r0, r1, #-1543503871	; 0xa4000001
    156c:	24216866 	strtcs	r6, [r1], #-2150
    1570:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    1574:	1b331b26 	blne	cc8214 <__Stack_Size+0xcc7e14>
    1578:	1c322a25 	ldcne	10, cr2, [r2], #-148
    157c:	03213124 	teqeq	r1, #9	; 0x9
    1580:	03207cdb 	teqeq	r0, #56064	; 0xdb00
    1584:	032070af 	teqeq	r0, #175	; 0xaf
    1588:	5b2e0fd1 	blpl	b854d4 <__Stack_Size+0xb850d4>
    158c:	6602e303 	strvs	lr, [r2], -r3, lsl #6
    1590:	40242168 	eormi	r2, r4, r8, ror #2
    1594:	321c242a 	andscc	r2, ip, #704643072	; 0x2a000000
    1598:	242a241c 	strtcs	r2, [sl], #-1052
    159c:	ef032123 	svc	0x00032123
    15a0:	0369207c 	cmneq	r9, #124	; 0x7c
    15a4:	034a70d0 	movteq	r7, #41168	; 0xa0d0
    15a8:	0d032e0e 	stceq	14, cr2, [r3, #-56]
    15ac:	0b03f701 	bleq	ff1b8 <__Stack_Size+0xfedb8>
    15b0:	3d3d142e 	cfldrscc	mvf1, [sp, #-184]!
    15b4:	032f2121 	teqeq	pc, #1073741832	; 0x40000008
    15b8:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    15bc:	21212121 	teqcs	r1, r1, lsr #2
    15c0:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    15c4:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    15c8:	213d3d21 	teqcs	sp, r1, lsr #26
    15cc:	14200b03 	strtne	r0, [r0], #-2819
    15d0:	2121213d 	teqcs	r1, sp, lsr r1
    15d4:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    15d8:	2317200c 	tstcs	r7, #12	; 0xc
    15dc:	0c03685d 	stceq	8, cr6, [r3], {93}
    15e0:	6b23172e 	blvs	8c72a0 <__Stack_Size+0x8c6ea0>
    15e4:	20170368 	andscs	r0, r7, r8, ror #6
    15e8:	5a5d2319 	bpl	174a254 <__Stack_Size+0x1749e54>
    15ec:	19201203 	stmdbne	r0!, {r0, r1, r9, ip}
    15f0:	20170321 	andscs	r0, r7, r1, lsr #6
    15f4:	15033d19 	strne	r3, [r3, #-3353]
    15f8:	5d231920 	stcpl	9, cr1, [r3, #-128]!
    15fc:	200b035a 	andcs	r0, fp, sl, asr r3
    1600:	10036717 	andne	r6, r3, r7, lsl r7
    1604:	0292032e 	addseq	r0, r2, #-1207959552	; 0xb8000000
    1608:	234d2301 	movtcs	r2, #54017	; 0xd301
    160c:	207dee03 	rsbscs	lr, sp, r3, lsl #28
    1610:	2e160359 	mrccs	3, 0, r0, cr6, cr9, {2}
    1614:	78032820 	stmdavc	r3, {r5, fp, sp}
    1618:	ea033620 	b	ceea0 <__Stack_Size+0xceaa0>
    161c:	2168200f 	cmncs	r8, pc
    1620:	7a033424 	bvc	ce6b8 <__Stack_Size+0xce2b8>
    1624:	7a03262e 	bvc	caee4 <__Stack_Size+0xcaae4>
    1628:	331b2620 	tstcc	fp, #33554432	; 0x2000000
    162c:	242a322a 	strtcs	r3, [sl], #-554
    1630:	682e4503 	stmdavs	lr!, {r0, r1, r8, sl, lr}
    1634:	2a402421 	bcs	100a6c0 <__Stack_Size+0x100a2c0>
    1638:	1c321c24 	ldcne	12, cr1, [r2], #-144
    163c:	23242a32 	teqcs	r4, #204800	; 0x32000
    1640:	729f0321 	addsvc	r0, pc, #-2080374784	; 0x84000000
    1644:	314d2320 	cmpcc	sp, r0, lsr #6
    1648:	207e9a03 	rsbscs	r9, lr, r3, lsl #20
    164c:	2e180359 	mrccs	3, 0, r0, cr8, cr9, {2}
    1650:	0100df03 	tsteq	r0, r3, lsl #30
    1654:	a5038534 	strge	r8, [r3, #-1332]
    1658:	4e25207f 	mcrmi	0, 1, r2, cr5, cr15, {3}
    165c:	18032131 	stmdane	r3, {r0, r4, r5, r8, sp}
    1660:	012d0320 	teqeq	sp, r0, lsr #6
    1664:	55038534 	strpl	r8, [r3, #-1332]
    1668:	18035920 	stmdane	r3, {r5, r8, fp, ip, lr}
    166c:	0109032e 	tsteq	r9, lr, lsr #6
    1670:	03218534 	teqeq	r1, #218103808	; 0xd000000
    1674:	23182011 	tstcs	r8, #17	; 0x11
    1678:	2e120321 	cdpcs	3, 1, cr0, cr2, cr1, {1}
    167c:	234d2319 	movtcs	r2, #54041	; 0xd319
    1680:	20150321 	andscs	r0, r5, r1, lsr #6
    1684:	234d231a 	movtcs	r2, #54042	; 0xd31a
    1688:	201c0321 	andscs	r0, ip, r1, lsr #6
    168c:	03010c03 	movweq	r0, #7171	; 0x1c03
    1690:	0f032e74 	svceq	0x00032e74
    1694:	33272320 	teqcc	r7, #-2147483648	; 0x80000000
    1698:	77033329 	strvc	r3, [r3, -r9, lsr #6]
    169c:	03253220 	teqeq	r5, #2	; 0x2
    16a0:	25322077 	ldrcs	r2, [r2, #-119]!
    16a4:	33207703 	teqcc	r0, #786432	; 0xc0000
    16a8:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    16ac:	23233232 	teqcs	r3, #536870915	; 0x20000003
    16b0:	11032123 	tstne	r3, r3, lsr #2
    16b4:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    16b8:	11032123 	tstne	r3, r3, lsr #2
    16bc:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    16c0:	1103213f 	tstne	r3, pc, lsr r1
    16c4:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    16c8:	11032123 	tstne	r3, r3, lsr #2
    16cc:	4d231820 	stcmi	8, cr1, [r3, #-128]!
    16d0:	0d03213f 	stfeqs	f2, [r3, #-252]
    16d4:	5d231720 	stcpl	7, cr1, [r3, #-128]!
    16d8:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
    16dc:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    16e0:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    16e4:	03685d23 	cmneq	r8, #2240	; 0x8c0
    16e8:	23172e0d 	tstcs	r7, #208	; 0xd0
    16ec:	1003685d 	andne	r6, r3, sp, asr r8
    16f0:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    16f4:	10032123 	andne	r2, r3, r3, lsr #2
    16f8:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    16fc:	1003213f 	andne	r2, r3, pc, lsr r1
    1700:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1704:	10032123 	andne	r2, r3, r3, lsr #2
    1708:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    170c:	0f03213f 	svceq	0x0003213f
    1710:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    1714:	0f032123 	svceq	0x00032123
    1718:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    171c:	0f03213f 	svceq	0x0003213f
    1720:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    1724:	0f032123 	svceq	0x00032123
    1728:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    172c:	0f03213f 	svceq	0x0003213f
    1730:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1734:	0f032123 	svceq	0x00032123
    1738:	31231920 	teqcc	r3, r0, lsr #18
    173c:	0f03213f 	svceq	0x0003213f
    1740:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1744:	0f032123 	svceq	0x00032123
    1748:	31231920 	teqcc	r3, r0, lsr #18
    174c:	0f03213f 	svceq	0x0003213f
    1750:	4b231920 	blmi	8c7bd8 <__Stack_Size+0x8c77d8>
    1754:	0e032123 	adfeqsp	f2, f3, f3
    1758:	4b231920 	blmi	8c7be0 <__Stack_Size+0x8c77e0>
    175c:	0f032123 	svceq	0x00032123
    1760:	4b231920 	blmi	8c7be8 <__Stack_Size+0x8c77e8>
    1764:	0e03213f 	mcreq	1, 0, r2, cr3, cr15, {1}
    1768:	4b231920 	blmi	8c7bf0 <__Stack_Size+0x8c77f0>
    176c:	0f03213f 	svceq	0x0003213f
    1770:	4b231920 	blmi	8c7bf8 <__Stack_Size+0x8c77f8>
    1774:	0e03213f 	mcreq	1, 0, r2, cr3, cr15, {1}
    1778:	4b231920 	blmi	8c7c00 <__Stack_Size+0x8c7800>
    177c:	0f03213f 	svceq	0x0003213f
    1780:	4b231920 	blmi	8c7c08 <__Stack_Size+0x8c7808>
    1784:	1303213f 	movwne	r2, #12607	; 0x313f
    1788:	1d311920 	ldcne	9, cr1, [r1, #-128]!
    178c:	11034b85 	smlabbne	r3, r5, fp, r4
    1790:	1d311920 	ldcne	9, cr1, [r1, #-128]!
    1794:	1d034b85 	vstrne	d4, [r3, #-532]
    1798:	79031920 	stmdbvc	r3, {r5, r8, fp, ip}
    179c:	7903272e 	stmdbvc	r3, {r1, r2, r3, r5, r8, r9, sl, sp}
    17a0:	033e2720 	teqeq	lr, #8388608	; 0x800000
    17a4:	22278277 	eorcs	r8, r7, #1879048199	; 0x70000007
    17a8:	af5e9323 	svcge	0x005e9323
    17ac:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
    17b0:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    17b4:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    17b8:	03685d23 	cmneq	r8, #2240	; 0x8c0
    17bc:	23172e0c 	tstcs	r7, #192	; 0xc0
    17c0:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    17c4:	4b69182e 	blmi	1a47884 <__Stack_Size+0x1a47484>
    17c8:	192e1703 	stmdbne	lr!, {r0, r1, r8, r9, sl, ip}
    17cc:	11034b69 	tstne	r3, r9, ror #22
    17d0:	4b69182e 	blmi	1a47890 <__Stack_Size+0x1a47490>
    17d4:	182e1003 	stmdane	lr!, {r0, r1, ip}
    17d8:	0b034b69 	bleq	d4584 <__Stack_Size+0xd4184>
    17dc:	0321172e 	teqeq	r1, #12058624	; 0xb80000
    17e0:	2117200b 	tstcs	r7, fp
    17e4:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    17e8:	200c0321 	andcs	r0, ip, r1, lsr #6
    17ec:	0c032117 	stfeqs	f2, [r3], {23}
    17f0:	03211720 	teqeq	r1, #8388608	; 0x800000
    17f4:	2f17200c 	svccs	0x0017200c
    17f8:	182e1203 	stmdane	lr!, {r0, r1, r9, ip}
    17fc:	12034b69 	andne	r4, r3, #107520	; 0x1a400
    1800:	6769182e 	strbvs	r1, [r9, -lr, lsr #16]!
    1804:	182e1203 	stmdane	lr!, {r0, r1, r9, ip}
    1808:	12034b69 	andne	r4, r3, #107520	; 0x1a400
    180c:	6769182e 	strbvs	r1, [r9, -lr, lsr #16]!
    1810:	182e1003 	stmdane	lr!, {r0, r1, ip}
    1814:	0a034b3f 	beq	d4518 <__Stack_Size+0xd4118>
    1818:	032f1720 	teqeq	pc, #8388608	; 0x800000
    181c:	2f172e0b 	svccs	0x00172e0b
    1820:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    1824:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
    1828:	0a033d17 	beq	d0c8c <__Stack_Size+0xd088c>
    182c:	032f1720 	teqeq	pc, #8388608	; 0x800000
    1830:	2f172e0a 	svccs	0x00172e0a
    1834:	1a2e1803 	bne	b87848 <__Stack_Size+0xb87448>
    1838:	03580903 	cmpeq	r8, #49152	; 0xc000
    183c:	4b182018 	blmi	6098a4 <__Stack_Size+0x6094a4>
    1840:	032e1503 	teqeq	lr, #12582912	; 0xc00000
    1844:	22220109 	eorcs	r0, r2, #1073741826	; 0x40000002
    1848:	03900903 	orrseq	r0, r0, #49152	; 0xc000
    184c:	4b182015 	blmi	6098a8 <__Stack_Size+0x6094a8>
    1850:	2e69b203 	cdpcs	2, 6, cr11, cr9, cr3, {0}
    1854:	1c241c24 	stcne	12, cr1, [r4], #-144
    1858:	59d90824 	ldmibpl	r9, {r2, r5, fp}^
    185c:	4b324b40 	blmi	c94564 <__Stack_Size+0xc94164>
    1860:	4b324b32 	blmi	c94530 <__Stack_Size+0xc94130>
    1864:	4b324b32 	blmi	c94534 <__Stack_Size+0xc94134>
    1868:	025e595c 	subseq	r5, lr, #1507328	; 0x170000
    186c:	01010009 	tsteq	r1, r9
    1870:	000001fa 	strdeq	r0, [r0], -sl
    1874:	009b0002 	addseq	r0, fp, r2
    1878:	01020000 	tsteq	r2, r0
    187c:	000d0efb 	strdeq	r0, [sp], -fp
    1880:	01010101 	tsteq	r1, r1, lsl #2
    1884:	01000000 	tsteq	r0, r0
    1888:	73010000 	movwvc	r0, #4096	; 0x1000
    188c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1890:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1894:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1898:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    189c:	6d747300 	ldclvs	3, cr7, [r4]
    18a0:	31663233 	cmncc	r6, r3, lsr r2
    18a4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    18a8:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
    18ac:	0000636e 	andeq	r6, r0, lr, ror #6
    18b0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    18b4:	30316632 	eorscc	r6, r1, r2, lsr r6
    18b8:	73755f78 	cmnvc	r5, #480	; 0x1e0
    18bc:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    18c0:	00010063 	andeq	r0, r1, r3, rrx
    18c4:	6d747300 	ldclvs	3, cr7, [r4]
    18c8:	31663233 	cmncc	r6, r3, lsr r2
    18cc:	745f7830 	ldrbvc	r7, [pc], #2096	; 18d4 <__Stack_Size+0x14d4>
    18d0:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    18d4:	00020068 	andeq	r0, r2, r8, rrx
    18d8:	6d747300 	ldclvs	3, cr7, [r4]
    18dc:	31663233 	cmncc	r6, r3, lsr r2
    18e0:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    18e4:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    18e8:	00000200 	andeq	r0, r0, r0, lsl #4
    18ec:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    18f0:	30316632 	eorscc	r6, r1, r2, lsr r6
    18f4:	73755f78 	cmnvc	r5, #480	; 0x1e0
    18f8:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    18fc:	00020068 	andeq	r0, r2, r8, rrx
    1900:	6d747300 	ldclvs	3, cr7, [r4]
    1904:	31663233 	cmncc	r6, r3, lsr r2
    1908:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    190c:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1910:	00000200 	andeq	r0, r0, r0, lsl #4
    1914:	02050000 	andeq	r0, r5, #0	; 0x0
    1918:	08005d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, ip, lr}
    191c:	0101e803 	tsteq	r1, r3, lsl #16
    1920:	213d3d14 	teqcs	sp, r4, lsl sp
    1924:	033d3d21 	teqeq	sp, #2112	; 0x840
    1928:	18032e0f 	stmdane	r3, {r0, r1, r2, r3, r9, sl, fp, sp}
    192c:	3c730301 	ldclcc	3, cr0, [r3], #-4
    1930:	03200d03 	teqeq	r0, #192	; 0xc0
    1934:	0b035875 	bleq	d7b10 <__Stack_Size+0xd7710>
    1938:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
    193c:	03200b03 	teqeq	r0, #3072	; 0xc00
    1940:	0b032075 	bleq	c9b1c <__Stack_Size+0xc971c>
    1944:	0b033d20 	bleq	d0dcc <__Stack_Size+0xd09cc>
    1948:	213d1420 	teqcs	sp, r0, lsr #8
    194c:	0e032121 	adfeqsp	f2, f3, f1
    1950:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1954:	2e1c0368 	cdpcs	3, 1, cr0, cr12, cr8, {3}
    1958:	41010d03 	tstmi	r1, r3, lsl #26
    195c:	033c6e03 	teqeq	ip, #48	; 0x30
    1960:	03302012 	teqeq	r0, #18	; 0x12
    1964:	14032e6c 	strne	r2, [r3], #-3692
    1968:	3e302220 	cdpcc	2, 3, cr2, cr0, cr0, {1}
    196c:	40222232 	eormi	r2, r2, r2, lsr r2
    1970:	3c13034c 	ldccc	3, cr0, [r3], {76}
    1974:	5a5e2418 	bpl	178a9dc <__Stack_Size+0x178a5dc>
    1978:	18200d03 	stmdane	r0!, {r0, r1, r8, sl, fp}
    197c:	10034b68 	andne	r4, r3, r8, ror #22
    1980:	4b67172e 	blmi	19c7640 <__Stack_Size+0x19c7240>
    1984:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    1988:	03685d23 	cmneq	r8, #2240	; 0x8c0
    198c:	67172e11 	undefined
    1990:	2e0e034b 	cdpcs	3, 0, cr0, cr14, cr11, {2}
    1994:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1998:	182e0d03 	stmdane	lr!, {r0, r1, r8, sl, fp}
    199c:	200c033d 	andcs	r0, ip, sp, lsr r3
    19a0:	0c033d17 	stceq	13, cr3, [r3], {23}
    19a4:	03591720 	cmpeq	r9, #8388608	; 0x800000
    19a8:	3e17200d 	wxorcc	wr2, wr7, wr13
    19ac:	2e0e0359 	mcrcs	3, 0, r0, cr14, cr9, {2}
    19b0:	034b4c17 	movteq	r4, #48151	; 0xbc17
    19b4:	23172e0e 	tstcs	r7, #224	; 0xe0
    19b8:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    19bc:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    19c0:	2e0e0368 	cdpcs	3, 0, cr0, cr14, cr8, {3}
    19c4:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    19c8:	172e1003 	strne	r1, [lr, -r3]!
    19cc:	0e034b67 	fnmacdeq	d4, d3, d23
    19d0:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    19d4:	2e190368 	cdpcs	3, 1, cr0, cr9, cr8, {3}
    19d8:	5809031a 	stmdapl	r9, {r1, r3, r4, r8, r9}
    19dc:	18202303 	stmdane	r0!, {r0, r1, r8, r9, sp}
    19e0:	2e1a034b 	cdpcs	3, 1, cr0, cr10, cr11, {2}
    19e4:	41010a03 	tstmi	r1, r3, lsl #20
    19e8:	242c305a 	strtcs	r3, [ip], #-90
    19ec:	3d4f3230 	sfmcc	f3, 2, [pc, #-192]
    19f0:	9e0a0330 	mcrls	3, 0, r0, cr10, cr0, {1}
    19f4:	032e2303 	teqeq	lr, #201326592	; 0xc000000
    19f8:	0375010b 	cmneq	r5, #-1073741822	; 0xc0000002
    19fc:	032079a6 	teqeq	r0, #2719744	; 0x298000
    1a00:	09030115 	stmdbeq	r3, {r0, r2, r4, r8}
    1a04:	20790320 	rsbscs	r0, r9, r0, lsr #6
    1a08:	5f033151 	svcpl	0x00033151
    1a0c:	202d0320 	eorcs	r0, sp, r0, lsr #6
    1a10:	03205303 	teqeq	r0, #201326592	; 0xc000000
    1a14:	7603202d 	strvc	r2, [r3], -sp, lsr #32
    1a18:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    1a1c:	032e7603 	teqeq	lr, #3145728	; 0x300000
    1a20:	76032e0a 	strvc	r2, [r3], -sl, lsl #28
    1a24:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    1a28:	2009033f 	andcs	r0, r9, pc, lsr r3
    1a2c:	03207903 	teqeq	r0, #49152	; 0xc000
    1a30:	39034a4e 	stmdbcc	r3, {r1, r2, r3, r6, r9, fp, lr}
    1a34:	20470320 	subcs	r0, r7, r0, lsr #6
    1a38:	03203903 	teqeq	r0, #49152	; 0xc000
    1a3c:	12032047 	andne	r2, r3, #71	; 0x47
    1a40:	202b0320 	eorcs	r0, fp, r0, lsr #6
    1a44:	200b033d 	andcs	r0, fp, sp, lsr r3
    1a48:	22207503 	eorcs	r7, r0, #12582912	; 0xc00000
    1a4c:	32832432 	addcc	r2, r3, #838860800	; 0x32000000
    1a50:	4b93321c 	blmi	fe4ce2c8 <SCS_BASE+0x1e4c02c8>
    1a54:	667efd03 	ldrbtvs	pc, [lr], -r3, lsl #26
    1a58:	1c241c24 	stcne	12, cr1, [r4], #-144
    1a5c:	59230824 	stmdbpl	r3!, {r2, r5, fp}
    1a60:	5940596a 	stmdbpl	r0, {r1, r3, r5, r6, r8, fp, ip, lr}^
    1a64:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    1a68:	0006025e 	andeq	r0, r6, lr, asr r2
    1a6c:	00a00101 	adceq	r0, r0, r1, lsl #2
    1a70:	00020000 	andeq	r0, r2, r0
    1a74:	00000039 	andeq	r0, r0, r9, lsr r0
    1a78:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1a7c:	0101000d 	tsteq	r1, sp
    1a80:	00000101 	andeq	r0, r0, r1, lsl #2
    1a84:	00000100 	andeq	r0, r0, r0, lsl #2
    1a88:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1a8c:	31663233 	cmncc	r6, r3, lsr r2
    1a90:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1a94:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1a98:	00006372 	andeq	r6, r0, r2, ror r3
    1a9c:	74726f63 	ldrbtvc	r6, [r2], #-3939
    1aa0:	336d7865 	cmncc	sp, #6619136	; 0x650000
    1aa4:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    1aa8:	732e6f72 	teqvc	lr, #456	; 0x1c8
    1aac:	00000100 	andeq	r0, r0, r0, lsl #2
    1ab0:	02050000 	andeq	r0, r5, #0	; 0x0
    1ab4:	080060ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sp, lr}
    1ab8:	21013403 	tstcs	r1, r3, lsl #8
    1abc:	21200b03 	teqcs	r0, r3, lsl #22
    1ac0:	21200b03 	teqcs	r0, r3, lsl #22
    1ac4:	2f200b03 	svccs	0x00200b03
    1ac8:	2f200b03 	svccs	0x00200b03
    1acc:	2f200b03 	svccs	0x00200b03
    1ad0:	21200b03 	teqcs	r0, r3, lsl #22
    1ad4:	2f200b03 	svccs	0x00200b03
    1ad8:	2f200b03 	svccs	0x00200b03
    1adc:	200a032f 	andcs	r0, sl, pc, lsr #6
    1ae0:	200b032f 	andcs	r0, fp, pc, lsr #6
    1ae4:	200b032f 	andcs	r0, fp, pc, lsr #6
    1ae8:	200b032f 	andcs	r0, fp, pc, lsr #6
    1aec:	200a032f 	andcs	r0, sl, pc, lsr #6
    1af0:	200b0321 	andcs	r0, fp, r1, lsr #6
    1af4:	200b0321 	andcs	r0, fp, r1, lsr #6
    1af8:	200b0321 	andcs	r0, fp, r1, lsr #6
    1afc:	200b0321 	andcs	r0, fp, r1, lsr #6
    1b00:	200b032f 	andcs	r0, fp, pc, lsr #6
    1b04:	200a032f 	andcs	r0, sl, pc, lsr #6
    1b08:	200b0321 	andcs	r0, fp, r1, lsr #6
    1b0c:	00010221 	andeq	r0, r1, r1, lsr #4
    1b10:	005a0101 	subseq	r0, sl, r1, lsl #2
    1b14:	00020000 	andeq	r0, r2, r0
    1b18:	0000003b 	andeq	r0, r0, fp, lsr r0
    1b1c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1b20:	0101000d 	tsteq	r1, sp
    1b24:	00000101 	andeq	r0, r0, r1, lsl #2
    1b28:	00000100 	andeq	r0, r0, r0, lsl #2
    1b2c:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1b30:	31663233 	cmncc	r6, r3, lsr r2
    1b34:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1b38:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1b3c:	00006372 	andeq	r6, r0, r2, ror r3
    1b40:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1b44:	30316632 	eorscc	r6, r1, r2, lsr r6
    1b48:	65765f78 	ldrbvs	r5, [r6, #-3960]!
    1b4c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    1b50:	0100632e 	tsteq	r0, lr, lsr #6
    1b54:	00000000 	andeq	r0, r0, r0
    1b58:	615c0205 	cmpvs	ip, r5, lsl #4
    1b5c:	91030800 	tstls	r3, r0, lsl #16
    1b60:	27580101 	ldrbcs	r0, [r8, -r1, lsl #2]
    1b64:	2260563e 	rsbcs	r5, r0, #65011712	; 0x3e00000
    1b68:	022f3648 	eoreq	r3, pc, #75497472	; 0x4800000
    1b6c:	0101000e 	tsteq	r1, lr
    1b70:	00000070 	andeq	r0, r0, r0, ror r0
    1b74:	00570002 	subseq	r0, r7, r2
    1b78:	01020000 	tsteq	r2, r0
    1b7c:	000d0efb 	strdeq	r0, [sp], -fp
    1b80:	01010101 	tsteq	r1, r1, lsl #2
    1b84:	01000000 	tsteq	r0, r0
    1b88:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1b8c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1b90:	2f2e2e2f 	svccs	0x002e2e2f
    1b94:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1b98:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1b9c:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1ba0:	2f302e33 	svccs	0x00302e33
    1ba4:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1ba8:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1bac:	2f636269 	svccs	0x00636269
    1bb0:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    1bb4:	00006269 	andeq	r6, r0, r9, ror #4
    1bb8:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    1bbc:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1bc0:	00000100 	andeq	r0, r0, r0, lsl #2
    1bc4:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    1bc8:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    1bcc:	00000100 	andeq	r0, r0, r0, lsl #2
    1bd0:	02050000 	andeq	r0, r5, #0	; 0x0
    1bd4:	00000000 	andeq	r0, r0, r0
    1bd8:	4b013f03 	blmi	517ec <__Stack_Size+0x513ec>
    1bdc:	02672f2d 	rsbeq	r2, r7, #180	; 0xb4
    1be0:	01010006 	tsteq	r1, r6
    1be4:	000000eb 	andeq	r0, r0, fp, ror #1
    1be8:	00d00002 	sbcseq	r0, r0, r2
    1bec:	01020000 	tsteq	r2, r0
    1bf0:	000d0efb 	strdeq	r0, [sp], -fp
    1bf4:	01010101 	tsteq	r1, r1, lsl #2
    1bf8:	01000000 	tsteq	r0, r0
    1bfc:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1c00:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1c04:	2f2e2e2f 	svccs	0x002e2e2f
    1c08:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1c0c:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1c10:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1c14:	2f302e33 	svccs	0x00302e33
    1c18:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1c1c:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1c20:	2f636269 	svccs	0x00636269
    1c24:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    1c28:	63006269 	movwvs	r6, #617	; 0x269
    1c2c:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1c30:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1c34:	75622f73 	strbvc	r2, [r2, #-3955]!
    1c38:	2f646c69 	svccs	0x00646c69
    1c3c:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1c40:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1c44:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1c48:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1c4c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1c50:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1c54:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1c58:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    1c5c:	3a630073 	bcc	18c1e30 <__Stack_Size+0x18c1a30>
    1c60:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1c64:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1c68:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1c6c:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1c70:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    1c74:	646c6975 	strbtvs	r6, [ip], #-2421
    1c78:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1c7c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1c80:	6564756c 	strbvs	r7, [r4, #-1388]!
    1c84:	78650000 	stmdavc	r5!, {}^
    1c88:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1c8c:	00000100 	andeq	r0, r0, r0, lsl #2
    1c90:	6b636f6c 	blvs	18dda48 <__Stack_Size+0x18dd648>
    1c94:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1c98:	745f0000 	ldrbvc	r0, [pc], #0	; 1ca0 <__Stack_Size+0x18a0>
    1c9c:	73657079 	cmnvc	r5, #121	; 0x79
    1ca0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1ca4:	74730000 	ldrbtvc	r0, [r3]
    1ca8:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1cac:	0300682e 	movweq	r6, #2094	; 0x82e
    1cb0:	65720000 	ldrbvs	r0, [r2]!
    1cb4:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    1cb8:	00020068 	andeq	r0, r2, r8, rrx
    1cbc:	05000000 	streq	r0, [r0]
    1cc0:	00000002 	andeq	r0, r0, r2
    1cc4:	013b0300 	teqeq	fp, r0, lsl #6
    1cc8:	302f2d13 	eorcc	r2, pc, r3, lsl sp
    1ccc:	06024b83 	streq	r4, [r2], -r3, lsl #23
    1cd0:	d7010100 	strle	r0, [r1, -r0, lsl #2]
    1cd4:	02000000 	andeq	r0, r0, #0	; 0x0
    1cd8:	0000d100 	andeq	sp, r0, r0, lsl #2
    1cdc:	fb010200 	blx	424e6 <__Stack_Size+0x420e6>
    1ce0:	01000d0e 	tsteq	r0, lr, lsl #26
    1ce4:	00010101 	andeq	r0, r1, r1, lsl #2
    1ce8:	00010000 	andeq	r0, r1, r0
    1cec:	3a630100 	bcc	18c20f4 <__Stack_Size+0x18c1cf4>
    1cf0:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1cf4:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1cf8:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1cfc:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1d00:	342d6363 	strtcc	r6, [sp], #-867
    1d04:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1d08:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1d0c:	2f62696c 	svccs	0x0062696c
    1d10:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1d14:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1d18:	6564756c 	strbvs	r7, [r4, #-1388]!
    1d1c:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    1d20:	2f3a6300 	svccs	0x003a6300
    1d24:	616e6977 	smcvs	59031
    1d28:	2f736d72 	svccs	0x00736d72
    1d2c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1d30:	63672f64 	cmnvs	r7, #400	; 0x190
    1d34:	75622d63 	strbvc	r2, [r2, #-3427]!
    1d38:	2f646c69 	svccs	0x00646c69
    1d3c:	2f636367 	svccs	0x00636367
    1d40:	6c636e69 	stclvs	14, cr6, [r3], #-420
    1d44:	00656475 	rsbeq	r6, r5, r5, ror r4
    1d48:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1d4c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1d50:	2f2e2e2f 	svccs	0x002e2e2f
    1d54:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1d58:	342d6363 	strtcc	r6, [sp], #-867
    1d5c:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1d60:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1d64:	2f62696c 	svccs	0x0062696c
    1d68:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1d6c:	6565722f 	strbvs	r7, [r5, #-559]!
    1d70:	0000746e 	andeq	r7, r0, lr, ror #8
    1d74:	6b636f6c 	blvs	18ddb2c <__Stack_Size+0x18dd72c>
    1d78:	0100682e 	tsteq	r0, lr, lsr #16
    1d7c:	745f0000 	ldrbvc	r0, [pc], #0	; 1d84 <__Stack_Size+0x1984>
    1d80:	73657079 	cmnvc	r5, #121	; 0x79
    1d84:	0100682e 	tsteq	r0, lr, lsr #16
    1d88:	74730000 	ldrbtvc	r0, [r3]
    1d8c:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1d90:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1d94:	65720000 	ldrbvs	r0, [r2]!
    1d98:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    1d9c:	00010068 	andeq	r0, r1, r8, rrx
    1da0:	706d6900 	rsbvc	r6, sp, r0, lsl #18
    1da4:	2e657275 	mcrcs	2, 3, r7, cr5, cr5, {3}
    1da8:	00030063 	andeq	r0, r3, r3, rrx
    1dac:	00a20000 	adceq	r0, r2, r0
    1db0:	00020000 	andeq	r0, r2, r0
    1db4:	0000007a 	andeq	r0, r0, sl, ror r0
    1db8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1dbc:	0101000d 	tsteq	r1, sp
    1dc0:	00000101 	andeq	r0, r0, r1, lsl #2
    1dc4:	00000100 	andeq	r0, r0, r0, lsl #2
    1dc8:	2f2e2e01 	svccs	0x002e2e01
    1dcc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1dd0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1dd4:	2f2e2e2f 	svccs	0x002e2e2f
    1dd8:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1ddc:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1de0:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1de4:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1de8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1dec:	696d2f63 	stmdbvs	sp!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
    1df0:	63006373 	movwvs	r6, #883	; 0x373
    1df4:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1df8:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1dfc:	75622f73 	strbvc	r2, [r2, #-3955]!
    1e00:	2f646c69 	svccs	0x00646c69
    1e04:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1e08:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1e0c:	63672f64 	cmnvs	r7, #400	; 0x190
    1e10:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1e14:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1e18:	69000065 	stmdbvs	r0, {r0, r2, r5, r6}
    1e1c:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    1e20:	00010063 	andeq	r0, r1, r3, rrx
    1e24:	64747300 	ldrbtvs	r7, [r4], #-768
    1e28:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    1e2c:	00020068 	andeq	r0, r2, r8, rrx
    1e30:	05000000 	streq	r0, [r0]
    1e34:	00000002 	andeq	r0, r0, r2
    1e38:	01310300 	teqeq	r1, r0, lsl #6
    1e3c:	65676732 	strbvs	r6, [r7, #-1842]!
    1e40:	65032f69 	strvs	r2, [r3, #-3945]
    1e44:	67673282 	strbvs	r3, [r7, -r2, lsl #5]!
    1e48:	67306965 	ldrvs	r6, [r0, -r5, ror #18]!
    1e4c:	02686567 	rsbeq	r6, r8, #432013312	; 0x19c00000
    1e50:	0101000c 	tsteq	r1, ip
    1e54:	000000d8 	ldrdeq	r0, [r0], -r8
    1e58:	007e0002 	rsbseq	r0, lr, r2
    1e5c:	01020000 	tsteq	r2, r0
    1e60:	000d0efb 	strdeq	r0, [sp], -fp
    1e64:	01010101 	tsteq	r1, r1, lsl #2
    1e68:	01000000 	tsteq	r0, r0
    1e6c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1e70:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1e74:	2f2e2e2f 	svccs	0x002e2e2f
    1e78:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1e7c:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1e80:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1e84:	2f302e33 	svccs	0x00302e33
    1e88:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1e8c:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1e90:	2f636269 	svccs	0x00636269
    1e94:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1e98:	6300676e 	movwvs	r6, #1902	; 0x76e
    1e9c:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1ea0:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1ea4:	75622f73 	strbvc	r2, [r2, #-3955]!
    1ea8:	2f646c69 	svccs	0x00646c69
    1eac:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1eb0:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1eb4:	63672f64 	cmnvs	r7, #400	; 0x190
    1eb8:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1ebc:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1ec0:	6d000065 	stcvs	0, cr0, [r0, #-404]
    1ec4:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    1ec8:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1ecc:	73000001 	movwvc	r0, #1	; 0x1
    1ed0:	65646474 	strbvs	r6, [r4, #-1140]!
    1ed4:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1ed8:	00000002 	andeq	r0, r0, r2
    1edc:	00020500 	andeq	r0, r2, r0, lsl #10
    1ee0:	03000000 	movweq	r0, #0	; 0x0
    1ee4:	1203012e 	andne	r0, r3, #-2147483637	; 0x8000000b
    1ee8:	2e6e0301 	cdpcs	3, 6, cr0, cr14, cr1, {0}
    1eec:	032e0b03 	teqeq	lr, #3072	; 0xc00
    1ef0:	0f032e75 	svceq	0x00032e75
    1ef4:	1303312e 	movwne	r3, #12590	; 0x312e
    1ef8:	2e760366 	cdpcs	3, 7, cr0, cr6, cr6, {3}
    1efc:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
    1f00:	2e7a036c 	cdpcs	3, 7, cr0, cr10, cr12, {3}
    1f04:	2f2f2f30 	svccs	0x002f2f30
    1f08:	032e5603 	teqeq	lr, #3145728	; 0x300000
    1f0c:	5b032e25 	blpl	cd7a8 <__Stack_Size+0xcd3a8>
    1f10:	822e032e 	eorhi	r0, lr, #-1207959552	; 0xb8000000
    1f14:	032e5203 	teqeq	lr, #805306368	; 0x30000000
    1f18:	77032e2e 	strvc	r2, [r3, -lr, lsr #28]
    1f1c:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    1f20:	66520348 	ldrbvs	r0, [r2], -r8, asr #6
    1f24:	319e3403 	orrscc	r3, lr, r3, lsl #8
    1f28:	02514884 	subseq	r4, r1, #8650752	; 0x840000
    1f2c:	01010006 	tsteq	r1, r6
    1f30:	00000123 	andeq	r0, r0, r3, lsr #2
    1f34:	00e00002 	rsceq	r0, r0, r2
    1f38:	01020000 	tsteq	r2, r0
    1f3c:	000d0efb 	strdeq	r0, [sp], -fp
    1f40:	01010101 	tsteq	r1, r1, lsl #2
    1f44:	01000000 	tsteq	r0, r0
    1f48:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1f4c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1f50:	2f2e2e2f 	svccs	0x002e2e2f
    1f54:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1f58:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1f5c:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1f60:	2f302e33 	svccs	0x00302e33
    1f64:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1f68:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1f6c:	2f636269 	svccs	0x00636269
    1f70:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    1f74:	63006269 	movwvs	r6, #617	; 0x269
    1f78:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1f7c:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1f80:	75622f73 	strbvc	r2, [r2, #-3955]!
    1f84:	2f646c69 	svccs	0x00646c69
    1f88:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1f8c:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1f90:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1f94:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1f98:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1f9c:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1fa0:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1fa4:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    1fa8:	3a630073 	bcc	18c217c <__Stack_Size+0x18c1d7c>
    1fac:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1fb0:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1fb4:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1fb8:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1fbc:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    1fc0:	646c6975 	strbtvs	r6, [ip], #-2421
    1fc4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1fc8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1fcc:	6564756c 	strbvs	r7, [r4, #-1388]!
    1fd0:	5f5f0000 	svcpl	0x005f0000
    1fd4:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    1fd8:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1fdc:	00000100 	andeq	r0, r0, r0, lsl #2
    1fe0:	6b636f6c 	blvs	18ddd98 <__Stack_Size+0x18dd998>
    1fe4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1fe8:	745f0000 	ldrbvc	r0, [pc], #0	; 1ff0 <__Stack_Size+0x1bf0>
    1fec:	73657079 	cmnvc	r5, #121	; 0x79
    1ff0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1ff4:	74730000 	ldrbtvc	r0, [r3]
    1ff8:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1ffc:	0300682e 	movweq	r6, #2094	; 0x82e
    2000:	65720000 	ldrbvs	r0, [r2]!
    2004:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    2008:	00020068 	andeq	r0, r2, r8, rrx
    200c:	65746100 	ldrbvs	r6, [r4, #-256]!
    2010:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    2014:	00010068 	andeq	r0, r1, r8, rrx
    2018:	05000000 	streq	r0, [r0]
    201c:	00000002 	andeq	r0, r0, r2
    2020:	01160300 	tsteq	r6, r0, lsl #6
    2024:	03010a03 	movweq	r0, #6659	; 0x1a03
    2028:	0a032e76 	beq	cda08 <__Stack_Size+0xcd608>
    202c:	032f4b2e 	teqeq	pc, #47104	; 0xb800
    2030:	0d032e74 	stceq	14, cr2, [r3, #-464]
    2034:	032f2d2e 	teqeq	pc, #2944	; 0xb80
    2038:	0d032e73 	stceq	14, cr2, [r3, #-460]
    203c:	4a170366 	bmi	5c2ddc <__Stack_Size+0x5c29dc>
    2040:	a34a1b03 	movtge	r1, #43779	; 0xab03
    2044:	4c4a7603 	mcrrmi	6, 0, r7, sl, cr3
    2048:	322d2f2b 	eorcc	r2, sp, #172	; 0xac
    204c:	2c302f2b 	ldccs	15, cr2, [r0], #-172
    2050:	0602312d 	streq	r3, [r2], -sp, lsr #2
    2054:	1b010100 	blne	4245c <__Stack_Size+0x4205c>
    2058:	02000001 	andeq	r0, r0, #1	; 0x1
    205c:	0000d900 	andeq	sp, r0, r0, lsl #18
    2060:	fb010200 	blx	4286a <__Stack_Size+0x4246a>
    2064:	01000d0e 	tsteq	r0, lr, lsl #26
    2068:	00010101 	andeq	r0, r1, r1, lsl #2
    206c:	00010000 	andeq	r0, r1, r0
    2070:	2e2e0100 	sufcse	f0, f6, f0
    2074:	2f2e2e2f 	svccs	0x002e2e2f
    2078:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    207c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2080:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2084:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    2088:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    208c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    2090:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    2094:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    2098:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    209c:	3a630062 	bcc	18c222c <__Stack_Size+0x18c1e2c>
    20a0:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    20a4:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    20a8:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    20ac:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    20b0:	342d6363 	strtcc	r6, [sp], #-867
    20b4:	302e332e 	eorcc	r3, lr, lr, lsr #6
    20b8:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    20bc:	2f62696c 	svccs	0x0062696c
    20c0:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    20c4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    20c8:	6564756c 	strbvs	r7, [r4, #-1388]!
    20cc:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    20d0:	2f3a6300 	svccs	0x003a6300
    20d4:	616e6977 	smcvs	59031
    20d8:	2f736d72 	svccs	0x00736d72
    20dc:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    20e0:	63672f64 	cmnvs	r7, #400	; 0x190
    20e4:	75622d63 	strbvc	r2, [r2, #-3427]!
    20e8:	2f646c69 	svccs	0x00646c69
    20ec:	2f636367 	svccs	0x00636367
    20f0:	6c636e69 	stclvs	14, cr6, [r3], #-420
    20f4:	00656475 	rsbeq	r6, r5, r5, ror r4
    20f8:	635f5f00 	cmpvs	pc, #0	; 0x0
    20fc:	5f6c6c61 	svcpl	0x006c6c61
    2100:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    2104:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    2108:	00000100 	andeq	r0, r0, r0, lsl #2
    210c:	6b636f6c 	blvs	18ddec4 <__Stack_Size+0x18ddac4>
    2110:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2114:	745f0000 	ldrbvc	r0, [pc], #0	; 211c <__Stack_Size+0x1d1c>
    2118:	73657079 	cmnvc	r5, #121	; 0x79
    211c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2120:	74730000 	ldrbtvc	r0, [r3]
    2124:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    2128:	0300682e 	movweq	r6, #2094	; 0x82e
    212c:	65720000 	ldrbvs	r0, [r2]!
    2130:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    2134:	00020068 	andeq	r0, r2, r8, rrx
    2138:	05000000 	streq	r0, [r0]
    213c:	00000002 	andeq	r0, r0, r2
    2140:	01110300 	tsteq	r1, r0, lsl #6
    2144:	032e0a03 	teqeq	lr, #12288	; 0x3000
    2148:	034a4a76 	movteq	r4, #43638	; 0xaa76
    214c:	77034a2c 	strvc	r4, [r3, -ip, lsr #20]
    2150:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
    2154:	7903c151 	stmdbvc	r3, {r0, r4, r6, r8, lr, pc}
    2158:	663e039e 	undefined
    215c:	2d664f03 	stclcs	15, cr4, [r6, #-12]!
    2160:	31304b2f 	teqcc	r0, pc, lsr #22
    2164:	30316350 	eorscc	r6, r1, r0, asr r3
    2168:	77038967 	strvc	r8, [r3, -r7, ror #18]
    216c:	4a09039e 	bmi	242fec <__Stack_Size+0x242bec>
    2170:	000a02d1 	ldrdeq	r0, [sl], -r1
    2174:	00450101 	subeq	r0, r5, r1, lsl #2
    2178:	00020000 	andeq	r0, r2, r0
    217c:	0000001f 	andeq	r0, r0, pc, lsl r0
    2180:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2184:	0101000d 	tsteq	r1, sp
    2188:	00000101 	andeq	r0, r0, r1, lsl #2
    218c:	00000100 	andeq	r0, r0, r0, lsl #2
    2190:	72630001 	rsbvc	r0, r3, #1	; 0x1
    2194:	612e6e74 	teqvs	lr, r4, ror lr
    2198:	00006d73 	andeq	r6, r0, r3, ror sp
    219c:	00000000 	andeq	r0, r0, r0
    21a0:	00000205 	andeq	r0, r0, r5, lsl #4
    21a4:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    21a8:	06020100 	streq	r0, [r2], -r0, lsl #2
    21ac:	00010100 	andeq	r0, r1, r0, lsl #2
    21b0:	00000205 	andeq	r0, r0, r5, lsl #4
    21b4:	d2030000 	andle	r0, r3, #0	; 0x0
    21b8:	06020100 	streq	r0, [r2], -r0, lsl #2
    21bc:	Address 0x000021bc is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 	undefined instruction 0xffffffff
       8:	7c010001 	stcvc	0, cr0, [r1], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      1c:	00000014 	andeq	r0, r0, r4, lsl r0
      20:	00000014 	andeq	r0, r0, r4, lsl r0
      24:	00000000 	andeq	r0, r0, r0
      28:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      2c:	00000028 	andeq	r0, r0, r8, lsr #32
      30:	8e080e42 	cdphi	14, 0, cr0, cr8, cr2, {2}
      34:	00028401 	andeq	r8, r2, r1, lsl #8
      38:	00000018 	andeq	r0, r0, r8, lsl r0
      3c:	00000000 	andeq	r0, r0, r0
      40:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
      44:	000000a0 	andeq	r0, r0, r0, lsr #1
      48:	8e100e42 	cdphi	14, 1, cr0, cr0, cr2, {2}
      4c:	85028601 	strhi	r8, [r2, #-1537]
      50:	00048403 	andeq	r8, r4, r3, lsl #8
      54:	0000000c 	.word	0x0000000c
      58:	ffffffff 	.word	0xffffffff
      5c:	7c010001 	.word	0x7c010001
      60:	000d0c0e 	.word	0x000d0c0e
      64:	000c      	.short	0x000c
      66:	00          	.byte	0x00
      67:	00          	.byte	0x00
      68:	00000054 	.word	0x00000054
      6c:	08003210 	.word	0x08003210
      70:	00000002 	.word	0x00000002
      74:	0000000c 	.word	0x0000000c
      78:	00000054 	.word	0x00000054
      7c:	08003214 	.word	0x08003214
      80:	00000002 	.word	0x00000002
      84:	0000000c 	.word	0x0000000c
      88:	00000054 	.word	0x00000054
      8c:	08003218 	.word	0x08003218
      90:	00000002 	.word	0x00000002
      94:	0000000c 	.word	0x0000000c
      98:	00000054 	.word	0x00000054
      9c:	0800321c 	.word	0x0800321c
      a0:	00000002 	.word	0x00000002
      a4:	0000000c 	.word	0x0000000c
      a8:	00000054 	.word	0x00000054
      ac:	08003220 	.word	0x08003220
      b0:	00000002 	.word	0x00000002
      b4:	0000000c 	.word	0x0000000c
      b8:	00000054 	.word	0x00000054
      bc:	08003224 	.word	0x08003224
      c0:	00000002 	.word	0x00000002
      c4:	0000000c 	.word	0x0000000c
      c8:	00000054 	.word	0x00000054
      cc:	08003228 	.word	0x08003228
      d0:	00000002 	.word	0x00000002
      d4:	0000000c 	.word	0x0000000c
      d8:	00000054 	.word	0x00000054
      dc:	0800322c 	.word	0x0800322c
      e0:	00000002 	.word	0x00000002
      e4:	0000000c 	.word	0x0000000c
      e8:	00000054 	.word	0x00000054
      ec:	08003230 	.word	0x08003230
      f0:	00000002 	.word	0x00000002
      f4:	0000000c 	.word	0x0000000c
      f8:	00000054 	.word	0x00000054
      fc:	08003234 	.word	0x08003234
     100:	00000002 	.word	0x00000002
     104:	0000000c 	.word	0x0000000c
     108:	00000054 	.word	0x00000054
     10c:	08003238 	.word	0x08003238
     110:	00000002 	.word	0x00000002
     114:	0000000c 	.word	0x0000000c
     118:	00000054 	.word	0x00000054
     11c:	0800323c 	.word	0x0800323c
     120:	00000002 	.word	0x00000002
     124:	0000000c 	.word	0x0000000c
     128:	00000054 	.word	0x00000054
     12c:	08003240 	.word	0x08003240
     130:	00000002 	.word	0x00000002
     134:	0000000c 	.word	0x0000000c
     138:	00000054 	.word	0x00000054
     13c:	08003244 	.word	0x08003244
     140:	00000002 	.word	0x00000002
     144:	0000000c 	.word	0x0000000c
     148:	00000054 	.word	0x00000054
     14c:	08003248 	.word	0x08003248
     150:	00000002 	.word	0x00000002
     154:	0000000c 	.word	0x0000000c
     158:	00000054 	.word	0x00000054
     15c:	0800324c 	.word	0x0800324c
     160:	00000002 	.word	0x00000002
     164:	0000000c 	.word	0x0000000c
     168:	00000054 	.word	0x00000054
     16c:	08003250 	.word	0x08003250
     170:	00000002 	.word	0x00000002
     174:	0000000c 	.word	0x0000000c
     178:	00000054 	.word	0x00000054
     17c:	08003254 	.word	0x08003254
     180:	00000002 	.word	0x00000002
     184:	0000000c 	.word	0x0000000c
     188:	00000054 	.word	0x00000054
     18c:	08003258 	.word	0x08003258
     190:	00000002 	.word	0x00000002
     194:	0000000c 	.word	0x0000000c
     198:	00000054 	.word	0x00000054
     19c:	0800325c 	.word	0x0800325c
     1a0:	00000002 	.word	0x00000002
     1a4:	0000000c 	.word	0x0000000c
     1a8:	00000054 	.word	0x00000054
     1ac:	08003260 	.word	0x08003260
     1b0:	00000002 	.word	0x00000002
     1b4:	0000000c 	.word	0x0000000c
     1b8:	00000054 	.word	0x00000054
     1bc:	08003264 	.word	0x08003264
     1c0:	00000002 	.word	0x00000002
     1c4:	0000000c 	.word	0x0000000c
     1c8:	00000054 	.word	0x00000054
     1cc:	08003268 	.word	0x08003268
     1d0:	00000002 	.word	0x00000002
     1d4:	0000000c 	.word	0x0000000c
     1d8:	00000054 	.word	0x00000054
     1dc:	0800326c 	.word	0x0800326c
     1e0:	00000002 	.word	0x00000002
     1e4:	0000000c 	.word	0x0000000c
     1e8:	00000054 	.word	0x00000054
     1ec:	08003270 	.word	0x08003270
     1f0:	00000002 	.word	0x00000002
     1f4:	0000000c 	.word	0x0000000c
     1f8:	00000054 	.word	0x00000054
     1fc:	08003274 	.word	0x08003274
     200:	00000002 	.word	0x00000002
     204:	0000000c 	.word	0x0000000c
     208:	00000054 	.word	0x00000054
     20c:	08003278 	.word	0x08003278
     210:	00000002 	.word	0x00000002
     214:	0000000c 	.word	0x0000000c
     218:	00000054 	.word	0x00000054
     21c:	0800327c 	.word	0x0800327c
     220:	00000002 	.word	0x00000002
     224:	0000000c 	.word	0x0000000c
     228:	00000054 	.word	0x00000054
     22c:	08003280 	.word	0x08003280
     230:	00000002 	.word	0x00000002
     234:	0000000c 	.word	0x0000000c
     238:	00000054 	.word	0x00000054
     23c:	08003284 	.word	0x08003284
     240:	00000002 	.word	0x00000002
     244:	0000000c 	.word	0x0000000c
     248:	00000054 	.word	0x00000054
     24c:	08003288 	.word	0x08003288
     250:	00000002 	.word	0x00000002
     254:	0000000c 	.word	0x0000000c
     258:	00000054 	.word	0x00000054
     25c:	0800328c 	.word	0x0800328c
     260:	00000002 	.word	0x00000002
     264:	0000000c 	.word	0x0000000c
     268:	00000054 	.word	0x00000054
     26c:	08003290 	.word	0x08003290
     270:	00000002 	.word	0x00000002
     274:	0000000c 	.word	0x0000000c
     278:	00000054 	.word	0x00000054
     27c:	08003294 	.word	0x08003294
     280:	00000002 	.word	0x00000002
     284:	0000000c 	.word	0x0000000c
     288:	00000054 	.word	0x00000054
     28c:	08003298 	.word	0x08003298
     290:	00000002 	.word	0x00000002
     294:	0000000c 	.word	0x0000000c
     298:	00000054 	.word	0x00000054
     29c:	0800329c 	.word	0x0800329c
     2a0:	00000002 	.word	0x00000002
     2a4:	0000000c 	.word	0x0000000c
     2a8:	00000054 	.word	0x00000054
     2ac:	080032a0 	.word	0x080032a0
     2b0:	00000002 	.word	0x00000002
     2b4:	0000000c 	.word	0x0000000c
     2b8:	00000054 	.word	0x00000054
     2bc:	080032a4 	.word	0x080032a4
     2c0:	00000002 	.word	0x00000002
     2c4:	0000000c 	.word	0x0000000c
     2c8:	00000054 	.word	0x00000054
     2cc:	080032a8 	.word	0x080032a8
     2d0:	00000002 	.word	0x00000002
     2d4:	0000000c 	.word	0x0000000c
     2d8:	00000054 	.word	0x00000054
     2dc:	080032ac 	.word	0x080032ac
     2e0:	00000002 	.word	0x00000002
     2e4:	0000000c 	.word	0x0000000c
     2e8:	00000054 	.word	0x00000054
     2ec:	080032b0 	.word	0x080032b0
     2f0:	00000002 	.word	0x00000002
     2f4:	0000000c 	.word	0x0000000c
     2f8:	00000054 	.word	0x00000054
     2fc:	080032b4 	.word	0x080032b4
     300:	00000002 	.word	0x00000002
     304:	0000000c 	.word	0x0000000c
     308:	00000054 	.word	0x00000054
     30c:	080032b8 	.word	0x080032b8
     310:	00000002 	.word	0x00000002
     314:	0000000c 	.word	0x0000000c
     318:	00000054 	.word	0x00000054
     31c:	080032bc 	.word	0x080032bc
     320:	00000002 	.word	0x00000002
     324:	0000000c 	.word	0x0000000c
     328:	00000054 	.word	0x00000054
     32c:	080032c0 	.word	0x080032c0
     330:	00000002 	.word	0x00000002
     334:	0000000c 	.word	0x0000000c
     338:	00000054 	.word	0x00000054
     33c:	080032c4 	.word	0x080032c4
     340:	00000002 	.word	0x00000002
     344:	0000000c 	.word	0x0000000c
     348:	00000054 	.word	0x00000054
     34c:	080032c8 	.word	0x080032c8
     350:	00000002 	.word	0x00000002
     354:	0000000c 	.word	0x0000000c
     358:	00000054 	.word	0x00000054
     35c:	080032cc 	.word	0x080032cc
     360:	00000002 	.word	0x00000002
     364:	0000000c 	.word	0x0000000c
     368:	00000054 	.word	0x00000054
     36c:	080032d0 	.word	0x080032d0
     370:	00000002 	.word	0x00000002
     374:	0000000c 	.word	0x0000000c
     378:	00000054 	.word	0x00000054
     37c:	080032d4 	.word	0x080032d4
     380:	00000002 	.word	0x00000002
     384:	0000000c 	.word	0x0000000c
     388:	00000054 	.word	0x00000054
     38c:	080032d8 	.word	0x080032d8
     390:	00000002 	.word	0x00000002
     394:	0000000c 	.word	0x0000000c
     398:	00000054 	.word	0x00000054
     39c:	080032dc 	.word	0x080032dc
     3a0:	00000002 	.word	0x00000002
     3a4:	0000000c 	.word	0x0000000c
     3a8:	00000054 	.word	0x00000054
     3ac:	080032e0 	.word	0x080032e0
     3b0:	00000002 	.word	0x00000002
     3b4:	0000000c 	.word	0x0000000c
     3b8:	00000054 	.word	0x00000054
     3bc:	080032e4 	.word	0x080032e4
     3c0:	00000002 	.word	0x00000002
     3c4:	0000000c 	.word	0x0000000c
     3c8:	00000054 	.word	0x00000054
     3cc:	080032e8 	.word	0x080032e8
     3d0:	00000002 	.word	0x00000002
     3d4:	0000000c 	.word	0x0000000c
     3d8:	00000054 	.word	0x00000054
     3dc:	080032ec 	.word	0x080032ec
     3e0:	00000002 	.word	0x00000002
     3e4:	0000000c 	.word	0x0000000c
     3e8:	00000054 	.word	0x00000054
     3ec:	080032f0 	.word	0x080032f0
     3f0:	00000002 	.word	0x00000002
     3f4:	0000000c 	.word	0x0000000c
     3f8:	00000054 	.word	0x00000054
     3fc:	080032f4 	.word	0x080032f4
     400:	00000002 	.word	0x00000002
     404:	0000000c 	.word	0x0000000c
     408:	00000054 	.word	0x00000054
     40c:	080032f8 	.word	0x080032f8
     410:	00000002 	.word	0x00000002
     414:	0000000c 	.word	0x0000000c
     418:	00000054 	.word	0x00000054
     41c:	080032fc 	.word	0x080032fc
     420:	00000002 	.word	0x00000002
     424:	0000000c 	.word	0x0000000c
     428:	00000054 	.word	0x00000054
     42c:	08003300 	.word	0x08003300
     430:	00000002 	.word	0x00000002
     434:	0000000c 	.word	0x0000000c
     438:	00000054 	.word	0x00000054
     43c:	08003304 	.word	0x08003304
     440:	00000002 	.word	0x00000002
     444:	0000000c 	.word	0x0000000c
     448:	00000054 	.word	0x00000054
     44c:	08003308 	.word	0x08003308
     450:	00000002 	.word	0x00000002
     454:	0000000c 	.word	0x0000000c
     458:	00000054 	.word	0x00000054
     45c:	0800330c 	.word	0x0800330c
     460:	00000002 	.word	0x00000002
     464:	00000014 	.word	0x00000014
     468:	00000054 	.word	0x00000054
     46c:	08003310 	.word	0x08003310
     470:	0000000c 	.word	0x0000000c
     474:	42040e42 	.word	0x42040e42
     478:	018e080e 	.word	0x018e080e
     47c:	00000014 	.word	0x00000014
     480:	00000054 	.word	0x00000054
     484:	0800331c 	.word	0x0800331c
     488:	0000000c 	.word	0x0000000c
     48c:	42040e42 	.word	0x42040e42
     490:	018e080e 	.word	0x018e080e
     494:	00000014 	.word	0x00000014
     498:	00000054 	.word	0x00000054
     49c:	08003328 	.word	0x08003328
     4a0:	0000000c 	.word	0x0000000c
     4a4:	42040e42 	.word	0x42040e42
     4a8:	018e080e 	.word	0x018e080e
     4ac:	00000014 	.word	0x00000014
     4b0:	00000054 	.word	0x00000054
     4b4:	08003334 	.word	0x08003334
     4b8:	00000014 	.word	0x00000014
     4bc:	44040e42 	.word	0x44040e42
     4c0:	018e080e 	.word	0x018e080e
     4c4:	00000014 	.word	0x00000014
     4c8:	00000054 	.word	0x00000054
     4cc:	08003348 	.word	0x08003348
     4d0:	0000000c 	.word	0x0000000c
     4d4:	42040e42 	.word	0x42040e42
     4d8:	018e080e 	.word	0x018e080e
     4dc:	0000000c 	.word	0x0000000c
     4e0:	ffffffff 	.word	0xffffffff
     4e4:	7c010001 	.word	0x7c010001
     4e8:	000d0c0e 	.word	0x000d0c0e
     4ec:	0000000c 	.word	0x0000000c
     4f0:	000004dc 	.word	0x000004dc
     4f4:	08003354 	.word	0x08003354
     4f8:	00000030 	.word	0x00000030
     4fc:	00000014 	.word	0x00000014
     500:	000004dc 	.word	0x000004dc
     504:	08003384 	.word	0x08003384
     508:	00000014 	.word	0x00000014
     50c:	44040e42 	.word	0x44040e42
     510:	018e080e 	.word	0x018e080e
     514:	0000001c 	.word	0x0000001c
     518:	000004dc 	.word	0x000004dc
     51c:	08003398 	.word	0x08003398
     520:	000000f4 	.word	0x000000f4
     524:	42140e42 	.word	0x42140e42
     528:	018e200e 	.word	0x018e200e
     52c:	03860287 	.word	0x03860287
     530:	05840485 	.word	0x05840485
     534:	0000001c 	.word	0x0000001c
     538:	000004dc 	.word	0x000004dc
     53c:	0800348c 	.word	0x0800348c
     540:	0000006a 	.word	0x0000006a
     544:	46100e42 	.word	0x46100e42
     548:	018e180e 	.word	0x018e180e
     54c:	03850286 	.word	0x03850286
     550:	00000484 	.word	0x00000484
     554:	00000014 	.word	0x00000014
     558:	000004dc 	.word	0x000004dc
     55c:	080034f8 	.word	0x080034f8
     560:	00000084 	.word	0x00000084
     564:	42040e42 	.word	0x42040e42
     568:	018e080e 	.word	0x018e080e
     56c:	0000000c 	.word	0x0000000c
     570:	ffffffff 	.word	0xffffffff
     574:	7c010001 	.word	0x7c010001
     578:	000d0c0e 	.word	0x000d0c0e
     57c:	00000014 	.word	0x00000014
     580:	0000056c 	.word	0x0000056c
     584:	0800357c 	.word	0x0800357c
     588:	00000038 	.word	0x00000038
     58c:	8e080e42 	.word	0x8e080e42
     590:	00028401 	.word	0x00028401
     594:	00000014 	.word	0x00000014
     598:	0000056c 	.word	0x0000056c
     59c:	080035b4 	.word	0x080035b4
     5a0:	0000002c 	.word	0x0000002c
     5a4:	8e080e42 	.word	0x8e080e42
     5a8:	00028401 	.word	0x00028401
     5ac:	00000014 	.word	0x00000014
     5b0:	0000056c 	.word	0x0000056c
     5b4:	080035e0 	.word	0x080035e0
     5b8:	00000016 	.word	0x00000016
     5bc:	4a040e42 	.word	0x4a040e42
     5c0:	018e080e 	.word	0x018e080e
     5c4:	00000014 	.word	0x00000014
     5c8:	0000056c 	.word	0x0000056c
     5cc:	080035f8 	.word	0x080035f8
     5d0:	00000020 	.word	0x00000020
     5d4:	44040e42 	.word	0x44040e42
     5d8:	018e080e 	.word	0x018e080e
     5dc:	00000018 	.word	0x00000018
     5e0:	0000056c 	.word	0x0000056c
     5e4:	08003618 	.word	0x08003618
     5e8:	18          	.byte	0x18
     5e9:	00          	.byte	0x00
     5ea:	0000      	.short	0x0000
     5ec:	8e100e42 	.word	0x8e100e42
     5f0:	85028601 	.word	0x85028601
     5f4:	00048403 	.word	0x00048403
     5f8:	00000018 	.word	0x00000018
     5fc:	0000056c 	.word	0x0000056c
     600:	08003630 	.word	0x08003630
     604:	0000001a 	.word	0x0000001a
     608:	8e0c0e42 	.word	0x8e0c0e42
     60c:	84028501 	.word	0x84028501
     610:	100e4403 	.word	0x100e4403
     614:	0000001c 	.word	0x0000001c
     618:	0000056c 	.word	0x0000056c
     61c:	0800364c 	.word	0x0800364c
     620:	0000008c 	.word	0x0000008c
     624:	42100e42 	.word	0x42100e42
     628:	018e200e 	.word	0x018e200e
     62c:	03850286 	.word	0x03850286
     630:	00000484 	.word	0x00000484
     634:	0000000c 	.word	0x0000000c
     638:	ffffffff 	.word	0xffffffff
     63c:	7c010001 	.word	0x7c010001
     640:	000d0c0e 	.word	0x000d0c0e
     644:	00000018 	.word	0x00000018
     648:	00000634 	.word	0x00000634
     64c:	080036d8 	.word	0x080036d8
     650:	00000060 	.word	0x00000060
     654:	420c0e42 	.word	0x420c0e42
     658:	018e200e 	.word	0x018e200e
     65c:	03840285 	.word	0x03840285
     660:	00000014 	.word	0x00000014
     664:	00000634 	.word	0x00000634
     668:	08003738 	.word	0x08003738
     66c:	0000000c 	.word	0x0000000c
     670:	42040e42 	.word	0x42040e42
     674:	018e080e 	.word	0x018e080e
     678:	00000018 	.word	0x00000018
     67c:	00000634 	.word	0x00000634
     680:	08003744 	.word	0x08003744
     684:	00000038 	.word	0x00000038
     688:	440c0e42 	.word	0x440c0e42
     68c:	018e100e 	.word	0x018e100e
     690:	03840285 	.word	0x03840285
     694:	00000014 	.word	0x00000014
     698:	00000634 	.word	0x00000634
     69c:	0800377c 	.word	0x0800377c
     6a0:	00000044 	.word	0x00000044
     6a4:	8e080e42 	.word	0x8e080e42
     6a8:	00028401 	.word	0x00028401
     6ac:	00000018 	.word	0x00000018
     6b0:	00000634 	.word	0x00000634
     6b4:	080037c0 	.word	0x080037c0
     6b8:	00000078 	.word	0x00000078
     6bc:	5c0c0e46 	.word	0x5c0c0e46
     6c0:	018e100e 	.word	0x018e100e
     6c4:	03840285 	.word	0x03840285
     6c8:	00000018 	.word	0x00000018
     6cc:	00000634 	.word	0x00000634
     6d0:	08003838 	.word	0x08003838
     6d4:	0000008c 	.word	0x0000008c
     6d8:	680c0e42 	.word	0x680c0e42
     6dc:	018e100e 	.word	0x018e100e
     6e0:	03840285 	.word	0x03840285
     6e4:	0000000c 	.word	0x0000000c
     6e8:	ffffffff 	.word	0xffffffff
     6ec:	7c010001 	.word	0x7c010001
     6f0:	000d0c0e 	.word	0x000d0c0e
     6f4:	0000000c 	.word	0x0000000c
     6f8:	000006e4 	.word	0x000006e4
     6fc:	00000000 	.word	0x00000000
     700:	00000002 	.word	0x00000002
     704:	00000014 	.word	0x00000014
     708:	000006e4 	.word	0x000006e4
     70c:	00000000 	.word	0x00000000
     710:	00000030 	.word	0x00000030
     714:	8e080e42 	.word	0x8e080e42
     718:	00028401 	.word	0x00028401
     71c:	00000018 	.word	0x00000018
     720:	000006e4 	.word	0x000006e4
     724:	00000000 	.word	0x00000000
     728:	00000038 	.word	0x00000038
     72c:	8e0c0e42 	.word	0x8e0c0e42
     730:	84028501 	.word	0x84028501
     734:	100e5e03 	.word	0x100e5e03
     738:	00000014 	.word	0x00000014
     73c:	000006e4 	.word	0x000006e4
     740:	00000000 	.word	0x00000000
     744:	00000034 	.word	0x00000034
     748:	8e080e42 	.word	0x8e080e42
     74c:	00028401 	.word	0x00028401
     750:	00000014 	.word	0x00000014
     754:	000006e4 	.word	0x000006e4
     758:	00000000 	.word	0x00000000
     75c:	00000030 	.word	0x00000030
     760:	8e080e42 	.word	0x8e080e42
     764:	00028401 	.word	0x00028401
     768:	00000014 	.word	0x00000014
     76c:	000006e4 	.word	0x000006e4
     770:	00000000 	.word	0x00000000
     774:	0000001c 	.word	0x0000001c
     778:	48040e42 	.word	0x48040e42
     77c:	018e080e 	.word	0x018e080e
     780:	0000000c 	.word	0x0000000c
     784:	ffffffff 	.word	0xffffffff
     788:	7c010001 	.word	0x7c010001
     78c:	000d0c0e 	.word	0x000d0c0e
     790:	0000000c 	.word	0x0000000c
     794:	00000780 	.word	0x00000780
     798:	080038c4 	.word	0x080038c4
     79c:	00000008 	.word	0x00000008
     7a0:	00000018 	.word	0x00000018
     7a4:	00000780 	.word	0x00000780
     7a8:	080038cc 	.word	0x080038cc
     7ac:	0000008c 	.word	0x0000008c
     7b0:	42080e42 	.word	0x42080e42
     7b4:	018e200e 	.word	0x018e200e
     7b8:	00000284 	.word	0x00000284
     7bc:	00000014 	.word	0x00000014
     7c0:	00000780 	.word	0x00000780
     7c4:	08003958 	.word	0x08003958
     7c8:	00000260 	.word	0x00000260
     7cc:	8e080e42 	.word	0x8e080e42
     7d0:	00028401 	.word	0x00028401
     7d4:	0000000c 	.word	0x0000000c
     7d8:	ffffffff 	.word	0xffffffff
     7dc:	7c010001 	.word	0x7c010001
     7e0:	000d0c0e 	.word	0x000d0c0e
     7e4:	0000000c 	.word	0x0000000c
     7e8:	000007d4 	.word	0x000007d4
     7ec:	08003bb8 	.word	0x08003bb8
     7f0:	00000048 	.word	0x00000048
     7f4:	0000000c 	.word	0x0000000c
     7f8:	000007d4 	.word	0x000007d4
     7fc:	08003c00 	.word	0x08003c00
     800:	00000012 	.word	0x00000012
     804:	0000000c 	.word	0x0000000c
     808:	000007d4 	.word	0x000007d4
     80c:	08003c14 	.word	0x08003c14
     810:	00000014 	.word	0x00000014
     814:	0000000c 	.word	0x0000000c
     818:	000007d4 	.word	0x000007d4
     81c:	08003c28 	.word	0x08003c28
     820:	00000014 	.word	0x00000014
     824:	0000000c 	.word	0x0000000c
     828:	000007d4 	.word	0x000007d4
     82c:	08003c3c 	.word	0x08003c3c
     830:	00000016 	.word	0x00000016
     834:	0000000c 	.word	0x0000000c
     838:	000007d4 	.word	0x000007d4
     83c:	08003c54 	.word	0x08003c54
     840:	0000000a 	.word	0x0000000a
     844:	0000000c 	.word	0x0000000c
     848:	000007d4 	.word	0x000007d4
     84c:	08003c60 	.word	0x08003c60
     850:	0000000a 	.word	0x0000000a
     854:	0000000c 	.word	0x0000000c
     858:	000007d4 	.word	0x000007d4
     85c:	08003c6c 	.word	0x08003c6c
     860:	0000000a 	.word	0x0000000a
     864:	0000000c 	.word	0x0000000c
     868:	000007d4 	.word	0x000007d4
     86c:	08003c78 	.word	0x08003c78
     870:	0000000a 	.word	0x0000000a
     874:	0000000c 	.word	0x0000000c
     878:	000007d4 	.word	0x000007d4
     87c:	08003c84 	.word	0x08003c84
     880:	00000014 	.word	0x00000014
     884:	0000000c 	.word	0x0000000c
     888:	000007d4 	.word	0x000007d4
     88c:	08003c98 	.word	0x08003c98
     890:	0000000a 	.word	0x0000000a
     894:	0000000c 	.word	0x0000000c
     898:	000007d4 	.word	0x000007d4
     89c:	08003ca4 	.word	0x08003ca4
     8a0:	00000010 	.word	0x00000010
     8a4:	0000000c 	.word	0x0000000c
     8a8:	000007d4 	.word	0x000007d4
     8ac:	08003cb4 	.word	0x08003cb4
     8b0:	00000014 	.word	0x00000014
     8b4:	00000018 	.word	0x00000018
     8b8:	000007d4 	.word	0x000007d4
     8bc:	08003cc8 	.word	0x08003cc8
     8c0:	00000096 	.word	0x00000096
     8c4:	8e0c0e44 	.word	0x8e0c0e44
     8c8:	84028501 	.word	0x84028501
     8cc:	00000003 	.word	0x00000003
     8d0:	0000000c 	.word	0x0000000c
     8d4:	000007d4 	.word	0x000007d4
     8d8:	08003d60 	.word	0x08003d60
     8dc:	00000014 	.word	0x00000014
     8e0:	0000000c 	.word	0x0000000c
     8e4:	000007d4 	.word	0x000007d4
     8e8:	08003d74 	.word	0x08003d74
     8ec:	00000006 	.word	0x00000006
     8f0:	0000000c 	.word	0x0000000c
     8f4:	000007d4 	.word	0x000007d4
     8f8:	08003d7c 	.word	0x08003d7c
     8fc:	0000000c 	.word	0x0000000c
     900:	0000000c 	.word	0x0000000c
     904:	000007d4 	.word	0x000007d4
     908:	08003d88 	.word	0x08003d88
     90c:	00000014 	.word	0x00000014
     910:	0000000c 	.word	0x0000000c
     914:	000007d4 	.word	0x000007d4
     918:	08003d9c 	.word	0x08003d9c
     91c:	00000014 	.word	0x00000014
     920:	0000000c 	.word	0x0000000c
     924:	000007d4 	.word	0x000007d4
     928:	08003db0 	.word	0x08003db0
     92c:	0000000c 	.word	0x0000000c
     930:	0000000c 	.word	0x0000000c
     934:	000007d4 	.word	0x000007d4
     938:	08003dbc 	.word	0x08003dbc
     93c:	00000014 	.word	0x00000014
     940:	0000000c 	.word	0x0000000c
     944:	000007d4 	.word	0x000007d4
     948:	08003dd0 	.word	0x08003dd0
     94c:	00000014 	.word	0x00000014
     950:	0000000c 	.word	0x0000000c
     954:	000007d4 	.word	0x000007d4
     958:	08003de4 	.word	0x08003de4
     95c:	0000000a 	.word	0x0000000a
     960:	00000018 	.word	0x00000018
     964:	000007d4 	.word	0x000007d4
     968:	08003df0 	.word	0x08003df0
     96c:	00000062 	.word	0x00000062
     970:	8e0c0e44 	.word	0x8e0c0e44
     974:	84028501 	.word	0x84028501
     978:	00000003 	.word	0x00000003
     97c:	0000000c 	.word	0x0000000c
     980:	000007d4 	.word	0x000007d4
     984:	08003e54 	.word	0x08003e54
     988:	00000010 	.word	0x00000010
     98c:	00000010 	.word	0x00000010
     990:	000007d4 	.word	0x000007d4
     994:	08003e64 	.word	0x08003e64
     998:	00000008 	.word	0x00000008
     99c:	00080e42 	.word	0x00080e42
     9a0:	00000010 	.word	0x00000010
     9a4:	000007d4 	.word	0x000007d4
     9a8:	08003e6c 	.word	0x08003e6c
     9ac:	0000000e 	.word	0x0000000e
     9b0:	00080e42 	.word	0x00080e42
     9b4:	0000000c 	.word	0x0000000c
     9b8:	000007d4 	.word	0x000007d4
     9bc:	08003e7c 	.word	0x08003e7c
     9c0:	00000010 	.word	0x00000010
     9c4:	0000000c 	.word	0x0000000c
     9c8:	000007d4 	.word	0x000007d4
     9cc:	08003e8c 	.word	0x08003e8c
     9d0:	00000006 	.word	0x00000006
     9d4:	0000000c 	.word	0x0000000c
     9d8:	000007d4 	.word	0x000007d4
     9dc:	08003e94 	.word	0x08003e94
     9e0:	0000000c 	.word	0x0000000c
     9e4:	0000000c 	.word	0x0000000c
     9e8:	000007d4 	.word	0x000007d4
     9ec:	08003ea0 	.word	0x08003ea0
     9f0:	0000001c 	.word	0x0000001c
     9f4:	0000000c 	.word	0x0000000c
     9f8:	000007d4 	.word	0x000007d4
     9fc:	08003ebc 	.word	0x08003ebc
     a00:	0000000c 	.word	0x0000000c
     a04:	0000000c 	.word	0x0000000c
     a08:	000007d4 	.word	0x000007d4
     a0c:	08003ec8 	.word	0x08003ec8
     a10:	00000008 	.word	0x00000008
     a14:	0000000c 	.word	0x0000000c
     a18:	000007d4 	.word	0x000007d4
     a1c:	08003ed0 	.word	0x08003ed0
     a20:	0000001a 	.word	0x0000001a
     a24:	0000000c 	.word	0x0000000c
     a28:	000007d4 	.word	0x000007d4
     a2c:	08003eec 	.word	0x08003eec
     a30:	00000008 	.word	0x00000008
     a34:	00000014 	.word	0x00000014
     a38:	000007d4 	.word	0x000007d4
     a3c:	08003ef4 	.word	0x08003ef4
     a40:	00000058 	.word	0x00000058
     a44:	44040e42 	.word	0x44040e42
     a48:	018e100e 	.word	0x018e100e
     a4c:	0000000c 	.word	0x0000000c
     a50:	ffffffff 	.word	0xffffffff
     a54:	7c010001 	.word	0x7c010001
     a58:	000d0c0e 	.word	0x000d0c0e
     a5c:	0000000c 	.word	0x0000000c
     a60:	00000a4c 	.word	0x00000a4c
     a64:	08003f4c 	.word	0x08003f4c
     a68:	00000018 	.word	0x00000018
     a6c:	0000000c 	.word	0x0000000c
     a70:	00000a4c 	.word	0x00000a4c
     a74:	08003f64 	.word	0x08003f64
     a78:	00000018 	.word	0x00000018
     a7c:	0000000c 	.word	0x0000000c
     a80:	00000a4c 	.word	0x00000a4c
     a84:	08003f7c 	.word	0x08003f7c
     a88:	00000018 	.word	0x00000018
     a8c:	0000000c 	.word	0x0000000c
     a90:	00000a4c 	.word	0x00000a4c
     a94:	08003f94 	.word	0x08003f94
     a98:	00000018 	.word	0x00000018
     a9c:	0000000c 	.word	0x0000000c
     aa0:	00000a4c 	.word	0x00000a4c
     aa4:	08003fac 	.word	0x08003fac
     aa8:	00000010 	.word	0x00000010
     aac:	0000000c 	.word	0x0000000c
     ab0:	00000a4c 	.word	0x00000a4c
     ab4:	08003fbc 	.word	0x08003fbc
     ab8:	0000000c 	.word	0x0000000c
     abc:	0000000c 	.word	0x0000000c
     ac0:	00000a4c 	.word	0x00000a4c
     ac4:	08003fc8 	.word	0x08003fc8
     ac8:	0000000c 	.word	0x0000000c
     acc:	0000000c 	.word	0x0000000c
     ad0:	00000a4c 	.word	0x00000a4c
     ad4:	08003fd4 	.word	0x08003fd4
     ad8:	00000010 	.word	0x00000010
     adc:	0000000c 	.word	0x0000000c
     ae0:	00000a4c 	.word	0x00000a4c
     ae4:	08003fe4 	.word	0x08003fe4
     ae8:	00000010 	.word	0x00000010
     aec:	0000000c 	.word	0x0000000c
     af0:	00000a4c 	.word	0x00000a4c
     af4:	08003ff4 	.word	0x08003ff4
     af8:	0000001c 	.word	0x0000001c
     afc:	0000000c 	.word	0x0000000c
     b00:	00000a4c 	.word	0x00000a4c
     b04:	08004010 	.word	0x08004010
     b08:	00000020 	.word	0x00000020
     b0c:	0000000c 	.word	0x0000000c
     b10:	00000a4c 	.word	0x00000a4c
     b14:	08004030 	.word	0x08004030
     b18:	0000000c 	.word	0x0000000c
     b1c:	0000000c 	.word	0x0000000c
     b20:	00000a4c 	.word	0x00000a4c
     b24:	0800403c 	.word	0x0800403c
     b28:	0000002c 	.word	0x0000002c
     b2c:	00000018 	.word	0x00000018
     b30:	00000a4c 	.word	0x00000a4c
     b34:	08004068 	.word	0x08004068
     b38:	00000094 	.word	0x00000094
     b3c:	44080e42 	.word	0x44080e42
     b40:	018e100e 	.word	0x018e100e
     b44:	00000284 	.word	0x00000284
     b48:	0000001c 	.word	0x0000001c
     b4c:	00000a4c 	.word	0x00000a4c
     b50:	080040fc 	.word	0x080040fc
     b54:	0000005c 	.word	0x0000005c
     b58:	8e140e42 	.word	0x8e140e42
     b5c:	86028701 	.word	0x86028701
     b60:	84048503 	.word	0x84048503
     b64:	180e4605 	.word	0x180e4605
     b68:	00000018 	.word	0x00000018
     b6c:	00000a4c 	.word	0x00000a4c
     b70:	08004158 	.word	0x08004158
     b74:	0000009c 	.word	0x0000009c
     b78:	8e0c0e42 	.word	0x8e0c0e42
     b7c:	84028501 	.word	0x84028501
     b80:	100e4403 	.word	0x100e4403
     b84:	00000014 	.word	0x00000014
     b88:	00000a4c 	.word	0x00000a4c
     b8c:	080041f4 	.word	0x080041f4
     b90:	000000c0 	.word	0x000000c0
     b94:	8e080e42 	.word	0x8e080e42
     b98:	00028401 	.word	0x00028401
     b9c:	00000018 	.word	0x00000018
     ba0:	00000a4c 	.word	0x00000a4c
     ba4:	080042b4 	.word	0x080042b4
     ba8:	00000044 	.word	0x00000044
     bac:	8e100e42 	.word	0x8e100e42
     bb0:	85028601 	.word	0x85028601
     bb4:	00048403 	.word	0x00048403
     bb8:	00000018 	.word	0x00000018
     bbc:	00000a4c 	.word	0x00000a4c
     bc0:	080042f8 	.word	0x080042f8
     bc4:	00000038 	.word	0x00000038
     bc8:	8e100e42 	.word	0x8e100e42
     bcc:	85028601 	.word	0x85028601
     bd0:	00048403 	.word	0x00048403
     bd4:	00000018 	.word	0x00000018
     bd8:	00000a4c 	.word	0x00000a4c
     bdc:	08004330 	.word	0x08004330
     be0:	00000048 	.word	0x00000048
     be4:	8e100e42 	.word	0x8e100e42
     be8:	85028601 	.word	0x85028601
     bec:	00048403 	.word	0x00048403
     bf0:	00000014 	.word	0x00000014
     bf4:	00000a4c 	.word	0x00000a4c
     bf8:	08004378 	.word	0x08004378
     bfc:	00000078 	.word	0x00000078
     c00:	8e080e42 	.word	0x8e080e42
     c04:	00028401 	.word	0x00028401
     c08:	00000014 	.word	0x00000014
     c0c:	00000a4c 	.word	0x00000a4c
     c10:	080043f0 	.word	0x080043f0
     c14:	0000003c 	.word	0x0000003c
     c18:	8e080e42 	.word	0x8e080e42
     c1c:	00028401 	.word	0x00028401
     c20:	00000018 	.word	0x00000018
     c24:	00000a4c 	.word	0x00000a4c
     c28:	0800442c 	.word	0x0800442c
     c2c:	00000048 	.word	0x00000048
     c30:	8e0c0e42 	.word	0x8e0c0e42
     c34:	84028501 	.word	0x84028501
     c38:	100e4403 	.word	0x100e4403
     c3c:	0000000c 	.word	0x0000000c
     c40:	ffffffff 	.word	0xffffffff
     c44:	7c010001 	.word	0x7c010001
     c48:	000d0c0e 	.word	0x000d0c0e
     c4c:	0000001c 	.word	0x0000001c
     c50:	00000c3c 	.word	0x00000c3c
     c54:	08004474 	.word	0x08004474
     c58:	000000a6 	.word	0x000000a6
     c5c:	8e140e42 	.word	0x8e140e42
     c60:	86028701 	.word	0x86028701
     c64:	84048503 	.word	0x84048503
     c68:	200e5a05 	.word	0x200e5a05
     c6c:	0000000c 	.word	0x0000000c
     c70:	00000c3c 	.word	0x00000c3c
     c74:	0800451c 	.word	0x0800451c
     c78:	00000010 	.word	0x00000010
     c7c:	0000000c 	.word	0x0000000c
     c80:	00000c3c 	.word	0x00000c3c
     c84:	0800452c 	.word	0x0800452c
     c88:	0000000c 	.word	0x0000000c
     c8c:	0000000c 	.word	0x0000000c
     c90:	00000c3c 	.word	0x00000c3c
     c94:	08004538 	.word	0x08004538
     c98:	00000006 	.word	0x00000006
     c9c:	0000000c 	.word	0x0000000c
     ca0:	00000c3c 	.word	0x00000c3c
     ca4:	08004540 	.word	0x08004540
     ca8:	0000000c 	.word	0x0000000c
     cac:	0000000c 	.word	0x0000000c
     cb0:	00000c3c 	.word	0x00000c3c
     cb4:	0800454c 	.word	0x0800454c
     cb8:	00000006 	.word	0x00000006
     cbc:	0000000c 	.word	0x0000000c
     cc0:	00000c3c 	.word	0x00000c3c
     cc4:	08004554 	.word	0x08004554
     cc8:	00000004 	.word	0x00000004
     ccc:	0000000c 	.word	0x0000000c
     cd0:	00000c3c 	.word	0x00000c3c
     cd4:	08004558 	.word	0x08004558
     cd8:	00000004 	.word	0x00000004
     cdc:	0000000c 	.word	0x0000000c
     ce0:	00000c3c 	.word	0x00000c3c
     ce4:	0800455c 	.word	0x0800455c
     ce8:	0000000a 	.word	0x0000000a
     cec:	0000000c 	.word	0x0000000c
     cf0:	00000c3c 	.word	0x00000c3c
     cf4:	08004568 	.word	0x08004568
     cf8:	00000004 	.word	0x00000004
     cfc:	0000000c 	.word	0x0000000c
     d00:	00000c3c 	.word	0x00000c3c
     d04:	0800456c 	.word	0x0800456c
     d08:	00000010 	.word	0x00000010
     d0c:	0000000c 	.word	0x0000000c
     d10:	00000c3c 	.word	0x00000c3c
     d14:	0800457c 	.word	0x0800457c
     d18:	00000020 	.word	0x00000020
     d1c:	0000000c 	.word	0x0000000c
     d20:	00000c3c 	.word	0x00000c3c
     d24:	0800459c 	.word	0x0800459c
     d28:	0000000c 	.word	0x0000000c
     d2c:	00000018 	.word	0x00000018
     d30:	00000c3c 	.word	0x00000c3c
     d34:	080045a8 	.word	0x080045a8
     d38:	00000060 	.word	0x00000060
     d3c:	8e0c0e42 	.word	0x8e0c0e42
     d40:	84028501 	.word	0x84028501
     d44:	00000003 	.word	0x00000003
     d48:	00000014 	.word	0x00000014
     d4c:	00000c3c 	.word	0x00000c3c
     d50:	08004608 	.word	0x08004608
     d54:	00000034 	.word	0x00000034
     d58:	8e080e42 	.word	0x8e080e42
     d5c:	00028401 	.word	0x00028401
     d60:	00000014 	.word	0x00000014
     d64:	00000c3c 	.word	0x00000c3c
     d68:	0800463c 	.word	0x0800463c
     d6c:	00000018 	.word	0x00000018
     d70:	46040e42 	.word	0x46040e42
     d74:	018e080e 	.word	0x018e080e
     d78:	00000014 	.word	0x00000014
     d7c:	00000c3c 	.word	0x00000c3c
     d80:	08004654 	.word	0x08004654
     d84:	000000a8 	.word	0x000000a8
     d88:	44040e42 	.word	0x44040e42
     d8c:	018e100e 	.word	0x018e100e
     d90:	0000000c 	.word	0x0000000c
     d94:	ffffffff 	.word	0xffffffff
     d98:	7c010001 	.word	0x7c010001
     d9c:	000d0c0e 	.word	0x000d0c0e
     da0:	0000000c 	.word	0x0000000c
     da4:	00000d90 	.word	0x00000d90
     da8:	080046fc 	.word	0x080046fc
     dac:	00000034 	.word	0x00000034
     db0:	0000000c 	.word	0x0000000c
     db4:	00000d90 	.word	0x00000d90
     db8:	08004730 	.word	0x08004730
     dbc:	00000030 	.word	0x00000030
     dc0:	0000000c 	.word	0x0000000c
     dc4:	00000d90 	.word	0x00000d90
     dc8:	08004760 	.word	0x08004760
     dcc:	00000014 	.word	0x00000014
     dd0:	00000018 	.word	0x00000018
     dd4:	00000d90 	.word	0x00000d90
     dd8:	08004774 	.word	0x08004774
     ddc:	0000007c 	.word	0x0000007c
     de0:	8e0c0e42 	.word	0x8e0c0e42
     de4:	84028501 	.word	0x84028501
     de8:	00000003 	.word	0x00000003
     dec:	0000000c 	.word	0x0000000c
     df0:	00000d90 	.word	0x00000d90
     df4:	080047f0 	.word	0x080047f0
     df8:	0000000c 	.word	0x0000000c
     dfc:	0000000c 	.word	0x0000000c
     e00:	00000d90 	.word	0x00000d90
     e04:	080047fc 	.word	0x080047fc
     e08:	00000018 	.word	0x00000018
     e0c:	0000000c 	.word	0x0000000c
     e10:	00000d90 	.word	0x00000d90
     e14:	08004814 	.word	0x08004814
     e18:	00000024 	.word	0x00000024
     e1c:	0000000c 	.word	0x0000000c
     e20:	00000d90 	.word	0x00000d90
     e24:	08004838 	.word	0x08004838
     e28:	0000000c 	.word	0x0000000c
     e2c:	0000000c 	.word	0x0000000c
     e30:	00000d90 	.word	0x00000d90
     e34:	08004844 	.word	0x08004844
     e38:	00000018 	.word	0x00000018
     e3c:	0000000c 	.word	0x0000000c
     e40:	00000d90 	.word	0x00000d90
     e44:	0800485c 	.word	0x0800485c
     e48:	00000010 	.word	0x00000010
     e4c:	0000000c 	.word	0x0000000c
     e50:	00000d90 	.word	0x00000d90
     e54:	0800486c 	.word	0x0800486c
     e58:	00000024 	.word	0x00000024
     e5c:	0000000c 	.word	0x0000000c
     e60:	00000d90 	.word	0x00000d90
     e64:	08004890 	.word	0x08004890
     e68:	0000000c 	.word	0x0000000c
     e6c:	0000000c 	.word	0x0000000c
     e70:	00000d90 	.word	0x00000d90
     e74:	0800489c 	.word	0x0800489c
     e78:	00000014 	.word	0x00000014
     e7c:	0000000c 	.word	0x0000000c
     e80:	00000d90 	.word	0x00000d90
     e84:	080048b0 	.word	0x080048b0
     e88:	00000010 	.word	0x00000010
     e8c:	0000000c 	.word	0x0000000c
     e90:	00000d90 	.word	0x00000d90
     e94:	080048c0 	.word	0x080048c0
     e98:	00000010 	.word	0x00000010
     e9c:	0000000c 	.word	0x0000000c
     ea0:	00000d90 	.word	0x00000d90
     ea4:	080048d0 	.word	0x080048d0
     ea8:	0000001c 	.word	0x0000001c
     eac:	0000000c 	.word	0x0000000c
     eb0:	00000d90 	.word	0x00000d90
     eb4:	080048ec 	.word	0x080048ec
     eb8:	00000028 	.word	0x00000028
     ebc:	00000014 	.word	0x00000014
     ec0:	00000d90 	.word	0x00000d90
     ec4:	08004914 	.word	0x08004914
     ec8:	00000058 	.word	0x00000058
     ecc:	8e080e42 	.word	0x8e080e42
     ed0:	00028401 	.word	0x00028401
     ed4:	0000000c 	.word	0x0000000c
     ed8:	00000d90 	.word	0x00000d90
     edc:	0800496c 	.word	0x0800496c
     ee0:	00000020 	.word	0x00000020
     ee4:	0000000c 	.word	0x0000000c
     ee8:	00000d90 	.word	0x00000d90
     eec:	0800498c 	.word	0x0800498c
     ef0:	00000018 	.word	0x00000018
     ef4:	0000000c 	.word	0x0000000c
     ef8:	00000d90 	.word	0x00000d90
     efc:	080049a4 	.word	0x080049a4
     f00:	00000018 	.word	0x00000018
     f04:	0000000c 	.word	0x0000000c
     f08:	00000d90 	.word	0x00000d90
     f0c:	080049bc 	.word	0x080049bc
     f10:	00000020 	.word	0x00000020
     f14:	0000000c 	.word	0x0000000c
     f18:	00000d90 	.word	0x00000d90
     f1c:	080049dc 	.word	0x080049dc
     f20:	00000044 	.word	0x00000044
     f24:	0000000c 	.word	0x0000000c
     f28:	00000d90 	.word	0x00000d90
     f2c:	08004a20 	.word	0x08004a20
     f30:	00000014 	.word	0x00000014
     f34:	00000014 	.word	0x00000014
     f38:	00000d90 	.word	0x00000d90
     f3c:	08004a34 	.word	0x08004a34
     f40:	0000000c 	.word	0x0000000c
     f44:	42040e42 	.word	0x42040e42
     f48:	018e080e 	.word	0x018e080e
     f4c:	00000014 	.word	0x00000014
     f50:	00000d90 	.word	0x00000d90
     f54:	08004a40 	.word	0x08004a40
     f58:	0000000e 	.word	0x0000000e
     f5c:	44040e42 	.word	0x44040e42
     f60:	018e080e 	.word	0x018e080e
     f64:	00000014 	.word	0x00000014
     f68:	00000d90 	.word	0x00000d90
     f6c:	08004a50 	.word	0x08004a50
     f70:	0000000c 	.word	0x0000000c
     f74:	42040e42 	.word	0x42040e42
     f78:	018e080e 	.word	0x018e080e
     f7c:	00000014 	.word	0x00000014
     f80:	00000d90 	.word	0x00000d90
     f84:	08004a5c 	.word	0x08004a5c
     f88:	0000000c 	.word	0x0000000c
     f8c:	42040e42 	.word	0x42040e42
     f90:	018e080e 	.word	0x018e080e
     f94:	00000014 	.word	0x00000014
     f98:	00000d90 	.word	0x00000d90
     f9c:	08004a68 	.word	0x08004a68
     fa0:	0000000c 	.word	0x0000000c
     fa4:	42040e42 	.word	0x42040e42
     fa8:	018e080e 	.word	0x018e080e
     fac:	00000014 	.word	0x00000014
     fb0:	00000d90 	.word	0x00000d90
     fb4:	08004a74 	.word	0x08004a74
     fb8:	0000000c 	.word	0x0000000c
     fbc:	42040e42 	.word	0x42040e42
     fc0:	018e080e 	.word	0x018e080e
     fc4:	0000000c 	.word	0x0000000c
     fc8:	ffffffff 	.word	0xffffffff
     fcc:	7c010001 	.word	0x7c010001
     fd0:	000d0c0e 	.word	0x000d0c0e
     fd4:	0000000c 	.word	0x0000000c
     fd8:	00000fc4 	.word	0x00000fc4
     fdc:	08004a80 	.word	0x08004a80
     fe0:	0000000c 	.word	0x0000000c
     fe4:	0000000c 	.word	0x0000000c
     fe8:	00000fc4 	.word	0x00000fc4
     fec:	08004a8c 	.word	0x08004a8c
     ff0:	0000000c 	.word	0x0000000c
     ff4:	0000000c 	.word	0x0000000c
     ff8:	00000fc4 	.word	0x00000fc4
     ffc:	08004a98 	.word	0x08004a98
    1000:	00000014 	.word	0x00000014
    1004:	0000000c 	.word	0x0000000c
    1008:	00000fc4 	.word	0x00000fc4
    100c:	08004aac 	.word	0x08004aac
    1010:	0000000c 	.word	0x0000000c
    1014:	0000000c 	.word	0x0000000c
    1018:	00000fc4 	.word	0x00000fc4
    101c:	08004ab8 	.word	0x08004ab8
    1020:	00000014 	.word	0x00000014
    1024:	0000000c 	.word	0x0000000c
    1028:	00000fc4 	.word	0x00000fc4
    102c:	08004acc 	.word	0x08004acc
    1030:	00000010 	.word	0x00000010
    1034:	00000014 	.word	0x00000014
    1038:	00000fc4 	.word	0x00000fc4
    103c:	08004adc 	.word	0x08004adc
    1040:	00000034 	.word	0x00000034
    1044:	44040e44 	.word	0x44040e44
    1048:	018e080e 	.word	0x018e080e
    104c:	00000014 	.word	0x00000014
    1050:	00000fc4 	.word	0x00000fc4
    1054:	08004b10 	.word	0x08004b10
    1058:	00000038 	.word	0x00000038
    105c:	44040e44 	.word	0x44040e44
    1060:	018e080e 	.word	0x018e080e
    1064:	00000014 	.word	0x00000014
    1068:	00000fc4 	.word	0x00000fc4
    106c:	08004b48 	.word	0x08004b48
    1070:	00000018 	.word	0x00000018
    1074:	8e080e42 	.word	0x8e080e42
    1078:	00028401 	.word	0x00028401
    107c:	0000000c 	.word	0x0000000c
    1080:	ffffffff 	.word	0xffffffff
    1084:	7c010001 	.word	0x7c010001
    1088:	000d0c0e 	.word	0x000d0c0e
    108c:	0000000c 	.word	0x0000000c
    1090:	0000107c 	.word	0x0000107c
    1094:	08004b60 	.word	0x08004b60
    1098:	00000040 	.word	0x00000040
    109c:	0000000c 	.word	0x0000000c
    10a0:	0000107c 	.word	0x0000107c
    10a4:	08004ba0 	.word	0x08004ba0
    10a8:	00000034 	.word	0x00000034
    10ac:	00000010 	.word	0x00000010
    10b0:	0000107c 	.word	0x0000107c
    10b4:	08004bd4 	.word	0x08004bd4
    10b8:	00000030 	.word	0x00000030
    10bc:	00080e42 	.word	0x00080e42
    10c0:	0000000c 	.word	0x0000000c
    10c4:	0000107c 	.word	0x0000107c
    10c8:	08004c04 	.word	0x08004c04
    10cc:	00000014 	.word	0x00000014
    10d0:	0000000c 	.word	0x0000000c
    10d4:	0000107c 	.word	0x0000107c
    10d8:	08004c18 	.word	0x08004c18
    10dc:	0000000c 	.word	0x0000000c
    10e0:	0000000c 	.word	0x0000000c
    10e4:	0000107c 	.word	0x0000107c
    10e8:	08004c24 	.word	0x08004c24
    10ec:	00000014 	.word	0x00000014
    10f0:	0000000c 	.word	0x0000000c
    10f4:	0000107c 	.word	0x0000107c
    10f8:	08004c38 	.word	0x08004c38
    10fc:	0000000c 	.word	0x0000000c
    1100:	0000000c 	.word	0x0000000c
    1104:	0000107c 	.word	0x0000107c
    1108:	08004c44 	.word	0x08004c44
    110c:	00000014 	.word	0x00000014
    1110:	0000000c 	.word	0x0000000c
    1114:	0000107c 	.word	0x0000107c
    1118:	08004c58 	.word	0x08004c58
    111c:	00000010 	.word	0x00000010
    1120:	0000000c 	.word	0x0000000c
    1124:	0000107c 	.word	0x0000107c
    1128:	08004c68 	.word	0x08004c68
    112c:	00000014 	.word	0x00000014
    1130:	0000000c 	.word	0x0000000c
    1134:	0000107c 	.word	0x0000107c
    1138:	08004c7c 	.word	0x08004c7c
    113c:	00000014 	.word	0x00000014
    1140:	0000000c 	.word	0x0000000c
    1144:	0000107c 	.word	0x0000107c
    1148:	08004c90 	.word	0x08004c90
    114c:	00000014 	.word	0x00000014
    1150:	0000000c 	.word	0x0000000c
    1154:	0000107c 	.word	0x0000107c
    1158:	08004ca4 	.word	0x08004ca4
    115c:	0000001c 	.word	0x0000001c
    1160:	0000000c 	.word	0x0000000c
    1164:	0000107c 	.word	0x0000107c
    1168:	08004cc0 	.word	0x08004cc0
    116c:	0000000c 	.word	0x0000000c
    1170:	0000000c 	.word	0x0000000c
    1174:	0000107c 	.word	0x0000107c
    1178:	08004ccc 	.word	0x08004ccc
    117c:	00000014 	.word	0x00000014
    1180:	0000000c 	.word	0x0000000c
    1184:	0000107c 	.word	0x0000107c
    1188:	08004ce0 	.word	0x08004ce0
    118c:	00000020 	.word	0x00000020
    1190:	0000000c 	.word	0x0000000c
    1194:	0000107c 	.word	0x0000107c
    1198:	08004d00 	.word	0x08004d00
    119c:	0000000c 	.word	0x0000000c
    11a0:	0000000c 	.word	0x0000000c
    11a4:	0000107c 	.word	0x0000107c
    11a8:	08004d0c 	.word	0x08004d0c
    11ac:	00000010 	.word	0x00000010
    11b0:	0000000c 	.word	0x0000000c
    11b4:	0000107c 	.word	0x0000107c
    11b8:	08004d1c 	.word	0x08004d1c
    11bc:	0000000c 	.word	0x0000000c
    11c0:	0000000c 	.word	0x0000000c
    11c4:	0000107c 	.word	0x0000107c
    11c8:	08004d28 	.word	0x08004d28
    11cc:	000000b8 	.word	0x000000b8
    11d0:	0000000c 	.word	0x0000000c
    11d4:	0000107c 	.word	0x0000107c
    11d8:	08004de0 	.word	0x08004de0
    11dc:	0000001c 	.word	0x0000001c
    11e0:	0000000c 	.word	0x0000000c
    11e4:	0000107c 	.word	0x0000107c
    11e8:	08004dfc 	.word	0x08004dfc
    11ec:	0000001c 	.word	0x0000001c
    11f0:	0000000c 	.word	0x0000000c
    11f4:	0000107c 	.word	0x0000107c
    11f8:	08004e18 	.word	0x08004e18
    11fc:	0000001c 	.word	0x0000001c
    1200:	0000000c 	.word	0x0000000c
    1204:	0000107c 	.word	0x0000107c
    1208:	08004e34 	.word	0x08004e34
    120c:	0000001c 	.word	0x0000001c
    1210:	0000000c 	.word	0x0000000c
    1214:	0000107c 	.word	0x0000107c
    1218:	08004e50 	.word	0x08004e50
    121c:	0000001c 	.word	0x0000001c
    1220:	0000000c 	.word	0x0000000c
    1224:	0000107c 	.word	0x0000107c
    1228:	08004e6c 	.word	0x08004e6c
    122c:	0000000c 	.word	0x0000000c
    1230:	0000000c 	.word	0x0000000c
    1234:	0000107c 	.word	0x0000107c
    1238:	08004e78 	.word	0x08004e78
    123c:	0000000c 	.word	0x0000000c
    1240:	0000000c 	.word	0x0000000c
    1244:	0000107c 	.word	0x0000107c
    1248:	08004e84 	.word	0x08004e84
    124c:	0000000c 	.word	0x0000000c
    1250:	0000000c 	.word	0x0000000c
    1254:	0000107c 	.word	0x0000107c
    1258:	08004e90 	.word	0x08004e90
    125c:	00000044 	.word	0x00000044
    1260:	0000000c 	.word	0x0000000c
    1264:	0000107c 	.word	0x0000107c
    1268:	08004ed4 	.word	0x08004ed4
    126c:	00000010 	.word	0x00000010
    1270:	0000000c 	.word	0x0000000c
    1274:	0000107c 	.word	0x0000107c
    1278:	08004ee4 	.word	0x08004ee4
    127c:	00000014 	.word	0x00000014
    1280:	0000000c 	.word	0x0000000c
    1284:	0000107c 	.word	0x0000107c
    1288:	08004ef8 	.word	0x08004ef8
    128c:	0000000c 	.word	0x0000000c
    1290:	0000000c 	.word	0x0000000c
    1294:	ffffffff 	.word	0xffffffff
    1298:	7c010001 	.word	0x7c010001
    129c:	000d0c0e 	.word	0x000d0c0e
    12a0:	0000000c 	.word	0x0000000c
    12a4:	00001290 	.word	0x00001290
    12a8:	08004f04 	.word	0x08004f04
    12ac:	0000001c 	.word	0x0000001c
    12b0:	0000000c 	.word	0x0000000c
    12b4:	00001290 	.word	0x00001290
    12b8:	08004f20 	.word	0x08004f20
    12bc:	0000000c 	.word	0x0000000c
    12c0:	0000000c 	.word	0x0000000c
    12c4:	00001290 	.word	0x00001290
    12c8:	08004f2c 	.word	0x08004f2c
    12cc:	0000002c 	.word	0x0000002c
    12d0:	0000000c 	.word	0x0000000c
    12d4:	00001290 	.word	0x00001290
    12d8:	08004f58 	.word	0x08004f58
    12dc:	0000001c 	.word	0x0000001c
    12e0:	0000000c 	.word	0x0000000c
    12e4:	00001290 	.word	0x00001290
    12e8:	08004f74 	.word	0x08004f74
    12ec:	0000000c 	.word	0x0000000c
    12f0:	0000000c 	.word	0x0000000c
    12f4:	00001290 	.word	0x00001290
    12f8:	08004f80 	.word	0x08004f80
    12fc:	00000028 	.word	0x00000028
    1300:	0000000c 	.word	0x0000000c
    1304:	ffffffff 	.word	0xffffffff
    1308:	7c010001 	.word	0x7c010001
    130c:	000d0c0e 	.word	0x000d0c0e
    1310:	00000010 	.word	0x00000010
    1314:	00001300 	.word	0x00001300
    1318:	08004fa8 	.word	0x08004fa8
    131c:	00000054 	.word	0x00000054
    1320:	00080e44 	.word	0x00080e44
    1324:	0000001c 	.word	0x0000001c
    1328:	00001300 	.word	0x00001300
    132c:	08004ffc 	.word	0x08004ffc
    1330:	000000b0 	.word	0x000000b0
    1334:	8e140e54 	.word	0x8e140e54
    1338:	86028701 	.word	0x86028701
    133c:	84048503 	.word	0x84048503
    1340:	200e7605 	.word	0x200e7605
    1344:	00000020 	.word	0x00000020
    1348:	00001300 	.word	0x00001300
    134c:	080050ac 	.word	0x080050ac
    1350:	000000b8 	.word	0x000000b8
    1354:	8e140e44 	.word	0x8e140e44
    1358:	86028701 	.word	0x86028701
    135c:	84048503 	.word	0x84048503
    1360:	0e400205 	.word	0x0e400205
    1364:	00000020 	.word	0x00000020
    1368:	00000020 	.word	0x00000020
    136c:	00001300 	.word	0x00001300
    1370:	08005164 	.word	0x08005164
    1374:	000000b4 	.word	0x000000b4
    1378:	8e140e44 	.word	0x8e140e44
    137c:	86028701 	.word	0x86028701
    1380:	84048503 	.word	0x84048503
    1384:	0e400205 	.word	0x0e400205
    1388:	00000020 	.word	0x00000020
    138c:	0000001c 	.word	0x0000001c
    1390:	00001300 	.word	0x00001300
    1394:	08005218 	.word	0x08005218
    1398:	00000094 	.word	0x00000094
    139c:	4e140e44 	.word	0x4e140e44
    13a0:	018e280e 	.word	0x018e280e
    13a4:	03860287 	.word	0x03860287
    13a8:	05840485 	.word	0x05840485
    13ac:	00000018 	.word	0x00000018
    13b0:	00001300 	.word	0x00001300
    13b4:	080052ac 	.word	0x080052ac
    13b8:	0000016c 	.word	0x0000016c
    13bc:	8e0c0e44 	.word	0x8e0c0e44
    13c0:	84028501 	.word	0x84028501
    13c4:	00000003 	.word	0x00000003
    13c8:	0000001c 	.word	0x0000001c
    13cc:	00001300 	.word	0x00001300
    13d0:	08005418 	.word	0x08005418
    13d4:	0000015a 	.word	0x0000015a
    13d8:	8e140e44 	.word	0x8e140e44
    13dc:	86028701 	.word	0x86028701
    13e0:	84048503 	.word	0x84048503
    13e4:	00000005 	.word	0x00000005
    13e8:	0000000c 	.word	0x0000000c
    13ec:	00001300 	.word	0x00001300
    13f0:	08005574 	.word	0x08005574
    13f4:	00000022 	.word	0x00000022
    13f8:	0000000c 	.word	0x0000000c
    13fc:	00001300 	.word	0x00001300
    1400:	08005598 	.word	0x08005598
    1404:	00000016 	.word	0x00000016
    1408:	0000000c 	.word	0x0000000c
    140c:	00001300 	.word	0x00001300
    1410:	080055b0 	.word	0x080055b0
    1414:	00000016 	.word	0x00000016
    1418:	0000000c 	.word	0x0000000c
    141c:	00001300 	.word	0x00001300
    1420:	080055c8 	.word	0x080055c8
    1424:	00000018 	.word	0x00000018
    1428:	0000000c 	.word	0x0000000c
    142c:	00001300 	.word	0x00001300
    1430:	080055e0 	.word	0x080055e0
    1434:	00000014 	.word	0x00000014
    1438:	0000000c 	.word	0x0000000c
    143c:	00001300 	.word	0x00001300
    1440:	080055f4 	.word	0x080055f4
    1444:	0000001a 	.word	0x0000001a
    1448:	0000000c 	.word	0x0000000c
    144c:	00001300 	.word	0x00001300
    1450:	08005610 	.word	0x08005610
    1454:	0000001c 	.word	0x0000001c
    1458:	0000000c 	.word	0x0000000c
    145c:	00001300 	.word	0x00001300
    1460:	0800562c 	.word	0x0800562c
    1464:	00000018 	.word	0x00000018
    1468:	0000000c 	.word	0x0000000c
    146c:	00001300 	.word	0x00001300
    1470:	08005644 	.word	0x08005644
    1474:	00000004 	.word	0x00000004
    1478:	0000000c 	.word	0x0000000c
    147c:	00001300 	.word	0x00001300
    1480:	08005648 	.word	0x08005648
    1484:	00000008 	.word	0x00000008
    1488:	0000000c 	.word	0x0000000c
    148c:	1300      	.short	0x1300
    148e:	0000      	.short	0x0000
    1490:	08005650 	.word	0x08005650
    1494:	00000018 	.word	0x00000018
    1498:	0000000c 	.word	0x0000000c
    149c:	00001300 	.word	0x00001300
    14a0:	08005668 	.word	0x08005668
    14a4:	0000000e 	.word	0x0000000e
    14a8:	0000000c 	.word	0x0000000c
    14ac:	00001300 	.word	0x00001300
    14b0:	08005678 	.word	0x08005678
    14b4:	0000001a 	.word	0x0000001a
    14b8:	00000014 	.word	0x00000014
    14bc:	00001300 	.word	0x00001300
    14c0:	08005694 	.word	0x08005694
    14c4:	00000092 	.word	0x00000092
    14c8:	8e080e42 	.word	0x8e080e42
    14cc:	00028401 	.word	0x00028401
    14d0:	0000000c 	.word	0x0000000c
    14d4:	00001300 	.word	0x00001300
    14d8:	08005728 	.word	0x08005728
    14dc:	00000028 	.word	0x00000028
    14e0:	0000000c 	.word	0x0000000c
    14e4:	00001300 	.word	0x00001300
    14e8:	08005750 	.word	0x08005750
    14ec:	00000022 	.word	0x00000022
    14f0:	0000000c 	.word	0x0000000c
    14f4:	00001300 	.word	0x00001300
    14f8:	08005774 	.word	0x08005774
    14fc:	00000018 	.word	0x00000018
    1500:	0000000c 	.word	0x0000000c
    1504:	00001300 	.word	0x00001300
    1508:	0800578c 	.word	0x0800578c
    150c:	00000006 	.word	0x00000006
    1510:	0000000c 	.word	0x0000000c
    1514:	00001300 	.word	0x00001300
    1518:	08005794 	.word	0x08005794
    151c:	00000010 	.word	0x00000010
    1520:	0000000c 	.word	0x0000000c
    1524:	00001300 	.word	0x00001300
    1528:	080057a4 	.word	0x080057a4
    152c:	00000010 	.word	0x00000010
    1530:	00000018 	.word	0x00000018
    1534:	00001300 	.word	0x00001300
    1538:	080057b4 	.word	0x080057b4
    153c:	00000046 	.word	0x00000046
    1540:	8e0c0e46 	.word	0x8e0c0e46
    1544:	84028501 	.word	0x84028501
    1548:	00000003 	.word	0x00000003
    154c:	0000000c 	.word	0x0000000c
    1550:	00001300 	.word	0x00001300
    1554:	080057fc 	.word	0x080057fc
    1558:	00000010 	.word	0x00000010
    155c:	0000000c 	.word	0x0000000c
    1560:	00001300 	.word	0x00001300
    1564:	0800580c 	.word	0x0800580c
    1568:	00000014 	.word	0x00000014
    156c:	0000000c 	.word	0x0000000c
    1570:	00001300 	.word	0x00001300
    1574:	08005820 	.word	0x08005820
    1578:	00000010 	.word	0x00000010
    157c:	0000000c 	.word	0x0000000c
    1580:	00001300 	.word	0x00001300
    1584:	08005830 	.word	0x08005830
    1588:	00000014 	.word	0x00000014
    158c:	0000000c 	.word	0x0000000c
    1590:	00001300 	.word	0x00001300
    1594:	08005844 	.word	0x08005844
    1598:	0000001a 	.word	0x0000001a
    159c:	0000000c 	.word	0x0000000c
    15a0:	00001300 	.word	0x00001300
    15a4:	08005860 	.word	0x08005860
    15a8:	0000001a 	.word	0x0000001a
    15ac:	0000000c 	.word	0x0000000c
    15b0:	00001300 	.word	0x00001300
    15b4:	0800587c 	.word	0x0800587c
    15b8:	0000001a 	.word	0x0000001a
    15bc:	0000000c 	.word	0x0000000c
    15c0:	00001300 	.word	0x00001300
    15c4:	08005898 	.word	0x08005898
    15c8:	0000001a 	.word	0x0000001a
    15cc:	0000000c 	.word	0x0000000c
    15d0:	00001300 	.word	0x00001300
    15d4:	080058b4 	.word	0x080058b4
    15d8:	00000010 	.word	0x00000010
    15dc:	0000000c 	.word	0x0000000c
    15e0:	00001300 	.word	0x00001300
    15e4:	080058c4 	.word	0x080058c4
    15e8:	00000014 	.word	0x00000014
    15ec:	0000000c 	.word	0x0000000c
    15f0:	00001300 	.word	0x00001300
    15f4:	080058d8 	.word	0x080058d8
    15f8:	00000010 	.word	0x00000010
    15fc:	0000000c 	.word	0x0000000c
    1600:	00001300 	.word	0x00001300
    1604:	080058e8 	.word	0x080058e8
    1608:	00000014 	.word	0x00000014
    160c:	0000000c 	.word	0x0000000c
    1610:	00001300 	.word	0x00001300
    1614:	080058fc 	.word	0x080058fc
    1618:	00000010 	.word	0x00000010
    161c:	0000000c 	.word	0x0000000c
    1620:	00001300 	.word	0x00001300
    1624:	0800590c 	.word	0x0800590c
    1628:	00000014 	.word	0x00000014
    162c:	0000000c 	.word	0x0000000c
    1630:	00001300 	.word	0x00001300
    1634:	08005920 	.word	0x08005920
    1638:	00000010 	.word	0x00000010
    163c:	0000000c 	.word	0x0000000c
    1640:	00001300 	.word	0x00001300
    1644:	08005930 	.word	0x08005930
    1648:	00000014 	.word	0x00000014
    164c:	0000000c 	.word	0x0000000c
    1650:	00001300 	.word	0x00001300
    1654:	08005944 	.word	0x08005944
    1658:	00000010 	.word	0x00000010
    165c:	0000000c 	.word	0x0000000c
    1660:	00001300 	.word	0x00001300
    1664:	08005954 	.word	0x08005954
    1668:	00000010 	.word	0x00000010
    166c:	0000000c 	.word	0x0000000c
    1670:	00001300 	.word	0x00001300
    1674:	08005964 	.word	0x08005964
    1678:	00000010 	.word	0x00000010
    167c:	0000000c 	.word	0x0000000c
    1680:	00001300 	.word	0x00001300
    1684:	08005974 	.word	0x08005974
    1688:	00000010 	.word	0x00000010
    168c:	0000000c 	.word	0x0000000c
    1690:	00001300 	.word	0x00001300
    1694:	08005984 	.word	0x08005984
    1698:	00000010 	.word	0x00000010
    169c:	0000000c 	.word	0x0000000c
    16a0:	00001300 	.word	0x00001300
    16a4:	08005994 	.word	0x08005994
    16a8:	00000010 	.word	0x00000010
    16ac:	0000000c 	.word	0x0000000c
    16b0:	00001300 	.word	0x00001300
    16b4:	080059a4 	.word	0x080059a4
    16b8:	00000014 	.word	0x00000014
    16bc:	0000000c 	.word	0x0000000c
    16c0:	00001300 	.word	0x00001300
    16c4:	080059b8 	.word	0x080059b8
    16c8:	00000014 	.word	0x00000014
    16cc:	0000000c 	.word	0x0000000c
    16d0:	00001300 	.word	0x00001300
    16d4:	080059cc 	.word	0x080059cc
    16d8:	00000014 	.word	0x00000014
    16dc:	0000000c 	.word	0x0000000c
    16e0:	00001300 	.word	0x00001300
    16e4:	080059e0 	.word	0x080059e0
    16e8:	00000014 	.word	0x00000014
    16ec:	0000000c 	.word	0x0000000c
    16f0:	00001300 	.word	0x00001300
    16f4:	080059f4 	.word	0x080059f4
    16f8:	00000014 	.word	0x00000014
    16fc:	0000000c 	.word	0x0000000c
    1700:	00001300 	.word	0x00001300
    1704:	08005a08 	.word	0x08005a08
    1708:	00000020 	.word	0x00000020
    170c:	0000000c 	.word	0x0000000c
    1710:	00001300 	.word	0x00001300
    1714:	08005a28 	.word	0x08005a28
    1718:	00000020 	.word	0x00000020
    171c:	00000010 	.word	0x00000010
    1720:	00001300 	.word	0x00001300
    1724:	08005a48 	.word	0x08005a48
    1728:	00000068 	.word	0x00000068
    172c:	00080e4a 	.word	0x00080e4a
    1730:	0000000c 	.word	0x0000000c
    1734:	00001300 	.word	0x00001300
    1738:	08005ab0 	.word	0x08005ab0
    173c:	0000001a 	.word	0x0000001a
    1740:	0000000c 	.word	0x0000000c
    1744:	00001300 	.word	0x00001300
    1748:	08005acc 	.word	0x08005acc
    174c:	0000001a 	.word	0x0000001a
    1750:	0000000c 	.word	0x0000000c
    1754:	00001300 	.word	0x00001300
    1758:	08005ae8 	.word	0x08005ae8
    175c:	0000001a 	.word	0x0000001a
    1760:	0000000c 	.word	0x0000000c
    1764:	00001300 	.word	0x00001300
    1768:	08005b04 	.word	0x08005b04
    176c:	00000016 	.word	0x00000016
    1770:	0000000c 	.word	0x0000000c
    1774:	00001300 	.word	0x00001300
    1778:	08005b1c 	.word	0x08005b1c
    177c:	00000016 	.word	0x00000016
    1780:	0000000c 	.word	0x0000000c
    1784:	00001300 	.word	0x00001300
    1788:	08005b34 	.word	0x08005b34
    178c:	00000016 	.word	0x00000016
    1790:	0000000c 	.word	0x0000000c
    1794:	00001300 	.word	0x00001300
    1798:	08005b4c 	.word	0x08005b4c
    179c:	00000016 	.word	0x00000016
    17a0:	0000000c 	.word	0x0000000c
    17a4:	00001300 	.word	0x00001300
    17a8:	08005b64 	.word	0x08005b64
    17ac:	00000004 	.word	0x00000004
    17b0:	0000000c 	.word	0x0000000c
    17b4:	00001300 	.word	0x00001300
    17b8:	08005b68 	.word	0x08005b68
    17bc:	00000004 	.word	0x00000004
    17c0:	0000000c 	.word	0x0000000c
    17c4:	00001300 	.word	0x00001300
    17c8:	08005b6c 	.word	0x08005b6c
    17cc:	00000004 	.word	0x00000004
    17d0:	0000000c 	.word	0x0000000c
    17d4:	00001300 	.word	0x00001300
    17d8:	08005b70 	.word	0x08005b70
    17dc:	00000004 	.word	0x00000004
    17e0:	0000000c 	.word	0x0000000c
    17e4:	00001300 	.word	0x00001300
    17e8:	08005b74 	.word	0x08005b74
    17ec:	00000004 	.word	0x00000004
    17f0:	0000000c 	.word	0x0000000c
    17f4:	00001300 	.word	0x00001300
    17f8:	08005b78 	.word	0x08005b78
    17fc:	00000006 	.word	0x00000006
    1800:	0000000c 	.word	0x0000000c
    1804:	00001300 	.word	0x00001300
    1808:	08005b80 	.word	0x08005b80
    180c:	00000016 	.word	0x00000016
    1810:	0000000c 	.word	0x0000000c
    1814:	00001300 	.word	0x00001300
    1818:	08005b98 	.word	0x08005b98
    181c:	0000001a 	.word	0x0000001a
    1820:	0000000c 	.word	0x0000000c
    1824:	00001300 	.word	0x00001300
    1828:	08005bb4 	.word	0x08005bb4
    182c:	00000016 	.word	0x00000016
    1830:	0000000c 	.word	0x0000000c
    1834:	00001300 	.word	0x00001300
    1838:	08005bcc 	.word	0x08005bcc
    183c:	0000001a 	.word	0x0000001a
    1840:	0000000c 	.word	0x0000000c
    1844:	00001300 	.word	0x00001300
    1848:	08005be8 	.word	0x08005be8
    184c:	00000010 	.word	0x00000010
    1850:	0000000c 	.word	0x0000000c
    1854:	00001300 	.word	0x00001300
    1858:	08005bf8 	.word	0x08005bf8
    185c:	00000006 	.word	0x00000006
    1860:	0000000c 	.word	0x0000000c
    1864:	00001300 	.word	0x00001300
    1868:	00          	.byte	0x00
    1869:	5c          	.byte	0x5c
    186a:	0800      	.short	0x0800
    186c:	00000006 	.word	0x00000006
    1870:	0000000c 	.word	0x0000000c
    1874:	00001300 	.word	0x00001300
    1878:	08005c08 	.word	0x08005c08
    187c:	00000006 	.word	0x00000006
    1880:	0000000c 	.word	0x0000000c
    1884:	00001300 	.word	0x00001300
    1888:	08005c10 	.word	0x08005c10
    188c:	00000008 	.word	0x00000008
    1890:	0000000c 	.word	0x0000000c
    1894:	00001300 	.word	0x00001300
    1898:	08005c18 	.word	0x08005c18
    189c:	00000006 	.word	0x00000006
    18a0:	0000000c 	.word	0x0000000c
    18a4:	00001300 	.word	0x00001300
    18a8:	08005c20 	.word	0x08005c20
    18ac:	00000006 	.word	0x00000006
    18b0:	0000000c 	.word	0x0000000c
    18b4:	00001300 	.word	0x00001300
    18b8:	08005c28 	.word	0x08005c28
    18bc:	0000000c 	.word	0x0000000c
    18c0:	0000000c 	.word	0x0000000c
    18c4:	00001300 	.word	0x00001300
    18c8:	08005c34 	.word	0x08005c34
    18cc:	0000000a 	.word	0x0000000a
    18d0:	0000000c 	.word	0x0000000c
    18d4:	00001300 	.word	0x00001300
    18d8:	08005c40 	.word	0x08005c40
    18dc:	00000018 	.word	0x00000018
    18e0:	0000000c 	.word	0x0000000c
    18e4:	00001300 	.word	0x00001300
    18e8:	08005c58 	.word	0x08005c58
    18ec:	0000000a 	.word	0x0000000a
    18f0:	00000014 	.word	0x00000014
    18f4:	00001300 	.word	0x00001300
    18f8:	08005c64 	.word	0x08005c64
    18fc:	000000cc 	.word	0x000000cc
    1900:	44040e42 	.word	0x44040e42
    1904:	018e100e 	.word	0x018e100e
    1908:	0000000c 	.word	0x0000000c
    190c:	ffffffff 	.word	0xffffffff
    1910:	7c010001 	.word	0x7c010001
    1914:	000d0c0e 	.word	0x000d0c0e
    1918:	0000000c 	.word	0x0000000c
    191c:	00001908 	.word	0x00001908
    1920:	08005d30 	.word	0x08005d30
    1924:	0000001e 	.word	0x0000001e
    1928:	0000000c 	.word	0x0000000c
    192c:	00001908 	.word	0x00001908
    1930:	08005d50 	.word	0x08005d50
    1934:	00000028 	.word	0x00000028
    1938:	0000000c 	.word	0x0000000c
    193c:	00001908 	.word	0x00001908
    1940:	08005d78 	.word	0x08005d78
    1944:	0000000e 	.word	0x0000000e
    1948:	0000000c 	.word	0x0000000c
    194c:	00001908 	.word	0x00001908
    1950:	08005d88 	.word	0x08005d88
    1954:	0000001a 	.word	0x0000001a
    1958:	00000010 	.word	0x00000010
    195c:	00001908 	.word	0x00001908
    1960:	08005da4 	.word	0x08005da4
    1964:	0000003e 	.word	0x0000003e
    1968:	00080e4e 	.word	0x00080e4e
    196c:	0000000c 	.word	0x0000000c
    1970:	00001908 	.word	0x00001908
    1974:	08005de4 	.word	0x08005de4
    1978:	00000018 	.word	0x00000018
    197c:	0000000c 	.word	0x0000000c
    1980:	00001908 	.word	0x00001908
    1984:	08005dfc 	.word	0x08005dfc
    1988:	00000016 	.word	0x00000016
    198c:	0000000c 	.word	0x0000000c
    1990:	00001908 	.word	0x00001908
    1994:	08005e14 	.word	0x08005e14
    1998:	00000016 	.word	0x00000016
    199c:	0000000c 	.word	0x0000000c
    19a0:	00001908 	.word	0x00001908
    19a4:	08005e2c 	.word	0x08005e2c
    19a8:	0000001a 	.word	0x0000001a
    19ac:	0000000c 	.word	0x0000000c
    19b0:	00001908 	.word	0x00001908
    19b4:	08005e48 	.word	0x08005e48
    19b8:	00000016 	.word	0x00000016
    19bc:	0000000c 	.word	0x0000000c
    19c0:	00001908 	.word	0x00001908
    19c4:	08005e60 	.word	0x08005e60
    19c8:	0000001a 	.word	0x0000001a
    19cc:	0000000c 	.word	0x0000000c
    19d0:	00001908 	.word	0x00001908
    19d4:	08005e7c 	.word	0x08005e7c
    19d8:	00000008 	.word	0x00000008
    19dc:	0000000c 	.word	0x0000000c
    19e0:	00001908 	.word	0x00001908
    19e4:	08005e84 	.word	0x08005e84
    19e8:	00000008 	.word	0x00000008
    19ec:	0000000c 	.word	0x0000000c
    19f0:	00001908 	.word	0x00001908
    19f4:	08005e8c 	.word	0x08005e8c
    19f8:	0000000c 	.word	0x0000000c
    19fc:	0000000c 	.word	0x0000000c
    1a00:	00001908 	.word	0x00001908
    1a04:	08005e98 	.word	0x08005e98
    1a08:	00000012 	.word	0x00000012
    1a0c:	0000000c 	.word	0x0000000c
    1a10:	00001908 	.word	0x00001908
    1a14:	08005eac 	.word	0x08005eac
    1a18:	00000012 	.word	0x00000012
    1a1c:	0000000c 	.word	0x0000000c
    1a20:	00001908 	.word	0x00001908
    1a24:	08005ec0 	.word	0x08005ec0
    1a28:	0000001a 	.word	0x0000001a
    1a2c:	0000000c 	.word	0x0000000c
    1a30:	00001908 	.word	0x00001908
    1a34:	08005edc 	.word	0x08005edc
    1a38:	0000001a 	.word	0x0000001a
    1a3c:	0000000c 	.word	0x0000000c
    1a40:	00001908 	.word	0x00001908
    1a44:	08005ef8 	.word	0x08005ef8
    1a48:	0000001a 	.word	0x0000001a
    1a4c:	0000000c 	.word	0x0000000c
    1a50:	00001908 	.word	0x00001908
    1a54:	08005f14 	.word	0x08005f14
    1a58:	00000016 	.word	0x00000016
    1a5c:	0000000c 	.word	0x0000000c
    1a60:	00001908 	.word	0x00001908
    1a64:	08005f2c 	.word	0x08005f2c
    1a68:	0000001a 	.word	0x0000001a
    1a6c:	0000000c 	.word	0x0000000c
    1a70:	00001908 	.word	0x00001908
    1a74:	08005f48 	.word	0x08005f48
    1a78:	0000000c 	.word	0x0000000c
    1a7c:	0000000c 	.word	0x0000000c
    1a80:	00001908 	.word	0x00001908
    1a84:	08005f54 	.word	0x08005f54
    1a88:	0000000a 	.word	0x0000000a
    1a8c:	0000000c 	.word	0x0000000c
    1a90:	00001908 	.word	0x00001908
    1a94:	08005f60 	.word	0x08005f60
    1a98:	0000004a 	.word	0x0000004a
    1a9c:	0000000c 	.word	0x0000000c
    1aa0:	00001908 	.word	0x00001908
    1aa4:	08005fac 	.word	0x08005fac
    1aa8:	00000010 	.word	0x00000010
    1aac:	0000001c 	.word	0x0000001c
    1ab0:	00001908 	.word	0x00001908
    1ab4:	08005fbc 	.word	0x08005fbc
    1ab8:	0000009c 	.word	0x0000009c
    1abc:	8e100e54 	.word	0x8e100e54
    1ac0:	85028601 	.word	0x85028601
    1ac4:	6c048403 	.word	0x6c048403
    1ac8:	0000300e 	.word	0x0000300e
    1acc:	00000014 	.word	0x00000014
    1ad0:	00001908 	.word	0x00001908
    1ad4:	08006058 	.word	0x08006058
    1ad8:	00000094 	.word	0x00000094
    1adc:	44040e42 	.word	0x44040e42
    1ae0:	018e100e 	.word	0x018e100e
    1ae4:	0000000c 	.word	0x0000000c
    1ae8:	ffffffff 	.word	0xffffffff
    1aec:	7c010001 	.word	0x7c010001
    1af0:	000d0c0e 	.word	0x000d0c0e
    1af4:	00000018 	.word	0x00000018
    1af8:	00001ae4 	.word	0x00001ae4
    1afc:	0800615c 	.word	0x0800615c
    1b00:	00000054 	.word	0x00000054
    1b04:	000d0946 	.word	0x000d0946
    1b08:	8e080e44 	.word	0x8e080e44
    1b0c:	00028d01 	.word	0x00028d01
    1b10:	0000000c 	.word	0x0000000c
    1b14:	ffffffff 	.word	0xffffffff
    1b18:	7c010001 	.word	0x7c010001
    1b1c:	000d0c0e 	.word	0x000d0c0e
    1b20:	00000014 	.word	0x00000014
    1b24:	00001b10 	.word	0x00001b10
    1b28:	00000000 	.word	0x00000000
    1b2c:	00000028 	.word	0x00000028
    1b30:	4c040e44 	.word	0x4c040e44
    1b34:	018e080e 	.word	0x018e080e
    1b38:	0000000c 	.word	0x0000000c
    1b3c:	ffffffff 	.word	0xffffffff
    1b40:	7c010001 	.word	0x7c010001
    1b44:	000d0c0e 	.word	0x000d0c0e
    1b48:	0000000c 	.word	0x0000000c
    1b4c:	00001b38 	.word	0x00001b38
    1b50:	00000000 	.word	0x00000000
    1b54:	00000030 	.word	0x00000030
    1b58:	0000000c 	.word	0x0000000c
    1b5c:	ffffffff 	.word	0xffffffff
    1b60:	7c010001 	.word	0x7c010001
    1b64:	000d0c0e 	.word	0x000d0c0e
    1b68:	00000018 	.word	0x00000018
    1b6c:	00001b58 	.word	0x00001b58
    1b70:	00000000 	.word	0x00000000
    1b74:	00000048 	.word	0x00000048
    1b78:	8e100e44 	.word	0x8e100e44
    1b7c:	85028601 	.word	0x85028601
    1b80:	00048403 	.word	0x00048403
    1b84:	00000018 	.word	0x00000018
    1b88:	00001b58 	.word	0x00001b58
    1b8c:	00000000 	.word	0x00000000
    1b90:	00000080 	.word	0x00000080
    1b94:	8e100e44 	.word	0x8e100e44
    1b98:	85028601 	.word	0x85028601
    1b9c:	00048403 	.word	0x00048403
    1ba0:	0000000c 	.word	0x0000000c
    1ba4:	ffffffff 	.word	0xffffffff
    1ba8:	7c010001 	.word	0x7c010001
    1bac:	000d0c0e 	.word	0x000d0c0e
    1bb0:	00000014 	.word	0x00000014
    1bb4:	00001ba0 	.word	0x00001ba0
    1bb8:	00000000 	.word	0x00000000
    1bbc:	000000d0 	.word	0x000000d0
    1bc0:	85080e48 	.word	0x85080e48
    1bc4:	00028401 	.word	0x00028401
    1bc8:	0000000c 	.word	0x0000000c
    1bcc:	ffffffff 	.word	0xffffffff
    1bd0:	7c010001 	.word	0x7c010001
    1bd4:	000d0c0e 	.word	0x000d0c0e
    1bd8:	0000001c 	.word	0x0000001c
    1bdc:	00001bc8 	.word	0x00001bc8
    1be0:	00000000 	.word	0x00000000
    1be4:	0000009c 	.word	0x0000009c
    1be8:	88140e48 	.word	0x88140e48
    1bec:	86028701 	.word	0x86028701
    1bf0:	84048503 	.word	0x84048503
    1bf4:	00000005 	.word	0x00000005
    1bf8:	0000000c 	.word	0x0000000c
    1bfc:	ffffffff 	.word	0xffffffff
    1c00:	7c010001 	.word	0x7c010001
    1c04:	000d0c0e 	.word	0x000d0c0e
    1c08:	00000024 	.word	0x00000024
    1c0c:	00001bf8 	.word	0x00001bf8
    1c10:	00000000 	.word	0x00000000
    1c14:	0000010c 	.word	0x0000010c
    1c18:	8e240e44 	.word	0x8e240e44
    1c1c:	8a028b01 	.word	0x8a028b01
    1c20:	88048903 	.word	0x88048903
    1c24:	86068705 	.word	0x86068705
    1c28:	84088507 	.word	0x84088507
    1c2c:	300e4c09 	.word	0x300e4c09

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	20554e47 	subscs	r4, r5, r7, asr #28
       4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
       8:	00302e33 	eorseq	r2, r0, r3, lsr lr
       c:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
      10:	414d4400 	cmpmi	sp, r0, lsl #8
      14:	69640052 	stmdbvs	r4!, {r1, r4, r6}^
      18:	43006666 	movwmi	r6, #1638	; 0x666
      1c:	31524d43 	cmpcc	r2, r3, asr #26
      20:	4d434300 	stclmi	3, cr4, [r3]
      24:	53003252 	movwpl	r3, #594	; 0x252
      28:	0052434d 	subseq	r4, r2, sp, asr #6
      2c:	69547767 	ldmdbvs	r4, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
      30:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
      34:	616c6544 	cmnvs	ip, r4, asr #10
      38:	616d0079 	smcvs	53257
      3c:	73006e69 	movwvc	r6, #3689	; 0xe69
      40:	74726f68 	ldrbtvc	r6, [r2], #-3944
      44:	746e6920 	strbtvc	r6, [lr], #-2336
      48:	6e616800 	cdpvs	8, 6, cr6, cr1, cr0, {0}
      4c:	45520073 	ldrbmi	r0, [r2, #-115]
      50:	56524553 	undefined
      54:	00324445 	eorseq	r4, r2, r5, asr #8
      58:	45534552 	ldrbmi	r4, [r3, #-1362]
      5c:	44455652 	strbmi	r5, [r5], #-1618
      60:	5f5f0034 	svcpl	0x005f0034
      64:	5f525349 	svcpl	0x00525349
      68:	414c4544 	cmpmi	ip, r4, asr #10
      6c:	6c660059 	stclvs	0, cr0, [r6], #-356
      70:	0074616f 	rsbseq	r6, r4, pc, ror #2
      74:	64756142 	ldrbtvs	r6, [r5], #-322
      78:	65746172 	ldrbvs	r6, [r4, #-370]!
      7c:	0043505f 	subeq	r5, r3, pc, asr r0
      80:	31524343 	cmpcc	r2, r3, asr #6
      84:	52434300 	subpl	r4, r3, #0	; 0x0
      88:	43430032 	movtmi	r0, #12338	; 0x3032
      8c:	43003352 	movwmi	r3, #850	; 0x352
      90:	00345243 	eorseq	r5, r4, r3, asr #4
      94:	45534552 	ldrbmi	r4, [r3, #-1362]
      98:	44455652 	strbmi	r5, [r5], #-1618
      9c:	42003731 	andmi	r3, r0, #12845056	; 0xc40000
      a0:	00525253 	subseq	r5, r2, r3, asr r2
      a4:	49545f5f 	ldmdbmi	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
      a8:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^
      ac:	44005253 	strmi	r5, [r0], #-595
      b0:	525f4c58 	subspl	r4, pc, #22528	; 0x5800
      b4:	6f635f58 	svcvs	0x00635f58
      b8:	75625f6d 	strbvc	r5, [r2, #-3949]!
      bc:	6e750066 	cdpvs	0, 7, cr0, cr5, cr6, {3}
      c0:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
      c4:	63206465 	teqvs	r0, #1694498816	; 0x65000000
      c8:	00726168 	rsbseq	r6, r2, r8, ror #2
      cc:	45534552 	ldrbmi	r4, [r3, #-1362]
      d0:	44455652 	strbmi	r5, [r5], #-1618
      d4:	52003031 	andpl	r3, r0, #49	; 0x31
      d8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      dc:	31444556 	cmpcc	r4, r6, asr r5
      e0:	45520031 	ldrbmi	r0, [r2, #-49]
      e4:	56524553 	undefined
      e8:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
      ec:	53455200 	movtpl	r5, #20992	; 0x5200
      f0:	45565245 	ldrbmi	r5, [r6, #-581]
      f4:	00333144 	eorseq	r3, r3, r4, asr #2
      f8:	45534552 	ldrbmi	r4, [r3, #-1362]
      fc:	44455652 	strbmi	r5, [r5], #-1618
     100:	52003431 	andpl	r3, r0, #822083584	; 0x31000000
     104:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     108:	31444556 	cmpcc	r4, r6, asr r5
     10c:	45520035 	ldrbmi	r0, [r2, #-53]
     110:	56524553 	undefined
     114:	36314445 	ldrtcc	r4, [r1], -r5, asr #8
     118:	53455200 	movtpl	r5, #20992	; 0x5200
     11c:	45565245 	ldrbmi	r5, [r6, #-581]
     120:	00383144 	eorseq	r3, r8, r4, asr #2
     124:	45534552 	ldrbmi	r4, [r3, #-1362]
     128:	44455652 	strbmi	r5, [r5], #-1618
     12c:	53003931 	movwpl	r3, #2353	; 0x931
     130:	454c4143 	strbmi	r4, [ip, #-323]
     134:	45494400 	strbmi	r4, [r9, #-1024]
     138:	68730052 	ldmdavs	r3!, {r1, r4, r6}^
     13c:	2074726f 	rsbscs	r7, r4, pc, ror #4
     140:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     144:	64656e67 	strbtvs	r6, [r5], #-3687
     148:	746e6920 	strbtvc	r6, [lr], #-2336
     14c:	54444200 	strbpl	r4, [r4], #-512
     150:	65740052 	ldrbvs	r0, [r4, #-82]!
     154:	4441706d 	strbmi	r7, [r1], #-109
     158:	73657243 	cmnvc	r5, #805306372	; 0x30000004
     15c:	43444100 	movtmi	r4, #16640	; 0x4100
     160:	5f736572 	svcpl	0x00736572
     164:	00667562 	rsbeq	r7, r6, r2, ror #10
     168:	45534552 	ldrbmi	r4, [r3, #-1362]
     16c:	44455652 	strbmi	r5, [r5], #-1618
     170:	45520030 	ldrbmi	r0, [r2, #-48]
     174:	56524553 	undefined
     178:	00314445 	eorseq	r4, r1, r5, asr #8
     17c:	45534552 	ldrbmi	r4, [r3, #-1362]
     180:	44455652 	strbmi	r5, [r5], #-1618
     184:	61420033 	cmpvs	r2, r3, lsr r0
     188:	61726475 	cmnvs	r2, r5, ror r4
     18c:	445f6574 	ldrbmi	r6, [pc], #1396	; 194 <_Minimum_Stack_Size+0x94>
     190:	52004c58 	andpl	r4, r0, #22528	; 0x5800
     194:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     198:	35444556 	strbcc	r4, [r4, #-1366]
     19c:	53455200 	movtpl	r5, #20992	; 0x5200
     1a0:	45565245 	ldrbmi	r5, [r6, #-581]
     1a4:	52003644 	andpl	r3, r0, #71303168	; 0x4400000
     1a8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1ac:	37444556 	smlsldcc	r4, r4, r6, r5
     1b0:	53455200 	movtpl	r5, #20992	; 0x5200
     1b4:	45565245 	ldrbmi	r5, [r6, #-581]
     1b8:	52003844 	andpl	r3, r0, #4456448	; 0x440000
     1bc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1c0:	39444556 	stmdbcc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     1c4:	5c3a4300 	ldcpl	3, cr4, [sl]
     1c8:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     1cc:	6f6d5c73 	svcvs	0x006d5c73
     1d0:	6e657472 	mcrvs	4, 3, r7, cr5, cr2, {3}
     1d4:	636f445c 	cmnvs	pc, #1543503872	; 0x5c000000
     1d8:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
     1dc:	4d5c7374 	ldclmi	3, cr7, [ip, #-464]
     1e0:	6c75646f 	cfldrdvs	mvd6, [r5], #-444
     1e4:	72207261 	eorvc	r7, r0, #268435462	; 0x10000006
     1e8:	746f626f 	strbtvc	r6, [pc], #623	; 1f0 <_Minimum_Stack_Size+0xf0>
     1ec:	5c736369 	ldclpl	3, cr6, [r3], #-420
     1f0:	6b736154 	blvs	1cd8748 <__Stack_Size+0x1cd8348>
     1f4:	68575c31 	ldmdavs	r7, {r0, r4, r5, sl, fp, ip, lr}^
     1f8:	656c6565 	strbvs	r6, [ip, #-1381]!
     1fc:	626f5264 	rsbvs	r5, pc, #1073741830	; 0x40000006
     200:	6552746f 	ldrbvs	r7, [r2, #-1135]
     204:	65746f6d 	ldrbvs	r6, [r4, #-3949]!
     208:	746e6f43 	strbtvc	r6, [lr], #-3907
     20c:	566c6f72 	uqsub16pl	r6, ip, r2
     210:	6f640031 	svcvs	0x00640031
     214:	656c6275 	strbvs	r6, [ip, #-629]!
     218:	50504100 	subspl	r4, r0, r0, lsl #2
     21c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     220:	69616d2f 	stmdbvs	r1!, {r0, r1, r2, r3, r5, r8, sl, fp, sp, lr}^
     224:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     228:	524b434c 	subpl	r4, fp, #805306369	; 0x30000001
     22c:	43324900 	teqmi	r2, #0	; 0x0
     230:	52455f31 	subpl	r5, r5, #196	; 0xc4
     234:	5152495f 	cmppl	r2, pc, asr r9
     238:	646e6148 	strbtvs	r6, [lr], #-328
     23c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     240:	2f505041 	svccs	0x00505041
     244:	2f637273 	svccs	0x00637273
     248:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     24c:	30316632 	eorscc	r6, r1, r2, lsr r6
     250:	74695f78 	strbtvc	r5, [r9], #-3960
     254:	5400632e 	strpl	r6, [r0], #-814
     258:	5f314d49 	svcpl	0x00314d49
     25c:	5f4b5242 	svcpl	0x004b5242
     260:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     264:	6c646e61 	stclvs	14, cr6, [r4], #-388
     268:	54007265 	strpl	r7, [r0], #-613
     26c:	5f314d49 	svcpl	0x00314d49
     270:	5f475254 	svcpl	0x00475254
     274:	5f4d4f43 	svcpl	0x004d4f43
     278:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     27c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     280:	55007265 	strpl	r7, [r0, #-613]
     284:	65676173 	strbvs	r6, [r7, #-371]!
     288:	6c756146 	ldfvse	f6, [r5], #-280
     28c:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     290:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     294:	44006e6f 	strmi	r6, [r0], #-3695
     298:	5f31414d 	svcpl	0x0031414d
     29c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     2a0:	356c656e 	strbcc	r6, [ip, #-1390]!
     2a4:	5152495f 	cmppl	r2, pc, asr r9
     2a8:	646e6148 	strbtvs	r6, [lr], #-328
     2ac:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2b0:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
     2b4:	5152495f 	cmppl	r2, pc, asr r9
     2b8:	646e6148 	strbtvs	r6, [lr], #-328
     2bc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2c0:	5f435452 	svcpl	0x00435452
     2c4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2c8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2cc:	54007265 	strpl	r7, [r0], #-613
     2d0:	5f334d49 	svcpl	0x00334d49
     2d4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2d8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2dc:	46007265 	strmi	r7, [r0], -r5, ror #4
     2e0:	5f434d53 	svcpl	0x00434d53
     2e4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2e8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2ec:	53007265 	movwpl	r7, #613	; 0x265
     2f0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     2f4:	61486b63 	cmpvs	r8, r3, ror #22
     2f8:	656c646e 	strbvs	r6, [ip, #-1134]!
     2fc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     300:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^
     304:	61485152 	cmpvs	r8, r2, asr r1
     308:	656c646e 	strbvs	r6, [ip, #-1134]!
     30c:	53550072 	cmppl	r5, #114	; 0x72
     310:	6b615742 	blvs	1856020 <__Stack_Size+0x1855c20>
     314:	5f705565 	svcpl	0x00705565
     318:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     31c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     320:	54007265 	strpl	r7, [r0], #-613
     324:	5f354d49 	svcpl	0x00354d49
     328:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     32c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     330:	53007265 	movwpl	r7, #613	; 0x265
     334:	5f314950 	svcpl	0x00314950
     338:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     33c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     340:	42007265 	andmi	r7, r0, #1342177286	; 0x50000006
     344:	61467375 	cmpvs	r6, r5, ror r3
     348:	45746c75 	ldrbmi	r6, [r4, #-3189]!
     34c:	70656378 	rsbvc	r6, r5, r8, ror r3
     350:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     354:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     358:	52495f32 	subpl	r5, r9, #200	; 0xc8
     35c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     360:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     364:	42535500 	subsmi	r5, r3, #0	; 0x0
     368:	5f50485f 	svcpl	0x0050485f
     36c:	5f4e4143 	svcpl	0x004e4143
     370:	495f5854 	ldmdbmi	pc, {r2, r4, r6, fp, ip, lr}^
     374:	61485152 	cmpvs	r8, r2, asr r1
     378:	656c646e 	strbvs	r6, [ip, #-1134]!
     37c:	50530072 	subspl	r0, r3, r2, ror r0
     380:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^
     384:	61485152 	cmpvs	r8, r2, asr r1
     388:	656c646e 	strbvs	r6, [ip, #-1134]!
     38c:	56500072 	undefined
     390:	52495f44 	subpl	r5, r9, #272	; 0x110
     394:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     398:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     39c:	4d495400 	cfstrdmi	mvd5, [r9]
     3a0:	43435f31 	movtmi	r5, #16177	; 0x3f31
     3a4:	5152495f 	cmppl	r2, pc, asr r9
     3a8:	646e6148 	strbtvs	r6, [lr], #-328
     3ac:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3b0:	54524155 	ldrbpl	r4, [r2], #-341
     3b4:	52495f34 	subpl	r5, r9, #208	; 0xd0
     3b8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3bc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3c0:	43444100 	movtmi	r4, #16640	; 0x4100
     3c4:	5f325f31 	svcpl	0x00325f31
     3c8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3cc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3d0:	55007265 	strpl	r7, [r0, #-613]
     3d4:	35545241 	ldrbcc	r5, [r4, #-577]
     3d8:	5152495f 	cmppl	r2, pc, asr r9
     3dc:	646e6148 	strbtvs	r6, [lr], #-328
     3e0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3e4:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     3e8:	6168435f 	cmnvs	r8, pc, asr r3
     3ec:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     3f0:	52495f31 	subpl	r5, r9, #196	; 0xc4
     3f4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3f8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3fc:	43324900 	teqmi	r2, #0	; 0x0
     400:	56455f32 	undefined
     404:	5152495f 	cmppl	r2, pc, asr r9
     408:	646e6148 	strbtvs	r6, [lr], #-328
     40c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     410:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     414:	6168435f 	cmnvs	r8, pc, asr r3
     418:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     41c:	52495f32 	subpl	r5, r9, #200	; 0xc8
     420:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     424:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     428:	54584500 	ldrbpl	r4, [r8], #-1280
     42c:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^
     430:	61485152 	cmpvs	r8, r2, asr r1
     434:	656c646e 	strbvs	r6, [ip, #-1134]!
     438:	4d440072 	stclmi	0, cr0, [r4, #-456]
     43c:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     440:	6e6e6168 	powvsez	f6, f6, #0.0
     444:	5f336c65 	svcpl	0x00336c65
     448:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     44c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     450:	45007265 	strmi	r7, [r0, #-613]
     454:	32495458 	subcc	r5, r9, #1476395008	; 0x58000000
     458:	5152495f 	cmppl	r2, pc, asr r9
     45c:	646e6148 	strbtvs	r6, [lr], #-328
     460:	0072656c 	rsbseq	r6, r2, ip, ror #10
     464:	31414d44 	cmpcc	r1, r4, asr #26
     468:	6168435f 	cmnvs	r8, pc, asr r3
     46c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     470:	52495f37 	subpl	r5, r9, #220	; 0xdc
     474:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     478:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     47c:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
     480:	52495f4f 	subpl	r5, r9, #316	; 0x13c
     484:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     488:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     48c:	42535500 	subsmi	r5, r3, #0	; 0x0
     490:	5f504c5f 	svcpl	0x00504c5f
     494:	5f4e4143 	svcpl	0x004e4143
     498:	5f305852 	svcpl	0x00305852
     49c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4a0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4a4:	53007265 	movwpl	r7, #613	; 0x265
     4a8:	61484356 	cmpvs	r8, r6, asr r3
     4ac:	656c646e 	strbvs	r6, [ip, #-1134]!
     4b0:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     4b4:	5f334954 	svcpl	0x00334954
     4b8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4bc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4c0:	45007265 	strmi	r7, [r0, #-613]
     4c4:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
     4c8:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^
     4cc:	61485152 	cmpvs	r8, r2, asr r1
     4d0:	656c646e 	strbvs	r6, [ip, #-1134]!
     4d4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     4d8:	545f384d 	ldrbpl	r3, [pc], #2125	; 4e0 <__Stack_Size+0xe0>
     4dc:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     4e0:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^
     4e4:	61485152 	cmpvs	r8, r2, asr r1
     4e8:	656c646e 	strbvs	r6, [ip, #-1134]!
     4ec:	41430072 	cmpmi	r3, r2, ror r0
     4f0:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     4f4:	52495f31 	subpl	r5, r9, #196	; 0xc4
     4f8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4fc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     500:	54584500 	ldrbpl	r4, [r8], #-1280
     504:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^
     508:	61485152 	cmpvs	r8, r2, asr r1
     50c:	656c646e 	strbvs	r6, [ip, #-1134]!
     510:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     514:	555f314d 	ldrbpl	r3, [pc, #-333]	; 3cf <_Minimum_Stack_Size+0x2cf>
     518:	52495f50 	subpl	r5, r9, #320	; 0x140
     51c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     520:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     524:	72614800 	rsbvc	r4, r1, #0	; 0x0
     528:	75614664 	strbvc	r4, [r1, #-1636]!
     52c:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     530:	74706563 	ldrbtvc	r6, [r0], #-1379
     534:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     538:	5f434352 	svcpl	0x00434352
     53c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     540:	6c646e61 	stclvs	14, cr6, [r4], #-388
     544:	44007265 	strmi	r7, [r0], #-613
     548:	5f31414d 	svcpl	0x0031414d
     54c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     550:	366c656e 	strbtcc	r6, [ip], -lr, ror #10
     554:	5152495f 	cmppl	r2, pc, asr r9
     558:	646e6148 	strbtvs	r6, [lr], #-328
     55c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     560:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     564:	5f43435f 	svcpl	0x0043435f
     568:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     56c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     570:	57007265 	strpl	r7, [r0, -r5, ror #4]
     574:	5f474457 	svcpl	0x00474457
     578:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     57c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     580:	54007265 	strpl	r7, [r0], #-613
     584:	45504d41 	ldrbmi	r4, [r0, #-3393]
     588:	52495f52 	subpl	r5, r9, #328	; 0x148
     58c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     590:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     594:	43324900 	teqmi	r2, #0	; 0x0
     598:	56455f31 	undefined
     59c:	5152495f 	cmppl	r2, pc, asr r9
     5a0:	646e6148 	strbtvs	r6, [lr], #-328
     5a4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5a8:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     5ac:	4b52425f 	blmi	1490f30 <__Stack_Size+0x1490b30>
     5b0:	5152495f 	cmppl	r2, pc, asr r9
     5b4:	646e6148 	strbtvs	r6, [lr], #-328
     5b8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5bc:	53414c46 	movtpl	r4, #7238	; 0x1c46
     5c0:	52495f48 	subpl	r5, r9, #288	; 0x120
     5c4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5c8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5cc:	4d495400 	cfstrdmi	mvd5, [r9]
     5d0:	52495f36 	subpl	r5, r9, #216	; 0xd8
     5d4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5d8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5dc:	43545200 	cmpmi	r4, #0	; 0x0
     5e0:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
     5e4:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
     5e8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5ec:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5f0:	4d495400 	cfstrdmi	mvd5, [r9]
     5f4:	52495f37 	subpl	r5, r9, #220	; 0xdc
     5f8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5fc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     600:	43324900 	teqmi	r2, #0	; 0x0
     604:	52455f32 	subpl	r5, r5, #200	; 0xc8
     608:	5152495f 	cmppl	r2, pc, asr r9
     60c:	646e6148 	strbtvs	r6, [lr], #-328
     610:	0072656c 	rsbseq	r6, r2, ip, ror #10
     614:	33434441 	movtcc	r4, #13377	; 0x3441
     618:	5152495f 	cmppl	r2, pc, asr r9
     61c:	646e6148 	strbtvs	r6, [lr], #-328
     620:	0072656c 	rsbseq	r6, r2, ip, ror #10
     624:	75626544 	strbvc	r6, [r2, #-1348]!
     628:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
     62c:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
     630:	41535500 	cmpmi	r3, r0, lsl #10
     634:	5f315452 	svcpl	0x00315452
     638:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     63c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     640:	44007265 	strmi	r7, [r0], #-613
     644:	5f32414d 	svcpl	0x0032414d
     648:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     64c:	346c656e 	strbtcc	r6, [ip], #-1390
     650:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^
     654:	61485152 	cmpvs	r8, r2, asr r1
     658:	656c646e 	strbvs	r6, [ip, #-1134]!
     65c:	65500072 	ldrbvs	r0, [r0, #-114]
     660:	5653646e 	ldrbpl	r6, [r3], -lr, ror #8
     664:	4d4e0043 	stclmi	0, cr0, [lr, #-268]
     668:	63784549 	cmnvs	r8, #306184192	; 0x12400000
     66c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     670:	54006e6f 	strpl	r6, [r0], #-3695
     674:	5f384d49 	svcpl	0x00384d49
     678:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^
     67c:	61485152 	cmpvs	r8, r2, asr r1
     680:	656c646e 	strbvs	r6, [ip, #-1134]!
     684:	53550072 	cmppl	r5, #114	; 0x72
     688:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
     68c:	5152495f 	cmppl	r2, pc, asr r9
     690:	646e6148 	strbtvs	r6, [lr], #-328
     694:	0072656c 	rsbseq	r6, r2, ip, ror #10
     698:	31414d44 	cmpcc	r1, r4, asr #26
     69c:	6168435f 	cmnvs	r8, pc, asr r3
     6a0:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     6a4:	52495f34 	subpl	r5, r9, #208	; 0xd0
     6a8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6ac:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6b0:	41535500 	cmpmi	r3, r0, lsl #10
     6b4:	5f335452 	svcpl	0x00335452
     6b8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6bc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6c0:	45007265 	strmi	r7, [r0, #-613]
     6c4:	30495458 	subcc	r5, r9, r8, asr r4
     6c8:	5152495f 	cmppl	r2, pc, asr r9
     6cc:	646e6148 	strbtvs	r6, [lr], #-328
     6d0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6d4:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     6d8:	315f3531 	cmpcc	pc, r1, lsr r5
     6dc:	52495f30 	subpl	r5, r9, #192	; 0xc0
     6e0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6e4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6e8:	414d4400 	cmpmi	sp, r0, lsl #8
     6ec:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     6f0:	656e6e61 	strbvs	r6, [lr, #-3681]!
     6f4:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^
     6f8:	61485152 	cmpvs	r8, r2, asr r1
     6fc:	656c646e 	strbvs	r6, [ip, #-1134]!
     700:	4d440072 	stclmi	0, cr0, [r4, #-456]
     704:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     708:	6e6e6168 	powvsez	f6, f6, #0.0
     70c:	5f326c65 	svcpl	0x00326c65
     710:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     714:	6c646e61 	stclvs	14, cr6, [r4], #-388
     718:	43007265 	movwmi	r7, #613	; 0x265
     71c:	535f4e41 	cmppl	pc, #1040	; 0x410
     720:	495f4543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^
     724:	61485152 	cmpvs	r8, r2, asr r1
     728:	656c646e 	strbvs	r6, [ip, #-1134]!
     72c:	4d440072 	stclmi	0, cr0, [r4, #-456]
     730:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     734:	6e6e6168 	powvsez	f6, f6, #0.0
     738:	5f336c65 	svcpl	0x00336c65
     73c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     740:	6c646e61 	stclvs	14, cr6, [r4], #-388
     744:	4d007265 	sfmmi	f7, 4, [r0, #-404]
     748:	614d6d65 	cmpvs	sp, r5, ror #26
     74c:	6567616e 	strbvs	r6, [r7, #-366]!
     750:	65637845 	strbvs	r7, [r3, #-2117]!
     754:	6f697470 	svcvs	0x00697470
     758:	5047006e 	subpl	r0, r7, lr, rrx
     75c:	505f4f49 	subspl	r4, pc, r9, asr #30
     760:	4e006e69 	cdpmi	14, 0, cr6, cr0, cr9, {3}
     764:	5f434956 	svcpl	0x00434956
     768:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     76c:	6e6e6168 	powvsez	f6, f6, #0.0
     770:	6d436c65 	stclvs	12, cr6, [r3, #-404]
     774:	50410064 	subpl	r0, r1, r4, rrx
     778:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     77c:	79732f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
     780:	6e695f73 	mcrvs	15, 3, r5, cr9, cr3, {3}
     784:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     788:	53494400 	movtpl	r4, #37888	; 0x9400
     78c:	454c4241 	strbmi	r4, [ip, #-577]
     790:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     794:	6f4d5f4f 	svcvs	0x004d5f4f
     798:	415f6564 	cmpmi	pc, r4, ror #10
     79c:	50505f46 	subspl	r5, r0, r6, asr #30
     7a0:	43555300 	cmpmi	r5, #0	; 0x0
     7a4:	53534543 	cmppl	r3, #281018368	; 0x10c00000
     7a8:	414e4500 	cmpmi	lr, r0, lsl #10
     7ac:	00454c42 	subeq	r4, r5, r2, asr #24
     7b0:	53455348 	movtpl	r5, #21320	; 0x5348
     7b4:	74726174 	ldrbtvc	r6, [r2], #-372
     7b8:	74537055 	ldrbvc	r7, [r3], #-85
     7bc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     7c0:	72724500 	rsbsvc	r4, r2, #0	; 0x0
     7c4:	7453726f 	ldrbvc	r7, [r3], #-623
     7c8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     7cc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     7d0:	6f435f43 	svcvs	0x00435f43
     7d4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     7d8:	74617275 	strbtvc	r7, [r1], #-629
     7dc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     7e0:	5f434352 	svcpl	0x00434352
     7e4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     7e8:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     7ec:	6f697461 	svcvs	0x00697461
     7f0:	5245006e 	subpl	r0, r5, #110	; 0x6e
     7f4:	00524f52 	subseq	r4, r2, r2, asr pc
     7f8:	4f495047 	svcmi	0x00495047
     7fc:	6570535f 	ldrbvs	r5, [r0, #-863]!
     800:	315f6465 	cmpcc	pc, r5, ror #8
     804:	7a484d30 	bvc	1213ccc <__Stack_Size+0x12138cc>
     808:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     80c:	6f4d5f4f 	svcvs	0x004d5f4f
     810:	4f5f6564 	svcmi	0x005f6564
     814:	4f5f7475 	svcmi	0x005f7475
     818:	50470044 	subpl	r0, r7, r4, asr #32
     81c:	535f4f49 	cmppl	pc, #292	; 0x124
     820:	64656570 	strbtvs	r6, [r5], #-1392
     824:	484d325f 	stmdami	sp, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     828:	5047007a 	subpl	r0, r7, sl, ror r0
     82c:	435f4f49 	cmpmi	pc, #292	; 0x124
     830:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     834:	61727567 	cmnvs	r2, r7, ror #10
     838:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     83c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     840:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     844:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     848:	65446570 	strbvs	r6, [r4, #-1392]
     84c:	564e0066 	strbpl	r0, [lr], -r6, rrx
     850:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     854:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     858:	656e6e61 	strbvs	r6, [lr, #-3681]!
     85c:	6572506c 	ldrbvs	r5, [r2, #-108]!
     860:	74706d65 	ldrbtvc	r6, [r0], #-3429
     864:	506e6f69 	rsbpl	r6, lr, r9, ror #30
     868:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     86c:	00797469 	rsbseq	r7, r9, r9, ror #8
     870:	4f495047 	svcmi	0x00495047
     874:	6570535f 	ldrbvs	r5, [r0, #-863]!
     878:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
     87c:	5f74696e 	svcpl	0x0074696e
     880:	656d6954 	strbvs	r6, [sp, #-2388]!
     884:	4e003272 	mcrmi	2, 0, r3, cr0, cr2, {3}
     888:	5f434956 	svcpl	0x00434956
     88c:	74696e49 	strbtvc	r6, [r9], #-3657
     890:	75727453 	ldrbvc	r7, [r2, #-1107]!
     894:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     898:	564e0065 	strbpl	r0, [lr], -r5, rrx
     89c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     8a0:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     8a4:	656e6e61 	strbvs	r6, [lr, #-3681]!
     8a8:	564e006c 	strbpl	r0, [lr], -ip, rrx
     8ac:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     8b0:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     8b4:	656e6e61 	strbvs	r6, [lr, #-3681]!
     8b8:	6275536c 	rsbsvs	r5, r5, #-1342177279	; 0xb0000001
     8bc:	6f697250 	svcvs	0x00697250
     8c0:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     8c4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     8c8:	6f4d5f4f 	svcvs	0x004d5f4f
     8cc:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^
     8d0:	47005550 	smlsdmi	r0, r0, r5, r5
     8d4:	5f4f4950 	svcpl	0x004f4950
     8d8:	65646f4d 	strbvs	r6, [r4, #-3917]!
     8dc:	4e49415f 	mcrmi	1, 2, r4, cr9, cr15, {2}
     8e0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     8e4:	6f4d5f4f 	svcvs	0x004d5f4f
     8e8:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^
     8ec:	47004450 	smlsdmi	r0, r0, r4, r4
     8f0:	5f4f4950 	svcpl	0x004f4950
     8f4:	65646f4d 	strbvs	r6, [r4, #-3917]!
     8f8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     8fc:	6570534f 	ldrbvs	r5, [r0, #-847]!
     900:	545f6465 	ldrbpl	r6, [pc], #1125	; 908 <__Stack_Size+0x508>
     904:	44657079 	strbtmi	r7, [r5], #-121
     908:	46006665 	strmi	r6, [r0], -r5, ror #12
     90c:	74636e75 	strbtvc	r6, [r3], #-3701
     910:	616e6f69 	cmnvs	lr, r9, ror #30
     914:	6174536c 	cmnvs	r4, ip, ror #6
     918:	4e006574 	cfrshl64mi	mvdx0, mvdx4, r6
     91c:	5f434956 	svcpl	0x00434956
     920:	74696e49 	strbtvc	r6, [r9], #-3657
     924:	65707954 	ldrbvs	r7, [r0, #-2388]!
     928:	00666544 	rsbeq	r6, r6, r4, asr #10
     92c:	4f495047 	svcmi	0x00495047
     930:	646f4d5f 	strbtvs	r4, [pc], #3423	; 938 <__Stack_Size+0x538>
     934:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff9d7 <SCS_BASE+0x1fff19d7>
     938:	50505f74 	subspl	r5, r0, r4, ror pc
     93c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     940:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     944:	74537469 	ldrbvc	r7, [r3], #-1129
     948:	74637572 	strbtvc	r7, [r3], #-1394
     94c:	00657275 	rsbeq	r7, r5, r5, ror r2
     950:	4f495047 	svcmi	0x00495047
     954:	6570535f 	ldrbvs	r5, [r0, #-863]!
     958:	355f6465 	ldrbcc	r6, [pc, #-1125]	; 4fb <__Stack_Size+0xfb>
     95c:	7a484d30 	bvc	1213e24 <__Stack_Size+0x1213a24>
     960:	73795300 	cmnvc	r9, #0	; 0x0
     964:	6b636954 	blvs	18daebc <__Stack_Size+0x18daabc>
     968:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     96c:	75676966 	strbvc	r6, [r7, #-2406]!
     970:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     974:	47006e6f 	strmi	r6, [r0, -pc, ror #28]
     978:	4d4f4950 	stclmi	9, cr4, [pc, #-320]
     97c:	5f65646f 	svcpl	0x0065646f
     980:	65707954 	ldrbvs	r7, [r0, #-2388]!
     984:	00666544 	rsbeq	r6, r6, r4, asr #10
     988:	4f495047 	svcmi	0x00495047
     98c:	646f4d5f 	strbtvs	r4, [pc], #3423	; 994 <__Stack_Size+0x594>
     990:	4e495f65 	cdpmi	15, 4, cr5, cr9, cr5, {3}
     994:	4f4c465f 	svcmi	0x004c465f
     998:	4e495441 	cdpmi	4, 4, cr5, cr9, cr1, {2}
     99c:	50470047 	subpl	r0, r7, r7, asr #32
     9a0:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     9a4:	5f65646f 	svcpl	0x0065646f
     9a8:	4f5f4641 	svcmi	0x005f4641
     9ac:	78540044 	ldmdavc	r4, {r2, r6}^
     9b0:	61727241 	cmnvs	r2, r1, asr #4
     9b4:	77670079 	undefined
     9b8:	43736d31 	cmnmi	r3, #3136	; 0xc40
     9bc:	746e756f 	strbtvc	r7, [lr], #-1391
     9c0:	6d007265 	sfmvs	f7, 4, [r0, #-404]
     9c4:	616c6544 	cmnvs	ip, r4, asr #10
     9c8:	53550079 	cmppl	r5, #121	; 0x79
     9cc:	5f545241 	svcpl	0x00545241
     9d0:	69726150 	ldmdbvs	r2!, {r4, r6, r8, sp, lr}^
     9d4:	55007974 	strpl	r7, [r0, #-2420]
     9d8:	54524153 	ldrbpl	r4, [r2], #-339
     9dc:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9e0:	70795474 	rsbsvc	r5, r9, r4, ror r4
     9e4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     9e8:	44785400 	ldrbtmi	r5, [r8], #-1024
     9ec:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     9f0:	5000676e 	andpl	r6, r0, lr, ror #14
     9f4:	61645f43 	cmnvs	r4, r3, asr #30
     9f8:	725f6174 	subsvc	r6, pc, #29	; 0x1d
     9fc:	55007964 	strpl	r7, [r0, #-2404]
     a00:	54524153 	ldrbpl	r4, [r2], #-339
     a04:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     a08:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
     a0c:	75746375 	ldrbvc	r6, [r4, #-885]!
     a10:	47006572 	smlsdxmi	r0, r2, r5, r6
     a14:	00525054 	subseq	r5, r2, r4, asr r0
     a18:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     a1c:	61485f54 	cmpvs	r8, r4, asr pc
     a20:	61776472 	cmnvs	r7, r2, ror r4
     a24:	6c466572 	cfstr64vs	mvdx6, [r6], {114}
     a28:	6f43776f 	svcvs	0x0043776f
     a2c:	6f72746e 	svcvs	0x0072746e
     a30:	5355006c 	cmppl	r5, #108	; 0x6c
     a34:	5f545241 	svcpl	0x00545241
     a38:	64726f57 	ldrbtvs	r6, [r2], #-3927
     a3c:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     a40:	75006874 	strvc	r6, [r0, #-2164]
     a44:	616c6544 	cmnvs	ip, r4, asr #10
     a48:	53550079 	cmppl	r5, #121	; 0x79
     a4c:	5f545241 	svcpl	0x00545241
     a50:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a54:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     a58:	6f697461 	svcvs	0x00697461
     a5c:	6162006e 	cmnvs	r2, lr, rrx
     a60:	61726475 	cmnvs	r2, r5, ror r4
     a64:	50006574 	andpl	r6, r0, r4, ror r5
     a68:	0054524f 	subseq	r5, r4, pc, asr #4
     a6c:	43505f5f 	cmpmi	r0, #380	; 0x17c
     a70:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     a74:	5f58525f 	svcpl	0x0058525f
     a78:	00525349 	subseq	r5, r2, r9, asr #6
     a7c:	64785462 	ldrbtvs	r5, [r8], #-1122
     a80:	61746144 	cmnvs	r4, r4, asr #2
     a84:	61446200 	cmpvs	r4, r0, lsl #4
     a88:	55006174 	strpl	r6, [r0, #-372]
     a8c:	54524153 	ldrbpl	r4, [r2], #-339
     a90:	7561425f 	strbvc	r4, [r1, #-607]!
     a94:	74615264 	strbtvc	r5, [r1], #-612
     a98:	53550065 	cmppl	r5, #101	; 0x65
     a9c:	5f545241 	svcpl	0x00545241
     aa0:	706f7453 	rsbvc	r7, pc, r3, asr r4
     aa4:	73746942 	cmnvc	r4, #1081344	; 0x108000
     aa8:	50504100 	subspl	r4, r0, r0, lsl #2
     aac:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     ab0:	5f43502f 	svcpl	0x0043502f
     ab4:	2e6d6f43 	cdpcs	15, 6, cr6, cr13, cr3, {2}
     ab8:	78540063 	ldmdavc	r4, {r0, r1, r5, r6}^
     abc:	74794244 	ldrbtvc	r4, [r9], #-580
     ac0:	43505f65 	cmpmi	r0, #404	; 0x194
     ac4:	41535500 	cmpmi	r3, r0, lsl #10
     ac8:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]
     acc:	0065646f 	rsbeq	r6, r5, pc, ror #8
     ad0:	525f4350 	subspl	r4, pc, #1073741825	; 0x40000001
     ad4:	75625f58 	strbvc	r5, [r2, #-3928]!
     ad8:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     adc:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     ae0:	5f435000 	svcpl	0x00435000
     ae4:	635f5852 	cmpvs	pc, #5373952	; 0x520000
     ae8:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     aec:	6e006675 	mcrvs	6, 0, r6, cr0, cr5, {3}
     af0:	656d6954 	strbvs	r6, [sp, #-2388]!
     af4:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     af8:	5f58525f 	svcpl	0x0058525f
     afc:	65746e69 	ldrbvs	r6, [r4, #-3689]!
     b00:	70757272 	rsbsvc	r7, r5, r2, ror r2
     b04:	58440074 	stmdapl	r4, {r2, r4, r5, r6}^
     b08:	65725f4c 	ldrbvs	r5, [r2, #-3916]!
     b0c:	625f6461 	subsvs	r6, pc, #1627389952	; 0x61000000
     b10:	00657479 	rsbeq	r7, r5, r9, ror r4
     b14:	5f4c5844 	svcpl	0x004c5844
     b18:	625f5854 	subsvs	r5, pc, #5505024	; 0x540000
     b1c:	5f666675 	svcpl	0x00666675
     b20:	65646e69 	strbvs	r6, [r4, #-3689]!
     b24:	58440078 	stmdapl	r4, {r3, r4, r5, r6}^
     b28:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     b2c:	65686300 	strbvs	r6, [r8, #-768]!
     b30:	75736b63 	ldrbvc	r6, [r3, #-2915]!
     b34:	5844006d 	stmdapl	r4, {r0, r2, r3, r5, r6}^
     b38:	6e695f4c 	cdpvs	15, 6, cr5, cr9, cr12, {2}
     b3c:	62007469 	andvs	r7, r0, #1761607680	; 0x69000000
     b40:	00647561 	rsbeq	r7, r4, r1, ror #10
     b44:	5f4c5844 	svcpl	0x004c5844
     b48:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     b4c:	5f666675 	svcpl	0x00666675
     b50:	65646e69 	strbvs	r6, [r4, #-3689]!
     b54:	58440078 	stmdapl	r4, {r3, r4, r5, r6}^
     b58:	65735f4c 	ldrbvs	r5, [r3, #-3916]!
     b5c:	775f646e 	ldrbvc	r6, [pc, -lr, ror #8]
     b60:	0064726f 	rsbeq	r7, r4, pc, ror #4
     b64:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     b68:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     b6c:	75676966 	strbvc	r6, [r7, #-2406]!
     b70:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     b74:	44006e6f 	strmi	r6, [r0], #-3695
     b78:	545f4c58 	ldrbpl	r4, [pc], #3160	; b80 <__Stack_Size+0x780>
     b7c:	6f635f58 	svcvs	0x00635f58
     b80:	75625f6d 	strbvc	r5, [r2, #-3949]!
     b84:	65640066 	strbvs	r0, [r4, #-102]!
     b88:	00644976 	rsbeq	r4, r4, r6, ror r9
     b8c:	2f505041 	svccs	0x00505041
     b90:	2f637273 	svccs	0x00637273
     b94:	2e4c5844 	cdpcs	8, 4, cr5, cr12, cr4, {2}
     b98:	6e690063 	cdpvs	0, 6, cr0, cr9, cr3, {3}
     b9c:	6d5f7469 	cfldrdvs	mvd7, [pc, #-420]
     ba0:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     ba4:	65740073 	ldrbvs	r0, [r4, #-115]!
     ba8:	6d00706d 	stcvs	0, cr7, [r0, #-436]
     bac:	5f65766f 	svcpl	0x0065766f
     bb0:	6b636162 	blvs	18d9140 <__Stack_Size+0x18d8d40>
     bb4:	64726177 	ldrbtvs	r6, [r2], #-375
     bb8:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     bbc:	656c5f65 	strbvs	r5, [ip, #-3941]!
     bc0:	6d007466 	cfstrsvs	mvf7, [r0, #-408]
     bc4:	5f65766f 	svcpl	0x0065766f
     bc8:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     bcc:	6f6d0074 	svcvs	0x006d0074
     bd0:	665f6576 	undefined
     bd4:	6177726f 	cmnvs	r7, pc, ror #4
     bd8:	6f006472 	svcvs	0x00006472
     bdc:	735f646c 	cmpvc	pc, #1811939328	; 0x6c000000
     be0:	64656570 	strbtvs	r6, [r5], #-1392
     be4:	74657300 	strbtvc	r7, [r5], #-768
     be8:	5f52495f 	svcpl	0x0052495f
     bec:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     bf0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     bf4:	50504100 	subspl	r4, r0, r0, lsl #2
     bf8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     bfc:	746f4d2f 	strbtvc	r4, [pc], #3375	; c04 <__Stack_Size+0x804>
     c00:	6f43726f 	svcvs	0x0043726f
     c04:	6f72746e 	svcvs	0x0072746e
     c08:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     c0c:	2f505041 	svccs	0x00505041
     c10:	2f637273 	svccs	0x00637273
     c14:	2e434441 	cdpcs	4, 4, cr4, cr3, cr1, {2}
     c18:	44410063 	strbmi	r0, [r1], #-99
     c1c:	6f435f43 	svcvs	0x00435f43
     c20:	6e69746e 	cdpvs	4, 6, cr7, cr9, cr14, {3}
     c24:	73756f75 	cmnvc	r5, #468	; 0x1d4
     c28:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     c2c:	65646f4d 	strbvs	r6, [r4, #-3917]!
     c30:	43444100 	movtmi	r4, #16640	; 0x4100
     c34:	006d756e 	rsbeq	r7, sp, lr, ror #10
     c38:	5f434441 	svcpl	0x00434441
     c3c:	6e616353 	mcrvs	3, 3, r6, cr1, cr3, {2}
     c40:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     c44:	65646f4d 	strbvs	r6, [r4, #-3917]!
     c48:	43444100 	movtmi	r4, #16640	; 0x4100
     c4c:	646f4d5f 	strbtvs	r4, [pc], #3423	; c54 <__Stack_Size+0x854>
     c50:	534a0065 	movtpl	r0, #41061	; 0xa065
     c54:	41005251 	tstmi	r0, r1, asr r2
     c58:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     c5c:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     c60:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     c64:	65727574 	ldrbvs	r7, [r2, #-1396]!
     c68:	52444a00 	subpl	r4, r4, #0	; 0x0
     c6c:	444a0031 	strbmi	r0, [sl], #-49
     c70:	4a003252 	bmi	d5c0 <__Stack_Size+0xd1c0>
     c74:	00335244 	eorseq	r5, r3, r4, asr #4
     c78:	3452444a 	ldrbcc	r4, [r2], #-1098
     c7c:	5a736900 	bpl	1cdb084 <__Stack_Size+0x1cdac84>
     c80:	006f7265 	rsbeq	r7, pc, r5, ror #4
     c84:	52464f4a 	subpl	r4, r6, #296	; 0x128
     c88:	4f4a0031 	svcmi	0x004a0031
     c8c:	00325246 	eorseq	r5, r2, r6, asr #4
     c90:	52464f4a 	subpl	r4, r6, #296	; 0x128
     c94:	4f4a0033 	svcmi	0x004a0033
     c98:	00345246 	eorseq	r5, r4, r6, asr #4
     c9c:	706d6173 	rsbvc	r6, sp, r3, ror r1
     ca0:	4441656c 	strbmi	r6, [r1], #-1388
     ca4:	44410043 	strbmi	r0, [r1], #-67
     ca8:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     cac:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     cb0:	65446570 	strbvs	r6, [r4, #-1392]
     cb4:	51530066 	cmppl	r3, r6, rrx
     cb8:	53003152 	movwpl	r3, #338	; 0x152
     cbc:	00325251 	eorseq	r5, r2, r1, asr r2
     cc0:	33525153 	cmpcc	r2, #-1073741804	; 0xc0000014
     cc4:	43444100 	movtmi	r4, #16640	; 0x4100
     cc8:	7478455f 	ldrbtvc	r4, [r8], #-1375
     ccc:	616e7265 	cmnvs	lr, r5, ror #4
     cd0:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
     cd4:	6e6f4367 	cdpvs	3, 6, cr4, cr15, cr7, {3}
     cd8:	4d530076 	ldclmi	0, cr0, [r3, #-472]
     cdc:	00315250 	eorseq	r5, r1, r0, asr r2
     ce0:	52504d53 	subspl	r4, r0, #5312	; 0x14c0
     ce4:	44410032 	strbmi	r0, [r1], #-50
     ce8:	624e5f43 	subvs	r5, lr, #268	; 0x10c
     cec:	43664f72 	cmnmi	r6, #456	; 0x1c8
     cf0:	6e6e6168 	powvsez	f6, f6, #0.0
     cf4:	69006c65 	stmdbvs	r0, {r0, r2, r5, r6, sl, fp, sp, lr}
     cf8:	5f74696e 	svcpl	0x0074696e
     cfc:	00434441 	subeq	r4, r3, r1, asr #8
     d00:	5f434441 	svcpl	0x00434441
     d04:	61746144 	cmnvs	r4, r4, asr #2
     d08:	67696c41 	strbvs	r6, [r9, -r1, asr #24]!
     d0c:	4441006e 	strbmi	r0, [r1], #-110
     d10:	74007843 	strvc	r7, [r0], #-2115
     d14:	6572706d 	ldrbvs	r7, [r2, #-109]!
     d18:	41003167 	tstmi	r0, r7, ror #2
     d1c:	415f4344 	cmpmi	pc, r4, asr #6
     d20:	6f6c616e 	svcvs	0x006c616e
     d24:	74615767 	strbtvc	r5, [r1], #-1895
     d28:	6f646863 	svcvs	0x00646863
     d2c:	646d4367 	strbtvs	r4, [sp], #-871
     d30:	43444100 	movtmi	r4, #16640	; 0x4100
     d34:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     d38:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     d3c:	44410067 	strbmi	r0, [r1], #-103
     d40:	65475f43 	strbvs	r5, [r7, #-3907]
     d44:	666f5374 	undefined
     d48:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
     d4c:	61745365 	cmnvs	r4, r5, ror #6
     d50:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
     d54:	7463656a 	strbtvc	r6, [r3], #-1386
     d58:	6f436465 	svcvs	0x00436465
     d5c:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     d60:	61745364 	cmnvs	r4, r4, ror #6
     d64:	00737574 	rsbseq	r7, r3, r4, ror r5
     d68:	5f434441 	svcpl	0x00434441
     d6c:	61656c43 	cmnvs	r5, r3, asr #24
     d70:	616c4672 	smcvs	50274
     d74:	44410067 	strbmi	r0, [r1], #-103
     d78:	65475f43 	strbvs	r5, [r7, #-3907]
     d7c:	53544974 	cmppl	r4, #1900544	; 0x1d0000
     d80:	75746174 	ldrbvc	r6, [r4, #-372]!
     d84:	74730073 	ldrbtvc	r0, [r3], #-115
     d88:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     d8c:	5f783031 	svcpl	0x00783031
     d90:	2f62696c 	svccs	0x0062696c
     d94:	2f637273 	svccs	0x00637273
     d98:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     d9c:	30316632 	eorscc	r6, r1, r2, lsr r6
     da0:	64615f78 	strbtvs	r5, [r1], #-3960
     da4:	00632e63 	rsbeq	r2, r3, r3, ror #28
     da8:	626d754e 	rsbvs	r7, sp, #327155712	; 0x13800000
     dac:	41007265 	tstmi	r0, r5, ror #4
     db0:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     db4:	4100646d 	tstmi	r0, sp, ror #8
     db8:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     dbc:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     dc0:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     dc4:	44410074 	strbmi	r0, [r1], #-116
     dc8:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
     dcc:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
     dd0:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
     dd4:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
     dd8:	65726854 	ldrbvs	r6, [r2, #-2132]!
     ddc:	6c6f6873 	stclvs	8, cr6, [pc], #-460
     de0:	6f437364 	svcvs	0x00437364
     de4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     de8:	43444100 	movtmi	r4, #16640	; 0x4100
     dec:	656c435f 	strbvs	r4, [ip, #-863]!
     df0:	54497261 	strbpl	r7, [r9], #-609
     df4:	646e6550 	strbtvs	r6, [lr], #-1360
     df8:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     dfc:	41007469 	tstmi	r0, r9, ror #8
     e00:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     e04:	65527465 	ldrbvs	r7, [r2, #-1125]
     e08:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
     e0c:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     e10:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     e14:	74536e6f 	ldrbvc	r6, [r3], #-3695
     e18:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     e1c:	43444100 	movtmi	r4, #16640	; 0x4100
     e20:	414c465f 	cmpmi	ip, pc, asr r6
     e24:	654e0047 	strbvs	r0, [lr, #-71]
     e28:	61745377 	cmnvs	r4, r7, ror r3
     e2c:	41006574 	tstmi	r0, r4, ror r5
     e30:	415f4344 	cmpmi	pc, r4, asr #6
     e34:	6f6c616e 	svcvs	0x006c616e
     e38:	74615767 	strbtvc	r5, [r1], #-1895
     e3c:	6f646863 	svcvs	0x00646863
     e40:	6e695367 	cdpvs	3, 6, cr5, cr9, cr7, {3}
     e44:	43656c67 	cmnmi	r5, #26368	; 0x6700
     e48:	6e6e6168 	powvsez	f6, f6, #0.0
     e4c:	6f436c65 	svcvs	0x00436c65
     e50:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     e54:	43444100 	movtmi	r4, #16640	; 0x4100
     e58:	6765525f 	undefined
     e5c:	72616c75 	rsbvc	r6, r1, #29952	; 0x7500
     e60:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     e64:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     e68:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e6c:	6e650067 	cdpvs	0, 6, cr0, cr5, cr7, {3}
     e70:	656c6261 	strbvs	r6, [ip, #-609]!
     e74:	74617473 	strbtvc	r7, [r1], #-1139
     e78:	48007375 	stmdami	r0, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
     e7c:	54686769 	strbtpl	r6, [r8], #-1897
     e80:	73657268 	cmnvc	r5, #-2147483642	; 0x80000006
     e84:	646c6f68 	strbtvs	r6, [ip], #-3944
     e88:	43444100 	movtmi	r4, #16640	; 0x4100
     e8c:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
     e90:	646f4d63 	strbtvs	r4, [pc], #3427	; e98 <__Stack_Size+0xa98>
     e94:	61684365 	cmnvs	r8, r5, ror #6
     e98:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     e9c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     ea0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     ea4:	00676966 	rsbeq	r6, r7, r6, ror #18
     ea8:	5f434441 	svcpl	0x00434441
     eac:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
     eb0:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
     eb4:	6f697372 	svcvs	0x00697372
     eb8:	6c61566e 	stclvs	6, cr5, [r1], #-440
     ebc:	74006575 	strvc	r6, [r0], #-1397
     ec0:	6572706d 	ldrbvs	r7, [r2, #-109]!
     ec4:	61520067 	cmpvs	r2, r7, rrx
     ec8:	41006b6e 	tstmi	r0, lr, ror #22
     ecc:	415f4344 	cmpmi	pc, r4, asr #6
     ed0:	496f7475 	stmdbmi	pc!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
     ed4:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     ed8:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     edc:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     ee0:	4100646d 	tstmi	r0, sp, ror #8
     ee4:	455f4344 	ldrbmi	r4, [pc, #-836]	; ba8 <__Stack_Size+0x7a8>
     ee8:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
     eec:	546c616e 	strbtpl	r6, [ip], #-366
     ef0:	43676972 	cmnmi	r7, #1867776	; 0x1c8000
     ef4:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     ef8:	4100646d 	tstmi	r0, sp, ror #8
     efc:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     f00:	6f537465 	svcvs	0x00537465
     f04:	61777466 	cmnvs	r7, r6, ror #8
     f08:	74536572 	ldrbvc	r6, [r3], #-1394
     f0c:	43747261 	cmnmi	r4, #268435462	; 0x10000006
     f10:	53766e6f 	cmnpl	r6, #1776	; 0x6f0
     f14:	75746174 	ldrbvc	r6, [r4, #-372]!
     f18:	44410073 	strbmi	r0, [r1], #-115
     f1c:	65535f43 	ldrbvs	r5, [r3, #-3907]
     f20:	6a6e4974 	bvs	1b934f8 <__Stack_Size+0x1b930f8>
     f24:	65746365 	ldrbvs	r6, [r4, #-869]!
     f28:	66664f64 	strbtvs	r4, [r6], -r4, ror #30
     f2c:	00746573 	rsbseq	r6, r4, r3, ror r5
     f30:	5f434441 	svcpl	0x00434441
     f34:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
     f38:	41007469 	tstmi	r0, r9, ror #8
     f3c:	455f4344 	ldrbmi	r4, [pc, #-836]	; c00 <__Stack_Size+0x800>
     f40:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
     f44:	546c616e 	strbtpl	r6, [ip], #-366
     f48:	49676972 	stmdbmi	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     f4c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     f50:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     f54:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     f58:	4100646d 	tstmi	r0, sp, ror #8
     f5c:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     f60:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     f64:	44646574 	strbtmi	r6, [r4], #-1396
     f68:	4d637369 	stclmi	3, cr7, [r3, #-420]!
     f6c:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     f70:	4100646d 	tstmi	r0, sp, ror #8
     f74:	455f4344 	ldrbmi	r4, [pc, #-836]	; c38 <__Stack_Size+0x838>
     f78:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
     f7c:	546c616e 	strbtpl	r6, [ip], #-366
     f80:	49676972 	stmdbmi	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     f84:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     f88:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     f8c:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     f90:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     f94:	6f4c0067 	svcvs	0x004c0067
     f98:	72685477 	rsbvc	r5, r8, #1996488704	; 0x77000000
     f9c:	6f687365 	svcvs	0x00687365
     fa0:	4100646c 	tstmi	r0, ip, ror #8
     fa4:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     fa8:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
     fac:	7463656a 	strbtvc	r6, [r3], #-1386
     fb0:	6f436465 	svcvs	0x00436465
     fb4:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
     fb8:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
     fbc:	756c6156 	strbvc	r6, [ip, #-342]!
     fc0:	44410065 	strbmi	r0, [r1], #-101
     fc4:	68435f43 	stmdavs	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     fc8:	656e6e61 	strbvs	r6, [lr, #-3681]!
     fcc:	4441006c 	strbmi	r0, [r1], #-108
     fd0:	74535f43 	ldrbvc	r5, [r3], #-3907
     fd4:	43747261 	cmnmi	r4, #268435462	; 0x10000006
     fd8:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     fdc:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     fe0:	74006e6f 	strvc	r6, [r0], #-3695
     fe4:	6572706d 	ldrbvs	r7, [r2, #-109]!
     fe8:	74003267 	strvc	r3, [r0], #-615
     fec:	6572706d 	ldrbvs	r7, [r2, #-109]!
     ff0:	41003367 	tstmi	r0, r7, ror #6
     ff4:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     ff8:	61437465 	cmpvs	r3, r5, ror #8
     ffc:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    1000:	6f697461 	svcvs	0x00697461
    1004:	6174536e 	cmnvs	r4, lr, ror #6
    1008:	00737574 	rsbseq	r7, r3, r4, ror r5
    100c:	73746962 	cmnvc	r4, #1605632	; 0x188000
    1010:	75746174 	ldrbvc	r6, [r4, #-372]!
    1014:	44410073 	strbmi	r0, [r1], #-115
    1018:	6f535f43 	svcvs	0x00535f43
    101c:	61777466 	cmnvs	r7, r6, ror #8
    1020:	74536572 	ldrbvc	r6, [r3], #-1394
    1024:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    1028:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    102c:	4100646d 	tstmi	r0, sp, ror #8
    1030:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
    1034:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1038:	53646574 	cmnpl	r4, #486539264	; 0x1d000000
    103c:	65757165 	ldrbvs	r7, [r5, #-357]!
    1040:	7265636e 	rsbvc	r6, r5, #-1207959551	; 0xb8000001
    1044:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    1048:	6f436874 	svcvs	0x00436874
    104c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1050:	43444100 	movtmi	r4, #16640	; 0x4100
    1054:	616e415f 	cmnvs	lr, pc, asr r1
    1058:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
    105c:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
    1060:	00676f64 	rsbeq	r6, r7, r4, ror #30
    1064:	5f434441 	svcpl	0x00434441
    1068:	656a6e49 	strbvs	r6, [sl, #-3657]!
    106c:	64657463 	strbtvs	r7, [r5], #-1123
    1070:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1074:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
    1078:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    107c:	44410067 	strbmi	r0, [r1], #-103
    1080:	61535f43 	cmpvs	r3, r3, asr #30
    1084:	656c706d 	strbvs	r7, [ip, #-109]!
    1088:	656d6954 	strbvs	r6, [sp, #-2388]!
    108c:	43444100 	movtmi	r4, #16640	; 0x4100
    1090:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1094:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1098:	0074696e 	rsbseq	r6, r4, lr, ror #18
    109c:	5f434441 	svcpl	0x00434441
    10a0:	74666f53 	strbtvc	r6, [r6], #-3923
    10a4:	65726177 	ldrbvs	r6, [r2, #-375]!
    10a8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    10ac:	6a6e4974 	bvs	1b93684 <__Stack_Size+0x1b93284>
    10b0:	65746365 	ldrbvs	r6, [r4, #-869]!
    10b4:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    10b8:	646d4376 	strbtvs	r4, [sp], #-886
    10bc:	43444100 	movtmi	r4, #16640	; 0x4100
    10c0:	6a6e495f 	bvs	1b93644 <__Stack_Size+0x1b93244>
    10c4:	65746365 	ldrbvs	r6, [r4, #-869]!
    10c8:	61684364 	cmnvs	r8, r4, ror #6
    10cc:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    10d0:	43444100 	movtmi	r4, #16640	; 0x4100
    10d4:	7465475f 	strbtvc	r4, [r5], #-1887
    10d8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    10dc:	74617453 	strbtvc	r7, [r1], #-1107
    10e0:	41007375 	tstmi	r0, r5, ror r3
    10e4:	545f4344 	ldrbpl	r4, [pc], #836	; 10ec <__Stack_Size+0xcec>
    10e8:	53706d65 	cmnpl	r0, #6464	; 0x1940
    10ec:	6f736e65 	svcvs	0x00736e65
    10f0:	65725672 	ldrbvs	r5, [r2, #-1650]!
    10f4:	746e6966 	strbtvc	r6, [lr], #-2406
    10f8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    10fc:	5f434441 	svcpl	0x00434441
    1100:	63736944 	cmnvs	r3, #1114112	; 0x110000
    1104:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1108:	00646d43 	rsbeq	r6, r4, r3, asr #26
    110c:	5f434441 	svcpl	0x00434441
    1110:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1114:	6c614374 	stclvs	3, cr4, [r1], #-464
    1118:	61726269 	cmnvs	r2, r9, ror #4
    111c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1120:	43444100 	movtmi	r4, #16640	; 0x4100
    1124:	0054495f 	subseq	r4, r4, pc, asr r9
    1128:	616d7469 	cmnvs	sp, r9, ror #8
    112c:	41006b73 	tstmi	r0, r3, ror fp
    1130:	545f4344 	ldrbpl	r4, [pc], #836	; 1138 <__Stack_Size+0xd38>
    1134:	44657079 	strbtmi	r7, [r5], #-121
    1138:	41006665 	tstmi	r0, r5, ror #12
    113c:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
    1140:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1144:	5f434441 	svcpl	0x00434441
    1148:	65747845 	ldrbvs	r7, [r4, #-2117]!
    114c:	6c616e72 	stclvs	14, cr6, [r1], #-456
    1150:	67697254 	undefined
    1154:	656a6e49 	strbvs	r6, [sl, #-3657]!
    1158:	6e6f4363 	cdpvs	3, 6, cr4, cr15, cr3, {3}
    115c:	44410076 	strbmi	r0, [r1], #-118
    1160:	4d445f43 	stclmi	15, cr5, [r4, #-268]
    1164:	646d4341 	strbtvs	r4, [sp], #-833
    1168:	43444100 	movtmi	r4, #16640	; 0x4100
    116c:	7465475f 	strbtvc	r4, [r5], #-1887
    1170:	6c617544 	cfstr64vs	mvdx7, [r1], #-272
    1174:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1178:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    117c:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    1180:	61566e6f 	cmpvs	r6, pc, ror #28
    1184:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1188:	53414c46 	movtpl	r4, #7238	; 0x1c46
    118c:	54495f48 	strbpl	r5, [r9], #-3912
    1190:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1194:	4f006769 	svcmi	0x00006769
    1198:	57495f42 	strbpl	r5, [r9, -r2, asr #30]
    119c:	57004744 	strpl	r4, [r0, -r4, asr #14]
    11a0:	5f325052 	svcpl	0x00325052
    11a4:	61746144 	cmnvs	r4, r4, asr #2
    11a8:	5f424f00 	svcpl	0x00424f00
    11ac:	504f5453 	subpl	r5, pc, r3, asr r4
    11b0:	414c4600 	cmpmi	ip, r0, lsl #12
    11b4:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 969 <__Stack_Size+0x569>
    11b8:	65736172 	ldrbvs	r6, [r3, #-370]!
    11bc:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    11c0:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    11c4:	00736574 	rsbseq	r6, r3, r4, ror r5
    11c8:	64616572 	strbtvs	r6, [r1], #-1394
    11cc:	7374756f 	cmnvc	r4, #465567744	; 0x1bc00000
    11d0:	75746174 	ldrbvc	r6, [r4, #-372]!
    11d4:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    11d8:	5f485341 	svcpl	0x00485341
    11dc:	4f525245 	svcmi	0x00525245
    11e0:	52575f52 	subspl	r5, r7, #328	; 0x148
    11e4:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
    11e8:	5f485341 	svcpl	0x00485341
    11ec:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    11f0:	67615065 	strbvs	r5, [r1, -r5, rrx]!
    11f4:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    11f8:	5f485341 	svcpl	0x00485341
    11fc:	6574614c 	ldrbvs	r6, [r4, #-332]!
    1200:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1204:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1208:	65475f48 	strbvs	r5, [r7, #-3912]
    120c:	65725074 	ldrbvs	r5, [r2, #-116]!
    1210:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    1214:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    1218:	53726566 	cmnpl	r2, #427819008	; 0x19800000
    121c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1220:	65640073 	strbvs	r0, [r4, #-115]!
    1224:	0079616c 	rsbseq	r6, r9, ip, ror #2
    1228:	52505257 	subspl	r5, r0, #1879048197	; 0x70000005
    122c:	414c4600 	cmpmi	ip, r0, lsl #12
    1230:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 9e5 <__Stack_Size+0x5e5>
    1234:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
    1238:	4c46006b 	mcrrmi	0, 6, r0, r6, cr11
    123c:	5f485341 	svcpl	0x00485341
    1240:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1244:	6c6c4165 	stfvse	f4, [ip], #-404
    1248:	65676150 	strbvs	r6, [r7, #-336]!
    124c:	52570073 	subspl	r0, r7, #115	; 0x73
    1250:	57003050 	smlsdpl	r0, r0, r0, r3
    1254:	00315052 	eorseq	r5, r1, r2, asr r0
    1258:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    125c:	50525700 	subspl	r5, r2, r0, lsl #14
    1260:	4c460033 	mcrrmi	0, 3, r0, r6, cr3
    1264:	5f485341 	svcpl	0x00485341
    1268:	74617453 	strbtvc	r7, [r1], #-1107
    126c:	46007375 	undefined
    1270:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1274:	7465475f 	strbtvc	r4, [r5], #-1887
    1278:	74697257 	strbtvc	r7, [r9], #-599
    127c:	6f725065 	svcvs	0x00725065
    1280:	74636574 	strbtvc	r6, [r3], #-1396
    1284:	4f6e6f69 	svcmi	0x006e6f69
    1288:	6f697470 	svcvs	0x00697470
    128c:	7479426e 	ldrbtvc	r4, [r9], #-622
    1290:	504f0065 	subpl	r0, pc, r5, rrx
    1294:	59454b54 	stmdbpl	r5, {r2, r4, r6, r8, r9, fp, lr}^
    1298:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    129c:	5f485341 	svcpl	0x00485341
    12a0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    12a4:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    12a8:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    12ac:	6f436574 	svcvs	0x00436574
    12b0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    12b4:	414c4600 	cmpmi	ip, r0, lsl #12
    12b8:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
    12bc:	4f646165 	svcmi	0x00646165
    12c0:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    12c4:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    12c8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    12cc:	616c6600 	cmnvs	ip, r0, lsl #12
    12d0:	74736873 	ldrbtvc	r6, [r3], #-2163
    12d4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    12d8:	67615000 	strbvs	r5, [r1, -r0]!
    12dc:	64415f65 	strbvs	r5, [r1], #-3941
    12e0:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    12e4:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    12e8:	5f485341 	svcpl	0x00485341
    12ec:	4f525245 	svcmi	0x00525245
    12f0:	47505f52 	undefined
    12f4:	414c4600 	cmpmi	ip, r0, lsl #12
    12f8:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3
    12fc:	006b636f 	rsbeq	r6, fp, pc, ror #6
    1300:	33505257 	cmpcc	r0, #1879048197	; 0x70000005
    1304:	7461445f 	strbtvc	r4, [r1], #-1119
    1308:	74730061 	ldrbtvc	r0, [r3], #-97
    130c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1310:	5f783031 	svcpl	0x00783031
    1314:	2f62696c 	svccs	0x0062696c
    1318:	2f637273 	svccs	0x00637273
    131c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1320:	30316632 	eorscc	r6, r1, r2, lsr r6
    1324:	6c665f78 	stclvs	15, cr5, [r6], #-480
    1328:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    132c:	4c460063 	mcrrmi	0, 6, r0, r6, cr3
    1330:	5f485341 	svcpl	0x00485341
    1334:	66657250 	undefined
    1338:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    133c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1340:	6d437265 	sfmvs	f7, 2, [r3, #-404]
    1344:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    1348:	5f485341 	svcpl	0x00485341
    134c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1350:	5367616c 	cmnpl	r7, #27	; 0x1b
    1354:	75746174 	ldrbvc	r6, [r4, #-372]!
    1358:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    135c:	5f485341 	svcpl	0x00485341
    1360:	61656c43 	cmnvs	r5, r3, asr #24
    1364:	616c4672 	smcvs	50274
    1368:	4c460067 	mcrrmi	0, 6, r0, r6, cr7
    136c:	5f485341 	svcpl	0x00485341
    1370:	504d4f43 	subpl	r4, sp, r3, asr #30
    1374:	4554454c 	ldrbmi	r4, [r4, #-1356]
    1378:	414c4600 	cmpmi	ip, r0, lsl #12
    137c:	425f4853 	subsmi	r4, pc, #5439488	; 0x530000
    1380:	00595355 	subseq	r5, r9, r5, asr r3
    1384:	31505257 	cmpcc	r0, r7, asr r2
    1388:	7461445f 	strbtvc	r4, [r1], #-1119
    138c:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    1390:	5f485341 	svcpl	0x00485341
    1394:	454d4954 	strbmi	r4, [sp, #-2388]
    1398:	0054554f 	subseq	r5, r4, pc, asr #10
    139c:	656d6954 	strbvs	r6, [sp, #-2388]!
    13a0:	0074756f 	rsbseq	r7, r4, pc, ror #10
    13a4:	53414c46 	movtpl	r4, #7238	; 0x1c46
    13a8:	65475f48 	strbvs	r5, [r7, #-3912]
    13ac:	61655274 	smcvs	21796
    13b0:	74754f64 	ldrbtvc	r4, [r5], #-3940
    13b4:	746f7250 	strbtvc	r7, [pc], #592	; 13bc <__Stack_Size+0xfbc>
    13b8:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    13bc:	74536e6f 	ldrbvc	r6, [r3], #-3695
    13c0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    13c4:	5f424f00 	svcpl	0x00424f00
    13c8:	42445453 	submi	r5, r4, #1392508928	; 0x53000000
    13cc:	52570059 	subspl	r0, r7, #89	; 0x59
    13d0:	445f3050 	ldrbmi	r3, [pc], #80	; 13d8 <__Stack_Size+0xfd8>
    13d4:	00617461 	rsbeq	r7, r1, r1, ror #8
    13d8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    13dc:	61485f48 	cmpvs	r8, r8, asr #30
    13e0:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    13e4:	41656c63 	cmnmi	r5, r3, ror #24
    13e8:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    13ec:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    13f0:	5f485341 	svcpl	0x00485341
    13f4:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    13f8:	75746174 	ldrbvc	r6, [r4, #-372]!
    13fc:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    1400:	5f485341 	svcpl	0x00485341
    1404:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1408:	7257656c 	subsvc	r6, r7, #452984832	; 0x1b000000
    140c:	50657469 	rsbpl	r7, r5, r9, ror #8
    1410:	65746f72 	ldrbvs	r6, [r4, #-3954]!
    1414:	6f697463 	svcvs	0x00697463
    1418:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    141c:	5f485341 	svcpl	0x00485341
    1420:	4c746553 	cfldr64mi	mvdx6, [r4], #-332
    1424:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    1428:	46007963 	strmi	r7, [r0], -r3, ror #18
    142c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1430:	6c61485f 	stclvs	8, cr4, [r1], #-380
    1434:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    1438:	6341656c 	movtvs	r6, #5484	; 0x156c
    143c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1440:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1444:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1448:	72505f48 	subsvc	r5, r0, #288	; 0x120
    144c:	6172676f 	cmnvs	r2, pc, ror #14
    1450:	74704f6d 	ldrbtvc	r4, [r0], #-3949
    1454:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1458:	44657479 	strbtmi	r7, [r5], #-1145
    145c:	00617461 	rsbeq	r7, r1, r1, ror #8
    1460:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1464:	65475f48 	strbvs	r5, [r7, #-3912]
    1468:	65735574 	ldrbvs	r5, [r3, #-1396]!
    146c:	74704f72 	ldrbtvc	r4, [r0], #-3954
    1470:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1474:	00657479 	rsbeq	r7, r5, r9, ror r4
    1478:	53414c46 	movtpl	r4, #7238	; 0x1c46
    147c:	72505f48 	subsvc	r5, r0, #288	; 0x120
    1480:	6172676f 	cmnvs	r2, pc, ror #14
    1484:	6c61486d 	stclvs	8, cr4, [r1], #-436
    1488:	726f5766 	rsbvc	r5, pc, #26738688	; 0x1980000
    148c:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    1490:	5f485341 	svcpl	0x00485341
    1494:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    1498:	45535500 	ldrbmi	r5, [r3, #-1280]
    149c:	61440052 	qdaddvs	r0, r2, r4
    14a0:	00306174 	eorseq	r6, r0, r4, ror r1
    14a4:	61746144 	cmnvs	r4, r4, asr #2
    14a8:	4c460031 	mcrrmi	0, 3, r0, r6, cr1
    14ac:	5f485341 	svcpl	0x00485341
    14b0:	65676150 	strbvs	r6, [r7, #-336]!
    14b4:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    14b8:	5f485341 	svcpl	0x00485341
    14bc:	46005449 	strmi	r5, [r0], -r9, asr #8
    14c0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    14c4:	6f72505f 	svcvs	0x0072505f
    14c8:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
    14cc:	64726f57 	ldrbtvs	r6, [r2], #-3927
    14d0:	53455200 	movtpl	r5, #20992	; 0x5200
    14d4:	45565245 	ldrbmi	r5, [r6, #-581]
    14d8:	4c460044 	mcrrmi	0, 4, r0, r6, cr4
    14dc:	5f485341 	svcpl	0x00485341
    14e0:	74696157 	strbtvc	r6, [r9], #-343
    14e4:	4c726f46 	ldclmi	15, cr6, [r2], #-280
    14e8:	4f747361 	svcmi	0x00747361
    14ec:	61726570 	cmnvs	r2, r0, ror r5
    14f0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    14f4:	414c4600 	cmpmi	ip, r0, lsl #12
    14f8:	505f4853 	subspl	r4, pc, r3, asr r8
    14fc:	65666572 	strbvs	r6, [r6, #-1394]!
    1500:	42686374 	rsbmi	r6, r8, #-805306367	; 0xd0000001
    1504:	65666675 	strbvs	r6, [r6, #-1653]!
    1508:	50470072 	subpl	r0, r7, r2, ror r0
    150c:	545f4f49 	ldrbpl	r4, [pc], #3913	; 1514 <__Stack_Size+0x1114>
    1510:	44657079 	strbtmi	r7, [r5], #-121
    1514:	70006665 	andvc	r6, r0, r5, ror #12
    1518:	6f706e69 	svcvs	0x00706e69
    151c:	69420073 	stmdbvs	r2, {r0, r1, r4, r5, r6}^
    1520:	45535f74 	ldrbmi	r5, [r3, #-3956]
    1524:	50470054 	subpl	r0, r7, r4, asr r0
    1528:	525f4f49 	subspl	r4, pc, #292	; 0x124
    152c:	4f646165 	svcmi	0x00646165
    1530:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1534:	74614474 	strbtvc	r4, [r1], #-1140
    1538:	50470061 	subpl	r0, r7, r1, rrx
    153c:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 5fb <__Stack_Size+0x1fb>
    1540:	746e6576 	strbtvc	r6, [lr], #-1398
    1544:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    1548:	6d437475 	cfstrdvs	mvd7, [r3, #-468]
    154c:	50470064 	subpl	r0, r7, r4, rrx
    1550:	535f4f49 	cmppl	pc, #292	; 0x124
    1554:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1558:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    155c:	69420074 	stmdbvs	r2, {r2, r4, r5, r6}^
    1560:	6c615674 	stclvs	6, cr5, [r1], #-464
    1564:	74694200 	strbtvc	r4, [r9], #-512
    1568:	5345525f 	movtpl	r5, #21087	; 0x525f
    156c:	47005445 	strmi	r5, [r0, -r5, asr #8]
    1570:	5f4f4950 	svcpl	0x004f4950
    1574:	74697257 	strbtvc	r7, [r9], #-599
    1578:	74694265 	strbtvc	r4, [r9], #-613
    157c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1580:	65535f4f 	ldrbvs	r5, [r3, #-3919]
    1584:	74694274 	strbtvc	r4, [r9], #-628
    1588:	50470073 	subpl	r0, r7, r3, ror r0
    158c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
    1590:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1594:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1598:	73005243 	movwvc	r5, #579	; 0x243
    159c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    15a0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    15a4:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    15a8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    15ac:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    15b0:	31663233 	cmncc	r6, r3, lsr r2
    15b4:	675f7830 	smmlarvs	pc, r0, r8, r7
    15b8:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    15bc:	69700063 	ldmdbvs	r0!, {r0, r1, r5, r6}^
    15c0:	73616d6e 	cmnvc	r1, #7040	; 0x1b80
    15c4:	5047006b 	subpl	r0, r7, fp, rrx
    15c8:	505f4f49 	subspl	r4, pc, r9, asr #30
    15cc:	5374726f 	cmnpl	r4, #-268435450	; 0xf0000006
    15d0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    15d4:	50470065 	subpl	r0, r7, r5, rrx
    15d8:	445f4f49 	ldrbmi	r4, [pc], #3913	; 15e0 <__Stack_Size+0x11e0>
    15dc:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    15e0:	50470074 	subpl	r0, r7, r4, ror r0
    15e4:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 6a3 <__Stack_Size+0x2a3>
    15e8:	746e6576 	strbtvc	r6, [lr], #-1398
    15ec:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    15f0:	6f437475 	svcvs	0x00437475
    15f4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    15f8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    15fc:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    1600:	0070616d 	rsbseq	r6, r0, sp, ror #2
    1604:	4f495047 	svcmi	0x00495047
    1608:	6165525f 	cmnvs	r5, pc, asr r2
    160c:	706e4964 	rsbvc	r4, lr, r4, ror #18
    1610:	61447475 	cmpvs	r4, r5, ror r4
    1614:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
    1618:	50470074 	subpl	r0, r7, r4, ror r0
    161c:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1620:	74657365 	strbtvc	r7, [r5], #-869
    1624:	73746942 	cmnvc	r4, #1081344	; 0x108000
    1628:	726f5000 	rsbvc	r5, pc, #0	; 0x0
    162c:	6c615674 	stclvs	6, cr5, [r1], #-464
    1630:	72756300 	rsbsvc	r6, r5, #0	; 0x0
    1634:	746e6572 	strbtvc	r6, [lr], #-1394
    1638:	65646f6d 	strbvs	r6, [r4, #-3949]!
    163c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1640:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1644:	6d65526e 	sfmvs	f5, 2, [r5, #-440]!
    1648:	6f437061 	svcvs	0x00437061
    164c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1650:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1654:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1658:	756f536e 	strbvc	r5, [pc, #-878]!	; 12f2 <__Stack_Size+0xef2>
    165c:	00656372 	rsbeq	r6, r5, r2, ror r3
    1660:	4f495047 	svcmi	0x00495047
    1664:	6165525f 	cmnvs	r5, pc, asr r2
    1668:	706e4964 	rsbvc	r4, lr, r4, ror #18
    166c:	61447475 	cmpvs	r4, r5, ror r4
    1670:	74006174 	strvc	r6, [r0], #-372
    1674:	616d706d 	cmnvs	sp, sp, rrx
    1678:	47006b73 	smlsdxmi	r0, r3, fp, r6
    167c:	5f4f4950 	svcpl	0x004f4950
    1680:	4c6e6950 	stclmi	9, cr6, [lr], #-320
    1684:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1688:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    168c:	75630067 	strbvc	r0, [r3, #-103]!
    1690:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1694:	6e697074 	mcrvs	0, 3, r7, cr9, cr4, {3}
    1698:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    169c:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    16a0:	00657469 	rsbeq	r7, r5, r9, ror #8
    16a4:	31706d74 	cmncc	r0, r4, ror sp
    16a8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    16ac:	58455f4f 	stmdapl	r5, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    16b0:	694c4954 	stmdbvs	ip, {r2, r4, r6, r8, fp, lr}^
    16b4:	6f43656e 	svcvs	0x0043656e
    16b8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16bc:	74694200 	strbtvc	r4, [r9], #-512
    16c0:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    16c4:	4d006e6f 	stcmi	14, cr6, [r0, #-444]
    16c8:	00525041 	subseq	r5, r2, r1, asr #32
    16cc:	4f495047 	svcmi	0x00495047
    16d0:	50470078 	subpl	r0, r7, r8, ror r0
    16d4:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
    16d8:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    16dc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    16e0:	56450074 	undefined
    16e4:	47005243 	strmi	r5, [r0, -r3, asr #4]
    16e8:	5f4f4950 	svcpl	0x004f4950
    16ec:	64616552 	strbtvs	r6, [r1], #-1362
    16f0:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    16f4:	61447475 	cmpvs	r4, r5, ror r4
    16f8:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
    16fc:	50470074 	subpl	r0, r7, r4, ror r0
    1700:	415f4f49 	cmpmi	pc, r9, asr #30
    1704:	444f4946 	strbmi	r4, [pc], #2374	; 170c <__Stack_Size+0x130c>
    1708:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    170c:	41490074 	cmpmi	r9, r4, ror r0
    1710:	4e005242 	cdpmi	2, 0, cr5, cr0, cr2, {2}
    1714:	5f434956 	svcpl	0x00434956
    1718:	61656c43 	cmnvs	r5, r3, asr #24
    171c:	51524972 	cmppl	r2, r2, ror r9
    1720:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1724:	506c656e 	rsbpl	r6, ip, lr, ror #10
    1728:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    172c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1730:	564e0074 	undefined
    1734:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
    1738:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    173c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1740:	564e0074 	undefined
    1744:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1748:	75437465 	strbvc	r7, [r3, #-1125]
    174c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1750:	6e655074 	mcrvs	0, 3, r5, cr5, cr4, {3}
    1754:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1758:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    175c:	6e6e6168 	powvsez	f6, f6, #0.0
    1760:	4e006c65 	cdpmi	12, 0, cr6, cr0, cr5, {3}
    1764:	5f434956 	svcpl	0x00434956
    1768:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    176c:	746c7561 	strbtvc	r7, [ip], #-1377
    1770:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1774:	00737365 	rsbseq	r7, r3, r5, ror #6
    1778:	74737953 	ldrbtvc	r7, [r3], #-2387
    177c:	61486d65 	cmpvs	r8, r5, ror #26
    1780:	656c646e 	strbvs	r6, [ip, #-1134]!
    1784:	62755372 	rsbsvs	r5, r5, #-939524095	; 0xc8000001
    1788:	6f697250 	svcvs	0x00697250
    178c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1790:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1794:	45535f43 	ldrbmi	r5, [r3, #-3907]
    1798:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    179c:	4b53414d 	blmi	14d1cd8 <__Stack_Size+0x14d18d8>
    17a0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    17a4:	65475f43 	strbvs	r5, [r7, #-3907]
    17a8:	6172656e 	cmnvs	r2, lr, ror #10
    17ac:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
    17b0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    17b4:	65736552 	ldrbvs	r6, [r3, #-1362]!
    17b8:	6d740074 	ldclvs	0, cr0, [r4, #-464]!
    17bc:	65727070 	ldrbvs	r7, [r2, #-112]!
    17c0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    17c4:	45525f43 	ldrbmi	r5, [r2, #-3907]
    17c8:	50544553 	subspl	r4, r4, r3, asr r5
    17cc:	414d4952 	cmpmi	sp, r2, asr r9
    17d0:	66004b53 	undefined
    17d4:	746c7561 	strbtvc	r7, [ip], #-1377
    17d8:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
    17dc:	00737365 	rsbseq	r7, r3, r5, ror #6
    17e0:	4349564e 	movtmi	r5, #38478	; 0x964e
    17e4:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    17e8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    17ec:	6c646e61 	stclvs	14, cr6, [r4], #-388
    17f0:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    17f4:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    17f8:	6f437974 	svcvs	0x00437974
    17fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1800:	6d747300 	ldclvs	3, cr7, [r4]
    1804:	31663233 	cmncc	r6, r3, lsr r2
    1808:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    180c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1810:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1814:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1818:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    181c:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    1820:	00632e63 	rsbeq	r2, r3, r3, ror #28
    1824:	4349564e 	movtmi	r5, #38478	; 0x964e
    1828:	7465475f 	strbtvc	r4, [r5], #-1887
    182c:	49555043 	ldmdbmi	r5, {r0, r1, r6, ip, lr}^
    1830:	564e0044 	strbpl	r0, [lr], -r4, asr #32
    1834:	505f4349 	subspl	r4, pc, r9, asr #6
    1838:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    183c:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
    1840:	70756f72 	rsbsvc	r6, r5, r2, ror pc
    1844:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1848:	45525f43 	ldrbmi	r5, [r2, #-3907]
    184c:	46544553 	undefined
    1850:	544c5541 	strbpl	r5, [ip], #-1345
    1854:	4b53414d 	blmi	14d1d90 <__Stack_Size+0x14d1990>
    1858:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    185c:	65475f43 	strbvs	r5, [r7, #-3907]
    1860:	72754374 	rsbsvc	r4, r5, #-805306367	; 0xd0000001
    1864:	746e6572 	strbtvc	r6, [lr], #-1394
    1868:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    186c:	61486576 	cmpvs	r8, r6, ror r5
    1870:	656c646e 	strbvs	r6, [ip, #-1134]!
    1874:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    1878:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    187c:	646e6148 	strbtvs	r6, [lr], #-328
    1880:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1884:	52534349 	subspl	r4, r3, #603979777	; 0x24000001
    1888:	45535200 	ldrbmi	r5, [r3, #-512]
    188c:	44455652 	strbmi	r5, [r5], #-1618
    1890:	564e0031 	undefined
    1894:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1898:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    189c:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    18a0:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    18a4:	74657365 	strbtvc	r7, [r5], #-869
    18a8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    18ac:	65475f43 	strbvs	r5, [r7, #-3907]
    18b0:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
    18b4:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    18b8:	6c646e61 	stclvs	14, cr6, [r4], #-388
    18bc:	63417265 	movtvs	r7, #4709	; 0x1265
    18c0:	65766974 	ldrbvs	r6, [r6, #-2420]!
    18c4:	53746942 	cmnpl	r4, #1081344	; 0x108000
    18c8:	75746174 	ldrbvc	r6, [r4, #-372]!
    18cc:	564e0073 	undefined
    18d0:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    18d4:	50455341 	subpl	r5, r5, r1, asr #6
    18d8:	4f434952 	svcmi	0x00434952
    18dc:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    18e0:	41464200 	cmpmi	r6, r0, lsl #4
    18e4:	564e0052 	undefined
    18e8:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    18ec:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    18f0:	61684351 	cmnvs	r8, r1, asr r3
    18f4:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    18f8:	646e6550 	strbtvs	r6, [lr], #-1360
    18fc:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1900:	74007469 	strvc	r7, [r0], #-1129
    1904:	6f70706d 	svcvs	0x0070706d
    1908:	46430073 	undefined
    190c:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    1910:	5f434956 	svcpl	0x00434956
    1914:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    1918:	65747379 	ldrbvs	r7, [r4, #-889]!
    191c:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1920:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1924:	646e6550 	strbtvs	r6, [lr], #-1360
    1928:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    192c:	41007469 	tstmi	r0, r9, ror #8
    1930:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    1934:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1938:	65535f43 	ldrbvs	r5, [r3, #-3907]
    193c:	63655674 	cmnvs	r5, #121634816	; 0x7400000
    1940:	54726f74 	ldrbtpl	r6, [r2], #-3956
    1944:	656c6261 	strbvs	r6, [ip, #-609]!
    1948:	50434900 	subpl	r4, r3, r0, lsl #18
    194c:	564e0052 	undefined
    1950:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
    1954:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1958:	52504853 	subspl	r4, r0, #5439488	; 0x530000
    195c:	43485300 	movtmi	r5, #33536	; 0x8300
    1960:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    1964:	5f434956 	svcpl	0x00434956
    1968:	42746547 	rsbsmi	r6, r4, #297795584	; 0x11c00000
    196c:	50455341 	subpl	r5, r5, r1, asr #6
    1970:	4d004952 	stcmi	9, cr4, [r0, #-328]
    1974:	5241464d 	subpl	r4, r1, #80740352	; 0x4d00000
    1978:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    197c:	00627573 	rsbeq	r7, r2, r3, ror r5
    1980:	4349564e 	movtmi	r5, #38478	; 0x964e
    1984:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    1988:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    198c:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1990:	6f437265 	svcvs	0x00437265
    1994:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1998:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    199c:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    19a0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    19a4:	6f43504c 	svcvs	0x0043504c
    19a8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    19ac:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    19b0:	74535f43 	ldrbvc	r5, [r3], #-3907
    19b4:	74637572 	strbtvc	r7, [r3], #-1394
    19b8:	74696e49 	strbtvc	r6, [r9], #-3657
    19bc:	45434900 	strbmi	r4, [r3, #-2304]
    19c0:	6d740052 	ldclvs	0, cr0, [r4, #-328]!
    19c4:	69727070 	ldmdbvs	r2!, {r4, r5, r6, ip, sp, lr}^
    19c8:	7469726f 	strbtvc	r7, [r9], #-623
    19cc:	54560079 	ldrbpl	r0, [r6], #-121
    19d0:	4900524f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, ip, lr}
    19d4:	00525053 	subseq	r5, r2, r3, asr r0
    19d8:	52534644 	subspl	r4, r3, #71303168	; 0x4400000
    19dc:	53464800 	movtpl	r4, #26624	; 0x6800
    19e0:	564e0052 	undefined
    19e4:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    19e8:	41465445 	cmpmi	r6, r5, asr #8
    19ec:	4d544c55 	ldclmi	12, cr4, [r4, #-340]
    19f0:	004b5341 	subeq	r5, fp, r1, asr #6
    19f4:	52534641 	subspl	r4, r3, #68157440	; 0x4100000
    19f8:	45534900 	ldrbmi	r4, [r3, #-2304]
    19fc:	564e0052 	undefined
    1a00:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1a04:	61467465 	cmpvs	r6, r5, ror #8
    1a08:	48746c75 	ldmdami	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
    1a0c:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1a10:	6f537265 	svcvs	0x00537265
    1a14:	65637275 	strbvs	r7, [r3, #-629]!
    1a18:	6d740073 	ldclvs	0, cr0, [r4, #-460]!
    1a1c:	4e003270 	mcrmi	2, 0, r3, cr0, cr0, {3}
    1a20:	5f434956 	svcpl	0x00434956
    1a24:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    1a28:	65747379 	ldrbvs	r7, [r4, #-889]!
    1a2c:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1a30:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1a34:	646e6550 	strbtvs	r6, [lr], #-1360
    1a38:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1a3c:	74537469 	ldrbvc	r7, [r3], #-1129
    1a40:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1a44:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1a48:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1a4c:	53726165 	cmnpl	r2, #1073741849	; 0x40000019
    1a50:	65747379 	ldrbvs	r7, [r4, #-889]!
    1a54:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1a58:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1a5c:	646e6550 	strbtvs	r6, [lr], #-1360
    1a60:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1a64:	66007469 	strvs	r7, [r0], -r9, ror #8
    1a68:	746c7561 	strbtvc	r7, [ip], #-1377
    1a6c:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    1a70:	00736563 	rsbseq	r6, r3, r3, ror #10
    1a74:	74737953 	ldrbtvc	r7, [r3], #-2387
    1a78:	61486d65 	cmpvs	r8, r5, ror #26
    1a7c:	656c646e 	strbvs	r6, [ip, #-1134]!
    1a80:	65725072 	ldrbvs	r5, [r2, #-114]!
    1a84:	74706d65 	ldrbtvc	r6, [r0], #-3429
    1a88:	506e6f69 	rsbpl	r6, lr, r9, ror #30
    1a8c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1a90:	00797469 	rsbseq	r7, r9, r9, ror #8
    1a94:	4349564e 	movtmi	r5, #38478	; 0x964e
    1a98:	7465475f 	strbtvc	r4, [r5], #-1887
    1a9c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1aa0:	6e6e6168 	powvsez	f6, f6, #0.0
    1aa4:	65506c65 	ldrbvs	r6, [r0, #-3173]
    1aa8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1aac:	74694267 	strbtvc	r4, [r9], #-615
    1ab0:	74617453 	strbtvc	r7, [r1], #-1107
    1ab4:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1ab8:	5f434956 	svcpl	0x00434956
    1abc:	44424353 	strbmi	r4, [r2], #-851
    1ac0:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1ac4:	654e0074 	strbvs	r0, [lr, #-116]
    1ac8:	69725077 	ldmdbvs	r2!, {r0, r1, r2, r4, r5, r6, ip, lr}^
    1acc:	7469726f 	strbtvc	r7, [r9], #-623
    1ad0:	564e0079 	undefined
    1ad4:	565f4349 	ldrbpl	r4, [pc], -r9, asr #6
    1ad8:	54746365 	ldrbtpl	r6, [r4], #-869
    1adc:	61006261 	tstvs	r0, r1, ror #4
    1ae0:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1ae4:	71726965 	cmnvc	r2, r5, ror #18
    1ae8:	74617473 	strbtvc	r7, [r1], #-1139
    1aec:	68007375 	stmdavs	r0, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
    1af0:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1af4:	616d7265 	cmnvs	sp, r5, ror #4
    1af8:	4c006b73 	stcmi	11, cr6, [r0], {115}
    1afc:	6f50776f 	svcvs	0x0050776f
    1b00:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!
    1b04:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1b08:	4349564e 	movtmi	r5, #38478	; 0x964e
    1b0c:	7465475f 	strbtvc	r4, [r5], #-1887
    1b10:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1b14:	6e6e6168 	powvsez	f6, f6, #0.0
    1b18:	63416c65 	movtvs	r6, #7269	; 0x1c65
    1b1c:	65766974 	ldrbvs	r6, [r6, #-2420]!
    1b20:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1b24:	75746174 	ldrbvc	r6, [r4, #-372]!
    1b28:	564e0073 	undefined
    1b2c:	445f4349 	ldrbmi	r4, [pc], #841	; 1b34 <__Stack_Size+0x1734>
    1b30:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1b34:	564e0074 	undefined
    1b38:	505f4349 	subspl	r4, pc, r9, asr #6
    1b3c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1b40:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
    1b44:	70756f72 	rsbsvc	r6, r5, r2, ror pc
    1b48:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b4c:	70006769 	andvc	r6, r0, r9, ror #14
    1b50:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1b54:	7269676e 	rsbvc	r6, r9, #28835840	; 0x1b80000
    1b58:	61747371 	cmnvs	r4, r1, ror r3
    1b5c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1b60:	5f525750 	svcpl	0x00525750
    1b64:	65746e45 	ldrbvs	r6, [r4, #-3653]!
    1b68:	41545372 	cmpmi	r4, r2, ror r3
    1b6c:	5942444e 	stmdbpl	r2, {r1, r2, r3, r6, sl, lr}^
    1b70:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1b74:	52575000 	subspl	r5, r7, #0	; 0x0
    1b78:	656c435f 	strbvs	r4, [ip, #-863]!
    1b7c:	6c467261 	sfmvs	f7, 2, [r6], {97}
    1b80:	50006761 	andpl	r6, r0, r1, ror #14
    1b84:	445f5257 	ldrbmi	r5, [pc], #599	; 1b8c <__Stack_Size+0x178c>
    1b88:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1b8c:	57500074 	undefined
    1b90:	65525f52 	ldrbvs	r5, [r2, #-3922]
    1b94:	616c7567 	cmnvs	ip, r7, ror #10
    1b98:	00726f74 	rsbseq	r6, r2, r4, ror pc
    1b9c:	5f525750 	svcpl	0x00525750
    1ba0:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    1ba4:	6c657665 	stclvs	6, cr7, [r5], #-404
    1ba8:	52575000 	subspl	r5, r7, #0	; 0x0
    1bac:	414c465f 	cmpmi	ip, pc, asr r6
    1bb0:	57500047 	ldrbpl	r0, [r0, -r7, asr #32]
    1bb4:	56505f52 	usubaddxpl	r5, r0, r2
    1bb8:	646d4344 	strbtvs	r4, [sp], #-836
    1bbc:	6d747300 	ldclvs	3, cr7, [r4]
    1bc0:	31663233 	cmncc	r6, r3, lsr r2
    1bc4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1bc8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1bcc:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1bd0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1bd4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1bd8:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
    1bdc:	5000632e 	andpl	r6, r0, lr, lsr #6
    1be0:	505f5257 	subspl	r5, pc, r7, asr r2
    1be4:	654c4456 	strbvs	r4, [ip, #-1110]
    1be8:	436c6576 	cmnmi	ip, #494927872	; 0x1d800000
    1bec:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1bf0:	57500067 	ldrbpl	r0, [r0, -r7, rrx]
    1bf4:	65475f52 	strbvs	r5, [r7, #-3922]
    1bf8:	616c4674 	smcvs	50276
    1bfc:	61745367 	cmnvs	r4, r7, ror #6
    1c00:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c04:	5f525750 	svcpl	0x00525750
    1c08:	65746e45 	ldrbvs	r6, [r4, #-3653]!
    1c0c:	4f545372 	svcmi	0x00545372
    1c10:	646f4d50 	strbtvs	r4, [pc], #3408	; 1c18 <__Stack_Size+0x1818>
    1c14:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    1c18:	54535f52 	ldrbpl	r5, [r3], #-3922
    1c1c:	6e45504f 	cdpvs	0, 4, cr5, cr5, cr15, {2}
    1c20:	00797274 	rsbseq	r7, r9, r4, ror r2
    1c24:	5f525750 	svcpl	0x00525750
    1c28:	6b636142 	blvs	18da138 <__Stack_Size+0x18d9d38>
    1c2c:	63417075 	movtvs	r7, #4213	; 0x1075
    1c30:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1c34:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1c38:	5f525750 	svcpl	0x00525750
    1c3c:	656b6157 	strbvs	r6, [fp, #-343]!
    1c40:	69507055 	ldmdbvs	r0, {r0, r2, r4, r6, ip, sp, lr}^
    1c44:	646d436e 	strbtvs	r4, [sp], #-878
    1c48:	42504100 	subsmi	r4, r0, #0	; 0x0
    1c4c:	54535231 	ldrbpl	r5, [r3], #-561
    1c50:	43520052 	cmpmi	r2, #82	; 0x52
    1c54:	43485f43 	movtmi	r5, #36675	; 0x8f43
    1c58:	52004b4c 	andpl	r4, r0, #77824	; 0x13000
    1c5c:	415f4343 	cmpmi	pc, r3, asr #6
    1c60:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    1c64:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1c68:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c6c:	5f434352 	svcpl	0x00434352
    1c70:	61656c43 	cmnvs	r5, r3, asr #24
    1c74:	50544972 	subspl	r4, r4, r2, ror r9
    1c78:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1c7c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1c80:	43520074 	cmpmi	r2, #116	; 0x74
    1c84:	50415f43 	subpl	r5, r1, r3, asr #30
    1c88:	65503242 	ldrbvs	r3, [r0, #-578]
    1c8c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1c90:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1c94:	646d4374 	strbtvs	r4, [sp], #-884
    1c98:	43435200 	movtmi	r5, #12800	; 0x3200
    1c9c:	45534c5f 	ldrbmi	r4, [r3, #-3167]
    1ca0:	43435200 	movtmi	r5, #12800	; 0x3200
    1ca4:	7465475f 	strbtvc	r4, [r5], #-1887
    1ca8:	74535449 	ldrbvc	r5, [r3], #-1097
    1cac:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1cb0:	43444200 	movtmi	r4, #16896	; 0x4200
    1cb4:	43520052 	cmpmi	r2, #82	; 0x52
    1cb8:	50415f43 	subpl	r5, r1, r3, asr #30
    1cbc:	65503242 	ldrbvs	r3, [r0, #-578]
    1cc0:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1cc4:	43435200 	movtmi	r5, #12800	; 0x3200
    1cc8:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    1ccc:	5200324b 	andpl	r3, r0, #-1342177276	; 0xb0000004
    1cd0:	505f4343 	subspl	r4, pc, r3, asr #6
    1cd4:	6d434c4c 	stclvs	12, cr4, [r3, #-304]
    1cd8:	43520064 	cmpmi	r2, #100	; 0x64
    1cdc:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1ce0:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    1ce4:	65707954 	ldrbvs	r7, [r0, #-2388]!
    1ce8:	00666544 	rsbeq	r6, r6, r4, asr #10
    1cec:	5f434352 	svcpl	0x00434352
    1cf0:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]
    1cf4:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    1cf8:	415f4343 	cmpmi	pc, r3, asr #6
    1cfc:	65504248 	ldrbvs	r4, [r0, #-584]
    1d00:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1d04:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1d08:	646d436b 	strbtvs	r4, [sp], #-875
    1d0c:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    1d10:	43480052 	movtmi	r0, #32850	; 0x8052
    1d14:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    1d18:	75716572 	ldrbvc	r6, [r1, #-1394]!
    1d1c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1d20:	42504100 	subsmi	r4, r0, #0	; 0x0
    1d24:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    1d28:	65727000 	ldrbvs	r7, [r2]!
    1d2c:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    1d30:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]
    1d34:	6f434f43 	svcvs	0x00434f43
    1d38:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d3c:	43435200 	movtmi	r5, #12800	; 0x3200
    1d40:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1d44:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1d48:	5f434352 	svcpl	0x00434352
    1d4c:	74696157 	strbtvc	r6, [r9], #-343
    1d50:	48726f46 	ldmdami	r2!, {r1, r2, r6, r8, r9, sl, fp, sp, lr}^
    1d54:	74534553 	ldrbvc	r4, [r3], #-1363
    1d58:	55747261 	ldrbpl	r7, [r4, #-609]!
    1d5c:	43520070 	cmpmi	r2, #112	; 0x70
    1d60:	54525f43 	ldrbpl	r5, [r2], #-3907
    1d64:	4b4c4343 	blmi	1312a78 <__Stack_Size+0x1312678>
    1d68:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1d6c:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1d70:	415f4343 	cmpmi	pc, r3, asr #6
    1d74:	50314250 	eorspl	r4, r1, r0, asr r2
    1d78:	70697265 	rsbvc	r7, r9, r5, ror #4
    1d7c:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    1d80:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    1d84:	43520064 	cmpmi	r2, #100	; 0x64
    1d88:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    1d8c:	6e6f434c 	cdpvs	3, 6, cr4, cr15, cr12, {2}
    1d90:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d94:	6d6c6c70 	stclvs	12, cr6, [ip, #-448]!
    1d98:	006c6c75 	rsbeq	r6, ip, r5, ror ip
    1d9c:	5f434352 	svcpl	0x00434352
    1da0:	43425355 	movtmi	r5, #9045	; 0x2355
    1da4:	6f434b4c 	svcvs	0x00434b4c
    1da8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1dac:	43435200 	movtmi	r5, #12800	; 0x3200
    1db0:	49534c5f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, sl, fp, lr}^
    1db4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1db8:	5f434352 	svcpl	0x00434352
    1dbc:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    1dc0:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1dc4:	756f534b 	strbvc	r5, [pc, #-843]!	; 1a81 <__Stack_Size+0x1681>
    1dc8:	00656372 	rsbeq	r6, r5, r2, ror r3
    1dcc:	32425041 	subcc	r5, r2, #65	; 0x41
    1dd0:	52545352 	subspl	r5, r4, #1207959553	; 0x48000001
    1dd4:	43435200 	movtmi	r5, #12800	; 0x3200
    1dd8:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1ddc:	72655031 	rsbvc	r5, r5, #49	; 0x31
    1de0:	00687069 	rsbeq	r7, r8, r9, rrx
    1de4:	736c6c70 	cmnvc	ip, #28672	; 0x7000
    1de8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1dec:	48410065 	stmdami	r1, {r0, r2, r5, r6}^
    1df0:	524e4542 	subpl	r4, lr, #276824064	; 0x10800000
    1df4:	43435200 	movtmi	r5, #12800	; 0x3200
    1df8:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    1dfc:	6f43314b 	svcvs	0x0043314b
    1e00:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1e04:	61747300 	cmnvs	r4, r0, lsl #6
    1e08:	72737574 	rsbsvc	r7, r3, #486539264	; 0x1d000000
    1e0c:	52006765 	andpl	r6, r0, #26476544	; 0x1940000
    1e10:	415f4343 	cmpmi	pc, r3, asr #6
    1e14:	50314250 	eorspl	r4, r1, r0, asr r2
    1e18:	70697265 	rsbvc	r7, r9, r5, ror #4
    1e1c:	6f6c4368 	svcvs	0x006c4368
    1e20:	6d436b63 	vstrvs	d22, [r3, #-396]
    1e24:	50410064 	subpl	r0, r1, r4, rrx
    1e28:	4e453242 	cdpmi	2, 4, cr3, cr5, cr2, {2}
    1e2c:	74530052 	ldrbvc	r0, [r3], #-82
    1e30:	55747261 	ldrbpl	r7, [r4, #-609]!
    1e34:	756f4370 	strbvc	r4, [pc, #-880]!	; 1acc <__Stack_Size+0x16cc>
    1e38:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1e3c:	43435200 	movtmi	r5, #12800	; 0x3200
    1e40:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    1e44:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
    1e48:	74657365 	strbtvc	r7, [r5], #-869
    1e4c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1e50:	5f434352 	svcpl	0x00434352
    1e54:	756a6441 	strbvc	r6, [sl, #-1089]!
    1e58:	53487473 	movtpl	r7, #33907	; 0x8473
    1e5c:	6c614349 	stclvs	3, cr4, [r1], #-292
    1e60:	61726269 	cmnvs	r2, r9, ror #4
    1e64:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1e68:	756c6156 	strbvc	r6, [ip, #-342]!
    1e6c:	44410065 	strbmi	r0, [r1], #-101
    1e70:	4b4c4343 	blmi	1312b84 <__Stack_Size+0x1312784>
    1e74:	6572465f 	ldrbvs	r4, [r2, #-1631]!
    1e78:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    1e7c:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    1e80:	465f4343 	ldrbmi	r4, [pc], -r3, asr #6
    1e84:	0047414c 	subeq	r4, r7, ip, asr #2
    1e88:	5f434352 	svcpl	0x00434352
    1e8c:	534c4c50 	movtpl	r4, #52304	; 0xcc50
    1e90:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1e94:	43520065 	cmpmi	r2, #101	; 0x65
    1e98:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1e9c:	4b4c4353 	blmi	1312bf0 <__Stack_Size+0x13127f0>
    1ea0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ea4:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1ea8:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    1eac:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    1eb0:	74536761 	ldrbvc	r6, [r3], #-1889
    1eb4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1eb8:	43435200 	movtmi	r5, #12800	; 0x3200
    1ebc:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    1ec0:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1ec4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1ec8:	43520067 	cmpmi	r2, #103	; 0x67
    1ecc:	53555f43 	cmppl	r5, #268	; 0x10c
    1ed0:	4b4c4342 	blmi	1312be0 <__Stack_Size+0x13127e0>
    1ed4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1ed8:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1edc:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1ee0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1ee4:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1ee8:	43435200 	movtmi	r5, #12800	; 0x3200
    1eec:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    1ef0:	004b4c43 	subeq	r4, fp, r3, asr #24
    1ef4:	53455348 	movtpl	r5, #21320	; 0x5348
    1ef8:	75746174 	ldrbvc	r6, [r4, #-372]!
    1efc:	43520073 	cmpmi	r2, #115	; 0x73
    1f00:	53485f43 	movtpl	r5, #36675	; 0x8f43
    1f04:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    1f08:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f0c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1f10:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    1f14:	75716572 	ldrbvc	r6, [r1, #-1394]!
    1f18:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1f1c:	43435200 	movtmi	r5, #12800	; 0x3200
    1f20:	6f6c435f 	svcvs	0x006c435f
    1f24:	00736b63 	rsbseq	r6, r3, r3, ror #22
    1f28:	4b4c4350 	blmi	1312c70 <__Stack_Size+0x1312870>
    1f2c:	72465f32 	subvc	r5, r6, #200	; 0xc8
    1f30:	65757165 	ldrbvs	r7, [r5, #-357]!
    1f34:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1f38:	5f434352 	svcpl	0x00434352
    1f3c:	6f435449 	svcvs	0x00435449
    1f40:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1f44:	43435200 	movtmi	r5, #12800	; 0x3200
    1f48:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1f4c:	72655032 	rsbvc	r5, r5, #50	; 0x32
    1f50:	43687069 	cmnmi	r8, #105	; 0x69
    1f54:	6b636f6c 	blvs	18ddd0c <__Stack_Size+0x18dd90c>
    1f58:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1f5c:	5f434352 	svcpl	0x00434352
    1f60:	00455348 	subeq	r5, r5, r8, asr #6
    1f64:	5f434352 	svcpl	0x00434352
    1f68:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1f6c:	6f534b4c 	svcvs	0x00534b4c
    1f70:	65637275 	strbvs	r7, [r3, #-629]!
    1f74:	4c435000 	marmi	acc0, r5, r3
    1f78:	465f314b 	ldrbmi	r3, [pc], -fp, asr #2
    1f7c:	75716572 	ldrbvc	r6, [r1, #-1394]!
    1f80:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1f84:	43435200 	movtmi	r5, #12800	; 0x3200
    1f88:	45534c5f 	ldrbmi	r4, [r3, #-3167]
    1f8c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1f90:	41006769 	tstmi	r0, r9, ror #14
    1f94:	48414250 	stmdami	r1, {r4, r6, r9, lr}^
    1f98:	65725042 	ldrbvs	r5, [r2, #-66]!
    1f9c:	61546373 	cmpvs	r4, r3, ror r3
    1fa0:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1fa4:	5f434352 	svcpl	0x00434352
    1fa8:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1fac:	6b636f6c 	blvs	18ddd64 <__Stack_Size+0x18dd964>
    1fb0:	65724673 	ldrbvs	r4, [r2, #-1651]!
    1fb4:	74730071 	ldrbtvc	r0, [r3], #-113
    1fb8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1fbc:	5f783031 	svcpl	0x00783031
    1fc0:	2f62696c 	svccs	0x0062696c
    1fc4:	2f637273 	svccs	0x00637273
    1fc8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1fcc:	30316632 	eorscc	r6, r1, r2, lsr r6
    1fd0:	63725f78 	cmnvs	r2, #480	; 0x1e0
    1fd4:	00632e63 	rsbeq	r2, r3, r3, ror #28
    1fd8:	5f434352 	svcpl	0x00434352
    1fdc:	43435452 	movtmi	r5, #13394	; 0x3452
    1fe0:	6d434b4c 	vstrvs	d20, [r3, #-304]
    1fe4:	43520064 	cmpmi	r2, #100	; 0x64
    1fe8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1fec:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    1ff0:	72756365 	rsbsvc	r6, r5, #-1811939327	; 0x94000001
    1ff4:	53797469 	cmnpl	r9, #1761607680	; 0x69000000
    1ff8:	65747379 	ldrbvs	r7, [r4, #-889]!
    1ffc:	646d436d 	strbtvs	r4, [sp], #-877
    2000:	43435200 	movtmi	r5, #12800	; 0x3200
    2004:	4c43485f 	mcrrmi	8, 5, r4, r3, cr15
    2008:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    200c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2010:	5f434352 	svcpl	0x00434352
    2014:	43495348 	movtmi	r5, #37704	; 0x9348
    2018:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    201c:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]
    2020:	52004f43 	andpl	r4, r0, #268	; 0x10c
    2024:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
    2028:	43520054 	cmpmi	r2, #84	; 0x54
    202c:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2030:	72655042 	rsbvc	r5, r5, #66	; 0x42
    2034:	00687069 	rsbeq	r7, r8, r9, rrx
    2038:	5f434352 	svcpl	0x00434352
    203c:	4b4c4350 	blmi	1312d84 <__Stack_Size+0x1312984>
    2040:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    2044:	00676966 	rsbeq	r6, r7, r6, ror #18
    2048:	50434441 	subpl	r4, r3, r1, asr #8
    204c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2050:	6c626154 	stfvse	f6, [r2], #-336
    2054:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
    2058:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    205c:	65475f6b 	strbvs	r5, [r7, #-3947]
    2060:	756f4374 	strbvc	r4, [pc, #-884]!	; 1cf4 <__Stack_Size+0x18f4>
    2064:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2068:	73795300 	cmnvc	r9, #0	; 0x0
    206c:	6b636954 	blvs	18dc5c4 <__Stack_Size+0x18dc1c4>
    2070:	7465535f 	strbtvc	r5, [r5], #-863
    2074:	6f6c6552 	svcvs	0x006c6552
    2078:	53006461 	movwpl	r6, #1121	; 0x461
    207c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2080:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    2084:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    2088:	74536761 	ldrbvc	r6, [r3], #-1889
    208c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2090:	73795300 	cmnvc	r9, #0	; 0x0
    2094:	6b636954 	blvs	18dc5ec <__Stack_Size+0x18dc1ec>
    2098:	414c465f 	cmpmi	ip, pc, asr r6
    209c:	41430047 	cmpmi	r3, r7, asr #32
    20a0:	0042494c 	subeq	r4, r2, ip, asr #18
    20a4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    20a8:	30316632 	eorscc	r6, r1, r2, lsr r6
    20ac:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    20b0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    20b4:	74732f63 	ldrbtvc	r2, [r3], #-3939
    20b8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    20bc:	5f783031 	svcpl	0x00783031
    20c0:	74737973 	ldrbtvc	r7, [r3], #-2419
    20c4:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
    20c8:	54430063 	strbpl	r0, [r3], #-99
    20cc:	53004c52 	movwpl	r4, #3154	; 0xc52
    20d0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    20d4:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    20d8:	746e756f 	strbtvc	r7, [lr], #-1391
    20dc:	6d437265 	sfmvs	f7, 2, [r3, #-404]
    20e0:	79530064 	ldmdbvc	r3, {r2, r5, r6}^
    20e4:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    20e8:	6f435f6b 	svcvs	0x00435f6b
    20ec:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    20f0:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    20f4:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    20f8:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    20fc:	756f534b 	strbvc	r5, [pc, #-843]!	; 1db9 <__Stack_Size+0x19b9>
    2100:	43656372 	cmnmi	r5, #-939524095	; 0xc8000001
    2104:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2108:	4f4c0067 	svcmi	0x004c0067
    210c:	53004441 	movwpl	r4, #1089	; 0x441
    2110:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2114:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    2118:	6f534b4c 	svcvs	0x00534b4c
    211c:	65637275 	strbvs	r7, [r3, #-629]!
    2120:	73795300 	cmnvc	r9, #0	; 0x0
    2124:	6b636954 	blvs	18dc67c <__Stack_Size+0x18dc27c>
    2128:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    212c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2130:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2134:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2138:	73614634 	cmnvc	r1, #54525952	; 0x3400000
    213c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    2140:	00676966 	rsbeq	r6, r7, r6, ror #18
    2144:	5f4d4954 	svcpl	0x004d4954
    2148:	5031434f 	eorspl	r4, r1, pc, asr #6
    214c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2150:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2154:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2158:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    215c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2160:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2164:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2168:	54007469 	strpl	r7, [r0], #-1129
    216c:	4f5f4d49 	svcmi	0x005f4d49
    2170:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    2174:	616f6c65 	cmnvs	pc, r5, ror #24
    2178:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    217c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2180:	5f4d4954 	svcpl	0x004d4954
    2184:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2188:	61706d6f 	cmnvs	r0, pc, ror #26
    218c:	00316572 	eorseq	r6, r1, r2, ror r5
    2190:	5f4d4954 	svcpl	0x004d4954
    2194:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2198:	61706d6f 	cmnvs	r0, pc, ror #26
    219c:	00326572 	eorseq	r6, r2, r2, ror r5
    21a0:	5f4d4954 	svcpl	0x004d4954
    21a4:	73657250 	cmnvc	r5, #5	; 0x5
    21a8:	656c6163 	strbvs	r6, [ip, #-355]!
    21ac:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    21b0:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    21b4:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    21b8:	65726170 	ldrbvs	r6, [r2, #-368]!
    21bc:	49540034 	ldmdbmi	r4, {r2, r4, r5}^
    21c0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    21c4:	6f504e33 	svcvs	0x00504e33
    21c8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    21cc:	6f437974 	svcvs	0x00437974
    21d0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    21d4:	4d495400 	cfstrdmi	mvd5, [r9]
    21d8:	50434f5f 	subpl	r4, r3, pc, asr pc
    21dc:	6f6c6572 	svcvs	0x006c6572
    21e0:	54006461 	strpl	r6, [r0], #-1121
    21e4:	4f5f4d49 	svcmi	0x005f4d49
    21e8:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    21ec:	70795474 	rsbsvc	r5, r9, r4, ror r4
    21f0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    21f4:	4d495400 	cfstrdmi	mvd5, [r9]
    21f8:	50434f5f 	subpl	r4, r3, pc, asr pc
    21fc:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2200:	00797469 	rsbseq	r7, r9, r9, ror #8
    2204:	5f4d4954 	svcpl	0x004d4954
    2208:	5033434f 	eorspl	r4, r3, pc, asr #6
    220c:	6f6c6572 	svcvs	0x006c6572
    2210:	6f436461 	svcvs	0x00436461
    2214:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2218:	4d495400 	cfstrdmi	mvd5, [r9]
    221c:	7465475f 	strbtvc	r4, [r5], #-1887
    2220:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    2224:	74617453 	strbtvc	r7, [r1], #-1107
    2228:	54007375 	strpl	r7, [r0], #-885
    222c:	435f3249 	cmpmi	pc, #-1879048188	; 0x90000004
    2230:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2234:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2238:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    223c:	74736146 	ldrbtvc	r6, [r3], #-326
    2240:	4d495400 	cfstrdmi	mvd5, [r9]
    2244:	444b435f 	strbmi	r4, [fp], #-863
    2248:	4d495400 	cfstrdmi	mvd5, [r9]
    224c:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2250:	5474696e 	ldrbtpl	r6, [r4], #-2414
    2254:	44657079 	strbtmi	r7, [r5], #-121
    2258:	54006665 	strpl	r6, [r0], #-1637
    225c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2260:	7475706e 	ldrbtvc	r7, [r5], #-110
    2264:	67697254 	undefined
    2268:	53726567 	cmnpl	r2, #432013312	; 0x19c00000
    226c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2270:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2274:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    2278:	73614241 	cmnvc	r1, #268435460	; 0x10000004
    227c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2280:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2284:	47525474 	undefined
    2288:	73657250 	cmnvc	r5, #5	; 0x5
    228c:	656c6163 	strbvs	r6, [ip, #-355]!
    2290:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2294:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2298:	6d434e78 	stclvs	14, cr4, [r3, #-480]
    229c:	74690064 	strbtvc	r0, [r9], #-100
    22a0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
    22a4:	5400656c 	strpl	r6, [r0], #-1388
    22a8:	4f5f4d49 	svcmi	0x005f4d49
    22ac:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    22b0:	616f6c65 	cmnvs	pc, r5, ror #24
    22b4:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    22b8:	00676966 	rsbeq	r6, r7, r6, ror #18
    22bc:	5f4d4954 	svcpl	0x004d4954
    22c0:	63726f46 	cmnvs	r2, #280	; 0x118
    22c4:	434f6465 	movtmi	r6, #62565	; 0xf465
    22c8:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    22cc:	00676966 	rsbeq	r6, r7, r6, ror #18
    22d0:	5f4d4954 	svcpl	0x004d4954
    22d4:	7453434f 	ldrbvc	r4, [r3], #-847
    22d8:	74637572 	strbtvc	r7, [r3], #-1394
    22dc:	74696e49 	strbtvc	r6, [r9], #-3657
    22e0:	4d495400 	cfstrdmi	mvd5, [r9]
    22e4:	6470555f 	ldrbtvs	r5, [r0], #-1375
    22e8:	52657461 	rsbpl	r7, r5, #1627389952	; 0x61000000
    22ec:	65757165 	ldrbvs	r7, [r5, #-357]!
    22f0:	6f437473 	svcvs	0x00437473
    22f4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    22f8:	4d495400 	cfstrdmi	mvd5, [r9]
    22fc:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    2300:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2304:	5f4d4954 	svcpl	0x004d4954
    2308:	656c6553 	strbvs	r6, [ip, #-1363]!
    230c:	43437463 	movtmi	r7, #13411	; 0x3463
    2310:	00414d44 	subeq	r4, r1, r4, asr #26
    2314:	5f4d4954 	svcpl	0x004d4954
    2318:	6f4d504f 	svcvs	0x004d504f
    231c:	54006564 	strpl	r6, [r0], #-1380
    2320:	4f5f4d49 	svcmi	0x005f4d49
    2324:	6e493143 	dvfvsem	f3, f1, f3
    2328:	54007469 	strpl	r7, [r0], #-1129
    232c:	4f5f4d49 	svcmi	0x005f4d49
    2330:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    2334:	616f6c65 	cmnvs	pc, r5, ror #24
    2338:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    233c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2340:	5f4d4954 	svcpl	0x004d4954
    2344:	50314349 	eorspl	r4, r1, r9, asr #6
    2348:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    234c:	00797469 	rsbseq	r7, r9, r9, ror #8
    2350:	5f4d4954 	svcpl	0x004d4954
    2354:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2358:	75747061 	ldrbvc	r7, [r4, #-97]!
    235c:	00316572 	eorseq	r6, r1, r2, ror r5
    2360:	5f4d4954 	svcpl	0x004d4954
    2364:	6449434f 	strbvs	r4, [r9], #-847
    2368:	7453656c 	ldrbvc	r6, [r3], #-1388
    236c:	00657461 	rsbeq	r7, r5, r1, ror #8
    2370:	73706d74 	cmnvc	r0, #7424	; 0x1d00
    2374:	0072636d 	rsbseq	r6, r2, sp, ror #6
    2378:	5f4d4954 	svcpl	0x004d4954
    237c:	4633434f 	ldrtmi	r4, [r3], -pc, asr #6
    2380:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    2384:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2388:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    238c:	5400784d 	strpl	r7, [r0], #-2125
    2390:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2394:	6563726f 	strbvs	r7, [r3, #-623]!
    2398:	74634164 	strbtvc	r4, [r3], #-356
    239c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    23a0:	5f4d4954 	svcpl	0x004d4954
    23a4:	50324349 	eorspl	r4, r2, r9, asr #6
    23a8:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    23ac:	00797469 	rsbseq	r7, r9, r9, ror #8
    23b0:	5f4d4954 	svcpl	0x004d4954
    23b4:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    23b8:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    23bc:	61637365 	cmnvs	r3, r5, ror #6
    23c0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    23c4:	5f4d4954 	svcpl	0x004d4954
    23c8:	76616c53 	undefined
    23cc:	646f4d65 	strbtvs	r4, [pc], #3429	; 23d4 <__Stack_Size+0x1fd4>
    23d0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    23d4:	534f5f4d 	movtpl	r5, #65357	; 0xff4d
    23d8:	74534953 	ldrbvc	r4, [r3], #-2387
    23dc:	00657461 	rsbeq	r7, r5, r1, ror #8
    23e0:	63706d74 	cmnvs	r0, #7424	; 0x1d00
    23e4:	54003172 	strpl	r3, [r0], #-370
    23e8:	545f4d49 	ldrbpl	r4, [pc], #3401	; 23f0 <__Stack_Size+0x1ff0>
    23ec:	44657079 	strbtmi	r7, [r5], #-121
    23f0:	54006665 	strpl	r6, [r0], #-1637
    23f4:	4f5f4d49 	svcmi	0x005f4d49
    23f8:	6e493243 	cdpvs	2, 4, cr3, cr9, cr3, {2}
    23fc:	54007469 	strpl	r7, [r0], #-1129
    2400:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 16bf <__Stack_Size+0x12bf>
    2404:	6c435254 	sfmvs	f5, 2, [r3], {84}
    2408:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!
    240c:	3265646f 	rsbcc	r6, r5, #1862270976	; 0x6f000000
    2410:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2414:	54006769 	strpl	r6, [r0], #-1897
    2418:	435f3149 	cmpmi	pc, #1073741842	; 0x40000012
    241c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2420:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2424:	65475f4d 	strbvs	r5, [r7, #-3917]
    2428:	70614374 	rsbvc	r4, r1, r4, ror r3
    242c:	65727574 	ldrbvs	r7, [r2, #-1396]!
    2430:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    2434:	65475f4d 	strbvs	r5, [r7, #-3917]
    2438:	70614374 	rsbvc	r4, r1, r4, ror r3
    243c:	65727574 	ldrbvs	r7, [r2, #-1396]!
    2440:	49540033 	ldmdbmi	r4, {r0, r1, r4, r5}^
    2444:	65475f4d 	strbvs	r5, [r7, #-3917]
    2448:	70614374 	rsbvc	r4, r1, r4, ror r3
    244c:	65727574 	ldrbvs	r7, [r2, #-1396]!
    2450:	49540034 	ldmdbmi	r4, {r2, r4, r5}^
    2454:	75505f4d 	ldrbvc	r5, [r0, #-3917]
    2458:	0065736c 	rsbeq	r7, r5, ip, ror #6
    245c:	5f4d4954 	svcpl	0x004d4954
    2460:	42414d44 	submi	r4, r1, #4352	; 0x1100
    2464:	74737275 	ldrbtvc	r7, [r3], #-629
    2468:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    246c:	54006874 	strpl	r6, [r0], #-2164
    2470:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2474:	6b636f6c 	blvs	18de22c <__Stack_Size+0x18dde2c>
    2478:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    247c:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    2480:	4d495400 	cfstrdmi	mvd5, [r9]
    2484:	74754f5f 	ldrbtvc	r4, [r5], #-3935
    2488:	53747570 	cmnpl	r4, #469762048	; 0x1c000000
    248c:	65746174 	ldrbvs	r6, [r4, #-372]!
    2490:	4d495400 	cfstrdmi	mvd5, [r9]
    2494:	656c435f 	strbvs	r4, [ip, #-863]!
    2498:	6c467261 	sfmvs	f7, 2, [r6], {97}
    249c:	54006761 	strpl	r6, [r0], #-1889
    24a0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    24a4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    24a8:	5234434f 	eorspl	r4, r4, #1006632961	; 0x3c000001
    24ac:	54006665 	strpl	r6, [r0], #-1637
    24b0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    24b4:	45785254 	ldrbmi	r5, [r8, #-596]!
    24b8:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    24bc:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    24c0:	6b636f6c 	blvs	18de278 <__Stack_Size+0x18dde78>
    24c4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    24c8:	54006769 	strpl	r6, [r0], #-1897
    24cc:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    24d0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    24d4:	65505449 	ldrbvs	r5, [r0, #-1097]
    24d8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    24dc:	74694267 	strbtvc	r4, [r9], #-615
    24e0:	4d495400 	cfstrdmi	mvd5, [r9]
    24e4:	414d445f 	cmpmi	sp, pc, asr r4
    24e8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    24ec:	54006769 	strpl	r6, [r0], #-1897
    24f0:	415f4d49 	cmpmi	pc, r9, asr #26
    24f4:	72505252 	subsvc	r5, r0, #536870917	; 0x20000005
    24f8:	616f6c65 	cmnvs	pc, r5, ror #24
    24fc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    2500:	00676966 	rsbeq	r6, r7, r6, ror #18
    2504:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2508:	30316632 	eorscc	r6, r1, r2, lsr r6
    250c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2510:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2514:	74732f63 	ldrbtvc	r2, [r3], #-3939
    2518:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    251c:	5f783031 	svcpl	0x00783031
    2520:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    2524:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
    2528:	44425f4d 	strbmi	r5, [r2], #-3917
    252c:	6e495254 	mcrvs	2, 2, r5, cr9, cr4, {2}
    2530:	74537469 	ldrbvc	r7, [r3], #-1129
    2534:	74637572 	strbtvc	r7, [r3], #-1394
    2538:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    253c:	72656363 	rsbvc	r6, r5, #-1946157055	; 0x8c000001
    2540:	4d495400 	cfstrdmi	mvd5, [r9]
    2544:	7465535f 	strbtvc	r5, [r5], #-863
    2548:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    254c:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    2550:	6f697369 	svcvs	0x00697369
    2554:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2558:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    255c:	73614632 	cmnvc	r1, #52428800	; 0x3200000
    2560:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    2564:	00676966 	rsbeq	r6, r7, r6, ror #18
    2568:	5f4d4954 	svcpl	0x004d4954
    256c:	61657242 	cmnvs	r5, r2, asr #4
    2570:	6c6f506b 	stclvs	0, cr5, [pc], #-428
    2574:	74697261 	strbtvc	r7, [r9], #-609
    2578:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    257c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2580:	7463656c 	strbtvc	r6, [r3], #-1388
    2584:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2588:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    258c:	65676769 	strbvs	r6, [r7, #-1897]!
    2590:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2594:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2598:	6142656d 	cmpvs	r2, sp, ror #10
    259c:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    25a0:	74537469 	ldrbvc	r7, [r3], #-1129
    25a4:	74637572 	strbtvc	r7, [r3], #-1394
    25a8:	4d495400 	cfstrdmi	mvd5, [r9]
    25ac:	6c65535f 	stclvs	3, cr5, [r5], #-380
    25b0:	4f746365 	svcmi	0x00746365
    25b4:	004d7843 	subeq	r7, sp, r3, asr #16
    25b8:	5f4d4954 	svcpl	0x004d4954
    25bc:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    25c0:	4d495400 	cfstrdmi	mvd5, [r9]
    25c4:	434f4c5f 	movtmi	r4, #64607	; 0xfc5f
    25c8:	76654c4b 	strbtvc	r4, [r5], -fp, asr #24
    25cc:	54006c65 	strpl	r6, [r0], #-3173
    25d0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    25d4:	6f437465 	svcvs	0x00437465
    25d8:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    25dc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    25e0:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    25e4:	756f5341 	strbvc	r5, [pc, #-833]!	; 22ab <__Stack_Size+0x1eab>
    25e8:	00656372 	rsbeq	r6, r5, r2, ror r3
    25ec:	5f4d4954 	svcpl	0x004d4954
    25f0:	6f636e45 	svcvs	0x00636e45
    25f4:	4d726564 	cfldr64mi	mvdx6, [r2, #-400]!
    25f8:	0065646f 	rsbeq	r6, r5, pc, ror #8
    25fc:	5f4d4954 	svcpl	0x004d4954
    2600:	72504349 	subsvc	r4, r0, #603979777	; 0x24000001
    2604:	61637365 	cmnvs	r3, r5, ror #6
    2608:	0072656c 	rsbseq	r6, r2, ip, ror #10
    260c:	5f4d4954 	svcpl	0x004d4954
    2610:	6c43434f 	mcrrvs	3, 4, r4, r3, cr15
    2614:	00726165 	rsbseq	r6, r2, r5, ror #2
    2618:	5f4d4954 	svcpl	0x004d4954
    261c:	52435350 	subpl	r5, r3, #1073741825	; 0x40000001
    2620:	616f6c65 	cmnvs	pc, r5, ror #24
    2624:	646f4d64 	strbtvs	r4, [pc], #3428	; 262c <__Stack_Size+0x222c>
    2628:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    262c:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2630:	646d4378 	strbtvs	r4, [sp], #-888
    2634:	4d495400 	cfstrdmi	mvd5, [r9]
    2638:	7465475f 	strbtvc	r4, [r5], #-1887
    263c:	73657250 	cmnvc	r5, #5	; 0x5
    2640:	656c6163 	strbvs	r6, [ip, #-355]!
    2644:	78450072 	stmdavc	r5, {r1, r4, r5, r6}^
    2648:	47525474 	undefined
    264c:	746c6946 	strbtvc	r6, [ip], #-2374
    2650:	54007265 	strpl	r7, [r0], #-613
    2654:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2658:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    265c:	5474696e 	ldrbtpl	r6, [r4], #-2414
    2660:	44657079 	strbtmi	r7, [r5], #-121
    2664:	54006665 	strpl	r6, [r0], #-1637
    2668:	535f4d49 	cmppl	pc, #4672	; 0x1240
    266c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2670:	6c614874 	stclvs	8, cr4, [r1], #-464
    2674:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    2678:	00726f73 	rsbseq	r6, r2, r3, ror pc
    267c:	5f4d4954 	svcpl	0x004d4954
    2680:	656e6547 	strbvs	r6, [lr, #-1351]!
    2684:	65746172 	ldrbvs	r6, [r4, #-370]!
    2688:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    268c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2690:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2694:	32434974 	subcc	r4, r3, #1900544	; 0x1d0000
    2698:	73657250 	cmnvc	r5, #5	; 0x5
    269c:	656c6163 	strbvs	r6, [ip, #-355]!
    26a0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    26a4:	65525f4d 	ldrbvs	r5, [r2, #-3917]
    26a8:	69746570 	ldmdbvs	r4!, {r4, r5, r6, r8, sl, sp, lr}^
    26ac:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    26b0:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    26b4:	00726574 	rsbseq	r6, r2, r4, ror r5
    26b8:	5f4d4954 	svcpl	0x004d4954
    26bc:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    26c0:	4d495400 	cfstrdmi	mvd5, [r9]
    26c4:	6572425f 	ldrbvs	r4, [r2, #-607]!
    26c8:	54006b61 	strpl	r6, [r0], #-2913
    26cc:	4f5f4d49 	svcmi	0x005f4d49
    26d0:	6f504e43 	svcvs	0x00504e43
    26d4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    26d8:	54007974 	strpl	r7, [r0], #-2420
    26dc:	545f4d49 	ldrbpl	r4, [pc], #3401	; 26e4 <__Stack_Size+0x22e4>
    26e0:	78457849 	stmdavc	r5, {r0, r3, r6, fp, ip, sp, lr}^
    26e4:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    26e8:	4c436c61 	mcrrmi	12, 6, r6, r3, cr1
    26ec:	756f534b 	strbvc	r5, [pc, #-843]!	; 23a9 <__Stack_Size+0x1fa9>
    26f0:	00656372 	rsbeq	r6, r5, r2, ror r3
    26f4:	5f4d4954 	svcpl	0x004d4954
    26f8:	656d6954 	strbvs	r6, [sp, #-2388]!
    26fc:	65736142 	ldrbvs	r6, [r3, #-322]!
    2700:	74696e49 	strbtvc	r6, [r9], #-3657
    2704:	4d495400 	cfstrdmi	mvd5, [r9]
    2708:	6470555f 	ldrbtvs	r5, [r0], #-1375
    270c:	44657461 	strbtmi	r7, [r5], #-1121
    2710:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
    2714:	6f43656c 	svcvs	0x0043656c
    2718:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    271c:	4d495400 	cfstrdmi	mvd5, [r9]
    2720:	6470555f 	ldrbtvs	r5, [r0], #-1375
    2724:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    2728:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    272c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2730:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2734:	74696e49 	strbtvc	r6, [r9], #-3657
    2738:	75727453 	ldrbvc	r7, [r2, #-1107]!
    273c:	54007463 	strpl	r7, [r0], #-1123
    2740:	435f3349 	cmpmi	pc, #603979777	; 0x24000001
    2744:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2748:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    274c:	6f435f4d 	svcvs	0x00435f4d
    2750:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    2754:	646f4d72 	strbtvs	r4, [pc], #3442	; 275c <__Stack_Size+0x235c>
    2758:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    275c:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    2760:	65646f63 	strbvs	r6, [r4, #-3939]!
    2764:	746e4972 	strbtvc	r4, [lr], #-2418
    2768:	61667265 	cmnvs	r6, r5, ror #4
    276c:	6f436563 	svcvs	0x00436563
    2770:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2774:	4d495400 	cfstrdmi	mvd5, [r9]
    2778:	756f435f 	strbvc	r4, [pc, #-863]!	; 2421 <__Stack_Size+0x2021>
    277c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2780:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2784:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2788:	54006769 	strpl	r6, [r0], #-1897
    278c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2790:	6f437465 	svcvs	0x00437465
    2794:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    2798:	54003365 	strpl	r3, [r0], #-869
    279c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    27a0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    27a4:	5233434f 	eorspl	r4, r3, #1006632961	; 0x3c000001
    27a8:	54006665 	strpl	r6, [r0], #-1637
    27ac:	4f5f4d49 	svcmi	0x005f4d49
    27b0:	6e493443 	cdpvs	4, 4, cr3, cr9, cr3, {2}
    27b4:	54007469 	strpl	r7, [r0], #-1129
    27b8:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    27bc:	6563726f 	strbvs	r7, [r3, #-623]!
    27c0:	34434f64 	strbcc	r4, [r3], #-3940
    27c4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    27c8:	54006769 	strpl	r6, [r0], #-1897
    27cc:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    27d0:	6f437465 	svcvs	0x00437465
    27d4:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    27d8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    27dc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    27e0:	74696e49 	strbtvc	r6, [r9], #-3657
    27e4:	75727453 	ldrbvc	r7, [r2, #-1107]!
    27e8:	54007463 	strpl	r7, [r0], #-1123
    27ec:	535f4d49 	cmppl	pc, #4672	; 0x1240
    27f0:	63656c65 	cmnvs	r5, #25856	; 0x6500
    27f4:	616c5374 	smcvs	50484
    27f8:	6f4d6576 	svcvs	0x004d6576
    27fc:	54006564 	strpl	r6, [r0], #-1380
    2800:	4f5f4d49 	svcmi	0x005f4d49
    2804:	61463143 	cmpvs	r6, r3, asr #2
    2808:	6f437473 	svcvs	0x00437473
    280c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2810:	4d495400 	cfstrdmi	mvd5, [r9]
    2814:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    2818:	656c6449 	strbvs	r6, [ip, #-1097]!
    281c:	74617453 	strbtvc	r7, [r1], #-1107
    2820:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2824:	54455f4d 	strbpl	r5, [r5], #-3917
    2828:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    282c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2830:	5f4d4954 	svcpl	0x004d4954
    2834:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    2838:	616c6f50 	cmnvs	ip, r0, asr pc
    283c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2840:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2844:	54006769 	strpl	r6, [r0], #-1897
    2848:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    284c:	43535043 	cmpmi	r3, #67	; 0x43
    2850:	4d495400 	cfstrdmi	mvd5, [r9]
    2854:	6576455f 	ldrbvs	r4, [r6, #-1375]!
    2858:	6f53746e 	svcvs	0x0053746e
    285c:	65637275 	strbvs	r7, [r3, #-629]!
    2860:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2864:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2868:	6d740031 	ldclvs	0, cr0, [r4, #-196]!
    286c:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    2870:	54003272 	strpl	r3, [r0], #-626
    2874:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2878:	6e6e6168 	powvsez	f6, f6, #0.0
    287c:	54006c65 	strpl	r6, [r0], #-3173
    2880:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2884:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2888:	4d4f4374 	stclmi	3, cr4, [pc, #-464]
    288c:	4d495400 	cfstrdmi	mvd5, [r9]
    2890:	5043435f 	subpl	r4, r3, pc, asr r3
    2894:	6f6c6572 	svcvs	0x006c6572
    2898:	6f436461 	svcvs	0x00436461
    289c:	6f72746e 	svcvs	0x0072746e
    28a0:	6369006c 	cmnvs	r9, #108	; 0x6c
    28a4:	6f70706f 	svcvs	0x0070706f
    28a8:	65746973 	ldrbvs	r6, [r4, #-2419]!
    28ac:	656c6573 	strbvs	r6, [ip, #-1395]!
    28b0:	6f697463 	svcvs	0x00697463
    28b4:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    28b8:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    28bc:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    28c0:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    28c4:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    28c8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    28cc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    28d0:	65505f4d 	ldrbvs	r5, [r0, #-3917]
    28d4:	646f6972 	strbtvs	r6, [pc], #2418	; 28dc <__Stack_Size+0x24dc>
    28d8:	4d495400 	cfstrdmi	mvd5, [r9]
    28dc:	7465535f 	strbtvc	r5, [r5], #-863
    28e0:	50314349 	eorspl	r4, r1, r9, asr #6
    28e4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    28e8:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    28ec:	4d495400 	cfstrdmi	mvd5, [r9]
    28f0:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    28f4:	4d495400 	cfstrdmi	mvd5, [r9]
    28f8:	7465535f 	strbtvc	r5, [r5], #-863
    28fc:	50334349 	eorspl	r4, r3, r9, asr #6
    2900:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2904:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2908:	4d495400 	cfstrdmi	mvd5, [r9]
    290c:	5343495f 	movtpl	r4, #14687	; 0x395f
    2910:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2914:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2918:	4d495400 	cfstrdmi	mvd5, [r9]
    291c:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    2920:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2924:	646f4d6b 	strbtvs	r4, [pc], #3435	; 292c <__Stack_Size+0x252c>
    2928:	6f433165 	svcvs	0x00433165
    292c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2930:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2934:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2938:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    293c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2940:	7463656c 	strbtvc	r6, [r3], #-1388
    2944:	50656e4f 	rsbpl	r6, r5, pc, asr #28
    2948:	65736c75 	ldrbvs	r6, [r3, #-3189]!
    294c:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2950:	4d495400 	cfstrdmi	mvd5, [r9]
    2954:	4d434f5f 	stclmi	15, cr4, [r3, #-380]
    2958:	0065646f 	rsbeq	r6, r5, pc, ror #8
    295c:	5f4d4954 	svcpl	0x004d4954
    2960:	4f475254 	svcmi	0x00475254
    2964:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2968:	54006563 	strpl	r6, [r0], #-1379
    296c:	4f5f4d49 	svcmi	0x005f4d49
    2970:	53525353 	cmppl	r2, #1275068417	; 0x4c000001
    2974:	65746174 	ldrbvs	r6, [r4, #-372]!
    2978:	4d495400 	cfstrdmi	mvd5, [r9]
    297c:	5043495f 	subpl	r4, r3, pc, asr r9
    2980:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2984:	00797469 	rsbseq	r7, r9, r9, ror #8
    2988:	5f4d4954 	svcpl	0x004d4954
    298c:	6c727443 	cfldrdvs	mvd7, [r2], #-268
    2990:	4f4d5750 	svcmi	0x004d5750
    2994:	75707475 	ldrbvc	r7, [r0, #-1141]!
    2998:	69007374 	stmdbvs	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
    299c:	70706f63 	rsbsvc	r6, r0, r3, ror #30
    29a0:	7469736f 	strbtvc	r7, [r9], #-879
    29a4:	6c6f7065 	stclvs	0, cr7, [pc], #-404
    29a8:	74697261 	strbtvc	r7, [r9], #-609
    29ac:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    29b0:	44425f4d 	strbmi	r5, [r2], #-3917
    29b4:	6f435254 	svcvs	0x00435254
    29b8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29bc:	4d495400 	cfstrdmi	mvd5, [r9]
    29c0:	656c435f 	strbvs	r4, [ip, #-863]!
    29c4:	434f7261 	movtmi	r7, #62049	; 0xf261
    29c8:	66655232 	undefined
    29cc:	4d495400 	cfstrdmi	mvd5, [r9]
    29d0:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    29d4:	65747845 	ldrbvs	r7, [r4, #-2117]!
    29d8:	6c616e72 	stclvs	14, cr6, [r1], #-456
    29dc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    29e0:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    29e4:	00676966 	rsbeq	r6, r7, r6, ror #18
    29e8:	5f4d4954 	svcpl	0x004d4954
    29ec:	7473614d 	ldrbtvc	r6, [r3], #-333
    29f0:	6c537265 	lfmvs	f7, 2, [r3], {101}
    29f4:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    29f8:	0065646f 	rsbeq	r6, r5, pc, ror #8
    29fc:	5f4d4954 	svcpl	0x004d4954
    2a00:	6f747541 	svcvs	0x00747541
    2a04:	6974616d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, sp, lr}^
    2a08:	74754f63 	ldrbtvc	r4, [r5], #-3939
    2a0c:	00747570 	rsbseq	r7, r4, r0, ror r5
    2a10:	5f4d4954 	svcpl	0x004d4954
    2a14:	41746553 	cmnmi	r4, r3, asr r5
    2a18:	726f7475 	rsbvc	r7, pc, #1962934272	; 0x75000000
    2a1c:	616f6c65 	cmnvs	pc, r5, ror #24
    2a20:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2a24:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1adf <__Stack_Size+0x16df>
    2a28:	74757074 	ldrbtvc	r7, [r5], #-116
    2a2c:	6174534e 	cmnvs	r4, lr, asr #6
    2a30:	54006574 	strpl	r6, [r0], #-1396
    2a34:	445f4d49 	ldrbmi	r4, [pc], #3401	; 2a3c <__Stack_Size+0x263c>
    2a38:	6d43414d 	stfvse	f4, [r3, #-308]
    2a3c:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2a40:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2a44:	6142656d 	cmpvs	r2, sp, ror #10
    2a48:	74536573 	ldrbvc	r6, [r3], #-1395
    2a4c:	74637572 	strbtvc	r7, [r3], #-1394
    2a50:	74696e49 	strbtvc	r6, [r9], #-3657
    2a54:	4d495400 	cfstrdmi	mvd5, [r9]
    2a58:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    2a5c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a60:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a64:	6f465f4d 	svcvs	0x00465f4d
    2a68:	64656372 	strbtvs	r6, [r5], #-882
    2a6c:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    2a70:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a74:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a78:	6f435f34 	svcvs	0x00435f34
    2a7c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a80:	4d495400 	cfstrdmi	mvd5, [r9]
    2a84:	6165445f 	cmnvs	r5, pc, asr r4
    2a88:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!
    2a8c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2a90:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a94:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    2a98:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2a9c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2aa0:	6f504e32 	svcvs	0x00504e32
    2aa4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2aa8:	6f437974 	svcvs	0x00437974
    2aac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2ab0:	4d495400 	cfstrdmi	mvd5, [r9]
    2ab4:	34434f5f 	strbcc	r4, [r3], #-3935
    2ab8:	616c6f50 	cmnvs	ip, r0, asr pc
    2abc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2ac0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ac4:	54006769 	strpl	r6, [r0], #-1897
    2ac8:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2acc:	53525444 	cmppl	r2, #1140850688	; 0x44000000
    2ad0:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2ad4:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2ad8:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2adc:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2ae0:	4f726165 	svcmi	0x00726165
    2ae4:	65523143 	ldrbvs	r3, [r2, #-323]
    2ae8:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2aec:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2af0:	6c6f5033 	stclvs	0, cr5, [pc], #-204
    2af4:	74697261 	strbtvc	r7, [r9], #-609
    2af8:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2afc:	00676966 	rsbeq	r6, r7, r6, ror #18
    2b00:	5f4d4954 	svcpl	0x004d4954
    2b04:	54747845 	ldrbtpl	r7, [r4], #-2117
    2b08:	6f504752 	svcvs	0x00504752
    2b0c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2b10:	54007974 	strpl	r7, [r0], #-2420
    2b14:	505f4d49 	subspl	r4, pc, r9, asr #26
    2b18:	43494d57 	movtmi	r4, #40279	; 0x9d57
    2b1c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2b20:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2b24:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2b28:	6142656d 	cmpvs	r2, sp, ror #10
    2b2c:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    2b30:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    2b34:	65446570 	strbvs	r6, [r4, #-1392]
    2b38:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2b3c:	65475f4d 	strbvs	r5, [r7, #-3917]
    2b40:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    2b44:	75746174 	ldrbvc	r6, [r4, #-372]!
    2b48:	6d740073 	ldclvs	0, cr0, [r4, #-460]!
    2b4c:	32726370 	rsbscc	r6, r2, #-1073741823	; 0xc0000001
    2b50:	4d495400 	cfstrdmi	mvd5, [r9]
    2b54:	0054495f 	subseq	r4, r4, pc, asr r9
    2b58:	5f4d4954 	svcpl	0x004d4954
    2b5c:	63726f46 	cmnvs	r2, #280	; 0x118
    2b60:	434f6465 	movtmi	r6, #62565	; 0xf465
    2b64:	6e6f4333 	mcrvs	3, 3, r4, cr15, cr3, {1}
    2b68:	00676966 	rsbeq	r6, r7, r6, ror #18
    2b6c:	5f4d4954 	svcpl	0x004d4954
    2b70:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2b74:	5f4d4954 	svcpl	0x004d4954
    2b78:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    2b7c:	54007469 	strpl	r7, [r0], #-1129
    2b80:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2b84:	6c694643 	stclvs	6, cr4, [r9], #-268
    2b88:	00726574 	rsbseq	r6, r2, r4, ror r5
    2b8c:	5f4d4954 	svcpl	0x004d4954
    2b90:	656c6553 	strbvs	r6, [ip, #-1363]!
    2b94:	614d7463 	cmpvs	sp, r3, ror #8
    2b98:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    2b9c:	76616c53 	undefined
    2ba0:	646f4d65 	strbtvs	r4, [pc], #3429	; 2ba8 <__Stack_Size+0x27a8>
    2ba4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2ba8:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2bac:	7463656c 	strbtvc	r6, [r3], #-1388
    2bb0:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    2bb4:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2bb8:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2bbc:	4d495400 	cfstrdmi	mvd5, [r9]
    2bc0:	6572505f 	ldrbvs	r5, [r2, #-95]!
    2bc4:	6c616373 	stclvs	3, cr6, [r1], #-460
    2bc8:	6f437265 	svcvs	0x00437265
    2bcc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2bd0:	4d495400 	cfstrdmi	mvd5, [r9]
    2bd4:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2bd8:	616c6f50 	cmnvs	ip, r0, asr pc
    2bdc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2be0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2be4:	69006769 	stmdbvs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    2be8:	6765746e 	strbvs	r7, [r5, -lr, ror #8]!
    2bec:	69647265 	stmdbvs	r4!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    2bf0:	65646976 	strbvs	r6, [r4, #-2422]!
    2bf4:	53550072 	cmppl	r5, #114	; 0x72
    2bf8:	5f545241 	svcpl	0x00545241
    2bfc:	41485043 	cmpmi	r8, r3, asr #32
    2c00:	41535500 	cmpmi	r3, r0, lsl #10
    2c04:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2c08:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    2c0c:	61637365 	cmnvs	r3, r5, ror #6
    2c10:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2c14:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2c18:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    2c1c:	55007469 	strpl	r7, [r0, #-1129]
    2c20:	54524153 	ldrbpl	r4, [r2], #-339
    2c24:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    2c28:	61657242 	cmnvs	r5, r2, asr #4
    2c2c:	7465446b 	strbtvc	r4, [r5], #-1131
    2c30:	4c746365 	ldclmi	3, cr6, [r4], #-404
    2c34:	74676e65 	strbtvc	r6, [r7], #-3685
    2c38:	53550068 	cmppl	r5, #104	; 0x68
    2c3c:	5f545241 	svcpl	0x00545241
    2c40:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2c44:	00666544 	rsbeq	r6, r6, r4, asr #10
    2c48:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2c4c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2c50:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    2c54:	5474696e 	ldrbtpl	r6, [r4], #-2414
    2c58:	44657079 	strbtmi	r7, [r5], #-121
    2c5c:	55006665 	strpl	r6, [r0, #-1637]
    2c60:	54524153 	ldrbpl	r4, [r2], #-339
    2c64:	646d435f 	strbtvs	r4, [sp], #-863
    2c68:	41535500 	cmpmi	r3, r0, lsl #10
    2c6c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2c70:	44646e65 	strbtmi	r6, [r4], #-3685
    2c74:	00617461 	rsbeq	r7, r1, r1, ror #8
    2c78:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2c7c:	61485f54 	cmpvs	r8, r4, asr pc
    2c80:	7544666c 	strbvc	r6, [r4, #-1644]
    2c84:	78656c70 	stmdavc	r5!, {r4, r5, r6, sl, fp, sp, lr}^
    2c88:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2c8c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2c90:	61575f54 	cmpvs	r7, r4, asr pc
    2c94:	7055656b 	subsvc	r6, r5, fp, ror #10
    2c98:	41535500 	cmpmi	r3, r0, lsl #10
    2c9c:	445f5452 	ldrbmi	r5, [pc], #1106	; 2ca4 <__Stack_Size+0x28a4>
    2ca0:	6d43414d 	stfvse	f4, [r3, #-308]
    2ca4:	53550064 	cmppl	r5, #100	; 0x64
    2ca8:	5f545241 	svcpl	0x00545241
    2cac:	7473614c 	ldrbtvc	r6, [r3], #-332
    2cb0:	00746942 	rsbseq	r6, r4, r2, asr #18
    2cb4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2cb8:	72495f54 	subvc	r5, r9, #336	; 0x150
    2cbc:	6f4d4144 	svcvs	0x004d4144
    2cc0:	61006564 	tstvs	r0, r4, ror #10
    2cc4:	6c636270 	sfmvs	f6, 2, [r3], #-448
    2cc8:	006b636f 	rsbeq	r6, fp, pc, ror #6
    2ccc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2cd0:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2cd4:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2cd8:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    2cdc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    2ce0:	00746942 	rsbseq	r6, r4, r2, asr #18
    2ce4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2ce8:	75475f54 	strbvc	r5, [r7, #-3924]
    2cec:	54647261 	strbtpl	r7, [r4], #-609
    2cf0:	00656d69 	rsbeq	r6, r5, r9, ror #26
    2cf4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2cf8:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2cfc:	6572424e 	ldrbvs	r4, [r2, #-590]!
    2d00:	65446b61 	strbvs	r6, [r4, #-2913]
    2d04:	74636574 	strbtvc	r6, [r3], #-1396
    2d08:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    2d0c:	6f436874 	svcvs	0x00436874
    2d10:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2d14:	41535500 	cmpmi	r3, r0, lsl #10
    2d18:	465f5452 	undefined
    2d1c:	0047414c 	subeq	r4, r7, ip, asr #2
    2d20:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2d24:	65445f54 	strbvs	r5, [r4, #-3924]
    2d28:	74696e49 	strbtvc	r6, [r9], #-3657
    2d2c:	41535500 	cmpmi	r3, r0, lsl #10
    2d30:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2d34:	6b636f6c 	blvs	18deaec <__Stack_Size+0x18de6ec>
    2d38:	74696e49 	strbtvc	r6, [r9], #-3657
    2d3c:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2d40:	55007463 	strpl	r7, [r0, #-1123]
    2d44:	54524153 	ldrbpl	r4, [r2], #-339
    2d48:	414d445f 	cmpmi	sp, pc, asr r4
    2d4c:	00716552 	rsbseq	r6, r1, r2, asr r5
    2d50:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2d54:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2d58:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    2d5c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2d60:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2d64:	73750074 	cmnvc	r5, #116	; 0x74
    2d68:	78747261 	ldmdavc	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    2d6c:	65736162 	ldrbvs	r6, [r3, #-354]!
    2d70:	43435200 	movtmi	r5, #12800	; 0x3200
    2d74:	6f6c435f 	svcvs	0x006c435f
    2d78:	53736b63 	cmnpl	r3, #101376	; 0x18c00
    2d7c:	75746174 	ldrbvc	r6, [r4, #-372]!
    2d80:	53550073 	cmppl	r5, #115	; 0x73
    2d84:	5f545241 	svcpl	0x00545241
    2d88:	41746553 	cmnmi	r4, r3, asr r5
    2d8c:	65726464 	ldrbvs	r6, [r2, #-1124]!
    2d90:	55007373 	strpl	r7, [r0, #-883]
    2d94:	54524153 	ldrbpl	r4, [r2], #-339
    2d98:	7465535f 	strbtvc	r5, [r5], #-863
    2d9c:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    2da0:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!
    2da4:	53550065 	cmppl	r5, #101	; 0x65
    2da8:	5f545241 	svcpl	0x00545241
    2dac:	646e6553 	strbtvs	r6, [lr], #-1363
    2db0:	61657242 	cmnvs	r5, r2, asr #4
    2db4:	5355006b 	cmppl	r5, #107	; 0x6b
    2db8:	5f545241 	svcpl	0x00545241
    2dbc:	6f435449 	svcvs	0x00435449
    2dc0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2dc4:	41535500 	cmpmi	r3, r0, lsl #10
    2dc8:	00785452 	rsbseq	r5, r8, r2, asr r4
    2dcc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2dd0:	6d535f54 	ldclvs	15, cr5, [r3, #-336]
    2dd4:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    2dd8:	43647261 	cmnmi	r4, #268435462	; 0x10000006
    2ddc:	5500646d 	strpl	r6, [r0, #-1133]
    2de0:	54524153 	ldrbpl	r4, [r2], #-339
    2de4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2de8:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2dec:	00746375 	rsbseq	r6, r4, r5, ror r3
    2df0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2df4:	64415f54 	strbvs	r5, [r1], #-3924
    2df8:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    2dfc:	69620073 	stmdbvs	r2!, {r0, r1, r4, r5, r6}^
    2e00:	736f7074 	cmnvc	pc, #116	; 0x74
    2e04:	41535500 	cmpmi	r3, r0, lsl #10
    2e08:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2e0c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2e10:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    2e14:	41535500 	cmpmi	r3, r0, lsl #10
    2e18:	475f5452 	undefined
    2e1c:	54497465 	strbpl	r7, [r9], #-1125
    2e20:	74617453 	strbtvc	r7, [r1], #-1107
    2e24:	55007375 	strpl	r7, [r0, #-885]
    2e28:	54524153 	ldrbpl	r4, [r2], #-339
    2e2c:	4472495f 	ldrbtmi	r4, [r2], #-2399
    2e30:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2e34:	00676966 	rsbeq	r6, r7, r6, ror #18
    2e38:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2e3c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2e40:	006b636f 	rsbeq	r6, fp, pc, ror #6
    2e44:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2e48:	65525f54 	ldrbvs	r5, [r2, #-3924]
    2e4c:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    2e50:	61577265 	cmpvs	r7, r5, ror #4
    2e54:	7055656b 	subsvc	r6, r5, fp, ror #10
    2e58:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2e5c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2e60:	72495f54 	subvc	r5, r9, #336	; 0x150
    2e64:	6d434144 	stfvse	f4, [r3, #-272]
    2e68:	53550064 	cmppl	r5, #100	; 0x64
    2e6c:	5f545241 	svcpl	0x00545241
    2e70:	434e494c 	movtmi	r4, #59724	; 0xe94c
    2e74:	6600646d 	strvs	r6, [r0], -sp, ror #8
    2e78:	74636172 	strbtvc	r6, [r3], #-370
    2e7c:	616e6f69 	cmnvs	lr, r9, ror #30
    2e80:	7669646c 	strbtvc	r6, [r9], -ip, ror #8
    2e84:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
    2e88:	41535500 	cmpmi	r3, r0, lsl #10
    2e8c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2e90:	7472616d 	ldrbtvc	r6, [r2], #-365
    2e94:	64726143 	ldrbtvs	r6, [r2], #-323
    2e98:	4b43414e 	blmi	10d33d8 <__Stack_Size+0x10d2fd8>
    2e9c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2ea0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2ea4:	65475f54 	strbvs	r5, [r7, #-3924]
    2ea8:	616c4674 	smcvs	50276
    2eac:	61745367 	cmnvs	r4, r7, ror #6
    2eb0:	00737574 	rsbseq	r7, r3, r4, ror r5
    2eb4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2eb8:	54495f54 	strbpl	r5, [r9], #-3924
    2ebc:	41535500 	cmpmi	r3, r0, lsl #10
    2ec0:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2ec4:	6b636f6c 	blvs	18dec7c <__Stack_Size+0x18de87c>
    2ec8:	74696e49 	strbtvc	r6, [r9], #-3657
    2ecc:	41535500 	cmpmi	r3, r0, lsl #10
    2ed0:	575f5452 	undefined
    2ed4:	55656b61 	strbpl	r6, [r5, #-2913]!
    2ed8:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    2edc:	00676966 	rsbeq	r6, r7, r6, ror #18
    2ee0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2ee4:	65525f54 	ldrbvs	r5, [r2, #-3924]
    2ee8:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    2eec:	74614465 	strbtvc	r4, [r1], #-1125
    2ef0:	53550061 	cmppl	r5, #97	; 0x61
    2ef4:	5f545241 	svcpl	0x00545241
    2ef8:	73657250 	cmnvc	r5, #5	; 0x5
    2efc:	656c6163 	strbvs	r6, [ip, #-355]!
    2f00:	53550072 	cmppl	r5, #114	; 0x72
    2f04:	5f545241 	svcpl	0x00545241
    2f08:	4c4f5043 	mcrrmi	0, 4, r5, pc, cr3
    2f0c:	6d747300 	ldclvs	3, cr7, [r4]
    2f10:	31663233 	cmncc	r6, r3, lsr r2
    2f14:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    2f18:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2f1c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    2f20:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2f24:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2f28:	6173755f 	cmnvs	r3, pc, asr r5
    2f2c:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    2f30:	61737500 	cmnvs	r3, r0, lsl #10
    2f34:	65727472 	ldrbvs	r7, [r2, #-1138]!
    2f38:	53550067 	cmppl	r5, #103	; 0x67
    2f3c:	5f545241 	svcpl	0x00545241
    2f40:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2f44:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2f48:	5f007469 	svcpl	0x00007469
    2f4c:	61747365 	cmnvs	r4, r5, ror #6
    2f50:	5f006b63 	svcpl	0x00006b63
    2f54:	74616473 	strbtvc	r6, [r1], #-1139
    2f58:	65520061 	ldrbvs	r0, [r2, #-97]
    2f5c:	5f746573 	svcpl	0x00746573
    2f60:	646e6148 	strbtvs	r6, [lr], #-328
    2f64:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2f68:	446c7570 	strbtmi	r7, [ip], #-1392
    2f6c:	00747365 	rsbseq	r7, r4, r5, ror #6
    2f70:	6469735f 	strbtvs	r7, [r9], #-863
    2f74:	00617461 	rsbeq	r7, r1, r1, ror #8
    2f78:	7362655f 	cmnvc	r2, #398458880	; 0x17c00000
    2f7c:	655f0073 	ldrbvs	r0, [pc, #-115]	; 2f11 <__Stack_Size+0x2b11>
    2f80:	61746164 	cmnvs	r4, r4, ror #2
    2f84:	6d747300 	ldclvs	3, cr7, [r4]
    2f88:	31663233 	cmncc	r6, r3, lsr r2
    2f8c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    2f90:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2f94:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    2f98:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2f9c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2fa0:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
    2fa4:	2e726f74 	mrccs	15, 3, r6, cr2, cr4, {3}
    2fa8:	5f670063 	svcpl	0x00670063
    2fac:	566e6670 	undefined
    2fb0:	6f746365 	svcvs	0x00746365
    2fb4:	70007372 	andvc	r7, r0, r2, ror r3
    2fb8:	72536c75 	subsvc	r6, r3, #29952	; 0x7500
    2fbc:	735f0063 	cmpvc	pc, #99	; 0x63
    2fc0:	00737362 	rsbseq	r7, r3, r2, ror #6
    2fc4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
    2fc8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
    2fcc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
    2fd0:	3a630074 	bcc	18c31a8 <__Stack_Size+0x18c2da8>
    2fd4:	6e69775c 	mcrvs	7, 3, r7, cr9, cr12, {2}
    2fd8:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    2fdc:	6975625c 	ldmdbvs	r5!, {r2, r3, r4, r6, r9, sp, lr}^
    2fe0:	675c646c 	ldrbvs	r6, [ip, -ip, ror #8]
    2fe4:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    2fe8:	646c6975 	strbtvs	r6, [ip], #-2421
    2fec:	6d72615c 	ldfvse	f6, [r2, #-368]!
    2ff0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    2ff4:	656e5c69 	strbvs	r5, [lr, #-3177]!
    2ff8:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    2ffc:	62696c5c 	rsbvs	r6, r9, #23552	; 0x5c00
    3000:	74735c63 	ldrbtvc	r5, [r3], #-3171
    3004:	62696c64 	rsbvs	r6, r9, #25600	; 0x6400
    3008:	2f2e2e00 	svccs	0x002e2e00
    300c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3010:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3014:	2f2e2e2f 	svccs	0x002e2e2f
    3018:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    301c:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    3020:	656e2f30 	strbvs	r2, [lr, #-3888]!
    3024:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    3028:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    302c:	74732f63 	ldrbtvc	r2, [r3], #-3939
    3030:	62696c64 	rsbvs	r6, r9, #25600	; 0x6400
    3034:	6574612f 	ldrbvs	r6, [r4, #-303]!
    3038:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    303c:	6f6c0063 	svcvs	0x006c0063
    3040:	6c20676e 	stcvs	7, cr6, [r0], #-440
    3044:	20676e6f 	rsbcs	r6, r7, pc, ror #28
    3048:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
    304c:	64656e67 	strbtvs	r6, [r5], #-3687
    3050:	746e6920 	strbtvc	r6, [lr], #-2336
    3054:	655f5f00 	ldrbvs	r5, [pc, #-3840]	; 215c <__Stack_Size+0x1d5c>
    3058:	78635f74 	stmdavc	r3!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    305c:	5f5f0061 	svcpl	0x005f0061
    3060:	6f5f7465 	svcvs	0x005f7465
    3064:	6978656e 	ldmdbvs	r8!, {r1, r2, r3, r5, r6, r8, sl, sp, lr}^
    3068:	5f5f0074 	svcpl	0x005f0074
    306c:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    3070:	745f7469 	ldrbvc	r7, [pc], #1129	; 3078 <__Stack_Size+0x2c78>
    3074:	73657079 	cmnvc	r5, #121	; 0x79
    3078:	655f5f00 	ldrbvs	r5, [pc, #-3840]	; 2180 <__Stack_Size+0x1d80>
    307c:	74615f74 	strbtvc	r5, [r1], #-3956
    3080:	74697865 	strbtvc	r7, [r9], #-2149
    3084:	73645f00 	cmnvc	r4, #0	; 0x0
    3088:	61685f6f 	cmnvs	r8, pc, ror #30
    308c:	656c646e 	strbvs	r6, [ip, #-1134]!
    3090:	2f2e2e00 	svccs	0x002e2e00
    3094:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3098:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    309c:	2f2e2e2f 	svccs	0x002e2e2f
    30a0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    30a4:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    30a8:	656e2f30 	strbvs	r2, [lr, #-3888]!
    30ac:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    30b0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    30b4:	74732f63 	ldrbtvc	r2, [r3], #-3939
    30b8:	62696c64 	rsbvs	r6, r9, #25600	; 0x6400
    30bc:	6978652f 	ldmdbvs	r8!, {r0, r1, r2, r3, r5, r8, sl, sp, lr}^
    30c0:	00632e74 	rsbeq	r2, r3, r4, ror lr
    30c4:	7a69735f 	bvc	1a5fe48 <__Stack_Size+0x1a5fa48>
    30c8:	725f0065 	subsvc	r0, pc, #101	; 0x65
    30cc:	34646e61 	strbtcc	r6, [r4], #-3681
    30d0:	655f0038 	ldrbvs	r0, [pc, #-56]	; 30a0 <__Stack_Size+0x2ca0>
    30d4:	6772656d 	ldrbvs	r6, [r2, -sp, ror #10]!
    30d8:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    30dc:	63775f00 	cmnvs	r7, #0	; 0x0
    30e0:	6d6f7472 	cfstrdvs	mvd7, [pc, #-456]!
    30e4:	74735f62 	ldrbtvc	r5, [r3], #-3938
    30e8:	00657461 	rsbeq	r7, r5, r1, ror #8
    30ec:	7363775f 	cmnvc	r3, #24903680	; 0x17c0000
    30f0:	6d6f7472 	cfstrdvs	mvd7, [pc, #-456]!
    30f4:	735f7362 	cmpvc	pc, #-2013265919	; 0x88000001
    30f8:	65746174 	ldrbvs	r6, [r4, #-372]!
    30fc:	626c5f00 	rsbvs	r5, ip, #0	; 0x0
    3100:	7a697366 	bvc	1a5fea0 <__Stack_Size+0x1a5faa0>
    3104:	6d5f0065 	ldclvs	0, cr0, [pc, #-404]
    3108:	6f747262 	svcvs	0x00747262
    310c:	735f6377 	cmpvc	pc, #-603979775	; 0xdc000001
    3110:	65746174 	ldrbvs	r6, [r4, #-372]!
    3114:	63775f00 	cmnvs	r7, #0	; 0x0
    3118:	626d6f74 	rsbvs	r6, sp, #464	; 0x1d0
    311c:	6174735f 	cmnvs	r4, pc, asr r3
    3120:	5f006574 	svcpl	0x00006574
    3124:	5f6d745f 	svcpl	0x006d745f
    3128:	00636573 	rsbeq	r6, r3, r3, ror r5
    312c:	7562755f 	strbvc	r7, [r2, #-1375]!
    3130:	625f0066 	subsvs	r0, pc, #102	; 0x66
    3134:	00657361 	rsbeq	r7, r5, r1, ror #6
    3138:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    313c:	756f685f 	strbvc	r6, [pc, #-2143]!	; 28e5 <__Stack_Size+0x24e5>
    3140:	5f5f0072 	svcpl	0x005f0072
    3144:	5f006673 	svcpl	0x00006673
    3148:	655f6e6f 	ldrbvs	r6, [pc, #-3695]	; 22e1 <__Stack_Size+0x1ee1>
    314c:	5f746978 	svcpl	0x00746978
    3150:	73677261 	cmnvc	r7, #268435462	; 0x10000006
    3154:	6f635f00 	svcvs	0x00635f00
    3158:	65696b6f 	strbvs	r6, [r9, #-2927]!
    315c:	735f5f00 	cmpvc	pc, #0	; 0x0
    3160:	65756c67 	ldrbvs	r6, [r5, #-3175]!
    3164:	6c665f00 	stclvs	15, cr5, [r6]
    3168:	00736761 	rsbseq	r6, r3, r1, ror #14
    316c:	5f73695f 	svcpl	0x0073695f
    3170:	00617863 	rsbeq	r7, r1, r3, ror #16
    3174:	6474735f 	ldrbtvs	r7, [r4], #-863
    3178:	5f006e69 	svcpl	0x00006e69
    317c:	736b6c62 	cmnvc	fp, #25088	; 0x6200
    3180:	00657a69 	rsbeq	r7, r5, r9, ror #20
    3184:	7476635f 	ldrbtvc	r6, [r6], #-863
    3188:	00667562 	rsbeq	r7, r6, r2, ror #10
    318c:	66666f5f 	uqsubaddxvs	r6, r6, pc
    3190:	00746573 	rsbseq	r6, r4, r3, ror r5
    3194:	73626d5f 	cmnvc	r2, #6080	; 0x17c0
    3198:	776f7472 	undefined
    319c:	735f7363 	cmpvc	pc, #-1946157055	; 0x8c000001
    31a0:	65746174 	ldrbvs	r6, [r4, #-372]!
    31a4:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    31a8:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
    31ac:	6174735f 	cmnvs	r4, pc, asr r3
    31b0:	5f006574 	svcpl	0x00006574
    31b4:	72616e66 	rsbvc	r6, r1, #1632	; 0x660
    31b8:	5f007367 	svcpl	0x00007367
    31bc:	00736e66 	rsbseq	r6, r3, r6, ror #28
    31c0:	6769735f 	undefined
    31c4:	665f006e 	ldrbvs	r0, [pc], -lr, rrx
    31c8:	6b636f6c 	blvs	18def80 <__Stack_Size+0x18deb80>
    31cc:	5f00745f 	svcpl	0x0000745f
    31d0:	65647473 	strbvs	r7, [r4, #-1139]!
    31d4:	5f007272 	svcpl	0x00007272
    31d8:	69676942 	stmdbvs	r7!, {r1, r6, r8, fp, sp, lr}^
    31dc:	5f00746e 	svcpl	0x0000746e
    31e0:	64616572 	strbtvs	r6, [r1], #-1394
    31e4:	65725f00 	ldrbvs	r5, [r2, #-3840]!
    31e8:	746c7573 	strbtvc	r7, [ip], #-1395
    31ec:	5f006b5f 	svcpl	0x00006b5f
    31f0:	006d745f 	rsbeq	r7, sp, pc, asr r4
    31f4:	63775f5f 	cmnvs	r7, #380	; 0x17c
    31f8:	5f006268 	svcpl	0x00006268
    31fc:	6f647473 	svcvs	0x00647473
    3200:	5f007475 	svcpl	0x00007475
    3204:	6c747663 	ldclvs	6, cr7, [r4], #-396
    3208:	5f006e65 	svcpl	0x00006e65
    320c:	656c6966 	strbvs	r6, [ip, #-2406]!
    3210:	696e5f00 	stmdbvs	lr!, {r8, r9, sl, fp, ip, lr}^
    3214:	0073626f 	rsbseq	r6, r3, pc, ror #4
    3218:	6574615f 	ldrbvs	r6, [r4, #-351]!
    321c:	30746978 	rsbscc	r6, r4, r8, ror r9
    3220:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    3224:	6c616e67 	stclvs	14, cr6, [r1], #-412
    3228:	6675625f 	undefined
    322c:	73615f00 	cmnvc	r1, #0	; 0x0
    3230:	6d697463 	cfstrdvs	mvd7, [r9, #-396]!
    3234:	75625f65 	strbvc	r5, [r2, #-3941]!
    3238:	725f0066 	subsvc	r0, pc, #102	; 0x66
    323c:	6c757365 	ldclvs	3, cr7, [r5], #-404
    3240:	5f5f0074 	svcpl	0x005f0074
    3244:	00686377 	rsbeq	r6, r8, r7, ror r3
    3248:	746e6977 	strbtvc	r6, [lr], #-2423
    324c:	5f00745f 	svcpl	0x0000745f
    3250:	6b636f6c 	blvs	18df008 <__Stack_Size+0x18dec08>
    3254:	756d5f00 	strbvc	r5, [sp, #-3840]!
    3258:	5f00746c 	svcpl	0x0000746c
    325c:	74697277 	strbtvc	r7, [r9], #-631
    3260:	5f5f0065 	svcpl	0x005f0065
    3264:	795f6d74 	ldmdbvc	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^
    3268:	00726165 	rsbseq	r6, r2, r5, ror #2
    326c:	78656e5f 	stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    3270:	5f006674 	svcpl	0x00006674
    3274:	5f6d745f 	svcpl	0x006d745f
    3278:	006e6f6d 	rsbeq	r6, lr, sp, ror #30
    327c:	64735f5f 	ldrbtvs	r5, [r3], #-3935
    3280:	6e696469 	cdpvs	4, 6, cr6, cr9, cr9, {3}
    3284:	5f007469 	svcpl	0x00007469
    3288:	6d6d6167 	stfvse	f6, [sp, #-412]!
    328c:	69735f61 	ldmdbvs	r3!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
    3290:	61676e67 	cmnvs	r7, r7, ror #28
    3294:	665f006d 	ldrbvs	r0, [pc], -sp, rrx
    3298:	6c656572 	cfstr64vs	mvdx6, [r5], #-456
    329c:	00747369 	rsbseq	r7, r4, r9, ror #6
    32a0:	434f4c5f 	movtmi	r4, #64607	; 0xfc5f
    32a4:	45525f4b 	ldrbmi	r5, [r2, #-3915]
    32a8:	53525543 	cmppl	r2, #281018368	; 0x10c00000
    32ac:	5f455649 	svcpl	0x00455649
    32b0:	6e5f0054 	mrcvs	0, 2, r0, cr15, cr4, {2}
    32b4:	5f007765 	svcpl	0x00007765
    32b8:	5f6d745f 	svcpl	0x006d745f
    32bc:	79616479 	stmdbvc	r1!, {r0, r3, r4, r5, r6, sl, sp, lr}^
    32c0:	735f5f00 	cmpvc	pc, #0	; 0x0
    32c4:	00667562 	rsbeq	r7, r6, r2, ror #10
    32c8:	626f695f 	rsbvs	r6, pc, #1556480	; 0x17c000
    32cc:	5f5f0073 	svcpl	0x005f0073
    32d0:	454c4946 	strbmi	r4, [ip, #-2374]
    32d4:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    32d8:	74617473 	strbtvc	r7, [r1], #-1139
    32dc:	00745f65 	rsbseq	r5, r4, r5, ror #30
    32e0:	46735f5f 	uhsubaddxmi	r5, r3, pc
    32e4:	00454c49 	subeq	r4, r5, r9, asr #24
    32e8:	6e61725f 	mcrvs	2, 3, r7, cr1, cr15, {2}
    32ec:	656e5f64 	strbvs	r5, [lr, #-3940]!
    32f0:	5f007478 	svcpl	0x00007478
    32f4:	656c626d 	strbvs	r6, [ip, #-621]!
    32f8:	74735f6e 	ldrbtvc	r5, [r3], #-3950
    32fc:	00657461 	rsbeq	r7, r5, r1, ror #8
    3300:	636e695f 	cmnvs	lr, #1556480	; 0x17c000
    3304:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
    3308:	635f0064 	cmpvs	pc, #100	; 0x64
    330c:	65727275 	ldrbvs	r7, [r2, #-629]!
    3310:	6c5f746e 	cfldrdvs	mvd7, [pc], {110}
    3314:	6c61636f 	stclvs	3, cr6, [r1], #-444
    3318:	5f5f0065 	svcpl	0x005f0065
    331c:	61656c63 	cmnvs	r5, r3, ror #24
    3320:	0070756e 	rsbseq	r7, r0, lr, ror #10
    3324:	78616d5f 	stmdavc	r1!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
    3328:	00736477 	rsbseq	r6, r3, r7, ror r4
    332c:	6565725f 	strbvs	r7, [r5, #-607]!
    3330:	5f00746e 	svcpl	0x0000746e
    3334:	64656573 	strbtvs	r6, [r5], #-1395
    3338:	635f5f00 	cmpvs	pc, #0	; 0x0
    333c:	746e756f 	strbtvc	r7, [lr], #-1391
    3340:	765f5f00 	ldrbvc	r5, [pc], -r0, lsl #30
    3344:	65756c61 	ldrbvs	r6, [r5, #-3169]!
    3348:	65735f00 	ldrbvs	r5, [r3, #-3840]!
    334c:	5f006b65 	svcpl	0x00006b65
    3350:	736f7066 	cmnvc	pc, #102	; 0x66
    3354:	5f00745f 	svcpl	0x0000745f
    3358:	6e727265 	cdpvs	2, 7, cr7, cr2, cr5, {3}
    335c:	5f5f006f 	svcpl	0x005f006f
    3360:	6d5f6d74 	ldclvs	13, cr6, [pc, #-464]
    3364:	5f006e69 	svcpl	0x00006e69
    3368:	74727473 	ldrbtvc	r7, [r2], #-1139
    336c:	6c5f6b6f 	mrrcvs	11, 6, r6, pc, cr15
    3370:	00747361 	rsbseq	r7, r4, r1, ror #6
    3374:	746e665f 	strbtvc	r6, [lr], #-1631
    3378:	73657079 	cmnvc	r5, #121	; 0x79
    337c:	64615f00 	strbtvs	r5, [r1], #-3840
    3380:	5f5f0064 	svcpl	0x005f0064
    3384:	6e6f4c55 	mcrvs	12, 3, r4, cr15, cr5, {2}
    3388:	675f0067 	ldrbvs	r0, [pc, -r7, rrx]
    338c:	61647465 	cmnvs	r4, r5, ror #8
    3390:	655f6574 	ldrbvs	r6, [pc, #-1396]	; 2e24 <__Stack_Size+0x2a24>
    3394:	5f007272 	svcpl	0x00007272
    3398:	626f6c67 	rsbvs	r6, pc, #26368	; 0x6700
    339c:	695f6c61 	ldmdbvs	pc, {r0, r5, r6, sl, fp, sp, lr}^
    33a0:	7275706d 	rsbsvc	r7, r5, #109	; 0x6d
    33a4:	74705f65 	ldrbtvc	r5, [r0], #-3941
    33a8:	635f0072 	cmpvs	pc, #114	; 0x72
    33ac:	65727275 	ldrbvs	r7, [r2, #-629]!
    33b0:	635f746e 	cmpvs	pc, #1845493760	; 0x6e000000
    33b4:	67657461 	strbvs	r7, [r5, -r1, ror #8]!
    33b8:	0079726f 	rsbseq	r7, r9, pc, ror #4
    33bc:	65646f63 	strbvs	r6, [r4, #-3939]!
    33c0:	6e755f00 	cdpvs	15, 7, cr5, cr5, cr0, {0}
    33c4:	64657375 	strbtvs	r7, [r5], #-885
    33c8:	6e61725f 	mcrvs	2, 3, r7, cr1, cr15, {2}
    33cc:	775f0064 	ldrbvc	r0, [pc, -r4, rrx]
    33d0:	5f007364 	svcpl	0x00007364
    33d4:	5f6d745f 	svcpl	0x006d745f
    33d8:	79616477 	stmdbvc	r1!, {r0, r1, r2, r4, r5, r6, sl, sp, lr}^
    33dc:	6c675f00 	stclvs	15, cr5, [r7]
    33e0:	5f006575 	svcpl	0x00006575
    33e4:	6c616d6e 	stclvs	13, cr6, [r1], #-440
    33e8:	00636f6c 	rsbeq	r6, r3, ip, ror #30
    33ec:	34366c5f 	ldrtcc	r6, [r6], #-3167
    33f0:	75625f61 	strbvc	r5, [r2, #-3937]!
    33f4:	735f0066 	cmpvc	pc, #102	; 0x66
    33f8:	665f6769 	ldrbvs	r6, [pc], -r9, ror #14
    33fc:	00636e75 	rsbeq	r6, r3, r5, ror lr
    3400:	75626e5f 	strbvc	r6, [r2, #-3679]!
    3404:	755f0066 	ldrbvc	r0, [pc, #-102]	; 33a6 <__Stack_Size+0x2fa6>
    3408:	6573756e 	ldrbvs	r7, [r3, #-1390]!
    340c:	5f5f0064 	svcpl	0x005f0064
    3410:	695f6d74 	ldmdbvs	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^
    3414:	74736473 	ldrbtvc	r6, [r3], #-1139
    3418:	6f6c5f00 	svcvs	0x006c5f00
    341c:	746c6163 	strbtvc	r6, [ip], #-355
    3420:	5f656d69 	svcpl	0x00656d69
    3424:	00667562 	rsbeq	r7, r6, r2, ror #10
    3428:	6f6c635f 	svcvs	0x006c635f
    342c:	5f006573 	svcpl	0x00006573
    3430:	00383472 	eorseq	r3, r8, r2, ror r4
    3434:	74626d5f 	strbtvc	r6, [r2], #-3423
    3438:	5f63776f 	svcpl	0x0063776f
    343c:	74617473 	strbtvc	r7, [r1], #-1139
    3440:	705f0065 	subsvc	r0, pc, r5, rrx
    3444:	5f007335 	svcpl	0x00007335
    3448:	5f6d745f 	svcpl	0x006d745f
    344c:	7961646d 	stmdbvc	r1!, {r0, r2, r3, r5, r6, sl, sp, lr}^
    3450:	706d6900 	rsbvc	r6, sp, r0, lsl #18
    3454:	5f657275 	svcpl	0x00657275
    3458:	61746164 	cmnvs	r4, r4, ror #2
    345c:	2f2e2e00 	svccs	0x002e2e00
    3460:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3464:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3468:	2f2e2e2f 	svccs	0x002e2e2f
    346c:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    3470:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    3474:	656e2f30 	strbvs	r2, [lr, #-3888]!
    3478:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    347c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    3480:	65722f63 	ldrbvs	r2, [r2, #-3939]!
    3484:	2f746e65 	svccs	0x00746e65
    3488:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    348c:	632e6572 	teqvs	lr, #478150656	; 0x1c800000
    3490:	5c3a6300 	ldcpl	3, cr6, [sl]
    3494:	616e6977 	smcvs	59031
    3498:	5c736d72 	ldclpl	13, cr6, [r3], #-456
    349c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    34a0:	63675c64 	cmnvs	r7, #25600	; 0x6400
    34a4:	75622d63 	strbvc	r2, [r2, #-3427]!
    34a8:	5c646c69 	stclpl	12, cr6, [r4], #-420
    34ac:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!
    34b0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    34b4:	77656e5c 	undefined
    34b8:	5c62696c 	stclpl	9, cr6, [r2], #-432
    34bc:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    34c0:	6565725c 	strbvs	r7, [r5, #-604]!
    34c4:	5f00746e 	svcpl	0x0000746e
    34c8:	6e69665f 	mcrvs	6, 3, r6, cr9, cr15, {2}
    34cc:	72615f69 	rsbvc	r5, r1, #420	; 0x1a4
    34d0:	5f796172 	svcpl	0x00796172
    34d4:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
    34d8:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
    34dc:	745f657a 	ldrbvc	r6, [pc], #1402	; 34e4 <__Stack_Size+0x30e4>
    34e0:	665f5f00 	ldrbvs	r5, [pc], -r0, lsl #30
    34e4:	5f696e69 	svcpl	0x00696e69
    34e8:	61727261 	cmnvs	r2, r1, ror #4
    34ec:	6e655f79 	mcrvs	15, 3, r5, cr5, cr9, {3}
    34f0:	5f5f0064 	svcpl	0x005f0064
    34f4:	69657270 	stmdbvs	r5!, {r4, r5, r6, r9, ip, sp, lr}^
    34f8:	5f74696e 	svcpl	0x0074696e
    34fc:	61727261 	cmnvs	r2, r1, ror #4
    3500:	6e655f79 	mcrvs	15, 3, r5, cr5, cr9, {3}
    3504:	2e2e0064 	cdpcs	0, 2, cr0, cr14, cr4, {3}
    3508:	2f2e2e2f 	svccs	0x002e2e2f
    350c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3510:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3514:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    3518:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    351c:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    3520:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3524:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3528:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!
    352c:	2f637369 	svccs	0x00637369
    3530:	74696e69 	strbtvc	r6, [r9], #-3689
    3534:	5f00632e 	svcpl	0x0000632e
    3538:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    353c:	72615f74 	rsbvc	r5, r1, #464	; 0x1d0
    3540:	5f796172 	svcpl	0x00796172
    3544:	00646e65 	rsbeq	r6, r4, r5, ror #28
    3548:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    354c:	695f6362 	ldmdbvs	pc, {r1, r5, r6, r8, r9, sp, lr}^
    3550:	5f74696e 	svcpl	0x0074696e
    3554:	61727261 	cmnvs	r2, r1, ror #4
    3558:	3a630079 	bcc	18c3744 <__Stack_Size+0x18c3344>
    355c:	6e69775c 	mcrvs	7, 3, r7, cr9, cr12, {2}
    3560:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    3564:	6975625c 	ldmdbvs	r5!, {r2, r3, r4, r6, r9, sp, lr}^
    3568:	675c646c 	ldrbvs	r6, [ip, -ip, ror #8]
    356c:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    3570:	646c6975 	strbtvs	r6, [ip], #-2421
    3574:	6d72615c 	ldfvse	f6, [r2, #-368]!
    3578:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    357c:	656e5c69 	strbvs	r5, [lr, #-3177]!
    3580:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    3584:	62696c5c 	rsbvs	r6, r9, #23552	; 0x5c00
    3588:	696d5c63 	stmdbvs	sp!, {r0, r1, r5, r6, sl, fp, ip, lr}^
    358c:	5f006373 	svcpl	0x00006373
    3590:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3594:	69665f63 	stmdbvs	r6!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    3598:	615f696e 	cmpvs	pc, lr, ror #18
    359c:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    35a0:	705f5f00 	subsvc	r5, pc, r0, lsl #30
    35a4:	6e696572 	mcrvs	5, 3, r6, cr9, cr2, {3}
    35a8:	615f7469 	cmpvs	pc, r9, ror #8
    35ac:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    35b0:	6174735f 	cmnvs	r4, pc, asr r3
    35b4:	5f007472 	svcpl	0x00007472
    35b8:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    35bc:	72615f74 	rsbvc	r5, r1, #464	; 0x1d0
    35c0:	5f796172 	svcpl	0x00796172
    35c4:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
    35c8:	6c610074 	stclvs	0, cr0, [r1], #-464
    35cc:	656e6769 	strbvs	r6, [lr, #-1897]!
    35d0:	64615f64 	strbtvs	r5, [r1], #-3940
    35d4:	63007264 	movwvs	r7, #612	; 0x264
    35d8:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    35dc:	6d72616e 	ldfvse	f6, [r2, #-440]!
    35e0:	75625c73 	strbvc	r5, [r2, #-3187]!
    35e4:	5c646c69 	stclpl	12, cr6, [r4], #-420
    35e8:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    35ec:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    35f0:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    35f4:	61652d6d 	cmnvs	r5, sp, ror #26
    35f8:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    35fc:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3600:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    3604:	735c6362 	cmpvc	ip, #-2013265919	; 0x88000001
    3608:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    360c:	2e2e0067 	cdpcs	0, 2, cr0, cr14, cr7, {3}
    3610:	2f2e2e2f 	svccs	0x002e2e2f
    3614:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3618:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    361c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    3620:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    3624:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    3628:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    362c:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3630:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    3634:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    3638:	656d2f67 	strbvs	r2, [sp, #-3943]!
    363c:	7465736d 	strbtvc	r7, [r5], #-877
    3640:	6d00632e 	stcvs	3, cr6, [r0, #-184]
    3644:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    3648:	75620074 	strbvc	r0, [r2, #-116]!
    364c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    3650:	2f2e2e00 	svccs	0x002e2e00
    3654:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3658:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    365c:	2f2e2e2f 	svccs	0x002e2e2f
    3660:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    3664:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    3668:	656e2f30 	strbvs	r2, [lr, #-3888]!
    366c:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    3670:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    3674:	74732f63 	ldrbtvc	r2, [r3], #-3939
    3678:	62696c64 	rsbvs	r6, r9, #25600	; 0x6400
    367c:	615f5f2f 	cmpvs	pc, pc, lsr #30
    3680:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    3684:	00632e74 	rsbeq	r2, r3, r4, ror lr
    3688:	65707974 	ldrbvs	r7, [r0, #-2420]!
    368c:	725f5f00 	subsvc	r5, pc, #0	; 0x0
    3690:	73696765 	cmnvc	r9, #26476544	; 0x1940000
    3694:	5f726574 	svcpl	0x00726574
    3698:	74697865 	strbtvc	r7, [r9], #-2149
    369c:	636f7270 	cmnvs	pc, #7	; 0x7
    36a0:	635f5f00 	cmpvs	pc, #0	; 0x0
    36a4:	5f6c6c61 	svcpl	0x006c6c61
    36a8:	74697865 	strbtvc	r7, [r9], #-2149
    36ac:	636f7270 	cmnvs	pc, #7	; 0x7
    36b0:	2e2e0073 	mcrcs	0, 1, r0, cr14, cr3, {3}
    36b4:	2f2e2e2f 	svccs	0x002e2e2f
    36b8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    36bc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    36c0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    36c4:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    36c8:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    36cc:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    36d0:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    36d4:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    36d8:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    36dc:	5f5f2f62 	svcpl	0x005f2f62
    36e0:	6c6c6163 	stfvse	f6, [ip], #-396
    36e4:	6574615f 	ldrbvs	r6, [r4, #-351]!
    36e8:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    36ec:	616c0063 	cmnvs	ip, r3, rrx
    36f0:	00707473 	rsbseq	r7, r0, r3, ror r4
    36f4:	74736572 	ldrbtvc	r6, [r3], #-1394
    36f8:	00747261 	rsbseq	r7, r4, r1, ror #4

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000014 	andeq	r0, r0, r4, lsl r0
       4:	00000016 	andeq	r0, r0, r6, lsl r0
       8:	165d0001 	ldrbne	r0, [sp], -r1
       c:	3c000000 	stccc	0, cr0, [r0], {0}
      10:	02000000 	andeq	r0, r0, #0	; 0x0
      14:	00087d00 	andeq	r7, r8, r0, lsl #26
      18:	00000000 	andeq	r0, r0, r0
      1c:	3c000000 	stccc	0, cr0, [r0], {0}
      20:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
      24:	01000000 	tsteq	r0, r0
      28:	003e5d00 	eorseq	r5, lr, r0, lsl #26
      2c:	00dc0000 	sbcseq	r0, ip, r0
      30:	00020000 	andeq	r0, r2, r0
      34:	0000107d 	andeq	r1, r0, sp, ror r0
      38:	00000000 	andeq	r0, r0, r0
      3c:	008a0000 	addeq	r0, sl, r0
      40:	00900000 	addseq	r0, r0, r0
      44:	00010000 	andeq	r0, r1, r0
      48:	00009054 	andeq	r9, r0, r4, asr r0
      4c:	00009400 	andeq	r9, r0, r0, lsl #8
      50:	50000100 	andpl	r0, r0, r0, lsl #2
      54:	000000ae 	andeq	r0, r0, lr, lsr #1
      58:	000000dc 	ldrdeq	r0, [r0], -ip
      5c:	00540001 	subseq	r0, r4, r1
	...
      68:	02000001 	.word	0x02000001
      6c:	01000001 	.word	0x01000001
      70:	01025d00 	.word	0x01025d00
      74:	01040000 	.word	0x01040000
      78:	00020000 	.word	0x00020000
      7c:	0104047d 	.word	0x0104047d
      80:	010c0000 	.word	0x010c0000
      84:	00020000 	.word	0x00020000
      88:	0000087d 	.word	0x0000087d
      8c:	00000000 	.word	0x00000000
      90:	010c0000 	.word	0x010c0000
      94:	010e0000 	.word	0x010e0000
      98:	00010000 	.word	0x00010000
      9c:	00010e5d 	.word	0x00010e5d
      a0:	00011000 	.word	0x00011000
      a4:	7d000200 	.word	0x7d000200
      a8:	00011004 	.word	0x00011004
      ac:	00011800 	.word	0x00011800
      b0:	7d000200 	.word	0x7d000200
      b4:	00000008 	.word	0x00000008
      b8:	00000000 	.word	0x00000000
      bc:	00011800 	.word	0x00011800
      c0:	00011a00 	.word	0x00011a00
      c4:	5d000100 	.word	0x5d000100
      c8:	0000011a 	.word	0x0000011a
      cc:	0000011c 	.word	0x0000011c
      d0:	047d0002 	.word	0x047d0002
      d4:	0000011c 	.word	0x0000011c
      d8:	00000124 	.word	0x00000124
      dc:	087d0002 	.word	0x087d0002
	...
      e8:	00000124 	.word	0x00000124
      ec:	00000126 	.word	0x00000126
      f0:	265d0001 	.word	0x265d0001
      f4:	2a000001 	.word	0x2a000001
      f8:	02000001 	.word	0x02000001
      fc:	2a047d00 	.word	0x2a047d00
     100:	38000001 	.word	0x38000001
     104:	02000001 	.word	0x02000001
     108:	00087d00 	.word	0x00087d00
     10c:	00000000 	.word	0x00000000
     110:	38000000 	.word	0x38000000
     114:	3a000001 	.word	0x3a000001
     118:	01000001 	.word	0x01000001
     11c:	013a5d00 	.word	0x013a5d00
     120:	013c0000 	.word	0x013c0000
     124:	00020000 	.word	0x00020000
     128:	013c047d 	.word	0x013c047d
     12c:	01440000 	.word	0x01440000
     130:	00020000 	.word	0x00020000
     134:	0000087d 	.word	0x0000087d
     138:	00000000 	.word	0x00000000
     13c:	00300000 	.word	0x00300000
     140:	00320000 	.word	0x00320000
     144:	00010000 	.word	0x00010000
     148:	0000325d 	.word	0x0000325d
     14c:	00003600 	.word	0x00003600
     150:	7d000200 	.word	0x7d000200
     154:	00003604 	.word	0x00003604
     158:	00004400 	.word	0x00004400
     15c:	7d000200 	.word	0x7d000200
     160:	00000008 	.word	0x00000008
     164:	00000000 	.word	0x00000000
     168:	00004400 	.word	0x00004400
     16c:	00004600 	.word	0x00004600
     170:	5d000100 	.word	0x5d000100
     174:	00000046 	.word	0x00000046
     178:	00000048 	.word	0x00000048
     17c:	147d0002 	.word	0x147d0002
     180:	00000048 	.word	0x00000048
     184:	00000138 	.word	0x00000138
     188:	207d0002 	.word	0x207d0002
	...
     194:	00000138 	.word	0x00000138
     198:	0000013a 	.word	0x0000013a
     19c:	3a5d0001 	.word	0x3a5d0001
     1a0:	40000001 	.word	0x40000001
     1a4:	02000001 	.word	0x02000001
     1a8:	40107d00 	.word	0x40107d00
     1ac:	a2000001 	.word	0xa2000001
     1b0:	02000001 	.word	0x02000001
     1b4:	00187d00 	.word	0x00187d00
     1b8:	00000000 	.word	0x00000000
     1bc:	a4000000 	.word	0xa4000000
     1c0:	a6000001 	.word	0xa6000001
     1c4:	01000001 	.word	0x01000001
     1c8:	01a65d00 	.word	0x01a65d00
     1cc:	01a80000 	.word	0x01a80000
     1d0:	00020000 	.word	0x00020000
     1d4:	01a8047d 	.word	0x01a8047d
     1d8:	02280000 	.word	0x02280000
     1dc:	00020000 	.word	0x00020000
     1e0:	0000087d 	.word	0x0000087d
	...
     1ec:	00020000 	.word	0x00020000
     1f0:	00010000 	.word	0x00010000
     1f4:	0000025d 	.word	0x0000025d
     1f8:	00003800 	.word	0x00003800
     1fc:	7d000200 	.word	0x7d000200
     200:	00000008 	.word	0x00000008
     204:	00000000 	.word	0x00000000
     208:	00003800 	.word	0x00003800
     20c:	00003a00 	.word	0x00003a00
     210:	5d000100 	.word	0x5d000100
     214:	0000003a 	.word	0x0000003a
     218:	00000064 	.word	0x00000064
     21c:	087d0002 	.word	0x087d0002
	...
     228:	00000038 	.word	0x00000038
     22c:	0000003e 	.word	0x0000003e
     230:	3e500001 	.word	0x3e500001
     234:	64000000 	.word	0x64000000
     238:	01000000 	.word	0x01000000
     23c:	00005400 	.word	0x00005400
     240:	00000000 	.word	0x00000000
     244:	00640000 	.word	0x00640000
     248:	00660000 	.word	0x00660000
     24c:	00010000 	.word	0x00010000
     250:	0000665d 	.word	0x0000665d
     254:	00007000 	.word	0x00007000
     258:	7d000200 	.word	0x7d000200
     25c:	00007004 	.word	0x00007004
     260:	00007a00 	.word	0x00007a00
     264:	7d000200 	.word	0x7d000200
     268:	00000008 	.word	0x00000008
     26c:	00000000 	.word	0x00000000
     270:	00006400 	.word	0x00006400
     274:	00006e00 	.word	0x00006e00
     278:	50000100 	.word	0x50000100
	...
     284:	0000007c 	.word	0x0000007c
     288:	0000007e 	.word	0x0000007e
     28c:	7e5d0001 	.word	0x7e5d0001
     290:	82000000 	.word	0x82000000
     294:	02000000 	.word	0x02000000
     298:	82047d00 	.word	0x82047d00
     29c:	9c000000 	.word	0x9c000000
     2a0:	02000000 	.word	0x02000000
     2a4:	00087d00 	.word	0x00087d00
     2a8:	00000000 	.word	0x00000000
     2ac:	7c000000 	.word	0x7c000000
     2b0:	80000000 	.word	0x80000000
     2b4:	01000000 	.word	0x01000000
     2b8:	00805000 	.word	0x00805000
     2bc:	00880000 	.word	0x00880000
     2c0:	00010000 	.word	0x00010000
     2c4:	00000051 	.word	0x00000051
     2c8:	00000000 	.word	0x00000000
     2cc:	00009c00 	.word	0x00009c00
     2d0:	00009e00 	.word	0x00009e00
     2d4:	5d000100 	.word	0x5d000100
     2d8:	0000009e 	.word	0x0000009e
     2dc:	000000b4 	.word	0x000000b4
     2e0:	107d0002 	.word	0x107d0002
	...
     2ec:	0000009c 	.word	0x0000009c
     2f0:	000000a6 	.word	0x000000a6
     2f4:	a6500001 	.word	0xa6500001
     2f8:	b4000000 	.word	0xb4000000
     2fc:	01000000 	.word	0x01000000
     300:	00005600 	.word	0x00005600
     304:	00000000 	.word	0x00000000
     308:	009c0000 	.word	0x009c0000
     30c:	00a60000 	.word	0x00a60000
     310:	00010000 	.word	0x00010000
     314:	0000a651 	.word	0x0000a651
     318:	0000b400 	.word	0x0000b400
     31c:	55000100 	.word	0x55000100
	...
     328:	000000b4 	.word	0x000000b4
     32c:	000000b6 	.word	0x000000b6
     330:	b65d0001 	.word	0xb65d0001
     334:	ba000000 	.word	0xba000000
     338:	02000000 	.word	0x02000000
     33c:	ba0c7d00 	.word	0xba0c7d00
     340:	ce000000 	.word	0xce000000
     344:	02000000 	.word	0x02000000
     348:	00107d00 	.word	0x00107d00
     34c:	00000000 	.word	0x00000000
     350:	b4000000 	.word	0xb4000000
     354:	be000000 	.word	0xbe000000
     358:	01000000 	.word	0x01000000
     35c:	00be5000 	.word	0x00be5000
     360:	00ce0000 	.word	0x00ce0000
     364:	00010000 	.word	0x00010000
     368:	00000055 	.word	0x00000055
     36c:	00000000 	.word	0x00000000
     370:	0000d000 	.word	0x0000d000
     374:	0000d200 	.word	0x0000d200
     378:	5d000100 	.word	0x5d000100
     37c:	000000d2 	.word	0x000000d2
     380:	000000d4 	.word	0x000000d4
     384:	107d0002 	.word	0x107d0002
     388:	000000d4 	.word	0x000000d4
     38c:	0000015c 	.word	0x0000015c
     390:	207d0002 	.word	0x207d0002
	...
     39c:	000000d0 	.word	0x000000d0
     3a0:	000000d8 	.word	0x000000d8
     3a4:	d8500001 	.word	0xd8500001
     3a8:	5c000000 	.word	0x5c000000
     3ac:	01000001 	.word	0x01000001
     3b0:	00005500 	.word	0x00005500
     3b4:	00000000 	.word	0x00000000
     3b8:	00d00000 	.word	0x00d00000
     3bc:	00de0000 	.word	0x00de0000
     3c0:	00010000 	.word	0x00010000
     3c4:	0000de51 	.word	0x0000de51
     3c8:	00015c00 	.word	0x00015c00
     3cc:	54000100 	.word	0x54000100
	...
     3dc:	00000002 	.word	0x00000002
     3e0:	025d0001 	.word	0x025d0001
     3e4:	04000000 	.word	0x04000000
     3e8:	02000000 	.word	0x02000000
     3ec:	040c7d00 	.word	0x040c7d00
     3f0:	60000000 	.word	0x60000000
     3f4:	02000000 	.word	0x02000000
     3f8:	00207d00 	.word	0x00207d00
	...
     404:	08000000 	.word	0x08000000
     408:	01000000 	.word	0x01000000
     40c:	00085000 	.word	0x00085000
     410:	00100000 	.word	0x00100000
     414:	00010000 	.word	0x00010000
     418:	00000054 	.word	0x00000054
     41c:	00000000 	.word	0x00000000
     420:	00006000 	.word	0x00006000
     424:	00006200 	.word	0x00006200
     428:	5d000100 	.word	0x5d000100
     42c:	00000062 	.word	0x00000062
     430:	00000064 	.word	0x00000064
     434:	047d0002 	.word	0x047d0002
     438:	00000064 	.word	0x00000064
     43c:	0000006c 	.word	0x0000006c
     440:	087d0002 	.word	0x087d0002
	...
     44c:	00000060 	.word	0x00000060
     450:	00000068 	.word	0x00000068
     454:	00500001 	.word	0x00500001
     458:	00000000 	.word	0x00000000
     45c:	6c000000 	.word	0x6c000000
     460:	6e000000 	.word	0x6e000000
     464:	01000000 	.word	0x01000000
     468:	006e5d00 	.word	0x006e5d00
     46c:	00720000 	.word	0x00720000
     470:	00020000 	.word	0x00020000
     474:	00720c7d 	.word	0x00720c7d
     478:	00a40000 	.word	0x00a40000
     47c:	00020000 	.word	0x00020000
     480:	0000107d 	.word	0x0000107d
     484:	00000000 	.word	0x00000000
     488:	00a40000 	.word	0x00a40000
     48c:	00a60000 	.word	0x00a60000
     490:	00010000 	.word	0x00010000
     494:	0000a65d 	.word	0x0000a65d
     498:	0000e800 	.word	0x0000e800
     49c:	7d000200 	.word	0x7d000200
     4a0:	00000008 	.word	0x00000008
     4a4:	00000000 	.word	0x00000000
     4a8:	0000a400 	.word	0x0000a400
     4ac:	0000ac00 	.word	0x0000ac00
     4b0:	50000100 	.word	0x50000100
     4b4:	000000ac 	.word	0x000000ac
     4b8:	000000e8 	.word	0x000000e8
     4bc:	00540001 	.word	0x00540001
     4c0:	00000000 	.word	0x00000000
     4c4:	e8000000 	.word	0xe8000000
     4c8:	ee000000 	.word	0xee000000
     4cc:	01000000 	.word	0x01000000
     4d0:	00ee5d00 	.word	0x00ee5d00
     4d4:	010a0000 	.word	0x010a0000
     4d8:	00020000 	.word	0x00020000
     4dc:	010a0c7d 	.word	0x010a0c7d
     4e0:	01600000 	.word	0x01600000
     4e4:	00020000 	.word	0x00020000
     4e8:	0000107d 	.word	0x0000107d
     4ec:	00000000 	.word	0x00000000
     4f0:	00e80000 	.word	0x00e80000
     4f4:	01140000 	.word	0x01140000
     4f8:	00010000 	.word	0x00010000
     4fc:	00000050 	.word	0x00000050
     500:	00000000 	.word	0x00000000
     504:	0000e800 	.word	0x0000e800
     508:	00011200 	.word	0x00011200
     50c:	51000100 	.word	0x51000100
	...
     518:	00000112 	.word	0x00000112
     51c:	0000014a 	.word	0x0000014a
     520:	00510001 	.word	0x00510001
     524:	00000000 	.word	0x00000000
     528:	14000000 	.word	0x14000000
     52c:	44000001 	.word	0x44000001
     530:	01000001 	.word	0x01000001
     534:	00005000 	.word	0x00005000
     538:	00000000 	.word	0x00000000
     53c:	01600000 	.word	0x01600000
     540:	01620000 	.word	0x01620000
     544:	00010000 	.word	0x00010000
     548:	0001625d 	.word	0x0001625d
     54c:	00018a00 	.word	0x00018a00
     550:	7d000200 	.word	0x7d000200
     554:	00018a0c 	.word	0x00018a0c
     558:	0001ec00 	.word	0x0001ec00
     55c:	7d000200 	.word	0x7d000200
     560:	00000010 	.word	0x00000010
     564:	00000000 	.word	0x00000000
     568:	00016000 	.word	0x00016000
     56c:	00019c00 	.word	0x00019c00
     570:	50000100 	.word	0x50000100
     574:	000001aa 	.word	0x000001aa
     578:	000001ae 	.word	0x000001ae
     57c:	00500001 	.word	0x00500001
     580:	00000000 	.word	0x00000000
     584:	60000000 	.word	0x60000000
     588:	98000001 	.word	0x98000001
     58c:	01000001 	.word	0x01000001
     590:	00005100 	.word	0x00005100
     594:	00000000 	.word	0x00000000
     598:	01600000 	.word	0x01600000
     59c:	01800000 	.word	0x01800000
     5a0:	00010000 	.word	0x00010000
     5a4:	00000052 	.word	0x00000052
     5a8:	00000000 	.word	0x00000000
     5ac:	00019a00 	.word	0x00019a00
     5b0:	0001ba00 	.word	0x0001ba00
     5b4:	52000100 	.word	0x52000100
     5b8:	000001d0 	.word	0x000001d0
     5bc:	000001d8 	.word	0x000001d8
     5c0:	da530001 	.word	0xda530001
     5c4:	ec000001 	.word	0xec000001
     5c8:	01000001 	.word	0x01000001
     5cc:	00005300 	.word	0x00005300
     5d0:	00000000 	.word	0x00000000
     5d4:	01980000 	.word	0x01980000
     5d8:	01ca0000 	.word	0x01ca0000
     5dc:	00010000 	.word	0x00010000
     5e0:	00000051 	.word	0x00000051
     5e4:	00000000 	.word	0x00000000
     5e8:	00          	.byte	0x00
     5e9:	04          	.byte	0x04
     5ea:	0000      	.short	0x0000
     5ec:	00000600 	.word	0x00000600
     5f0:	5d000100 	.word	0x5d000100
     5f4:	00000006 	.word	0x00000006
     5f8:	00000034 	.word	0x00000034
     5fc:	087d0002 	.word	0x087d0002
	...
     608:	00000004 	.word	0x00000004
     60c:	0000001a 	.word	0x0000001a
     610:	00500001 	.word	0x00500001
     614:	00000000 	.word	0x00000000
     618:	34000000 	.word	0x34000000
     61c:	36000000 	.word	0x36000000
     620:	01000000 	.word	0x01000000
     624:	00365d00 	.word	0x00365d00
     628:	00540000 	.word	0x00540000
     62c:	00020000 	.word	0x00020000
     630:	00540c7d 	.word	0x00540c7d
     634:	006c0000 	.word	0x006c0000
     638:	00020000 	.word	0x00020000
     63c:	0000107d 	.word	0x0000107d
     640:	00000000 	.word	0x00000000
     644:	00340000 	.word	0x00340000
     648:	00420000 	.word	0x00420000
     64c:	00010000 	.word	0x00010000
     650:	00004250 	.word	0x00004250
     654:	00006c00 	.word	0x00006c00
     658:	55000100 	.word	0x55000100
	...
     664:	0000006c 	.word	0x0000006c
     668:	0000006e 	.word	0x0000006e
     66c:	6e5d0001 	.word	0x6e5d0001
     670:	a0000000 	.word	0xa0000000
     674:	02000000 	.word	0x02000000
     678:	00087d00 	.word	0x00087d00
     67c:	00000000 	.word	0x00000000
     680:	6c000000 	.word	0x6c000000
     684:	7a000000 	.word	0x7a000000
     688:	01000000 	.word	0x01000000
     68c:	007a5000 	.word	0x007a5000
     690:	00840000 	.word	0x00840000
     694:	00010000 	.word	0x00010000
     698:	00008454 	.word	0x00008454
     69c:	00008e00 	.word	0x00008e00
     6a0:	52000100 	.word	0x52000100
	...
     6ac:	000000a0 	.word	0x000000a0
     6b0:	000000a2 	.word	0x000000a2
     6b4:	a25d0001 	.word	0xa25d0001
     6b8:	d0000000 	.word	0xd0000000
     6bc:	02000000 	.word	0x02000000
     6c0:	00087d00 	.word	0x00087d00
     6c4:	00000000 	.word	0x00000000
     6c8:	a0000000 	.word	0xa0000000
     6cc:	ae000000 	.word	0xae000000
     6d0:	01000000 	.word	0x01000000
     6d4:	00ae5000 	.word	0x00ae5000
     6d8:	00d00000 	.word	0x00d00000
     6dc:	00010000 	.word	0x00010000
     6e0:	00000054 	.word	0x00000054
     6e4:	00000000 	.word	0x00000000
     6e8:	0000b600 	.word	0x0000b600
     6ec:	0000c000 	.word	0x0000c000
     6f0:	52000100 	.word	0x52000100
	...
     6fc:	000000d0 	.word	0x000000d0
     700:	000000d2 	.word	0x000000d2
     704:	d25d0001 	.word	0xd25d0001
     708:	da000000 	.word	0xda000000
     70c:	02000000 	.word	0x02000000
     710:	da047d00 	.word	0xda047d00
     714:	ec000000 	.word	0xec000000
     718:	02000000 	.word	0x02000000
     71c:	00087d00 	.word	0x00087d00
     720:	00000000 	.word	0x00000000
     724:	d0000000 	.word	0xd0000000
     728:	e2000000 	.word	0xe2000000
     72c:	01000000 	.word	0x01000000
     730:	00005000 	.word	0x00005000
	...
     73c:	00060000 	.word	0x00060000
     740:	00010000 	.word	0x00010000
     744:	00000050 	.word	0x00000050
     748:	00000000 	.word	0x00000000
     74c:	00000800 	.word	0x00000800
     750:	00000a00 	.word	0x00000a00
     754:	5d000100 	.word	0x5d000100
     758:	0000000a 	.word	0x0000000a
     75c:	0000000c 	.word	0x0000000c
     760:	087d0002 	.word	0x087d0002
     764:	0000000c 	.word	0x0000000c
     768:	00000094 	.word	0x00000094
     76c:	207d0002 	.word	0x207d0002
	...
     778:	00000094 	.word	0x00000094
     77c:	00000096 	.word	0x00000096
     780:	965d0001 	.word	0x965d0001
     784:	f4000000 	.word	0xf4000000
     788:	02000002 	.word	0x02000002
     78c:	00087d00 	.word	0x00087d00
     790:	00000000 	.word	0x00000000
     794:	94000000 	.word	0x94000000
     798:	ae000000 	.word	0xae000000
     79c:	01000000 	.word	0x01000000
     7a0:	01085000 	.word	0x01085000
     7a4:	010a0000 	.word	0x010a0000
     7a8:	00010000 	.word	0x00010000
     7ac:	00016450 	.word	0x00016450
     7b0:	00016600 	.word	0x00016600
     7b4:	50000100 	.word	0x50000100
     7b8:	000001c0 	.word	0x000001c0
     7bc:	000001c2 	.word	0x000001c2
     7c0:	28500001 	.word	0x28500001
     7c4:	2a000002 	.word	0x2a000002
     7c8:	01000002 	.word	0x01000002
     7cc:	028c5000 	.word	0x028c5000
     7d0:	028e0000 	.word	0x028e0000
     7d4:	00010000 	.word	0x00010000
     7d8:	0002dc50 	.word	0x0002dc50
     7dc:	0002e000 	.word	0x0002e000
     7e0:	50000100 	.word	0x50000100
	...
     7ec:	000000f4 	.word	0x000000f4
     7f0:	00000108 	.word	0x00000108
     7f4:	50540001 	.word	0x50540001
     7f8:	64000001 	.word	0x64000001
     7fc:	01000001 	.word	0x01000001
     800:	01ac5400 	.word	0x01ac5400
     804:	01c00000 	.word	0x01c00000
     808:	00010000 	.word	0x00010000
     80c:	00020c54 	.word	0x00020c54
     810:	00022800 	.word	0x00022800
     814:	54000100 	.word	0x54000100
     818:	00000274 	.word	0x00000274
     81c:	0000028c 	.word	0x0000028c
     820:	d8540001 	.word	0xd8540001
     824:	da000002 	.word	0xda000002
     828:	01000002 	.word	0x01000002
     82c:	02de5000 	.word	0x02de5000
     830:	02f40000 	.word	0x02f40000
     834:	00010000 	.word	0x00010000
     838:	00000054 	.word	0x00000054
     83c:	00000000 	.word	0x00000000
     840:	00000200 	.word	0x00000200
     844:	00000800 	.word	0x00000800
     848:	53000100 	.word	0x53000100
     84c:	00000014 	.word	0x00000014
     850:	00000018 	.word	0x00000018
     854:	1e530001 	.word	0x1e530001
     858:	2e000000 	.word	0x2e000000
     85c:	01000000 	.word	0x01000000
     860:	002e5c00 	.word	0x002e5c00
     864:	00480000 	.word	0x00480000
     868:	00010000 	.word	0x00010000
     86c:	00000052 	.word	0x00000052
     870:	00000000 	.word	0x00000000
     874:	00008400 	.word	0x00008400
     878:	00008600 	.word	0x00008600
     87c:	51000100 	.word	0x51000100
	...
     888:	000000a8 	.word	0x000000a8
     88c:	000000aa 	.word	0x000000aa
     890:	00500001 	.word	0x00500001
     894:	00000000 	.word	0x00000000
     898:	c0000000 	.word	0xc0000000
     89c:	c2000000 	.word	0xc2000000
     8a0:	01000000 	.word	0x01000000
     8a4:	00005000 	.word	0x00005000
     8a8:	00000000 	.word	0x00000000
     8ac:	00e00000 	.word	0x00e00000
     8b0:	00e20000 	.word	0x00e20000
     8b4:	00010000 	.word	0x00010000
     8b8:	00000050 	.word	0x00000050
     8bc:	00000000 	.word	0x00000000
     8c0:	0000ec00 	.word	0x0000ec00
     8c4:	0000f000 	.word	0x0000f000
     8c8:	51000100 	.word	0x51000100
	...
     8d4:	00000110 	.word	0x00000110
     8d8:	00000114 	.word	0x00000114
     8dc:	145d0001 	.word	0x145d0001
     8e0:	a6000001 	.word	0xa6000001
     8e4:	02000001 	.word	0x02000001
     8e8:	000c7d00 	.word	0x000c7d00
     8ec:	00000000 	.word	0x00000000
     8f0:	10000000 	.word	0x10000000
     8f4:	2e000001 	.word	0x2e000001
     8f8:	01000001 	.word	0x01000001
     8fc:	012e5100 	.word	0x012e5100
     900:	01380000 	.word	0x01380000
     904:	00010000 	.word	0x00010000
     908:	00013854 	.word	0x00013854
     90c:	00014400 	.word	0x00014400
     910:	51000100 	.word	0x51000100
     914:	00000144 	.word	0x00000144
     918:	000001a6 	.word	0x000001a6
     91c:	00540001 	.word	0x00540001
     920:	00000000 	.word	0x00000000
     924:	10000000 	.word	0x10000000
     928:	1e000001 	.word	0x1e000001
     92c:	01000001 	.word	0x01000001
     930:	011e5200 	.word	0x011e5200
     934:	01a60000 	.word	0x01a60000
     938:	00010000 	.word	0x00010000
     93c:	0000005c 	.word	0x0000005c
     940:	00000000 	.word	0x00000000
     944:	00011000 	.word	0x00011000
     948:	00012000 	.word	0x00012000
     94c:	53000100 	.word	0x53000100
     950:	00000120 	.word	0x00000120
     954:	000001a6 	.word	0x000001a6
     958:	00550001 	.word	0x00550001
     95c:	00000000 	.word	0x00000000
     960:	2e000000 	.word	0x2e000000
     964:	38000001 	.word	0x38000001
     968:	01000001 	.word	0x01000001
     96c:	01445100 	.word	0x01445100
     970:	01a60000 	.word	0x01a60000
     974:	00010000 	.word	0x00010000
     978:	00000051 	.word	0x00000051
     97c:	00000000 	.word	0x00000000
     980:	0001bc00 	.word	0x0001bc00
     984:	0001be00 	.word	0x0001be00
     988:	50000100 	.word	0x50000100
	...
     994:	000001f8 	.word	0x000001f8
     998:	00000200 	.word	0x00000200
     99c:	00510001 	.word	0x00510001
     9a0:	00000000 	.word	0x00000000
     9a4:	fa000000 	.word	0xfa000000
     9a8:	00000001 	.word	0x00000001
     9ac:	01000002 	.word	0x01000002
     9b0:	02005300 	.word	0x02005300
     9b4:	02040000 	.word	0x02040000
     9b8:	00010000 	.word	0x00010000
     9bc:	00000051 	.word	0x00000051
     9c0:	00000000 	.word	0x00000000
     9c4:	00022c00 	.word	0x00022c00
     9c8:	00022e00 	.word	0x00022e00
     9cc:	50000100 	.word	0x50000100
	...
     9d8:	00000238 	.word	0x00000238
     9dc:	0000023c 	.word	0x0000023c
     9e0:	3c5d0001 	.word	0x3c5d0001
     9e4:	9a000002 	.word	0x9a000002
     9e8:	02000002 	.word	0x02000002
     9ec:	000c7d00 	.word	0x000c7d00
     9f0:	00000000 	.word	0x00000000
     9f4:	38000000 	.word	0x38000000
     9f8:	56000002 	.word	0x56000002
     9fc:	01000002 	.word	0x01000002
     a00:	02565100 	.word	0x02565100
     a04:	02600000 	.word	0x02600000
     a08:	00010000 	.word	0x00010000
     a0c:	0002605c 	.word	0x0002605c
     a10:	00026c00 	.word	0x00026c00
     a14:	51000100 	.word	0x51000100
     a18:	0000026c 	.word	0x0000026c
     a1c:	0000029a 	.word	0x0000029a
     a20:	005c0001 	.word	0x005c0001
     a24:	00000000 	.word	0x00000000
     a28:	38000000 	.word	0x38000000
     a2c:	46000002 	.word	0x46000002
     a30:	01000002 	.word	0x01000002
     a34:	02465200 	.word	0x02465200
     a38:	029a0000 	.word	0x029a0000
     a3c:	00010000 	.word	0x00010000
     a40:	00000055 	.word	0x00000055
     a44:	00000000 	.word	0x00000000
     a48:	00023800 	.word	0x00023800
     a4c:	00024800 	.word	0x00024800
     a50:	53000100 	.word	0x53000100
     a54:	00000248 	.word	0x00000248
     a58:	0000029a 	.word	0x0000029a
     a5c:	00540001 	.word	0x00540001
     a60:	00000000 	.word	0x00000000
     a64:	56000000 	.word	0x56000000
     a68:	60000002 	.word	0x60000002
     a6c:	01000002 	.word	0x01000002
     a70:	026c5100 	.word	0x026c5100
     a74:	02760000 	.word	0x02760000
     a78:	00010000 	.word	0x00010000
     a7c:	00027651 	.word	0x00027651
     a80:	00029a00 	.word	0x00029a00
     a84:	53000100 	.word	0x53000100
	...
     a90:	0000029c 	.word	0x0000029c
     a94:	000002a0 	.word	0x000002a0
     a98:	00510001 	.word	0x00510001
     a9c:	00000000 	.word	0x00000000
     aa0:	ac000000 	.word	0xac000000
     aa4:	ae000002 	.word	0xae000002
     aa8:	01000002 	.word	0x01000002
     aac:	02ae5d00 	.word	0x02ae5d00
     ab0:	02b40000 	.word	0x02b40000
     ab4:	00020000 	.word	0x00020000
     ab8:	0000087d 	.word	0x0000087d
     abc:	00000000 	.word	0x00000000
     ac0:	02ac0000 	.word	0x02ac0000
     ac4:	02b00000 	.word	0x02b00000
     ac8:	00010000 	.word	0x00010000
     acc:	00000050 	.word	0x00000050
     ad0:	00000000 	.word	0x00000000
     ad4:	0002b400 	.word	0x0002b400
     ad8:	0002b600 	.word	0x0002b600
     adc:	5d000100 	.word	0x5d000100
     ae0:	000002b6 	.word	0x000002b6
     ae4:	000002c2 	.word	0x000002c2
     ae8:	087d0002 	.word	0x087d0002
	...
     af4:	000002b4 	.word	0x000002b4
     af8:	000002b8 	.word	0x000002b8
     afc:	00500001 	.word	0x00500001
     b00:	00000000 	.word	0x00000000
     b04:	c4000000 	.word	0xc4000000
     b08:	d0000002 	.word	0xd0000002
     b0c:	01000002 	.word	0x01000002
     b10:	00005100 	.word	0x00005100
     b14:	00000000 	.word	0x00000000
     b18:	02c60000 	.word	0x02c60000
     b1c:	02d00000 	.word	0x02d00000
     b20:	00010000 	.word	0x00010000
     b24:	0002d053 	.word	0x0002d053
     b28:	0002d400 	.word	0x0002d400
     b2c:	51000100 	.word	0x51000100
	...
     b38:	000002dc 	.word	0x000002dc
     b3c:	000002e4 	.word	0x000002e4
     b40:	00510001 	.word	0x00510001
     b44:	00000000 	.word	0x00000000
     b48:	de000000 	.word	0xde000000
     b4c:	e4000002 	.word	0xe4000002
     b50:	01000002 	.word	0x01000002
     b54:	02e45300 	.word	0x02e45300
     b58:	02e80000 	.word	0x02e80000
     b5c:	00010000 	.word	0x00010000
     b60:	00000051 	.word	0x00000051
     b64:	00000000 	.word	0x00000000
     b68:	00030400 	.word	0x00030400
     b6c:	00030e00 	.word	0x00030e00
     b70:	50000100 	.word	0x50000100
	...
     b7c:	00000310 	.word	0x00000310
     b80:	00000314 	.word	0x00000314
     b84:	00510001 	.word	0x00510001
     b88:	00000000 	.word	0x00000000
     b8c:	18000000 	.word	0x18000000
     b90:	24000003 	.word	0x24000003
     b94:	01000003 	.word	0x01000003
     b98:	03265000 	.word	0x03265000
     b9c:	03300000 	.word	0x03300000
     ba0:	00010000 	.word	0x00010000
     ba4:	00000050 	.word	0x00000050
     ba8:	00000000 	.word	0x00000000
     bac:	00031800 	.word	0x00031800
     bb0:	00032800 	.word	0x00032800
     bb4:	51000100 	.word	0x51000100
     bb8:	00000328 	.word	0x00000328
     bbc:	00000332 	.word	0x00000332
     bc0:	00530001 	.word	0x00530001
     bc4:	00000000 	.word	0x00000000
     bc8:	24000000 	.word	0x24000000
     bcc:	26000003 	.word	0x26000003
     bd0:	01000003 	.word	0x01000003
     bd4:	03305000 	.word	0x03305000
     bd8:	03300000 	.word	0x03300000
     bdc:	00010000 	.word	0x00010000
     be0:	00000050 	.word	0x00000050
     be4:	00000000 	.word	0x00000000
     be8:	00033400 	.word	0x00033400
     bec:	00033800 	.word	0x00033800
     bf0:	51000100 	.word	0x51000100
	...
     bfc:	0000033c 	.word	0x0000033c
     c00:	0000033e 	.word	0x0000033e
     c04:	3e5d0001 	.word	0x3e5d0001
     c08:	42000003 	.word	0x42000003
     c0c:	02000003 	.word	0x02000003
     c10:	42047d00 	.word	0x42047d00
     c14:	94000003 	.word	0x94000003
     c18:	02000003 	.word	0x02000003
     c1c:	00107d00 	.word	0x00107d00
     c20:	00000000 	.word	0x00000000
     c24:	3c000000 	.word	0x3c000000
     c28:	44000003 	.word	0x44000003
     c2c:	01000003 	.word	0x01000003
     c30:	03465000 	.word	0x03465000
     c34:	03940000 	.word	0x03940000
     c38:	00020000 	.word	0x00020000
     c3c:	0000047d 	.word	0x0000047d
	...
     c48:	000e0000 	.word	0x000e0000
     c4c:	00010000 	.word	0x00010000
     c50:	00000050 	.word	0x00000050
     c54:	00000000 	.word	0x00000000
     c58:	00001800 	.word	0x00001800
     c5c:	00002600 	.word	0x00002600
     c60:	50000100 	.word	0x50000100
	...
     c6c:	00000030 	.word	0x00000030
     c70:	0000003e 	.word	0x0000003e
     c74:	00500001 	.word	0x00500001
     c78:	00000000 	.word	0x00000000
     c7c:	c4000000 	.word	0xc4000000
     c80:	d0000000 	.word	0xd0000000
     c84:	01000000 	.word	0x01000000
     c88:	00d25000 	.word	0x00d25000
     c8c:	00de0000 	.word	0x00de0000
     c90:	00010000 	.word	0x00010000
     c94:	00000050 	.word	0x00000050
     c98:	00000000 	.word	0x00000000
     c9c:	0000d000 	.word	0x0000d000
     ca0:	0000d200 	.word	0x0000d200
     ca4:	50000100 	.word	0x50000100
     ca8:	000000de 	.word	0x000000de
     cac:	000000de 	.word	0x000000de
     cb0:	00500001 	.word	0x00500001
     cb4:	00000000 	.word	0x00000000
     cb8:	fc000000 	.word	0xfc000000
     cbc:	fe000000 	.word	0xfe000000
     cc0:	01000000 	.word	0x01000000
     cc4:	01085000 	.word	0x01085000
     cc8:	010a0000 	.word	0x010a0000
     ccc:	00010000 	.word	0x00010000
     cd0:	00011650 	.word	0x00011650
     cd4:	00011600 	.word	0x00011600
     cd8:	50000100 	.word	0x50000100
	...
     ce4:	0000011c 	.word	0x0000011c
     ce8:	0000011e 	.word	0x0000011e
     cec:	1e5d0001 	.word	0x1e5d0001
     cf0:	22000001 	.word	0x22000001
     cf4:	02000001 	.word	0x02000001
     cf8:	22087d00 	.word	0x22087d00
     cfc:	b0000001 	.word	0xb0000001
     d00:	02000001 	.word	0x02000001
     d04:	00107d00 	.word	0x00107d00
     d08:	00000000 	.word	0x00000000
     d0c:	1c000000 	.word	0x1c000000
     d10:	2c000001 	.word	0x2c000001
     d14:	01000001 	.word	0x01000001
     d18:	012c5000 	.word	0x012c5000
     d1c:	01b00000 	.word	0x01b00000
     d20:	00010000 	.word	0x00010000
     d24:	00000051 	.word	0x00000051
     d28:	00000000 	.word	0x00000000
     d2c:	00012e00 	.word	0x00012e00
     d30:	00013000 	.word	0x00013000
     d34:	50000100 	.word	0x50000100
     d38:	0000013a 	.word	0x0000013a
     d3c:	0000013c 	.word	0x0000013c
     d40:	48500001 	.word	0x48500001
     d44:	a8000001 	.word	0xa8000001
     d48:	01000001 	.word	0x01000001
     d4c:	00005000 	.word	0x00005000
     d50:	00000000 	.word	0x00000000
     d54:	014a0000 	.word	0x014a0000
     d58:	014c0000 	.word	0x014c0000
     d5c:	00020000 	.word	0x00020000
     d60:	014c7c91 	.word	0x014c7c91
     d64:	01520000 	.word	0x01520000
     d68:	00020000 	.word	0x00020000
     d6c:	0152047d 	.word	0x0152047d
     d70:	01580000 	.word	0x01580000
     d74:	00020000 	.word	0x00020000
     d78:	01587c91 	.word	0x01587c91
     d7c:	015e0000 	.word	0x015e0000
     d80:	00020000 	.word	0x00020000
     d84:	015e047d 	.word	0x015e047d
     d88:	01860000 	.word	0x01860000
     d8c:	00020000 	.word	0x00020000
     d90:	018e7c91 	.word	0x018e7c91
     d94:	01b00000 	.word	0x01b00000
     d98:	00020000 	.word	0x00020000
     d9c:	00007c91 	.word	0x00007c91
     da0:	00000000 	.word	0x00000000
     da4:	01b00000 	.word	0x01b00000
     da8:	01b20000 	.word	0x01b20000
     dac:	00010000 	.word	0x00010000
     db0:	0001b25d 	.word	0x0001b25d
     db4:	0001b800 	.word	0x0001b800
     db8:	7d000200 	.word	0x7d000200
     dbc:	0001b814 	.word	0x0001b814
     dc0:	00020c00 	.word	0x00020c00
     dc4:	7d000200 	.word	0x7d000200
     dc8:	00000018 	.word	0x00000018
     dcc:	00000000 	.word	0x00000000
     dd0:	0001b000 	.word	0x0001b000
     dd4:	0001c400 	.word	0x0001c400
     dd8:	50000100 	.word	0x50000100
     ddc:	000001c4 	.word	0x000001c4
     de0:	0000020c 	.word	0x0000020c
     de4:	00550001 	.word	0x00550001
     de8:	00000000 	.word	0x00000000
     dec:	b0000000 	.word	0xb0000000
     df0:	cc000001 	.word	0xcc000001
     df4:	01000001 	.word	0x01000001
     df8:	01cc5100 	.word	0x01cc5100
     dfc:	020c0000 	.word	0x020c0000
     e00:	00010000 	.word	0x00010000
     e04:	00000056 	.word	0x00000056
     e08:	00000000 	.word	0x00000000
     e0c:	0001b000 	.word	0x0001b000
     e10:	0001cc00 	.word	0x0001cc00
     e14:	52000100 	.word	0x52000100
     e18:	000001cc 	.word	0x000001cc
     e1c:	0000020c 	.word	0x0000020c
     e20:	00570001 	.word	0x00570001
     e24:	00000000 	.word	0x00000000
     e28:	ce000000 	.word	0xce000000
     e2c:	ea000001 	.word	0xea000001
     e30:	01000001 	.word	0x01000001
     e34:	01f05000 	.word	0x01f05000
     e38:	01fc0000 	.word	0x01fc0000
     e3c:	00010000 	.word	0x00010000
     e40:	00000050 	.word	0x00000050
     e44:	00000000 	.word	0x00000000
     e48:	00020c00 	.word	0x00020c00
     e4c:	00020e00 	.word	0x00020e00
     e50:	5d000100 	.word	0x5d000100
     e54:	0000020e 	.word	0x0000020e
     e58:	00000212 	.word	0x00000212
     e5c:	0c7d0002 	.word	0x0c7d0002
     e60:	00000212 	.word	0x00000212
     e64:	000002a8 	.word	0x000002a8
     e68:	107d0002 	.word	0x107d0002
	...
     e74:	0000020c 	.word	0x0000020c
     e78:	00000216 	.word	0x00000216
     e7c:	16500001 	.word	0x16500001
     e80:	a8000002 	.word	0xa8000002
     e84:	01000002 	.word	0x01000002
     e88:	00005500 	.word	0x00005500
     e8c:	00000000 	.word	0x00000000
     e90:	021c0000 	.word	0x021c0000
     e94:	02260000 	.word	0x02260000
     e98:	00010000 	.word	0x00010000
     e9c:	00024650 	.word	0x00024650
     ea0:	00027200 	.word	0x00027200
     ea4:	50000100 	.word	0x50000100
     ea8:	00000278 	.word	0x00000278
     eac:	00000298 	.word	0x00000298
     eb0:	00500001 	.word	0x00500001
     eb4:	00000000 	.word	0x00000000
     eb8:	a8000000 	.word	0xa8000000
     ebc:	aa000002 	.word	0xaa000002
     ec0:	01000002 	.word	0x01000002
     ec4:	02aa5d00 	.word	0x02aa5d00
     ec8:	03680000 	.word	0x03680000
     ecc:	00020000 	.word	0x00020000
     ed0:	0000087d 	.word	0x0000087d
     ed4:	00000000 	.word	0x00000000
     ed8:	02a80000 	.word	0x02a80000
     edc:	02ae0000 	.word	0x02ae0000
     ee0:	00010000 	.word	0x00010000
     ee4:	0002ae50 	.word	0x0002ae50
     ee8:	00036800 	.word	0x00036800
     eec:	54000100 	.word	0x54000100
	...
     ef8:	000002ca 	.word	0x000002ca
     efc:	000002de 	.word	0x000002de
     f00:	de510001 	.word	0xde510001
     f04:	02000002 	.word	0x02000002
     f08:	01000003 	.word	0x01000003
     f0c:	03025100 	.word	0x03025100
     f10:	03260000 	.word	0x03260000
     f14:	00010000 	.word	0x00010000
     f18:	00032651 	.word	0x00032651
     f1c:	00034600 	.word	0x00034600
     f20:	51000100 	.word	0x51000100
     f24:	00000346 	.word	0x00000346
     f28:	0000034c 	.word	0x0000034c
     f2c:	00510001 	.word	0x00510001
     f30:	00000000 	.word	0x00000000
     f34:	e4000000 	.word	0xe4000000
     f38:	02000002 	.word	0x02000002
     f3c:	01000003 	.word	0x01000003
     f40:	03025200 	.word	0x03025200
     f44:	03080000 	.word	0x03080000
     f48:	00010000 	.word	0x00010000
     f4c:	00000052 	.word	0x00000052
     f50:	00000000 	.word	0x00000000
     f54:	00030800 	.word	0x00030800
     f58:	00032600 	.word	0x00032600
     f5c:	52000100 	.word	0x52000100
     f60:	00000326 	.word	0x00000326
     f64:	00000328 	.word	0x00000328
     f68:	00520001 	.word	0x00520001
     f6c:	00000000 	.word	0x00000000
     f70:	28000000 	.word	0x28000000
     f74:	46000003 	.word	0x46000003
     f78:	01000003 	.word	0x01000003
     f7c:	03465200 	.word	0x03465200
     f80:	03520000 	.word	0x03520000
     f84:	00010000 	.word	0x00010000
     f88:	00000052 	.word	0x00000052
     f8c:	00000000 	.word	0x00000000
     f90:	0002b400 	.word	0x0002b400
     f94:	0002d800 	.word	0x0002d800
     f98:	50000100 	.word	0x50000100
     f9c:	000002de 	.word	0x000002de
     fa0:	000002fc 	.word	0x000002fc
     fa4:	02500001 	.word	0x02500001
     fa8:	20000003 	.word	0x20000003
     fac:	01000003 	.word	0x01000003
     fb0:	03265000 	.word	0x03265000
     fb4:	03400000 	.word	0x03400000
     fb8:	00010000 	.word	0x00010000
     fbc:	00034650 	.word	0x00034650
     fc0:	00035800 	.word	0x00035800
     fc4:	50000100 	.word	0x50000100
	...
     fd0:	00000368 	.word	0x00000368
     fd4:	0000036a 	.word	0x0000036a
     fd8:	6a5d0001 	.word	0x6a5d0001
     fdc:	ac000003 	.word	0xac000003
     fe0:	02000003 	.word	0x02000003
     fe4:	00107d00 	.word	0x00107d00
     fe8:	00000000 	.word	0x00000000
     fec:	68000000 	.word	0x68000000
     ff0:	6e000003 	.word	0x6e000003
     ff4:	01000003 	.word	0x01000003
     ff8:	036e5000 	.word	0x036e5000
     ffc:	03ac0000 	.word	0x03ac0000
    1000:	00010000 	.word	0x00010000
    1004:	00000056 	.word	0x00000056
    1008:	00000000 	.word	0x00000000
    100c:	00036800 	.word	0x00036800
    1010:	00037400 	.word	0x00037400
    1014:	51000100 	.word	0x51000100
    1018:	00000374 	.word	0x00000374
    101c:	000003ac 	.word	0x000003ac
    1020:	00550001 	.word	0x00550001
    1024:	00000000 	.word	0x00000000
    1028:	76000000 	.word	0x76000000
    102c:	7e000003 	.word	0x7e000003
    1030:	01000003 	.word	0x01000003
    1034:	03965000 	.word	0x03965000
    1038:	03a20000 	.word	0x03a20000
    103c:	00010000 	.word	0x00010000
    1040:	00000050 	.word	0x00000050
    1044:	00000000 	.word	0x00000000
    1048:	0003ac00 	.word	0x0003ac00
    104c:	0003ae00 	.word	0x0003ae00
    1050:	5d000100 	.word	0x5d000100
    1054:	000003ae 	.word	0x000003ae
    1058:	000003e4 	.word	0x000003e4
    105c:	107d0002 	.word	0x107d0002
	...
    1068:	000003ac 	.word	0x000003ac
    106c:	000003b2 	.word	0x000003b2
    1070:	b2500001 	.word	0xb2500001
    1074:	e4000003 	.word	0xe4000003
    1078:	01000003 	.word	0x01000003
    107c:	00005600 	.word	0x00005600
    1080:	00000000 	.word	0x00000000
    1084:	03ac0000 	.word	0x03ac0000
    1088:	03b80000 	.word	0x03b80000
    108c:	00010000 	.word	0x00010000
    1090:	0003b851 	.word	0x0003b851
    1094:	0003e400 	.word	0x0003e400
    1098:	55000100 	.word	0x55000100
	...
    10a4:	000003ba 	.word	0x000003ba
    10a8:	000003c0 	.word	0x000003c0
    10ac:	d0500001 	.word	0xd0500001
    10b0:	dc000003 	.word	0xdc000003
    10b4:	01000003 	.word	0x01000003
    10b8:	00005000 	.word	0x00005000
    10bc:	00000000 	.word	0x00000000
    10c0:	03e40000 	.word	0x03e40000
    10c4:	03e60000 	.word	0x03e60000
    10c8:	00010000 	.word	0x00010000
    10cc:	0003e65d 	.word	0x0003e65d
    10d0:	00042c00 	.word	0x00042c00
    10d4:	7d000200 	.word	0x7d000200
    10d8:	00000010 	.word	0x00000010
    10dc:	00000000 	.word	0x00000000
    10e0:	0003e400 	.word	0x0003e400
    10e4:	0003ea00 	.word	0x0003ea00
    10e8:	50000100 	.word	0x50000100
    10ec:	000003ea 	.word	0x000003ea
    10f0:	0000042c 	.word	0x0000042c
    10f4:	00560001 	.word	0x00560001
    10f8:	00000000 	.word	0x00000000
    10fc:	e4000000 	.word	0xe4000000
    1100:	f0000003 	.word	0xf0000003
    1104:	01000003 	.word	0x01000003
    1108:	03f05100 	.word	0x03f05100
    110c:	042c0000 	.word	0x042c0000
    1110:	00010000 	.word	0x00010000
    1114:	00000055 	.word	0x00000055
    1118:	00000000 	.word	0x00000000
    111c:	0003f200 	.word	0x0003f200
    1120:	0003f800 	.word	0x0003f800
    1124:	50000100 	.word	0x50000100
    1128:	0000040a 	.word	0x0000040a
    112c:	00000412 	.word	0x00000412
    1130:	16500001 	.word	0x16500001
    1134:	24000004 	.word	0x24000004
    1138:	01000004 	.word	0x01000004
    113c:	00005000 	.word	0x00005000
    1140:	00000000 	.word	0x00000000
    1144:	042c0000 	.word	0x042c0000
    1148:	042e0000 	.word	0x042e0000
    114c:	00010000 	.word	0x00010000
    1150:	00042e5d 	.word	0x00042e5d
    1154:	0004a400 	.word	0x0004a400
    1158:	7d000200 	.word	0x7d000200
    115c:	00000008 	.word	0x00000008
    1160:	00000000 	.word	0x00000000
    1164:	00043800 	.word	0x00043800
    1168:	00044200 	.word	0x00044200
    116c:	50000100 	.word	0x50000100
    1170:	00000462 	.word	0x00000462
    1174:	00000480 	.word	0x00000480
    1178:	86500001 	.word	0x86500001
    117c:	94000004 	.word	0x94000004
    1180:	01000004 	.word	0x01000004
    1184:	00005000 	.word	0x00005000
    1188:	00000000 	.word	0x00000000
    118c:	04a40000 	.word	0x04a40000
    1190:	04a60000 	.word	0x04a60000
    1194:	00010000 	.word	0x00010000
    1198:	0004a65d 	.word	0x0004a65d
    119c:	0004e000 	.word	0x0004e000
    11a0:	7d000200 	.word	0x7d000200
    11a4:	00000008 	.word	0x00000008
    11a8:	00000000 	.word	0x00000000
    11ac:	0004b000 	.word	0x0004b000
    11b0:	0004c000 	.word	0x0004c000
    11b4:	50000100 	.word	0x50000100
    11b8:	000004ce 	.word	0x000004ce
    11bc:	000004da 	.word	0x000004da
    11c0:	00500001 	.word	0x00500001
    11c4:	00000000 	.word	0x00000000
    11c8:	e0000000 	.word	0xe0000000
    11cc:	e2000004 	.word	0xe2000004
    11d0:	01000004 	.word	0x01000004
    11d4:	04e25d00 	.word	0x04e25d00
    11d8:	04e60000 	.word	0x04e60000
    11dc:	00020000 	.word	0x00020000
    11e0:	04e60c7d 	.word	0x04e60c7d
    11e4:	05280000 	.word	0x05280000
    11e8:	00020000 	.word	0x00020000
    11ec:	0000107d 	.word	0x0000107d
    11f0:	00000000 	.word	0x00000000
    11f4:	04e00000 	.word	0x04e00000
    11f8:	04ea0000 	.word	0x04ea0000
    11fc:	00010000 	.word	0x00010000
    1200:	0004ea50 	.word	0x0004ea50
    1204:	00052800 	.word	0x00052800
    1208:	55000100 	.word	0x55000100
	...
    1214:	000004f0 	.word	0x000004f0
    1218:	000004f8 	.word	0x000004f8
    121c:	12500001 	.word	0x12500001
    1220:	1e000005 	.word	0x1e000005
    1224:	01000005 	.word	0x01000005
    1228:	00005000 	.word	0x00005000
	...
    1234:	00020000 	.word	0x00020000
    1238:	00010000 	.word	0x00010000
    123c:	0000025d 	.word	0x0000025d
    1240:	00001c00 	.word	0x00001c00
    1244:	7d000200 	.word	0x7d000200
    1248:	00001c14 	.word	0x00001c14
    124c:	0000a600 	.word	0x0000a600
    1250:	7d000200 	.word	0x7d000200
    1254:	00000020 	.word	0x00000020
	...
    1260:	00002200 	.word	0x00002200
    1264:	51000100 	.word	0x51000100
    1268:	0000005c 	.word	0x0000005c
    126c:	00000064 	.word	0x00000064
    1270:	a2510001 	.word	0xa2510001
    1274:	a6000000 	.word	0xa6000000
    1278:	01000000 	.word	0x01000000
    127c:	00005100 	.word	0x00005100
    1280:	00000000 	.word	0x00000000
    1284:	00220000 	.word	0x00220000
    1288:	00340000 	.word	0x00340000
    128c:	00010000 	.word	0x00010000
    1290:	00005453 	.word	0x00005453
    1294:	00006a00 	.word	0x00006a00
    1298:	53000100 	.word	0x53000100
    129c:	0000006e 	.word	0x0000006e
    12a0:	0000007a 	.word	0x0000007a
    12a4:	9a530001 	.word	0x9a530001
    12a8:	a6000000 	.word	0xa6000000
    12ac:	01000000 	.word	0x01000000
    12b0:	00005300 	.word	0x00005300
    12b4:	00000000 	.word	0x00000000
    12b8:	00b80000 	.word	0x00b80000
    12bc:	00c20000 	.word	0x00c20000
    12c0:	00010000 	.word	0x00010000
    12c4:	00000050 	.word	0x00000050
    12c8:	00000000 	.word	0x00000000
    12cc:	0000c400 	.word	0x0000c400
    12d0:	0000c600 	.word	0x0000c600
    12d4:	50000100 	.word	0x50000100
	...
    12e0:	000000cc 	.word	0x000000cc
    12e4:	000000d6 	.word	0x000000d6
    12e8:	00500001 	.word	0x00500001
    12ec:	00000000 	.word	0x00000000
    12f0:	d8000000 	.word	0xd8000000
    12f4:	da000000 	.word	0xda000000
    12f8:	01000000 	.word	0x01000000
    12fc:	00005000 	.word	0x00005000
    1300:	00000000 	.word	0x00000000
    1304:	01080000 	.word	0x01080000
    1308:	01180000 	.word	0x01180000
    130c:	00010000 	.word	0x00010000
    1310:	00000051 	.word	0x00000051
    1314:	00000000 	.word	0x00000000
    1318:	00011000 	.word	0x00011000
    131c:	00011400 	.word	0x00011400
    1320:	53000100 	.word	0x53000100
    1324:	00000114 	.word	0x00000114
    1328:	00000118 	.word	0x00000118
    132c:	18520001 	.word	0x18520001
    1330:	1c000001 	.word	0x1c000001
    1334:	01000001 	.word	0x01000001
    1338:	011c5100 	.word	0x011c5100
    133c:	011e0000 	.word	0x011e0000
    1340:	00010000 	.word	0x00010000
    1344:	00011e53 	.word	0x00011e53
    1348:	00012800 	.word	0x00012800
    134c:	51000100 	.word	0x51000100
	...
    1358:	00000134 	.word	0x00000134
    135c:	00000136 	.word	0x00000136
    1360:	365d0001 	.word	0x365d0001
    1364:	94000001 	.word	0x94000001
    1368:	02000001 	.word	0x02000001
    136c:	000c7d00 	.word	0x000c7d00
    1370:	00000000 	.word	0x00000000
    1374:	34000000 	.word	0x34000000
    1378:	40000001 	.word	0x40000001
    137c:	01000001 	.word	0x01000001
    1380:	01405100 	.word	0x01405100
    1384:	01940000 	.word	0x01940000
    1388:	00010000 	.word	0x00010000
    138c:	00000055 	.word	0x00000055
    1390:	00000000 	.word	0x00000000
    1394:	00014a00 	.word	0x00014a00
    1398:	00015200 	.word	0x00015200
    139c:	5c000100 	.word	0x5c000100
    13a0:	00000152 	.word	0x00000152
    13a4:	0000015a 	.word	0x0000015a
    13a8:	5a520001 	.word	0x5a520001
    13ac:	78000001 	.word	0x78000001
    13b0:	01000001 	.word	0x01000001
    13b4:	01785c00 	.word	0x01785c00
    13b8:	017c0000 	.word	0x017c0000
    13bc:	00010000 	.word	0x00010000
    13c0:	00017c53 	.word	0x00017c53
    13c4:	00019400 	.word	0x00019400
    13c8:	52000100 	.word	0x52000100
	...
    13d4:	00000194 	.word	0x00000194
    13d8:	00000196 	.word	0x00000196
    13dc:	965d0001 	.word	0x965d0001
    13e0:	c8000001 	.word	0xc8000001
    13e4:	02000001 	.word	0x02000001
    13e8:	00087d00 	.word	0x00087d00
    13ec:	00000000 	.word	0x00000000
    13f0:	94000000 	.word	0x94000000
    13f4:	a2000001 	.word	0xa2000001
    13f8:	01000001 	.word	0x01000001
    13fc:	00005000 	.word	0x00005000
    1400:	00000000 	.word	0x00000000
    1404:	01940000 	.word	0x01940000
    1408:	01a80000 	.word	0x01a80000
    140c:	00010000 	.word	0x00010000
    1410:	00000051 	.word	0x00000051
    1414:	00000000 	.word	0x00000000
    1418:	0001c800 	.word	0x0001c800
    141c:	0001ca00 	.word	0x0001ca00
    1420:	5d000100 	.word	0x5d000100
    1424:	000001ca 	.word	0x000001ca
    1428:	000001d0 	.word	0x000001d0
    142c:	047d0002 	.word	0x047d0002
    1430:	000001d0 	.word	0x000001d0
    1434:	000001e0 	.word	0x000001e0
    1438:	087d0002 	.word	0x087d0002
	...
    1444:	000001e0 	.word	0x000001e0
    1448:	000001e2 	.word	0x000001e2
    144c:	e25d0001 	.word	0xe25d0001
    1450:	e6000001 	.word	0xe6000001
    1454:	02000001 	.word	0x02000001
    1458:	e6047d00 	.word	0xe6047d00
    145c:	88000001 	.word	0x88000001
    1460:	02000002 	.word	0x02000002
    1464:	00107d00 	.word	0x00107d00
    1468:	00000000 	.word	0x00000000
    146c:	e0000000 	.word	0xe0000000
    1470:	e8000001 	.word	0xe8000001
    1474:	01000001 	.word	0x01000001
    1478:	01ea5000 	.word	0x01ea5000
    147c:	02880000 	.word	0x02880000
    1480:	00020000 	.word	0x00020000
    1484:	0000047d 	.word	0x0000047d
    1488:	00000000 	.word	0x00000000
    148c:	0000      	.short	0x0000
    148e:	0064      	.short	0x0064
    1490:	00680000 	.word	0x00680000
    1494:	00010000 	.word	0x00010000
    1498:	00000050 	.word	0x00000050
    149c:	00000000 	.word	0x00000000
    14a0:	00007800 	.word	0x00007800
    14a4:	00007a00 	.word	0x00007a00
    14a8:	5d000100 	.word	0x5d000100
    14ac:	0000007a 	.word	0x0000007a
    14b0:	000000f4 	.word	0x000000f4
    14b4:	0c7d0002 	.word	0x0c7d0002
	...
    14c0:	00000078 	.word	0x00000078
    14c4:	000000a2 	.word	0x000000a2
    14c8:	d8500001 	.word	0xd8500001
    14cc:	f4000000 	.word	0xf4000000
    14d0:	01000000 	.word	0x01000000
    14d4:	00005000 	.word	0x00005000
    14d8:	00000000 	.word	0x00000000
    14dc:	00920000 	.word	0x00920000
    14e0:	00980000 	.word	0x00980000
    14e4:	00010000 	.word	0x00010000
    14e8:	00009852 	.word	0x00009852
    14ec:	0000a600 	.word	0x0000a600
    14f0:	51000100 	.word	0x51000100
    14f4:	000000a6 	.word	0x000000a6
    14f8:	000000be 	.word	0x000000be
    14fc:	00530001 	.word	0x00530001
    1500:	00000000 	.word	0x00000000
    1504:	bc000000 	.word	0xbc000000
    1508:	c4000000 	.word	0xc4000000
    150c:	01000000 	.word	0x01000000
    1510:	00c45100 	.word	0x00c45100
    1514:	00ce0000 	.word	0x00ce0000
    1518:	00010000 	.word	0x00010000
    151c:	00000053 	.word	0x00000053
    1520:	00000000 	.word	0x00000000
    1524:	0000ae00 	.word	0x0000ae00
    1528:	0000cc00 	.word	0x0000cc00
    152c:	52000100 	.word	0x52000100
	...
    1538:	00000118 	.word	0x00000118
    153c:	00000122 	.word	0x00000122
    1540:	00500001 	.word	0x00500001
    1544:	00000000 	.word	0x00000000
    1548:	48000000 	.word	0x48000000
    154c:	50000001 	.word	0x50000001
    1550:	01000001 	.word	0x01000001
    1554:	00005000 	.word	0x00005000
    1558:	00000000 	.word	0x00000000
    155c:	01700000 	.word	0x01700000
    1560:	017a0000 	.word	0x017a0000
    1564:	00010000 	.word	0x00010000
    1568:	00000050 	.word	0x00000050
    156c:	00000000 	.word	0x00000000
    1570:	0001a000 	.word	0x0001a000
    1574:	0001a400 	.word	0x0001a400
    1578:	51000100 	.word	0x51000100
	...
    1584:	000001f0 	.word	0x000001f0
    1588:	000001f4 	.word	0x000001f4
    158c:	00500001 	.word	0x00500001
    1590:	00000000 	.word	0x00000000
    1594:	18000000 	.word	0x18000000
    1598:	1a000002 	.word	0x1a000002
    159c:	01000002 	.word	0x01000002
    15a0:	021a5d00 	.word	0x021a5d00
    15a4:	02700000 	.word	0x02700000
    15a8:	00020000 	.word	0x00020000
    15ac:	0000087d 	.word	0x0000087d
    15b0:	00000000 	.word	0x00000000
    15b4:	02180000 	.word	0x02180000
    15b8:	02420000 	.word	0x02420000
    15bc:	00010000 	.word	0x00010000
    15c0:	00000050 	.word	0x00000050
    15c4:	00000000 	.word	0x00000000
    15c8:	00021800 	.word	0x00021800
    15cc:	00023000 	.word	0x00023000
    15d0:	51000100 	.word	0x51000100
	...
    15dc:	00000218 	.word	0x00000218
    15e0:	0000023a 	.word	0x0000023a
    15e4:	00520001 	.word	0x00520001
    15e8:	00000000 	.word	0x00000000
    15ec:	40000000 	.word	0x40000000
    15f0:	52000002 	.word	0x52000002
    15f4:	01000002 	.word	0x01000002
    15f8:	00005100 	.word	0x00005100
    15fc:	00000000 	.word	0x00000000
    1600:	02280000 	.word	0x02280000
    1604:	02300000 	.word	0x02300000
    1608:	00010000 	.word	0x00010000
    160c:	00023053 	.word	0x00023053
    1610:	00023c00 	.word	0x00023c00
    1614:	51000100 	.word	0x51000100
    1618:	0000023c 	.word	0x0000023c
    161c:	0000024e 	.word	0x0000024e
    1620:	00520001 	.word	0x00520001
    1624:	00000000 	.word	0x00000000
    1628:	70000000 	.word	0x70000000
    162c:	72000002 	.word	0x72000002
    1630:	01000002 	.word	0x01000002
    1634:	00005000 	.word	0x00005000
    1638:	00000000 	.word	0x00000000
    163c:	02720000 	.word	0x02720000
    1640:	02760000 	.word	0x02760000
    1644:	00010000 	.word	0x00010000
    1648:	00027a50 	.word	0x00027a50
    164c:	00029000 	.word	0x00029000
    1650:	53000100 	.word	0x53000100
	...
    165c:	00000290 	.word	0x00000290
    1660:	00000294 	.word	0x00000294
    1664:	00500001 	.word	0x00500001
    1668:	00000000 	.word	0x00000000
    166c:	a8000000 	.word	0xa8000000
    1670:	ac000002 	.word	0xac000002
    1674:	01000002 	.word	0x01000002
    1678:	00005000 	.word	0x00005000
    167c:	00000000 	.word	0x00000000
    1680:	02c00000 	.word	0x02c00000
    1684:	02c20000 	.word	0x02c20000
    1688:	00010000 	.word	0x00010000
    168c:	00000050 	.word	0x00000050
    1690:	00000000 	.word	0x00000000
    1694:	0002e000 	.word	0x0002e000
    1698:	0002ec00 	.word	0x0002ec00
    169c:	50000100 	.word	0x50000100
    16a0:	000002ee 	.word	0x000002ee
    16a4:	0000030c 	.word	0x0000030c
    16a8:	1a500001 	.word	0x1a500001
    16ac:	1e000003 	.word	0x1e000003
    16b0:	01000003 	.word	0x01000003
    16b4:	00005000 	.word	0x00005000
    16b8:	00000000 	.word	0x00000000
    16bc:	02ec0000 	.word	0x02ec0000
    16c0:	02ee0000 	.word	0x02ee0000
    16c4:	00010000 	.word	0x00010000
    16c8:	00030c50 	.word	0x00030c50
    16cc:	00031a00 	.word	0x00031a00
    16d0:	50000100 	.word	0x50000100
    16d4:	0000031e 	.word	0x0000031e
    16d8:	0000031e 	.word	0x0000031e
    16dc:	00500001 	.word	0x00500001
    16e0:	00000000 	.word	0x00000000
    16e4:	e6000000 	.word	0xe6000000
    16e8:	ea000002 	.word	0xea000002
    16ec:	01000002 	.word	0x01000002
    16f0:	02ee5300 	.word	0x02ee5300
    16f4:	02f60000 	.word	0x02f60000
    16f8:	00010000 	.word	0x00010000
    16fc:	00031a53 	.word	0x00031a53
    1700:	00031c00 	.word	0x00031c00
    1704:	53000100 	.word	0x53000100
	...
    1710:	00000304 	.word	0x00000304
    1714:	0000031a 	.word	0x0000031a
    1718:	1e520001 	.word	0x1e520001
    171c:	24000003 	.word	0x24000003
    1720:	01000003 	.word	0x01000003
    1724:	00005200 	.word	0x00005200
    1728:	00000000 	.word	0x00000000
    172c:	03240000 	.word	0x03240000
    1730:	03300000 	.word	0x03300000
    1734:	00010000 	.word	0x00010000
    1738:	00000050 	.word	0x00000050
    173c:	00000000 	.word	0x00000000
    1740:	00033000 	.word	0x00033000
    1744:	00033200 	.word	0x00033200
    1748:	50000100 	.word	0x50000100
	...
    1754:	00000338 	.word	0x00000338
    1758:	0000033a 	.word	0x0000033a
    175c:	3a5d0001 	.word	0x3a5d0001
    1760:	3c000003 	.word	0x3c000003
    1764:	02000003 	.word	0x02000003
    1768:	3c047d00 	.word	0x3c047d00
    176c:	44000003 	.word	0x44000003
    1770:	02000003 	.word	0x02000003
    1774:	00087d00 	.word	0x00087d00
    1778:	00000000 	.word	0x00000000
    177c:	44000000 	.word	0x44000000
    1780:	46000003 	.word	0x46000003
    1784:	01000003 	.word	0x01000003
    1788:	03465d00 	.word	0x03465d00
    178c:	034a0000 	.word	0x034a0000
    1790:	00020000 	.word	0x00020000
    1794:	034a047d 	.word	0x034a047d
    1798:	03520000 	.word	0x03520000
    179c:	00020000 	.word	0x00020000
    17a0:	0000087d 	.word	0x0000087d
    17a4:	00000000 	.word	0x00000000
    17a8:	03440000 	.word	0x03440000
    17ac:	03480000 	.word	0x03480000
    17b0:	00010000 	.word	0x00010000
    17b4:	00000050 	.word	0x00000050
    17b8:	00000000 	.word	0x00000000
    17bc:	00035400 	.word	0x00035400
    17c0:	00035600 	.word	0x00035600
    17c4:	5d000100 	.word	0x5d000100
    17c8:	00000356 	.word	0x00000356
    17cc:	00000358 	.word	0x00000358
    17d0:	047d0002 	.word	0x047d0002
    17d4:	00000358 	.word	0x00000358
    17d8:	00000360 	.word	0x00000360
    17dc:	087d0002 	.word	0x087d0002
	...
    17e8:	00000360 	.word	0x00000360
    17ec:	00000362 	.word	0x00000362
    17f0:	625d0001 	.word	0x625d0001
    17f4:	64000003 	.word	0x64000003
    17f8:	02000003 	.word	0x02000003
    17fc:	64047d00 	.word	0x64047d00
    1800:	6c000003 	.word	0x6c000003
    1804:	02000003 	.word	0x02000003
    1808:	00087d00 	.word	0x00087d00
    180c:	00000000 	.word	0x00000000
    1810:	6c000000 	.word	0x6c000000
    1814:	6e000003 	.word	0x6e000003
    1818:	01000003 	.word	0x01000003
    181c:	036e5d00 	.word	0x036e5d00
    1820:	03700000 	.word	0x03700000
    1824:	00020000 	.word	0x00020000
    1828:	0370047d 	.word	0x0370047d
    182c:	03780000 	.word	0x03780000
    1830:	00020000 	.word	0x00020000
    1834:	0000087d 	.word	0x0000087d
    1838:	00000000 	.word	0x00000000
    183c:	03780000 	.word	0x03780000
    1840:	037a0000 	.word	0x037a0000
    1844:	00010000 	.word	0x00010000
    1848:	00037a5d 	.word	0x00037a5d
    184c:	00037c00 	.word	0x00037c00
    1850:	7d000200 	.word	0x7d000200
    1854:	00037c04 	.word	0x00037c04
    1858:	00038400 	.word	0x00038400
    185c:	7d000200 	.word	0x7d000200
    1860:	00000008 	.word	0x00000008
    1864:	00000000 	.word	0x00000000
    1868:	00          	.byte	0x00
    1869:	18          	.byte	0x18
    186a:	0000      	.short	0x0000
    186c:	00002200 	.word	0x00002200
    1870:	50000100 	.word	0x50000100
	...
    187c:	0000001c 	.word	0x0000001c
    1880:	00000022 	.word	0x00000022
    1884:	22530001 	.word	0x22530001
    1888:	2c000000 	.word	0x2c000000
    188c:	01000000 	.word	0x01000000
    1890:	00005000 	.word	0x00005000
    1894:	00000000 	.word	0x00000000
    1898:	00380000 	.word	0x00380000
    189c:	00440000 	.word	0x00440000
    18a0:	00010000 	.word	0x00010000
    18a4:	00000050 	.word	0x00000050
    18a8:	00000000 	.word	0x00000000
    18ac:	00005c00 	.word	0x00005c00
    18b0:	00006000 	.word	0x00006000
    18b4:	5d000100 	.word	0x5d000100
    18b8:	00000060 	.word	0x00000060
    18bc:	00000064 	.word	0x00000064
    18c0:	047d0002 	.word	0x047d0002
    18c4:	00000064 	.word	0x00000064
    18c8:	00000090 	.word	0x00000090
    18cc:	087d0002 	.word	0x087d0002
	...
    18d8:	00000090 	.word	0x00000090
    18dc:	00000094 	.word	0x00000094
    18e0:	945d0001 	.word	0x945d0001
    18e4:	98000000 	.word	0x98000000
    18e8:	02000000 	.word	0x02000000
    18ec:	98047d00 	.word	0x98047d00
    18f0:	c8000000 	.word	0xc8000000
    18f4:	02000000 	.word	0x02000000
    18f8:	00087d00 	.word	0x00087d00
    18fc:	00000000 	.word	0x00000000
    1900:	90000000 	.word	0x90000000
    1904:	9e000000 	.word	0x9e000000
    1908:	01000000 	.word	0x01000000
    190c:	00005000 	.word	0x00005000
    1910:	00000000 	.word	0x00000000
    1914:	00900000 	.word	0x00900000
    1918:	00ba0000 	.word	0x00ba0000
    191c:	00010000 	.word	0x00010000
    1920:	0000bc51 	.word	0x0000bc51
    1924:	0000c000 	.word	0x0000c000
    1928:	51000100 	.word	0x51000100
	...
    1934:	00000096 	.word	0x00000096
    1938:	0000009e 	.word	0x0000009e
    193c:	9e530001 	.word	0x9e530001
    1940:	ba000000 	.word	0xba000000
    1944:	01000000 	.word	0x01000000
    1948:	00bc5000 	.word	0x00bc5000
    194c:	00c00000 	.word	0x00c00000
    1950:	00010000 	.word	0x00010000
    1954:	00000050 	.word	0x00000050
    1958:	00000000 	.word	0x00000000
    195c:	0000c800 	.word	0x0000c800
    1960:	0000ca00 	.word	0x0000ca00
    1964:	5d000100 	.word	0x5d000100
    1968:	000000ca 	.word	0x000000ca
    196c:	000000e0 	.word	0x000000e0
    1970:	087d0002 	.word	0x087d0002
	...
    197c:	00000074 	.word	0x00000074
    1980:	00000076 	.word	0x00000076
    1984:	765d0001 	.word	0x765d0001
    1988:	a4000000 	.word	0xa4000000
    198c:	02000000 	.word	0x02000000
    1990:	00087d00 	.word	0x00087d00
    1994:	00000000 	.word	0x00000000
    1998:	7c000000 	.word	0x7c000000
    199c:	82000000 	.word	0x82000000
    19a0:	02000000 	.word	0x02000000
    19a4:	82047d00 	.word	0x82047d00
    19a8:	8a000000 	.word	0x8a000000
    19ac:	01000000 	.word	0x01000000
    19b0:	008a5300 	.word	0x008a5300
    19b4:	00a40000 	.word	0x00a40000
    19b8:	00020000 	.word	0x00020000
    19bc:	0000047d 	.word	0x0000047d
    19c0:	00000000 	.word	0x00000000
    19c4:	00960000 	.word	0x00960000
    19c8:	00980000 	.word	0x00980000
    19cc:	00010000 	.word	0x00010000
    19d0:	00000050 	.word	0x00000050
    19d4:	00000000 	.word	0x00000000
    19d8:	0000c400 	.word	0x0000c400
    19dc:	0000ce00 	.word	0x0000ce00
    19e0:	50000100 	.word	0x50000100
	...
    19ec:	000000c8 	.word	0x000000c8
    19f0:	000000cc 	.word	0x000000cc
    19f4:	d0530001 	.word	0xd0530001
    19f8:	d8000000 	.word	0xd8000000
    19fc:	01000000 	.word	0x01000000
    1a00:	00005000 	.word	0x00005000
    1a04:	00000000 	.word	0x00000000
    1a08:	00e40000 	.word	0x00e40000
    1a0c:	00ee0000 	.word	0x00ee0000
    1a10:	00010000 	.word	0x00010000
    1a14:	00000050 	.word	0x00000050
    1a18:	00000000 	.word	0x00000000
    1a1c:	0000e800 	.word	0x0000e800
    1a20:	0000ee00 	.word	0x0000ee00
    1a24:	53000100 	.word	0x53000100
    1a28:	000000ee 	.word	0x000000ee
    1a2c:	000000f8 	.word	0x000000f8
    1a30:	00500001 	.word	0x00500001
    1a34:	00000000 	.word	0x00000000
    1a38:	08000000 	.word	0x08000000
    1a3c:	12000001 	.word	0x12000001
    1a40:	01000001 	.word	0x01000001
    1a44:	00005000 	.word	0x00005000
    1a48:	00000000 	.word	0x00000000
    1a4c:	010c0000 	.word	0x010c0000
    1a50:	01120000 	.word	0x01120000
    1a54:	00010000 	.word	0x00010000
    1a58:	00011253 	.word	0x00011253
    1a5c:	00011c00 	.word	0x00011c00
    1a60:	50000100 	.word	0x50000100
	...
    1a6c:	0000011c 	.word	0x0000011c
    1a70:	00000126 	.word	0x00000126
    1a74:	00500001 	.word	0x00500001
    1a78:	00000000 	.word	0x00000000
    1a7c:	20000000 	.word	0x20000000
    1a80:	26000001 	.word	0x26000001
    1a84:	01000001 	.word	0x01000001
    1a88:	01265300 	.word	0x01265300
    1a8c:	01300000 	.word	0x01300000
    1a90:	00010000 	.word	0x00010000
    1a94:	00000050 	.word	0x00000050
    1a98:	00000000 	.word	0x00000000
    1a9c:	00016c00 	.word	0x00016c00
    1aa0:	00017600 	.word	0x00017600
    1aa4:	50000100 	.word	0x50000100
	...
    1ab0:	00000170 	.word	0x00000170
    1ab4:	00000176 	.word	0x00000176
    1ab8:	76530001 	.word	0x76530001
    1abc:	80000001 	.word	0x80000001
    1ac0:	01000001 	.word	0x01000001
    1ac4:	00005000 	.word	0x00005000
    1ac8:	00000000 	.word	0x00000000
    1acc:	01ac0000 	.word	0x01ac0000
    1ad0:	01b20000 	.word	0x01b20000
    1ad4:	00010000 	.word	0x00010000
    1ad8:	00000050 	.word	0x00000050
    1adc:	00000000 	.word	0x00000000
    1ae0:	0001c800 	.word	0x0001c800
    1ae4:	0001d600 	.word	0x0001d600
    1ae8:	50000100 	.word	0x50000100
    1aec:	000001d6 	.word	0x000001d6
    1af0:	00000280 	.word	0x00000280
    1af4:	005c0001 	.word	0x005c0001
    1af8:	00000000 	.word	0x00000000
    1afc:	2a000000 	.word	0x2a000000
    1b00:	2c000002 	.word	0x2c000002
    1b04:	01000002 	.word	0x01000002
    1b08:	023e5300 	.word	0x023e5300
    1b0c:	02400000 	.word	0x02400000
    1b10:	00010000 	.word	0x00010000
    1b14:	00025053 	.word	0x00025053
    1b18:	00025200 	.word	0x00025200
    1b1c:	53000100 	.word	0x53000100
    1b20:	00000262 	.word	0x00000262
    1b24:	00000264 	.word	0x00000264
    1b28:	00530001 	.word	0x00530001
    1b2c:	00000000 	.word	0x00000000
    1b30:	e4000000 	.word	0xe4000000
    1b34:	1a000001 	.word	0x1a000001
    1b38:	01000002 	.word	0x01000002
    1b3c:	021c5200 	.word	0x021c5200
    1b40:	02260000 	.word	0x02260000
    1b44:	00010000 	.word	0x00010000
    1b48:	00000052 	.word	0x00000052
    1b4c:	00000000 	.word	0x00000000
    1b50:	00033000 	.word	0x00033000
    1b54:	00036600 	.word	0x00036600
    1b58:	50000100 	.word	0x50000100
	...
    1b64:	00000332 	.word	0x00000332
    1b68:	0000033a 	.word	0x0000033a
    1b6c:	48530001 	.word	0x48530001
    1b70:	50000003 	.word	0x50000003
    1b74:	01000003 	.word	0x01000003
    1b78:	035e5300 	.word	0x035e5300
    1b7c:	03600000 	.word	0x03600000
    1b80:	00010000 	.word	0x00010000
    1b84:	00000053 	.word	0x00000053
    1b88:	00000000 	.word	0x00000000
    1b8c:	00034600 	.word	0x00034600
    1b90:	00034800 	.word	0x00034800
    1b94:	53000100 	.word	0x53000100
    1b98:	0000035c 	.word	0x0000035c
    1b9c:	0000035e 	.word	0x0000035e
    1ba0:	62530001 	.word	0x62530001
    1ba4:	74000003 	.word	0x74000003
    1ba8:	01000003 	.word	0x01000003
    1bac:	00005300 	.word	0x00005300
    1bb0:	00000000 	.word	0x00000000
    1bb4:	03840000 	.word	0x03840000
    1bb8:	03900000 	.word	0x03900000
    1bbc:	00010000 	.word	0x00010000
    1bc0:	00000050 	.word	0x00000050
    1bc4:	00000000 	.word	0x00000000
    1bc8:	00007c00 	.word	0x00007c00
    1bcc:	00008400 	.word	0x00008400
    1bd0:	50000100 	.word	0x50000100
    1bd4:	00000084 	.word	0x00000084
    1bd8:	000000a4 	.word	0x000000a4
    1bdc:	00520001 	.word	0x00520001
    1be0:	00000000 	.word	0x00000000
    1be4:	90000000 	.word	0x90000000
    1be8:	92000000 	.word	0x92000000
    1bec:	01000000 	.word	0x01000000
    1bf0:	00965000 	.word	0x00965000
    1bf4:	00980000 	.word	0x00980000
    1bf8:	00010000 	.word	0x00010000
    1bfc:	00000050 	.word	0x00000050
	...
    1c08:	00000400 	.word	0x00000400
    1c0c:	5d000100 	.word	0x5d000100
    1c10:	00000004 	.word	0x00000004
    1c14:	00000054 	.word	0x00000054
    1c18:	087d0002 	.word	0x087d0002
	...
    1c28:	00000002 	.word	0x00000002
    1c2c:	16500001 	.word	0x16500001
    1c30:	54000000 	.word	0x54000000
    1c34:	02000000 	.word	0x02000000
    1c38:	00047d00 	.word	0x00047d00
	...
    1c44:	42000000 	.word	0x42000000
    1c48:	01000000 	.word	0x01000000
    1c4c:	00425100 	.word	0x00425100
    1c50:	00540000 	.word	0x00540000
    1c54:	00010000 	.word	0x00010000
    1c58:	0000005c 	.word	0x0000005c
    1c5c:	00000000 	.word	0x00000000
    1c60:	00005400 	.word	0x00005400
    1c64:	00006800 	.word	0x00006800
    1c68:	5d000100 	.word	0x5d000100
    1c6c:	00000068 	.word	0x00000068
    1c70:	0000009e 	.word	0x0000009e
    1c74:	147d0002 	.word	0x147d0002
    1c78:	0000009e 	.word	0x0000009e
    1c7c:	00000104 	.word	0x00000104
    1c80:	207d0002 	.word	0x207d0002
	...
    1c8c:	00000054 	.word	0x00000054
    1c90:	00000056 	.word	0x00000056
    1c94:	a8500001 	.word	0xa8500001
    1c98:	04000000 	.word	0x04000000
    1c9c:	02000001 	.word	0x02000001
    1ca0:	00047d00 	.word	0x00047d00
    1ca4:	00000000 	.word	0x00000000
    1ca8:	54000000 	.word	0x54000000
    1cac:	64000000 	.word	0x64000000
    1cb0:	01000000 	.word	0x01000000
    1cb4:	00645100 	.word	0x00645100
    1cb8:	01040000 	.word	0x01040000
    1cbc:	00010000 	.word	0x00010000
    1cc0:	0000005c 	.word	0x0000005c
    1cc4:	00000000 	.word	0x00000000
    1cc8:	00007200 	.word	0x00007200
    1ccc:	0000ea00 	.word	0x0000ea00
    1cd0:	56000100 	.word	0x56000100
    1cd4:	000000ea 	.word	0x000000ea
    1cd8:	00000104 	.word	0x00000104
    1cdc:	00530001 	.word	0x00530001
    1ce0:	00000000 	.word	0x00000000
    1ce4:	7a000000 	.word	0x7a000000
    1ce8:	80000000 	.word	0x80000000
    1cec:	01000000 	.word	0x01000000
    1cf0:	00805100 	.word	0x00805100
    1cf4:	00820000 	.word	0x00820000
    1cf8:	00010000 	.word	0x00010000
    1cfc:	00008253 	.word	0x00008253
    1d00:	00008600 	.word	0x00008600
    1d04:	51000100 	.word	0x51000100
    1d08:	00000086 	.word	0x00000086
    1d0c:	000000ae 	.word	0x000000ae
    1d10:	ae540001 	.word	0xae540001
    1d14:	c2000000 	.word	0xc2000000
    1d18:	01000000 	.word	0x01000000
    1d1c:	00c25200 	.word	0x00c25200
    1d20:	00d20000 	.word	0x00d20000
    1d24:	00010000 	.word	0x00010000
    1d28:	0000d253 	.word	0x0000d253
    1d2c:	00010400 	.word	0x00010400
    1d30:	54000100 	.word	0x54000100
	...
    1d3c:	0000006a 	.word	0x0000006a
    1d40:	000000ce 	.word	0x000000ce
    1d44:	ce550001 	.word	0xce550001
    1d48:	e2000000 	.word	0xe2000000
    1d4c:	01000000 	.word	0x01000000
    1d50:	00e25100 	.word	0x00e25100
    1d54:	00e60000 	.word	0x00e60000
    1d58:	00010000 	.word	0x00010000
    1d5c:	0000e653 	.word	0x0000e653
    1d60:	00010400 	.word	0x00010400
    1d64:	55000100 	.word	0x55000100
	...
    1d70:	00000104 	.word	0x00000104
    1d74:	00000108 	.word	0x00000108
    1d78:	085d0001 	.word	0x085d0001
    1d7c:	48000001 	.word	0x48000001
    1d80:	02000001 	.word	0x02000001
    1d84:	48147d00 	.word	0x48147d00
    1d88:	bc000001 	.word	0xbc000001
    1d8c:	02000001 	.word	0x02000001
    1d90:	00207d00 	.word	0x00207d00
    1d94:	00000000 	.word	0x00000000
    1d98:	04000000 	.word	0x04000000
    1d9c:	06000001 	.word	0x06000001
    1da0:	01000001 	.word	0x01000001
    1da4:	01525000 	.word	0x01525000
    1da8:	01bc0000 	.word	0x01bc0000
    1dac:	00020000 	.word	0x00020000
    1db0:	0000047d 	.word	0x0000047d
    1db4:	00000000 	.word	0x00000000
    1db8:	01040000 	.word	0x01040000
    1dbc:	01560000 	.word	0x01560000
    1dc0:	00010000 	.word	0x00010000
    1dc4:	00015651 	.word	0x00015651
    1dc8:	0001bc00 	.word	0x0001bc00
    1dcc:	5c000100 	.word	0x5c000100
	...
    1dd8:	00000122 	.word	0x00000122
    1ddc:	0000019e 	.word	0x0000019e
    1de0:	9e560001 	.word	0x9e560001
    1de4:	a6000001 	.word	0xa6000001
    1de8:	01000001 	.word	0x01000001
    1dec:	01a85300 	.word	0x01a85300
    1df0:	01bc0000 	.word	0x01bc0000
    1df4:	00010000 	.word	0x00010000
    1df8:	00000053 	.word	0x00000053
    1dfc:	00000000 	.word	0x00000000
    1e00:	00011a00 	.word	0x00011a00
    1e04:	00012a00 	.word	0x00012a00
    1e08:	53000100 	.word	0x53000100
    1e0c:	0000012e 	.word	0x0000012e
    1e10:	00000132 	.word	0x00000132
    1e14:	34530001 	.word	0x34530001
    1e18:	5a000001 	.word	0x5a000001
    1e1c:	01000001 	.word	0x01000001
    1e20:	015a5400 	.word	0x015a5400
    1e24:	016c0000 	.word	0x016c0000
    1e28:	00010000 	.word	0x00010000
    1e2c:	00017052 	.word	0x00017052
    1e30:	00017c00 	.word	0x00017c00
    1e34:	53000100 	.word	0x53000100
    1e38:	0000017e 	.word	0x0000017e
    1e3c:	000001bc 	.word	0x000001bc
    1e40:	00540001 	.word	0x00540001
    1e44:	00000000 	.word	0x00000000
    1e48:	1c000000 	.word	0x1c000000
    1e4c:	86000001 	.word	0x86000001
    1e50:	01000001 	.word	0x01000001
    1e54:	01865500 	.word	0x01865500
    1e58:	018e0000 	.word	0x018e0000
    1e5c:	00010000 	.word	0x00010000
    1e60:	00019453 	.word	0x00019453
    1e64:	00019800 	.word	0x00019800
    1e68:	53000100 	.word	0x53000100
    1e6c:	0000019a 	.word	0x0000019a
    1e70:	000001bc 	.word	0x000001bc
    1e74:	00550001 	.word	0x00550001
    1e78:	00000000 	.word	0x00000000
    1e7c:	bc000000 	.word	0xbc000000
    1e80:	c0000001 	.word	0xc0000001
    1e84:	01000001 	.word	0x01000001
    1e88:	01c05d00 	.word	0x01c05d00
    1e8c:	02000000 	.word	0x02000000
    1e90:	00020000 	.word	0x00020000
    1e94:	0200147d 	.word	0x0200147d
    1e98:	02700000 	.word	0x02700000
    1e9c:	00020000 	.word	0x00020000
    1ea0:	0000207d 	.word	0x0000207d
    1ea4:	00000000 	.word	0x00000000
    1ea8:	01bc0000 	.word	0x01bc0000
    1eac:	01be0000 	.word	0x01be0000
    1eb0:	00010000 	.word	0x00010000
    1eb4:	00020a50 	.word	0x00020a50
    1eb8:	00027000 	.word	0x00027000
    1ebc:	7d000200 	.word	0x7d000200
    1ec0:	00000004 	.word	0x00000004
    1ec4:	00000000 	.word	0x00000000
    1ec8:	0001bc00 	.word	0x0001bc00
    1ecc:	00020e00 	.word	0x00020e00
    1ed0:	51000100 	.word	0x51000100
    1ed4:	0000020e 	.word	0x0000020e
    1ed8:	00000270 	.word	0x00000270
    1edc:	005c0001 	.word	0x005c0001
    1ee0:	00000000 	.word	0x00000000
    1ee4:	da000000 	.word	0xda000000
    1ee8:	56000001 	.word	0x56000001
    1eec:	01000002 	.word	0x01000002
    1ef0:	02565600 	.word	0x02565600
    1ef4:	02700000 	.word	0x02700000
    1ef8:	00010000 	.word	0x00010000
    1efc:	00000053 	.word	0x00000053
    1f00:	00000000 	.word	0x00000000
    1f04:	0001d200 	.word	0x0001d200
    1f08:	0001e200 	.word	0x0001e200
    1f0c:	53000100 	.word	0x53000100
    1f10:	000001e6 	.word	0x000001e6
    1f14:	000001ea 	.word	0x000001ea
    1f18:	ec530001 	.word	0xec530001
    1f1c:	12000001 	.word	0x12000001
    1f20:	01000002 	.word	0x01000002
    1f24:	02125400 	.word	0x02125400
    1f28:	02240000 	.word	0x02240000
    1f2c:	00010000 	.word	0x00010000
    1f30:	00022852 	.word	0x00022852
    1f34:	00023400 	.word	0x00023400
    1f38:	53000100 	.word	0x53000100
    1f3c:	00000236 	.word	0x00000236
    1f40:	00000270 	.word	0x00000270
    1f44:	00540001 	.word	0x00540001
    1f48:	00000000 	.word	0x00000000
    1f4c:	d4000000 	.word	0xd4000000
    1f50:	3e000001 	.word	0x3e000001
    1f54:	01000002 	.word	0x01000002
    1f58:	023e5500 	.word	0x023e5500
    1f5c:	02460000 	.word	0x02460000
    1f60:	00010000 	.word	0x00010000
    1f64:	00024c53 	.word	0x00024c53
    1f68:	00025000 	.word	0x00025000
    1f6c:	53000100 	.word	0x53000100
    1f70:	00000252 	.word	0x00000252
    1f74:	00000270 	.word	0x00000270
    1f78:	00550001 	.word	0x00550001
    1f7c:	00000000 	.word	0x00000000
    1f80:	70000000 	.word	0x70000000
    1f84:	74000002 	.word	0x74000002
    1f88:	01000002 	.word	0x01000002
    1f8c:	02745d00 	.word	0x02745d00
    1f90:	02820000 	.word	0x02820000
    1f94:	00020000 	.word	0x00020000
    1f98:	0282147d 	.word	0x0282147d
    1f9c:	03040000 	.word	0x03040000
    1fa0:	00020000 	.word	0x00020000
    1fa4:	0000287d 	.word	0x0000287d
    1fa8:	00000000 	.word	0x00000000
    1fac:	02700000 	.word	0x02700000
    1fb0:	02720000 	.word	0x02720000
    1fb4:	00010000 	.word	0x00010000
    1fb8:	0002b450 	.word	0x0002b450
    1fbc:	00030400 	.word	0x00030400
    1fc0:	7d000200 	.word	0x7d000200
    1fc4:	0000000c 	.word	0x0000000c
    1fc8:	00000000 	.word	0x00000000
    1fcc:	00027000 	.word	0x00027000
    1fd0:	0002b800 	.word	0x0002b800
    1fd4:	51000100 	.word	0x51000100
    1fd8:	000002b8 	.word	0x000002b8
    1fdc:	00000304 	.word	0x00000304
    1fe0:	00540001 	.word	0x00540001
    1fe4:	00000000 	.word	0x00000000
    1fe8:	94000000 	.word	0x94000000
    1fec:	cc000002 	.word	0xcc000002
    1ff0:	01000002 	.word	0x01000002
    1ff4:	02cc5500 	.word	0x02cc5500
    1ff8:	02d40000 	.word	0x02d40000
    1ffc:	00010000 	.word	0x00010000
    2000:	0002d653 	.word	0x0002d653
    2004:	0002e200 	.word	0x0002e200
    2008:	53000100 	.word	0x53000100
	...
    2014:	00000286 	.word	0x00000286
    2018:	000002e2 	.word	0x000002e2
    201c:	087d0002 	.word	0x087d0002
    2020:	000002e2 	.word	0x000002e2
    2024:	000002ea 	.word	0x000002ea
    2028:	ee530001 	.word	0xee530001
    202c:	f2000002 	.word	0xf2000002
    2030:	01000002 	.word	0x01000002
    2034:	02f45300 	.word	0x02f45300
    2038:	03040000 	.word	0x03040000
    203c:	00010000 	.word	0x00010000
    2040:	00000053 	.word	0x00000053
    2044:	00000000 	.word	0x00000000
    2048:	00028e00 	.word	0x00028e00
    204c:	0002bc00 	.word	0x0002bc00
    2050:	5c000100 	.word	0x5c000100
    2054:	000002bc 	.word	0x000002bc
    2058:	000002c4 	.word	0x000002c4
    205c:	c8530001 	.word	0xc8530001
    2060:	04000002 	.word	0x04000002
    2064:	01000003 	.word	0x01000003
    2068:	00005c00 	.word	0x00005c00
    206c:	00000000 	.word	0x00000000
    2070:	03040000 	.word	0x03040000
    2074:	03080000 	.word	0x03080000
    2078:	00010000 	.word	0x00010000
    207c:	0003085d 	.word	0x0003085d
    2080:	00047000 	.word	0x00047000
    2084:	7d000200 	.word	0x7d000200
    2088:	0000000c 	.word	0x0000000c
    208c:	00000000 	.word	0x00000000
    2090:	00030400 	.word	0x00030400
    2094:	00030e00 	.word	0x00030e00
    2098:	50000100 	.word	0x50000100
    209c:	0000030e 	.word	0x0000030e
    20a0:	00000470 	.word	0x00000470
    20a4:	00540001 	.word	0x00540001
    20a8:	00000000 	.word	0x00000000
    20ac:	04000000 	.word	0x04000000
    20b0:	0e000003 	.word	0x0e000003
    20b4:	01000003 	.word	0x01000003
    20b8:	030e5100 	.word	0x030e5100
    20bc:	04700000 	.word	0x04700000
    20c0:	00010000 	.word	0x00010000
    20c4:	00000055 	.word	0x00000055
    20c8:	00000000 	.word	0x00000000
    20cc:	00034400 	.word	0x00034400
    20d0:	00034c00 	.word	0x00034c00
    20d4:	53000100 	.word	0x53000100
	...
    20e0:	00000332 	.word	0x00000332
    20e4:	0000034e 	.word	0x0000034e
    20e8:	00520001 	.word	0x00520001
    20ec:	00000000 	.word	0x00000000
    20f0:	80000000 	.word	0x80000000
    20f4:	8e000003 	.word	0x8e000003
    20f8:	01000003 	.word	0x01000003
    20fc:	03925300 	.word	0x03925300
    2100:	039a0000 	.word	0x039a0000
    2104:	00010000 	.word	0x00010000
    2108:	00039e53 	.word	0x00039e53
    210c:	0003a800 	.word	0x0003a800
    2110:	53000100 	.word	0x53000100
	...
    211c:	000003a2 	.word	0x000003a2
    2120:	000003aa 	.word	0x000003aa
    2124:	00520001 	.word	0x00520001
    2128:	00000000 	.word	0x00000000
    212c:	fc000000 	.word	0xfc000000
    2130:	06000003 	.word	0x06000003
    2134:	01000004 	.word	0x01000004
    2138:	00005300 	.word	0x00005300
    213c:	00000000 	.word	0x00000000
    2140:	04000000 	.word	0x04000000
    2144:	04080000 	.word	0x04080000
    2148:	00010000 	.word	0x00010000
    214c:	00000052 	.word	0x00000052
    2150:	00000000 	.word	0x00000000
    2154:	00044c00 	.word	0x00044c00
    2158:	00045600 	.word	0x00045600
    215c:	53000100 	.word	0x53000100
	...
    2168:	00000450 	.word	0x00000450
    216c:	00000458 	.word	0x00000458
    2170:	00520001 	.word	0x00520001
    2174:	00000000 	.word	0x00000000
    2178:	70000000 	.word	0x70000000
    217c:	74000004 	.word	0x74000004
    2180:	01000004 	.word	0x01000004
    2184:	04745d00 	.word	0x04745d00
    2188:	05ca0000 	.word	0x05ca0000
    218c:	00020000 	.word	0x00020000
    2190:	0000147d 	.word	0x0000147d
    2194:	00000000 	.word	0x00000000
    2198:	04700000 	.word	0x04700000
    219c:	047c0000 	.word	0x047c0000
    21a0:	00010000 	.word	0x00010000
    21a4:	00047c51 	.word	0x00047c51
    21a8:	0005ca00 	.word	0x0005ca00
    21ac:	5c000100 	.word	0x5c000100
	...
    21b8:	000004ba 	.word	0x000004ba
    21bc:	000004c8 	.word	0x000004c8
    21c0:	00530001 	.word	0x00530001
    21c4:	00000000 	.word	0x00000000
    21c8:	b4000000 	.word	0xb4000000
    21cc:	ee000004 	.word	0xee000004
    21d0:	01000004 	.word	0x01000004
    21d4:	00005200 	.word	0x00005200
    21d8:	00000000 	.word	0x00000000
    21dc:	04f20000 	.word	0x04f20000
    21e0:	05000000 	.word	0x05000000
    21e4:	00010000 	.word	0x00010000
    21e8:	00050453 	.word	0x00050453
    21ec:	00051600 	.word	0x00051600
    21f0:	53000100 	.word	0x53000100
	...
    21fc:	00000510 	.word	0x00000510
    2200:	0000052c 	.word	0x0000052c
    2204:	c6520001 	.word	0xc6520001
    2208:	ca000005 	.word	0xca000005
    220c:	01000005 	.word	0x01000005
    2210:	00005200 	.word	0x00005200
    2214:	00000000 	.word	0x00000000
    2218:	05400000 	.word	0x05400000
    221c:	054e0000 	.word	0x054e0000
    2220:	00010000 	.word	0x00010000
    2224:	00055253 	.word	0x00055253
    2228:	00055a00 	.word	0x00055a00
    222c:	53000100 	.word	0x53000100
    2230:	0000055e 	.word	0x0000055e
    2234:	00000568 	.word	0x00000568
    2238:	00530001 	.word	0x00530001
    223c:	00000000 	.word	0x00000000
    2240:	62000000 	.word	0x62000000
    2244:	92000005 	.word	0x92000005
    2248:	01000005 	.word	0x01000005
    224c:	00005200 	.word	0x00005200
    2250:	00000000 	.word	0x00000000
    2254:	05ae0000 	.word	0x05ae0000
    2258:	05b60000 	.word	0x05b60000
    225c:	00010000 	.word	0x00010000
    2260:	00000053 	.word	0x00000053
    2264:	00000000 	.word	0x00000000
    2268:	0006a000 	.word	0x0006a000
    226c:	0006a200 	.word	0x0006a200
    2270:	52000100 	.word	0x52000100
	...
    227c:	000006d0 	.word	0x000006d0
    2280:	000006dc 	.word	0x000006dc
    2284:	00510001 	.word	0x00510001
    2288:	00000000 	.word	0x00000000
    228c:	d6000000 	.word	0xd6000000
    2290:	dc000006 	.word	0xdc000006
    2294:	01000006 	.word	0x01000006
    2298:	06dc5300 	.word	0x06dc5300
    229c:	06ea0000 	.word	0x06ea0000
    22a0:	00010000 	.word	0x00010000
    22a4:	00000051 	.word	0x00000051
    22a8:	00000000 	.word	0x00000000
    22ac:	0006ec00 	.word	0x0006ec00
    22b0:	0006ee00 	.word	0x0006ee00
    22b4:	5d000100 	.word	0x5d000100
    22b8:	000006ee 	.word	0x000006ee
    22bc:	0000077e 	.word	0x0000077e
    22c0:	087d0002 	.word	0x087d0002
	...
    22cc:	000006ec 	.word	0x000006ec
    22d0:	000006f4 	.word	0x000006f4
    22d4:	f4510001 	.word	0xf4510001
    22d8:	7e000006 	.word	0x7e000006
    22dc:	01000007 	.word	0x01000007
    22e0:	00005400 	.word	0x00005400
    22e4:	00000000 	.word	0x00000000
    22e8:	06ec0000 	.word	0x06ec0000
    22ec:	06f80000 	.word	0x06f80000
    22f0:	00010000 	.word	0x00010000
    22f4:	0006f852 	.word	0x0006f852
    22f8:	00077e00 	.word	0x00077e00
    22fc:	51000100 	.word	0x51000100
	...
    2308:	000006ec 	.word	0x000006ec
    230c:	000006f8 	.word	0x000006f8
    2310:	f8530001 	.word	0xf8530001
    2314:	7e000006 	.word	0x7e000006
    2318:	01000007 	.word	0x01000007
    231c:	00005c00 	.word	0x00005c00
    2320:	00000000 	.word	0x00000000
    2324:	070c0000 	.word	0x070c0000
    2328:	07240000 	.word	0x07240000
    232c:	00010000 	.word	0x00010000
    2330:	00072a53 	.word	0x00072a53
    2334:	00072e00 	.word	0x00072e00
    2338:	53000100 	.word	0x53000100
    233c:	0000075e 	.word	0x0000075e
    2340:	00000764 	.word	0x00000764
    2344:	00530001 	.word	0x00530001
    2348:	00000000 	.word	0x00000000
    234c:	2c000000 	.word	0x2c000000
    2350:	2e000007 	.word	0x2e000007
    2354:	01000007 	.word	0x01000007
    2358:	075e5200 	.word	0x075e5200
    235c:	077e0000 	.word	0x077e0000
    2360:	00010000 	.word	0x00010000
    2364:	00000052 	.word	0x00000052
    2368:	00000000 	.word	0x00000000
    236c:	00075c00 	.word	0x00075c00
    2370:	00076400 	.word	0x00076400
    2374:	53000100 	.word	0x53000100
	...
    2380:	00000768 	.word	0x00000768
    2384:	00000774 	.word	0x00000774
    2388:	00530001 	.word	0x00530001
    238c:	00000000 	.word	0x00000000
    2390:	80000000 	.word	0x80000000
    2394:	8c000007 	.word	0x8c000007
    2398:	01000007 	.word	0x01000007
    239c:	00005100 	.word	0x00005100
    23a0:	00000000 	.word	0x00000000
    23a4:	07800000 	.word	0x07800000
    23a8:	078e0000 	.word	0x078e0000
    23ac:	00010000 	.word	0x00010000
    23b0:	00000052 	.word	0x00000052
    23b4:	00000000 	.word	0x00000000
    23b8:	00078000 	.word	0x00078000
    23bc:	00079800 	.word	0x00079800
    23c0:	53000100 	.word	0x53000100
	...
    23cc:	000007a8 	.word	0x000007a8
    23d0:	000007b4 	.word	0x000007b4
    23d4:	00510001 	.word	0x00510001
    23d8:	00000000 	.word	0x00000000
    23dc:	a8000000 	.word	0xa8000000
    23e0:	b6000007 	.word	0xb6000007
    23e4:	01000007 	.word	0x01000007
    23e8:	00005200 	.word	0x00005200
    23ec:	00000000 	.word	0x00000000
    23f0:	07a80000 	.word	0x07a80000
    23f4:	07c00000 	.word	0x07c00000
    23f8:	00010000 	.word	0x00010000
    23fc:	00000053 	.word	0x00000053
    2400:	00000000 	.word	0x00000000
    2404:	0007cc00 	.word	0x0007cc00
    2408:	0007d800 	.word	0x0007d800
    240c:	51000100 	.word	0x51000100
	...
    2418:	000007cc 	.word	0x000007cc
    241c:	000007da 	.word	0x000007da
    2420:	00520001 	.word	0x00520001
    2424:	00000000 	.word	0x00000000
    2428:	ec000000 	.word	0xec000000
    242c:	f8000007 	.word	0xf8000007
    2430:	01000007 	.word	0x01000007
    2434:	00005100 	.word	0x00005100
    2438:	00000000 	.word	0x00000000
    243c:	07f20000 	.word	0x07f20000
    2440:	07f80000 	.word	0x07f80000
    2444:	00010000 	.word	0x00010000
    2448:	0007f853 	.word	0x0007f853
    244c:	0007fc00 	.word	0x0007fc00
    2450:	51000100 	.word	0x51000100
	...
    245c:	000007fc 	.word	0x000007fc
    2460:	00000808 	.word	0x00000808
    2464:	00510001 	.word	0x00510001
    2468:	00000000 	.word	0x00000000
    246c:	02000000 	.word	0x02000000
    2470:	08000008 	.word	0x08000008
    2474:	01000008 	.word	0x01000008
    2478:	08085300 	.word	0x08085300
    247c:	080c0000 	.word	0x080c0000
    2480:	00010000 	.word	0x00010000
    2484:	00000051 	.word	0x00000051
    2488:	00000000 	.word	0x00000000
    248c:	00080c00 	.word	0x00080c00
    2490:	00081200 	.word	0x00081200
    2494:	5d000100 	.word	0x5d000100
    2498:	00000812 	.word	0x00000812
    249c:	00000852 	.word	0x00000852
    24a0:	0c7d0002 	.word	0x0c7d0002
	...
    24ac:	0000080c 	.word	0x0000080c
    24b0:	00000844 	.word	0x00000844
    24b4:	00510001 	.word	0x00510001
    24b8:	00000000 	.word	0x00000000
    24bc:	0c000000 	.word	0x0c000000
    24c0:	34000008 	.word	0x34000008
    24c4:	01000008 	.word	0x01000008
    24c8:	00005200 	.word	0x00005200
    24cc:	00000000 	.word	0x00000000
    24d0:	08280000 	.word	0x08280000
    24d4:	08440000 	.word	0x08440000
    24d8:	00010000 	.word	0x00010000
    24dc:	0008445c 	.word	0x0008445c
    24e0:	00085200 	.word	0x00085200
    24e4:	51000100 	.word	0x51000100
	...
    24f0:	00000854 	.word	0x00000854
    24f4:	00000860 	.word	0x00000860
    24f8:	00510001 	.word	0x00510001
    24fc:	00000000 	.word	0x00000000
    2500:	5a000000 	.word	0x5a000000
    2504:	60000008 	.word	0x60000008
    2508:	01000008 	.word	0x01000008
    250c:	08605300 	.word	0x08605300
    2510:	08640000 	.word	0x08640000
    2514:	00010000 	.word	0x00010000
    2518:	00000051 	.word	0x00000051
    251c:	00000000 	.word	0x00000000
    2520:	00086a00 	.word	0x00086a00
    2524:	00087200 	.word	0x00087200
    2528:	53000100 	.word	0x53000100
    252c:	00000874 	.word	0x00000874
    2530:	00000878 	.word	0x00000878
    2534:	00530001 	.word	0x00530001
    2538:	00000000 	.word	0x00000000
    253c:	78000000 	.word	0x78000000
    2540:	84000008 	.word	0x84000008
    2544:	01000008 	.word	0x01000008
    2548:	00005100 	.word	0x00005100
    254c:	00000000 	.word	0x00000000
    2550:	087e0000 	.word	0x087e0000
    2554:	08840000 	.word	0x08840000
    2558:	00010000 	.word	0x00010000
    255c:	00088453 	.word	0x00088453
    2560:	00088800 	.word	0x00088800
    2564:	51000100 	.word	0x51000100
	...
    2570:	0000088e 	.word	0x0000088e
    2574:	00000896 	.word	0x00000896
    2578:	98530001 	.word	0x98530001
    257c:	9c000008 	.word	0x9c000008
    2580:	01000008 	.word	0x01000008
    2584:	00005300 	.word	0x00005300
    2588:	00000000 	.word	0x00000000
    258c:	090c0000 	.word	0x090c0000
    2590:	09180000 	.word	0x09180000
    2594:	00010000 	.word	0x00010000
    2598:	00000051 	.word	0x00000051
    259c:	00000000 	.word	0x00000000
    25a0:	00091200 	.word	0x00091200
    25a4:	00091800 	.word	0x00091800
    25a8:	53000100 	.word	0x53000100
    25ac:	00000918 	.word	0x00000918
    25b0:	0000091c 	.word	0x0000091c
    25b4:	00510001 	.word	0x00510001
    25b8:	00000000 	.word	0x00000000
    25bc:	22000000 	.word	0x22000000
    25c0:	2a000009 	.word	0x2a000009
    25c4:	01000009 	.word	0x01000009
    25c8:	092c5300 	.word	0x092c5300
    25cc:	09300000 	.word	0x09300000
    25d0:	00010000 	.word	0x00010000
    25d4:	00000053 	.word	0x00000053
    25d8:	00000000 	.word	0x00000000
    25dc:	00093000 	.word	0x00093000
    25e0:	00093c00 	.word	0x00093c00
    25e4:	51000100 	.word	0x51000100
	...
    25f0:	00000936 	.word	0x00000936
    25f4:	0000093c 	.word	0x0000093c
    25f8:	3c530001 	.word	0x3c530001
    25fc:	40000009 	.word	0x40000009
    2600:	01000009 	.word	0x01000009
    2604:	00005100 	.word	0x00005100
    2608:	00000000 	.word	0x00000000
    260c:	09460000 	.word	0x09460000
    2610:	094e0000 	.word	0x094e0000
    2614:	00010000 	.word	0x00010000
    2618:	00095053 	.word	0x00095053
    261c:	00095400 	.word	0x00095400
    2620:	53000100 	.word	0x53000100
	...
    262c:	00000954 	.word	0x00000954
    2630:	00000960 	.word	0x00000960
    2634:	00510001 	.word	0x00510001
    2638:	00000000 	.word	0x00000000
    263c:	5a000000 	.word	0x5a000000
    2640:	60000009 	.word	0x60000009
    2644:	01000009 	.word	0x01000009
    2648:	09605300 	.word	0x09605300
    264c:	09640000 	.word	0x09640000
    2650:	00010000 	.word	0x00010000
    2654:	00000051 	.word	0x00000051
    2658:	00000000 	.word	0x00000000
    265c:	00096a00 	.word	0x00096a00
    2660:	00097200 	.word	0x00097200
    2664:	53000100 	.word	0x53000100
    2668:	00000974 	.word	0x00000974
    266c:	00000978 	.word	0x00000978
    2670:	00530001 	.word	0x00530001
    2674:	00000000 	.word	0x00000000
    2678:	78000000 	.word	0x78000000
    267c:	84000009 	.word	0x84000009
    2680:	01000009 	.word	0x01000009
    2684:	00005100 	.word	0x00005100
    2688:	00000000 	.word	0x00000000
    268c:	097e0000 	.word	0x097e0000
    2690:	09840000 	.word	0x09840000
    2694:	00010000 	.word	0x00010000
    2698:	00098453 	.word	0x00098453
    269c:	00098800 	.word	0x00098800
    26a0:	51000100 	.word	0x51000100
	...
    26ac:	0000098e 	.word	0x0000098e
    26b0:	00000996 	.word	0x00000996
    26b4:	98530001 	.word	0x98530001
    26b8:	9c000009 	.word	0x9c000009
    26bc:	01000009 	.word	0x01000009
    26c0:	00005300 	.word	0x00005300
    26c4:	00000000 	.word	0x00000000
    26c8:	099c0000 	.word	0x099c0000
    26cc:	09a80000 	.word	0x09a80000
    26d0:	00010000 	.word	0x00010000
    26d4:	00000051 	.word	0x00000051
    26d8:	00000000 	.word	0x00000000
    26dc:	0009a200 	.word	0x0009a200
    26e0:	0009a800 	.word	0x0009a800
    26e4:	53000100 	.word	0x53000100
    26e8:	000009a8 	.word	0x000009a8
    26ec:	000009ac 	.word	0x000009ac
    26f0:	00510001 	.word	0x00510001
    26f4:	00000000 	.word	0x00000000
    26f8:	b0000000 	.word	0xb0000000
    26fc:	b6000009 	.word	0xb6000009
    2700:	01000009 	.word	0x01000009
    2704:	09b85300 	.word	0x09b85300
    2708:	09bc0000 	.word	0x09bc0000
    270c:	00010000 	.word	0x00010000
    2710:	00000053 	.word	0x00000053
    2714:	00000000 	.word	0x00000000
    2718:	0009bc00 	.word	0x0009bc00
    271c:	0009c800 	.word	0x0009c800
    2720:	51000100 	.word	0x51000100
	...
    272c:	000009c2 	.word	0x000009c2
    2730:	000009c8 	.word	0x000009c8
    2734:	c8530001 	.word	0xc8530001
    2738:	cc000009 	.word	0xcc000009
    273c:	01000009 	.word	0x01000009
    2740:	00005100 	.word	0x00005100
    2744:	00000000 	.word	0x00000000
    2748:	09d00000 	.word	0x09d00000
    274c:	09d60000 	.word	0x09d60000
    2750:	00010000 	.word	0x00010000
    2754:	0009d853 	.word	0x0009d853
    2758:	0009dc00 	.word	0x0009dc00
    275c:	53000100 	.word	0x53000100
	...
    2768:	000009dc 	.word	0x000009dc
    276c:	000009e8 	.word	0x000009e8
    2770:	00510001 	.word	0x00510001
    2774:	00000000 	.word	0x00000000
    2778:	e2000000 	.word	0xe2000000
    277c:	e8000009 	.word	0xe8000009
    2780:	01000009 	.word	0x01000009
    2784:	09e85300 	.word	0x09e85300
    2788:	09ec0000 	.word	0x09ec0000
    278c:	00010000 	.word	0x00010000
    2790:	00000051 	.word	0x00000051
    2794:	00000000 	.word	0x00000000
    2798:	0009ec00 	.word	0x0009ec00
    279c:	0009f800 	.word	0x0009f800
    27a0:	51000100 	.word	0x51000100
	...
    27ac:	000009f2 	.word	0x000009f2
    27b0:	000009f8 	.word	0x000009f8
    27b4:	f8530001 	.word	0xf8530001
    27b8:	fc000009 	.word	0xfc000009
    27bc:	01000009 	.word	0x01000009
    27c0:	00005100 	.word	0x00005100
    27c4:	00000000 	.word	0x00000000
    27c8:	0a020000 	.word	0x0a020000
    27cc:	0a0a0000 	.word	0x0a0a0000
    27d0:	00010000 	.word	0x00010000
    27d4:	000a0c53 	.word	0x000a0c53
    27d8:	000a1000 	.word	0x000a1000
    27dc:	53000100 	.word	0x53000100
	...
    27e8:	00000a16 	.word	0x00000a16
    27ec:	00000a1e 	.word	0x00000a1e
    27f0:	20530001 	.word	0x20530001
    27f4:	2400000a 	.word	0x2400000a
    27f8:	0100000a 	.word	0x0100000a
    27fc:	00005300 	.word	0x00005300
    2800:	00000000 	.word	0x00000000
    2804:	0a2a0000 	.word	0x0a2a0000
    2808:	0a320000 	.word	0x0a320000
    280c:	00010000 	.word	0x00010000
    2810:	000a3453 	.word	0x000a3453
    2814:	000a3800 	.word	0x000a3800
    2818:	53000100 	.word	0x53000100
	...
    2824:	00000a3e 	.word	0x00000a3e
    2828:	00000a46 	.word	0x00000a46
    282c:	48530001 	.word	0x48530001
    2830:	4c00000a 	.word	0x4c00000a
    2834:	0100000a 	.word	0x0100000a
    2838:	00005300 	.word	0x00005300
    283c:	00000000 	.word	0x00000000
    2840:	0a520000 	.word	0x0a520000
    2844:	0a5a0000 	.word	0x0a5a0000
    2848:	00010000 	.word	0x00010000
    284c:	000a5c53 	.word	0x000a5c53
    2850:	000a6000 	.word	0x000a6000
    2854:	53000100 	.word	0x53000100
	...
    2860:	00000a60 	.word	0x00000a60
    2864:	00000a66 	.word	0x00000a66
    2868:	00520001 	.word	0x00520001
    286c:	00000000 	.word	0x00000000
    2870:	80000000 	.word	0x80000000
    2874:	8600000a 	.word	0x8600000a
    2878:	0100000a 	.word	0x0100000a
    287c:	00005200 	.word	0x00005200
    2880:	00000000 	.word	0x00000000
    2884:	0aa00000 	.word	0x0aa00000
    2888:	0aaa0000 	.word	0x0aaa0000
    288c:	00010000 	.word	0x00010000
    2890:	000aaa5d 	.word	0x000aaa5d
    2894:	000b0800 	.word	0x000b0800
    2898:	7d000200 	.word	0x7d000200
    289c:	00000008 	.word	0x00000008
    28a0:	00000000 	.word	0x00000000
    28a4:	000aa000 	.word	0x000aa000
    28a8:	000aa800 	.word	0x000aa800
    28ac:	50000100 	.word	0x50000100
    28b0:	00000ac2 	.word	0x00000ac2
    28b4:	00000b08 	.word	0x00000b08
    28b8:	047d0002 	.word	0x047d0002
	...
    28c4:	00000aa0 	.word	0x00000aa0
    28c8:	00000acc 	.word	0x00000acc
    28cc:	e2510001 	.word	0xe2510001
    28d0:	ee00000a 	.word	0xee00000a
    28d4:	0100000a 	.word	0x0100000a
    28d8:	00005100 	.word	0x00005100
    28dc:	00000000 	.word	0x00000000
    28e0:	0aa00000 	.word	0x0aa00000
    28e4:	0aa80000 	.word	0x0aa80000
    28e8:	00010000 	.word	0x00010000
    28ec:	000aa852 	.word	0x000aa852
    28f0:	000b0800 	.word	0x000b0800
    28f4:	5c000100 	.word	0x5c000100
	...
    2900:	00000b5c 	.word	0x00000b5c
    2904:	00000b6e 	.word	0x00000b6e
    2908:	00510001 	.word	0x00510001
    290c:	00000000 	.word	0x00000000
    2910:	74000000 	.word	0x74000000
    2914:	8600000b 	.word	0x8600000b
    2918:	0100000b 	.word	0x0100000b
    291c:	00005100 	.word	0x00005100
    2920:	00000000 	.word	0x00000000
    2924:	0b8c0000 	.word	0x0b8c0000
    2928:	0b9e0000 	.word	0x0b9e0000
    292c:	00010000 	.word	0x00010000
    2930:	00000051 	.word	0x00000051
    2934:	00000000 	.word	0x00000000
    2938:	000ba400 	.word	0x000ba400
    293c:	000bb600 	.word	0x000bb600
    2940:	51000100 	.word	0x51000100
	...
    294c:	00000bd8 	.word	0x00000bd8
    2950:	00000bea 	.word	0x00000bea
    2954:	00510001 	.word	0x00510001
    2958:	00000000 	.word	0x00000000
    295c:	0c000000 	.word	0x0c000000
    2960:	1e00000c 	.word	0x1e00000c
    2964:	0100000c 	.word	0x0100000c
    2968:	00005100 	.word	0x00005100
    296c:	00000000 	.word	0x00000000
    2970:	0c400000 	.word	0x0c400000
    2974:	0c4c0000 	.word	0x0c4c0000
    2978:	00010000 	.word	0x00010000
    297c:	00000051 	.word	0x00000051
    2980:	00000000 	.word	0x00000000
    2984:	000c5000 	.word	0x000c5000
    2988:	000c5200 	.word	0x000c5200
    298c:	50000100 	.word	0x50000100
	...
    2998:	00000c58 	.word	0x00000c58
    299c:	00000c5a 	.word	0x00000c5a
    29a0:	00500001 	.word	0x00500001
    29a4:	00000000 	.word	0x00000000
    29a8:	60000000 	.word	0x60000000
    29ac:	6200000c 	.word	0x6200000c
    29b0:	0100000c 	.word	0x0100000c
    29b4:	00005000 	.word	0x00005000
    29b8:	00000000 	.word	0x00000000
    29bc:	0c680000 	.word	0x0c680000
    29c0:	0c6c0000 	.word	0x0c6c0000
    29c4:	00010000 	.word	0x00010000
    29c8:	00000050 	.word	0x00000050
    29cc:	00000000 	.word	0x00000000
    29d0:	000c7000 	.word	0x000c7000
    29d4:	000c7200 	.word	0x000c7200
    29d8:	50000100 	.word	0x50000100
	...
    29e4:	00000c78 	.word	0x00000c78
    29e8:	00000c7a 	.word	0x00000c7a
    29ec:	00500001 	.word	0x00500001
    29f0:	00000000 	.word	0x00000000
    29f4:	80000000 	.word	0x80000000
    29f8:	8a00000c 	.word	0x8a00000c
    29fc:	0100000c 	.word	0x0100000c
    2a00:	00005000 	.word	0x00005000
    2a04:	00000000 	.word	0x00000000
    2a08:	0c8c0000 	.word	0x0c8c0000
    2a0c:	0c900000 	.word	0x0c900000
    2a10:	00010000 	.word	0x00010000
    2a14:	00000051 	.word	0x00000051
    2a18:	00000000 	.word	0x00000000
    2a1c:	000c9800 	.word	0x000c9800
    2a20:	000ca400 	.word	0x000ca400
    2a24:	50000100 	.word	0x50000100
	...
    2a30:	00000cb0 	.word	0x00000cb0
    2a34:	00000cb4 	.word	0x00000cb4
    2a38:	00510001 	.word	0x00510001
    2a3c:	00000000 	.word	0x00000000
    2a40:	bc000000 	.word	0xbc000000
    2a44:	be00000c 	.word	0xbe00000c
    2a48:	0100000c 	.word	0x0100000c
    2a4c:	0cbe5d00 	.word	0x0cbe5d00
    2a50:	0cc20000 	.word	0x0cc20000
    2a54:	00020000 	.word	0x00020000
    2a58:	0cc2047d 	.word	0x0cc2047d
    2a5c:	0d880000 	.word	0x0d880000
    2a60:	00020000 	.word	0x00020000
    2a64:	0000107d 	.word	0x0000107d
    2a68:	00000000 	.word	0x00000000
    2a6c:	0cbc0000 	.word	0x0cbc0000
    2a70:	0cc40000 	.word	0x0cc40000
    2a74:	00010000 	.word	0x00010000
    2a78:	000cc650 	.word	0x000cc650
    2a7c:	000d8800 	.word	0x000d8800
    2a80:	7d000200 	.word	0x7d000200
    2a84:	00000004 	.word	0x00000004
    2a88:	00000000 	.word	0x00000000
    2a8c:	00002000 	.word	0x00002000
    2a90:	00003200 	.word	0x00003200
    2a94:	51000100 	.word	0x51000100
	...
    2aa0:	00000074 	.word	0x00000074
    2aa4:	00000082 	.word	0x00000082
    2aa8:	825d0001 	.word	0x825d0001
    2aac:	b2000000 	.word	0xb2000000
    2ab0:	02000000 	.word	0x02000000
    2ab4:	00087d00 	.word	0x00087d00
    2ab8:	00000000 	.word	0x00000000
    2abc:	74000000 	.word	0x74000000
    2ac0:	8c000000 	.word	0x8c000000
    2ac4:	01000000 	.word	0x01000000
    2ac8:	00005000 	.word	0x00005000
    2acc:	00000000 	.word	0x00000000
    2ad0:	00740000 	.word	0x00740000
    2ad4:	00760000 	.word	0x00760000
    2ad8:	00010000 	.word	0x00010000
    2adc:	00007651 	.word	0x00007651
    2ae0:	00008000 	.word	0x00008000
    2ae4:	53000100 	.word	0x53000100
	...
    2af0:	00000090 	.word	0x00000090
    2af4:	00000092 	.word	0x00000092
    2af8:	9a500001 	.word	0x9a500001
    2afc:	9c000000 	.word	0x9c000000
    2b00:	01000000 	.word	0x01000000
    2b04:	009e5000 	.word	0x009e5000
    2b08:	00b20000 	.word	0x00b20000
    2b0c:	00010000 	.word	0x00010000
    2b10:	00000050 	.word	0x00000050
    2b14:	00000000 	.word	0x00000000
    2b18:	0000e400 	.word	0x0000e400
    2b1c:	0000f600 	.word	0x0000f600
    2b20:	51000100 	.word	0x51000100
	...
    2b2c:	00000118 	.word	0x00000118
    2b30:	0000012a 	.word	0x0000012a
    2b34:	00510001 	.word	0x00510001
    2b38:	00000000 	.word	0x00000000
    2b3c:	4c000000 	.word	0x4c000000
    2b40:	4e000001 	.word	0x4e000001
    2b44:	01000001 	.word	0x01000001
    2b48:	00005100 	.word	0x00005100
    2b4c:	00000000 	.word	0x00000000
    2b50:	01540000 	.word	0x01540000
    2b54:	01560000 	.word	0x01560000
    2b58:	00010000 	.word	0x00010000
    2b5c:	00000050 	.word	0x00000050
    2b60:	00000000 	.word	0x00000000
    2b64:	0001e400 	.word	0x0001e400
    2b68:	0001f600 	.word	0x0001f600
    2b6c:	51000100 	.word	0x51000100
	...
    2b78:	00000218 	.word	0x00000218
    2b7c:	00000222 	.word	0x00000222
    2b80:	00500001 	.word	0x00500001
    2b84:	00000000 	.word	0x00000000
    2b88:	24000000 	.word	0x24000000
    2b8c:	28000002 	.word	0x28000002
    2b90:	01000002 	.word	0x01000002
    2b94:	00005100 	.word	0x00005100
    2b98:	00000000 	.word	0x00000000
    2b9c:	02300000 	.word	0x02300000
    2ba0:	026c0000 	.word	0x026c0000
    2ba4:	00010000 	.word	0x00010000
    2ba8:	00000050 	.word	0x00000050
    2bac:	00000000 	.word	0x00000000
    2bb0:	00023000 	.word	0x00023000
    2bb4:	00023200 	.word	0x00023200
    2bb8:	51000100 	.word	0x51000100
    2bbc:	00000232 	.word	0x00000232
    2bc0:	0000023c 	.word	0x0000023c
    2bc4:	3c530001 	.word	0x3c530001
    2bc8:	7a000002 	.word	0x7a000002
    2bcc:	01000002 	.word	0x01000002
    2bd0:	00005100 	.word	0x00005100
    2bd4:	00000000 	.word	0x00000000
    2bd8:	02400000 	.word	0x02400000
    2bdc:	025a0000 	.word	0x025a0000
    2be0:	00010000 	.word	0x00010000
    2be4:	00025a52 	.word	0x00025a52
    2be8:	00027a00 	.word	0x00027a00
    2bec:	5c000100 	.word	0x5c000100
	...
    2bf8:	00000236 	.word	0x00000236
    2bfc:	0000025a 	.word	0x0000025a
    2c00:	005c0001 	.word	0x005c0001
    2c04:	00000000 	.word	0x00000000
    2c08:	7c000000 	.word	0x7c000000
    2c0c:	7e000002 	.word	0x7e000002
    2c10:	01000002 	.word	0x01000002
    2c14:	00005100 	.word	0x00005100
    2c18:	00000000 	.word	0x00000000
    2c1c:	028c0000 	.word	0x028c0000
    2c20:	02a00000 	.word	0x02a00000
    2c24:	00010000 	.word	0x00010000
    2c28:	0002a05d 	.word	0x0002a05d
    2c2c:	0002cc00 	.word	0x0002cc00
    2c30:	7d000200 	.word	0x7d000200
    2c34:	0002cc10 	.word	0x0002cc10
    2c38:	00032800 	.word	0x00032800
    2c3c:	7d000200 	.word	0x7d000200
    2c40:	00000030 	.word	0x00000030
    2c44:	00000000 	.word	0x00000000
    2c48:	00028c00 	.word	0x00028c00
    2c4c:	00028e00 	.word	0x00028e00
    2c50:	50000100 	.word	0x50000100
    2c54:	000002d4 	.word	0x000002d4
    2c58:	00000328 	.word	0x00000328
    2c5c:	047d0002 	.word	0x047d0002
	...
    2c68:	0000028c 	.word	0x0000028c
    2c6c:	000002a6 	.word	0x000002a6
    2c70:	a6510001 	.word	0xa6510001
    2c74:	28000002 	.word	0x28000002
    2c78:	01000003 	.word	0x01000003
    2c7c:	00005600 	.word	0x00005600
    2c80:	00000000 	.word	0x00000000
    2c84:	02940000 	.word	0x02940000
    2c88:	029a0000 	.word	0x029a0000
    2c8c:	00010000 	.word	0x00010000
    2c90:	0002aa53 	.word	0x0002aa53
    2c94:	0002c200 	.word	0x0002c200
    2c98:	52000100 	.word	0x52000100
    2c9c:	000002c6 	.word	0x000002c6
    2ca0:	000002ce 	.word	0x000002ce
    2ca4:	00530001 	.word	0x00530001
    2ca8:	00000000 	.word	0x00000000
    2cac:	e6000000 	.word	0xe6000000
    2cb0:	ee000002 	.word	0xee000002
    2cb4:	01000002 	.word	0x01000002
    2cb8:	00005300 	.word	0x00005300
    2cbc:	00000000 	.word	0x00000000
    2cc0:	03280000 	.word	0x03280000
    2cc4:	032a0000 	.word	0x032a0000
    2cc8:	00010000 	.word	0x00010000
    2ccc:	00032a5d 	.word	0x00032a5d
    2cd0:	00032e00 	.word	0x00032e00
    2cd4:	7d000200 	.word	0x7d000200
    2cd8:	00032e04 	.word	0x00032e04
    2cdc:	0003bc00 	.word	0x0003bc00
    2ce0:	7d000200 	.word	0x7d000200
    2ce4:	00000010 	.word	0x00000010
    2ce8:	00000000 	.word	0x00000000
    2cec:	00032800 	.word	0x00032800
    2cf0:	00033000 	.word	0x00033000
    2cf4:	50000100 	.word	0x50000100
    2cf8:	00000332 	.word	0x00000332
    2cfc:	000003bc 	.word	0x000003bc
    2d00:	047d0002 	.word	0x047d0002
	...
    2d10:	0000000a 	.word	0x0000000a
    2d14:	0a5d0001 	.word	0x0a5d0001
    2d18:	54000000 	.word	0x54000000
    2d1c:	02000000 	.word	0x02000000
    2d20:	00087d00 	.word	0x00087d00
    2d24:	00000000 	.word	0x00000000
    2d28:	26000000 	.word	0x26000000
    2d2c:	38000000 	.word	0x38000000
    2d30:	01000000 	.word	0x01000000
    2d34:	00005300 	.word	0x00005300
	...
    2d40:	00040000 	.word	0x00040000
    2d44:	00010000 	.word	0x00010000
    2d48:	0000045d 	.word	0x0000045d
    2d4c:	00001000 	.word	0x00001000
    2d50:	7d000200 	.word	0x7d000200
    2d54:	00001004 	.word	0x00001004
    2d58:	00002800 	.word	0x00002800
    2d5c:	7d000200 	.word	0x7d000200
    2d60:	00000008 	.word	0x00000008
	...
    2d6c:	00000c00 	.word	0x00000c00
    2d70:	50000100 	.word	0x50000100
    2d74:	0000000c 	.word	0x0000000c
    2d78:	0000001c 	.word	0x0000001c
    2d7c:	00510001 	.word	0x00510001
	...
    2d88:	0c000000 	.word	0x0c000000
    2d8c:	01000000 	.word	0x01000000
    2d90:	000c5000 	.word	0x000c5000
    2d94:	00300000 	.word	0x00300000
    2d98:	00010000 	.word	0x00010000
    2d9c:	00000054 	.word	0x00000054
	...
    2da8:	00000400 	.word	0x00000400
    2dac:	5d000100 	.word	0x5d000100
    2db0:	00000004 	.word	0x00000004
    2db4:	00000048 	.word	0x00000048
    2db8:	107d0002 	.word	0x107d0002
	...
    2dc4:	00000048 	.word	0x00000048
    2dc8:	0000004c 	.word	0x0000004c
    2dcc:	4c5d0001 	.word	0x4c5d0001
    2dd0:	c8000000 	.word	0xc8000000
    2dd4:	02000000 	.word	0x02000000
    2dd8:	00107d00 	.word	0x00107d00
	...
    2de4:	08000000 	.word	0x08000000
    2de8:	01000000 	.word	0x01000000
    2dec:	00085d00 	.word	0x00085d00
    2df0:	00d00000 	.word	0x00d00000
    2df4:	00020000 	.word	0x00020000
    2df8:	0000087d 	.word	0x0000087d
	...
    2e04:	00180000 	.word	0x00180000
    2e08:	00010000 	.word	0x00010000
    2e0c:	00001850 	.word	0x00001850
    2e10:	00002000 	.word	0x00002000
    2e14:	54000100 	.word	0x54000100
    2e18:	00000020 	.word	0x00000020
    2e1c:	00000038 	.word	0x00000038
    2e20:	38500001 	.word	0x38500001
    2e24:	d0000000 	.word	0xd0000000
    2e28:	01000000 	.word	0x01000000
    2e2c:	00005400 	.word	0x00005400
	...
    2e38:	002c0000 	.word	0x002c0000
    2e3c:	00010000 	.word	0x00010000
    2e40:	0000a451 	.word	0x0000a451
    2e44:	0000b000 	.word	0x0000b000
    2e48:	51000100 	.word	0x51000100
    2e4c:	000000c4 	.word	0x000000c4
    2e50:	000000d0 	.word	0x000000d0
    2e54:	00510001 	.word	0x00510001
	...
    2e60:	38000000 	.word	0x38000000
    2e64:	01000000 	.word	0x01000000
    2e68:	00385200 	.word	0x00385200
    2e6c:	00600000 	.word	0x00600000
    2e70:	00010000 	.word	0x00010000
    2e74:	0000605c 	.word	0x0000605c
    2e78:	00009000 	.word	0x00009000
    2e7c:	52000100 	.word	0x52000100
    2e80:	000000a0 	.word	0x000000a0
    2e84:	000000d0 	.word	0x000000d0
    2e88:	00520001 	.word	0x00520001
    2e8c:	00000000 	.word	0x00000000
    2e90:	0c000000 	.word	0x0c000000
    2e94:	30000000 	.word	0x30000000
    2e98:	01000000 	.word	0x01000000
    2e9c:	00a45c00 	.word	0x00a45c00
    2ea0:	00d00000 	.word	0x00d00000
    2ea4:	00010000 	.word	0x00010000
    2ea8:	0000005c 	.word	0x0000005c
    2eac:	00000000 	.word	0x00000000
    2eb0:	00002800 	.word	0x00002800
    2eb4:	00002c00 	.word	0x00002c00
    2eb8:	53000100 	.word	0x53000100
    2ebc:	0000002c 	.word	0x0000002c
    2ec0:	000000b0 	.word	0x000000b0
    2ec4:	c4510001 	.word	0xc4510001
    2ec8:	d0000000 	.word	0xd0000000
    2ecc:	01000000 	.word	0x01000000
    2ed0:	00005100 	.word	0x00005100
    2ed4:	00000000 	.word	0x00000000
    2ed8:	00340000 	.word	0x00340000
    2edc:	005c0000 	.word	0x005c0000
    2ee0:	00010000 	.word	0x00010000
    2ee4:	00007053 	.word	0x00007053
    2ee8:	00007400 	.word	0x00007400
    2eec:	50000100 	.word	0x50000100
    2ef0:	00000074 	.word	0x00000074
    2ef4:	00000084 	.word	0x00000084
    2ef8:	84530001 	.word	0x84530001
    2efc:	c8000000 	.word	0xc8000000
    2f00:	01000000 	.word	0x01000000
    2f04:	00005000 	.word	0x00005000
	...
    2f10:	00080000 	.word	0x00080000
    2f14:	00010000 	.word	0x00010000
    2f18:	0000085d 	.word	0x0000085d
    2f1c:	00009c00 	.word	0x00009c00
    2f20:	7d000200 	.word	0x7d000200
    2f24:	00000014 	.word	0x00000014
	...
    2f30:	00002000 	.word	0x00002000
    2f34:	50000100 	.word	0x50000100
    2f38:	00000020 	.word	0x00000020
    2f3c:	0000009c 	.word	0x0000009c
    2f40:	00550001 	.word	0x00550001
	...
    2f4c:	3c000000 	.word	0x3c000000
    2f50:	01000000 	.word	0x01000000
    2f54:	003c5100 	.word	0x003c5100
    2f58:	009c0000 	.word	0x009c0000
    2f5c:	00010000 	.word	0x00010000
    2f60:	00000058 	.word	0x00000058
	...
    2f6c:	00003c00 	.word	0x00003c00
    2f70:	52000100 	.word	0x52000100
    2f74:	0000003c 	.word	0x0000003c
    2f78:	0000009c 	.word	0x0000009c
    2f7c:	00560001 	.word	0x00560001
	...
    2f88:	3c000000 	.word	0x3c000000
    2f8c:	01000000 	.word	0x01000000
    2f90:	003c5300 	.word	0x003c5300
    2f94:	009c0000 	.word	0x009c0000
    2f98:	00010000 	.word	0x00010000
    2f9c:	00000057 	.word	0x00000057
	...
    2fa8:	00000400 	.word	0x00000400
    2fac:	5d000100 	.word	0x5d000100
    2fb0:	00000004 	.word	0x00000004
    2fb4:	00000010 	.word	0x00000010
    2fb8:	247d0002 	.word	0x247d0002
    2fbc:	00000010 	.word	0x00000010
    2fc0:	0000010c 	.word	0x0000010c
    2fc4:	307d0002 	.word	0x307d0002
	...
    2fd4:	00000024 	.word	0x00000024
    2fd8:	24500001 	.word	0x24500001
    2fdc:	c0000000 	.word	0xc0000000
    2fe0:	02000000 	.word	0x02000000
    2fe4:	c0047d00 	.word	0xc0047d00
    2fe8:	d4000000 	.word	0xd4000000
    2fec:	02000000 	.word	0x02000000
    2ff0:	d4709100 	.word	0xd4709100
    2ff4:	e8000000 	.word	0xe8000000
    2ff8:	02000000 	.word	0x02000000
    2ffc:	e8047d00 	.word	0xe8047d00
    3000:	f4000000 	.word	0xf4000000
    3004:	02000000 	.word	0x02000000
    3008:	f4709100 	.word	0xf4709100
    300c:	0c000000 	.word	0x0c000000
    3010:	02000001 	.word	0x02000001
    3014:	00047d00 	.word	0x00047d00
	...
    3020:	24000000 	.word	0x24000000
    3024:	01000000 	.word	0x01000000
    3028:	00245100 	.word	0x00245100
    302c:	010c0000 	.word	0x010c0000
    3030:	00010000 	.word	0x00010000
    3034:	00000057 	.word	0x00000057
    3038:	00000000 	.word	0x00000000
    303c:	00004400 	.word	0x00004400
    3040:	0000c000 	.word	0x0000c000
    3044:	5c000100 	.word	0x5c000100
    3048:	000000d4 	.word	0x000000d4
    304c:	000000dc 	.word	0x000000dc
    3050:	f85c0001 	.word	0xf85c0001
    3054:	04000000 	.word	0x04000000
    3058:	01000001 	.word	0x01000001
    305c:	00005c00 	.word	0x00005c00
    3060:	00000000 	.word	0x00000000
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1a011901 	bne	46438 <__Stack_Size+0x46038>
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	ffffffff 	undefined instruction 0xffffffff
	...
  20:	000002d6 	ldrdeq	r0, [r0], -r6
  24:	000002d8 	ldrdeq	r0, [r0], -r8
  28:	000002da 	ldrdeq	r0, [r0], -sl
  2c:	000002de 	ldrdeq	r0, [r0], -lr
	...
  38:	0000011e 	andeq	r0, r0, lr, lsl r1
  3c:	00000120 	andeq	r0, r0, r0, lsr #2
  40:	00000126 	andeq	r0, r0, r6, lsr #2
  44:	0000014a 	andeq	r0, r0, sl, asr #2
  48:	00000122 	andeq	r0, r0, r2, lsr #2
  4c:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  58:	0000011e 	andeq	r0, r0, lr, lsl r1
  5c:	00000120 	andeq	r0, r0, r0, lsr #2
  60:	00000130 	andeq	r0, r0, r0, lsr r1
  64:	0000014a 	andeq	r0, r0, sl, asr #2
  68:	00000122 	andeq	r0, r0, r2, lsr #2
  6c:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  78:	0000014a 	andeq	r0, r0, sl, asr #2
  7c:	0000015e 	andeq	r0, r0, lr, asr r1
  80:	00000188 	andeq	r0, r0, r8, lsl #3
  84:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  90:	0000014a 	andeq	r0, r0, sl, asr #2
  94:	0000015e 	andeq	r0, r0, lr, asr r1
  98:	00000188 	andeq	r0, r0, r8, lsl #3
  9c:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  a8:	0000015e 	andeq	r0, r0, lr, asr r1
  ac:	00000182 	andeq	r0, r0, r2, lsl #3
  b0:	00000186 	andeq	r0, r0, r6, lsl #3
  b4:	00000188 	andeq	r0, r0, r8, lsl #3
	...
  c0:	0000015e 	andeq	r0, r0, lr, asr r1
  c4:	00000160 	andeq	r0, r0, r0, ror #2
  c8:	00000186 	andeq	r0, r0, r6, lsl #3
  cc:	00000188 	andeq	r0, r0, r8, lsl #3
  d0:	0000016a 	andeq	r0, r0, sl, ror #2
  d4:	00000182 	andeq	r0, r0, r2, lsl #3
	...
  e0:	00000078 	andeq	r0, r0, r8, ror r0
  e4:	0000007a 	andeq	r0, r0, sl, ror r0
  e8:	0000007c 	andeq	r0, r0, ip, ror r0
  ec:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  f8:	00000078 	andeq	r0, r0, r8, ror r0
  fc:	0000007a 	andeq	r0, r0, sl, ror r0
 100:	0000007c 	andeq	r0, r0, ip, ror r0
 104:	0000007e 	andeq	r0, r0, lr, ror r0
	...
 110:	0000030e 	andeq	r0, r0, lr, lsl #6
 114:	00000310 	andeq	r0, r0, r0, lsl r3
 118:	00000320 	andeq	r0, r0, r0, lsr #6
 11c:	0000034a 	andeq	r0, r0, sl, asr #6
 120:	00000312 	andeq	r0, r0, r2, lsl r3
 124:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 130:	0000030e 	andeq	r0, r0, lr, lsl #6
 134:	00000310 	andeq	r0, r0, r0, lsl r3
 138:	00000320 	andeq	r0, r0, r0, lsr #6
 13c:	0000034a 	andeq	r0, r0, sl, asr #6
 140:	00000312 	andeq	r0, r0, r2, lsl r3
 144:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 150:	0000034a 	andeq	r0, r0, sl, asr #6
 154:	0000034c 	andeq	r0, r0, ip, asr #6
 158:	0000034e 	andeq	r0, r0, lr, asr #6
 15c:	00000360 	andeq	r0, r0, r0, ror #6
	...
 168:	00000364 	andeq	r0, r0, r4, ror #6
 16c:	00000366 	andeq	r0, r0, r6, ror #6
 170:	00000376 	andeq	r0, r0, r6, ror r3
 174:	000003a6 	andeq	r0, r0, r6, lsr #7
 178:	0000036a 	andeq	r0, r0, sl, ror #6
 17c:	00000372 	andeq	r0, r0, r2, ror r3
	...
 188:	00000364 	andeq	r0, r0, r4, ror #6
 18c:	00000366 	andeq	r0, r0, r6, ror #6
 190:	00000376 	andeq	r0, r0, r6, ror r3
 194:	000003a6 	andeq	r0, r0, r6, lsr #7
 198:	0000036a 	andeq	r0, r0, sl, ror #6
 19c:	00000372 	andeq	r0, r0, r2, ror r3
	...
 1a8:	000003a6 	andeq	r0, r0, r6, lsr #7
 1ac:	000003a8 	andeq	r0, r0, r8, lsr #7
 1b0:	000003aa 	andeq	r0, r0, sl, lsr #7
 1b4:	000003c2 	andeq	r0, r0, r2, asr #7
	...
 1c0:	00000404 	andeq	r0, r0, r4, lsl #8
 1c4:	00000406 	andeq	r0, r0, r6, lsl #8
 1c8:	00000408 	andeq	r0, r0, r8, lsl #8
 1cc:	0000041a 	andeq	r0, r0, sl, lsl r4
	...
 1d8:	00000454 	andeq	r0, r0, r4, asr r4
 1dc:	00000456 	andeq	r0, r0, r6, asr r4
 1e0:	00000458 	andeq	r0, r0, r8, asr r4
 1e4:	0000046e 	andeq	r0, r0, lr, ror #8
	...
 1f0:	000004c6 	andeq	r0, r0, r6, asr #9
 1f4:	000004c8 	andeq	r0, r0, r8, asr #9
 1f8:	000004cc 	andeq	r0, r0, ip, asr #9
 1fc:	000004de 	ldrdeq	r0, [r0], -lr
	...
 208:	00000566 	andeq	r0, r0, r6, ror #10
 20c:	00000568 	andeq	r0, r0, r8, ror #10
 210:	0000056c 	andeq	r0, r0, ip, ror #10
 214:	00000582 	andeq	r0, r0, r2, lsl #11
	...
 220:	0000001c 	andeq	r0, r0, ip, lsl r0
 224:	00000024 	andeq	r0, r0, r4, lsr #32
 228:	00000070 	andeq	r0, r0, r0, ror r0
 22c:	0000010c 	andeq	r0, r0, ip, lsl #2
 230:	00000044 	andeq	r0, r0, r4, asr #32
 234:	00000058 	andeq	r0, r0, r8, asr r0
	...
 240:	ffffffff 	undefined instruction 0xffffffff
	...
