// VERILOG_OUTPUT: a.v
// VERILOG_TB: ext_entry_tb.v

@ExtEntry()
def f(a1, a2 #32) (#64) {
  assert(a1 == 1)
  assert(a2 == 2)
  return a1::a2
}

compile()
writeHdl("a.v")
