// Seed: 2955638684
module module_0;
  assign id_1 = id_1;
  assign module_1.type_7 = 0;
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  id_5(
      .id_0("" - 1), .id_1(1), .id_2(id_1 ==? 1)
  );
  assign id_3 = 1;
  module_0 modCall_1 ();
  reg id_6;
  always @(id_3 or posedge 1) id_6 = #1 id_3;
endmodule
