

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Tue Dec 29 22:01:56 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F2220
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F2220 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATBbits	set	3978
    48  0000                     _ADCON1	set	4033
    49  0000                     _TRISB	set	3987
    50  0000                     _PORTB	set	3969
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  000FB6                     __pcinit:
    56                           	callstack 0
    57  000FB6                     start_initialization:
    58                           	callstack 0
    59  000FB6                     __initialization:
    60                           	callstack 0
    61  000FB6                     end_of_initialization:
    62                           	callstack 0
    63  000FB6                     __end_of__initialization:
    64                           	callstack 0
    65  000FB6  0100               	movlb	0
    66  000FB8  EFDE  F007         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000001                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000001                     ??_main:
    72                           
    73                           ; 1 bytes @ 0x0
    74  000001                     	ds	2
    75                           
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 14 in file "main.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1
    95 ;;      Params:         0       0       0
    96 ;;      Locals:         0       0       0
    97 ;;      Temps:          2       0       0
    98 ;;      Totals:         2       0       0
    99 ;;Total ram usage:        2 bytes
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108  000FBC                     __ptext0:
   109                           	callstack 0
   110  000FBC                     _main:
   111                           	callstack 31
   112  000FBC                     
   113                           ;main.c: 19:     PORTB = 0;
   114  000FBC  0E00               	movlw	0
   115  000FBE  6E81               	movwf	129,c	;volatile
   116                           
   117                           ;main.c: 20:     TRISB = 0;
   118  000FC0  0E00               	movlw	0
   119  000FC2  6E93               	movwf	147,c	;volatile
   120                           
   121                           ;main.c: 21:     ADCON1 = 0x07;
   122  000FC4  0E07               	movlw	7
   123  000FC6  6EC1               	movwf	193,c	;volatile
   124  000FC8                     l696:
   125                           
   126                           ;main.c: 25:     {;main.c: 26:         LATBbits.LATB1 = 0;
   127  000FC8  928A               	bcf	138,1,c	;volatile
   128  000FCA                     
   129                           ;main.c: 27:         _delay((unsigned long)((500)*(8000000/4000.0)));
   130  000FCA  0E06               	movlw	6
   131  000FCC  6E02               	movwf	(??_main+1)^0,c
   132  000FCE  0E13               	movlw	19
   133  000FD0  6E01               	movwf	??_main^0,c
   134  000FD2  0EAE               	movlw	174
   135  000FD4                     u17:
   136  000FD4  2EE8               	decfsz	wreg,f,c
   137  000FD6  D7FE               	bra	u17
   138  000FD8  2E01               	decfsz	??_main^0,f,c
   139  000FDA  D7FC               	bra	u17
   140  000FDC  2E02               	decfsz	(??_main+1)^0,f,c
   141  000FDE  D7FA               	bra	u17
   142  000FE0                     
   143                           ;main.c: 29:         LATBbits.LATB1 = 1;
   144  000FE0  828A               	bsf	138,1,c	;volatile
   145  000FE2                     
   146                           ;main.c: 30:         _delay((unsigned long)((500)*(8000000/4000.0)));
   147  000FE2  0E06               	movlw	6
   148  000FE4  6E02               	movwf	(??_main+1)^0,c
   149  000FE6  0E13               	movlw	19
   150  000FE8  6E01               	movwf	??_main^0,c
   151  000FEA  0EAE               	movlw	174
   152  000FEC                     u27:
   153  000FEC  2EE8               	decfsz	wreg,f,c
   154  000FEE  D7FE               	bra	u27
   155  000FF0  2E01               	decfsz	??_main^0,f,c
   156  000FF2  D7FC               	bra	u27
   157  000FF4  2E02               	decfsz	(??_main+1)^0,f,c
   158  000FF6  D7FA               	bra	u27
   159  000FF8  EFE4  F007         	goto	l696
   160  000FFC  EF00  F000         	goto	start
   161  001000                     __end_of_main:
   162                           	callstack 0
   163  0000                     
   164                           	psect	rparam
   165  0000                     
   166                           	psect	idloc
   167                           
   168                           ;Config register IDLOC0 @ 0x200000
   169                           ;	unspecified, using default values
   170  200000                     	org	2097152
   171  200000  FF                 	db	255
   172                           
   173                           ;Config register IDLOC1 @ 0x200001
   174                           ;	unspecified, using default values
   175  200001                     	org	2097153
   176  200001  FF                 	db	255
   177                           
   178                           ;Config register IDLOC2 @ 0x200002
   179                           ;	unspecified, using default values
   180  200002                     	org	2097154
   181  200002  FF                 	db	255
   182                           
   183                           ;Config register IDLOC3 @ 0x200003
   184                           ;	unspecified, using default values
   185  200003                     	org	2097155
   186  200003  FF                 	db	255
   187                           
   188                           ;Config register IDLOC4 @ 0x200004
   189                           ;	unspecified, using default values
   190  200004                     	org	2097156
   191  200004  FF                 	db	255
   192                           
   193                           ;Config register IDLOC5 @ 0x200005
   194                           ;	unspecified, using default values
   195  200005                     	org	2097157
   196  200005  FF                 	db	255
   197                           
   198                           ;Config register IDLOC6 @ 0x200006
   199                           ;	unspecified, using default values
   200  200006                     	org	2097158
   201  200006  FF                 	db	255
   202                           
   203                           ;Config register IDLOC7 @ 0x200007
   204                           ;	unspecified, using default values
   205  200007                     	org	2097159
   206  200007  FF                 	db	255
   207                           
   208                           	psect	config
   209                           
   210                           ; Padding undefined space
   211  300000                     	org	3145728
   212  300000  FF                 	db	255
   213                           
   214                           ;Config register CONFIG1H @ 0x300001
   215                           ;	Oscillator Selection bits
   216                           ;	OSC = HS, HS Oscillator
   217                           ;	Fail-Safe Clock Monitor Enable bit
   218                           ;	FSCM = OFF, Fail-Safe Clock Monitor disabled
   219                           ;	Internal/External Switchover bit
   220                           ;	IESO = ON, Internal/External Switchover mode enabled
   221  300001                     	org	3145729
   222  300001  82                 	db	130
   223                           
   224                           ;Config register CONFIG2L @ 0x300002
   225                           ;	Power-up Timer enable bit
   226                           ;	PWRT = OFF, PWRT disabled
   227                           ;	Brown-out Reset enable bit
   228                           ;	BOR = OFF, Brown-out Reset disabled
   229                           ;	Brown-out Reset Voltage bits
   230                           ;	BORV = 20, VBOR set to 2.0V
   231  300002                     	org	3145730
   232  300002  0D                 	db	13
   233                           
   234                           ;Config register CONFIG2H @ 0x300003
   235                           ;	Watchdog Timer Enable bit
   236                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   237                           ;	Watchdog Timer Postscale Select bits
   238                           ;	WDTPS = 32768, 1:32768
   239  300003                     	org	3145731
   240  300003  1E                 	db	30
   241                           
   242                           ; Padding undefined space
   243  300004                     	org	3145732
   244  300004  FF                 	db	255
   245                           
   246                           ;Config register CONFIG3H @ 0x300005
   247                           ;	CCP2 MUX bit
   248                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   249                           ;	PORTB A/D Enable bit
   250                           ;	PBAD = ANA, PORTB<4:0> pins are configured as analog input channels on Reset
   251                           ;	MCLR Pin Enable bit
   252                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   253  300005                     	org	3145733
   254  300005  83                 	db	131
   255                           
   256                           ;Config register CONFIG4L @ 0x300006
   257                           ;	Stack Full/Underflow Reset Enable bit
   258                           ;	STVR = OFF, Stack full/underflow will not cause Reset
   259                           ;	Single-Supply ICSP Enable bit
   260                           ;	LVP = ON, Single-Supply ICSP enabled
   261                           ;	Background Debugger Enable bit
   262                           ;	DEBUG = 0x1, unprogrammed default
   263  300006                     	org	3145734
   264  300006  84                 	db	132
   265                           
   266                           ; Padding undefined space
   267  300007                     	org	3145735
   268  300007  FF                 	db	255
   269                           
   270                           ;Config register CONFIG5L @ 0x300008
   271                           ;	Code Protection bit
   272                           ;	CP0 = OFF, Block 0 (000200-0007FFh) not code-protected
   273                           ;	Code Protection bit
   274                           ;	CP1 = OFF, Block 1 (000800-000FFFh) not code-protected
   275  300008                     	org	3145736
   276  300008  0F                 	db	15
   277                           
   278                           ;Config register CONFIG5H @ 0x300009
   279                           ;	Boot Block Code Protection bit
   280                           ;	CPB = OFF, Boot block (000000-0001FFh) is not code-protected
   281                           ;	Data EEPROM Code Protection bit
   282                           ;	CPD = OFF, Data EEPROM is not code-protected
   283  300009                     	org	3145737
   284  300009  C0                 	db	192
   285                           
   286                           ;Config register CONFIG6L @ 0x30000A
   287                           ;	Write Protection bit
   288                           ;	WRT0 = OFF, Block 0 (000200-0007FFh) not write-protected
   289                           ;	Write Protection bit
   290                           ;	WRT1 = OFF, Block 1 (000800-000FFFh) not write-protected
   291  30000A                     	org	3145738
   292  30000A  0F                 	db	15
   293                           
   294                           ;Config register CONFIG6H @ 0x30000B
   295                           ;	Configuration Register Write Protection bit
   296                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   297                           ;	Boot Block Write Protection bit
   298                           ;	WRTB = OFF, Boot block (000000-0001FFh) is not write-protected
   299                           ;	Data EEPROM Write Protection bit
   300                           ;	WRTD = OFF, Data EEPROM is not write-protected
   301  30000B                     	org	3145739
   302  30000B  E0                 	db	224
   303                           
   304                           ;Config register CONFIG7L @ 0x30000C
   305                           ;	Table Read Protection bit
   306                           ;	EBTR0 = OFF, Block 0 (000200-0007FFh) not protected from table reads executed in other
      +                           blocks
   307                           ;	Table Read Protection bit
   308                           ;	EBTR1 = OFF, Block 1 (000800-000FFFh) not protected from table reads executed in other
      +                           blocks
   309  30000C                     	org	3145740
   310  30000C  0F                 	db	15
   311                           
   312                           ;Config register CONFIG7H @ 0x30000D
   313                           ;	Boot Block Table Read Protection bit
   314                           ;	EBTRB = OFF, Boot block (000000-0001FFh) is not protected from table reads executed in
      +                           other blocks
   315  30000D                     	org	3145741
   316  30000D  40                 	db	64
   317                           tosu	equ	0xFFF
   318                           tosh	equ	0xFFE
   319                           tosl	equ	0xFFD
   320                           stkptr	equ	0xFFC
   321                           pclatu	equ	0xFFB
   322                           pclath	equ	0xFFA
   323                           pcl	equ	0xFF9
   324                           tblptru	equ	0xFF8
   325                           tblptrh	equ	0xFF7
   326                           tblptrl	equ	0xFF6
   327                           tablat	equ	0xFF5
   328                           prodh	equ	0xFF4
   329                           prodl	equ	0xFF3
   330                           indf0	equ	0xFEF
   331                           postinc0	equ	0xFEE
   332                           postdec0	equ	0xFED
   333                           preinc0	equ	0xFEC
   334                           plusw0	equ	0xFEB
   335                           fsr0h	equ	0xFEA
   336                           fsr0l	equ	0xFE9
   337                           wreg	equ	0xFE8
   338                           indf1	equ	0xFE7
   339                           postinc1	equ	0xFE6
   340                           postdec1	equ	0xFE5
   341                           preinc1	equ	0xFE4
   342                           plusw1	equ	0xFE3
   343                           fsr1h	equ	0xFE2
   344                           fsr1l	equ	0xFE1
   345                           bsr	equ	0xFE0
   346                           indf2	equ	0xFDF
   347                           postinc2	equ	0xFDE
   348                           postdec2	equ	0xFDD
   349                           preinc2	equ	0xFDC
   350                           plusw2	equ	0xFDB
   351                           fsr2h	equ	0xFDA
   352                           fsr2l	equ	0xFD9
   353                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      2       2       1        1.6%
STACK                0      0       0       2        0.0%
BITBANK0            80      0       0       3        0.0%
BANK0               80      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
ABS                  0      0       0       7        0.0%
BIGRAM             1FF      0       0       8        0.0%
DATA                 0      0       0       9        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Tue Dec 29 22:01:56 2020

                     u17 0FD4                       u27 0FEC                      l700 0FE0  
                    l702 0FE2                      l694 0FBC                      l696 0FC8  
                    l698 0FCA                      wreg 000FE8                     _main 0FBC  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTB 000F81                    _TRISB 000F93          __initialization 0FB6  
           __end_of_main 1000                   ??_main 0001            __activetblptr 000000  
                 _ADCON1 000FC1               __accesstop 0080  __end_of__initialization 0FB6  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 0FB6                  __ramtop 0200  
                __ptext0 0FBC     end_of_initialization 0FB6      start_initialization 0FB6  
               _LATBbits 000F8A                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0044  
