#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd79070a6f0 .scope module, "testbench" "testbench" 2 5;
 .timescale 0 0;
L_0x7fd79071f7c0 .functor NOT 1, v0x7fd79071f710_0, C4<0>, C4<0>, C4<0>;
v0x7fd79071f310_0 .net *"_s0", 0 0, L_0x7fd79071f7c0;  1 drivers
o0x103586278 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x7fd79071f3a0_0 name=_s2
v0x7fd79071f430_0 .var "address", 11 0;
RS_0x1035860c8 .resolv tri, L_0x7fd79071f890, L_0x7fd79071fb50;
v0x7fd79071f500_0 .net8 "io", 3 0, RS_0x1035860c8;  2 drivers
v0x7fd79071f5b0_0 .var "iobuffer", 3 0;
v0x7fd79071f680_0 .var "notChipEnable", 0 0;
v0x7fd79071f710_0 .var "notWriteEnable", 0 0;
L_0x7fd79071f890 .functor MUXZ 4, o0x103586278, v0x7fd79071f5b0_0, L_0x7fd79071f7c0, C4<>;
S_0x7fd79070aed0 .scope module, "ram" "Ram" 2 14, 3 2 0, S_0x7fd79070a6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address"
    .port_info 1 /INPUT 1 "notChipEnable"
    .port_info 2 /INPUT 1 "notWriteEnable"
    .port_info 3 /INOUT 4 "io"
L_0x7fd79071f9b0 .functor NOT 1, v0x7fd79071f680_0, C4<0>, C4<0>, C4<0>;
L_0x7fd79071fa80 .functor AND 1, L_0x7fd79071f9b0, v0x7fd79071f710_0, C4<1>, C4<1>;
v0x7fd79070b070_0 .net *"_s0", 0 0, L_0x7fd79071f9b0;  1 drivers
v0x7fd79071ecc0_0 .net *"_s2", 0 0, L_0x7fd79071fa80;  1 drivers
o0x103586068 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x7fd79071ed60_0 name=_s4
v0x7fd79071ee20_0 .net "address", 11 0, v0x7fd79071f430_0;  1 drivers
v0x7fd79071eed0 .array "data", 4095 0, 3 0;
v0x7fd79071efb0_0 .net8 "io", 3 0, RS_0x1035860c8;  alias, 2 drivers
v0x7fd79071f060_0 .net "notChipEnable", 0 0, v0x7fd79071f680_0;  1 drivers
v0x7fd79071f100_0 .net "notWriteEnable", 0 0, v0x7fd79071f710_0;  1 drivers
v0x7fd79071f1a0_0 .var "outputData", 3 0;
E_0x7fd79070aaf0 .event edge, v0x7fd79071f100_0, v0x7fd79071f060_0, v0x7fd79071ee20_0;
L_0x7fd79071fb50 .functor MUXZ 4, o0x103586068, v0x7fd79071f1a0_0, L_0x7fd79071fa80, C4<>;
    .scope S_0x7fd79070aed0;
T_0 ;
    %wait E_0x7fd79070aaf0;
    %load/vec4 v0x7fd79071f060_0;
    %inv;
    %load/vec4 v0x7fd79071f100_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fd79071efb0_0;
    %load/vec4 v0x7fd79071ee20_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x7fd79071eed0, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fd79070aed0;
T_1 ;
    %wait E_0x7fd79070aaf0;
    %load/vec4 v0x7fd79071f060_0;
    %inv;
    %load/vec4 v0x7fd79071f100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fd79071ee20_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7fd79071eed0, 4;
    %store/vec4 v0x7fd79071f1a0_0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fd79070a6f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %vpi_call 2 22 "$display", "address\011notChipEnable\011notWriteEnable\011io" {0 0 0};
    %vpi_call 2 23 "$monitor", "%b\011%b\011%b\011%b", v0x7fd79071f430_0, v0x7fd79071f680_0, v0x7fd79071f710_0, v0x7fd79071f500_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 25 "$display", "\012\012CHIP ENABLED" {0 0 0};
    %delay 1, 0;
    %vpi_call 2 26 "$display", "WRITING SECTION" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 3, 0, 18;
    %split/vec4 4;
    %store/vec4 v0x7fd79071f5b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 76, 0, 18;
    %split/vec4 4;
    %store/vec4 v0x7fd79071f5b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 134, 0, 18;
    %split/vec4 4;
    %store/vec4 v0x7fd79071f5b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 253641, 0, 18;
    %split/vec4 4;
    %store/vec4 v0x7fd79071f5b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %vpi_call 2 31 "$display", "\012READING SECTION" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 9, 0, 14;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 15853, 0, 14;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 1, 0, 14;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 5, 0, 14;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %vpi_call 2 37 "$display", "\012\012CHIP DISABLED" {0 0 0};
    %delay 1, 0;
    %vpi_call 2 38 "$display", "WRITING SECTION" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 35, 0, 18;
    %split/vec4 4;
    %store/vec4 v0x7fd79071f5b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 108, 0, 18;
    %split/vec4 4;
    %store/vec4 v0x7fd79071f5b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 166, 0, 18;
    %split/vec4 4;
    %store/vec4 v0x7fd79071f5b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 253673, 0, 18;
    %split/vec4 4;
    %store/vec4 v0x7fd79071f5b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %vpi_call 2 43 "$display", "\012READING SECTION" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 11, 0, 14;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 15855, 0, 14;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 3, 0, 14;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 7, 0, 14;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd79071f680_0, 0, 1;
    %store/vec4 v0x7fd79071f430_0, 0, 12;
    %end;
    .thread T_2;
    .scope S_0x7fd79070a6f0;
T_3 ;
    %delay 25, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ramTest.sv";
    "ram.sv";
