/// Auto-generated bit field definitions for FPU_CPACR
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "bitfield_utils.hpp"

namespace alloy::hal::st::stm32f4::stm32f407::fpu_cpacr {

using namespace alloy::hal::bitfields;

// ============================================================================
// FPU_CPACR Bit Field Definitions
// ============================================================================

/// CPACR - Coprocessor access control
          register
namespace cpacr {
    /// CP
    /// Position: 20, Width: 4
    using CP = BitField<20, 4>;
    constexpr uint32_t CP_Pos = 20;
    constexpr uint32_t CP_Msk = CP::mask;

}  // namespace cpacr

}  // namespace alloy::hal::st::stm32f4::stm32f407::fpu_cpacr
