// Seed: 508071974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  assign module_1.id_0 = 0;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_13;
endmodule
module module_1 #(
    parameter id_1 = 32'd86
) (
    input tri0  id_0,
    input uwire _id_1
);
  logic [id_1  ===  id_1 : 1] id_3 = -1 & id_1, id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3
  );
endmodule
