12:55:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\temp_xsdb_launch_script.tcl
12:55:41 INFO  : XSCT server has started successfully.
12:55:42 INFO  : Registering command handlers for Vitis TCF services
12:55:44 INFO  : plnx-install-location is set to ''
12:55:44 INFO  : Successfully done setting XSCT server connection channel  
12:55:44 INFO  : Successfully done query RDI_DATADIR 
12:55:44 INFO  : Successfully done setting workspace for the tool. 
13:02:29 INFO  : Successfully done sdx_reload_mss "D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/zynq_fsbl/zynq_fsbl_bsp/system.mss"
13:02:29 INFO  : Successfully done sdx_reload_mss "D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
13:05:31 INFO  : Checking for BSP changes to sync application flags for project 'GPIO_Example_C'...
13:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:21:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:25:56 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:26:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:26:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:43:10 INFO  : Checking for BSP changes to sync application flags for project 'GPIO_Example_CPP'...
20:46:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\temp_xsdb_launch_script.tcl
20:46:04 INFO  : XSCT server has started successfully.
20:46:04 INFO  : plnx-install-location is set to ''
20:46:04 INFO  : Successfully done setting XSCT server connection channel  
20:46:04 INFO  : Successfully done setting workspace for the tool. 
20:46:05 INFO  : Registering command handlers for Vitis TCF services
20:46:09 INFO  : Successfully done query RDI_DATADIR 
21:01:13 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_IP_creation'...
21:01:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:02:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:36:41 INFO  : Hardware specification for platform project 'IPCreation_wrapper' is updated.
21:37:29 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_IP_creation'...
10:48:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\temp_xsdb_launch_script.tcl
10:48:24 INFO  : XSCT server has started successfully.
10:48:24 INFO  : plnx-install-location is set to ''
10:48:24 INFO  : Successfully done setting XSCT server connection channel  
10:48:24 INFO  : Successfully done setting workspace for the tool. 
10:48:24 INFO  : Registering command handlers for Vitis TCF services
10:48:28 INFO  : Successfully done query RDI_DATADIR 
10:51:40 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_IP_creation'...
10:51:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:55 INFO  : Jtag cable 'Digilent Zybo 210279A7928DA' is selected.
10:51:55 INFO  : 'jtag frequency' command is executed.
10:51:56 INFO  : Context for 'APU' is selected.
10:51:56 INFO  : System reset is completed.
10:51:59 INFO  : 'after 3000' command is executed.
10:51:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1' command is executed.
10:52:01 INFO  : FPGA configured successfully with bitstream "D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit"
10:52:01 INFO  : Context for 'APU' is selected.
10:52:01 INFO  : Hardware design information is loaded from 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa'.
10:52:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:02 INFO  : Context for 'APU' is selected.
10:52:02 INFO  : Sourcing of 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl' is done.
10:52:03 INFO  : 'ps7_init' command is executed.
10:52:03 INFO  : 'ps7_post_config' command is executed.
10:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:04 INFO  : The application 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1
fpga -file D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:04 INFO  : Memory regions updated for context APU
10:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:04 INFO  : 'con' command is executed.
10:52:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:52:04 INFO  : Launch script is exported to file 'D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\.sdk\launch_scripts\single_application_debug\debugger_gpio_example_c-default.tcl'
10:53:32 INFO  : Checking for BSP changes to sync application flags for project 'GPIO_Example_C'...
10:53:53 INFO  : Checking for BSP changes to sync application flags for project 'GPIO_Example_C'...
10:54:00 INFO  : Disconnected from the channel tcfchan#1.
10:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:01 INFO  : Jtag cable 'Digilent Zybo 210279A7928DA' is selected.
10:54:01 INFO  : 'jtag frequency' command is executed.
10:54:01 INFO  : Context for 'APU' is selected.
10:54:02 INFO  : System reset is completed.
10:54:05 INFO  : 'after 3000' command is executed.
10:54:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1' command is executed.
10:54:06 INFO  : FPGA configured successfully with bitstream "D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit"
10:54:06 INFO  : Context for 'APU' is selected.
10:54:06 INFO  : Hardware design information is loaded from 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa'.
10:54:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:06 INFO  : Context for 'APU' is selected.
10:54:06 INFO  : Sourcing of 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl' is done.
10:54:07 INFO  : 'ps7_init' command is executed.
10:54:07 INFO  : 'ps7_post_config' command is executed.
10:54:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:07 INFO  : The application 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1
fpga -file D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:07 INFO  : Memory regions updated for context APU
10:54:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:07 INFO  : 'con' command is executed.
10:54:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:54:07 INFO  : Launch script is exported to file 'D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\.sdk\launch_scripts\single_application_debug\debugger_gpio_example_c-default.tcl'
10:56:20 INFO  : Disconnected from the channel tcfchan#3.
10:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:38 INFO  : Jtag cable 'Digilent Zybo 210279A7928DA' is selected.
10:57:38 INFO  : 'jtag frequency' command is executed.
10:57:39 INFO  : Context for 'APU' is selected.
10:57:39 INFO  : System reset is completed.
10:57:42 INFO  : 'after 3000' command is executed.
10:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1' command is executed.
10:57:44 INFO  : FPGA configured successfully with bitstream "D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit"
10:57:45 INFO  : Context for 'APU' is selected.
10:57:45 INFO  : Hardware design information is loaded from 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa'.
10:57:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:46 INFO  : Context for 'APU' is selected.
10:57:46 INFO  : Sourcing of 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl' is done.
10:57:47 INFO  : 'ps7_init' command is executed.
10:57:47 INFO  : 'ps7_post_config' command is executed.
10:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:48 INFO  : The application 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1
fpga -file D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:48 INFO  : Memory regions updated for context APU
10:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:48 INFO  : 'con' command is executed.
10:57:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:57:48 INFO  : Launch script is exported to file 'D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\.sdk\launch_scripts\single_application_debug\debugger_gpio_example_c-default.tcl'
11:03:15 INFO  : Disconnected from the channel tcfchan#4.
11:03:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:03:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:54 INFO  : Jtag cable 'Digilent Zybo 210279A7928DA' is selected.
11:08:54 INFO  : 'jtag frequency' command is executed.
11:08:54 INFO  : Context for 'APU' is selected.
11:08:55 INFO  : System reset is completed.
11:08:58 INFO  : 'after 3000' command is executed.
11:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1' command is executed.
11:09:00 INFO  : FPGA configured successfully with bitstream "D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit"
11:09:00 INFO  : Context for 'APU' is selected.
11:09:00 INFO  : Hardware design information is loaded from 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa'.
11:09:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:00 INFO  : Context for 'APU' is selected.
11:09:00 INFO  : Sourcing of 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl' is done.
11:09:00 INFO  : 'ps7_init' command is executed.
11:09:00 INFO  : 'ps7_post_config' command is executed.
11:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:00 INFO  : The application 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1
fpga -file D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:00 INFO  : Memory regions updated for context APU
11:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:01 INFO  : 'con' command is executed.
11:09:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:09:01 INFO  : Launch script is exported to file 'D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\.sdk\launch_scripts\single_application_debug\debugger_gpio_example_c-default.tcl'
11:12:04 INFO  : Disconnected from the channel tcfchan#5.
11:12:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:05 INFO  : Jtag cable 'Digilent Zybo 210279A7928DA' is selected.
11:12:05 INFO  : 'jtag frequency' command is executed.
11:12:05 INFO  : Context for 'APU' is selected.
11:12:05 INFO  : System reset is completed.
11:12:08 INFO  : 'after 3000' command is executed.
11:12:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1' command is executed.
11:12:09 INFO  : FPGA configured successfully with bitstream "D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit"
11:12:09 INFO  : Context for 'APU' is selected.
11:12:09 INFO  : Hardware design information is loaded from 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa'.
11:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:09 INFO  : Context for 'APU' is selected.
11:12:09 INFO  : Sourcing of 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl' is done.
11:12:10 INFO  : 'ps7_init' command is executed.
11:12:10 INFO  : 'ps7_post_config' command is executed.
11:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:10 INFO  : The application 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1
fpga -file D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:10 INFO  : Memory regions updated for context APU
11:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:10 INFO  : 'con' command is executed.
11:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:12:10 INFO  : Launch script is exported to file 'D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\.sdk\launch_scripts\single_application_debug\debugger_gpio_example_c-default.tcl'
11:15:36 INFO  : Disconnected from the channel tcfchan#6.
11:16:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\temp_xsdb_launch_script.tcl
11:16:18 INFO  : XSCT server has started successfully.
11:16:18 INFO  : Successfully done setting XSCT server connection channel  
11:16:18 INFO  : plnx-install-location is set to ''
11:16:18 INFO  : Successfully done setting workspace for the tool. 
11:16:20 INFO  : Successfully done query RDI_DATADIR 
11:16:20 INFO  : Registering command handlers for Vitis TCF services
11:17:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:13 INFO  : Jtag cable 'Digilent Zybo 210279A7928DA' is selected.
11:17:13 INFO  : 'jtag frequency' command is executed.
11:17:13 INFO  : Context for 'APU' is selected.
11:17:13 INFO  : System reset is completed.
11:17:16 INFO  : 'after 3000' command is executed.
11:17:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1' command is executed.
11:17:18 INFO  : FPGA configured successfully with bitstream "D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit"
11:17:19 INFO  : Context for 'APU' is selected.
11:17:19 INFO  : Hardware design information is loaded from 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa'.
11:17:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:20 INFO  : Context for 'APU' is selected.
11:17:20 INFO  : Sourcing of 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl' is done.
11:17:20 INFO  : 'ps7_init' command is executed.
11:17:20 INFO  : 'ps7_post_config' command is executed.
11:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:21 INFO  : The application 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1
fpga -file D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:21 INFO  : Memory regions updated for context APU
11:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:22 INFO  : 'con' command is executed.
11:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:17:22 INFO  : Launch script is exported to file 'D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\.sdk\launch_scripts\single_application_debug\debugger_gpio_example_c-default.tcl'
11:18:46 INFO  : Disconnected from the channel tcfchan#1.
11:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:47 INFO  : Jtag cable 'Digilent Zybo 210279A7928DA' is selected.
11:18:47 INFO  : 'jtag frequency' command is executed.
11:18:47 INFO  : Context for 'APU' is selected.
11:18:47 INFO  : System reset is completed.
11:18:50 INFO  : 'after 3000' command is executed.
11:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1' command is executed.
11:18:51 INFO  : FPGA configured successfully with bitstream "D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit"
11:18:51 INFO  : Context for 'APU' is selected.
11:18:54 INFO  : Hardware design information is loaded from 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa'.
11:18:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:54 INFO  : Context for 'APU' is selected.
11:18:54 INFO  : Sourcing of 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl' is done.
11:18:54 INFO  : 'ps7_init' command is executed.
11:18:54 INFO  : 'ps7_post_config' command is executed.
11:18:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:54 INFO  : The application 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1
fpga -file D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/bitstream/design1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/design1/export/design1/hw/design1.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/GPIO_Example_C/Debug/GPIO_Example_C.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:54 INFO  : Memory regions updated for context APU
11:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:55 INFO  : 'con' command is executed.
11:18:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:18:55 INFO  : Launch script is exported to file 'D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\.sdk\launch_scripts\single_application_debug\debugger_gpio_example_c-default.tcl'
12:35:26 INFO  : Disconnected from the channel tcfchan#2.
15:56:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\temp_xsdb_launch_script.tcl
15:56:36 INFO  : XSCT server has started successfully.
15:56:36 INFO  : plnx-install-location is set to ''
15:56:36 INFO  : Successfully done setting XSCT server connection channel  
15:56:36 INFO  : Successfully done setting workspace for the tool. 
15:56:37 INFO  : Registering command handlers for Vitis TCF services
15:56:41 INFO  : Successfully done query RDI_DATADIR 
16:26:27 INFO  : Hardware specification for platform project 'IPCreation_wrapper' is updated.
16:27:54 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_IP_creation'...
16:28:06 INFO  : The hardware specfication used by project 'Zybo_IP_creation' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:28:06 INFO  : The file 'D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\Zybo_IP_creation\_ide\bitstream\IPCreation_wrapper.bit' stored in project is removed.
16:28:06 INFO  : The updated bitstream files are copied from platform to folder 'D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\Zybo_IP_creation\_ide\bitstream' in project 'Zybo_IP_creation'.
16:28:06 INFO  : The file 'D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\Zybo_IP_creation\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:28:12 INFO  : The updated ps init files are copied from platform to folder 'D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\Zybo_IP_creation\_ide\psinit' in project 'Zybo_IP_creation'.
16:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:28:33 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:11 INFO  : Jtag cable 'Digilent Zybo 210279A7928DA' is selected.
16:29:11 INFO  : 'jtag frequency' command is executed.
16:29:12 INFO  : Context for 'APU' is selected.
16:29:12 INFO  : System reset is completed.
16:29:15 INFO  : 'after 3000' command is executed.
16:29:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1' command is executed.
16:29:17 INFO  : FPGA configured successfully with bitstream "D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/Zybo_IP_creation/_ide/bitstream/IPCreation_wrapper.bit"
16:29:17 INFO  : Context for 'APU' is selected.
16:29:17 INFO  : Hardware design information is loaded from 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/IPCreation_wrapper/export/IPCreation_wrapper/hw/IPCreation_wrapper.xsa'.
16:29:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:17 INFO  : Context for 'APU' is selected.
16:29:17 INFO  : Sourcing of 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/Zybo_IP_creation/_ide/psinit/ps7_init.tcl' is done.
16:29:17 INFO  : 'ps7_init' command is executed.
16:29:17 INFO  : 'ps7_post_config' command is executed.
16:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:18 INFO  : The application 'D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/Zybo_IP_creation/Debug/Zybo_IP_creation.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7928DA" && level==0} -index 1
fpga -file D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/Zybo_IP_creation/_ide/bitstream/IPCreation_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/IPCreation_wrapper/export/IPCreation_wrapper/hw/IPCreation_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/Zybo_IP_creation/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Y4/hardsoft/Lab/create_project_2019/Workspace.vitas/Zybo_IP_creation/Debug/Zybo_IP_creation.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:18 INFO  : Memory regions updated for context APU
16:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:18 INFO  : 'con' command is executed.
16:29:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:29:18 INFO  : Launch script is exported to file 'D:\Y4\hardsoft\Lab\create_project_2019\Workspace.vitas\.sdk\launch_scripts\single_application_debug\debugger_zybo_ip_creation-default.tcl'
16:54:32 INFO  : Disconnected from the channel tcfchan#2.
