
==========================================================================
resizer check_setup
--------------------------------------------------------------------------
0

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 6.92

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: simon1.score1.active_digit$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: simon1.score1.active_digit$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ simon1.score1.active_digit$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.04    0.15    0.15 v simon1.score1.active_digit$_SDFF_PP0_/Q_N (sg13g2_dfrbp_1)
                                         _0016_ (net)
                  0.04    0.00    0.15 v _1815_/A (sg13g2_inv_1)
     1    0.00    0.02    0.03    0.18 ^ _1815_/Y (sg13g2_inv_1)
                                         _1074_ (net)
                  0.02    0.00    0.18 ^ _1818_/A (sg13g2_nor2_1)
     1    0.00    0.02    0.03    0.21 v _1818_/Y (sg13g2_nor2_1)
                                         _0081_ (net)
                  0.02    0.00    0.21 v simon1.score1.active_digit$_SDFF_PP0_/D (sg13g2_dfrbp_1)
                                  0.21   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ simon1.score1.active_digit$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.21   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: simon1.seq[17][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.08    2.08 ^ input external delay
     1    0.00    0.00    0.00    2.08 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    2.08 ^ input1/A (sg13g2_buf_1)
     3    0.01    0.05    0.07    2.15 ^ input1/X (sg13g2_buf_1)
                                         net1 (net)
                  0.05    0.00    2.15 ^ fanout96/A (sg13g2_buf_2)
     8    0.03    0.06    0.11    2.26 ^ fanout96/X (sg13g2_buf_2)
                                         net96 (net)
                  0.06    0.00    2.26 ^ fanout95/A (sg13g2_buf_2)
     8    0.03    0.06    0.11    2.37 ^ fanout95/X (sg13g2_buf_2)
                                         net95 (net)
                  0.06    0.00    2.37 ^ _1609_/B (sg13g2_nand2_1)
     2    0.01    0.06    0.08    2.45 v _1609_/Y (sg13g2_nand2_1)
                                         _0937_ (net)
                  0.06    0.00    2.45 v _1621_/C (sg13g2_nor4_2)
     3    0.01    0.15    0.16    2.61 ^ _1621_/Y (sg13g2_nor4_2)
                                         _0949_ (net)
                  0.15    0.00    2.61 ^ fanout42/A (sg13g2_buf_2)
     8    0.02    0.06    0.15    2.76 ^ fanout42/X (sg13g2_buf_2)
                                         net42 (net)
                  0.06    0.00    2.76 ^ _1663_/C (sg13g2_nand3b_1)
     8    0.02    0.21    0.21    2.96 v _1663_/Y (sg13g2_nand3b_1)
                                         _0981_ (net)
                  0.21    0.00    2.96 v _1696_/C (sg13g2_nor3_1)
     2    0.01    0.19    0.19    3.16 ^ _1696_/Y (sg13g2_nor3_1)
                                         _1003_ (net)
                  0.19    0.00    3.16 ^ _1697_/S (sg13g2_mux2_1)
     1    0.00    0.03    0.20    3.36 v _1697_/X (sg13g2_mux2_1)
                                         _0059_ (net)
                  0.03    0.00    3.36 v simon1.seq[17][0]$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  3.36   data arrival time

                  0.00   10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (ideal)
                          0.00   10.40   clock reconvergence pessimism
                                 10.40 ^ simon1.seq[17][0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                         -0.12   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                  6.92   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: simon1.seq[17][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.08    2.08 ^ input external delay
     1    0.00    0.00    0.00    2.08 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    2.08 ^ input1/A (sg13g2_buf_1)
     3    0.01    0.05    0.07    2.15 ^ input1/X (sg13g2_buf_1)
                                         net1 (net)
                  0.05    0.00    2.15 ^ fanout96/A (sg13g2_buf_2)
     8    0.03    0.06    0.11    2.26 ^ fanout96/X (sg13g2_buf_2)
                                         net96 (net)
                  0.06    0.00    2.26 ^ fanout95/A (sg13g2_buf_2)
     8    0.03    0.06    0.11    2.37 ^ fanout95/X (sg13g2_buf_2)
                                         net95 (net)
                  0.06    0.00    2.37 ^ _1609_/B (sg13g2_nand2_1)
     2    0.01    0.06    0.08    2.45 v _1609_/Y (sg13g2_nand2_1)
                                         _0937_ (net)
                  0.06    0.00    2.45 v _1621_/C (sg13g2_nor4_2)
     3    0.01    0.15    0.16    2.61 ^ _1621_/Y (sg13g2_nor4_2)
                                         _0949_ (net)
                  0.15    0.00    2.61 ^ fanout42/A (sg13g2_buf_2)
     8    0.02    0.06    0.15    2.76 ^ fanout42/X (sg13g2_buf_2)
                                         net42 (net)
                  0.06    0.00    2.76 ^ _1663_/C (sg13g2_nand3b_1)
     8    0.02    0.21    0.21    2.96 v _1663_/Y (sg13g2_nand3b_1)
                                         _0981_ (net)
                  0.21    0.00    2.96 v _1696_/C (sg13g2_nor3_1)
     2    0.01    0.19    0.19    3.16 ^ _1696_/Y (sg13g2_nor3_1)
                                         _1003_ (net)
                  0.19    0.00    3.16 ^ _1697_/S (sg13g2_mux2_1)
     1    0.00    0.03    0.20    3.36 v _1697_/X (sg13g2_mux2_1)
                                         _0059_ (net)
                  0.03    0.00    3.36 v simon1.seq[17][0]$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  3.36   data arrival time

                  0.00   10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (ideal)
                          0.00   10.40   clock reconvergence pessimism
                                 10.40 ^ simon1.seq[17][0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                         -0.12   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                  6.92   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.1660032272338867

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8638

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
0.0

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
resizer max_fanout_check_slack_limit
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2594546973705292

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8648

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: simon1.play1.freq[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: simon1.play1.tick_counter[29]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ simon1.play1.freq[0]$_SDFFE_PN0P_/CLK (sg13g2_dfrbp_1)
   0.23    0.23 ^ simon1.play1.freq[0]$_SDFFE_PN0P_/Q (sg13g2_dfrbp_1)
   0.15    0.38 v _2002_/Y (sg13g2_a22oi_1)
   0.32    0.70 v _2030_/X (sg13g2_or4_2)
   0.08    0.79 ^ _2160_/Y (sg13g2_a21oi_1)
   0.11    0.89 v _2162_/Y (sg13g2_a221oi_1)
   0.12    1.02 v fanout37/X (sg13g2_buf_1)
   0.11    1.13 v fanout35/X (sg13g2_buf_2)
   0.17    1.30 ^ _2328_/Y (sg13g2_nor4_1)
   0.14    1.44 ^ _2329_/Y (sg13g2_xnor2_1)
   0.16    1.61 v _2339_/Y (sg13g2_nand4_1)
   0.12    1.72 ^ _2364_/Y (sg13g2_a21oi_1)
   0.17    1.89 v _2365_/Y (sg13g2_nand3_1)
   0.22    2.10 v _2380_/X (sg13g2_or4_1)
   0.08    2.19 ^ _2382_/Y (sg13g2_a21oi_1)
   0.17    2.35 v _2383_/X (sg13g2_mux2_1)
   0.00    2.35 v simon1.play1.tick_counter[29]$_SDFFE_PN0N_/D (sg13g2_dfrbp_1)
           2.35   data arrival time

  10.40   10.40   clock core_clock (rise edge)
   0.00   10.40   clock network delay (ideal)
   0.00   10.40   clock reconvergence pessimism
          10.40 ^ simon1.play1.tick_counter[29]$_SDFFE_PN0N_/CLK (sg13g2_dfrbp_1)
  -0.12   10.28   library setup time
          10.28   data required time
---------------------------------------------------------
          10.28   data required time
          -2.35   data arrival time
---------------------------------------------------------
           7.92   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: simon1.score1.active_digit$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: simon1.score1.active_digit$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ simon1.score1.active_digit$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
   0.15    0.15 v simon1.score1.active_digit$_SDFF_PP0_/Q_N (sg13g2_dfrbp_1)
   0.03    0.18 ^ _1815_/Y (sg13g2_inv_1)
   0.03    0.21 v _1818_/Y (sg13g2_nor2_1)
   0.00    0.21 v simon1.score1.active_digit$_SDFF_PP0_/D (sg13g2_dfrbp_1)
           0.21   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ simon1.score1.active_digit$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
  -0.04   -0.04   library hold time
          -0.04   data required time
---------------------------------------------------------
          -0.04   data required time
          -0.21   data arrival time
---------------------------------------------------------
           0.24   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
3.3589

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
6.9183

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
205.969216

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.77e-04   3.34e-06   8.79e-08   9.80e-04  95.7%
Combinational          2.34e-05   2.07e-05   1.63e-07   4.42e-05   4.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.00e-03   2.40e-05   2.51e-07   1.02e-03 100.0%
                          97.6%       2.3%       0.0%
