;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-122
	SPL <121, 306
	MOV -7, <-20
	MOV -7, <-20
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	JMZ @270, @1
	ADD @-127, 100
	SPL 0, <0
	SUB 30, 9
	SPL -7, @-20
	SPL -207, @-120
	SPL 0, <-22
	SPL 0, <-22
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SPL <127, 106
	SUB @-127, 100
	SPL <127, 106
	SPL 0, <0
	ADD @130, 9
	SUB 30, 9
	SLT 20, @12
	ADD @130, 9
	ADD @130, 9
	SPL 0, <0
	SUB #12, @206
	MOV 1, <20
	ADD @130, 9
	SUB <0, @2
	SUB -7, <-122
	SUB -7, <-122
	SLT 210, 30
	SLT 210, 30
	CMP -207, <-120
	SUB <0, @2
	SPL 0, <-22
	SPL 0, <-22
	SUB <0, @2
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	MOV -1, <-20
