local: https://raw.githubusercontent.com/pine64/OpenPineBuds/533d01aee617f24dfe9cda124fbb20b6efbe2f73/platform/hal/best2300p/hal_dmacfg_best2300p.h
remote: https://raw.githubusercontent.com/OneDeuxTriSeiGo/device_soc_bestechnic/c0502a1345f2f5b7ffc7f38b5374be0fcb42a487/bes2600/liteos_m/sdk/bsp/platform/hal/best2003/hal_dmacfg_best2003.h
diff -sw local remote
---

1c1,5
< /***************************************************************************
---
> /*
>  * Copyright (c) 2021 Bestechnic (Shanghai) Co., Ltd. All rights reserved.
>  * Licensed under the Apache License, Version 2.0 (the "License");
>  * you may not use this file except in compliance with the License.
>  * You may obtain a copy of the License at
3,4c7
<  * Copyright 2015-2019 BES.
<  * All rights reserved. All unpublished rights reserved.
---
>  *     http://www.apache.org/licenses/LICENSE-2.0
6,17c9,16
<  * No part of this work may be used or reproduced in any form or by any
<  * means, or stored in a database or retrieval system, without prior written
<  * permission of BES.
<  *
<  * Use of this work is governed by a license granted by BES.
<  * This work contains confidential and proprietary information of
<  * BES. which is protected by copyright, trade secret,
<  * trademark and other intellectual property rights.
<  *
<  ****************************************************************************/
< #ifndef __HAL_DMACFG_BEST2300P_H__
< #define __HAL_DMACFG_BEST2300P_H__
---
>  * Unless required by applicable law or agreed to in writing, software
>  * distributed under the License is distributed on an "AS IS" BASIS,
>  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
>  * See the License for the specific language governing permissions and
>  * limitations under the License.
>  */
> #ifndef __HAL_DMACFG_BEST2003_H__
> #define __HAL_DMACFG_BEST2003_H__
28c27,31
< static const uint32_t audma_fifo_addr[AUDMA_PERIPH_NUM] = {
---
> static const uint32_t bes2003_gpdma_fifo_addr[AUDMA_PERIPH_NUM] = {
> #ifdef NUTTX_BUILD
>     I2S0_BASE + 0x200,      // I2S0 RX
>     I2S0_BASE + 0x240,      // I2S0 TX
> #else
31c34
< #ifdef CODEC_DSD
---
> #endif
33a37,42
>     CODEC_BASE + 0x058,     // CODEC TX2
> #ifdef AF_DEVICE_I2S
>     I2S1_BASE + 0x200,      // I2S0 RX
>     I2S1_BASE + 0x240,      // I2S0 TX
>     I2S0_BASE + 0x200,      // I2S0 RX
>     I2S0_BASE + 0x240,      // I2S0 TX
34a44,49
>     I2C1_BASE + 0x010,      // I2C1 RX
>     I2C1_BASE + 0x010,      // I2C1 TX
>     SPI_BASE + 0x008,       // SPI RX
>     SPI_BASE + 0x008,       // SPI TX
> #endif
>     SDMMC_BASE + 0x200,     // SDMMC
37,49c52,55
< #endif
<     I2S0_BASE + 0x200,      // I2S0 RX
<     I2S0_BASE + 0x240,      // I2S0 TX
<     0,                      // FIR RX
<     0,                      // FIR TX
<     SPDIF0_BASE + 0x1C0,    // SPDIF0 RX
<     SPDIF0_BASE + 0x1C8,    // SPDIF0 TX
<     CODEC_BASE + 0x03C,     // IIR RX
<     CODEC_BASE + 0x03C,     // IIR TX
<     BTDUMP_BASE + 0x34,     // BTDUMP
<     CODEC_BASE + 0x038,     // MC RX
<     I2S1_BASE + 0x200,      // I2S1 RX
<     I2S1_BASE + 0x240,      // I2S1 TX
---
>     UART2_BASE + 0x000,     // UART2 RX
>     UART2_BASE + 0x000,     // UART2 TX
>     UART1_BASE + 0x000,     // UART1 RX
>     UART1_BASE + 0x000,     // UART1 TX
52c58,62
< static const enum HAL_DMA_PERIPH_T audma_fifo_periph[AUDMA_PERIPH_NUM] = {
---
> static const enum HAL_DMA_PERIPH_T bes2003_gpdma_fifo_periph[AUDMA_PERIPH_NUM] = {
> #ifdef NUTTX_BUILD
>     HAL_AUDMA_I2S0_RX,
>     HAL_AUDMA_I2S0_TX,
> #else
55c65
< #ifdef CODEC_DSD
---
> #endif
58,61c68,69
< #else
<     HAL_AUDMA_BTPCM_RX,
<     HAL_AUDMA_BTPCM_TX,
< #endif
---
>     HAL_DMA_PERIPH_NULL,
> #ifdef AF_DEVICE_I2S
64,71d71
<     HAL_AUDMA_FIR_RX,
<     HAL_AUDMA_FIR_TX,
<     HAL_AUDMA_SPDIF0_RX,
<     HAL_AUDMA_SPDIF0_TX,
<     HAL_AUDMA_IIR_RX,
<     HAL_AUDMA_IIR_TX,
<     HAL_AUDMA_BTDUMP,
<     HAL_AUDMA_MC_RX,
73a74,86
> #else
>     HAL_GPDMA_I2C1_RX,
>     HAL_GPDMA_I2C1_TX,
>     HAL_GPDMA_SPI_RX,
>     HAL_GPDMA_SPI_TX,
> #endif
>     HAL_GPDMA_SDMMC,
>     HAL_AUDMA_BTPCM_RX,
>     HAL_AUDMA_BTPCM_TX,
>     HAL_GPDMA_UART2_RX,
>     HAL_GPDMA_UART2_TX,
>     HAL_GPDMA_UART1_RX,
>     HAL_GPDMA_UART1_TX,
76,84c89,93
< static const uint32_t gpdma_fifo_addr[GPDMA_PERIPH_NUM] = {
<     FLASH_CTRL_BASE + 0x008, // FLASH CTRL
<     SDMMC_BASE + 0x200,     // SDMMC
<     I2C0_BASE + 0x010,      // I2C0 RX
<     I2C0_BASE + 0x010,      // I2C0 TX
<     SPI_BASE + 0x008,       // SPI RX
<     SPI_BASE + 0x008,       // SPI TX
<     SPILCD_BASE + 0x008,    // SPILCD RX
<     SPILCD_BASE + 0x008,    // SPILCD TX
---
> static const uint32_t bes2003_audma_fifo_addr[GPDMA_PERIPH_NUM] = {
>     CODEC_BASE + 0x01C,     // CODEC RX
>     CODEC_BASE + 0x01C,     // CODEC TX
>     IRDA_BASE + 0x000,      // IR RX
>     IRDA_BASE + 0x004,      // IR TX
87,90d95
<     UART1_BASE + 0x000,     // UART1 RX
<     UART1_BASE + 0x000,     // UART1 TX
<     I2C1_BASE + 0x010,      // I2C1 RX
<     I2C1_BASE + 0x010,      // I2C1 TX
92a98,117
> #ifndef SPILCD_DMA_ENABLE
>     BTDUMP_BASE + 0x34,     // BTDUMP
>     0,                      // NULL
> #else
>     SPILCD_BASE + 0x008,    // SPILCD RX
>     SPILCD_BASE + 0x008,    // SPILCD TX
> #endif
> #ifdef AF_DEVICE_I2S
>     I2S0_BASE + 0x200,      // I2S0 RX
>     I2S0_BASE + 0x240,      // I2S0 TX
>     I2S1_BASE + 0x200,      // I2S1 RX
>     I2S1_BASE + 0x240,      // I2S1 TX
> #else
>     BTPCM_BASE + 0x1C0,     // BTPCM RX
>     BTPCM_BASE + 0x1C8,     // BTPCM TX
>     UART1_BASE + 0x000,     // UART1 RX
>     UART1_BASE + 0x000,     // UART1 TX
> #endif
>     FLASH_CTRL_BASE + 0x008,// FLASH0
>     FLASH1_CTRL_BASE + 0x008,// FLASH0
95,103c120,124
< static const enum HAL_DMA_PERIPH_T gpdma_fifo_periph[GPDMA_PERIPH_NUM] = {
<     HAL_GPDMA_FLASH_TX,
<     HAL_GPDMA_SDMMC,
<     HAL_GPDMA_I2C0_RX,
<     HAL_GPDMA_I2C0_TX,
<     HAL_GPDMA_SPI_RX,
<     HAL_GPDMA_SPI_TX,
<     HAL_GPDMA_SPILCD_RX,
<     HAL_GPDMA_SPILCD_TX,
---
> static const enum HAL_DMA_PERIPH_T bes2003_audma_fifo_periph[GPDMA_PERIPH_NUM] = {
>     HAL_AUDMA_CODEC_RX,
>     HAL_AUDMA_CODEC_TX,
>     HAL_GPDMA_IR_RX,
>     HAL_GPDMA_IR_TX,
106,109d126
<     HAL_GPDMA_UART1_RX,
<     HAL_GPDMA_UART1_TX,
<     HAL_GPDMA_I2C1_RX,
<     HAL_GPDMA_I2C1_TX,
111a129,148
> #ifndef SPILCD_DMA_ENABLE
>     HAL_AUDMA_BTDUMP,
>     HAL_DMA_PERIPH_NULL,
> #else
>     HAL_GPDMA_SPILCD_RX,
>     HAL_GPDMA_SPILCD_TX,
> #endif
> #ifdef AF_DEVICE_I2S
>     HAL_AUDMA_I2S0_RX,      // I2S0 RX
>     HAL_AUDMA_I2S0_TX,      // I2S0 TX
>     HAL_AUDMA_I2S1_RX,
>     HAL_AUDMA_I2S1_TX,
> #else
>     HAL_AUDMA_BTPCM_RX,
>     HAL_AUDMA_BTPCM_TX,
>     HAL_GPDMA_UART1_RX,
>     HAL_GPDMA_UART1_TX,
> #endif
>     HAL_GPDMA_FLASH0,
>     HAL_GPDMA_FLASH1,
112a150,166
> 
> #ifndef DSP_USE_GPDMA
> #define audma_fifo_addr bes2003_audma_fifo_addr
> #define audma_fifo_periph bes2003_audma_fifo_periph
> #define gpdma_fifo_addr bes2003_gpdma_fifo_addr
> #define gpdma_fifo_periph bes2003_gpdma_fifo_periph
> #else
> #ifdef CHIP_BEST2003_DSP
> //A7 use GPDMA
> #define audma_fifo_addr bes2003_gpdma_fifo_addr
> #define audma_fifo_periph bes2003_gpdma_fifo_periph
> #else
> //MCU use AUDMA
> #define audma_fifo_addr bes2003_audma_fifo_addr
> #define audma_fifo_periph bes2003_audma_fifo_periph
> #endif
> #endif
