Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug 14 19:58:02 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s50
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    63 |
|    Minimum number of control sets                        |    63 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   169 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    63 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     3 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           19 |
| No           | No                    | Yes                    |               7 |            6 |
| No           | Yes                   | No                     |             442 |          130 |
| Yes          | No                    | No                     |             167 |           60 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |             548 |          159 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|         Clock Signal         |                                                          Enable Signal                                                          |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/tx_i_1_n_0                                                                          | rgb_lightshow_0/lclk_rst                                  |                1 |              1 |
|  lclk_mmcm_0/inst/clk_100MHZ | WVB_READER/RD_CTRL/FSM_sequential_fsm[3]_i_1_n_0                                                                                | rgb_lightshow_0/lclk_rst                                  |                2 |              4 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[11]_i_1_n_0                                                                    | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                1 |              4 |
|  lclk_mmcm_0/inst/clk_100MHZ | led_kr/y_reg[3]_i_2_n_0                                                                                                         | led_kr/y[3]_i_1_n_0                                       |                1 |              4 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm[4]_i_2_n_0                                                                | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                3 |              5 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/cur_state[4]_i_2_n_0                                                                         | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/cur_state[4]_i_1_n_0   |                1 |              5 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/CRSM_0/E[0]                                                                                                              |                                                           |                2 |              5 |
|  lclk_mmcm_0/inst/clk_100MHZ |                                                                                                                                 | XDOM_0/wvb_reader_enable_reg_0                            |                2 |              6 |
|  lclk_mmcm_0/inst/clk_100MHZ | lclk_mmcm_0/inst/locked                                                                                                         |                                                           |                3 |              6 |
|  lclk_mmcm_0/inst/clk_100MHZ | WFM_ACQ_0/WVB/PTB/sel                                                                                                           | XDOM_0/SR[0]                                              |                1 |              6 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/CRSM_0/y_wr_reg_4                                                                                                        |                                                           |                3 |              7 |
|  lclk_mmcm_0/inst/clk_100MHZ | WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0] | XDOM_0/SR[0]                                              |                3 |              8 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_wr_data[7]_i_1_n_0                                                                     | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                3 |              8 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_wr_data[15]_i_1_n_0                                                                    | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                2 |              8 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[7]_i_1_n_0                                                                     | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                2 |              8 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/len[7]_i_1_n_0                                                                               | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                3 |              8 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/len[15]_i_1_n_0                                                                              | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                5 |              8 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/crc_in[7]_i_1_n_0                                                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                2 |              8 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/crc_in[15]_i_1_n_0                                                                           | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                1 |              8 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data[7]_i_1_n_0                                                             | rgb_lightshow_0/lclk_rst                                  |                3 |              8 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/crc_en_0                                                                                     | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                2 |              8 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/shift_reg_0                                                                         | rgb_lightshow_0/lclk_rst                                  |                2 |              8 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/CRSM_0/y_wr_reg_0[0]                                                                                                     |                                                           |                2 |              8 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/uart_rsp_data[7]_i_1_n_0                                                                     | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                4 |              9 |
|  lclk_mmcm_0/inst/clk_100MHZ | WVB_READER/RD_CTRL/dpram_a[9]_i_1_n_0                                                                                           | rgb_lightshow_0/lclk_rst                                  |                3 |             10 |
|  lclk_mmcm_0/inst/clk_100MHZ |                                                                                                                                 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                9 |             10 |
|  lclk_mmcm_0/inst/clk_100MHZ | WVB_READER/RD_CTRL/E[0]                                                                                                         | XDOM_0/wvb_reader_enable_reg_0                            |                5 |             11 |
|  lclk_mmcm_0/inst/clk_100MHZ | WVB_READER/RD_CTRL/dpram_len[11]_i_1__1_n_0                                                                                     | rgb_lightshow_0/lclk_rst                                  |                4 |             11 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/CRSM_0/y_wr_reg_1[0]                                                                                                     |                                                           |                4 |             12 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/CRSM_0/y_wr_reg_3[0]                                                                                                     |                                                           |                3 |             12 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/CRSM_0/y_wr_reg_2[0]                                                                                                     |                                                           |                3 |             12 |
|  lclk_mmcm_0/inst/clk_100MHZ | WVB_READER/RD_CTRL/wvb_rddone                                                                                                   | XDOM_0/SR[0]                                              |                4 |             12 |
|  lclk_mmcm_0/inst/clk_100MHZ | WVB_READER/RD_CTRL/wvb_rddone_reg_0[0]                                                                                          | XDOM_0/SR[0]                                              |                4 |             12 |
|  lclk_mmcm_0/inst/clk_100MHZ | WVB_READER/E[0]                                                                                                                 | rgb_lightshow_0/lclk_rst                                  |                4 |             12 |
|  lclk_mmcm_0/inst/clk_100MHZ | WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/wvb_wr_addr0                                                                                  | XDOM_0/cnt0                                               |                3 |             12 |
|  lclk_mmcm_0/inst/clk_100MHZ | WFM_ACQ_0/WVB/WR_CTRL/sot_cnt_0                                                                                                 | XDOM_0/cnt0                                               |                3 |             12 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/CRSM_0/y_adr[11]_i_1_n_0                                                                                                 | rgb_lightshow_0/lclk_rst                                  |                2 |             12 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/CRSM_0/y_wr_reg_5[0]                                                                                                     |                                                           |                6 |             15 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/CRSM_0/y_wr_reg_6[0]                                                                                                     |                                                           |                5 |             15 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/CRSM_0/y_wr_reg_7[0]                                                                                                     |                                                           |                4 |             15 |
|  lclk_mmcm_0/inst/clk_100MHZ | WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                   | XDOM_0/SR[0]                                              |                4 |             16 |
|  lclk_mmcm_0/inst/clk_100MHZ | WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | XDOM_0/SR[0]                                              |                3 |             16 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/CRSM_0/i_rd_data[15]_i_1_n_0                                                                                             |                                                           |               14 |             16 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/crc_en                                                                                       | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0      |                4 |             16 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/CRSM_0/y_wr_data[15]_i_1_n_0                                                                                             | rgb_lightshow_0/lclk_rst                                  |                2 |             16 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 |                                                           |                5 |             22 |
|  lclk_mmcm_0/inst/clk_100MHZ | XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                 |                                                           |                6 |             22 |
|  lclk_mmcm_0/inst/clk_100MHZ | WFM_ACQ_0/WVB/WR_CTRL/cnt_1                                                                                                     | XDOM_0/cnt0                                               |                6 |             32 |
|  lclk_mmcm_0/inst/clk_100MHZ |                                                                                                                                 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt[0]_i_1_n_0 |                8 |             32 |
|  lclk_mmcm_0/inst/clk_100MHZ |                                                                                                                                 | led_kr/cnt[0]_i_1__8_n_0                                  |                8 |             32 |
|  lclk_mmcm_0/inst/clk_100MHZ | WVB_READER/RD_CTRL/dpram_data[31]_i_1_n_0                                                                                       | rgb_lightshow_0/lclk_rst                                  |               13 |             32 |
|  lclk_mmcm_0/inst/clk_100MHZ | WVB_READER/RD_CTRL/wait_cnt_0                                                                                                   | rgb_lightshow_0/lclk_rst                                  |                7 |             32 |
|  lclk_mmcm_0/inst/clk_100MHZ |                                                                                                                                 | rgb_0/blue_0/cnt[0]_i_1__3_n_0                            |                9 |             33 |
|  lclk_mmcm_0/inst/clk_100MHZ |                                                                                                                                 | rgb_1/red_0/cnt[0]_i_1__4_n_0                             |                9 |             33 |
|  lclk_mmcm_0/inst/clk_100MHZ |                                                                                                                                 | rgb_1/green_0/cnt[0]_i_1__5_n_0                           |                9 |             33 |
|  lclk_mmcm_0/inst/clk_100MHZ |                                                                                                                                 | rgb_1/blue_0/cnt[0]_i_1__6_n_0                            |                9 |             33 |
|  lclk_mmcm_0/inst/clk_100MHZ |                                                                                                                                 | rgb_0/red_0/cnt[0]_i_1__1_n_0                             |                9 |             33 |
|  lclk_mmcm_0/inst/clk_100MHZ |                                                                                                                                 | rgb_0/green_0/cnt[0]_i_1__2_n_0                           |                9 |             33 |
|  lclk_mmcm_0/inst/clk_100MHZ |                                                                                                                                 |                                                           |               19 |             35 |
|  lclk_mmcm_0/inst/clk_100MHZ |                                                                                                                                 | XDOM_0/SR[0]                                              |               19 |             52 |
|  lclk_mmcm_0/inst/clk_100MHZ | rgb_lightshow_0/incs[31]_i_1_n_0                                                                                                | rgb_lightshow_0/lclk_rst                                  |               22 |             74 |
|  lclk_mmcm_0/inst/clk_100MHZ | WFM_ACQ_0/WVB/WR_CTRL/i_pre_conf                                                                                                | XDOM_0/SR[0]                                              |               28 |            100 |
|  lclk_mmcm_0/inst/clk_100MHZ |                                                                                                                                 | rgb_lightshow_0/lclk_rst                                  |               36 |            119 |
+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


