Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov  3 15:54:02 2020
| Host         : DESKTOP-N9UHTE5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_128_timing_summary_routed.rpt -pb top_128_timing_summary_routed.pb -rpx top_128_timing_summary_routed.rpx -warn_on_violation
| Design       : top_128
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: I_qspi_clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: dac_instance/inst/inst/Clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: dac_instance/inst/inst/Is_Odd_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: dac_instance/inst/inst/flag_reg/Q (HIGH)

 There are 3815 register/latch pins with no clock driven by root clock pin: fir_instance/your_instance_name/inst/Clk_reg/Q (HIGH)

 There are 3815 register/latch pins with no clock driven by root clock pin: fir_instance/your_instance_name/inst/Is_Odd_reg/Q (HIGH)

 There are 3815 register/latch pins with no clock driven by root clock pin: fir_instance/your_instance_name/inst/flag_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart/clk_div/Clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart/clk_div/Is_Odd_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart/clk_div/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7794 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.897        0.000                      0                  926        0.094        0.000                      0                  926        0.483        0.000                       0                   504  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
HDMI/clk_10/inst/clk_in1                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                    {0.000 6.596}        13.193          75.798          
    CLKFBIN                             {0.000 6.596}        13.193          75.798          
    HDMI/Mini_HDMI_Driver/U0/SerialClk  {0.000 1.319}        2.639           378.992         
    PixelClkIO                          {0.000 6.596}        13.193          75.798          
    SerialClkIO                         {0.000 1.319}        2.639           378.992         
  clkfbout_clk_wiz_0                    {0.000 25.000}       50.000          20.000          
sys_clk_pin                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HDMI/clk_10/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            7.026        0.000                      0                  603        0.094        0.000                      0                  603        3.596        0.000                       0                   321  
    CLKFBIN                                                                                                                                                                11.944        0.000                       0                     2  
    PixelClkIO                                                                                                                                                             11.038        0.000                       0                    10  
    SerialClkIO                                                                                                                                                             0.483        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  
sys_clk_pin                     1.897        0.000                      0                  281        0.264        0.000                      0                  281        4.500        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  PixelClkIO                8.036        0.000                      0                   38        0.177        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       11.568        0.000                      0                    4        0.456        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HDMI/clk_10/inst/clk_in1
  To Clock:  HDMI/clk_10/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HDMI/clk_10/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HDMI/clk_10/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/flg_trigger_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 1.282ns (22.301%)  route 4.466ns (77.699%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 14.695 - 13.193 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.610     1.610    HDMI/Driver_ADC_0/clk_out1
    SLICE_X25Y20         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.456     2.066 f  HDMI/Driver_ADC_0/adc_data_i_reg[3]/Q
                         net (fo=7, routed)           2.582     4.648    HDMI/Driver_ADC_0/adc_data_i[3]
    SLICE_X25Y8          LUT2 (Prop_lut2_I1_O)        0.124     4.772 r  HDMI/Driver_ADC_0/flg_trigger2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.772    HDMI/Driver_ADC_0/flg_trigger2_carry_i_7_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.322 r  HDMI/Driver_ADC_0/flg_trigger2_carry/CO[3]
                         net (fo=1, routed)           1.253     6.575    HDMI/Driver_ADC_0/flg_trigger2
    SLICE_X25Y4          LUT4 (Prop_lut4_I0_O)        0.152     6.727 r  HDMI/Driver_ADC_0/flg_trigger[0]_i_1/O
                         net (fo=1, routed)           0.632     7.359    HDMI/Driver_ADC_0/flg_trigger[0]_i_1_n_0
    SLICE_X23Y4          FDCE                                         r  HDMI/Driver_ADC_0/flg_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.502    14.695    HDMI/Driver_ADC_0/clk_out1
    SLICE_X23Y4          FDCE                                         r  HDMI/Driver_ADC_0/flg_trigger_reg[0]/C
                         clock pessimism              0.075    14.770    
                         clock uncertainty           -0.116    14.654    
    SLICE_X23Y4          FDCE (Setup_fdce_C_D)       -0.269    14.385    HDMI/Driver_ADC_0/flg_trigger_reg[0]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.320ns (26.516%)  route 3.658ns (73.484%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 14.774 - 13.193 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.699     1.699    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X35Y1          FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456     2.155 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           1.035     3.191    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X36Y1          LUT5 (Prop_lut5_I2_O)        0.154     3.345 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=6, routed)           0.703     4.047    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X36Y1          LUT5 (Prop_lut5_I1_O)        0.352     4.399 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_5__1/O
                         net (fo=7, routed)           1.119     5.518    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_5__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I0_O)        0.358     5.876 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.802     6.677    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X37Y2          FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.581    14.774    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y2          FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.075    14.849    
                         clock uncertainty           -0.116    14.733    
    SLICE_X37Y2          FDRE (Setup_fdre_C_D)       -0.313    14.420    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 HDMI/HDMI0/hsync_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/HDMI0/set_x_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 2.706ns (50.995%)  route 2.600ns (49.005%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 14.697 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.620     1.620    HDMI/HDMI0/clk_out1
    SLICE_X21Y0          FDCE                                         r  HDMI/HDMI0/hsync_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  HDMI/HDMI0/hsync_cnt_reg[2]/Q
                         net (fo=8, routed)           0.991     3.068    HDMI/HDMI0/hsync_cnt_reg[2]
    SLICE_X23Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.192 r  HDMI/HDMI0/set_x_o1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.192    HDMI/HDMI0/set_x_o1_carry_i_6_n_0
    SLICE_X23Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.742 r  HDMI/HDMI0/set_x_o1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.742    HDMI/HDMI0/set_x_o1_carry_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.981 f  HDMI/HDMI0/set_x_o1_carry__0/O[2]
                         net (fo=18, routed)          1.211     5.192    HDMI/HDMI0/set_x_o1_carry__0_n_5
    SLICE_X29Y0          LUT1 (Prop_lut1_I0_O)        0.302     5.494 r  HDMI/HDMI0/set_x_o[3]_i_2/O
                         net (fo=1, routed)           0.398     5.892    HDMI/HDMI0/set_x_o[3]_i_2_n_0
    SLICE_X28Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.487 r  HDMI/HDMI0/set_x_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.487    HDMI/HDMI0/set_x_o_reg[3]_i_1_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.604 r  HDMI/HDMI0/set_x_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.604    HDMI/HDMI0/set_x_o_reg[7]_i_1_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.927 r  HDMI/HDMI0/set_x_o_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.927    HDMI/HDMI0/set_x_o_reg[10]_i_1_n_6
    SLICE_X28Y2          FDCE                                         r  HDMI/HDMI0/set_x_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.504    14.697    HDMI/HDMI0/clk_out1
    SLICE_X28Y2          FDCE                                         r  HDMI/HDMI0/set_x_o_reg[9]/C
                         clock pessimism              0.075    14.772    
                         clock uncertainty           -0.116    14.656    
    SLICE_X28Y2          FDCE (Setup_fdce_C_D)        0.109    14.765    HDMI/HDMI0/set_x_o_reg[9]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  7.838    

Slack (MET) :             7.887ns  (required time - arrival time)
  Source:                 HDMI/HDMI0/hsync_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/HDMI0/vsync_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 1.815ns (34.815%)  route 3.398ns (65.185%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 14.699 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.620     1.620    HDMI/HDMI0/clk_out1
    SLICE_X21Y2          FDCE                                         r  HDMI/HDMI0/hsync_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  HDMI/HDMI0/hsync_cnt_reg[9]/Q
                         net (fo=8, routed)           1.592     3.669    HDMI/HDMI0/hsync_cnt_reg[9]
    SLICE_X26Y0          LUT3 (Prop_lut3_I2_O)        0.124     3.793 r  HDMI/HDMI0/vsync_cnt2_carry_i_1/O
                         net (fo=1, routed)           0.000     3.793    HDMI/HDMI0/vsync_cnt2_carry_i_1_n_0
    SLICE_X26Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.169 f  HDMI/HDMI0/vsync_cnt2_carry/CO[3]
                         net (fo=28, routed)          1.806     5.975    HDMI/HDMI0/vsync_cnt21_out
    SLICE_X31Y2          LUT3 (Prop_lut3_I0_O)        0.124     6.099 r  HDMI/HDMI0/vsync_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     6.099    HDMI/HDMI0/vsync_cnt[4]_i_2_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.500 r  HDMI/HDMI0/vsync_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.500    HDMI/HDMI0/vsync_cnt_reg[4]_i_1_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.834 r  HDMI/HDMI0/vsync_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.834    HDMI/HDMI0/vsync_cnt_reg[8]_i_1_n_6
    SLICE_X31Y3          FDCE                                         r  HDMI/HDMI0/vsync_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.506    14.699    HDMI/HDMI0/clk_out1
    SLICE_X31Y3          FDCE                                         r  HDMI/HDMI0/vsync_cnt_reg[9]/C
                         clock pessimism              0.075    14.774    
                         clock uncertainty           -0.116    14.658    
    SLICE_X31Y3          FDCE (Setup_fdce_C_D)        0.062    14.720    HDMI/HDMI0/vsync_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                  7.887    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 HDMI/HDMI0/hsync_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/HDMI0/vsync_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.794ns (34.552%)  route 3.398ns (65.448%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 14.699 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.620     1.620    HDMI/HDMI0/clk_out1
    SLICE_X21Y2          FDCE                                         r  HDMI/HDMI0/hsync_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  HDMI/HDMI0/hsync_cnt_reg[9]/Q
                         net (fo=8, routed)           1.592     3.669    HDMI/HDMI0/hsync_cnt_reg[9]
    SLICE_X26Y0          LUT3 (Prop_lut3_I2_O)        0.124     3.793 r  HDMI/HDMI0/vsync_cnt2_carry_i_1/O
                         net (fo=1, routed)           0.000     3.793    HDMI/HDMI0/vsync_cnt2_carry_i_1_n_0
    SLICE_X26Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.169 f  HDMI/HDMI0/vsync_cnt2_carry/CO[3]
                         net (fo=28, routed)          1.806     5.975    HDMI/HDMI0/vsync_cnt21_out
    SLICE_X31Y2          LUT3 (Prop_lut3_I0_O)        0.124     6.099 r  HDMI/HDMI0/vsync_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     6.099    HDMI/HDMI0/vsync_cnt[4]_i_2_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.500 r  HDMI/HDMI0/vsync_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.500    HDMI/HDMI0/vsync_cnt_reg[4]_i_1_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.813 r  HDMI/HDMI0/vsync_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.813    HDMI/HDMI0/vsync_cnt_reg[8]_i_1_n_4
    SLICE_X31Y3          FDCE                                         r  HDMI/HDMI0/vsync_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.506    14.699    HDMI/HDMI0/clk_out1
    SLICE_X31Y3          FDCE                                         r  HDMI/HDMI0/vsync_cnt_reg[11]/C
                         clock pessimism              0.075    14.774    
                         clock uncertainty           -0.116    14.658    
    SLICE_X31Y3          FDCE (Setup_fdce_C_D)        0.062    14.720    HDMI/HDMI0/vsync_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  7.908    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 HDMI/HDMI0/hsync_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/HDMI0/set_x_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 2.622ns (50.207%)  route 2.600ns (49.793%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 14.697 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.620     1.620    HDMI/HDMI0/clk_out1
    SLICE_X21Y0          FDCE                                         r  HDMI/HDMI0/hsync_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  HDMI/HDMI0/hsync_cnt_reg[2]/Q
                         net (fo=8, routed)           0.991     3.068    HDMI/HDMI0/hsync_cnt_reg[2]
    SLICE_X23Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.192 r  HDMI/HDMI0/set_x_o1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.192    HDMI/HDMI0/set_x_o1_carry_i_6_n_0
    SLICE_X23Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.742 r  HDMI/HDMI0/set_x_o1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.742    HDMI/HDMI0/set_x_o1_carry_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.981 f  HDMI/HDMI0/set_x_o1_carry__0/O[2]
                         net (fo=18, routed)          1.211     5.192    HDMI/HDMI0/set_x_o1_carry__0_n_5
    SLICE_X29Y0          LUT1 (Prop_lut1_I0_O)        0.302     5.494 r  HDMI/HDMI0/set_x_o[3]_i_2/O
                         net (fo=1, routed)           0.398     5.892    HDMI/HDMI0/set_x_o[3]_i_2_n_0
    SLICE_X28Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.487 r  HDMI/HDMI0/set_x_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.487    HDMI/HDMI0/set_x_o_reg[3]_i_1_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.604 r  HDMI/HDMI0/set_x_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.604    HDMI/HDMI0/set_x_o_reg[7]_i_1_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.843 r  HDMI/HDMI0/set_x_o_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.843    HDMI/HDMI0/set_x_o_reg[10]_i_1_n_5
    SLICE_X28Y2          FDCE                                         r  HDMI/HDMI0/set_x_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.504    14.697    HDMI/HDMI0/clk_out1
    SLICE_X28Y2          FDCE                                         r  HDMI/HDMI0/set_x_o_reg[10]/C
                         clock pessimism              0.075    14.772    
                         clock uncertainty           -0.116    14.656    
    SLICE_X28Y2          FDCE (Setup_fdce_C_D)        0.109    14.765    HDMI/HDMI0/set_x_o_reg[10]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             7.942ns  (required time - arrival time)
  Source:                 HDMI/HDMI0/hsync_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/HDMI0/set_x_o_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 2.602ns (50.015%)  route 2.600ns (49.985%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 14.697 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.620     1.620    HDMI/HDMI0/clk_out1
    SLICE_X21Y0          FDCE                                         r  HDMI/HDMI0/hsync_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  HDMI/HDMI0/hsync_cnt_reg[2]/Q
                         net (fo=8, routed)           0.991     3.068    HDMI/HDMI0/hsync_cnt_reg[2]
    SLICE_X23Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.192 r  HDMI/HDMI0/set_x_o1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.192    HDMI/HDMI0/set_x_o1_carry_i_6_n_0
    SLICE_X23Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.742 r  HDMI/HDMI0/set_x_o1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.742    HDMI/HDMI0/set_x_o1_carry_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.981 f  HDMI/HDMI0/set_x_o1_carry__0/O[2]
                         net (fo=18, routed)          1.211     5.192    HDMI/HDMI0/set_x_o1_carry__0_n_5
    SLICE_X29Y0          LUT1 (Prop_lut1_I0_O)        0.302     5.494 r  HDMI/HDMI0/set_x_o[3]_i_2/O
                         net (fo=1, routed)           0.398     5.892    HDMI/HDMI0/set_x_o[3]_i_2_n_0
    SLICE_X28Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.487 r  HDMI/HDMI0/set_x_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.487    HDMI/HDMI0/set_x_o_reg[3]_i_1_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.604 r  HDMI/HDMI0/set_x_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.604    HDMI/HDMI0/set_x_o_reg[7]_i_1_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.823 r  HDMI/HDMI0/set_x_o_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.823    HDMI/HDMI0/set_x_o_reg[10]_i_1_n_7
    SLICE_X28Y2          FDCE                                         r  HDMI/HDMI0/set_x_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.504    14.697    HDMI/HDMI0/clk_out1
    SLICE_X28Y2          FDCE                                         r  HDMI/HDMI0/set_x_o_reg[8]/C
                         clock pessimism              0.075    14.772    
                         clock uncertainty           -0.116    14.656    
    SLICE_X28Y2          FDCE (Setup_fdce_C_D)        0.109    14.765    HDMI/HDMI0/set_x_o_reg[8]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  7.942    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 HDMI/HDMI0/hsync_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/HDMI0/set_x_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 2.589ns (49.890%)  route 2.600ns (50.110%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 14.697 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.620     1.620    HDMI/HDMI0/clk_out1
    SLICE_X21Y0          FDCE                                         r  HDMI/HDMI0/hsync_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  HDMI/HDMI0/hsync_cnt_reg[2]/Q
                         net (fo=8, routed)           0.991     3.068    HDMI/HDMI0/hsync_cnt_reg[2]
    SLICE_X23Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.192 r  HDMI/HDMI0/set_x_o1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.192    HDMI/HDMI0/set_x_o1_carry_i_6_n_0
    SLICE_X23Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.742 r  HDMI/HDMI0/set_x_o1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.742    HDMI/HDMI0/set_x_o1_carry_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.981 f  HDMI/HDMI0/set_x_o1_carry__0/O[2]
                         net (fo=18, routed)          1.211     5.192    HDMI/HDMI0/set_x_o1_carry__0_n_5
    SLICE_X29Y0          LUT1 (Prop_lut1_I0_O)        0.302     5.494 r  HDMI/HDMI0/set_x_o[3]_i_2/O
                         net (fo=1, routed)           0.398     5.892    HDMI/HDMI0/set_x_o[3]_i_2_n_0
    SLICE_X28Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.487 r  HDMI/HDMI0/set_x_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.487    HDMI/HDMI0/set_x_o_reg[3]_i_1_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.810 r  HDMI/HDMI0/set_x_o_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.810    HDMI/HDMI0/set_x_o_reg[7]_i_1_n_6
    SLICE_X28Y1          FDCE                                         r  HDMI/HDMI0/set_x_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.504    14.697    HDMI/HDMI0/clk_out1
    SLICE_X28Y1          FDCE                                         r  HDMI/HDMI0/set_x_o_reg[5]/C
                         clock pessimism              0.075    14.772    
                         clock uncertainty           -0.116    14.656    
    SLICE_X28Y1          FDCE (Setup_fdce_C_D)        0.109    14.765    HDMI/HDMI0/set_x_o_reg[5]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 HDMI/HDMI0/hsync_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/HDMI0/set_x_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 2.581ns (49.813%)  route 2.600ns (50.187%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 14.697 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.620     1.620    HDMI/HDMI0/clk_out1
    SLICE_X21Y0          FDCE                                         r  HDMI/HDMI0/hsync_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  HDMI/HDMI0/hsync_cnt_reg[2]/Q
                         net (fo=8, routed)           0.991     3.068    HDMI/HDMI0/hsync_cnt_reg[2]
    SLICE_X23Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.192 r  HDMI/HDMI0/set_x_o1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.192    HDMI/HDMI0/set_x_o1_carry_i_6_n_0
    SLICE_X23Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.742 r  HDMI/HDMI0/set_x_o1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.742    HDMI/HDMI0/set_x_o1_carry_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.981 f  HDMI/HDMI0/set_x_o1_carry__0/O[2]
                         net (fo=18, routed)          1.211     5.192    HDMI/HDMI0/set_x_o1_carry__0_n_5
    SLICE_X29Y0          LUT1 (Prop_lut1_I0_O)        0.302     5.494 r  HDMI/HDMI0/set_x_o[3]_i_2/O
                         net (fo=1, routed)           0.398     5.892    HDMI/HDMI0/set_x_o[3]_i_2_n_0
    SLICE_X28Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.487 r  HDMI/HDMI0/set_x_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.487    HDMI/HDMI0/set_x_o_reg[3]_i_1_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.802 r  HDMI/HDMI0/set_x_o_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.802    HDMI/HDMI0/set_x_o_reg[7]_i_1_n_4
    SLICE_X28Y1          FDCE                                         r  HDMI/HDMI0/set_x_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.504    14.697    HDMI/HDMI0/clk_out1
    SLICE_X28Y1          FDCE                                         r  HDMI/HDMI0/set_x_o_reg[7]/C
                         clock pessimism              0.075    14.772    
                         clock uncertainty           -0.116    14.656    
    SLICE_X28Y1          FDCE (Setup_fdce_C_D)        0.109    14.765    HDMI/HDMI0/set_x_o_reg[7]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             7.982ns  (required time - arrival time)
  Source:                 HDMI/HDMI0/hsync_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/HDMI0/vsync_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.720ns (33.605%)  route 3.398ns (66.395%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 14.699 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.620     1.620    HDMI/HDMI0/clk_out1
    SLICE_X21Y2          FDCE                                         r  HDMI/HDMI0/hsync_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDCE (Prop_fdce_C_Q)         0.456     2.076 f  HDMI/HDMI0/hsync_cnt_reg[9]/Q
                         net (fo=8, routed)           1.592     3.669    HDMI/HDMI0/hsync_cnt_reg[9]
    SLICE_X26Y0          LUT3 (Prop_lut3_I2_O)        0.124     3.793 r  HDMI/HDMI0/vsync_cnt2_carry_i_1/O
                         net (fo=1, routed)           0.000     3.793    HDMI/HDMI0/vsync_cnt2_carry_i_1_n_0
    SLICE_X26Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.169 f  HDMI/HDMI0/vsync_cnt2_carry/CO[3]
                         net (fo=28, routed)          1.806     5.975    HDMI/HDMI0/vsync_cnt21_out
    SLICE_X31Y2          LUT3 (Prop_lut3_I0_O)        0.124     6.099 r  HDMI/HDMI0/vsync_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     6.099    HDMI/HDMI0/vsync_cnt[4]_i_2_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.500 r  HDMI/HDMI0/vsync_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.500    HDMI/HDMI0/vsync_cnt_reg[4]_i_1_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.739 r  HDMI/HDMI0/vsync_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.739    HDMI/HDMI0/vsync_cnt_reg[8]_i_1_n_5
    SLICE_X31Y3          FDCE                                         r  HDMI/HDMI0/vsync_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.506    14.699    HDMI/HDMI0/clk_out1
    SLICE_X31Y3          FDCE                                         r  HDMI/HDMI0/vsync_cnt_reg[10]/C
                         clock pessimism              0.075    14.774    
                         clock uncertainty           -0.116    14.658    
    SLICE_X31Y3          FDCE (Setup_fdce_C_D)        0.062    14.720    HDMI/HDMI0/vsync_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  7.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.128%)  route 0.327ns (69.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.556     0.556    HDMI/Driver_ADC_0/clk_out1
    SLICE_X25Y20         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  HDMI/Driver_ADC_0/adc_data_i_reg[5]/Q
                         net (fo=7, routed)           0.327     1.024    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y3          RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.868     0.868    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.930    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.939%)  route 0.330ns (70.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.556     0.556    HDMI/Driver_ADC_0/clk_out1
    SLICE_X25Y20         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  HDMI/Driver_ADC_0/adc_data_i_reg[5]/Q
                         net (fo=7, routed)           0.330     1.027    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y4          RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.862     0.862    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.628    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.924    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.594     0.594    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X33Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDPE (Prop_fdpe_C_Q)         0.141     0.735 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.790    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.864     0.864    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X33Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.270     0.594    
    SLICE_X33Y0          FDPE (Hold_fdpe_C_D)         0.075     0.669    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.585     0.585    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X37Y19         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.726 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.781    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y19         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.854     0.854    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X37Y19         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X37Y19         FDPE (Hold_fdpe_C_D)         0.075     0.660    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.727%)  route 0.368ns (72.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.556     0.556    HDMI/Driver_ADC_0/clk_out1
    SLICE_X25Y20         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  HDMI/Driver_ADC_0/adc_data_i_reg[5]/Q
                         net (fo=7, routed)           0.368     1.064    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y2          RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.872     0.872    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.638    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.934    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.461%)  route 0.372ns (72.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.556     0.556    HDMI/Driver_ADC_0/clk_out1
    SLICE_X25Y20         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  HDMI/Driver_ADC_0/adc_data_i_reg[2]/Q
                         net (fo=7, routed)           0.372     1.069    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y5          RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.865     0.865    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.631    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.927    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/addr_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.553%)  route 0.240ns (59.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.567     0.567    HDMI/Driver_ADC_0/clk_out1
    SLICE_X30Y1          FDRE                                         r  HDMI/Driver_ADC_0/addr_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  HDMI/Driver_ADC_0/addr_rd_reg[1]/Q
                         net (fo=5, routed)           0.240     0.971    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y1          RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.877     0.877    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.624    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.807    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.593     0.593    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y6          FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.087     0.820    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.045     0.865 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.865    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X37Y6          FDSE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.864     0.864    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y6          FDSE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X37Y6          FDSE (Hold_fdse_C_D)         0.092     0.698    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Clock_ADC/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/buff_clk_adc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.298%)  route 0.097ns (40.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.593     0.593    HDMI/Driver_ADC_0/Clock_ADC/inst/clk_100MHz
    SLICE_X32Y3          FDRE                                         r  HDMI/Driver_ADC_0/Clock_ADC/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  HDMI/Driver_ADC_0/Clock_ADC/inst/Clk_reg/Q
                         net (fo=2, routed)           0.097     0.830    HDMI/Driver_ADC_0/Clock_ADC_n_0
    SLICE_X33Y3          FDCE                                         r  HDMI/Driver_ADC_0/buff_clk_adc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.863     0.863    HDMI/Driver_ADC_0/clk_out1
    SLICE_X33Y3          FDCE                                         r  HDMI/Driver_ADC_0/buff_clk_adc_reg[0]/C
                         clock pessimism             -0.257     0.606    
    SLICE_X33Y3          FDCE (Hold_fdce_C_D)         0.057     0.663    HDMI/Driver_ADC_0/buff_clk_adc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 HDMI/video_adc/oscillo_en_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/oscillo_en_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.565     0.565    HDMI/video_adc/CLK
    SLICE_X26Y4          FDCE                                         r  HDMI/video_adc/oscillo_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDCE (Prop_fdce_C_Q)         0.164     0.729 r  HDMI/video_adc/oscillo_en_o_reg/Q
                         net (fo=2, routed)           0.067     0.796    HDMI/Driver_ADC_0/oscillo_en
    SLICE_X26Y4          FDCE                                         r  HDMI/Driver_ADC_0/oscillo_en_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.834     0.834    HDMI/Driver_ADC_0/clk_out1
    SLICE_X26Y4          FDCE                                         r  HDMI/Driver_ADC_0/oscillo_en_i_reg/C
                         clock pessimism             -0.269     0.565    
    SLICE_X26Y4          FDCE (Hold_fdce_C_D)         0.060     0.625    HDMI/Driver_ADC_0/oscillo_en_i_reg
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.596 }
Period(ns):         13.193
Sources:            { HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.193      10.617     RAMB36_X0Y2      HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.193      10.617     RAMB36_X0Y2      HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.193      10.617     RAMB36_X0Y5      HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.193      10.617     RAMB36_X0Y5      HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.193      10.617     RAMB36_X0Y3      HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.193      10.617     RAMB36_X0Y3      HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.193      10.617     RAMB36_X0Y1      HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.193      10.617     RAMB36_X0Y1      HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.193      10.617     RAMB36_X0Y4      HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.193      10.617     RAMB36_X0Y4      HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.193      86.807     MMCME2_ADV_X1Y0  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.193      200.167    MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.596       3.596      MMCME2_ADV_X1Y0  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.596       3.596      MMCME2_ADV_X1Y0  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X32Y3      HDMI/Driver_ADC_0/Clock_ADC/inst/Clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X39Y6      HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X39Y6      HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X39Y7      HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X39Y7      HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X37Y7      HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X36Y18     HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X36Y18     HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.596       3.596      MMCME2_ADV_X1Y0  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.596       3.596      MMCME2_ADV_X1Y0  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X32Y3      HDMI/Driver_ADC_0/Clock_ADC/inst/Clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X39Y7      HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X39Y7      HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X37Y7      HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X32Y11     HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X32Y11     HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X32Y5      HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.596       6.096      SLICE_X33Y5      HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.944ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.596 }
Period(ns):         13.193
Sources:            { HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.193      11.944     MMCME2_ADV_X1Y0  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.193      11.944     MMCME2_ADV_X1Y0  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.193      86.807     MMCME2_ADV_X1Y0  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.193      200.167    MMCME2_ADV_X1Y0  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.596 }
Period(ns):         13.193
Sources:            { HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.193      11.038     BUFGCTRL_X0Y1    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y25     HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y32     HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y31     HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y30     HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y29     HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y28     HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y27     HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y26     HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.193      11.944     MMCME2_ADV_X1Y0  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.193      200.167    MMCME2_ADV_X1Y0  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.319 }
Period(ns):         2.639
Sources:            { HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.639       0.483      BUFGCTRL_X0Y2    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y25     HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y32     HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y31     HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y30     HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y29     HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y28     HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y27     HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y26     HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.639       1.390      MMCME2_ADV_X1Y0  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.639       210.721    MMCME2_ADV_X1Y0  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HDMI/clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    HDMI/clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 uart/clk_div/Count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/clk_div/flag_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.952ns (30.930%)  route 2.126ns (69.070%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 9.856 - 5.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.637     5.154    uart/clk_div/clk_100MHz
    SLICE_X7Y6           FDRE                                         r  uart/clk_div/Count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     5.610 f  uart/clk_div/Count_reg[27]/Q
                         net (fo=4, routed)           0.828     6.438    uart/clk_div/Count_reg[27]
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.124     6.562 r  uart/clk_div/flag_i_9/O
                         net (fo=1, routed)           0.433     6.995    uart/clk_div/flag_i_9_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.119 r  uart/clk_div/flag_i_7/O
                         net (fo=1, routed)           0.401     7.520    uart/clk_div/flag_i_7_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.644 r  uart/clk_div/flag_i_2/O
                         net (fo=2, routed)           0.464     8.108    uart/clk_div/flag_i_2_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I0_O)        0.124     8.232 r  uart/clk_div/flag_i_1/O
                         net (fo=1, routed)           0.000     8.232    uart/clk_div/flag0
    SLICE_X4Y2           FDRE                                         r  uart/clk_div/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886     8.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     8.338 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.518     9.856    uart/clk_div/clk_100MHz
    SLICE_X4Y2           FDRE                                         r  uart/clk_div/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.274    10.130    
                         clock uncertainty           -0.035    10.095    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)        0.034    10.129    uart/clk_div/flag_reg
  -------------------------------------------------------------------
                         required time                         10.129    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 fir_instance/your_instance_name/inst/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/your_instance_name/inst/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.296ns  (logic 0.583ns (25.397%)  route 1.713ns (74.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630    10.147    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X17Y4          FDRE                                         r  fir_instance/your_instance_name/inst/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fir_instance/your_instance_name/inst/Is_Odd_reg/Q
                         net (fo=3, routed)           0.965    11.571    fir_instance/your_instance_name/inst/Is_Odd
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.124    11.695 r  fir_instance/your_instance_name/inst/Count[0]_i_1/O
                         net (fo=32, routed)          0.748    12.443    fir_instance/your_instance_name/inst/Count[0]_i_1_n_0
    SLICE_X15Y2          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.513    14.851    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X15Y2          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[4]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X15Y2          FDRE (Setup_fdre_C_R)       -0.429    14.646    fir_instance/your_instance_name/inst/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -12.443    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 fir_instance/your_instance_name/inst/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/your_instance_name/inst/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.296ns  (logic 0.583ns (25.397%)  route 1.713ns (74.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630    10.147    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X17Y4          FDRE                                         r  fir_instance/your_instance_name/inst/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fir_instance/your_instance_name/inst/Is_Odd_reg/Q
                         net (fo=3, routed)           0.965    11.571    fir_instance/your_instance_name/inst/Is_Odd
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.124    11.695 r  fir_instance/your_instance_name/inst/Count[0]_i_1/O
                         net (fo=32, routed)          0.748    12.443    fir_instance/your_instance_name/inst/Count[0]_i_1_n_0
    SLICE_X15Y2          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.513    14.851    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X15Y2          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[5]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X15Y2          FDRE (Setup_fdre_C_R)       -0.429    14.646    fir_instance/your_instance_name/inst/Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -12.443    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 fir_instance/your_instance_name/inst/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/your_instance_name/inst/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.296ns  (logic 0.583ns (25.397%)  route 1.713ns (74.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630    10.147    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X17Y4          FDRE                                         r  fir_instance/your_instance_name/inst/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fir_instance/your_instance_name/inst/Is_Odd_reg/Q
                         net (fo=3, routed)           0.965    11.571    fir_instance/your_instance_name/inst/Is_Odd
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.124    11.695 r  fir_instance/your_instance_name/inst/Count[0]_i_1/O
                         net (fo=32, routed)          0.748    12.443    fir_instance/your_instance_name/inst/Count[0]_i_1_n_0
    SLICE_X15Y2          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.513    14.851    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X15Y2          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[6]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X15Y2          FDRE (Setup_fdre_C_R)       -0.429    14.646    fir_instance/your_instance_name/inst/Count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -12.443    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 fir_instance/your_instance_name/inst/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/your_instance_name/inst/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.296ns  (logic 0.583ns (25.397%)  route 1.713ns (74.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630    10.147    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X17Y4          FDRE                                         r  fir_instance/your_instance_name/inst/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fir_instance/your_instance_name/inst/Is_Odd_reg/Q
                         net (fo=3, routed)           0.965    11.571    fir_instance/your_instance_name/inst/Is_Odd
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.124    11.695 r  fir_instance/your_instance_name/inst/Count[0]_i_1/O
                         net (fo=32, routed)          0.748    12.443    fir_instance/your_instance_name/inst/Count[0]_i_1_n_0
    SLICE_X15Y2          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.513    14.851    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X15Y2          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[7]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X15Y2          FDRE (Setup_fdre_C_R)       -0.429    14.646    fir_instance/your_instance_name/inst/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -12.443    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 fir_instance/your_instance_name/inst/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/your_instance_name/inst/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.292ns  (logic 0.583ns (25.432%)  route 1.709ns (74.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630    10.147    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X17Y4          FDRE                                         r  fir_instance/your_instance_name/inst/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fir_instance/your_instance_name/inst/Is_Odd_reg/Q
                         net (fo=3, routed)           0.965    11.571    fir_instance/your_instance_name/inst/Is_Odd
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.124    11.695 r  fir_instance/your_instance_name/inst/Count[0]_i_1/O
                         net (fo=32, routed)          0.745    12.439    fir_instance/your_instance_name/inst/Count[0]_i_1_n_0
    SLICE_X15Y1          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.513    14.851    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X15Y1          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[0]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X15Y1          FDRE (Setup_fdre_C_R)       -0.429    14.646    fir_instance/your_instance_name/inst/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 fir_instance/your_instance_name/inst/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/your_instance_name/inst/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.292ns  (logic 0.583ns (25.432%)  route 1.709ns (74.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630    10.147    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X17Y4          FDRE                                         r  fir_instance/your_instance_name/inst/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fir_instance/your_instance_name/inst/Is_Odd_reg/Q
                         net (fo=3, routed)           0.965    11.571    fir_instance/your_instance_name/inst/Is_Odd
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.124    11.695 r  fir_instance/your_instance_name/inst/Count[0]_i_1/O
                         net (fo=32, routed)          0.745    12.439    fir_instance/your_instance_name/inst/Count[0]_i_1_n_0
    SLICE_X15Y1          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.513    14.851    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X15Y1          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[1]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X15Y1          FDRE (Setup_fdre_C_R)       -0.429    14.646    fir_instance/your_instance_name/inst/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 fir_instance/your_instance_name/inst/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/your_instance_name/inst/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.292ns  (logic 0.583ns (25.432%)  route 1.709ns (74.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630    10.147    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X17Y4          FDRE                                         r  fir_instance/your_instance_name/inst/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fir_instance/your_instance_name/inst/Is_Odd_reg/Q
                         net (fo=3, routed)           0.965    11.571    fir_instance/your_instance_name/inst/Is_Odd
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.124    11.695 r  fir_instance/your_instance_name/inst/Count[0]_i_1/O
                         net (fo=32, routed)          0.745    12.439    fir_instance/your_instance_name/inst/Count[0]_i_1_n_0
    SLICE_X15Y1          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.513    14.851    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X15Y1          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[2]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X15Y1          FDRE (Setup_fdre_C_R)       -0.429    14.646    fir_instance/your_instance_name/inst/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 fir_instance/your_instance_name/inst/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/your_instance_name/inst/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.292ns  (logic 0.583ns (25.432%)  route 1.709ns (74.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630    10.147    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X17Y4          FDRE                                         r  fir_instance/your_instance_name/inst/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fir_instance/your_instance_name/inst/Is_Odd_reg/Q
                         net (fo=3, routed)           0.965    11.571    fir_instance/your_instance_name/inst/Is_Odd
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.124    11.695 r  fir_instance/your_instance_name/inst/Count[0]_i_1/O
                         net (fo=32, routed)          0.745    12.439    fir_instance/your_instance_name/inst/Count[0]_i_1_n_0
    SLICE_X15Y1          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.513    14.851    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X15Y1          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[3]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X15Y1          FDRE (Setup_fdre_C_R)       -0.429    14.646    fir_instance/your_instance_name/inst/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 fir_instance/your_instance_name/inst/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/your_instance_name/inst/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.290ns  (logic 0.583ns (25.456%)  route 1.707ns (74.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     8.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.517 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.630    10.147    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X17Y4          FDRE                                         r  fir_instance/your_instance_name/inst/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fir_instance/your_instance_name/inst/Is_Odd_reg/Q
                         net (fo=3, routed)           0.965    11.571    fir_instance/your_instance_name/inst/Is_Odd
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.124    11.695 r  fir_instance/your_instance_name/inst/Count[0]_i_1/O
                         net (fo=32, routed)          0.742    12.437    fir_instance/your_instance_name/inst/Count[0]_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.511    14.849    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X15Y8          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[28]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X15Y8          FDRE (Setup_fdre_C_R)       -0.429    14.644    fir_instance/your_instance_name/inst/Count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  2.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fir_instance/coeff15_reg[1]_rep__14/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/coeff15_reg[1]_rep__14/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.564     1.419    fir_instance/clk_100MHz
    SLICE_X26Y8          FDSE                                         r  fir_instance/coeff15_reg[1]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDSE (Prop_fdse_C_Q)         0.164     1.583 r  fir_instance/coeff15_reg[1]_rep__14/Q
                         net (fo=71, routed)          0.175     1.758    fir_instance/coeff15_reg[1]_rep__14_n_0
    SLICE_X26Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.803 r  fir_instance/coeff15[1]_rep__14_i_1/O
                         net (fo=1, routed)           0.000     1.803    fir_instance/coeff15[1]_rep__14_i_1_n_0
    SLICE_X26Y8          FDSE                                         r  fir_instance/coeff15_reg[1]_rep__14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.833     1.932    fir_instance/clk_100MHz
    SLICE_X26Y8          FDSE                                         r  fir_instance/coeff15_reg[1]_rep__14/C
                         clock pessimism             -0.513     1.419    
    SLICE_X26Y8          FDSE (Hold_fdse_C_D)         0.120     1.539    fir_instance/coeff15_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/clk_div/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/clk_div/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.569     1.424    uart/clk_div/clk_100MHz
    SLICE_X7Y0           FDRE                                         r  uart/clk_div/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141     1.565 r  uart/clk_div/Count_reg[3]/Q
                         net (fo=5, routed)           0.120     1.685    uart/clk_div/Count_reg[3]
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  uart/clk_div/Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.793    uart/clk_div/Count_reg[0]_i_2_n_4
    SLICE_X7Y0           FDRE                                         r  uart/clk_div/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.839     1.938    uart/clk_div/clk_100MHz
    SLICE_X7Y0           FDRE                                         r  uart/clk_div/Count_reg[3]/C
                         clock pessimism             -0.514     1.424    
    SLICE_X7Y0           FDRE (Hold_fdre_C_D)         0.105     1.529    uart/clk_div/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dac_instance/inst/inst/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_instance/inst/inst/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.449    dac_instance/inst/inst/clk_100MHz
    SLICE_X34Y0          FDRE                                         r  dac_instance/inst/inst/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  dac_instance/inst/inst/Count_reg[2]/Q
                         net (fo=4, routed)           0.127     1.740    dac_instance/inst/inst/Count_reg[2]
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.850 r  dac_instance/inst/inst/Count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.850    dac_instance/inst/inst/Count_reg[0]_i_2_n_5
    SLICE_X34Y0          FDRE                                         r  dac_instance/inst/inst/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     1.963    dac_instance/inst/inst/clk_100MHz
    SLICE_X34Y0          FDRE                                         r  dac_instance/inst/inst/Count_reg[2]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X34Y0          FDRE (Hold_fdre_C_D)         0.134     1.583    dac_instance/inst/inst/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dac_instance/inst/inst/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_instance/inst/inst/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.592     1.447    dac_instance/inst/inst/clk_100MHz
    SLICE_X34Y7          FDRE                                         r  dac_instance/inst/inst/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  dac_instance/inst/inst/Count_reg[30]/Q
                         net (fo=4, routed)           0.127     1.738    dac_instance/inst/inst/Count_reg[30]
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  dac_instance/inst/inst/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    dac_instance/inst/inst/Count_reg[28]_i_1_n_5
    SLICE_X34Y7          FDRE                                         r  dac_instance/inst/inst/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.862     1.961    dac_instance/inst/inst/clk_100MHz
    SLICE_X34Y7          FDRE                                         r  dac_instance/inst/inst/Count_reg[30]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.134     1.581    dac_instance/inst/inst/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 uart/clk_div/Count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/clk_div/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.568     1.423    uart/clk_div/clk_100MHz
    SLICE_X7Y5           FDRE                                         r  uart/clk_div/Count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  uart/clk_div/Count_reg[20]/Q
                         net (fo=4, routed)           0.117     1.681    uart/clk_div/Count_reg[20]
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.796 r  uart/clk_div/Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.796    uart/clk_div/Count_reg[20]_i_1_n_7
    SLICE_X7Y5           FDRE                                         r  uart/clk_div/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.838     1.937    uart/clk_div/clk_100MHz
    SLICE_X7Y5           FDRE                                         r  uart/clk_div/Count_reg[20]/C
                         clock pessimism             -0.514     1.423    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.105     1.528    uart/clk_div/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 uart/clk_div/Count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/clk_div/Count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.567     1.422    uart/clk_div/clk_100MHz
    SLICE_X7Y7           FDRE                                         r  uart/clk_div/Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.563 r  uart/clk_div/Count_reg[28]/Q
                         net (fo=4, routed)           0.117     1.680    uart/clk_div/Count_reg[28]
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.795 r  uart/clk_div/Count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.795    uart/clk_div/Count_reg[28]_i_1_n_7
    SLICE_X7Y7           FDRE                                         r  uart/clk_div/Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.837     1.936    uart/clk_div/clk_100MHz
    SLICE_X7Y7           FDRE                                         r  uart/clk_div/Count_reg[28]/C
                         clock pessimism             -0.514     1.422    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.105     1.527    uart/clk_div/Count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 uart/clk_div/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/clk_div/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.567     1.422    uart/clk_div/clk_100MHz
    SLICE_X7Y7           FDRE                                         r  uart/clk_div/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.563 r  uart/clk_div/Count_reg[30]/Q
                         net (fo=4, routed)           0.122     1.685    uart/clk_div/Count_reg[30]
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.796 r  uart/clk_div/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.796    uart/clk_div/Count_reg[28]_i_1_n_5
    SLICE_X7Y7           FDRE                                         r  uart/clk_div/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.837     1.936    uart/clk_div/clk_100MHz
    SLICE_X7Y7           FDRE                                         r  uart/clk_div/Count_reg[30]/C
                         clock pessimism             -0.514     1.422    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.105     1.527    uart/clk_div/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 uart/clk_div/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/clk_div/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.569     1.424    uart/clk_div/clk_100MHz
    SLICE_X7Y2           FDRE                                         r  uart/clk_div/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.565 r  uart/clk_div/Count_reg[10]/Q
                         net (fo=5, routed)           0.122     1.687    uart/clk_div/Count_reg[10]
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.798 r  uart/clk_div/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.798    uart/clk_div/Count_reg[8]_i_1_n_5
    SLICE_X7Y2           FDRE                                         r  uart/clk_div/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.839     1.938    uart/clk_div/clk_100MHz
    SLICE_X7Y2           FDRE                                         r  uart/clk_div/Count_reg[10]/C
                         clock pessimism             -0.514     1.424    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.105     1.529    uart/clk_div/Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 uart/clk_div/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/clk_div/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.569     1.424    uart/clk_div/clk_100MHz
    SLICE_X7Y0           FDRE                                         r  uart/clk_div/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141     1.565 r  uart/clk_div/Count_reg[2]/Q
                         net (fo=5, routed)           0.122     1.687    uart/clk_div/Count_reg[2]
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.798 r  uart/clk_div/Count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.798    uart/clk_div/Count_reg[0]_i_2_n_5
    SLICE_X7Y0           FDRE                                         r  uart/clk_div/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.839     1.938    uart/clk_div/clk_100MHz
    SLICE_X7Y0           FDRE                                         r  uart/clk_div/Count_reg[2]/C
                         clock pessimism             -0.514     1.424    
    SLICE_X7Y0           FDRE (Hold_fdre_C_D)         0.105     1.529    uart/clk_div/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fir_instance/your_instance_name/inst/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/your_instance_name/inst/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.566     1.421    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X15Y1          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141     1.562 r  fir_instance/your_instance_name/inst/Count_reg[2]/Q
                         net (fo=4, routed)           0.122     1.684    fir_instance/your_instance_name/inst/Count_reg[2]
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.795 r  fir_instance/your_instance_name/inst/Count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.795    fir_instance/your_instance_name/inst/Count_reg[0]_i_2_n_5
    SLICE_X15Y1          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.836     1.935    fir_instance/your_instance_name/inst/clk_100MHz
    SLICE_X15Y1          FDRE                                         r  fir_instance/your_instance_name/inst/Count_reg[2]/C
                         clock pessimism             -0.514     1.421    
    SLICE_X15Y1          FDRE (Hold_fdre_C_D)         0.105     1.526    fir_instance/your_instance_name/inst/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y0    QSPI/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y1    Data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y0    Data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y1    Data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y0    Data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y1    Data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y1    Data_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y2    Data_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y2    Data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y3    dac_instance/inst/inst/flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y4    fir_instance/your_instance_name/inst/Is_Odd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y4    fir_instance/your_instance_name/inst/flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y2     uart/clk_div/flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y5    dac_instance/inst/inst/Is_Odd_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X33Y36   fir_instance/coeff15_reg[1]_rep__10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y3    dac_instance/inst/inst/flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y4    fir_instance/your_instance_name/inst/Is_Odd_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y4    fir_instance/your_instance_name/inst/flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y2     uart/clk_div/Is_Odd_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41   fir_instance/coeff15_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11   fir_instance/coeff15_reg[1]_rep/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41   fir_instance/coeff15_reg[1]_rep__0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y39   fir_instance/coeff15_reg[1]_rep__11/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X14Y39   fir_instance/coeff15_reg[1]_rep__13/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11   fir_instance/coeff15_reg[1]_rep__5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y12   fir_instance/coeff16_reg[0]_rep__2/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41   fir_instance/coeff21_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y0    dac_instance/inst/inst/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y2    dac_instance/inst/inst/Count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        8.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.036ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 0.419ns (6.131%)  route 6.416ns (93.869%))
  Logic Levels:           0  
  Clock Path Skew:        3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 18.012 - 13.193 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.689     1.689    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X37Y19         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDPE (Prop_fdpe_C_Q)         0.419     2.108 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.416     8.524    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.491    14.684    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.767 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.605    16.372    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.463 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    18.012    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    18.007    
                         clock uncertainty           -0.423    17.584    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.560    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         16.560    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  8.036    

Slack (MET) :             8.040ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 0.419ns (6.131%)  route 6.415ns (93.869%))
  Logic Levels:           0  
  Clock Path Skew:        3.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 18.016 - 13.193 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.689     1.689    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X37Y19         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDPE (Prop_fdpe_C_Q)         0.419     2.108 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.415     8.524    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.491    14.684    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.767 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.605    16.372    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.463 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    18.016    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    18.011    
                         clock uncertainty           -0.423    17.588    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.564    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.564    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  8.040    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 0.419ns (6.257%)  route 6.277ns (93.743%))
  Logic Levels:           0  
  Clock Path Skew:        3.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 18.016 - 13.193 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.689     1.689    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X37Y19         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDPE (Prop_fdpe_C_Q)         0.419     2.108 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.277     8.385    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.491    14.684    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.767 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.605    16.372    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.463 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    18.016    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    18.011    
                         clock uncertainty           -0.423    17.588    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.564    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         16.564    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.323ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 0.419ns (6.399%)  route 6.129ns (93.601%))
  Logic Levels:           0  
  Clock Path Skew:        3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 18.012 - 13.193 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.689     1.689    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X37Y19         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDPE (Prop_fdpe_C_Q)         0.419     2.108 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.129     8.237    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.491    14.684    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.767 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.605    16.372    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.463 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    18.012    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    18.007    
                         clock uncertainty           -0.423    17.584    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.560    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.560    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  8.323    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 0.419ns (6.410%)  route 6.118ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        3.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 18.011 - 13.193 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.689     1.689    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X37Y19         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDPE (Prop_fdpe_C_Q)         0.419     2.108 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.118     8.226    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.491    14.684    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.767 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.605    16.372    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.463 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    18.011    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    18.006    
                         clock uncertainty           -0.423    17.583    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.559    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.559    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.633ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 0.419ns (6.719%)  route 5.817ns (93.281%))
  Logic Levels:           0  
  Clock Path Skew:        3.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 18.011 - 13.193 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.689     1.689    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X37Y19         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDPE (Prop_fdpe_C_Q)         0.419     2.108 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.817     7.926    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.491    14.684    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.767 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.605    16.372    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.463 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    18.011    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    18.006    
                         clock uncertainty           -0.423    17.583    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.559    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         16.559    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  8.633    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.419ns (6.882%)  route 5.669ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        3.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 18.009 - 13.193 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.689     1.689    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X37Y19         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDPE (Prop_fdpe_C_Q)         0.419     2.108 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.669     7.778    HDMI/Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.491    14.684    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.767 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.605    16.372    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.463 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    18.009    HDMI/Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    18.004    
                         clock uncertainty           -0.423    17.581    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.557    HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.557    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 0.419ns (7.054%)  route 5.521ns (92.946%))
  Logic Levels:           0  
  Clock Path Skew:        3.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 18.009 - 13.193 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.689     1.689    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X37Y19         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDPE (Prop_fdpe_C_Q)         0.419     2.108 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.521     7.629    HDMI/Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.491    14.684    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.767 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.605    16.372    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.463 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    18.009    HDMI/Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    18.004    
                         clock uncertainty           -0.423    17.581    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.557    HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         16.557    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  8.928    

Slack (MET) :             9.310ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 0.419ns (7.254%)  route 5.357ns (92.746%))
  Logic Levels:           0  
  Clock Path Skew:        3.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 18.012 - 13.193 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.700     1.700    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y7          FDSE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDSE (Prop_fdse_C_Q)         0.419     2.119 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.357     7.476    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.491    14.684    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.767 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.605    16.372    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.463 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    18.012    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    18.007    
                         clock uncertainty           -0.423    17.584    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.798    16.786    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         16.786    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  9.310    

Slack (MET) :             9.345ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 0.419ns (7.298%)  route 5.322ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        3.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 18.012 - 13.193 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.700     1.700    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y7          FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.419     2.119 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.322     7.442    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.491    14.684    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.767 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.605    16.372    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.463 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    18.012    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    18.007    
                         clock uncertainty           -0.423    17.584    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.797    16.787    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.787    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  9.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.141ns (6.092%)  route 2.173ns (93.908%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.583     0.583    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y28         FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.173     2.897    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.815     0.815    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.529     1.396    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.425 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.278    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.423     2.701    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.720    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.141ns (6.044%)  route 2.192ns (93.956%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.583     0.583    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.192     2.916    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.815     0.815    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.529     1.396    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.425 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.278    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.423     2.701    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.720    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.164ns (6.902%)  route 2.212ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.583     0.583    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y28         FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.212     2.959    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.815     0.815    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.529     1.396    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.425 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.278    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.423     2.701    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.720    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.141ns (5.870%)  route 2.261ns (94.130%))
  Logic Levels:           0  
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.592     0.592    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y7          FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.261     2.994    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.815     0.815    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.529     1.396    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.425 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.276    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.423     2.699    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.718    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.141ns (5.860%)  route 2.265ns (94.140%))
  Logic Levels:           0  
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.593     0.593    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y6          FDSE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDSE (Prop_fdse_C_Q)         0.141     0.734 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.265     2.999    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.815     0.815    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.529     1.396    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.425 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.276    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.423     2.699    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.718    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.141ns (5.849%)  route 2.270ns (94.151%))
  Logic Levels:           0  
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.592     0.592    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y7          FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.270     3.002    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.815     0.815    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.529     1.396    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.425 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.276    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.423     2.699    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.718    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.141ns (5.781%)  route 2.298ns (94.219%))
  Logic Levels:           0  
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.593     0.593    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y4          FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.298     3.032    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y28         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.815     0.815    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.529     1.396    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.425 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.274    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.423     2.697    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.716    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.164ns (6.669%)  route 2.295ns (93.331%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.583     0.583    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y28         FDSE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDSE (Prop_fdse_C_Q)         0.164     0.747 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.295     3.042    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.815     0.815    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.529     1.396    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.425 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.278    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.423     2.701    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.720    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.164ns (6.619%)  route 2.314ns (93.381%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.583     0.583    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y28         FDSE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDSE (Prop_fdse_C_Q)         0.164     0.747 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.314     3.060    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.815     0.815    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.529     1.396    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.425 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.278    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.423     2.701    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.720    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.141ns (5.682%)  route 2.340ns (94.318%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.583     0.583    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.340     3.064    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.815     0.815    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.868 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.529     1.396    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.425 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.278    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.423     2.701    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.720    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.568ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.419ns (44.182%)  route 0.529ns (55.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 14.773 - 13.193 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.699     1.699    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X33Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDPE (Prop_fdpe_C_Q)         0.419     2.118 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.529     2.648    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X32Y0          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.580    14.773    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X32Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.092    14.865    
                         clock uncertainty           -0.116    14.749    
    SLICE_X32Y0          FDPE (Recov_fdpe_C_PRE)     -0.534    14.215    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 11.568    

Slack (MET) :             11.568ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.419ns (44.182%)  route 0.529ns (55.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 14.773 - 13.193 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.699     1.699    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X33Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDPE (Prop_fdpe_C_Q)         0.419     2.118 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.529     2.648    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X32Y0          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.580    14.773    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X32Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.092    14.865    
                         clock uncertainty           -0.116    14.749    
    SLICE_X32Y0          FDPE (Recov_fdpe_C_PRE)     -0.534    14.215    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 11.568    

Slack (MET) :             11.568ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.419ns (44.182%)  route 0.529ns (55.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 14.773 - 13.193 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.699     1.699    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X33Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDPE (Prop_fdpe_C_Q)         0.419     2.118 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.529     2.648    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X32Y0          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.580    14.773    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X32Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.092    14.865    
                         clock uncertainty           -0.116    14.749    
    SLICE_X32Y0          FDPE (Recov_fdpe_C_PRE)     -0.534    14.215    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 11.568    

Slack (MET) :             11.568ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.419ns (44.182%)  route 0.529ns (55.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 14.773 - 13.193 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.549     1.549    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.699     1.699    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X33Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDPE (Prop_fdpe_C_Q)         0.419     2.118 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.529     2.648    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X32Y0          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.430    14.623    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    11.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         1.580    14.773    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X32Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.092    14.865    
                         clock uncertainty           -0.116    14.749    
    SLICE_X32Y0          FDPE (Recov_fdpe_C_PRE)     -0.534    14.215    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 11.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.956%)  route 0.192ns (60.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.594     0.594    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X33Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.722 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.192     0.914    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X32Y0          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.864     0.864    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X32Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.257     0.607    
    SLICE_X32Y0          FDPE (Remov_fdpe_C_PRE)     -0.149     0.458    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.956%)  route 0.192ns (60.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.594     0.594    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X33Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.722 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.192     0.914    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X32Y0          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.864     0.864    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X32Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.257     0.607    
    SLICE_X32Y0          FDPE (Remov_fdpe_C_PRE)     -0.149     0.458    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.956%)  route 0.192ns (60.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.594     0.594    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X33Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.722 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.192     0.914    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X32Y0          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.864     0.864    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X32Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.257     0.607    
    SLICE_X32Y0          FDPE (Remov_fdpe_C_PRE)     -0.149     0.458    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.956%)  route 0.192ns (60.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.524     0.524    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.594     0.594    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X33Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.722 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.192     0.914    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X32Y0          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.790     0.790    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=319, routed)         0.864     0.864    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X32Y0          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.257     0.607    
    SLICE_X32Y0          FDPE (Remov_fdpe_C_PRE)     -0.149     0.458    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.456    





