onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -divider testbench
add wave -noupdate /wb_acq_core_tb/c_data_max
add wave -noupdate /wb_acq_core_tb/c_wait_acquisition_done
add wave -noupdate /wb_acq_core_tb/BANK_WIDTH
add wave -noupdate /wb_acq_core_tb/CK_WIDTH
add wave -noupdate /wb_acq_core_tb/COL_WIDTH
add wave -noupdate /wb_acq_core_tb/CS_WIDTH
add wave -noupdate /wb_acq_core_tb/nCS_PER_RANK
add wave -noupdate /wb_acq_core_tb/CKE_WIDTH
add wave -noupdate /wb_acq_core_tb/DATA_BUF_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/DQ_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/DQ_PER_DM
add wave -noupdate /wb_acq_core_tb/DM_WIDTH
add wave -noupdate /wb_acq_core_tb/DQ_WIDTH
add wave -noupdate /wb_acq_core_tb/DQS_WIDTH
add wave -noupdate /wb_acq_core_tb/DQS_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/DRAM_WIDTH
add wave -noupdate /wb_acq_core_tb/ECC
add wave -noupdate /wb_acq_core_tb/DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/PAYLOAD_WIDTH
add wave -noupdate /wb_acq_core_tb/MEM_ADDR_ORDER
add wave -noupdate /wb_acq_core_tb/nBANK_MACHS
add wave -noupdate /wb_acq_core_tb/RANKS
add wave -noupdate /wb_acq_core_tb/ODT_WIDTH
add wave -noupdate /wb_acq_core_tb/ROW_WIDTH
add wave -noupdate /wb_acq_core_tb/ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/USE_CS_PORT
add wave -noupdate /wb_acq_core_tb/USE_DM_PORT
add wave -noupdate /wb_acq_core_tb/USE_ODT_PORT
add wave -noupdate /wb_acq_core_tb/AL
add wave -noupdate /wb_acq_core_tb/nAL
add wave -noupdate /wb_acq_core_tb/BURST_MODE
add wave -noupdate /wb_acq_core_tb/BURST_TYPE
add wave -noupdate /wb_acq_core_tb/CL
add wave -noupdate /wb_acq_core_tb/CWL
add wave -noupdate /wb_acq_core_tb/OUTPUT_DRV
add wave -noupdate /wb_acq_core_tb/RTT_NOM
add wave -noupdate /wb_acq_core_tb/RTT_WR
add wave -noupdate /wb_acq_core_tb/ADDR_CMD_MODE
add wave -noupdate /wb_acq_core_tb/REG_CTRL
add wave -noupdate /wb_acq_core_tb/CA_MIRROR
add wave -noupdate /wb_acq_core_tb/CLKIN_PERIOD
add wave -noupdate /wb_acq_core_tb/CLKFBOUT_MULT
add wave -noupdate /wb_acq_core_tb/DIVCLK_DIVIDE
add wave -noupdate /wb_acq_core_tb/CLKOUT0_DIVIDE
add wave -noupdate /wb_acq_core_tb/CLKOUT1_DIVIDE
add wave -noupdate /wb_acq_core_tb/CLKOUT2_DIVIDE
add wave -noupdate /wb_acq_core_tb/CLKOUT3_DIVIDE
add wave -noupdate /wb_acq_core_tb/tCKE
add wave -noupdate /wb_acq_core_tb/tFAW
add wave -noupdate /wb_acq_core_tb/tRAS
add wave -noupdate /wb_acq_core_tb/tRCD
add wave -noupdate /wb_acq_core_tb/tREFI
add wave -noupdate /wb_acq_core_tb/tRFC
add wave -noupdate /wb_acq_core_tb/tRP
add wave -noupdate /wb_acq_core_tb/tRRD
add wave -noupdate /wb_acq_core_tb/tRTP
add wave -noupdate /wb_acq_core_tb/tWTR
add wave -noupdate /wb_acq_core_tb/tZQCS
add wave -noupdate /wb_acq_core_tb/SIM_BYPASS_INIT_CAL
add wave -noupdate /wb_acq_core_tb/SIMULATION
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B0
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B1
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B2
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B3
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B4
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B0
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B1
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B2
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B3
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B4
add wave -noupdate /wb_acq_core_tb/PHY_0_BITLANES
add wave -noupdate /wb_acq_core_tb/PHY_1_BITLANES
add wave -noupdate /wb_acq_core_tb/PHY_2_BITLANES
add wave -noupdate /wb_acq_core_tb/CK_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/ADDR_MAP
add wave -noupdate /wb_acq_core_tb/BANK_MAP
add wave -noupdate /wb_acq_core_tb/CAS_MAP
add wave -noupdate /wb_acq_core_tb/CKE_ODT_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/CKE_MAP
add wave -noupdate /wb_acq_core_tb/ODT_MAP
add wave -noupdate /wb_acq_core_tb/CS_MAP
add wave -noupdate /wb_acq_core_tb/PARITY_MAP
add wave -noupdate /wb_acq_core_tb/RAS_MAP
add wave -noupdate /wb_acq_core_tb/WE_MAP
add wave -noupdate /wb_acq_core_tb/DQS_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/DATA0_MAP
add wave -noupdate /wb_acq_core_tb/DATA1_MAP
add wave -noupdate /wb_acq_core_tb/DATA2_MAP
add wave -noupdate /wb_acq_core_tb/DATA3_MAP
add wave -noupdate /wb_acq_core_tb/DATA4_MAP
add wave -noupdate /wb_acq_core_tb/DATA5_MAP
add wave -noupdate /wb_acq_core_tb/DATA6_MAP
add wave -noupdate /wb_acq_core_tb/DATA7_MAP
add wave -noupdate /wb_acq_core_tb/DATA8_MAP
add wave -noupdate /wb_acq_core_tb/DATA9_MAP
add wave -noupdate /wb_acq_core_tb/DATA10_MAP
add wave -noupdate /wb_acq_core_tb/DATA11_MAP
add wave -noupdate /wb_acq_core_tb/DATA12_MAP
add wave -noupdate /wb_acq_core_tb/DATA13_MAP
add wave -noupdate /wb_acq_core_tb/DATA14_MAP
add wave -noupdate /wb_acq_core_tb/DATA15_MAP
add wave -noupdate /wb_acq_core_tb/DATA16_MAP
add wave -noupdate /wb_acq_core_tb/DATA17_MAP
add wave -noupdate /wb_acq_core_tb/MASK0_MAP
add wave -noupdate /wb_acq_core_tb/MASK1_MAP
add wave -noupdate /wb_acq_core_tb/SLOT_0_CONFIG
add wave -noupdate /wb_acq_core_tb/SLOT_1_CONFIG
add wave -noupdate /wb_acq_core_tb/IODELAY_HP_MODE
add wave -noupdate /wb_acq_core_tb/IBUF_LPWR_MODE
add wave -noupdate /wb_acq_core_tb/DATA_IO_IDLE_PWRDWN
add wave -noupdate /wb_acq_core_tb/DATA_IO_PRIM_TYPE
add wave -noupdate /wb_acq_core_tb/USER_REFRESH
add wave -noupdate /wb_acq_core_tb/WRLVL
add wave -noupdate /wb_acq_core_tb/ORDERING
add wave -noupdate /wb_acq_core_tb/CALIB_ROW_ADD
add wave -noupdate /wb_acq_core_tb/CALIB_COL_ADD
add wave -noupdate /wb_acq_core_tb/CALIB_BA_ADD
add wave -noupdate /wb_acq_core_tb/TCQ
add wave -noupdate /wb_acq_core_tb/IODELAY_GRP
add wave -noupdate /wb_acq_core_tb/SYSCLK_TYPE
add wave -noupdate /wb_acq_core_tb/REFCLK_TYPE
add wave -noupdate /wb_acq_core_tb/CAL_WIDTH
add wave -noupdate /wb_acq_core_tb/STARVE_LIMIT
add wave -noupdate /wb_acq_core_tb/REFCLK_FREQ
add wave -noupdate /wb_acq_core_tb/tCK
add wave -noupdate /wb_acq_core_tb/nCK_PER_CLK
add wave -noupdate /wb_acq_core_tb/DEBUG_PORT
add wave -noupdate /wb_acq_core_tb/RST_ACT_LOW
add wave -noupdate /wb_acq_core_tb/DRAM_TYPE
add wave -noupdate /wb_acq_core_tb/TPROP_DQS
add wave -noupdate /wb_acq_core_tb/TPROP_DQS_RD
add wave -noupdate /wb_acq_core_tb/TPROP_PCB_CTRL
add wave -noupdate /wb_acq_core_tb/TPROP_PCB_DATA
add wave -noupdate /wb_acq_core_tb/TPROP_PCB_DATA_RD
add wave -noupdate /wb_acq_core_tb/MEMORY_WIDTH
add wave -noupdate /wb_acq_core_tb/NUM_COMP
add wave -noupdate /wb_acq_core_tb/REFCLK_PERIOD
add wave -noupdate /wb_acq_core_tb/RESET_PERIOD
add wave -noupdate /wb_acq_core_tb/SYSCLK_PERIOD
add wave -noupdate /wb_acq_core_tb/DRAM_DEVICE
add wave -noupdate /wb_acq_core_tb/BURST_MODE_INTEGER
add wave -noupdate /wb_acq_core_tb/c_n_shots_width
add wave -noupdate /wb_acq_core_tb/c_n_pre_samples_width
add wave -noupdate /wb_acq_core_tb/c_n_post_samples_width
add wave -noupdate /wb_acq_core_tb/c_n_chan
add wave -noupdate /wb_acq_core_tb/c_n_width64
add wave -noupdate /wb_acq_core_tb/c_n_width128
add wave -noupdate /wb_acq_core_tb/ACQ_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/ACQ_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/DATA_CHECK_FIFO_SIZE
add wave -noupdate /wb_acq_core_tb/ACQ_FIFO_SIZE
add wave -noupdate /wb_acq_core_tb/data_test_low
add wave -noupdate /wb_acq_core_tb/data_test_low_0
add wave -noupdate /wb_acq_core_tb/data_test_high
add wave -noupdate /wb_acq_core_tb/data_test_dvalid
add wave -noupdate /wb_acq_core_tb/data_test_dvalid_t
add wave -noupdate /wb_acq_core_tb/data_test_trig
add wave -noupdate /wb_acq_core_tb/data_ext_stall_threshold
add wave -noupdate /wb_acq_core_tb/data_ext_rdy_threshold
add wave -noupdate /wb_acq_core_tb/data_valid_threshold
add wave -noupdate /wb_acq_core_tb/data_gen_start
add wave -noupdate /wb_acq_core_tb/test_in_progress
add wave -noupdate /wb_acq_core_tb/stop_on_error
add wave -noupdate /wb_acq_core_tb/test_id
add wave -noupdate /wb_acq_core_tb/n_shots
add wave -noupdate /wb_acq_core_tb/pre_trig_samples
add wave -noupdate /wb_acq_core_tb/post_trig_samples
add wave -noupdate /wb_acq_core_tb/ddr3_start_addr
add wave -noupdate /wb_acq_core_tb/acq_chan
add wave -noupdate /wb_acq_core_tb/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/skip_trig
add wave -noupdate /wb_acq_core_tb/wait_finish
add wave -noupdate /wb_acq_core_tb/data_valid_prob
add wave -noupdate /wb_acq_core_tb/min_wait_gnt
add wave -noupdate /wb_acq_core_tb/max_wait_gnt
add wave -noupdate /wb_acq_core_tb/min_wait_gnt_l
add wave -noupdate /wb_acq_core_tb/max_wait_gnt_l
add wave -noupdate /wb_acq_core_tb/acq_core_fsm_ctl_reg
add wave -noupdate /wb_acq_core_tb/acq_core_fsm_sta_reg
add wave -noupdate /wb_acq_core_tb/ddr3_reset_n
add wave -noupdate /wb_acq_core_tb/ddr3_dq_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_dqs_p_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_dqs_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_addr_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_ba_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_ras_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_cas_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_we_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_cke_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_ck_p_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_ck_n_fpga
add wave -noupdate /wb_acq_core_tb/init_calib_complete
add wave -noupdate /wb_acq_core_tb/tg_compare_error
add wave -noupdate /wb_acq_core_tb/ddr3_cs_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_dm_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_odt_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_cs_n_sdram_tmp
add wave -noupdate /wb_acq_core_tb/ddr3_dm_sdram_tmp
add wave -noupdate /wb_acq_core_tb/ddr3_odt_sdram_tmp
add wave -noupdate /wb_acq_core_tb/ddr3_dq_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_addr_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_ba_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_ras_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_cas_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_we_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_cs_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_odt_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_cke_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_dm_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_dqs_p_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_dqs_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_ck_p_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_ck_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr_sys_clk_i
add wave -noupdate /wb_acq_core_tb/clk_ref_i
add wave -noupdate /wb_acq_core_tb/ui_app_wdf_wren
add wave -noupdate /wb_acq_core_tb/ui_app_wdf_data
add wave -noupdate /wb_acq_core_tb/ui_app_wdf_mask
add wave -noupdate /wb_acq_core_tb/ui_app_wdf_end
add wave -noupdate /wb_acq_core_tb/ui_app_addr
add wave -noupdate /wb_acq_core_tb/ui_app_cmd
add wave -noupdate /wb_acq_core_tb/ui_app_en
add wave -noupdate /wb_acq_core_tb/ui_app_rdy
add wave -noupdate /wb_acq_core_tb/ui_app_wdf_rdy
add wave -noupdate /wb_acq_core_tb/ui_app_rd_data
add wave -noupdate /wb_acq_core_tb/ui_app_rd_data_end
add wave -noupdate /wb_acq_core_tb/ui_app_rd_data_valid
add wave -noupdate /wb_acq_core_tb/ui_clk_sync_rst
add wave -noupdate /wb_acq_core_tb/ui_clk_sync_rst_n
add wave -noupdate /wb_acq_core_tb/ui_clk
add wave -noupdate /wb_acq_core_tb/ui_phy_init_done
add wave -noupdate /wb_acq_core_tb/ui_app_req
add wave -noupdate /wb_acq_core_tb/ui_app_gnt
add wave -noupdate /wb_acq_core_tb/sys_clk
add wave -noupdate /wb_acq_core_tb/sys_rstn
add wave -noupdate /wb_acq_core_tb/sys_rst
add wave -noupdate /wb_acq_core_tb/adc_clk
add wave -noupdate /wb_acq_core_tb/adc_rstn
add wave -noupdate /wb_acq_core_tb/clk_200mhz
add wave -noupdate /wb_acq_core_tb/clk200mhz_rstn
add wave -noupdate /wb_acq_core_tb/ddr3_sys_clk
add wave -noupdate /wb_acq_core_tb/ddr3_sys_rstn
add wave -noupdate /wb_acq_core_tb/clk_ref
add wave -noupdate /wb_acq_core_tb/sda
add wave -noupdate /wb_acq_core_tb/scl
add wave -noupdate /wb_acq_core_tb/sys_rst_n
add wave -noupdate -divider wb_acq_core_plain
add wave -noupdate /wb_acq_core_tb/dut/g_interface_mode
add wave -noupdate /wb_acq_core_tb/dut/g_address_granularity
add wave -noupdate /wb_acq_core_tb/dut/g_acq_addr_width
add wave -noupdate /wb_acq_core_tb/dut/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/g_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/g_ddr_dq_width
add wave -noupdate /wb_acq_core_tb/dut/g_ddr_addr_width
add wave -noupdate /wb_acq_core_tb/dut/g_multishot_ram_size
add wave -noupdate /wb_acq_core_tb/dut/g_fifo_fc_size
add wave -noupdate /wb_acq_core_tb/dut/g_sim_readback
add wave -noupdate /wb_acq_core_tb/dut/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/sys_clk_i
add wave -noupdate /wb_acq_core_tb/dut/sys_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/ui_app_addr_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_cmd_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_en_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/ui_app_wdf_data_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_wdf_end_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_wdf_mask_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_wdf_wren_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_wdf_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/ui_app_rd_data_i
add wave -noupdate /wb_acq_core_tb/dut/ui_app_rd_data_end_i
add wave -noupdate /wb_acq_core_tb/dut/ui_app_rd_data_valid_i
add wave -noupdate /wb_acq_core_tb/dut/ui_app_req_o
add wave -noupdate /wb_acq_core_tb/dut/ui_app_gnt_i
add wave -noupdate -divider wb_acq_core
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_trig_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_val_high_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_val_low_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/g_acq_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/g_address_granularity
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/g_ddr_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/g_ddr_dq_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/g_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/g_fifo_fc_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/g_interface_mode
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/g_multishot_ram_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/g_sim_readback
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/sys_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/sys_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_gnt_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_rd_data_end_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_rd_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_rd_data_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_wdf_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/wb_adr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/wb_cyc_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/wb_dat_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/wb_sel_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/wb_stb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/wb_we_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_ddr_rb_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_ddr_rb_data_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_ddr_rb_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dpram_dout_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dpram_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_dout_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_dreq_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_eof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_cmd_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_en_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_req_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_wdf_data_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_wdf_end_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_wdf_mask_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_wdf_wren_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/wb_ack_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/wb_dat_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/wb_err_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/wb_rty_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/wb_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_data_marsh
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_ddr3_rst_n
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_ddr3_start_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_ddr3_start_addr_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_dvalid_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_end
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_fsm_state
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_in_post_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_in_pre_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_in_wait_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_now
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_post_trig_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_pre_trig_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_single_shot
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_start
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_start_sync_ext
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_start_sync_fs
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_stop
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_trig_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/acq_wait_trig_skip_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/c_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/c_acq_data_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/c_acq_samples_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/c_dpram_depth
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/c_fc_pipe_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/c_periph_addr_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_ddr_rb_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_ddr_rb_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_ddr_rb_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_fifo_fc_rd_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_fifo_fc_valid_fwft
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_fifo_rd_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_fifo_re
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_fifo_we
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_fifo_wr_count
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_fifo_wr_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_pkt_ct_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_shots_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_source_pl_dreq
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dbg_source_pl_stall
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ddr3_all_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ddr3_all_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ddr3_all_trans_done_p_fs
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ddr3_rb_all_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ddr3_rb_lmt_rb_rst
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ddr3_wr_all_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ddr3_wr_all_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dpram_addra_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dpram_addra_post_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dpram_addra_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dpram_addrb_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dpram_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/dpram_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_dreq
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_eof
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_sof
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_stall
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_trig_a
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ext_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/fifo_fc_all_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/fifo_fc_all_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/fifo_fc_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/fifo_fc_full_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/fifo_fc_req_rst_trans
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/hw_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/hw_trig_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/hw_trig_pol
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/hw_trig_sel
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/hw_trig_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/int_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/int_trig_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/int_trig_over_thres
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/int_trig_over_thres_d
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/int_trig_sel
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/int_trig_thres
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/lmt_acq_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/multishot_buffer_sel
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/post_trig_samples_c
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/pre_trig_samples_c
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/regs_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/regs_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/resized_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/samples_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/samples_wr_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/shots_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/shots_decr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/shots_nb_c
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/sim_in_rb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/sw_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/sw_trig_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/sw_trig_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/test_data_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/trig_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/trig_align
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/trig_d
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/trig_delay
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/trig_delay_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_rb_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_rb_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_rb_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_rb_gnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_rb_req
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_wdf_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_wdf_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_wdf_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_wdf_gnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/ui_app_wdf_req
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/wb_slv_adp_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/wb_slv_adp_out
add wave -noupdate -divider acq_fsm
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_now_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_start_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_stop_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_trig_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/post_trig_samples_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/pre_trig_samples_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_end_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_fsm_state_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_in_post_trig_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_in_pre_trig_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_in_wait_trig_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_post_trig_done_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_pre_trig_done_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_single_shot_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_trig_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_wait_trig_skip_done_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/multishot_buffer_sel_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/samples_cnt_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/samples_wr_en_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/shots_decr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_end
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_end_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_fsm_state
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_in_post_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_in_pre_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_in_wait_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_start
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_stop
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/acq_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/post_trig_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/post_trig_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/pre_trig_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/pre_trig_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/samples_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/samples_wr_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/shots_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/shots_decr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/shots_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/single_shot
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/wait_trig_skip_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fsm/wait_trig_skip_r
add wave -noupdate -divider multishot_dpram
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/acq_post_trig_done_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/acq_pre_trig_done_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/acq_trig_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/acq_wait_trig_skip_done_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/addr_rst_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/buffer_sel_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/g_data_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/g_multishot_ram_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/post_trig_samples_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/pre_trig_samples_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/wr_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram_dout_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/c_dpram_depth
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram0_addra
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram0_addrb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram0_dina
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram0_doutb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram0_wea
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram1_addra
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram1_addrb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram1_dina
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram1_doutb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram1_wea
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram_addra_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram_addra_post_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram_addra_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram_addrb_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_multishot_dpram/dpram_valid_t
add wave -noupdate -divider fc_fifo
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/buffer_sel_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/dpram_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/dpram_dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dreq_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_stall_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/g_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/g_data_out_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/g_fc_pipe_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/g_fifo_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/lmt_curr_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/passthrough_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/pt_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/pt_dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/pt_wr_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/req_rst_trans_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_fc_rd_en_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_fc_valid_fwft_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_rd_empty_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_re_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_we_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_wr_count_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_wr_full_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/dbg_pkt_ct_cnt_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/dbg_shots_cnt_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/dbg_source_pl_dreq_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/dbg_source_pl_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dout_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_eof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_full_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/acq_cnt_rst_n
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/c_acq_chan_slice
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/c_fc_data_array_zeros
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/c_fc_data_zeros
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/c_fc_dvalid_array_zeros
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/c_fc_dvalid_zeros
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/c_fc_payload_ratio
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/c_fc_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/c_narrowest_channel_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/c_num_acq_fifos
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/c_widest_channel_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/ext_stall_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fc_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fc_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fc_dreq
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fc_eof
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fc_sof
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fc_src_addr_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fc_src_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fc_src_valid_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fc_stall
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fc_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_all_trans_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_all_trans_done_lvl
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_all_trans_done_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_din
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dout_marsh
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dpram_wr_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_fifo_idx_max
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_first_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_din
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_rd_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_we
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_last_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_mux_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_mux_inc
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_rd_count
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_rd_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_rd_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_and
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_fwft
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_marsh
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_pkt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_we
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_wr_count
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_wr_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_wr_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_in_valid_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_in_valid_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_pkt_sent
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_pkt_sent_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_pkt_sent_ct_all
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/fifo_pkt_sent_ct_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/lmt_curr_chan_id_ext
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/lmt_pkt_size_aggd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/lmt_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/lmt_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/lmt_valid_ext
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/pl_dreq
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/pl_pkt_sent
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/pl_rst_trans
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/pl_stall
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/req_rst_trans_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/rst_trans_ext_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/rst_trans_ext_sync_d
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/rst_trans_fs_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/shots_sent_all
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/shots_sent_cnt
add wave -noupdate -divider fc_source
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_dreq_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_stall_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/g_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/g_data_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/g_pipe_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/g_pkt_size_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/g_with_fifo_inferred
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_rst_trans_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_dout_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_eof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_dreq_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_pkt_sent_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/c_pipe_almost_empty_thres
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/c_pipe_almost_full_thres
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/c_pre_out_fifo_addr_lsb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/c_pre_out_fifo_addr_msb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/c_pre_out_fifo_data_lsb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/c_pre_out_fifo_data_msb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/c_pre_out_fifo_oob_lsb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/c_pre_out_fifo_oob_msb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/c_pre_out_fifo_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_addr_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_data_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_first_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_in_data_pending
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_in_pend_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_last_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_oob_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_read_next_pkt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_stall_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_valid_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_valid_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/output_pipe_almost_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/output_pipe_almost_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/output_pipe_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/output_pipe_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pkt_sent
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_dreq_r
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_stall_r
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_almost_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_almost_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_fifo_din
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_fifo_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_fifo_marsh
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_fifo_rd_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_fifo_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_fifo_we
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_full
add wave -noupdate -divider ddr3_iface
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_din_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_eof_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_sof_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/g_ddr_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/g_ddr_dq_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/g_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/g_fc_pipe_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/lmt_curr_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/lmt_rst_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_gnt_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_rd_data_end_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_rd_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_rd_data_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_wdf_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/wr_init_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/wr_start_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_dreq_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fifo_fc_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/lmt_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_cmd_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_en_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_req_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_wdf_data_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_wdf_end_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_wdf_mask_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ui_app_wdf_wren_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_acq_chan_slice
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_addr_cnt_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_addr_ddr_inc
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_data_high
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_data_low
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_ddr_align_shift
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_ddr_mask_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_fc_payload_ratio
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_fc_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_mask_high
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_mask_low
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_max_ddr_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_pkt_size_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_ui_cmd_read
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/c_ui_cmd_write
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cnt_all_trans_done_app_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cnt_all_trans_done_app_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cnt_all_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cnt_all_trans_done_wdf_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cnt_all_trans_done_wdf_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ddr_addr_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ddr_addr_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ddr_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ddr_data_mask_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ddr_mask_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ddr_rdy_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ddr_rdy_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ddr_req
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ddr_valid_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/ddr_valid_in_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fc_ack
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fc_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fc_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fc_dreq_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fc_dreq_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fc_stall_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fc_stall_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fc_valid_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/fc_valid_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/lmt_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/lmt_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/pl_dreq
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/pl_dreq_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/pl_dreq_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/pl_pkt_sent_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/pl_pkt_sent_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/pl_pkt_thres_hit_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/pl_pkt_thres_hit_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/pl_rst_trans
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/pl_stall
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/pl_stall_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/pl_stall_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/pl_stall_d0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/valid_trans_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/valid_trans_app_d0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/valid_trans_app_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/wr_init_addr_alig
add wave -noupdate -divider fc_source_ddr3_wdf
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_dreq_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_stall_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/g_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/g_data_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/g_pipe_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/g_pkt_size_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/g_with_fifo_inferred
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pl_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pl_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pl_rst_trans_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pl_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_dout_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_eof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pl_dreq_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pl_pkt_sent_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pl_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/c_pipe_almost_empty_thres
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/c_pipe_almost_full_thres
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/c_pre_out_fifo_addr_lsb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/c_pre_out_fifo_addr_msb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/c_pre_out_fifo_data_lsb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/c_pre_out_fifo_data_msb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/c_pre_out_fifo_oob_lsb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/c_pre_out_fifo_oob_msb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/c_pre_out_fifo_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_addr_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_data_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_first_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_in_data_pending
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_in_pend_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_last_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_oob_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_read_next_pkt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_stall_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_valid_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/fc_valid_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/output_pipe_almost_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/output_pipe_almost_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/output_pipe_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/output_pipe_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pkt_sent
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pl_dreq_r
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pl_stall_r
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pre_out_almost_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pre_out_almost_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pre_out_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pre_out_fifo_din
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pre_out_fifo_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pre_out_fifo_marsh
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pre_out_fifo_rd_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pre_out_fifo_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pre_out_fifo_we
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_fc_source_app_wdf/pre_out_full
add wave -noupdate -divider fc_source_ddr3_app
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/cnt_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/pkt_ct_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/pkt_cnt_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/pkt_ct_cnt_all
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/shots_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/shots_cnt_all
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/cnt_all_pkts_ct_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/cnt_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/dbg_pkt_ct_cnt_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/cmp_acq_ddr3_iface/cmp_acq_cnt_app/dbg_shots_cnt_o
add wave -noupdate -divider fc_ddr3_readback
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_acq_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_ddr_dq_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_ddr_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_dreq_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_stall_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/rb_start_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/rb_init_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_rst_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_curr_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_rd_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_rd_data_end_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_rd_data_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_gnt_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_din_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_eof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_cmd_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_en_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_req_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_read_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_recv_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/valid_trans_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/valid_trans_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cnt_all_recv_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cnt_all_recv_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cnt_all_req_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cnt_all_req_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/issue_rb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_req
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_chan_curr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_inc
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_cnt_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_cnt_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_cnt_in_d0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_ui_rdy_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_max_ddr_payload_ratio
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_max_ddr_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_acq_chan_slice
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ddr_fc_payload_ratio
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ddr_fc_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_addr_ddr_inc
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ui_cmd_write
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ui_cmd_read
add wave -noupdate -divider fc_readback_1
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_acq_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_ddr_dq_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/g_ddr_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_dreq_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_stall_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/rb_start_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/rb_init_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_rst_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_curr_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_rdy_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_rd_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_rd_data_end_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_rd_data_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_gnt_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_din_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/fifo_fc_eof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_cmd_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_en_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ui_app_req_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_read_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_recv_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/valid_trans_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/valid_trans_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cnt_all_recv_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cnt_all_recv_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cnt_all_req_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cnt_all_req_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/issue_rb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_req
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/lmt_chan_curr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_inc
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_cnt_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_cnt_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_cnt_in_d0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_addr_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/ddr_ui_rdy_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_max_ddr_payload_ratio
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_max_ddr_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_acq_chan_slice
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ddr_fc_payload_ratio
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ddr_fc_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_addr_ddr_inc
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ui_cmd_write
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp1_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/c_ui_cmd_read
add wave -noupdate -divider read_ddr3_cnt_recv
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/cnt_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/cnt_all_pkts_ct_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/cnt_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/dbg_pkt_ct_cnt_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/dbg_shots_cnt_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/pkt_cnt_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/pkt_ct_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/pkt_ct_cnt_all
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/shots_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp0_wb_acq_core/gen_ddr3_readback/cmp_acq_ddr3_read/cmp_acq_cnt_recv/shots_cnt_all
add wave -noupdate -divider data_checker
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/act_addr_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/act_din_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/act_valid_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/exp_addr_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/exp_din_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/exp_valid_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/ext_clk_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/g_addr_width
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/g_data_width
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/g_fifo_size
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_addr_err_cnt_o
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_addr_err_o
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_data_err_cnt_o
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_data_err_o
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_end_o
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_pass_o
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/addr_cmp_err
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/addr_cmp_err_cnt
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/addr_cmp_err_r
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/c_addr_lsb
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/c_addr_msb
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/c_data_lsb
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/c_data_msb
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_pass_l
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_pass_p
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_chk_done_l
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_chk_done_p
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_chk_en
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_cmp_err
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_cmp_err_cnt
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_cmp_err_r
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_cmp_in_progress
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_cmp_match
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_din
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_dout
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_empty
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_full
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_rd
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_valid
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_we
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_din
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_dout
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_empty
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_full
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_rd
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_valid
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_we
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/lmt_valid
add wave -noupdate -divider data_checker_1
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/act_addr_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/act_din_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/act_valid_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/exp_addr_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/exp_din_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/exp_valid_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/ext_clk_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/g_addr_width
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/g_data_width
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/g_fifo_size
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_addr_err_cnt_o
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_addr_err_o
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_data_err_cnt_o
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_data_err_o
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_end_o
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_pass_o
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/addr_cmp_err
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/addr_cmp_err_cnt
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/addr_cmp_err_r
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/c_addr_lsb
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/c_addr_msb
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/c_data_lsb
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/c_data_msb
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_pass_l
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_pass_p
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_chk_done_l
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_chk_done_p
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_chk_en
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_cmp_err
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_cmp_err_cnt
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_cmp_err_r
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_cmp_in_progress
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_cmp_match
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_din
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_dout
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_empty
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_full
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_rd
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_valid
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_we
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_din
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_dout
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_empty
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_full
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_rd
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_valid
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_we
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/lmt_valid
add wave -noupdate -divider ddr_v3
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BANK_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CK_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/COL_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CS_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/nCS_PER_RANK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CKE_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_BUF_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DQ_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DQ_PER_DM
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DM_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DQ_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DQS_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DQS_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DRAM_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ECC
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ECC_TEST
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/PAYLOAD_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ECC_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MC_ERR_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MEM_ADDR_ORDER
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/nBANK_MACHS
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/RANKS
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ODT_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ROW_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/USE_CS_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/USE_DM_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/USE_ODT_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/PHY_CONTROL_MASTER_BANK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MEM_DENSITY
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MEM_SPEEDGRADE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MEM_DEVICE_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/AL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/nAL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BURST_MODE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BURST_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CWL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/OUTPUT_DRV
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/RTT_NOM
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/RTT_WR
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ADDR_CMD_MODE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/REG_CTRL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CA_MIRROR
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKIN_PERIOD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKFBOUT_MULT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DIVCLK_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKOUT0_PHASE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKOUT0_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKOUT1_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKOUT2_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CLKOUT3_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tCKE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tFAW
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tPRDI
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tRAS
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tRCD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tREFI
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tRFC
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tRP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tRRD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tRTP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tWTR
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tZQI
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tZQCS
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/SIM_BYPASS_INIT_CAL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/SIMULATION
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BYTE_LANES_B0
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BYTE_LANES_B1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BYTE_LANES_B2
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BYTE_LANES_B3
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BYTE_LANES_B4
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_CTL_B0
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_CTL_B1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_CTL_B2
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_CTL_B3
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_CTL_B4
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/PHY_0_BITLANES
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/PHY_1_BITLANES
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/PHY_2_BITLANES
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CK_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ADDR_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BANK_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CAS_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CKE_ODT_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CKE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ODT_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CS_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/PARITY_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/RAS_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/WE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DQS_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA0_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA1_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA2_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA3_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA4_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA5_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA6_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA7_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA8_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA9_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA10_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA11_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA12_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA13_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA14_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA15_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA16_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA17_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MASK0_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/MASK1_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/SLOT_0_CONFIG
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/SLOT_1_CONFIG
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/IODELAY_HP_MODE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/IBUF_LPWR_MODE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_IO_IDLE_PWRDWN
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BANK_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DATA_IO_PRIM_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CKE_ODT_AUX
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/USER_REFRESH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/WRLVL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ORDERING
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CALIB_ROW_ADD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CALIB_COL_ADD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CALIB_BA_ADD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/TCQ
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/IODELAY_GRP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/SYSCLK_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/REFCLK_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/SYS_RST_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CMD_PIPE_PLUS1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DRAM_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/CAL_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/STARVE_LIMIT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/REFCLK_FREQ
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DIFF_TERM_REFCLK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tCK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/nCK_PER_CLK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DIFF_TERM_SYSCLK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/DEBUG_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/TEMP_MON_CONTROL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/RST_ACT_LOW
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_dq
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_dqs_p
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_dqs_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_addr
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_ba
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_ras_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_cas_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_we_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_reset_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_ck_p
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_ck_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_cke
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_cs_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_dm
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_odt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/sys_clk_i
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_addr
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_cmd
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_en
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_wdf_data
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_wdf_end
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_wdf_mask
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_wdf_wren
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_rd_data
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_rd_data_end
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_rd_data_valid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_rdy
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_wdf_rdy
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_sr_req
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_sr_active
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_ref_req
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_ref_ack
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_zq_req
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_zq_ack
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ui_clk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ui_clk_sync_rst
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/init_calib_complete
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/sys_rst
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/bank_mach_next
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/clk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/clk_ref
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/iodelay_ctrl_rdy
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/clk_ref_in
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/sys_rst_o
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/freq_refclk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/mem_refclk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/pll_locked
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/sync_pulse
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ref_dll_lock
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/rst_phaser_ref
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/rst
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/app_ecc_multiple_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ddr3_parity
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/init_calib_complete_i
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/sys_clk_p
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/sys_clk_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/mmcm_clk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/clk_ref_p
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/clk_ref_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/clk_ref_i
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/device_temp
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/device_temp_i
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_idel_down_all
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_idel_down_cpt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_idel_up_all
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_idel_up_cpt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_sel_all_idel_cpt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_sel_idel_cpt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_po_f_stg23_sel
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_sel_pi_incdec
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_sel_po_incdec
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_byte_sel
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_f_inc
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_po_f_inc
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_f_dec
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_po_f_dec
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_counter_read_val
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_po_counter_read_val
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_cpt_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_dq_idelay_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_calib_top
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_cpt_first_edge_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_cpt_second_edge_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rd_data_offset
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_phy_rdlvl
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_phy_wrcal
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_final_po_fine_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_final_po_coarse_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_phy_wrlvl
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_phy_init
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_prbs_rdlvl
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_dqs_found_cal
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_phaselock_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_phaselocked_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_phaselock_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_dqsfound_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_dqsfound_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_dqsfound_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrcal_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrcal_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrcal_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_dqs_found_lanes_phy4lanes
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_pi_phase_locked_phy4lanes
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_oclkdelay_calib_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_oclkdelay_calib_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_phy_oclkdelay_cal
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_oclkdelay_rd_data
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rd_data_edge_detect
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rddata
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rddata_valid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rdlvl_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rdlvl_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rdlvl_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrlvl_fine_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrlvl_coarse_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_tap_cnt_during_wrlvl
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wl_edge_detect_valid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrlvl_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrlvl_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_wrlvl_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rddata_r
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_rddata_valid_r
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/ocal_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_dqs
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_bit
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/rd_data_edge_detect_r
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/wl_po_fine_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/wl_po_coarse_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_calib_rd_data_offset_1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_calib_rd_data_offset_2
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_data_offset
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_data_offset_1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/dbg_data_offset_2
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/all_zeros
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/BM_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/RANK_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/APP_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/APP_MASK_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/TEMP_MON_EN
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/tTEMPSAMPLE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_wrapper/u_ddr_core/XADC_CLK_PERIOD
add wave -noupdate -divider {Mux APP}
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/ARESETN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S00_AXIS_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S01_AXIS_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S00_AXIS_ARESETN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S01_AXIS_ARESETN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S00_AXIS_TVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S01_AXIS_TVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S00_AXIS_TDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S01_AXIS_TDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S00_AXIS_TUSER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S01_AXIS_TUSER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/M00_AXIS_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/M00_AXIS_ARESETN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/M00_AXIS_TREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S00_ARB_REQ_SUPPRESS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S01_ARB_REQ_SUPPRESS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S00_AXIS_TREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/S01_AXIS_TREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/M00_AXIS_TVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/M00_AXIS_TDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_2_to_1_mux/cmp_ui_mux_2_to_1/M00_AXIS_TUSER
add wave -noupdate -divider {Mux WDF}
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {145388560268 fs} 0}
quietly wave cursor active 1
configure wave -namecolwidth 218
configure wave -valuecolwidth 166
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {139107639705 fs} {155865558015 fs}
