#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Dec 11 11:36:45 2017
# Process ID: 10072
# Log file: D:/Work 2017/AIT Lab/VHDL/COUNTER/planAhead_run_1/planAhead.log
# Journal file: D:/Work 2017/AIT Lab/VHDL/COUNTER/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Work 2017/AIT Lab/VHDL/COUNTER/pa.fromNetlist.tcl}
# create_project -name COUNTER -dir "D:/Work 2017/AIT Lab/VHDL/COUNTER/planAhead_run_1" -part xc3s250ecp132-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Work 2017/AIT Lab/VHDL/COUNTER/CNT.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Work 2017/AIT Lab/VHDL/COUNTER} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "CNT.ucf" [current_fileset -constrset]
Adding file 'D:/Work 2017/AIT Lab/VHDL/COUNTER/CNT.ucf' to fileset 'constrs_1'
# add_files [list {CNT.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s250ecp132-5
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design CNT.ngc ...
WARNING:NetListWriters:298 - No output is written to CNT.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file CNT.edif ...
ngc2edif: Total memory usage is 74996 kilobytes

Parsing EDIF File [./planAhead_run_1/COUNTER.data/cache/CNT_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/COUNTER.data/cache/CNT_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [D:/Work 2017/AIT Lab/VHDL/COUNTER/CNT.ucf]
Finished Parsing UCF File [D:/Work 2017/AIT Lab/VHDL/COUNTER/CNT.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f76dbd14
link_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 545.664 ; gain = 142.168
startgroup
set_property package_pin B8 [get_ports Clock]
endgroup
startgroup
set_property package_pin C11 [get_ports Clock_enable]
endgroup
startgroup
set_property package_pin G12 [get_ports Reset]
endgroup
startgroup
set_property package_pin M5 [get_ports {Output[0]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {Output[1]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {Output[2]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {Output[3]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/Work 2017/AIT Lab/VHDL/COUNTER\planAhead_pid10072.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Dec 11 11:39:08 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
