;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-128
	MOV -1, <-20
	ADD 234, 60
	MOV -7, <-20
	SUB @127, 100
	SUB #872, @200
	SUB <12, @10
	ADD #3, @122
	SPL 0, #2
	MOV -1, <-20
	DJN -1, @-20
	MOV @121, 106
	MOV @121, 106
	ADD -1, <-20
	ADD -1, <-20
	SPL 0, #2
	MOV -407, <-20
	MOV -407, <-20
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	SUB @121, 102
	SUB 12, @10
	JMN <-127, 100
	JMN <121, 106
	JMN <-127, 100
	JMN <-127, 100
	ADD 30, 409
	SUB @-802, <6
	SUB @-802, <6
	SPL 0, -80
	SUB #161, 106
	SUB @1, 0
	SUB @-7, <-67
	SUB 721, 900
	SPL 0, <800
	SUB 721, 900
	SPL -1, @-10
	JMP @270, @2
	DJN -100, -132
	SPL 0, <402
	SLT #0, @19
	SUB #72, @200
	CMP -207, <-128
	SUB 300, 90
	SUB 300, 90
	SUB #72, @200
	SUB @0, @2
	SUB #72, @200
	SUB #72, @200
