{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"accessMemory_0"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"accessMemory_0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"accessMemory_0.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"15"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"accessMemory_0.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":8
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"9"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"12"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"27"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"accessMemory_0.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":9
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"202"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":10
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"220"
                  , "Latency":"46"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":13
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"14"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"266"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"266"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"accessMemory_0.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":16
      , "name":"accessMemory_1"
      , "children":
      [
        {
          "type":"bb"
          , "id":17
          , "name":"accessMemory_1.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":18
          , "name":"accessMemory_1.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"15"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":19
          , "name":"accessMemory_1.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":22
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"9"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":25
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"26"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"27"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":20
          , "name":"accessMemory_1.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":23
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"202"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":24
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"220"
                  , "Latency":"46"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":27
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"28"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"266"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"266"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":21
          , "name":"accessMemory_1.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":29
      , "name":"accessMemory_2"
      , "children":
      [
        {
          "type":"bb"
          , "id":30
          , "name":"accessMemory_2.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":31
          , "name":"accessMemory_2.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"15"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":32
          , "name":"accessMemory_2.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":35
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"9"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":38
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"39"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":39
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"27"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":33
          , "name":"accessMemory_2.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":36
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"202"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":37
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"220"
                  , "Latency":"46"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"41"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"266"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"266"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":34
          , "name":"accessMemory_2.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":42
      , "name":"accessMemory_3"
      , "children":
      [
        {
          "type":"bb"
          , "id":43
          , "name":"accessMemory_3.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":44
          , "name":"accessMemory_3.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"15"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":45
          , "name":"accessMemory_3.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":48
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"9"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":51
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"52"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":52
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"27"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":46
          , "name":"accessMemory_3.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":49
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"202"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":50
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"220"
                  , "Latency":"46"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":53
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"54"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":54
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"266"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"266"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":47
          , "name":"accessMemory_3.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":15
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"4"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":12
      , "to":4
    }
    , {
      "from":12
      , "to":11
    }
    , {
      "from":3
      , "to":11
    }
    , {
      "from":8
      , "to":12
    }
    , {
      "from":14
      , "to":13
    }
    , {
      "from":4
      , "to":13
    }
    , {
      "from":9
      , "to":14
    }
    , {
      "from":10
      , "to":14
    }
    , {
      "from":14
      , "to":7
    }
    , {
      "from":11
      , "to":8
    }
    , {
      "from":13
      , "to":9
    }
    , {
      "from":9
      , "to":10
    }
    , {
      "from":15
      , "to":9
    }
    , {
      "from":10
      , "to":15
    }
    , {
      "from":26
      , "to":18
    }
    , {
      "from":26
      , "to":25
    }
    , {
      "from":17
      , "to":25
    }
    , {
      "from":22
      , "to":26
    }
    , {
      "from":28
      , "to":27
    }
    , {
      "from":18
      , "to":27
    }
    , {
      "from":23
      , "to":28
    }
    , {
      "from":24
      , "to":28
    }
    , {
      "from":28
      , "to":21
    }
    , {
      "from":25
      , "to":22
    }
    , {
      "from":27
      , "to":23
    }
    , {
      "from":23
      , "to":24
    }
    , {
      "from":15
      , "to":23
    }
    , {
      "from":24
      , "to":15
    }
    , {
      "from":39
      , "to":31
    }
    , {
      "from":39
      , "to":38
    }
    , {
      "from":30
      , "to":38
    }
    , {
      "from":35
      , "to":39
    }
    , {
      "from":41
      , "to":40
    }
    , {
      "from":31
      , "to":40
    }
    , {
      "from":36
      , "to":41
    }
    , {
      "from":37
      , "to":41
    }
    , {
      "from":41
      , "to":34
    }
    , {
      "from":38
      , "to":35
    }
    , {
      "from":40
      , "to":36
    }
    , {
      "from":36
      , "to":37
    }
    , {
      "from":37
      , "to":15
    }
    , {
      "from":15
      , "to":36
    }
    , {
      "from":52
      , "to":44
    }
    , {
      "from":52
      , "to":51
    }
    , {
      "from":43
      , "to":51
    }
    , {
      "from":48
      , "to":52
    }
    , {
      "from":54
      , "to":53
    }
    , {
      "from":44
      , "to":53
    }
    , {
      "from":49
      , "to":54
    }
    , {
      "from":50
      , "to":54
    }
    , {
      "from":54
      , "to":47
    }
    , {
      "from":51
      , "to":48
    }
    , {
      "from":53
      , "to":49
    }
    , {
      "from":49
      , "to":50
    }
    , {
      "from":15
      , "to":49
    }
    , {
      "from":50
      , "to":15
    }
  ]
}
