The following posters have been accepted for publication, i.e. display
during the RISC-V Summit Europe.

Some notes:

 - At least one author of the poster must register for the core
   conference (Tue-Thu). Posters without registered posters will not
   be on display.
 - Each poster will be displayed for a full day. The dispatch will
   soon be anounced on this page.
 - In order to allow authors to attend the conference track, the
   exhibition and poster area will be open only during the break and
   lunches, and for Tuesday 6th, the on-site cocktail.
 - The final PDF of the 2 pages abstract will be permatenlty available
   on the conference web site.
 - The abstract and the bio will be posted as they come in.b
 - The PDF version of the poster can also be made permanently
   available on the conference web site.
 - Each author must print his poster in advance and bring it on its
   own to the conference.


### Xabier Abancens Calvo -- Extending OpenPiton framework towards the HPC domain: first steps

Xabier Abancens Calvo -- Barcelona Supercomputing Center (BSC) (Barcelona, España).

**Summary**

(TBD)

*Bio*

(TBD)


### David Aguiló -- Kameleon, a RISC-V based 2-core multi-accelerator academic SoC

David Aguiló -- Barcelona Supercomputing Center

**Summary**

(TBD)

*Bio*

(TBD)


### Karim Ait Lahssaine -- Memory Authenticated Encryption Engine for a RISC-V processor

Karim Ait Lahssaine -- Cea (Grenoble, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Mehdi Akeddar -- An opensource framework for edge-to-cloud inference on resource-constrained RISC-V systems

Mehdi Akeddar -- 

**Summary**

(TBD)

*Bio*

(TBD)


### Riccardo Alidori -- Hardware Support for Variable Precision Floating Point Formats Exploration

Riccardo Alidori -- CEA-List (Grenoble, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Côme Allart -- Performance Modeling of CVA6 with Cycle-Based Simulation

Côme Allart -- Thales DIS, Meyreuil France - Mines Saint-Etienne, CEA, Leti, Centre CMP, F - 13541 Gardanne France (Aix-en-Provence, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Jack Andrew -- Virtual machines on RISC-V

Jack Andrew -- Imagination Technologies (Cambridge, United Kingdom).

**Summary**

(TBD)

*Bio*

(TBD)


### Caaliph Andriamisaina -- SECURE PLATFORM FOR ICT SYSTEMS ROOTED AT THE SILICON MANUFACTURING PROCESS

Caaliph Andriamisaina -- Cea, List (Palaiseau, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Gerardo Bandera Burgueño -- Floating Point HUB Adder for RISC-V Sargantana Processor

Gerardo Bandera Burgueño -- University of Malaga

**Summary**

(TBD)

*Bio*

(TBD)


### Marcello Barbirotta -- Adding Dynamic Triple Modular Redundancy on a RISC-V Microarchitecture

Marcello Barbirotta -- Sapienza University Of Rome (Roma, Italia).

**Summary**

(TBD)

*Bio*

(TBD)


### Marco Bertuletti -- Parallel Sparse Deep Learning Operators on Lightweight RISC-V Processors

Marco Bertuletti -- ETH Zurich (Zurich, Switzerland).

**Summary**

(TBD)

*Bio*

(TBD)


### Nick Brown -- Experiences of running an HPC RISC-V testbed

Nick Brown -- Epcc At The University Of Edinburgh (Edinburgh, United Kingdom).

**Summary**

(TBD)

*Bio*

(TBD)


### Benjamin Cabé -- Open Source All the Way Down with Zephyr and RISC-V

Benjamin Cabé -- Linux Foundation (Toulouse, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Ramon Canal -- Vitamin-V: Virtual Environment and Tool-boxing for Trustworthy Development of RISC-V based Cloud Services

Ramon Canal -- Universitat Politècnica De Catalunya (Barcelona, Spain).

**Summary**

(TBD)

*Bio*

(TBD)


### Joaquim Maria Castella Triginer -- Enhancing Safety with RISC-V-based SPIDER Autonomous Robot: A Use-Case from the ECSEL FRACTAL Project

Joaquim Maria Castella Triginer -- Virual Vehicle Research Gmbh (Graz, Austria).

**Summary**

(TBD)

*Bio*

(TBD)


### Gregory Chadwick -- Developing an Open-Source Silicon Ecosystem: The Silicon Commons

Gregory Chadwick -- Lowrisc Cic (Bristol, United Kingdom).

**Summary**

(TBD)

*Bio*

(TBD)


### Henri-pierre Charles -- How to generate data dependent applications and handle  platform heterogeneity ?

Henri-pierre Charles -- CEA (Grenoble, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Odysseas Chatzopoulos -- Enabling Design Space Exploration of RISC-V Accelerator-rich Computing Systems on gem5

Odysseas Chatzopoulos -- University Of Athens (Athens, Greece).

**Summary**

(TBD)

*Bio*

(TBD)


### Balaji Chegu -- Software Hardware Co-processing in RISC-V using OpenVX™ for Embedded Vision Applications

Balaji Chegu -- Microchip (Bangalore, India).

**Summary**

(TBD)

*Bio*

(TBD)


### Junchao Chen -- Towards High-Reliability Systems Design using Agile Hardware Development Flow

Junchao Chen -- IHP-Innovations for High Performance Microelectronics (Frankfurt Oder, Germany).

**Summary**

(TBD)

*Bio*

(TBD)


### Warren Chen -- Latency Reduction in a System with IOPMP

Warren Chen -- Andes Technology (Hsinchu, Taiwan).

**Summary**

(TBD)

*Bio*

(TBD)


### Jin Chufeng -- A Micro Arch Design of L1 Cache for GPGPUs Supporting Release Consistency-directed Coherence Based on RVWMO

Jin Chufeng -- Tsinghua University (Beijing, China).

**Summary**

(TBD)

*Bio*

(TBD)


### Iacopo Colonnelli -- Experimenting with PyTorch on RISC-V

Iacopo Colonnelli -- University Of Torino (Torino, Italy).

**Summary**

(TBD)

*Bio*

(TBD)


### Francisco Costa -- Open Source RISC-V Advanced Interrupt Architecture (AIA) IP

Francisco Costa -- University of Minho (Guimaraes, Portugal).

**Summary**

(TBD)

*Bio*

(TBD)


### Raúl de la Cruz -- Providing QoS policies for mixed-criticality applications on RISC-V based MPSoCs

Raúl de la Cruz -- Collins Aerospace (Cork, Ireland).

**Summary**

(TBD)

*Bio*

(TBD)


### Ashish Darbari -- End-to-end formal verification of RISC-V SoCs

Ashish Darbari -- Axiomise (London, United Kingdom).

**Summary**

(TBD)

*Bio*

(TBD)


### Wolfgang Ecker -- Scale4Edge – Scaling RISC-V for Edge Applications

Wolfgang Ecker -- Infineon Technologies

**Summary**

(TBD)

*Bio*

(TBD)


### Tamer Eren -- A RISC-V-based, Multi-threaded General Purpose GPU Core

Tamer Eren -- TÜBİTAK / BİLGEM (İstanbul, Turkey).

**Summary**

(TBD)

*Bio*

(TBD)


### Jerome Fereyre -- VPSDK : a portability library for extended arithmetic operations targetting a RISC-V Variable eXended   Precision accelerator.

Jerome Fereyre -- Cea (Grenoble, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Zaruba Florian -- Next-Generation Edge AI Solutions built on RISC-V

Zaruba Florian -- Axelera AI / OpenHW Group (Zürich, Switzerland).

**Summary**

(TBD)

*Bio*

(TBD)


### Conrad Foik -- Extended Abstract: A Flexible Simulation Environment for RISC-V

Conrad Foik -- Technical University Munich (Munich, Germany).

**Summary**

(TBD)

*Bio*

(TBD)


### Bob Frankel -- Introducing Em – Taking RISC-V Software Over The Edge

Bob Frankel -- Bespoke IoT (Santa Barbara, United States).

**Summary**

(TBD)

*Bio*

(TBD)


### Francisco Javier Fuentes -- SafeTI Traffic Injector Enhancement for Effective Interference Testing in Critical Real-Time Systems

Francisco Javier Fuentes -- Barcelona Supercomputing Center (La Garriga, Spain).

**Summary**

(TBD)

*Bio*

(TBD)


### Pablo Fuentes -- Towards an Educational Hardware Lab Based on RISC-V

Pablo Fuentes -- Universidad de Cantabria (Cantabria, Spain).

**Summary**

(TBD)

*Bio*

(TBD)


### Felix Garcia-Carballeira -- CREATOR: a tool for teaching assembly programming with RISC-V

Felix Garcia-Carballeira -- Universidad Carlos III De Madrid (Leganes, Spain).

**Summary**

(TBD)

*Bio*

(TBD)


### Jaume Gauchola -- Hypervision Extension for a RISC-V Processor

Jaume Gauchola -- 

**Summary**

(TBD)

*Bio*

(TBD)


### Michael Gielda -- Enabling Collaborative Chip Design in the RISC-V VeeR core and Caliptra RoT Project with CHIPS Alliance tools

Michael Gielda -- Antmicro (Gothenburg, Sweden).

**Summary**

(TBD)

*Bio*

(TBD)


### Gert Goossens -- Taking the Risk out of Optimizing Your Own RISC-V Architecture Design

Gert Goossens -- Synopsys (Leuven, Belgium).

**Summary**

(TBD)

*Bio*

(TBD)


### Jean-Michel Gorius -- Design Exploration of RISC-V Soft-Cores through Speculative High-Level Synthesis

Jean-Michel Gorius -- University of Rennes, Irisa (Rennes, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Pascal Gouedo -- CV32E40P updates: customizing an open-source RISC-V core at industrial-grade; experiences and challenges

Pascal Gouedo -- Dolphin Design (Grenoble, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Léo Gourdin -- Formally verified advanced optimizations for RISC-V

Léo Gourdin -- UGA (Grenoble, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Frank Gurkaynak -- 10 years of making PULP based chips

Frank Gurkaynak --  (Switzerland).

**Summary**

(TBD)

*Bio*

(TBD)


### Jonas Hahnfeld -- Porting ROOT and Cling to RISC-V

Jonas Hahnfeld -- CERN (Geneva, Switzerland).

**Summary**

(TBD)

*Bio*

(TBD)


### Muhammad Hassan -- Expanding RISC-V Horizons: Streamlining Heterogeneous Systems Evaluation with Open Source RISC-V AMS VP Framework

Muhammad Hassan -- DFKI GmbH And University Of Bremen (Bremen, Germany).

**Summary**

(TBD)

*Bio*

(TBD)


### Salaheddin Hetalani -- Wedging with formal verification to strengthen the quality of custom RISC-V SoC

Salaheddin Hetalani -- Siemens EDA

**Summary**

(TBD)

*Bio*

(TBD)


### Lawrence Hunter -- QEMU Vector Cryptography extension support

Lawrence Hunter -- Codethink (Manchester, United Kingdom).

**Summary**

(TBD)

*Bio*

(TBD)


### Lavanya Jagadeeswaran -- Changing the RISC-V Verification Paradigm with Vyoma’s Verification-as-a-Service Framework

Lavanya Jagadeeswaran -- Vyoma Systems Private Limited (Chennai, India).

**Summary**

(TBD)

*Bio*

(TBD)


### Tobias Jauch -- Detecting and Patching Transient Execution Side Channels in an Out-of-Order RISC-V Core

Tobias Jauch -- RPTU Kaiserslautern-Landau (Kaiserslautern, Germany).

**Summary**

(TBD)

*Bio*

(TBD)


### Alexandre Joannou -- CHERI-RISCV Extension Progress

Alexandre Joannou -- University of Cambridge (Cambridge, United Kingdom).

**Summary**

(TBD)

*Bio*

(TBD)


### Stanislaw Kaushanski -- Automated Cross-level Verification Flow of a Highly Configurable RISC-V Core Family with Custom Instructions

Stanislaw Kaushanski -- MINRES Technologies GmbH (Munich, Germany).

**Summary**

(TBD)

*Bio*

(TBD)


### Philipp van Kempen -- Automated Generation of a RISC-V LLVM Toolchain for Custom MACs

Philipp van Kempen -- Technical University of Munich (Munich, Germany).

**Summary**

(TBD)

*Bio*

(TBD)


### Tanuj Khandelwal -- Functional Verification Strategy for an Open-Source High-Performance L1 Data-Cache for RISC-V cores

Tanuj Khandelwal -- Univ. Grenoble Alpes, CEA, LIST (Grenoble, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Lucas Klemmer -- A DSL for Visualizing Pipelines: A RISC-V Case Study

Lucas Klemmer -- Johannes Kepler University Linz (Linz, Austria).

**Summary**

(TBD)

*Bio*

(TBD)


### Maha Kooli -- RISC-V based Programming Model of a Computational SRAM Vector Processing Unit

Maha Kooli -- Cea Grenoble (Grenoble, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Leonidas Kosmidis -- The METASAT Hardware Platform: A High-Performance Multicore, AI SIMD and GPU RISC-V Platform for On-board Processing

Leonidas Kosmidis -- Barcelona Supercomputing Center (BSC) (Barcelona, Spain).

**Summary**

(TBD)

*Bio*

(TBD)


### Christos Kotselidis -- Harnessing Hardware Acceleration with RISC-V and the EU Processor

Christos Kotselidis -- The University Of Manchester (Manchester, United Kingdom).

**Summary**

(TBD)

*Bio*

(TBD)


### Helmut Kurth -- Security Evaluation of a RISC-V-based SoC

Helmut Kurth -- atsec GmbH

**Summary**

(TBD)

*Bio*

(TBD)


### Larry Lapides -- Hybrid Simulation with Emulation for RISC-V Software Bring Up and Hardware-Software Co-Verification

Larry Lapides -- Imperas Software

**Summary**

(TBD)

*Bio*

(TBD)


### Sylvain Lefebvre -- Iron: Selectively turn RISC-V binaries into hardware co-processors.

Sylvain Lefebvre -- Inria (Villers-les-nancy, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Guy Lemieux -- RVV-lite v0.5: A Modest Proposal for Reducing the RISC-V Vector Extension

Guy Lemieux -- University Of British Columbia (Vancouver, Canada).

**Summary**

(TBD)

*Bio*

(TBD)


### Jingzhou Li -- Falcon: A Dual-Core Lockstep Microprocessor Based on RISC-V ISA

Jingzhou Li -- Tsinghua University (Beijing, China).

**Summary**

(TBD)

*Bio*

(TBD)


### Charisios Loukas -- Low-latency user-level communication for RISC-V clusters

Charisios Loukas -- FORTH (Herakleion, Greece).

**Summary**

(TBD)

*Bio*

(TBD)


### Li Lu -- Simulation-based Fault Injection on Ibex Core with UVM Environment

Li Lu -- IHP-Leibniz-Institut für innovative Mikroelektronik (Frankfurt Oder, Germany).

**Summary**

(TBD)

*Bio*

(TBD)


### Marno van der Maas -- Verifying Enhanced PMP Behavior in Ibex

Marno van der Maas -- lowRISC CIC (Cambridge, United Kingdom).

**Summary**

(TBD)

*Bio*

(TBD)


### David Mallasén Quintana -- PERCIVAL: Integrating Posit and Quire Arithmetic into the RISC-V Ecosystem

David Mallasén Quintana -- Universidad Complutense De Madrid (Madrid, España).

**Summary**

(TBD)

*Bio*

(TBD)


### Kevin McDermott -- Cycle Approximate Simulation of RISC-V Processors for Architectural Exploration

Kevin McDermott -- Imperas Software (Thame, United Kingdom).

**Summary**

(TBD)

*Bio*

(TBD)


### Hugo McNally -- Relocatable RISC-V Rust Applications for Embedded Systems

Hugo McNally -- Lowrisc Cic (Cambridge, United Kingdom).

**Summary**

(TBD)

*Bio*

(TBD)


### Javier Mora -- A three perspective analysis of RISC-V design tools for safety and security architectures

Javier Mora -- Collins Aerospace (Cork, Ireland).

**Summary**

(TBD)

*Bio*

(TBD)


### Alberto Moreno -- RISC-V Core FPGA tracing for verification

Alberto Moreno -- Semidynamics (Barcelona, España).

**Summary**

(TBD)

*Bio*

(TBD)


### Shahzaib Muhammad Kashif -- ChipShop: A Cloud-Based GUI for Accelerating SoC Design

Shahzaib Muhammad Kashif -- Usman Institute Of Technology (uit) (Karachi, Pakistan).

**Summary**

(TBD)

*Bio*

(TBD)


### Stepan Nassyr -- Programmatically Reaching the Roof: Automated BLIS Kernel Generator for SVE and RVV

Stepan Nassyr -- Forschungszentrum Juelich Gmbh (Aachen, Germany).

**Summary**

(TBD)

*Bio*

(TBD)


### Pegdwende Romaric Nikiema -- Time-Bounded Error Mitigation through Dual-Core Lockstep RISC-V using HLS

Pegdwende Romaric Nikiema -- Univ Rennes, Inria, IRISA, CNRS

**Summary**

(TBD)

*Bio*

(TBD)


### Stephan Nolting -- Developing Custom RISC-V ISA Extensions for General Embedded Image Processing Operations

Stephan Nolting -- Fraunhofer IMS (Duisburg, Germany).

**Summary**

(TBD)

*Bio*

(TBD)


### William PENSEC -- When in-core DIFT faces fault injection attacks

William PENSEC -- University Southern Brittany (Lorient, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Darek Palubiak -- Evaluation of critical flip-flops in RISC-V cores using fault injection for improved single-event-upset resilience

Darek Palubiak -- Cadence Design Systems (Cork, Ireland).

**Summary**

(TBD)

*Bio*

(TBD)


### Karan Pathak -- Validating Full-System RISC-V Simulator: A Systematic Approach

Karan Pathak -- Tu Delft/EPFL (Lausanne, Switzerland).

**Summary**

(TBD)

*Bio*

(TBD)


### Arthur Perais -- We had 64-bit, yes. What about second 64-bit?

Arthur Perais -- CNRS (Grenoble, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Sandro Pinto -- Interoperable IoT Security Stack: The RISC-V Opportunity

Sandro Pinto -- Universidade do Minho (Guimaraes, Portugal).

**Summary**

(TBD)

*Bio*

(TBD)


### Zdenek Prikryl -- RISC-V as an Enabler of Heterogeneous Compute

Zdenek Prikryl -- Codasip

**Summary**

(TBD)

*Bio*

(TBD)


### Enrique S. Quintana-ortí -- Parallelizing BLIS-style Matrix Multiplication for TinyML on Ultra-Low-Power multicore RISC-V

Enrique S. Quintana-ortí -- Universitat Politècnica de València (Valencia, España).

**Summary**

(TBD)

*Bio*

(TBD)


### Jérôme Quévremont -- Recent Achievements of the Open-Source CVA6 Core: FPGA Optimizations, Coprocessor Acceleration, Yocto Linux Support

Jérôme Quévremont -- Thales Research & Technology (Palaiseau, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Maria Ramirez Corrales -- Improving Post-Quantum Cryptography coupling Near-Memory Computing and RISC-V Cores

Maria Ramirez Corrales -- CEA (Grenoble, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Gerard Rauwerda -- SmallSat Payload Control & Data Processing: High-Reliability and High-Security With RISC-V

Gerard Rauwerda -- Technolution B.V. (Gouda, Netherlands).

**Summary**

(TBD)

*Bio*

(TBD)


### Pierre Ravenel -- A gem5-based CVA6 Framework for Microarchitectural Pathfinding

Pierre Ravenel -- Kalray (Grenoble, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Alvise Rigo -- VOSySzator: A flexible embedded RISC-V system virtualizer targeting the cloud

Alvise Rigo -- Virtual Open Systems (Grenoble, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Manuel Rodríguez -- Open-source RISC-V Input/Output Memory Management Unit (IOMMU) IP

Manuel Rodríguez -- Centro ALGORITMI/LASI, Universidade Do Minho (Guimarães, Portugal).

**Summary**

(TBD)

*Bio*

(TBD)


### Luis Felipe Rojas Muñoz -- Root of Trust Components to Increase Security  of RISC-V Based Systems on Chips

Luis Felipe Rojas Muñoz -- Imse-cnm (CSIC/Universidad de Sevilla) (Sevilla, Spain).

**Summary**

(TBD)

*Bio*

(TBD)


### Kenneth Rovers -- The landscape of RISC-V floating point support with BF16 at the centre

Kenneth Rovers -- Imagination Technologies (Sint-Michielsgestel, Netherlands).

**Summary**

(TBD)

*Bio*

(TBD)


### Peter Rugg -- Randomized Testing of RISC-V CPUs using Direct Instruction Injection

Peter Rugg -- University Of Cambridge (Cambridge, United Kingdom).

**Summary**

(TBD)

*Bio*

(TBD)


### Fatima Saleem -- Open-Source RISC-V Vector Test Suites: A Comparative Analysis

Fatima Saleem -- 10xengineers (Lahore, Pakistan).

**Summary**

(TBD)

*Bio*

(TBD)


### Josep Sans I Prats -- Open source verification environment for RISC-V

Josep Sans I Prats -- Semidynamics (Barcelona, España).

**Summary**

(TBD)

*Bio*

(TBD)


### Marcel Sarraseca -- SafeLS: Toward Building a Lockstep NOEL-V Core

Marcel Sarraseca -- Barcelona Supercomputing Center (Terrassa, Spain).

**Summary**

(TBD)

*Bio*

(TBD)


### Paul Scheffler -- Accelerating Irregular Workloads with Cooperating Indexed Stream Registers

Paul Scheffler -- ETH Zurich (Zürich, Switzerland).

**Summary**

(TBD)

*Bio*

(TBD)


### Davide Schiavone -- X-HEEP: an open-source eXtendible\\Heterogeneous Energy-Efficient RISC-V Platform for Embedded-class systems

Davide Schiavone -- Openhw Group (Geneva, Switzerland).

**Summary**

(TBD)

*Bio*

(TBD)


### Quentin Schibler -- You only use 10% of your FPGA

Quentin Schibler -- École Normale Supérieure Paris-Saclay (Cambridge, United Kingdom).

**Summary**

(TBD)

*Bio*

(TBD)


### Frank Schirrmeister -- Accelerating RISC V Developments Through Network-on-Chip (NoC) Automation

Frank Schirrmeister -- Arteris (Campbell, United States).

**Summary**

(TBD)

*Bio*

(TBD)


### Jonas Schupp -- Silicon Proven Hardware Acceleration of Post-Quantum Cryptography on RISC-V

Jonas Schupp -- Technical University Of Munich (Munich, Germany).

**Summary**

(TBD)

*Bio*

(TBD)


### Alexey Shchekin -- Compact CORDIC accelerator implementation for embedded RISC-V core

Alexey Shchekin -- Codasip

**Summary**

(TBD)

*Bio*

(TBD)


### Matteo Sonza Reorda -- Self-Test Libraries for RISC-V safety-critical applications: recent advances

Matteo Sonza Reorda -- Politecnico di Torino

**Summary**

(TBD)

*Bio*

(TBD)


### Aimee Sutton -- Adapting verification methodologies and techniques for the innovation of RISC-V

Aimee Sutton -- Imperas Software

**Summary**

(TBD)

*Bio*

(TBD)


### Eduardo Tomasi Ribeiro -- Towards Simulation of an Unified Address Space for 128-bit Massively Parallel Computers

Eduardo Tomasi Ribeiro -- CEA List (Grenoble, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Martin Troiber -- A Vulkan Graphics Driver for RISC-V CPUs

Martin Troiber -- Technical University Of Munich (Munich, Germany).

**Summary**

(TBD)

*Bio*

(TBD)


### Markus Ulbricht -- The TETRISC SoC - A resilient quad-core system based on Pulpissimo

Markus Ulbricht -- IHP - Leibniz Institute For High Performance Microelectronics (Frankfurt (Oder), Germany).

**Summary**

(TBD)

*Bio*

(TBD)


### Roddy Urquhart -- Unlocking the potential of RISC-V with HW/SW co-design

Roddy Urquhart -- Codasip

**Summary**

(TBD)

*Bio*

(TBD)


### Daniel Vázquez -- Extending RISC-V Datapaths with Coarse-Grained Reconfigurable Architectures

Daniel Vázquez -- Universidad Politécnica De Madrid (Madrid, Spain).

**Summary**

(TBD)

*Bio*

(TBD)


### Nils Wistoff -- Towards Full Time Protection of an Open-Source, Out-of-Order RISC-V Core

Nils Wistoff -- ETH Zürich (Zürich, Switzerland).

**Summary**

(TBD)

*Bio*

(TBD)


### Michael Wong -- Towards RISC-V Datacenter and Cloud Computing with Accelerators, Ecosystem and new ISA

Michael Wong -- Codeplay (Toronto, Canada).

**Summary**

(TBD)

*Bio*

(TBD)


### Jonathan Woodruff -- CHERIoT: Rethinking Security for Low-Cost Embedded Systems

Jonathan Woodruff -- University of Cambridge (Cambridge, United Kingdom).

**Summary**

(TBD)

*Bio*

(TBD)


### Hualin Wu -- Accelerate HPC and AI applications with RVV auto vectorization

Hualin Wu -- Terapines Ltd (Wuhan, China).

**Summary**

(TBD)

*Bio*

(TBD)


### Kexiang Yang -- Ventus: an RVV-based General Purpose GPU Design and Implementation

Kexiang Yang -- Tsinghua University (Beijing, China).

**Summary**

(TBD)

*Bio*

(TBD)


### Lilia Zaourar -- Exploring RISC-V based platforms within VPSim simulation tool for High Performance Computing

Lilia Zaourar -- CEA LIST LECA (Paris, France).

**Summary**

(TBD)

*Bio*

(TBD)


### Siqi Zhao -- Hardware-Assisted Virtual IOMMU with Nested Translation

Siqi Zhao -- T-head Semiconductor (Hangzhou, China).

**Summary**

(TBD)

*Bio*

(TBD)


