<profile>

<section name = "Vitis HLS Report for 'encoder_Pipeline_VITIS_LOOP_50_2'" level="0">
<item name = "Date">Mon Dec  5 17:41:13 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">ecc_encoder_src</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 1.433 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, ?, 60.000 ns, ?, 3, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_50_2">1, ?, 2, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 97, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 130, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_191_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op35_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln50_fu_185_p2">icmp, 0, 0, 19, 31, 31</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln62_fu_366_p2">or, 0, 0, 2, 2, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln844_10_fu_398_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_11_fu_392_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_12_fu_404_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_13_fu_416_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_14_fu_422_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_1_fu_360_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_2_fu_410_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_3_fu_428_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_4_fu_314_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_5_fu_320_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_6_fu_326_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_7_fu_342_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_8_fu_348_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_9_fu_354_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln844_fu_332_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 31, 62</column>
<column name="data_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="data_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="i_fu_96">9, 2, 31, 62</column>
<column name="out_V_fu_92">9, 2, 8, 16</column>
<column name="part_set_i_i_lcssa276_fu_100">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="data_in_axiu_keep_V_fu_116">8, 0, 8, 0</column>
<column name="data_in_axiu_last_V_fu_108">1, 0, 1, 0</column>
<column name="data_in_axiu_strb_V_fu_112">8, 0, 8, 0</column>
<column name="data_in_temp_V_fu_104">64, 0, 64, 0</column>
<column name="empty_14_reg_540">1, 0, 1, 0</column>
<column name="i_fu_96">31, 0, 31, 0</column>
<column name="out_V_fu_92">8, 0, 8, 0</column>
<column name="part_set_i_i_lcssa276_fu_100">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, encoder_Pipeline_VITIS_LOOP_50_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, encoder_Pipeline_VITIS_LOOP_50_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, encoder_Pipeline_VITIS_LOOP_50_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, encoder_Pipeline_VITIS_LOOP_50_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, encoder_Pipeline_VITIS_LOOP_50_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, encoder_Pipeline_VITIS_LOOP_50_2, return value</column>
<column name="data_in_TVALID">in, 1, axis, data_in_V_data_V, pointer</column>
<column name="data_in_TDATA">in, 64, axis, data_in_V_data_V, pointer</column>
<column name="data_out_TREADY">in, 1, axis, data_out_V_data_V, pointer</column>
<column name="data_out_TDATA">out, 64, axis, data_out_V_data_V, pointer</column>
<column name="s_V_load">in, 6, ap_none, s_V_load, scalar</column>
<column name="mul">in, 31, ap_none, mul, scalar</column>
<column name="data_out_TVALID">out, 1, axis, data_out_V_last_V, pointer</column>
<column name="data_out_TLAST">out, 1, axis, data_out_V_last_V, pointer</column>
<column name="data_out_TKEEP">out, 8, axis, data_out_V_keep_V, pointer</column>
<column name="data_out_TSTRB">out, 8, axis, data_out_V_strb_V, pointer</column>
<column name="data_in_TREADY">out, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TLAST">in, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TKEEP">in, 8, axis, data_in_V_keep_V, pointer</column>
<column name="data_in_TSTRB">in, 8, axis, data_in_V_strb_V, pointer</column>
<column name="part_set_i_i_lcssa276_out">out, 6, ap_vld, part_set_i_i_lcssa276_out, pointer</column>
<column name="part_set_i_i_lcssa276_out_ap_vld">out, 1, ap_vld, part_set_i_i_lcssa276_out, pointer</column>
</table>
</item>
</section>
</profile>
