,Layer,Rule,Category,Description,Value
0,GT,GT_offgrid,Restrictions,Drawn GT off-grid,N/A
1,GT,GT_1a,Length,Min Channel length for 1.0/1.2V NMOS /PMOS transistors,== 0.06
2,GT,GT_1b,Length,Min Channel length for 1.8V NMOS/PMOS transistors,== 0.20
3,GT,GT_2,Width,Min Width of interconnect poly,== 0.06
4,GT,GT_3a,Spacing,Min Space between two GTs,== 0.12
5,GT,GT_3b,Spacing,"Min Space between two GTs when one or both GT width is >= 0.4um, and the run length of two GTs is >= 0.5um",== 0.16
6,GT,GT_3c_R,Spacing,Min Recommended space between GTs on the same AA,== 0.19
7,GT,GT_3d_R,Spacing,Min Recommended space between GTs on the same AA inside TG,== 0.24
8,GT,GT_4,Spacing,Space between AA and GT on field oxide,== 0.05
9,GT,GT_5,Extension,Min Extension of AA outside of GT (not include dummy AA and dummy Poly),== 0.115
10,GT,GT_6,Extension,Min Extension of poly end-cap outside of AA (not including dummy AA and dummy poly),== 0.14
11,GT,GT_7b_Min_R,Restrictions,NOTICE: It is a recommended rule.,N/A
12,GT,GT_7b_Max_R,Restrictions,NOTICE: It is a recommended rule.,N/A
13,GT,GT_7c_R,Restrictions,NOTICE: It is a recommended rule.,N/A
14,GT,GT_8,Restrictions,No bent GT on AA is allowed. All GT patterns on AA have to be orthogonal to AA edge.,N/A
15,GT,GT_9a,Extension,SN extension outside of poly resistor,== 0.16
16,GT,GT_9b,Extension,SP extension outside of poly resistor,== 0.16
17,GT,GT_10a,Spacing,Space between NLL/NLH/SN and a P-type poly resistor,== 0.16
18,GT,GT_10b,Spacing,Space between PLL/PLH/SP and a N-type poly resistor,== 0.16
19,GT,GT_11,Enclosure,"GT is enclosed by SN and/or SP, except MOM and HRPDMY area (when checking the rule, size down the HRPDMY by 0.3um along the current direction)",N/A
20,GT,GT_12,Restrictions,SN and SP overlap on GT is not allowed,N/A
21,GT,GT_13,Area,Min GT area,== 0.038
22,AA,AA_offgrid,Restrictions,Drawn AA off-grid,N/A
23,AA,AA_1,Width,Min Width of interconnect AA,>= 0.08
24,AA,AA_2a,Width,Min AA width for 1.0/1.2V NMOS/PMOS transistors,>= 0.11
25,AA,AA_2b,Width,Min AA width for 1.8/2.5/3.3V NMOS/PMOS transistors,>= 0.21
26,AA,AA_3a,Spacing,Min Space between two AAs in the same well,>= 0.10
27,AA,AA_3b,Spacing,Min Space between AAs with one or both AA width greater than 0.15um in the same well,>= 0.11
28,AA,AA_4,Enclosure,Min N+AA enclosed by NW,>= 0.12
29,AA,AA_5,Spacing,Min Space between NW and N+AA inside PW,>= 0.15
30,AA,AA_6,Enclosure,Min P+AA enclosed by NW,>= 0.15
31,AA,AA_7,Spacing,Space between NW and P+AA inside PW,>= 0.12
32,AA,AA_8,Area,Min AA area,>= 0.038
33,AA,AA_9,Spacing,"Min Space between N+AA, which is not enclosed by DNW, and NW which encloses a DNW",>= 0.32
34,AA,AA_10b_Min_R,Restrictions,NOTICE: It is a recommended rule.,N/A
35,AA,AA_10b_Max_R,Restrictions,NOTICE: It is a recommended rule.,N/A
36,AA,AA_10c_R,Restrictions,NOTICE: It is a recommended rule.,N/A
37,CT,CT_offgrid,Restrictions,Drawn CT off-grid,N/A
38,CT,CT_1,Width,Fixed contact size (square shape except rectangular CT in SRAM and EFUSE area),== 0.09
39,CT,CT_2a,Spacing,Min Space between two contacts,>= 0.11
40,CT,CT_2b,Spacing,Min Space between two contacts in case contact array is larger or equal to 4x4,>= 0.13
41,CT,CT_3,Spacing,Min Space between AA and contact on poly,>= 0.065
42,CT,CT_4a,Spacing,Min Space between poly to diffusion contact for 1.0/1.2V,>= 0.05
43,CT,CT_4b,Spacing,Min Space between poly and contact on AA for 1.8/2.5/3.3V,>= 0.09
44,CT,CT_5,Enclosure,Min CT enclosure by AA for CT landed on AA,>= 0.015
45,CT,CT_6,Enclosure,Min CT enclosure by poly for CT landed on poly,>= 0.01
46,CT,CT_7a_7b,Enclosure,Min M1 enclosure of CT,>= 0.00
47,CT,CT_7a_7b,Enclosure,Min M1 enclosure of CT when M1 enclosure on one or both perpendicular directions < 0.025um,>= 0.025
48,CT,CT_9,Restrictions,CT is not allowed to land on gate,N/A
49,CT,CT_10,Restrictions,CT should land on salicided surface (except MARKG/MARKS covered areas),N/A
50,M1,M1_offgrid,Restrictions,Drawn M1 off-grid,N/A
51,M1,M1_1,Width,Min M1 width,>= 0.09
52,M1,M1_2a,Spacing,Min Space between two M1,>= 0.09
53,M1,M1_2b,Spacing,"Min Space between two M1s when one or both M1 width or length >= 1um, and the run length of two M1s >= 2um",>= 0.16
54,M1,M1_2c,Spacing,"Min Space between two M1s when one or both M1 width or length >= 5um, and run length of two M1s >= 2um",>= 0.5
55,M1,M1_3,Width,Max M1 width,<= 12
56,M1,M1_4,Area,Min M1 area,>= 0.027
57,M1,M1_5,Enclosure,Min Enclosed dielectric area by M1,>= 0.13
58,M1,M1_6al,Restrictions,INDMY/MARKF/MARKG/MARKS covered areas are excluded for this rule checking,N/A
59,M1,M1_6ah,Restrictions,INDMY/MARKF/MARKG/MARKS covered areas are excluded for this rule checking,N/A
60,M1,M1_6c,Restrictions,INDMY/MARKG/MARKF/MARKS covered areas are excluded for this rule checking,N/A
61,M1,M1_6d,Restrictions,INDMY/MARKG/MARKS covered areas are excluded for this rule checking,N/A
62,M1,M1_6e_min_R,Restrictions,INDMY/MARKF/MARKG/MARKS covered areas are excluded for this rule checking. Device sensitive areas can be waived. NOTICE: It is a recommended rule.,N/A
63,M1,M1_6e_max_R,Restrictions,INDMY/MARKF/MARKG/MARKS covered areas are excluded for this rule checking. Device sensitive areas can be waived. NOTICE: It is a recommended rule.,N/A
64,M1,M1_7_a,Spacing,"Min Space between metal lines with one or both are 45 degree, and the bending metal length >= 0.5um",>= 0.105
65,M1,M1_7_b,Spacing,"Min Space between metal lines with one or both are 45 degree, and the bending metal length >= 0.5um",>= 0.105
