Timing Analyzer report for rooth
Thu Mar 02 17:48:21 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'refer_clk'
 15. Slow 1200mV 85C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'refer_clk'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Setup: 'refer_clk'
 26. Slow 1200mV 0C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'refer_clk'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Setup: 'refer_clk'
 36. Fast 1200mV 0C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'refer_clk'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; rooth                                                   ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.95        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  31.7%      ;
;     Processor 3            ;  21.2%      ;
;     Processor 4            ;  20.7%      ;
;     Processors 5-6         ;  10.6%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; rooth.sdc     ; OK     ; Thu Mar 02 17:48:17 2023 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 2.000  ; 500.0 MHz ; 0.000 ; 1.000  ; 50.00      ; 1         ; 10          ;       ;        ;           ;            ; false    ; refer_clk ; clk_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; refer_clk                                                ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                            ; { refer_clk }                                                ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 33.14 MHz  ; 33.14 MHz       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 116.96 MHz ; 116.96 MHz      ; refer_clk                                                ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -28.173 ; -35308.002    ;
; refer_clk                                                ; -12.571 ; -720.994      ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.451 ; 0.000         ;
; refer_clk                                                ; 1.448 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.201 ; -1591.637     ;
; refer_clk                                                ; 9.655  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -28.173 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.372      ; 30.546     ;
; -28.173 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.372      ; 30.546     ;
; -28.173 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.372      ; 30.546     ;
; -28.173 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.372      ; 30.546     ;
; -28.173 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.372      ; 30.546     ;
; -28.173 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.372      ; 30.546     ;
; -28.173 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.372      ; 30.546     ;
; -28.128 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.375      ; 30.504     ;
; -28.128 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.375      ; 30.504     ;
; -28.128 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.375      ; 30.504     ;
; -28.128 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.375      ; 30.504     ;
; -28.128 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.375      ; 30.504     ;
; -28.128 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.375      ; 30.504     ;
; -28.128 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.375      ; 30.504     ;
; -28.101 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.363      ; 30.465     ;
; -28.097 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.358      ; 30.456     ;
; -28.097 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.358      ; 30.456     ;
; -28.097 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.358      ; 30.456     ;
; -28.097 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.358      ; 30.456     ;
; -28.097 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.358      ; 30.456     ;
; -28.097 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.358      ; 30.456     ;
; -28.097 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.358      ; 30.456     ;
; -28.078 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.469     ;
; -28.078 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.469     ;
; -28.078 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.469     ;
; -28.078 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.469     ;
; -28.078 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.469     ;
; -28.078 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.469     ;
; -28.078 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.469     ;
; -28.056 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.366      ; 30.423     ;
; -28.025 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.349      ; 30.375     ;
; -28.024 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.391      ; 30.416     ;
; -28.024 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.391      ; 30.416     ;
; -28.024 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.391      ; 30.416     ;
; -28.024 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.391      ; 30.416     ;
; -28.024 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.391      ; 30.416     ;
; -28.024 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.391      ; 30.416     ;
; -28.024 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.391      ; 30.416     ;
; -27.994 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.393      ; 30.388     ;
; -27.940 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.394      ; 30.335     ;
; -27.875 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.266     ;
; -27.875 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.266     ;
; -27.875 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.266     ;
; -27.875 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.266     ;
; -27.875 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.266     ;
; -27.830 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.393      ; 30.224     ;
; -27.830 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.393      ; 30.224     ;
; -27.830 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.393      ; 30.224     ;
; -27.830 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.393      ; 30.224     ;
; -27.830 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.393      ; 30.224     ;
; -27.799 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.376      ; 30.176     ;
; -27.799 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.376      ; 30.176     ;
; -27.799 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.376      ; 30.176     ;
; -27.799 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.376      ; 30.176     ;
; -27.799 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.376      ; 30.176     ;
; -27.793 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[31]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.065     ; 29.729     ;
; -27.793 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.065     ; 29.729     ;
; -27.768 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.420      ; 30.189     ;
; -27.768 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.420      ; 30.189     ;
; -27.768 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.420      ; 30.189     ;
; -27.768 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.420      ; 30.189     ;
; -27.768 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.420      ; 30.189     ;
; -27.748 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[31]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.062     ; 29.687     ;
; -27.748 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.062     ; 29.687     ;
; -27.747 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[0]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.102     ; 29.646     ;
; -27.747 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[1]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.102     ; 29.646     ;
; -27.747 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[8]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.102     ; 29.646     ;
; -27.747 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[9]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.102     ; 29.646     ;
; -27.747 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.102     ; 29.646     ;
; -27.747 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.102     ; 29.646     ;
; -27.747 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.102     ; 29.646     ;
; -27.747 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.102     ; 29.646     ;
; -27.747 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[10] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.102     ; 29.646     ;
; -27.747 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[11] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.102     ; 29.646     ;
; -27.747 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[3]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.102     ; 29.646     ;
; -27.747 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[4]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.102     ; 29.646     ;
; -27.747 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.389      ; 30.137     ;
; -27.747 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.389      ; 30.137     ;
; -27.747 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.389      ; 30.137     ;
; -27.747 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.389      ; 30.137     ;
; -27.747 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.389      ; 30.137     ;
; -27.747 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.389      ; 30.137     ;
; -27.747 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.389      ; 30.137     ;
; -27.727 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[30]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.413      ; 30.141     ;
; -27.723 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[11]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.413      ; 30.137     ;
; -27.723 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[28]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.413      ; 30.137     ;
; -27.721 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[29]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.413      ; 30.135     ;
; -27.717 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.108     ;
; -27.717 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.401      ; 30.119     ;
; -27.717 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.108     ;
; -27.717 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.401      ; 30.119     ;
; -27.717 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.108     ;
; -27.717 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.401      ; 30.119     ;
; -27.717 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.108     ;
; -27.717 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.401      ; 30.119     ;
; -27.717 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.108     ;
; -27.717 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.401      ; 30.119     ;
; -27.717 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.108     ;
; -27.717 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.401      ; 30.119     ;
; -27.717 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.390      ; 30.108     ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'refer_clk'                                                                                                                                                                                                                                                                                   ;
+---------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                                                             ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -12.571 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.240      ; 14.879     ;
; -12.517 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.241      ; 14.826     ;
; -12.240 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.239      ; 14.547     ;
; -12.216 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.234      ; 14.518     ;
; -12.207 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.241      ; 14.516     ;
; -12.200 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 14.465     ;
; -12.195 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.234      ; 14.497     ;
; -12.030 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 14.295     ;
; -12.015 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.234      ; 14.317     ;
; -11.944 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.234      ; 14.246     ;
; -11.932 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.203      ; 14.203     ;
; -11.929 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.241      ; 14.238     ;
; -11.911 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.193      ; 14.172     ;
; -11.869 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 14.133     ;
; -11.860 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.235      ; 14.163     ;
; -11.855 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.239      ; 14.162     ;
; -11.835 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.179      ; 14.082     ;
; -11.831 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 14.096     ;
; -11.823 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.227      ; 14.118     ;
; -11.818 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.206      ; 14.092     ;
; -11.814 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.232      ; 14.114     ;
; -11.808 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.219      ; 14.095     ;
; -11.806 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.236      ; 14.110     ;
; -11.801 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.240      ; 14.109     ;
; -11.783 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.219      ; 14.070     ;
; -11.769 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.228      ; 14.065     ;
; -11.761 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.203      ; 14.032     ;
; -11.757 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.229      ; 14.054     ;
; -11.733 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 14.015     ;
; -11.726 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.189      ; 13.983     ;
; -11.722 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.215      ; 14.005     ;
; -11.711 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.229      ; 14.008     ;
; -11.703 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.184      ; 13.955     ;
; -11.676 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 13.955     ;
; -11.665 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.247      ; 13.980     ;
; -11.648 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.235      ; 13.951     ;
; -11.641 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 13.906     ;
; -11.629 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.251      ; 13.948     ;
; -11.620 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 13.902     ;
; -11.611 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.248      ; 13.927     ;
; -11.600 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.227      ; 13.895     ;
; -11.594 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.236      ; 13.898     ;
; -11.581 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.206      ; 13.855     ;
; -11.580 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.216      ; 13.864     ;
; -11.575 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.252      ; 13.895     ;
; -11.563 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 13.842     ;
; -11.546 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.228      ; 13.842     ;
; -11.529 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.234      ; 13.831     ;
; -11.528 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 13.793     ;
; -11.524 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.238      ; 13.830     ;
; -11.524 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.203      ; 13.795     ;
; -11.505 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.229      ; 13.802     ;
; -11.500 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.233      ; 13.801     ;
; -11.500 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.253      ; 13.821     ;
; -11.496 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.236      ; 13.800     ;
; -11.492 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.226      ; 13.786     ;
; -11.491 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.240      ; 13.799     ;
; -11.489 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.192      ; 13.749     ;
; -11.489 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.189      ; 13.746     ;
; -11.488 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.218      ; 13.774     ;
; -11.484 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 13.748     ;
; -11.484 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.229      ; 13.781     ;
; -11.479 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.233      ; 13.780     ;
; -11.472 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.184      ; 13.724     ;
; -11.468 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.221      ; 13.757     ;
; -11.466 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[7]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.266     ; 13.268     ;
; -11.459 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.228      ; 13.755     ;
; -11.458 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.254      ; 13.780     ;
; -11.455 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.222      ; 13.745     ;
; -11.447 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.221      ; 13.736     ;
; -11.431 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.215      ; 13.714     ;
; -11.416 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.230      ; 13.714     ;
; -11.402 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.229      ; 13.699     ;
; -11.396 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.201      ; 13.665     ;
; -11.393 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.248      ; 13.709     ;
; -11.371 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.232      ; 13.671     ;
; -11.367 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.258      ; 13.693     ;
; -11.359 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.219      ; 13.646     ;
; -11.349 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.202      ; 13.619     ;
; -11.340 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.218      ; 13.626     ;
; -11.339 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.249      ; 13.656     ;
; -11.334 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.246      ; 13.648     ;
; -11.319 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.192      ; 13.579     ;
; -11.317 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.234      ; 13.619     ;
; -11.314 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 13.578     ;
; -11.312 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.229      ; 13.609     ;
; -11.310 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.241      ; 13.619     ;
; -11.306 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.202      ; 13.576     ;
; -11.305 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.217      ; 13.590     ;
; -11.304 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.229      ; 13.601     ;
; -11.301 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.248      ; 13.617     ;
; -11.299 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.233      ; 13.600     ;
; -11.298 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.199      ; 13.565     ;
; -11.298 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.250      ; 13.616     ;
; -11.298 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.228      ; 13.594     ;
; -11.294 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 13.566     ;
; -11.293 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.229      ; 13.590     ;
; -11.289 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.241      ; 13.598     ;
; -11.286 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.240      ; 13.594     ;
; -11.284 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.236      ; 13.588     ;
+---------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.451 ; rooth:u_rooth_0|div:u_div_0|divisor_r[0]                                        ; rooth:u_rooth_0|div:u_div_0|divisor_r[0]                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                          ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; rooth:u_rooth_0|div:u_div_0|invert_result                                       ; rooth:u_rooth_0|div:u_div_0|invert_result                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                          ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                      ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; spi:u_spi_O|bit_index[3]                                                        ; spi:u_spi_O|bit_index[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi:u_spi_O|bit_index[2]                                                        ; spi:u_spi_O|bit_index[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi:u_spi_O|bit_index[1]                                                        ; spi:u_spi_O|bit_index[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|tx_reg                                                              ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|state.S_IDLE                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|bit_cnt[2]                                                          ; uart:uart_0|bit_cnt[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|bit_cnt[1]                                                          ; uart:uart_0|bit_cnt[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|tx_data_ready                                                       ; uart:uart_0|tx_data_ready                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|tx_data_valid                                                       ; uart:uart_0|tx_data_valid                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[11]                                                       ; gpio:gpio_0|gpio_data[11]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[4]                                                        ; gpio:gpio_0|gpio_data[4]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[2]                                                        ; gpio:gpio_0|gpio_data[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[15]                                                       ; gpio:gpio_0|gpio_data[15]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[14]                                                       ; gpio:gpio_0|gpio_data[14]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[3]                                                        ; gpio:gpio_0|gpio_data[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[5]                                                        ; gpio:gpio_0|gpio_data[5]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[0]                                                        ; gpio:gpio_0|gpio_data[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[7]                                                        ; gpio:gpio_0|gpio_data[7]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[13]                                                       ; gpio:gpio_0|gpio_data[13]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[12]                                                       ; gpio:gpio_0|gpio_data[12]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[10]                                                       ; gpio:gpio_0|gpio_data[10]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[1]                                                        ; gpio:gpio_0|gpio_data[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[6]                                                        ; gpio:gpio_0|gpio_data[6]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|uart_status[0]                                                      ; uart:uart_0|uart_status[0]                                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                              ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[3]                                                          ; uart:uart_0|rx_data[3]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[1]                                                          ; uart:uart_0|rx_data[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[6]                                                          ; uart:uart_0|rx_data[6]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_over                                                             ; uart:uart_0|rx_over                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[2]                                                          ; uart:uart_0|rx_data[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[0]                                                          ; uart:uart_0|rx_data[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[4]                                                          ; uart:uart_0|rx_data[4]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[5]                                                          ; uart:uart_0|rx_data[5]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[7]                                                          ; uart:uart_0|rx_data[7]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_clk_edge_cnt[1]                                                  ; uart:uart_0|rx_clk_edge_cnt[1]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_clk_edge_cnt[2]                                                  ; uart:uart_0|rx_clk_edge_cnt[2]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE     ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; spi:u_spi_O|spi_clk                                                             ; spi:u_spi_O|spi_clk                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi:u_spi_O|bit_index[0]                                                        ; spi:u_spi_O|bit_index[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; gpio:gpio_0|gpio_data[9]                                                        ; gpio:gpio_0|gpio_data[9]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi:u_spi_O|spi_ctrl[0]                                                         ; spi:u_spi_O|spi_ctrl[0]                                                       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; gpio:gpio_0|gpio_data[8]                                                        ; gpio:gpio_0|gpio_data[8]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi:u_spi_O|en                                                                  ; spi:u_spi_O|en                                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|cycle[0]                                    ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|cycle[0]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart:uart_0|rx_clk_edge_cnt[0]                                                  ; uart:uart_0|rx_clk_edge_cnt[0]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.483 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.776      ;
; 0.499 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[17]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[17]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.500 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[29]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[29]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[11]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[11]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.501 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[12]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[12]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.501 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[27]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[27]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.501 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|ack_d                ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[18]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[18]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.507 ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|mepc[1]                                     ; rooth:u_rooth_0|clinet:u_clinet_0|int_addr_o[1]                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.511 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.525 ; rooth:u_rooth_0|div:u_div_0|dividend_r[23]                                      ; rooth:u_rooth_0|div:u_div_0|dividend_r[24]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; uart:uart_0|rx_clk_edge_level                                                   ; uart:uart_0|rx_over                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; rooth:u_rooth_0|div:u_div_0|dividend_r[14]                                      ; rooth:u_rooth_0|div:u_div_0|dividend_r[15]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[23]        ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmcontrol[21]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[13]        ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmcontrol[11]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[14]        ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[12]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.526 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[12]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[12]                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[10]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; spi:u_spi_O|rdata[2]                                                            ; spi:u_spi_O|rdata[3]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; spi:u_spi_O|rdata[0]                                                            ; spi:u_spi_O|rdata[1]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; spi:u_spi_O|rdata[5]                                                            ; spi:u_spi_O|rdata[6]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; spi:u_spi_O|bit_index[2]                                                        ; spi:u_spi_O|bit_index[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.529 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[26]        ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[24]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.531 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.824      ;
; 0.534 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[2]         ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmcontrol[10]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.537 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.830      ;
; 0.542 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MSTATUS                       ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MCAUSE                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.837      ;
; 0.546 ; rooth:u_rooth_0|div:u_div_0|ready_o                                             ; rooth:u_rooth_0|div:u_div_0|op_r[0]                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.841      ;
; 0.588 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[27]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.881      ;
; 0.588 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[16]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.881      ;
; 0.592 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[18]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.885      ;
; 0.592 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[24]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.885      ;
; 0.592 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.885      ;
; 0.593 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|bit_cnt[3]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.886      ;
; 0.593 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[4]       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.886      ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'refer_clk'                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                             ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 1.448 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[31]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.080      ; 1.782      ;
; 1.526 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[26]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.114      ; 1.894      ;
; 1.737 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[16]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.116      ; 2.107      ;
; 1.787 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[0]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.122      ; 2.163      ;
; 1.826 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[23]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.058      ; 2.138      ;
; 1.875 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[3]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.133      ; 2.262      ;
; 1.912 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.549      ; 2.715      ;
; 1.912 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.548      ; 2.714      ;
; 1.948 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[6]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.080      ; 2.282      ;
; 1.952 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[1]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.122      ; 2.328      ;
; 1.972 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[28]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.551      ; 2.777      ;
; 1.976 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.580      ; 2.810      ;
; 1.976 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.579      ; 2.809      ;
; 1.994 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[7]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.097      ; 2.345      ;
; 2.067 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[13]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.121      ; 2.442      ;
; 2.178 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.549      ; 2.981      ;
; 2.178 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.548      ; 2.980      ;
; 2.284 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[12]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.588      ; 3.126      ;
; 2.304 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.560      ; 3.118      ;
; 2.304 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.559      ; 3.117      ;
; 2.316 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.584      ; 3.154      ;
; 2.316 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.583      ; 3.153      ;
; 2.322 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[26]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.547      ; 3.123      ;
; 2.339 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[2]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.158      ; 2.751      ;
; 2.342 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.559      ; 3.155      ;
; 2.342 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.558      ; 3.154      ;
; 2.347 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.566      ; 3.167      ;
; 2.347 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.565      ; 3.166      ;
; 2.369 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.572      ; 3.195      ;
; 2.369 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.571      ; 3.194      ;
; 2.375 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.571      ; 3.200      ;
; 2.375 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.570      ; 3.199      ;
; 2.376 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.551      ; 3.181      ;
; 2.376 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.550      ; 3.180      ;
; 2.394 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.584      ; 3.232      ;
; 2.394 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.583      ; 3.231      ;
; 2.408 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[5]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.583      ; 3.245      ;
; 2.446 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[30]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.182      ; 2.882      ;
; 2.459 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[27]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.595      ; 3.308      ;
; 2.477 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[29]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.124      ; 2.855      ;
; 2.546 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.559      ; 3.359      ;
; 2.546 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.558      ; 3.358      ;
; 2.558 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.551      ; 3.363      ;
; 2.558 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.550      ; 3.362      ;
; 2.574 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[24]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.607      ; 3.435      ;
; 2.576 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.551      ; 3.381      ;
; 2.576 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.550      ; 3.380      ;
; 2.582 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.597      ; 3.433      ;
; 2.582 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.596      ; 3.432      ;
; 2.589 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.535      ; 3.378      ;
; 2.615 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[15]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.593      ; 3.462      ;
; 2.619 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.534      ; 3.407      ;
; 2.626 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[1]                     ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.553      ; 3.433      ;
; 2.656 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[1]                     ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.552      ; 3.462      ;
; 2.670 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[19]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.087      ; 3.011      ;
; 2.677 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.601      ; 3.532      ;
; 2.677 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.600      ; 3.531      ;
; 2.690 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.559      ; 3.503      ;
; 2.690 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.558      ; 3.502      ;
; 2.703 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.568      ; 3.525      ;
; 2.703 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.567      ; 3.524      ;
; 2.709 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[2]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.075      ; 3.038      ;
; 2.731 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.550      ; 3.535      ;
; 2.732 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.567      ; 3.553      ;
; 2.732 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.566      ; 3.552      ;
; 2.761 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.549      ; 3.564      ;
; 2.774 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.549      ; 3.577      ;
; 2.774 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.548      ; 3.576      ;
; 2.787 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.603      ; 3.644      ;
; 2.787 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.602      ; 3.643      ;
; 2.806 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.603      ; 3.663      ;
; 2.806 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.602      ; 3.662      ;
; 2.809 ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|inv_access_mem_hold_o ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.067      ; 3.130      ;
; 2.812 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.560      ; 3.626      ;
; 2.812 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.559      ; 3.625      ;
; 2.824 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[13]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.572      ; 3.650      ;
; 2.838 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.580      ; 3.672      ;
; 2.838 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.579      ; 3.671      ;
; 2.839 ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|inv_access_mem_hold_o ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.066      ; 3.159      ;
; 2.862 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.607      ; 3.723      ;
; 2.862 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.606      ; 3.722      ;
; 2.890 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[10]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.140      ; 3.284      ;
; 2.902 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.580      ; 3.736      ;
; 2.902 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.579      ; 3.735      ;
; 2.926 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.567      ; 3.747      ;
; 2.926 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.566      ; 3.746      ;
; 2.927 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.546      ; 3.727      ;
; 2.927 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[3]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.087      ; 3.268      ;
; 2.932 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[13]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.049      ; 3.235      ;
; 2.941 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.584      ; 3.779      ;
; 2.941 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.583      ; 3.778      ;
; 2.952 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[7]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.074      ; 3.280      ;
; 2.954 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.576      ; 3.784      ;
; 2.961 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[16]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.607      ; 3.822      ;
; 2.964 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[1]                     ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.564      ; 3.782      ;
; 2.970 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.537      ; 3.761      ;
; 2.972 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]                     ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.553      ; 3.779      ;
; 2.976 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.588      ; 3.818      ;
; 2.976 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.587      ; 3.817      ;
; 2.979 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|need_resp                     ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.549      ; 3.782      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 35.34 MHz  ; 35.34 MHz       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 121.58 MHz ; 121.58 MHz      ; refer_clk                                                ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -26.293 ; -33267.504    ;
; refer_clk                                                ; -11.746 ; -682.544      ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.399 ; 0.000         ;
; refer_clk                                                ; 1.339 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.201 ; -1591.637     ;
; refer_clk                                                ; 9.665  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -26.293 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.349      ; 28.644     ;
; -26.293 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.349      ; 28.644     ;
; -26.293 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.349      ; 28.644     ;
; -26.293 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.349      ; 28.644     ;
; -26.293 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.349      ; 28.644     ;
; -26.293 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.349      ; 28.644     ;
; -26.293 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.349      ; 28.644     ;
; -26.226 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.595     ;
; -26.226 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.595     ;
; -26.226 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.595     ;
; -26.226 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.595     ;
; -26.226 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.595     ;
; -26.226 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.595     ;
; -26.226 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.595     ;
; -26.214 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.344      ; 28.560     ;
; -26.199 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.340      ; 28.541     ;
; -26.199 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.340      ; 28.541     ;
; -26.199 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.340      ; 28.541     ;
; -26.199 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.340      ; 28.541     ;
; -26.199 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.340      ; 28.541     ;
; -26.199 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.340      ; 28.541     ;
; -26.199 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.340      ; 28.541     ;
; -26.137 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.372      ; 28.511     ;
; -26.133 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.351      ; 28.486     ;
; -26.133 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.351      ; 28.486     ;
; -26.133 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.351      ; 28.486     ;
; -26.133 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.351      ; 28.486     ;
; -26.133 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.351      ; 28.486     ;
; -26.133 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.351      ; 28.486     ;
; -26.133 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.351      ; 28.486     ;
; -26.120 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.335      ; 28.457     ;
; -26.068 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.368      ; 28.438     ;
; -26.068 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.368      ; 28.438     ;
; -26.068 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.368      ; 28.438     ;
; -26.068 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.368      ; 28.438     ;
; -26.068 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.368      ; 28.438     ;
; -26.068 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.368      ; 28.438     ;
; -26.068 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.368      ; 28.438     ;
; -26.054 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.346      ; 28.402     ;
; -26.019 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.372      ; 28.393     ;
; -26.019 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.372      ; 28.393     ;
; -26.019 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.372      ; 28.393     ;
; -26.019 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.372      ; 28.393     ;
; -26.019 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.372      ; 28.393     ;
; -25.979 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.373      ; 28.354     ;
; -25.945 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[3]       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.377      ; 28.324     ;
; -25.942 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.400      ; 28.344     ;
; -25.942 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.400      ; 28.344     ;
; -25.942 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.400      ; 28.344     ;
; -25.942 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.400      ; 28.344     ;
; -25.942 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.400      ; 28.344     ;
; -25.925 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.363      ; 28.290     ;
; -25.925 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.363      ; 28.290     ;
; -25.925 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.363      ; 28.290     ;
; -25.925 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.363      ; 28.290     ;
; -25.925 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.363      ; 28.290     ;
; -25.906 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[31]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.058     ; 27.850     ;
; -25.906 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.058     ; 27.850     ;
; -25.890 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.259     ;
; -25.890 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.259     ;
; -25.890 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.259     ;
; -25.890 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.259     ;
; -25.890 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.259     ;
; -25.890 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.259     ;
; -25.890 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.259     ;
; -25.878 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[3]       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.395      ; 28.275     ;
; -25.874 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.243     ;
; -25.874 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.243     ;
; -25.874 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.243     ;
; -25.874 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.243     ;
; -25.874 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.243     ;
; -25.874 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.243     ;
; -25.874 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.367      ; 28.243     ;
; -25.869 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[30]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.394      ; 28.265     ;
; -25.866 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[11]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.394      ; 28.262     ;
; -25.865 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[28]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.394      ; 28.261     ;
; -25.863 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[29]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.394      ; 28.259     ;
; -25.859 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.374      ; 28.235     ;
; -25.859 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.374      ; 28.235     ;
; -25.859 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.374      ; 28.235     ;
; -25.859 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.374      ; 28.235     ;
; -25.859 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.374      ; 28.235     ;
; -25.859 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.374      ; 28.235     ;
; -25.859 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.374      ; 28.235     ;
; -25.859 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.374      ; 28.235     ;
; -25.859 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.374      ; 28.235     ;
; -25.859 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.374      ; 28.235     ;
; -25.859 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.374      ; 28.235     ;
; -25.859 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.374      ; 28.235     ;
; -25.851 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[3]       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.368      ; 28.221     ;
; -25.849 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[0]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.091     ; 27.760     ;
; -25.849 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[1]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.091     ; 27.760     ;
; -25.849 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[8]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.091     ; 27.760     ;
; -25.849 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[9]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.091     ; 27.760     ;
; -25.849 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.091     ; 27.760     ;
; -25.849 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.091     ; 27.760     ;
; -25.849 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.091     ; 27.760     ;
; -25.849 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.091     ; 27.760     ;
; -25.849 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[10] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.091     ; 27.760     ;
; -25.849 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[11] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.091     ; 27.760     ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'refer_clk'                                                                                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                                                             ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -11.746 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.213      ; 14.018     ;
; -11.588 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 13.861     ;
; -11.415 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.208      ; 13.682     ;
; -11.399 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.208      ; 13.666     ;
; -11.366 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.171      ; 13.596     ;
; -11.315 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.213      ; 13.587     ;
; -11.294 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 13.567     ;
; -11.290 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.171      ; 13.520     ;
; -11.231 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.208      ; 13.498     ;
; -11.166 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.208      ; 13.433     ;
; -11.148 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.201      ; 13.408     ;
; -11.097 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.210      ; 13.366     ;
; -11.066 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.202      ; 13.327     ;
; -11.060 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.181      ; 13.300     ;
; -11.056 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 13.329     ;
; -11.046 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.170      ; 13.275     ;
; -11.030 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.171      ; 13.260     ;
; -11.029 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.194      ; 13.282     ;
; -10.986 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.209      ; 13.254     ;
; -10.964 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.159      ; 13.182     ;
; -10.952 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.161      ; 13.172     ;
; -10.939 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 13.209     ;
; -10.926 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.194      ; 13.179     ;
; -10.922 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.203      ; 13.184     ;
; -10.906 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.180      ; 13.145     ;
; -10.905 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.222      ; 13.186     ;
; -10.904 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.203      ; 13.166     ;
; -10.899 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.172      ; 13.130     ;
; -10.888 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.159      ; 13.106     ;
; -10.882 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.207      ; 13.148     ;
; -10.866 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.224      ; 13.149     ;
; -10.866 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.207      ; 13.132     ;
; -10.843 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.188      ; 13.090     ;
; -10.832 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.180      ; 13.071     ;
; -10.828 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.210      ; 13.097     ;
; -10.821 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.201      ; 13.081     ;
; -10.817 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.190      ; 13.066     ;
; -10.817 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 13.072     ;
; -10.815 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.201      ; 13.075     ;
; -10.801 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 13.056     ;
; -10.787 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[9]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 13.042     ;
; -10.786 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 13.056     ;
; -10.785 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.202      ; 13.046     ;
; -10.771 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.221      ; 13.051     ;
; -10.766 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.205      ; 13.030     ;
; -10.758 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.225      ; 13.042     ;
; -10.752 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 12.989     ;
; -10.750 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.205      ; 13.014     ;
; -10.747 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.223      ; 13.029     ;
; -10.744 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.189      ; 12.992     ;
; -10.721 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.201      ; 12.981     ;
; -10.721 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.192      ; 12.972     ;
; -10.717 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.168      ; 12.944     ;
; -10.714 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.190      ; 12.963     ;
; -10.704 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[8]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.205      ; 12.968     ;
; -10.702 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 12.965     ;
; -10.700 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 12.963     ;
; -10.700 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.169      ; 12.928     ;
; -10.696 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.193      ; 12.948     ;
; -10.689 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.186      ; 12.934     ;
; -10.679 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.206      ; 12.944     ;
; -10.678 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 12.915     ;
; -10.666 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.210      ; 12.935     ;
; -10.663 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.206      ; 12.928     ;
; -10.663 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.188      ; 12.910     ;
; -10.655 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 12.918     ;
; -10.645 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 12.915     ;
; -10.641 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.168      ; 12.868     ;
; -10.639 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 12.902     ;
; -10.637 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.206      ; 12.902     ;
; -10.637 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.177      ; 12.873     ;
; -10.633 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 12.888     ;
; -10.628 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.159      ; 12.846     ;
; -10.628 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.212      ; 12.899     ;
; -10.626 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.169      ; 12.854     ;
; -10.621 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.206      ; 12.886     ;
; -10.614 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.194      ; 12.867     ;
; -10.613 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.222      ; 12.894     ;
; -10.612 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.195      ; 12.866     ;
; -10.611 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.179      ; 12.849     ;
; -10.610 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.192      ; 12.861     ;
; -10.608 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[7]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.260     ; 12.407     ;
; -10.601 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.207      ; 12.867     ;
; -10.590 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.187      ; 12.836     ;
; -10.585 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.207      ; 12.851     ;
; -10.582 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.205      ; 12.846     ;
; -10.574 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.217      ; 12.850     ;
; -10.568 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 12.823     ;
; -10.563 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.202      ; 12.824     ;
; -10.558 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.217      ; 12.834     ;
; -10.555 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.209      ; 12.823     ;
; -10.553 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.221      ; 12.833     ;
; -10.552 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.167      ; 12.778     ;
; -10.544 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.205      ; 12.808     ;
; -10.542 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.205      ; 12.806     ;
; -10.540 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.200      ; 12.799     ;
; -10.538 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 12.775     ;
; -10.535 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.219      ; 12.813     ;
; -10.534 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.210      ; 12.803     ;
; -10.530 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.190      ; 12.779     ;
+---------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.399 ; rooth:u_rooth_0|div:u_div_0|divisor_r[0]                                        ; rooth:u_rooth_0|div:u_div_0|divisor_r[0]                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.400 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                          ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                          ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                      ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rooth:u_rooth_0|div:u_div_0|invert_result                                       ; rooth:u_rooth_0|div:u_div_0|invert_result                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; uart:uart_0|tx_reg                                                              ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|state.S_IDLE                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|bit_cnt[2]                                                          ; uart:uart_0|bit_cnt[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|bit_cnt[1]                                                          ; uart:uart_0|bit_cnt[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|tx_data_ready                                                       ; uart:uart_0|tx_data_ready                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[4]                                                        ; gpio:gpio_0|gpio_data[4]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[2]                                                        ; gpio:gpio_0|gpio_data[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[15]                                                       ; gpio:gpio_0|gpio_data[15]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[14]                                                       ; gpio:gpio_0|gpio_data[14]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[3]                                                        ; gpio:gpio_0|gpio_data[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[0]                                                        ; gpio:gpio_0|gpio_data[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[7]                                                        ; gpio:gpio_0|gpio_data[7]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[10]                                                       ; gpio:gpio_0|gpio_data[10]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                              ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[3]                                                          ; uart:uart_0|rx_data[3]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[1]                                                          ; uart:uart_0|rx_data[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[6]                                                          ; uart:uart_0|rx_data[6]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_over                                                             ; uart:uart_0|rx_over                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[2]                                                          ; uart:uart_0|rx_data[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[0]                                                          ; uart:uart_0|rx_data[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[4]                                                          ; uart:uart_0|rx_data[4]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[5]                                                          ; uart:uart_0|rx_data[5]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[7]                                                          ; uart:uart_0|rx_data[7]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_clk_edge_cnt[1]                                                  ; uart:uart_0|rx_clk_edge_cnt[1]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_clk_edge_cnt[2]                                                  ; uart:uart_0|rx_clk_edge_cnt[2]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE     ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; spi:u_spi_O|spi_clk                                                             ; spi:u_spi_O|spi_clk                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi:u_spi_O|bit_index[3]                                                        ; spi:u_spi_O|bit_index[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi:u_spi_O|bit_index[2]                                                        ; spi:u_spi_O|bit_index[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi:u_spi_O|bit_index[1]                                                        ; spi:u_spi_O|bit_index[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi:u_spi_O|bit_index[0]                                                        ; spi:u_spi_O|bit_index[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:uart_0|tx_data_valid                                                       ; uart:uart_0|tx_data_valid                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:gpio_0|gpio_data[11]                                                       ; gpio:gpio_0|gpio_data[11]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:gpio_0|gpio_data[9]                                                        ; gpio:gpio_0|gpio_data[9]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:gpio_0|gpio_data[5]                                                        ; gpio:gpio_0|gpio_data[5]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi:u_spi_O|spi_ctrl[0]                                                         ; spi:u_spi_O|spi_ctrl[0]                                                       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:gpio_0|gpio_data[13]                                                       ; gpio:gpio_0|gpio_data[13]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:gpio_0|gpio_data[12]                                                       ; gpio:gpio_0|gpio_data[12]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:gpio_0|gpio_data[8]                                                        ; gpio:gpio_0|gpio_data[8]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:gpio_0|gpio_data[1]                                                        ; gpio:gpio_0|gpio_data[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:gpio_0|gpio_data[6]                                                        ; gpio:gpio_0|gpio_data[6]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:uart_0|uart_status[0]                                                      ; uart:uart_0|uart_status[0]                                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi:u_spi_O|en                                                                  ; spi:u_spi_O|en                                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|cycle[0]                                    ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|cycle[0]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart:uart_0|rx_clk_edge_cnt[0]                                                  ; uart:uart_0|rx_clk_edge_cnt[0]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.447 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.715      ;
; 0.467 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[17]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[17]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.737      ;
; 0.469 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[18]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[18]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.739      ;
; 0.469 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[12]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[12]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.739      ;
; 0.469 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|ack_d                ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[29]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[29]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[27]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[27]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[11]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[11]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.477 ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|mepc[1]                                     ; rooth:u_rooth_0|clinet:u_clinet_0|int_addr_o[1]                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.482 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.487 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.755      ;
; 0.488 ; spi:u_spi_O|bit_index[2]                                                        ; spi:u_spi_O|bit_index[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.755      ;
; 0.489 ; uart:uart_0|rx_clk_edge_level                                                   ; uart:uart_0|rx_over                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.757      ;
; 0.490 ; rooth:u_rooth_0|div:u_div_0|dividend_r[23]                                      ; rooth:u_rooth_0|div:u_div_0|dividend_r[24]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.759      ;
; 0.490 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[14]        ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[12]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[10]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; rooth:u_rooth_0|div:u_div_0|dividend_r[14]                                      ; rooth:u_rooth_0|div:u_div_0|dividend_r[15]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.760      ;
; 0.492 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[23]        ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmcontrol[21]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[13]        ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmcontrol[11]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[12]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[12]                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; spi:u_spi_O|rdata[2]                                                            ; spi:u_spi_O|rdata[3]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; spi:u_spi_O|rdata[0]                                                            ; spi:u_spi_O|rdata[1]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; spi:u_spi_O|rdata[5]                                                            ; spi:u_spi_O|rdata[6]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[26]        ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[24]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.496 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[2]         ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmcontrol[10]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.763      ;
; 0.504 ; rooth:u_rooth_0|div:u_div_0|ready_o                                             ; rooth:u_rooth_0|div:u_div_0|op_r[0]                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.773      ;
; 0.509 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MSTATUS                       ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MCAUSE                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.778      ;
; 0.544 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[27]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.812      ;
; 0.545 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[16]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.813      ;
; 0.548 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[18]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.816      ;
; 0.549 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[24]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.817      ;
; 0.550 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[4]       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.818      ;
; 0.550 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.818      ;
; 0.551 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|bit_cnt[3]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.819      ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'refer_clk'                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                             ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 1.339 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[31]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.043      ; 1.612      ;
; 1.398 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[26]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.085      ; 1.713      ;
; 1.615 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[16]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.073      ; 1.918      ;
; 1.636 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[0]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.084      ; 1.950      ;
; 1.683 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[23]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.016      ; 1.929      ;
; 1.709 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[3]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.096      ; 2.035      ;
; 1.733 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.485      ; 2.448      ;
; 1.733 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.485      ; 2.448      ;
; 1.777 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[1]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.084      ; 2.091      ;
; 1.785 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[6]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.045      ; 2.060      ;
; 1.785 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[28]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.487      ; 2.502      ;
; 1.787 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.512      ; 2.529      ;
; 1.787 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.512      ; 2.529      ;
; 1.843 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[7]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.065      ; 2.138      ;
; 1.894 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[13]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.077      ; 2.201      ;
; 1.967 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.681      ;
; 1.967 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.681      ;
; 2.066 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[12]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.517      ; 2.813      ;
; 2.086 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.497      ; 2.813      ;
; 2.086 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.497      ; 2.813      ;
; 2.096 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.513      ; 2.839      ;
; 2.096 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.513      ; 2.839      ;
; 2.096 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[26]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.486      ; 2.812      ;
; 2.119 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.498      ; 2.847      ;
; 2.119 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.498      ; 2.847      ;
; 2.128 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.493      ; 2.851      ;
; 2.128 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.493      ; 2.851      ;
; 2.143 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[2]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.117      ; 2.490      ;
; 2.150 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.501      ; 2.881      ;
; 2.150 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.501      ; 2.881      ;
; 2.152 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.505      ; 2.887      ;
; 2.152 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.505      ; 2.887      ;
; 2.157 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.485      ; 2.872      ;
; 2.157 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.485      ; 2.872      ;
; 2.169 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.513      ; 2.912      ;
; 2.169 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.513      ; 2.912      ;
; 2.173 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[5]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.515      ; 2.918      ;
; 2.238 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[27]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.523      ; 2.991      ;
; 2.256 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[29]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.078      ; 2.564      ;
; 2.277 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[30]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.140      ; 2.647      ;
; 2.297 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.492      ; 3.019      ;
; 2.297 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.492      ; 3.019      ;
; 2.311 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 3.025      ;
; 2.311 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 3.025      ;
; 2.323 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 3.037      ;
; 2.323 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 3.037      ;
; 2.333 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[24]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.532      ; 3.095      ;
; 2.335 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.526      ; 3.091      ;
; 2.335 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.526      ; 3.091      ;
; 2.366 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[1]                     ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.485      ; 3.081      ;
; 2.368 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[15]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.520      ; 3.118      ;
; 2.391 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[1]                     ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.485      ; 3.106      ;
; 2.426 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.527      ; 3.183      ;
; 2.426 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.527      ; 3.183      ;
; 2.437 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.472      ; 3.139      ;
; 2.438 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[19]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.043      ; 2.711      ;
; 2.440 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.493      ; 3.163      ;
; 2.440 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.493      ; 3.163      ;
; 2.456 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.500      ; 3.186      ;
; 2.456 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.500      ; 3.186      ;
; 2.462 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.472      ; 3.164      ;
; 2.466 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[2]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.038      ; 2.734      ;
; 2.477 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.503      ; 3.210      ;
; 2.477 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.503      ; 3.210      ;
; 2.494 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 3.208      ;
; 2.494 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 3.208      ;
; 2.498 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.533      ; 3.261      ;
; 2.498 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.533      ; 3.261      ;
; 2.518 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.533      ; 3.281      ;
; 2.518 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.533      ; 3.281      ;
; 2.528 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.496      ; 3.254      ;
; 2.528 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.496      ; 3.254      ;
; 2.548 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[13]                      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.507      ; 3.285      ;
; 2.552 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.512      ; 3.294      ;
; 2.552 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.512      ; 3.294      ;
; 2.552 ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|inv_access_mem_hold_o ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.029      ; 2.811      ;
; 2.568 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.534      ; 3.332      ;
; 2.568 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.534      ; 3.332      ;
; 2.577 ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|inv_access_mem_hold_o ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.029      ; 2.836      ;
; 2.579 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.483      ; 3.292      ;
; 2.604 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.483      ; 3.317      ;
; 2.617 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.512      ; 3.359      ;
; 2.617 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.512      ; 3.359      ;
; 2.625 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[10]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.101      ; 2.956      ;
; 2.649 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.502      ; 3.381      ;
; 2.649 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.502      ; 3.381      ;
; 2.656 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.513      ; 3.399      ;
; 2.656 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.513      ; 3.399      ;
; 2.665 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[1]                     ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.497      ; 3.392      ;
; 2.673 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[3]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.043      ; 2.946      ;
; 2.674 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.505      ; 3.409      ;
; 2.682 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[16]              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.532      ; 3.444      ;
; 2.685 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[13]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.013      ; 2.928      ;
; 2.690 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|need_resp                     ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.481      ; 3.401      ;
; 2.695 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.515      ; 3.440      ;
; 2.695 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.515      ; 3.440      ;
; 2.695 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[7]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.031      ; 2.956      ;
; 2.699 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.505      ; 3.434      ;
; 2.710 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[1]                     ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.485      ; 3.425      ;
; 2.710 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[1]                       ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.501      ; 3.441      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -11.333 ; -12551.728    ;
; refer_clk                                                ; -4.438  ; -235.769      ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; refer_clk                                                ; 0.590 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000         ;
; refer_clk                                                ; 9.328 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -11.333 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.145      ; 13.465     ;
; -11.305 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.138      ; 13.430     ;
; -11.276 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.157      ; 13.420     ;
; -11.265 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.157      ; 13.409     ;
; -11.212 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.146      ; 13.345     ;
; -11.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.161      ; 13.335     ;
; -11.171 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.142      ; 13.300     ;
; -11.171 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.142      ; 13.300     ;
; -11.171 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.142      ; 13.300     ;
; -11.171 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.142      ; 13.300     ;
; -11.171 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.142      ; 13.300     ;
; -11.171 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.142      ; 13.300     ;
; -11.171 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.142      ; 13.300     ;
; -11.154 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.157      ; 13.298     ;
; -11.144 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.161      ; 13.292     ;
; -11.143 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.135      ; 13.265     ;
; -11.143 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.135      ; 13.265     ;
; -11.143 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.135      ; 13.265     ;
; -11.143 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.135      ; 13.265     ;
; -11.143 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.135      ; 13.265     ;
; -11.143 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.135      ; 13.265     ;
; -11.143 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.135      ; 13.265     ;
; -11.114 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.255     ;
; -11.114 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.255     ;
; -11.114 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.255     ;
; -11.114 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.255     ;
; -11.114 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.255     ;
; -11.114 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.255     ;
; -11.114 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.255     ;
; -11.105 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[11]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.162      ; 13.254     ;
; -11.105 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[30]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.162      ; 13.254     ;
; -11.104 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[28]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.162      ; 13.253     ;
; -11.103 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.244     ;
; -11.103 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.244     ;
; -11.103 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.244     ;
; -11.103 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.244     ;
; -11.103 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.244     ;
; -11.103 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.244     ;
; -11.103 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.154      ; 13.244     ;
; -11.102 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[29]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.162      ; 13.251     ;
; -11.089 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[14]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.157      ; 13.233     ;
; -11.086 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.156      ; 13.229     ;
; -11.086 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.156      ; 13.229     ;
; -11.086 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.156      ; 13.229     ;
; -11.086 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.156      ; 13.229     ;
; -11.086 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.156      ; 13.229     ;
; -11.077 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[11]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.155      ; 13.219     ;
; -11.077 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[30]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.155      ; 13.219     ;
; -11.076 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[28]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.155      ; 13.218     ;
; -11.074 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[29]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.155      ; 13.216     ;
; -11.072 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[0]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.048     ; 13.011     ;
; -11.072 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[1]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.048     ; 13.011     ;
; -11.072 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[8]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.048     ; 13.011     ;
; -11.072 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[9]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.048     ; 13.011     ;
; -11.072 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.048     ; 13.011     ;
; -11.072 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.048     ; 13.011     ;
; -11.072 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.048     ; 13.011     ;
; -11.072 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.048     ; 13.011     ;
; -11.072 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[10] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.048     ; 13.011     ;
; -11.072 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[11] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.048     ; 13.011     ;
; -11.072 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[3]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.048     ; 13.011     ;
; -11.072 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[4]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.048     ; 13.011     ;
; -11.072 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.160      ; 13.219     ;
; -11.064 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[3]       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.158      ; 13.209     ;
; -11.061 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[14]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.150      ; 13.198     ;
; -11.058 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.149      ; 13.194     ;
; -11.058 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.149      ; 13.194     ;
; -11.058 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.149      ; 13.194     ;
; -11.058 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.149      ; 13.194     ;
; -11.058 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.149      ; 13.194     ;
; -11.052 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.155      ; 13.194     ;
; -11.051 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[6]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.155      ; 13.193     ;
; -11.050 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[5]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.143      ; 13.180     ;
; -11.050 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[1]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.143      ; 13.180     ;
; -11.050 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[3]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.143      ; 13.180     ;
; -11.050 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[0]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.143      ; 13.180     ;
; -11.050 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[2]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.143      ; 13.180     ;
; -11.050 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.143      ; 13.180     ;
; -11.050 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[6]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.143      ; 13.180     ;
; -11.048 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[11]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.174      ; 13.209     ;
; -11.048 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[30]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.174      ; 13.209     ;
; -11.047 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[28]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.174      ; 13.208     ;
; -11.045 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[14]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.161      ; 13.193     ;
; -11.045 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[29]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.174      ; 13.206     ;
; -11.044 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[0]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.055     ; 12.976     ;
; -11.044 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[1]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.055     ; 12.976     ;
; -11.044 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[8]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.055     ; 12.976     ;
; -11.044 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[9]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.055     ; 12.976     ;
; -11.044 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.055     ; 12.976     ;
; -11.044 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.055     ; 12.976     ;
; -11.044 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.055     ; 12.976     ;
; -11.044 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.055     ; 12.976     ;
; -11.044 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[10] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.055     ; 12.976     ;
; -11.044 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[11] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.055     ; 12.976     ;
; -11.044 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[3]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.055     ; 12.976     ;
; -11.044 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[4]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.055     ; 12.976     ;
; -11.037 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[11]          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.174      ; 13.198     ;
; -11.037 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[30]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.174      ; 13.198     ;
; -11.036 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[3]       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.151      ; 13.174     ;
; -11.036 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]                        ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[28]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.174      ; 13.197     ;
+---------+--------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'refer_clk'                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                                             ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -4.438 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.105      ; 6.572      ;
; -4.376 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.105      ; 6.510      ;
; -4.304 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.104      ; 6.437      ;
; -4.299 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.103      ; 6.431      ;
; -4.298 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.103      ; 6.430      ;
; -4.261 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.080      ; 6.370      ;
; -4.252 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.105      ; 6.386      ;
; -4.234 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.080      ; 6.343      ;
; -4.213 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.103      ; 6.345      ;
; -4.186 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.083      ; 6.298      ;
; -4.173 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.103      ; 6.305      ;
; -4.158 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.076      ; 6.263      ;
; -4.148 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.094      ; 6.271      ;
; -4.131 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.105      ; 6.265      ;
; -4.115 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[9]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.094      ; 6.238      ;
; -4.115 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.242      ;
; -4.112 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.087      ; 6.228      ;
; -4.107 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.101      ; 6.237      ;
; -4.102 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.103      ; 6.234      ;
; -4.096 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.080      ; 6.205      ;
; -4.096 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.223      ;
; -4.070 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 6.201      ;
; -4.067 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.101      ; 6.197      ;
; -4.065 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.084      ; 6.178      ;
; -4.059 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.094      ; 6.182      ;
; -4.043 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.073      ; 6.145      ;
; -4.037 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.164      ;
; -4.035 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.164      ;
; -4.030 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 6.161      ;
; -4.026 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.096      ; 6.151      ;
; -4.024 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.097      ; 6.150      ;
; -4.024 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.101      ; 6.154      ;
; -4.019 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.086      ; 6.134      ;
; -4.016 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.073      ; 6.118      ;
; -4.013 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.109      ; 6.151      ;
; -4.009 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.094      ; 6.132      ;
; -4.008 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 6.139      ;
; -4.008 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[8]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.099      ; 6.136      ;
; -4.007 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.095      ; 6.131      ;
; -4.003 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.108      ; 6.140      ;
; -3.998 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.089      ; 6.116      ;
; -3.997 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.093      ; 6.119      ;
; -3.991 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.079      ; 6.099      ;
; -3.988 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.089      ; 6.106      ;
; -3.986 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.087      ; 6.102      ;
; -3.983 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.101      ; 6.113      ;
; -3.980 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.101      ; 6.110      ;
; -3.980 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.108      ; 6.117      ;
; -3.978 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.103      ; 6.110      ;
; -3.977 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.108      ; 6.114      ;
; -3.976 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.096      ; 6.101      ;
; -3.975 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.103      ; 6.107      ;
; -3.975 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.096      ; 6.100      ;
; -3.972 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.099      ;
; -3.968 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.097      ; 6.094      ;
; -3.965 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.104      ; 6.098      ;
; -3.961 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.090      ; 6.080      ;
; -3.960 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.082      ; 6.071      ;
; -3.959 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.105      ; 6.093      ;
; -3.954 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.099      ; 6.082      ;
; -3.953 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.099      ; 6.081      ;
; -3.952 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.081      ;
; -3.951 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.109      ; 6.089      ;
; -3.949 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.101      ; 6.079      ;
; -3.948 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.101      ; 6.078      ;
; -3.946 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.095      ; 6.070      ;
; -3.942 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.069      ;
; -3.936 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.101      ; 6.066      ;
; -3.934 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.108      ; 6.071      ;
; -3.931 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.060      ;
; -3.930 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.059      ;
; -3.929 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.095      ; 6.053      ;
; -3.929 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.091      ; 6.049      ;
; -3.928 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.099      ; 6.056      ;
; -3.927 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.097      ; 6.053      ;
; -3.927 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.095      ; 6.051      ;
; -3.927 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.099      ; 6.055      ;
; -3.922 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.049      ;
; -3.920 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.049      ;
; -3.908 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.107      ; 6.044      ;
; -3.903 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.104      ; 6.036      ;
; -3.900 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.101      ; 6.030      ;
; -3.899 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.026      ;
; -3.894 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.086      ; 6.009      ;
; -3.893 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.077      ; 5.999      ;
; -3.890 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.096      ; 6.015      ;
; -3.884 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 6.015      ;
; -3.879 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.108      ; 6.016      ;
; -3.878 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.073      ; 5.980      ;
; -3.874 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.107      ; 6.010      ;
; -3.874 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.070      ; 5.973      ;
; -3.873 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.087      ; 5.989      ;
; -3.873 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.107      ; 6.009      ;
; -3.868 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.099      ; 5.996      ;
; -3.866 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.077      ; 5.972      ;
; -3.864 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.106      ; 5.999      ;
; -3.863 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.101      ; 5.993      ;
; -3.863 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.106      ; 5.998      ;
; -3.862 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.101      ; 5.992      ;
; -3.862 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.107      ; 5.998      ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.185 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                          ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                          ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                      ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; rooth:u_rooth_0|div:u_div_0|divisor_r[0]                                        ; rooth:u_rooth_0|div:u_div_0|divisor_r[0]                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rooth:u_rooth_0|div:u_div_0|invert_result                                       ; rooth:u_rooth_0|div:u_div_0|invert_result                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|tx_reg                                                              ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|state.S_IDLE                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|bit_cnt[2]                                                          ; uart:uart_0|bit_cnt[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|bit_cnt[1]                                                          ; uart:uart_0|bit_cnt[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|tx_data_ready                                                       ; uart:uart_0|tx_data_ready                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[9]                                                        ; gpio:gpio_0|gpio_data[9]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[4]                                                        ; gpio:gpio_0|gpio_data[4]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[3]                                                        ; gpio:gpio_0|gpio_data[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[8]                                                        ; gpio:gpio_0|gpio_data[8]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[10]                                                       ; gpio:gpio_0|gpio_data[10]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                              ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[0]                                                          ; uart:uart_0|rx_data[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[4]                                                          ; uart:uart_0|rx_data[4]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spi:u_spi_O|spi_clk                                                             ; spi:u_spi_O|spi_clk                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi:u_spi_O|bit_index[3]                                                        ; spi:u_spi_O|bit_index[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi:u_spi_O|bit_index[2]                                                        ; spi:u_spi_O|bit_index[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi:u_spi_O|bit_index[1]                                                        ; spi:u_spi_O|bit_index[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi:u_spi_O|bit_index[0]                                                        ; spi:u_spi_O|bit_index[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_0|tx_data_valid                                                       ; uart:uart_0|tx_data_valid                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:gpio_0|gpio_data[11]                                                       ; gpio:gpio_0|gpio_data[11]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:gpio_0|gpio_data[2]                                                        ; gpio:gpio_0|gpio_data[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:gpio_0|gpio_data[15]                                                       ; gpio:gpio_0|gpio_data[15]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:gpio_0|gpio_data[14]                                                       ; gpio:gpio_0|gpio_data[14]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:gpio_0|gpio_data[5]                                                        ; gpio:gpio_0|gpio_data[5]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi:u_spi_O|spi_ctrl[0]                                                         ; spi:u_spi_O|spi_ctrl[0]                                                       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:gpio_0|gpio_data[0]                                                        ; gpio:gpio_0|gpio_data[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:gpio_0|gpio_data[7]                                                        ; gpio:gpio_0|gpio_data[7]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:gpio_0|gpio_data[13]                                                       ; gpio:gpio_0|gpio_data[13]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:gpio_0|gpio_data[12]                                                       ; gpio:gpio_0|gpio_data[12]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:gpio_0|gpio_data[1]                                                        ; gpio:gpio_0|gpio_data[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:gpio_0|gpio_data[6]                                                        ; gpio:gpio_0|gpio_data[6]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_0|uart_status[0]                                                      ; uart:uart_0|uart_status[0]                                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_0|rx_data[3]                                                          ; uart:uart_0|rx_data[3]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_0|rx_data[1]                                                          ; uart:uart_0|rx_data[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_0|rx_data[6]                                                          ; uart:uart_0|rx_data[6]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_0|rx_over                                                             ; uart:uart_0|rx_over                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_0|rx_data[2]                                                          ; uart:uart_0|rx_data[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_0|rx_data[5]                                                          ; uart:uart_0|rx_data[5]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_0|rx_data[7]                                                          ; uart:uart_0|rx_data[7]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi:u_spi_O|en                                                                  ; spi:u_spi_O|en                                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_0|rx_clk_edge_cnt[1]                                                  ; uart:uart_0|rx_clk_edge_cnt[1]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_0|rx_clk_edge_cnt[2]                                                  ; uart:uart_0|rx_clk_edge_cnt[2]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE     ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[17]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[17]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|cycle[0]                                    ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|cycle[0]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[29]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[29]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[18]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[18]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[27]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[27]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[11]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[11]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; uart:uart_0|rx_clk_edge_cnt[0]                                                  ; uart:uart_0|rx_clk_edge_cnt[0]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|ack_d                ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[12]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[12]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|mepc[1]                                     ; rooth:u_rooth_0|clinet:u_clinet_0|int_addr_o[1]                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.200 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.204 ; rooth:u_rooth_0|div:u_div_0|dividend_r[23]                                      ; rooth:u_rooth_0|div:u_div_0|dividend_r[24]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[14]        ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[12]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[10]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; rooth:u_rooth_0|div:u_div_0|dividend_r[14]                                      ; rooth:u_rooth_0|div:u_div_0|dividend_r[15]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[13]        ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmcontrol[11]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; uart:uart_0|rx_clk_edge_level                                                   ; uart:uart_0|rx_over                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[23]        ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmcontrol[21]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[12]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[12]                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; spi:u_spi_O|rdata[2]                                                            ; spi:u_spi_O|rdata[3]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; spi:u_spi_O|rdata[0]                                                            ; spi:u_spi_O|rdata[1]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; spi:u_spi_O|rdata[5]                                                            ; spi:u_spi_O|rdata[6]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[26]        ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[24]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.213 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.215 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MSTATUS                       ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MCAUSE                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.337      ;
; 0.217 ; spi:u_spi_O|bit_index[2]                                                        ; spi:u_spi_O|bit_index[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.219 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.225 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[2]         ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmcontrol[10]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.228 ; rooth:u_rooth_0|div:u_div_0|ready_o                                             ; rooth:u_rooth_0|div:u_div_0|op_r[0]                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.349      ;
; 0.236 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|bit_cnt[3]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.357      ;
; 0.236 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.357      ;
; 0.239 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|bit_cnt[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.360      ;
; 0.248 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[27]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.368      ;
; 0.249 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[16]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.369      ;
; 0.251 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[30]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[30]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.373      ;
; 0.253 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[26]                                 ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[26]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.375      ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'refer_clk'                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                             ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.590 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[26]                                                        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.081      ; 0.775      ;
; 0.598 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[31]                                                        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.062      ; 0.764      ;
; 0.650 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[16]                                                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.086      ; 0.840      ;
; 0.678 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[0]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.083      ; 0.865      ;
; 0.704 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[23]                                                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.068      ; 0.876      ;
; 0.742 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[28]                                                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.258      ; 1.104      ;
; 0.747 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[3]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.090      ; 0.941      ;
; 0.757 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[6]                                                                 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.067      ; 0.928      ;
; 0.774 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[1]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.083      ; 0.961      ;
; 0.787 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[7]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.080      ; 0.971      ;
; 0.788 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 1.151      ;
; 0.789 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.150      ;
; 0.794 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.274      ; 1.172      ;
; 0.795 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.272      ; 1.171      ;
; 0.832 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[13]                                                        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.088      ; 1.024      ;
; 0.904 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 1.267      ;
; 0.905 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.266      ;
; 0.907 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[12]                                                        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.273      ; 1.284      ;
; 0.911 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[26]                                                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.258      ; 1.273      ;
; 0.946 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[29]                                                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.091      ; 1.141      ;
; 0.949 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[2]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.097      ; 1.150      ;
; 0.958 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.274      ; 1.336      ;
; 0.959 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.272      ; 1.335      ;
; 0.960 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.266      ; 1.330      ;
; 0.961 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.264      ; 1.329      ;
; 0.973 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.267      ; 1.344      ;
; 0.974 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.265      ; 1.343      ;
; 0.986 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.266      ; 1.356      ;
; 0.987 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.264      ; 1.355      ;
; 0.993 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[30]                                                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.113      ; 1.210      ;
; 0.994 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.262      ; 1.360      ;
; 0.995 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.260      ; 1.359      ;
; 0.996 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 1.359      ;
; 0.996 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.274      ; 1.374      ;
; 0.997 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.358      ;
; 0.997 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.272      ; 1.373      ;
; 0.998 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[5]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.273      ; 1.375      ;
; 0.999 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.269      ; 1.372      ;
; 1.000 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.267      ; 1.371      ;
; 1.019 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[27]                                                        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.276      ; 1.399      ;
; 1.066 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[24]                                                        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.281      ; 1.451      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~portb_re_reg  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[6]                           ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~portb_re_reg  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[4]                           ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[31]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[23]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[15]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[14]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a2~portb_re_reg  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[7]                           ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a2~portb_re_reg  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[2]                           ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[26]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[18]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[27]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[19]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_re_reg  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[5]                           ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_re_reg  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[3]                           ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[24]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[16]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[30]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[22]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[25]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[17]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[29]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[21]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[28]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[20]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[13]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[12]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[1]                           ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[0]                           ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[11]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~portb_re_reg ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[10]                          ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_re_reg  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[9]                           ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_re_reg  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[8]                           ; refer_clk                                                ; refer_clk   ; 0.000        ; 0.011      ; 1.169      ;
; 1.069 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 1.432      ;
; 1.070 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[9]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.431      ;
; 1.070 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.282      ; 1.456      ;
; 1.071 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.280      ; 1.455      ;
; 1.073 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.262      ; 1.439      ;
; 1.074 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.260      ; 1.438      ;
; 1.075 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[2]                                                                 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.077      ; 1.256      ;
; 1.076 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                                                                 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.254      ; 1.434      ;
; 1.081 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 1.444      ;
; 1.082 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[11]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.443      ;
; 1.088 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[19]                                                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.071      ; 1.263      ;
; 1.094 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                                                                 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.252      ; 1.450      ;
; 1.098 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[1]                                                               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.264      ; 1.466      ;
; 1.113 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[15]                                                        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.274      ; 1.491      ;
; 1.118 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.282      ; 1.504      ;
; 1.119 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[10]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.280      ; 1.503      ;
; 1.123 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[1]                                                               ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.262      ; 1.489      ;
; 1.143 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.288      ; 1.535      ;
; 1.144 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.286      ; 1.534      ;
; 1.150 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.262      ; 1.516      ;
; 1.151 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.260      ; 1.515      ;
; 1.156 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                                                                 ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.261      ; 1.521      ;
; 1.157 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 1.520      ;
; 1.158 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.519      ;
; 1.161 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.288      ; 1.553      ;
; 1.162 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                                                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.286      ; 1.552      ;
; 1.166 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]                                                         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.265      ; 1.535      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+-----------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -28.173    ; 0.185 ; N/A      ; N/A     ; -2.201              ;
;  clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -28.173    ; 0.185 ; N/A      ; N/A     ; -2.201              ;
;  refer_clk                                                ; -12.571    ; 0.590 ; N/A      ; N/A     ; 9.328               ;
; Design-wide TNS                                           ; -36028.996 ; 0.0   ; 0.0      ; 0.0     ; -1591.637           ;
;  clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -35308.002 ; 0.000 ; N/A      ; N/A     ; -1591.637           ;
;  refer_clk                                                ; -720.994   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx_pin   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_mosi      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_ss        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jtag_TDO      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; halted_ind    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; over          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; succ          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; gpio[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; refer_rst_n             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; jtag_TCK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; refer_clk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; jtag_TDI                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; jtag_TMS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_miso                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx_pin             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx_pin   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; jtag_TDO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; halted_ind    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; over          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; succ          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; gpio[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; gpio[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; gpio[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx_pin   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; jtag_TDO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; halted_ind    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; over          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; succ          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; gpio[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; gpio[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; gpio[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx_pin   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; jtag_TDO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; halted_ind    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; over          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; succ          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; gpio[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; gpio[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; gpio[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; refer_clk                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3345100      ; 0        ; 0        ; 0        ;
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk                                                ; 66758        ; 0        ; 0        ; 0        ;
; refer_clk                                                ; refer_clk                                                ; 64           ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; refer_clk                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3345100      ; 0        ; 0        ; 0        ;
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk                                                ; 66758        ; 0        ; 0        ; 0        ;
; refer_clk                                                ; refer_clk                                                ; 64           ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 3341  ; 3341 ;
; Unconstrained Output Ports      ; 24    ; 24   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+---------------+
; Target                                                   ; Clock                                                    ; Type      ; Status        ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; jtag_TCK                                                 ;                                                          ; Base      ; Unconstrained ;
; refer_clk                                                ; refer_clk                                                ; Base      ; Constrained   ;
; refer_rst_n                                              ;                                                          ; Base      ; Unconstrained ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]          ;                                                          ; Base      ; Unconstrained ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]              ;                                                          ; Base      ; Unconstrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; gpio[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TDI    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TMS    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; refer_rst_n ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx_pin ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; gpio[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; halted_ind  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TDO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; over        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; succ        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx_pin ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; gpio[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TDI    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TMS    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; refer_rst_n ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx_pin ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; gpio[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; halted_ind  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TDO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; over        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; succ        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx_pin ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Mar 02 17:48:15 2023
Info: Command: quartus_sta rooth -c rooth
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 129 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'rooth.sdc'
Warning (332060): Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req is being clocked by jtag_TCK
Warning (332060): Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[28] is being clocked by refer_rst_n
Warning (332060): Node: rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[50] is being clocked by rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]
Warning (332060): Node: rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[2] is being clocked by rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] was found on node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From refer_clk (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From refer_clk (Rise) to clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -28.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -28.173          -35308.002 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -12.571            -720.994 refer_clk 
Info (332146): Worst-case hold slack is 0.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.451               0.000 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.448               0.000 refer_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.201           -1591.637 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.655               0.000 refer_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req is being clocked by jtag_TCK
Warning (332060): Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[28] is being clocked by refer_rst_n
Warning (332060): Node: rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[50] is being clocked by rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]
Warning (332060): Node: rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[2] is being clocked by rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] was found on node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From refer_clk (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From refer_clk (Rise) to clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -26.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -26.293          -33267.504 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -11.746            -682.544 refer_clk 
Info (332146): Worst-case hold slack is 0.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.399               0.000 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.339               0.000 refer_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.201           -1591.637 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.665               0.000 refer_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req is being clocked by jtag_TCK
Warning (332060): Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[28] is being clocked by refer_rst_n
Warning (332060): Node: rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[50] is being clocked by rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]
Warning (332060): Node: rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[2] is being clocked by rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] was found on node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From refer_clk (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From refer_clk (Rise) to clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.333          -12551.728 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.438            -235.769 refer_clk 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.590               0.000 refer_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.328               0.000 refer_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Thu Mar 02 17:48:21 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


