Record=TopLevelDocument|FileName=0_Architecture.SchDoc
Record=SheetSymbol|SourceDocument=0_Architecture.SchDoc|Designator=Interface|SchDesignator=Interface|FileName=1_Interface.SchDoc|SymbolType=Normal|RawFileName=1_Interface.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=1_Interface.SchDoc|Designator=Topology|SchDesignator=Topology|FileName=2_Topology.SchDoc|SymbolType=Normal|RawFileName=2_Topology.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=2_Topology.SchDoc|Designator=Banks_0_2|SchDesignator=Banks_0_2|FileName=4_FPGA_Banks_0_2.SchDoc|SymbolType=Normal|RawFileName=4_FPGA_Banks_0_2.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=2_Topology.SchDoc|Designator=Banks_4_7|SchDesignator=Banks_4_7|FileName=5_FPGA_Banks_4_7.SchDoc|SymbolType=Normal|RawFileName=5_FPGA_Banks_4_7.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=2_Topology.SchDoc|Designator=FPGA_Misc|SchDesignator=FPGA_Misc|FileName=6_FPGA_Miscellaneous.SchDoc|SymbolType=Normal|RawFileName=6_FPGA_Miscellaneous.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=2_Topology.SchDoc|Designator=Memories|SchDesignator=Memories|FileName=3_SDRAM_Memories.SchDoc|SymbolType=Normal|RawFileName=3_SDRAM_Memories.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=2_Topology.SchDoc|Designator=Power_Supply|SchDesignator=Power_Supply|FileName=7_Power_Supply.SchDoc|SymbolType=Normal|RawFileName=7_Power_Supply.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
