<div id="pf153" class="pf w0 h0" data-page-no="153"><div class="pc pc153 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg153.png"/><div class="t m0 x117 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">In this mode, the DMA channel is disabled. Because disabling and enabling of DMA</div><div class="t m0 x117 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">channels is done primarily via the DMA configuration registers, this mode is used</div><div class="t m0 x117 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">mainly as the reset state for a DMA channel in the DMA channel MUX. It may also</div><div class="t m0 x117 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">be used to temporarily suspend a DMA channel while reconfiguration of the system</div><div class="t m0 x117 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">takes place, for example, changing the period of a DMA trigger.</div><div class="t m0 x33 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Normal mode</div><div class="t m0 x117 hf y674 ff3 fs5 fc0 sc0 ls0 ws0">In this mode, a DMA source is routed directly to the specified DMA channel. The</div><div class="t m0 x117 hf y675 ff3 fs5 fc0 sc0 ls0 ws0">operation of the DMAMUX in this mode is completely transparent to the system.</div><div class="t m0 x33 hf y1dd8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Periodic Trigger mode</div><div class="t m0 x117 hf y1dd9 ff3 fs5 fc0 sc0 ls0 ws0">In this mode, a DMA source may only request a DMA transfer, such as when a</div><div class="t m0 x117 hf y1dda ff3 fs5 fc0 sc0 ls0 ws0">transmit buffer becomes empty or a receive buffer becomes full, periodically.</div><div class="t m0 x117 hf y1ddb ff3 fs5 fc0 sc0 ls0 ws0">Configuration of the period is done in the registers of the periodic interrupt timer</div><div class="t m0 x117 hf y1ddc ff3 fs5 fc0 sc0 ls0 ws0">(PIT). This mode is available only for channels 0–1.</div><div class="t m0 x9 hd y1ddd ff1 fs7 fc0 sc0 ls0 ws0">22.2<span class="_ _b"> </span>External signal description</div><div class="t m0 x9 hf y5e1 ff3 fs5 fc0 sc0 ls0 ws0">The DMAMUX has no external pins.</div><div class="t m0 x9 hd y1dde ff1 fs7 fc0 sc0 ls0 ws0">22.3<span class="_ _b"> </span>Memory map/register definition</div><div class="t m0 x9 hf y1ddf ff3 fs5 fc0 sc0 ls0 ws0">This section provides a detailed description of all memory-mapped registers in the</div><div class="t m0 x9 hf y1de0 ff3 fs5 fc0 sc0 ls0">DMAMUX.</div><div class="t m0 x1e h9 y1de1 ff1 fs2 fc0 sc0 ls0 ws0">DMAMUX memory map</div><div class="t m0 x88 h10 y1de2 ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 y1de3 ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 y153b ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f y1de3 ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 y1de4 ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _3b"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 y1de4 ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 xf6 h7 y1de5 ff2 fs4 fc0 sc0 ls0 ws0">4002_1000<span class="_ _90"> </span>Channel Configuration register (DMAMUX0_CHCFG0)<span class="_ _44"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>00h<span class="_ _14d"> </span><span class="fc1">22.3.1/339</span></div><div class="t m0 xf6 h7 y1de6 ff2 fs4 fc0 sc0 ls0 ws0">4002_1001<span class="_ _90"> </span>Channel Configuration register (DMAMUX0_CHCFG1)<span class="_ _44"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>00h<span class="_ _14d"> </span><span class="fc1">22.3.1/339</span></div><div class="t m0 xf6 h7 y1de7 ff2 fs4 fc0 sc0 ls0 ws0">4002_1002<span class="_ _90"> </span>Channel Configuration register (DMAMUX0_CHCFG2)<span class="_ _44"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>00h<span class="_ _14d"> </span><span class="fc1">22.3.1/339</span></div><div class="t m0 xf6 h7 y1de8 ff2 fs4 fc0 sc0 ls0 ws0">4002_1003<span class="_ _90"> </span>Channel Configuration register (DMAMUX0_CHCFG3)<span class="_ _44"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>00h<span class="_ _14d"> </span><span class="fc1">22.3.1/339</span></div><div class="t m0 x9 h1b y1de9 ff1 fsc fc0 sc0 ls0 ws0">22.3.1<span class="_ _b"> </span>Channel Configuration register (DMAMUX<span class="ff7 ws24e">x<span class="ff1">_CHCFG</span><span class="ls142">n</span></span>)</div><div class="t m0 x9 hf y1dea ff3 fs5 fc0 sc0 ls0 ws0">Each of the DMA channels can be independently enabled/disabled and associated with</div><div class="t m0 x9 hf y1deb ff3 fs5 fc0 sc0 ls0 ws0">one of the DMA slots (peripheral slots or always-on slots) in the system.</div><div class="t m0 xa0 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 22 Direct Memory Access Multiplexer (DMAMUX)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>339</div><a class="l" href="#pf153" data-dest-detail='[339,"XYZ",null,135.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:208.800000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf153" data-dest-detail='[339,"XYZ",null,135.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:193.300000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf153" data-dest-detail='[339,"XYZ",null,135.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:177.800000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf153" data-dest-detail='[339,"XYZ",null,135.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:162.300000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
