# ***Hi there ðŸ‘‹, I'm Javeed***
 
## About Me

- ðŸŒ± Iâ€™m currently learning Verilog and FPGA development.
- ðŸ”­ Iâ€™ve explored  RISC-V, Django, Flutter etc
- Connect with me on [LinkedIn](https://www.linkedin.com/in/javeed-ahmad/)
<!-- - ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
## **GitHub Stats**

![](https://github-readme-stats.vercel.app/api?username=JaVD054&theme=dark&hide_border=false&include_all_commits=true&count_private=true&layout=compact)

<!-- ![](https://github-readme-streak-stats.herokuapp.com/?user=JaVD054&theme=dark&hide_border=false)
-->
![](https://github-readme-stats.vercel.app/api/top-langs/?username=JaVD054&theme=dark&hide_border=false&include_all_commits=true&count_private=true&layout=compact)

---
![](https://visitor-badge.laobi.icu/badge?page_id=JaVD054.JaVD054)
