<stg><name>synth_top_classifyLinear</name>


<trans_list>

<trans id="133" from="1" to="2">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="4">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="4" to="5">
<condition id="46">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="4" to="19">
<condition id="47">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="6">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="6" to="7">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="7" to="8">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="8" to="9">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="9" to="10">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="10" to="11">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="11" to="12">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="12" to="13">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="13" to="14">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="14" to="15">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="15" to="16">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="16" to="17">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="17" to="18">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="18" to="4">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="19" to="20">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="20" to="2">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([50 x double]* %output_r, [1 x i8]* @str48, [7 x i8]* @str47, [1 x i8]* @str48, i32 -1, [1 x i8]* @str48, [1 x i8]* @str48, [1 x i8]* @str48)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:1  %empty_64 = call i32 (...)* @_ssdm_op_SpecMemCore([49 x double]* %weight, [1 x i8]* @str46, [7 x i8]* @str45, [1 x i8]* @str46, i32 -1, [1 x i8]* @str46, [1 x i8]* @str46, [1 x i8]* @str46)

]]></node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %nonZeroFeature, [1 x i8]* @str44, [7 x i8]* @str43, [1 x i8]* @str44, i32 -1, [1 x i8]* @str44, [1 x i8]* @str44, [1 x i8]* @str44)

]]></node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:3  %empty_66 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x double]* %example_3_value, [1 x i8]* @str22, [7 x i8]* @str21, [1 x i8]* @str22, i32 -1, [1 x i8]* @str22, [1 x i8]* @str22, [1 x i8]* @str22)

]]></node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:4  %empty_67 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x double]* %example_2_value, [1 x i8]* @str20, [7 x i8]* @str19, [1 x i8]* @str20, i32 -1, [1 x i8]* @str20, [1 x i8]* @str20, [1 x i8]* @str20)

]]></node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:5  %empty_68 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x double]* %example_1_value, [1 x i8]* @str18, [7 x i8]* @str17, [1 x i8]* @str18, i32 -1, [1 x i8]* @str18, [1 x i8]* @str18, [1 x i8]* @str18)

]]></node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:6  %empty_69 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x double]* %example_0_value, [1 x i8]* @str16, [7 x i8]* @str15, [1 x i8]* @str16, i32 -1, [1 x i8]* @str16, [1 x i8]* @str16, [1 x i8]* @str16)

]]></node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:7  %empty_70 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x i32]* %example_3_id, [1 x i8]* @str14, [7 x i8]* @str13, [1 x i8]* @str14, i32 -1, [1 x i8]* @str14, [1 x i8]* @str14, [1 x i8]* @str14)

]]></node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:8  %empty_71 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x i32]* %example_2_id, [1 x i8]* @str12, [7 x i8]* @str11, [1 x i8]* @str12, i32 -1, [1 x i8]* @str12, [1 x i8]* @str12, [1 x i8]* @str12)

]]></node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:9  %empty_72 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x i32]* %example_1_id, [1 x i8]* @str10, [7 x i8]* @str9, [1 x i8]* @str10, i32 -1, [1 x i8]* @str10, [1 x i8]* @str10, [1 x i8]* @str10)

]]></node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:10  %empty_73 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x i32]* %example_0_id, [1 x i8]* @str8, [7 x i8]* @str7, [1 x i8]* @str8, i32 -1, [1 x i8]* @str8, [1 x i8]* @str8, [1 x i8]* @str8)

]]></node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %yindex_assign = phi i6 [ 1, %0 ], [ %i, %wtDotProduct.exit ]

]]></node>
<StgValue><ssdm name="yindex_assign"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond = icmp eq i6 %yindex_assign, -13

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="6">
<![CDATA[
:4  %tmp = zext i6 %yindex_assign to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %nonZeroFeature_addr = getelementptr [50 x i32]* %nonZeroFeature, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="nonZeroFeature_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="6">
<![CDATA[
:7  %nonZeroFeature_load = load i32* %nonZeroFeature_addr, align 4

]]></node>
<StgValue><ssdm name="nonZeroFeature_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str216) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str216)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str317) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="13" op_0_bw="6">
<![CDATA[
:5  %tmp_cast_cast = zext i6 %yindex_assign to i13

]]></node>
<StgValue><ssdm name="tmp_cast_cast"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="6">
<![CDATA[
:7  %nonZeroFeature_load = load i32* %nonZeroFeature_addr, align 4

]]></node>
<StgValue><ssdm name="nonZeroFeature_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_2 = icmp eq i32 %nonZeroFeature_load, 0

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_2, label %wtDotProduct.exit, label %.preheader.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader.i:0  %tmp_3 = mul i13 %tmp_cast_cast, 50

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="33" op_0_bw="13">
<![CDATA[
.preheader.preheader.i:1  %tmp_3_cast = zext i13 %tmp_3 to i33

]]></node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:2  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %p1_0_i = phi i32 [ %p1_2, %_ifconv ], [ 1, %.preheader.preheader.i ]

]]></node>
<StgValue><ssdm name="p1_0_i"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:1  %p2_0_i = phi i32 [ %p2_2, %_ifconv ], [ 0, %.preheader.preheader.i ]

]]></node>
<StgValue><ssdm name="p2_0_i"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader.i:2  %dot_0_i = phi double [ %dot_1, %_ifconv ], [ 0.000000e+00, %.preheader.preheader.i ]

]]></node>
<StgValue><ssdm name="dot_0_i"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:3  %tmp_4 = icmp slt i32 %p2_0_i, %nonZeroFeature_load

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:4  %not_i = icmp slt i32 %p1_0_i, 51

]]></node>
<StgValue><ssdm name="not_i"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i:5  %tmp_5 = and i1 %tmp_4, %not_i

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:6  br i1 %tmp_5, label %_ifconv, label %wtDotProduct.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_6_cast = sext i32 %p2_0_i to i33

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:4  %p_sum_i = add i33 %tmp_3_cast, %tmp_6_cast

]]></node>
<StgValue><ssdm name="p_sum_i"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="2" op_0_bw="33">
<![CDATA[
_ifconv:5  %tmp_11 = trunc i33 %p_sum_i to i2

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="5" op_0_bw="5" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_10 = call i5 @_ssdm_op_PartSelect.i5.i33.i32.i32(i33 %p_sum_i, i32 2, i32 6)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:7  %tmp_6 = sext i5 %tmp_10 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %example_0_id_addr = getelementptr [650 x i32]* %example_0_id, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="example_0_id_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %example_1_id_addr = getelementptr [650 x i32]* %example_1_id, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="example_1_id_addr"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %example_2_id_addr = getelementptr [600 x i32]* %example_2_id, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="example_2_id_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11  %example_3_id_addr = getelementptr [600 x i32]* %example_3_id, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="example_3_id_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:12  %example_3_id_load = load i32* %example_3_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_3_id_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:13  %example_0_id_load = load i32* %example_0_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_0_id_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:14  %example_1_id_load = load i32* %example_1_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_1_id_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:15  %example_2_id_load = load i32* %example_2_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_2_id_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:26  %example_0_value_addr = getelementptr [650 x double]* %example_0_value, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="example_0_value_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:27  %example_1_value_addr = getelementptr [650 x double]* %example_1_value, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="example_1_value_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:28  %example_2_value_addr = getelementptr [600 x double]* %example_2_value, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="example_2_value_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:29  %example_3_value_addr = getelementptr [600 x double]* %example_3_value, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="example_3_value_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:35  %example_3_value_load = load double* %example_3_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_3_value_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:36  %example_0_value_load = load double* %example_0_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_0_value_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:37  %example_1_value_load = load double* %example_1_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_1_value_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:38  %example_2_value_load = load double* %example_2_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_2_value_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
wtDotProduct.exit:6  %i = add i6 %yindex_assign, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:12  %example_3_id_load = load i32* %example_3_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_3_id_load"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:13  %example_0_id_load = load i32* %example_0_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_0_id_load"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:14  %example_1_id_load = load i32* %example_1_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_1_id_load"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:15  %example_2_id_load = load i32* %example_2_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_2_id_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:16  %sel_tmp = icmp eq i2 %tmp_11, 0

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17  %sel_tmp1 = select i1 %sel_tmp, i32 %example_0_id_load, i32 %example_3_id_load

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:18  %sel_tmp2 = icmp eq i2 %tmp_11, 1

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19  %sel_tmp3 = select i1 %sel_tmp2, i32 %example_1_id_load, i32 %sel_tmp1

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:20  %sel_tmp4 = icmp eq i2 %tmp_11, -2

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %a2 = select i1 %sel_tmp4, i32 %example_2_id_load, i32 %sel_tmp3

]]></node>
<StgValue><ssdm name="a2"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:23  %tmp_8 = sext i32 %p1_0_i to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:24  %weight_addr = getelementptr [49 x double]* %weight, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="weight_addr"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:25  %weight_load = load double* %weight_addr, align 8

]]></node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:35  %example_3_value_load = load double* %example_3_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_3_value_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:36  %example_0_value_load = load double* %example_0_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_0_value_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:37  %example_1_value_load = load double* %example_1_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_1_value_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:38  %example_2_value_load = load double* %example_2_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_2_value_load"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:39  %sel_tmp7 = select i1 %sel_tmp, double %example_0_value_load, double %example_3_value_load

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:40  %sel_tmp9 = select i1 %sel_tmp2, double %example_1_value_load, double %sel_tmp7

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:41  %example_value_load_phi = select i1 %sel_tmp4, double %example_2_value_load, double %sel_tmp9

]]></node>
<StgValue><ssdm name="example_value_load_phi"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="100" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %tmp_7 = icmp eq i32 %p1_0_i, %a2

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:25  %weight_load = load double* %weight_addr, align 8

]]></node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30  %tmp_s = icmp sgt i32 %p1_0_i, %a2

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %p2 = add nsw i32 1, %p2_0_i

]]></node>
<StgValue><ssdm name="p2"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %p1 = add nsw i32 1, %p1_0_i

]]></node>
<StgValue><ssdm name="p1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:33  %p1_1 = select i1 %tmp_s, i32 %p1_0_i, i32 %p1

]]></node>
<StgValue><ssdm name="p1_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:34  %p2_1 = select i1 %tmp_s, i32 %p2, i32 %p2_0_i

]]></node>
<StgValue><ssdm name="p2_1"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:44  %p1_2 = select i1 %tmp_7, i32 %p1, i32 %p1_1

]]></node>
<StgValue><ssdm name="p1_2"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:45  %p2_2 = select i1 %tmp_7, i32 %p2, i32 %p2_1

]]></node>
<StgValue><ssdm name="p2_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="109" st_id="7" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_9 = fmul double %weight_load, %example_value_load_phi

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="110" st_id="8" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_9 = fmul double %weight_load, %example_value_load_phi

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="111" st_id="9" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_9 = fmul double %weight_load, %example_value_load_phi

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_9 = fmul double %weight_load, %example_value_load_phi

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="113" st_id="11" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_9 = fmul double %weight_load, %example_value_load_phi

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="114" st_id="12" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_9 = fmul double %weight_load, %example_value_load_phi

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="115" st_id="13" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %dot = fadd double %dot_0_i, %tmp_9

]]></node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="116" st_id="14" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %dot = fadd double %dot_0_i, %tmp_9

]]></node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="117" st_id="15" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %dot = fadd double %dot_0_i, %tmp_9

]]></node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="118" st_id="16" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %dot = fadd double %dot_0_i, %tmp_9

]]></node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="119" st_id="17" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %dot = fadd double %dot_0_i, %tmp_9

]]></node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str925) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str925)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 50, i32 25, [1 x i8]* @p_str317) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:46  %dot_1 = select i1 %tmp_7, double %dot, double %dot_0_i

]]></node>
<StgValue><ssdm name="dot_1"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:47  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str925, i32 %tmp_14)

]]></node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:48  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
wtDotProduct.exit:0  %p_0_i = phi double [ 0.000000e+00, %2 ], [ %dot_0_i, %.preheader.i ]

]]></node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="64">
<![CDATA[
wtDotProduct.exit:1  %temp = fptrunc double %p_0_i to float

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="128" st_id="20" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="32">
<![CDATA[
wtDotProduct.exit:2  %tmp_1 = fpext float %temp to double

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
wtDotProduct.exit:3  %output_addr = getelementptr [50 x double]* %output_r, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
wtDotProduct.exit:4  store double %tmp_1, double* %output_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
wtDotProduct.exit:5  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str216, i32 %tmp_13)

]]></node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0">
<![CDATA[
wtDotProduct.exit:7  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
