

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_loop5'
================================================================
* Date:           Fri Jul  7 16:05:10 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        dummysam
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.849 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop5   |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     234|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     145|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     175|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     175|     442|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+-----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------+---------------+---------+----+---+-----+-----+
    |mux_255_1_1_1_U179  |mux_255_1_1_1  |        0|   0|  0|  125|    0|
    |mux_42_1_1_1_U180   |mux_42_1_1_1   |        0|   0|  0|   20|    0|
    +--------------------+---------------+---------+----+---+-----+-----+
    |Total               |               |        0|   0|  0|  145|    0|
    +--------------------+---------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_775_p2         |         +|   0|  0|  38|          31|           1|
    |add_ln56_fu_573_p2         |         +|   0|  0|  38|          31|           1|
    |add_ln59_fu_586_p2         |         +|   0|  0|  70|          63|          32|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_781_p2        |      icmp|   0|  0|  19|          31|           5|
    |icmp_ln56_fu_568_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln62_fu_653_p2        |      icmp|   0|  0|   8|           3|           2|
    |select_ln12_fu_787_p3      |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ret_V_fu_748_p2            |       xor|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 234|         197|         110|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_136                 |   9|          2|   31|         62|
    |output_r_TDATA_blk_n     |   9|          2|    1|          2|
    |phi_mul175_fu_128        |   9|          2|   63|        126|
    |phi_urem177_fu_124       |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  129|        258|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_136                 |  31|   0|   31|          0|
    |icmp_ln62_reg_1000       |   1|   0|    1|          0|
    |index_reg_841            |   3|   0|    3|          0|
    |oput_V_1_addr_reg_977    |   8|   0|    8|          0|
    |oput_V_2_addr_reg_983    |   8|   0|    8|          0|
    |oput_V_3_addr_reg_989    |   8|   0|    8|          0|
    |oput_V_addr_reg_971      |   8|   0|    8|          0|
    |p_Val2_s_fu_132          |   8|   0|    8|          0|
    |phi_mul175_fu_128        |  63|   0|   63|          0|
    |phi_urem177_fu_124       |  31|   0|   31|          0|
    |trunc_ln1499_1_reg_995   |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 175|   0|  175|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_loop5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_loop5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_loop5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_loop5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_loop5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_loop5|  return value|
|output_r_TREADY     |   in|    1|        axis|               output_r|       pointer|
|output_r_TDATA      |  out|    8|        axis|               output_r|       pointer|
|output_r_TVALID     |  out|    1|        axis|               output_r|       pointer|
|p                   |   in|   32|     ap_none|                      p|        scalar|
|oput_V_3_address0   |  out|    8|   ap_memory|               oput_V_3|         array|
|oput_V_3_ce0        |  out|    1|   ap_memory|               oput_V_3|         array|
|oput_V_3_we0        |  out|    1|   ap_memory|               oput_V_3|         array|
|oput_V_3_d0         |  out|    1|   ap_memory|               oput_V_3|         array|
|oput_V_3_address1   |  out|    8|   ap_memory|               oput_V_3|         array|
|oput_V_3_ce1        |  out|    1|   ap_memory|               oput_V_3|         array|
|oput_V_3_q1         |   in|    1|   ap_memory|               oput_V_3|         array|
|oput_V_2_address0   |  out|    8|   ap_memory|               oput_V_2|         array|
|oput_V_2_ce0        |  out|    1|   ap_memory|               oput_V_2|         array|
|oput_V_2_we0        |  out|    1|   ap_memory|               oput_V_2|         array|
|oput_V_2_d0         |  out|    1|   ap_memory|               oput_V_2|         array|
|oput_V_2_address1   |  out|    8|   ap_memory|               oput_V_2|         array|
|oput_V_2_ce1        |  out|    1|   ap_memory|               oput_V_2|         array|
|oput_V_2_q1         |   in|    1|   ap_memory|               oput_V_2|         array|
|oput_V_1_address0   |  out|    8|   ap_memory|               oput_V_1|         array|
|oput_V_1_ce0        |  out|    1|   ap_memory|               oput_V_1|         array|
|oput_V_1_we0        |  out|    1|   ap_memory|               oput_V_1|         array|
|oput_V_1_d0         |  out|    1|   ap_memory|               oput_V_1|         array|
|oput_V_1_address1   |  out|    8|   ap_memory|               oput_V_1|         array|
|oput_V_1_ce1        |  out|    1|   ap_memory|               oput_V_1|         array|
|oput_V_1_q1         |   in|    1|   ap_memory|               oput_V_1|         array|
|oput_V_address0     |  out|    8|   ap_memory|                 oput_V|         array|
|oput_V_ce0          |  out|    1|   ap_memory|                 oput_V|         array|
|oput_V_we0          |  out|    1|   ap_memory|                 oput_V|         array|
|oput_V_d0           |  out|    1|   ap_memory|                 oput_V|         array|
|oput_V_address1     |  out|    8|   ap_memory|                 oput_V|         array|
|oput_V_ce1          |  out|    1|   ap_memory|                 oput_V|         array|
|oput_V_q1           |   in|    1|   ap_memory|                 oput_V|         array|
|temp_V_address0     |  out|    5|   ap_memory|                 temp_V|         array|
|temp_V_ce0          |  out|    1|   ap_memory|                 temp_V|         array|
|temp_V_q0           |   in|    1|   ap_memory|                 temp_V|         array|
|temp_V_1_address0   |  out|    5|   ap_memory|               temp_V_1|         array|
|temp_V_1_ce0        |  out|    1|   ap_memory|               temp_V_1|         array|
|temp_V_1_q0         |   in|    1|   ap_memory|               temp_V_1|         array|
|temp_V_2_address0   |  out|    5|   ap_memory|               temp_V_2|         array|
|temp_V_2_ce0        |  out|    1|   ap_memory|               temp_V_2|         array|
|temp_V_2_q0         |   in|    1|   ap_memory|               temp_V_2|         array|
|temp_V_3_address0   |  out|    5|   ap_memory|               temp_V_3|         array|
|temp_V_3_ce0        |  out|    1|   ap_memory|               temp_V_3|         array|
|temp_V_3_q0         |   in|    1|   ap_memory|               temp_V_3|         array|
|temp_V_4_address0   |  out|    5|   ap_memory|               temp_V_4|         array|
|temp_V_4_ce0        |  out|    1|   ap_memory|               temp_V_4|         array|
|temp_V_4_q0         |   in|    1|   ap_memory|               temp_V_4|         array|
|temp_V_5_address0   |  out|    5|   ap_memory|               temp_V_5|         array|
|temp_V_5_ce0        |  out|    1|   ap_memory|               temp_V_5|         array|
|temp_V_5_q0         |   in|    1|   ap_memory|               temp_V_5|         array|
|temp_V_6_address0   |  out|    5|   ap_memory|               temp_V_6|         array|
|temp_V_6_ce0        |  out|    1|   ap_memory|               temp_V_6|         array|
|temp_V_6_q0         |   in|    1|   ap_memory|               temp_V_6|         array|
|temp_V_7_address0   |  out|    5|   ap_memory|               temp_V_7|         array|
|temp_V_7_ce0        |  out|    1|   ap_memory|               temp_V_7|         array|
|temp_V_7_q0         |   in|    1|   ap_memory|               temp_V_7|         array|
|temp_V_8_address0   |  out|    5|   ap_memory|               temp_V_8|         array|
|temp_V_8_ce0        |  out|    1|   ap_memory|               temp_V_8|         array|
|temp_V_8_q0         |   in|    1|   ap_memory|               temp_V_8|         array|
|temp_V_9_address0   |  out|    5|   ap_memory|               temp_V_9|         array|
|temp_V_9_ce0        |  out|    1|   ap_memory|               temp_V_9|         array|
|temp_V_9_q0         |   in|    1|   ap_memory|               temp_V_9|         array|
|temp_V_10_address0  |  out|    5|   ap_memory|              temp_V_10|         array|
|temp_V_10_ce0       |  out|    1|   ap_memory|              temp_V_10|         array|
|temp_V_10_q0        |   in|    1|   ap_memory|              temp_V_10|         array|
|temp_V_11_address0  |  out|    5|   ap_memory|              temp_V_11|         array|
|temp_V_11_ce0       |  out|    1|   ap_memory|              temp_V_11|         array|
|temp_V_11_q0        |   in|    1|   ap_memory|              temp_V_11|         array|
|temp_V_12_address0  |  out|    5|   ap_memory|              temp_V_12|         array|
|temp_V_12_ce0       |  out|    1|   ap_memory|              temp_V_12|         array|
|temp_V_12_q0        |   in|    1|   ap_memory|              temp_V_12|         array|
|temp_V_13_address0  |  out|    5|   ap_memory|              temp_V_13|         array|
|temp_V_13_ce0       |  out|    1|   ap_memory|              temp_V_13|         array|
|temp_V_13_q0        |   in|    1|   ap_memory|              temp_V_13|         array|
|temp_V_14_address0  |  out|    5|   ap_memory|              temp_V_14|         array|
|temp_V_14_ce0       |  out|    1|   ap_memory|              temp_V_14|         array|
|temp_V_14_q0        |   in|    1|   ap_memory|              temp_V_14|         array|
|temp_V_15_address0  |  out|    5|   ap_memory|              temp_V_15|         array|
|temp_V_15_ce0       |  out|    1|   ap_memory|              temp_V_15|         array|
|temp_V_15_q0        |   in|    1|   ap_memory|              temp_V_15|         array|
|temp_V_16_address0  |  out|    5|   ap_memory|              temp_V_16|         array|
|temp_V_16_ce0       |  out|    1|   ap_memory|              temp_V_16|         array|
|temp_V_16_q0        |   in|    1|   ap_memory|              temp_V_16|         array|
|temp_V_17_address0  |  out|    5|   ap_memory|              temp_V_17|         array|
|temp_V_17_ce0       |  out|    1|   ap_memory|              temp_V_17|         array|
|temp_V_17_q0        |   in|    1|   ap_memory|              temp_V_17|         array|
|temp_V_18_address0  |  out|    5|   ap_memory|              temp_V_18|         array|
|temp_V_18_ce0       |  out|    1|   ap_memory|              temp_V_18|         array|
|temp_V_18_q0        |   in|    1|   ap_memory|              temp_V_18|         array|
|temp_V_19_address0  |  out|    5|   ap_memory|              temp_V_19|         array|
|temp_V_19_ce0       |  out|    1|   ap_memory|              temp_V_19|         array|
|temp_V_19_q0        |   in|    1|   ap_memory|              temp_V_19|         array|
|temp_V_20_address0  |  out|    5|   ap_memory|              temp_V_20|         array|
|temp_V_20_ce0       |  out|    1|   ap_memory|              temp_V_20|         array|
|temp_V_20_q0        |   in|    1|   ap_memory|              temp_V_20|         array|
|temp_V_21_address0  |  out|    5|   ap_memory|              temp_V_21|         array|
|temp_V_21_ce0       |  out|    1|   ap_memory|              temp_V_21|         array|
|temp_V_21_q0        |   in|    1|   ap_memory|              temp_V_21|         array|
|temp_V_22_address0  |  out|    5|   ap_memory|              temp_V_22|         array|
|temp_V_22_ce0       |  out|    1|   ap_memory|              temp_V_22|         array|
|temp_V_22_q0        |   in|    1|   ap_memory|              temp_V_22|         array|
|temp_V_23_address0  |  out|    5|   ap_memory|              temp_V_23|         array|
|temp_V_23_ce0       |  out|    1|   ap_memory|              temp_V_23|         array|
|temp_V_23_q0        |   in|    1|   ap_memory|              temp_V_23|         array|
|temp_V_24_address0  |  out|    5|   ap_memory|              temp_V_24|         array|
|temp_V_24_ce0       |  out|    1|   ap_memory|              temp_V_24|         array|
|temp_V_24_q0        |   in|    1|   ap_memory|              temp_V_24|         array|
+--------------------+-----+-----+------------+-----------------------+--------------+

