5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (generate15.2.vcd) 2 -o (generate15.2.cdd) 2 -v (generate15.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 generate15.2.v 8 41 1
2 1 3d 25 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 107000b 1 0 3 0 4 17 0 f 0 0 0 0
1 b 2 14 107000b 1 0 3 0 4 17 0 f 0 3 4 0
1 c 3 15 6000b 1 0 4 0 5 17 1f 1f 0 3 4 0
1 FOO1 4 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 FOO2 5 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 1 25 8 1 0 0 1
3 1 main.add "main.add" 0 generate15.2.v 18 20 1
2 2 1 19 e000e 0 1410 0 0 5 1 c
2 3 1 19 120012 1 1008 0 0 4 1 a
2 4 1 19 160016 2 1008 0 0 4 1 b
2 5 6 19 120016 2 1208 4 3 5 18 0 1f 17 7 8 0
2 6 35 19 e0016 3 a 5 2
4 6 19 14 f 6 6 6
3 1 main.$u0 "main.$u0" 0 generate15.2.v 0 30 1
2 7 0 26 50008 1 61008 0 0 4 16 8 0
2 8 1 26 10001 0 1410 0 0 4 1 a
2 9 37 26 10008 1 1a 7 8
2 10 0 27 50008 1 61008 0 0 4 16 4 0
2 11 1 27 10001 0 1410 0 0 4 1 b
2 12 37 27 10008 1 1a 10 11
2 13 0 28 90009 1 1008 0 0 32 48 5 0
2 14 2c 28 80009 2 900a 13 0 32 18 0 ffffffff 0 0 0 0
2 15 0 29 50008 1 61008 0 0 4 16 3 0
2 16 1 29 10001 0 1410 0 0 4 1 b
2 17 37 29 10008 1 1a 15 16
4 9 26 1 11 12 12 9
4 12 27 1 0 14 14 9
4 14 28 8 0 17 0 9
4 17 29 1 0 0 0 9
3 1 main.$u1 "main.$u1" 0 generate15.2.v 0 39 1
