.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000010000000000010
000010010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010111000000000
000010011000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001101111000000000
000000000000000000
000001110000000000
000100001000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000001110000000000
000000000000000000
000000000000000001
000000000000000110
000000000000011000
001100000000000000
000000000000010000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
100000111000000000
000100001000000001
000000000000000001
110000000000000001
000000000000000000
000000000000000000
001100000000011000
000000000000100000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000001110001000000
000100000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000011000010
000000000011010000
000000000000000000
000000000000000001
000000111000000001
000000001000000000

.io_tile 12 0
100000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
001000000000000000
010000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000010100101100000000000001000000000
000000000000000000000100000000000000000000000000001000
101000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000110100000001001111100001000000000
000000000000001101100100000000001101111100000000000000
000000000000000000000000000000001000010100000000000000
000000000000000000000000000111000000101000000010000001
000000000000000000000011100101100000000000000100000000
000000000000000000000000000000100000000001001010000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
100000000000000000000000000011011110010100000100000000
000000000000000000000000000000100000010100000000000000
111000000000000000000000010000001010001100000100000000
000000000000000000000010000000011101001100000000000000
010000000000000000000010100011011100010100000100000000
100000000000000000000100000000100000010100000010000000
000000000000000000000010100000011110001100000100000000
000000000000000000000100000000011101001100000010000000
000000000000001000000110100000001100000000110100000000
000000000000000001000100000000011110000000110000000000
000000000000000001100000000011000000000000000100000000
000000000000000000000000001011000000101001010000000000
000000000000000001100000001011000000000000000100000000
000000000000000000000000001101100000010110100000000000
110000000000001000000110000000011000010100000100000000
000000000000000001000000001011010000101000000000000000

.ramb_tile 3 1
000000000000000101100000000011011100000001
000000000000000000000000000101100000000000
111000000000001000000000011111111110000001
000000000000001111000010100111100000000000
110100000000001111000110100001011100000000
010000000000000101000000001111000000000000
000000000000001111100110100001111110000010
000000000000000101000010000011100000000000
000000000000000001000010101101111100000010
000000000000000000000111100101000000000000
000000000000000111000000000101111110000000
000000000000001001000000001111100000000000
000000000000100000000010001101011100000001
000000000000000000000011110011000000000000
010000000000000111000010101101011110000000
010000000000000001000100001101100000000000

.logic_tile 4 1
100000000000000000000000001000000000001001000000000000
000000000000000000000000000101001011000110000000000000
111000000000000000000000011000011000000001010100000000
000000000000000000000011110111010000000010100000000000
010000000000000000000110110111100001001001000100000000
100000000000000000000110000000101001001001000000000000
000000000000000001000110000001111010010100000100000000
000000000000000000000000000000110000010100000000000000
000000100000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000010000100100000000
000000000000000000000000000000101100010000100000000000
000000000000000000000110001000000000010000100100000000
000001000000000000000000001001001111100000010000000000
110000000000000000000000000000011000000001010100000000
000000000000001111000011111101010000000010100000000000

.logic_tile 5 1
000000000010000111000000000000011000000100000100000000
000000000000000000100000000000000000000000000000000000
101000000000001101000000000011000000000000000100000000
000000000011001101100000000000000000000001000000000000
010000000001000000000011100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000000000000000000
000000000000000101000000000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000001000000000000000000000000000100100000001
000000000000000101000000000000001000000000000000000000
111001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000101100110001111000000000000000000000000
000000000000000000000000000011000000111111110000000000
000000000000000000000000000111011110010101010000000000
000000000000000000000000000000110000010101010000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000011001010001010000000000000
000000000000000101000000001011111111100000100000000000
000000000000000000000110110000000000000000000000000000
000010000000001101000010000000000000000000000000000000
000001000000000000000010100101000000000000000100000000
000010100000000000000100000000000000000001000000000001

.logic_tile 7 1
000000000000001000000000000000000000000000100100000000
000000000000000001000000000000001111000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000010100000001000111100001000000000
000000000000001101000010110000000000111100000000000000
000000000000000101000000000000000001001111000000000000
000000000000001101000000000000001010001111000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000001000000000010111001111011000000000000000
000000000000001111000010001101011010111000010000000000
000000000000000001100000000101011010000000000000000000
000000000000000000000000001101101110100000000000000000

.logic_tile 2 2
100100000000001101000000011111001110100000010000000000
000000000000001101100010011101011001111110100000000000
111000000000000111000000001000000001011001100010000000
000000000000001101100000000011001000100110010000000000
010100000000000000000000000101101110101000010000000000
100000000000000000000000000011001101010101110010000000
000000000000000000000111100001011000010100000100000000
000000000001001001000100000000000000010100000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000001000000000000000100000000
000000000000001011000010100001000000101001010000000001
110000000000000000000000011001000000000000000100000000
000000000000000000000010001111000000010110100000000000

.ramt_tile 3 2
000000000000001001100000011011101100000000
000000000000000111100010010101010000001000
101000000000000001100000011001001110000000
000000000000001111100010011011110000000000
110000000001000000000110010111001110000000
110000000010000000000110110001100000000000
000000000000000011100110011101101100000000
000000000000000000000111100111100000000000
000000000000001000000111001001001110000000
000000000000001011000100000011000000000000
000000000000000001100010000101001100000000
000000000000001111100100001101100000000000
000000000000001000000111011001101110000010
000000000000001011000110010001000000000000
110000000000000111100000001001101100000000
110000000000000101000000001101100000000000

.logic_tile 4 2
000000000000100000000110000101111010110001010000000000
000010000000001101000010000111011000110010010001000000
101001000000000000000111001001011111100000010000000000
000000100000000000000110011101101100111101010000000000
110000000000000000000110110001101001111001000000000001
010000000000001111000011011101111001110101000000000000
000000000000001101100110101111001000110101010000000000
000000000000000101000010011101111011111000000000000000
000000000000000001100010110111101100010101010100000001
000001000000001001000011010000010000010101010000000000
000000000000000001100110011101111100101000100000000000
000000000000000000100110001101111010111100010000000001
000000100000000011100010100101111101101000000000000000
000000000000000000100100001001111111110110110000000000
110010000000010101000010100101101101101101010000000000
000001000000100101100100000011001011011000100000000010

.logic_tile 5 2
000010000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000001000001
101000000000000000000010100111000000000000000100000000
000000000000001101000100000000000000000001000000000001
110000000000000000000010100000000001000000100110000000
110000000000000000000110110000001000000000000010000000
000000001000001101000000001000000000000000000110000000
000000000000000001100010111001000000000010000001000001
000000100000000000000000000000011010000011110110000001
000001000000000000000000000000000000000011110000000100
000000000000000000000000000101000000011001100000000000
000000001000000000000000000000101011011001100000000000
000000000000000101000111000000011010000100000110000001
000000000000000000000100000000010000000000000000000000
110000001100000000000000000101100000000000000101000001
000000000000000000000000000000000000000001000000000000

.logic_tile 6 2
000000000000000000000011100000011101001100110000000000
000000000000000000000010100000001100001100110000000000
101000000000001101100011111101101100000000010000000000
000000000000000001000010101101001010000000000000000000
110000000000000000000110111000000001011001100000000000
010000000000001101000010001111001101100110010000000000
000000000000000101000110011000011001000010010000000000
000000000001000000000010000111001000000001100000000000
000000000000001000000110100000001101100101100000000000
000000000000000011000011111111011100011010010000000000
000000000000000101000000000000000000000000100100000100
000000000000101101100010110000001011000000000000000000
000000000000000000000010101001101000100001000000000000
000000000000000000000110101101111001000000000000000000
110000100001011000000010100101011001011010010000000000
000000000000100101000110101111111111000000000000000000

.logic_tile 7 2
000000000000001001100010110011000000000000000100000000
000000000000000101000010100000000000000001000000000000
101010100000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001000000000000000001000000000000000100000000
000000000000100000000000000000000000000001000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000010110000000000000000000000000000
000000000000001101100000000011100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000110010001001001110011000000000000
000000000000000000000010101001011011000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010100000000000000000000000000000000000100100000000
000001000001010000000000000000001111000000000000000000

.logic_tile 8 2
000000000000000000000010001000000000000000000100000000
000000000000000000000100000001000000000010000000000000
111000000000000001000000001000000000000000000100000000
000000000000001001100000001111000000000010000000000000
110000000000000000000000000001000000000000000100000000
110000000000000000000000000000100000000001000000000000
000000001100000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000110010000000000000000000000000000
000010100000000000000011000000000000000000000000000000
000000000000000000000111000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001001111000100000001
000000000000000000000010010000001101001111000010100000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000100
000000000000000000000000000000000000001111000010000100
000000000000000000000000000000001010001111000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000101000000000001000000100000010100000000
000000000000000000100011110000001010100000010000000000
101000000000001000000111100000000000000000000000000000
000000000000000001000110100000000000000000000000000000
010000000000000001100010000001111101000010000000000000
110000000000000000100010110011101000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001110000000000000000000
000000000010001000000000000000001010111110100100000000
000000000000000001000000000101010000111101011000000000
000000000000000001100000001000001010010100000110000101
000000000000000000000000000011000000101000000010000011
000000000000001000000000000000001111101100000000000000
000000000000000101000000001001001001011100000001000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
100000000000000000000111110001101001101101010000000000
000000000000000000000110001111111111101001010000000000
111000000000000000000111110000011011001100000100000000
000000000000000000000010000000001101001100000000000000
010010100000000000000110000011111110010100000100000000
100001000000000000000000000000110000010100000000000000
000000000000000001100110001000011010010100000100000000
000000000000000000000000001011010000101000000000000000
000000000000000000000000000011100001010000100100000000
000000000000000000000000000000101001010000100000000000
000000000000000111000011000000001011001100000100000000
000000000000000000100100000000011101001100000000000000
000000000000000000000010000011100000010000100100000000
000000000000000000000000000000101001010000100000000000
110000000000010000000110011000000001010000100100000000
000000000000000000000111011011001100100000010000000000

.ramb_tile 3 3
010000000000000000000010000011111000100000
001000000000000000000111100011100000000000
111000000000001111000011101111111010000000
000000000000101111000000000101100000100000
010000000000000111100010000101011000000000
011000000000001001000000000111000000000000
000000000000001111000110111101011010000000
001000000000001011000011011101100000000000
000000000000000000000111100011011000000000
001000000000000001000000000101100000000000
000000000000000000000011100111011010000000
001000000000000001000100001111100000000000
000000000000000001000010001001011000000000
001000000000000000000110000011100000000000
010000000000000000000111001101111010000000
011000000000000000000000001001100000000000

.logic_tile 4 3
000000000000011011100111010011011010111000110000000000
000000000000000101100111010101101110011000100000000000
101000000000000111000111100011101111110001010000000000
000000000000000000000000000011111111110001100000000001
010010000000000011100111100101111000101001000000000000
010000000000000000000000000111101111110110010000000000
000000000000101000000000010001001110001000000000000000
000000000001010101000010101011001000000110100000000001
000000000001000001100010100000000000000000000110000000
000000000000000000100000001101000000000010000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000011000000001111000000000010000100
000000000000000101000010100001101000111001100000000000
000000001010000000000010001111111110110000010000000000
110000001110000000000000010111000000010110100000000000
000000000000000000000010000000100000010110100000000000

.logic_tile 5 3
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001000000000000000001000
000000000000110000000000000101111000001100111000000000
000000000000010101000010100000000000110011000000100000
000000000000000000000010100101001000001100111000000000
000000000000000101000000000000000000110011000000100000
000000100000001101100010100000001001001100111010000000
000000000110000101000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000001000000000000000000000101101000001100111000000000
000000100000100000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000100000000000000101001000001100110000000000
000000001001010000000000000000100000110011000000000000

.logic_tile 6 3
000000000000000000000010110101001100011010010000000000
000000001010000000000010011011111100000000000000000000
101000000000000101100110111000011000010101010000000000
000000000000000000000010100001010000101010100000000000
000000000000000101000011110000011110001100110000000000
000000000000000000000010000000001001001100110000000000
000000000000000001100110011001000000000000000000000000
000000000000001101100010000111100000111111110000000000
000010100000001000000110110111011000100000100000000000
000001000000001001000011100000111011100000100000000000
000000000000001000000110101101101011111001010100000100
000000000000000101000000001011101011101101011010100000
000000000000000000000000011000011110101010100000000000
000000000000000000000010101111010000010101010000000000
110001000000001000000110010101111101100000000000000000
000010100000001001000110011001001010000000000000000000

.logic_tile 7 3
000000000000000101100000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
101000000000001000000110000111100000000000000100000000
000000000000000101000000000000000000000001000000000000
000000000000001001100000000000000000000000100100000000
000000000000001001000000000000001100000000000000000000
000000000000000001100000000101100000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000001101000000000001011001100000100000000000
000000000000000001000000000000011000100000100000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000001000000000000000000000000000000000000100100000000
000000000000000001000000000000001010000000000000000000
000001000000000101000000000000000000000000000100000000
000000100000000000000000000111000000000010000000000000

.logic_tile 8 3
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001011000000000000001000
000000000000000000000010100000011011001100111000000000
000000000000001101000100000000011011110011000000100000
000000000000000101000000000000001001001100111000000000
000000000000001101100000000000001000110011000000000000
000001000000001000000010100000001001001100111000000000
000000000000001111000010110000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101001000001100110000000000
000000000000000000000000000000000000110011000000000100

.logic_tile 9 3
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
101000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010011101001000000001011100000000
110000000000000000000010000101100000010100000000000000
000000000000000001100110000101101000001000010100000000
000000000000000000000000000000001001001000010000000000
000000000000000000000000001000011101011000000100000000
000000000000000000000000001101001100100100000000000000
000000000000001001100000010011111010011111110000000000
000000000000000001000011011101011001111111110000000100
000000000000000000000000001000011100111101010000000000
000000000000000000000000001011000000111110100001000000
110000000000100011100000000101100000010110100100000000
110000000001000000100000000000100000010110100000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
001001000000000000000000000000000000000000
000000100000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000001100000000000001000000000
001000000000000000000000000000000000000000000000001000
000000000000000101000000000101011010001100111011000001
000000000000000000000000000000101010110011000000000011
000000000000000000000111100101101000001100110010000001
001000000000000101000000000000001011110011000000000001
000000000000000101000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000101100000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
101000000000000000000000000000000001000000100100000001
000000000000000000000000000000001010000000000011000001
110000000000000000000011100001011111000110100000000000
111000000000000001000100000011001110000000100000000000
000010000000001000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000001001000010010000000000000000000000000000
000000100000000101000000000111101110000110000000000000
001001000000000000000000000001001111000001010000000000
000000000000001101000110000101001110010010100000000001
001000000000000101000110011101001001000001000000000000
110000000000000001100000001111101100000010000000000000
001000000000000101100000000011011000001011000000000001

.ramt_tile 3 4
000000000000000000000000000011111100000000
000000001000000000000010011101100000000000
101000000000001001100000001111001100000010
000000000000001111100000000001110000000000
110000000000000000000111111111011100000000
010001000000000000000111110001100000001000
000000000000001111000111101111101100000001
000000000000001001000100000101010000000000
000000000000010000000010010111111100000000
000001001100000000000111101001100000000001
000000001110001111000010100111001100000000
000000000000000101100100001101010000010000
000000000001000001100110011111111100000000
000000001000100000100110011101000000000000
110000000000001001100000010101101100000010
010000000000001001100010011011010000000000

.logic_tile 4 4
010000000000000011000000000000000001000000001000000000
001000000010000000100000000000001011000000000000001000
101000100001000000000010010000000001000000001000000000
000000000000000000000110100000001101000000000000000000
110000000000000000000000000000000000000000001000000000
111000000010000000000010100000001101000000000000000000
000000100000001011100010100000001000111100001000000000
001000000000001011000000000000001110111100000000000000
000000000000000000000110100001101000010100000110000000
001000001000000000000010100000100000010100000000000100
000000000000000011100010101000000001111001110000000101
001000000000000000100010110111001010110110110000100110
000000000000001000000111001001011101000010100000000100
001000000000001111000000001111001101000110000000000000
110000000000001000000010000001111010110000010000000000
001000000000000001000100001011101011111001100000000000

.logic_tile 5 4
010000001100000000000110000001000000000000001000000000
001000000000010000000011110000100000000000000000001000
101000000000000000000000000011101111001100111000100000
000000000000001111000000000000011010110011000000000100
010000000100000001100000000111101001001100110000000100
011000000000000000000000000000101000110011000000000001
000000000001110001100000011000000000001001000100100000
001000000001011111100011011011001001000110000001000000
000000000001010000000000000011100000100000010100000000
001000000000100000000010000000101010100000010000000000
000000000011011000000111001011111010000010000000000000
001000000000000001000000001111001001000000000000000000
000000000000000000000110010111011100101011110100000000
001000000000000000000010000000110000101011111000000000
110000001110100000000000010011000001000110000010000000
001000001011000000000010000000101011000110000000000000

.logic_tile 6 4
010010000000000000000111000000000000000000000100000001
001001000000000000000111101011000000000010000000000000
111000000000001000000111000111011100000001010000100000
000000000000100111000100000000110000000001010000000000
000000000000000000000010100000000001000000100100000000
001000000000000000000000000000001000000000000000000000
000000000000000111100000000011011010101010100010000000
001000000000000000000000000000000000101010100000000000
000011100000000000000010000111001100000001100000000000
001001000000001111000010000111111011100100000000000000
000000000100000000000000000000001000000100000100000000
001010000000000000000010000000010000000000000000000000
000000000000000001100010110001100000000000000100000000
001000000010000000100110010000100000000001000000000000
000001000010000000000000000000000000000000100100000000
001000000000000000000000000000001001000000000000000000

.logic_tile 7 4
010010100000000000000000010000011001001100110000000000
001000000000000000000010100000011001001100110000000000
111000001000010101100110010000000001000000100100000000
000000000000100000000110010000001000000000000010000000
000000000000000000000111100000000000000000100100000000
001000000000000000000100000000001001000000000000000000
000000000000001001100110111101000000101001010000000000
001000100000001001100010101011100000111111110001000000
000000000000000000000000000101100000000000000000000000
001000000000000000000000000000000000000001000000000000
000000000000000000000010000000000001000000100100000010
001000000000000000000000000000001011000000000000000000
000000000000000000000000001000000001011001100000000000
001000000000000000000000001001001010100110010000000000
000000000110000000000000000101100000000000000100000000
001000000000000000000000000000100000000001000000000100

.logic_tile 8 4
010000000000000000000010101000000000000000000100000000
001000000000000000000010101001000000000010000010000000
111000000000000101000000000101100000000000000110000000
000010000000000000000010100000100000000001000000100000
010010000000001101000110100000011000000100000100000001
111001000000100101000000000000000000000000000010000000
000000000000000000000010101000000001011001100000100000
001000000000000101000000000001001010100110010000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001001000000000010000010000100
000000000110000000000000000000000000000000100100000000
001000000001010000000000000000001010000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001010000000000010000100
110000000000100000000000000000000000000000000100000000
001000000000010000000000001001000000000010000010100000

.logic_tile 9 4
010000000000001000000000000000000001000000100110000000
001000000000000011000000000000001000000000000000000000
101000000000001000000000010000000000000000000000000000
000010000000001011000010000000000000000000000000000000
000000000001010000000000000111001100010101010000100000
001000000000100000000000000000100000010101010000000000
000000000000000000000000000111011100010101010000000000
001000000000000000000000000000100000010101010000100000
000000000000000001100000000000001110001100110000000000
001000000000000000100000000000011111001100110000100000
000000000000001000000000000001100000000000000100000000
001000000000001001000000000000100000000001000000000000
000000000000000000000110010000000000000000000100000000
001000000000000000000110010001000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000101000010
000000000100100000
000000000100000000
000000000100000001
000000000100110010
000000000100010000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
110000000000000101000110010111111010000001010101000000
001000000000000000100010000000110000000001010000000000
111000000000000000000000001000000000010000100101000000
000000000000000000000000001101001000100000010000000000
010000000000000001100000000111011010000001010100000000
001000000000000000000000000000010000000001010010000000
000000000000000001100000000001000001001001000100000000
001000000000000000000011110000101011001001000000000010
000000000000000000000000000000011011000000110110000000
001010000000000000000000000000011010000000110000000000
000000000000000000000000000101000001001001000110000000
001000000000000000000000000000001011001001000000000000
000000000000001000000000000101100001010000100100000000
001000000000000001000000000000101111010000100000000010
110000000000000000000110011000000000010000100100000000
001000000000000000000011111101001001100000010000000010

.logic_tile 2 5
110000000010001001100011101001011100000010000000000000
001010000000001111000010011111111110001011000000000000
111000000000001111000000010001101100000110100000000001
000000000000000001000011100000101010000110100000000000
010000000000101001000011101001011010101001010000000000
101000000000001011000010100101011101101000010010000000
000000000000000101000000000101001000000010000000000000
001000000000000000000010111111111100001011000000000000
000000001100001001110110110011001100000110000000000000
001000000000000101100010011101011111000010100000000000
000000000000000000000010100001101100101001010000000000
001000000000000000000000000001011110010100100010000000
000000000000000001100010110001001010101001010000000000
001000000000001001100010100101011101101000010010000000
110000100001110000000110100001000001001001000100000000
001001000001010000000000000000001000001001000000100000

.ramb_tile 3 5
010001000010000000000000010101011100000000
001010100100000000000011101111000000000000
111000000001011000000000000101111110000000
000001000000000111000011001011000000000000
110001000000001000000000010101111100000000
011000000000001111000011110111000000000000
000000000000000111100111000011111110000000
001000000000000011000100000011000000000000
000000000000000111000111001111111100000000
001000000110000000000011101111000000000000
000000000000000111000000000001111110000000
001000000000000001000000000111100000000000
000000001011000011100111001101011100000000
001000000000100001000100001101100000000000
010000100000000111000011111001011110000000
011001000000001111000011011111100000000000

.logic_tile 4 5
110000000000000001000010100001000001001001000100100000
001000000010000000000010110000001000001001000001000000
111000000000001001100110000011001001011000000000000000
000000000000000111100110011001111010111000010000000000
010000000000001001000010101001101010000010100000000000
101000000000000111000000001001101010000010000000000000
000000000000000111100110011101001101000000000000000000
001000000000000011000110000001111010100000000000000000
000000000000000000000000000000011011001100000100000000
001000000000000000000010000000011000001100000001100000
000000000000000000000000000101111000101100000000000000
001000000000000000000000000000011111101100000000000000
000000000000001000000110001111000000000000000100000001
001000000000000001000010000001000000101001010000000000
110000000000000000000000000111011011101001110000000000
001000000000000000000011010101111111010110100000100000

.logic_tile 5 5
010001001000000111000111001001001011010110100100000000
001010100000000000100100001001011110000000100000000000
101000000000001111100110101001111110010110100100100000
000000000000001011100010110011111011001000000000000000
110000000000000101100111000000011010000011110000000000
111000000000001111000010100000010000000011110000000000
000001000000000000000000000001111000000010100100000000
001000100000000101000010100101011011000110100000000000
000000000000000000000110001101001000000110000100000000
001000000000000000000100001001111110001101000000100000
000000000000001101000000001011101010001011110000000000
001000000000001001100000001111011101101101010000000000
000000000000000111100011000001111000101000000000000100
001000000000000000100000000101100000101001010000000000
000000000000000001000110001000000000010110100000000000
001000000000000000000110000101000000101001010000000000

.logic_tile 6 5
010000000000101000000000000000011010000100000100100000
001000000000000101000000000000000000000000000000000001
111000000000000000000000010001100000000000000110000000
000000000000000000000010010000100000000001000000000000
010010101010000000000110000011100001001001000000100000
111000000000000101000100000000001101001001000000000000
000000000000001000000000000111000000011001100000000000
001000000000001001000000000000101010011001100000000000
000000000000000000000000001000000000010000100000000000
001000000000000000000010111011001000100000010000000001
000000000000010101000000010000000000000000000000000000
001000000000100000100011100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000011101100010100000000000000
001000001000000000000000000000110000010100000000000010

.logic_tile 7 5
010000000000001001100110010101100000000000001000000000
001000000000000101100010010000100000000000000000001000
000000000000000000000000010000011001001100111000000000
000000000000000000000010010000011010110011000000000000
000010000000001000000000000000001001001100111000000000
001001000000001001000010100000001011110011000000000000
000000000000001000000110010001001000001100111000000000
001000000000001001000110010000000000110011000000000000
000000000000000000000000010000001000001100111000000000
001000000000000000000010000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
001000000000000000000000000000001010110011000000000000
000000001110000000000000000001001000001100110000000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000000000001100100101100000000000
001000000000000000000000001101011001011010010000000000

.logic_tile 8 5
010000000000010001100010100011011110111001010100000000
001000000000000000000000000101111101110000000001000100
111000000000000001100111110101011010110011000000000000
000000000000000000000111001111101011000000000000000000
000000000000000101000110010000000000000000000000000000
001000000000000000100110010000000000000000000000000000
000000000000001111000110000101111101100000000000000000
001000000000001001000000000001101000000000000000000000
000000000000001001100110001011101110001100000000000000
001000000000001001100011111001001101000000000000000000
000000000000101001100000011111001100110011000000000000
001000000001010001100010010101101100000000000000000000
000000000000001000000010110000000000000000000000000000
001000000000000001000110010000000000000000000000000000
110000000000000000000110000011111111100010000000000000
001000000000000000000110111001111001001000100000000000

.logic_tile 9 5
010000000000000000000000000000000001000000001000000000
001000001110000000000000000000001111000000000000001000
101000000000000000000000010001100001000000001000000000
000000000000000000000010000000101100000000000000000000
110000000000000000000000000111001001001100110100000000
111000000000000000000000000000101110110011001000000000
000010100001000101000000001111011010010111110000000000
001000000000100000000010101101000000010110100000100000
000000000000000000000000000000000000010110100000000000
001000000000000000000000000111000000101001010000000000
000000000000001111000000000101111111000000100000000000
001000000000000001000000001111011011000000000000000000
000000000000000111000110011011100001001100110100000000
001000000000000000000010001111001001110011001000000000
110000000000000111000110000111100000010110100100000000
011000000000000000000000000000100000010110100000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000110000000000000000000000000000000
001000000000000000000000000000000000000000
000010000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100010000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100000001110000000000000000000011111000000110101000000
000000000000000000000000000000001000000000110000000000
111000000000000000000000001000000000010000100110000000
000000000000000101000000000111001111100000010000000000
010000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001010000100100000000
000000000000000000000000000111001011100000010010000000
000000000000000000000000000101011110000001010100000000
000000000000000000000010010000000000000001010010000000
110000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 2 6
100001000000100101000111010101000001010000100100000000
000000100001000101000110000000101010010000100000000000
111000000000001011100010110001011011101001010010000000
000000000000000111100110100001011000010100100000000000
010000000000001101000010101101000000000000000100000000
000000000000001001000011101001100000010110100010000000
000000000000000101100011101101001011111000000000000000
000000000000000000000010110001101011111100000010000000
000000000000000000000000000101000000010000100100000000
000000000000000101000000000000101001010000100000000000
000000000000000000000000001111101011111000000001000000
000000000000000000000000000001101001111100000000000000
000000000000000101000000000001001111000001000000000000
000000000000000000000010010111111000100001010000000000
110000000000000000000010000001101100010000110000000000
000000000000000000000000000101001001011001110010000000

.ramt_tile 3 6
000001000001010000000010010001101100000000
000010100000000000000111110011100000000000
101000000000000111100111101111101110000000
000000000000000011000000001111000000000100
010000000000101111100000000001101110000000
010000000001010101100000001011000000000100
000000000000000111000000001001101110000000
000000000000000000100000000111000000000000
000000000000000011100000000111001110000000
000000000000000101000010101111100000000100
000000000000001000000010101011101110000000
000000000000000111000000001011000000000100
000000000000101011100010111101001110000000
000000000001011011000011101111000000000001
010000000000000011100010000101001110000000
110000000000000101100010101001000000000000

.logic_tile 4 6
100000000000000101000000000000000001000000001000000000
000000001110000001100000000000001011000000000000001000
111000000000000000000000000000000000000000001000000000
000000000000000111000000000000001011000000000000000000
010000000000011000000000010000001000111100001000000000
100000000000000101000010010000000000111100000000000000
000000000000000111100110001001000000000000000100100000
000000000000000000000100001011000000010110100010100000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010001111010111000000000000000
000000000000000000000011101111001000111100000000000000
000000000000000000000000011011001011100010010000000000
000000000000000000000011001011001111010111100000000000
110000000000000000000010000001000001010000100100000000
000000000000000000000011100000001111010000100010100000

.logic_tile 5 6
000000100000100111000000000000000000000000000000000000
000000001111010000000011110000000000000000000000000000
101000000000000101000000011011001110000010100100000000
000000000000000111000010101111011100000001110000000000
010000000000000011000000011001011110000010100100000000
010000000000000000000011001111011100001001010000000000
000000000000000111000111000001111000000110100100000001
000000000000000111000100001011101011001010100000000000
000000000000001001000111111101111000100000000000000010
000000000000001101000010010111001101110000100000100000
000000000000000001000000001101011011010110100100000000
000000000000000000000000001111011100000100000000000000
000000000000000000000111100101111101001001010000000000
000000000000000000000100000000001010001001010000000000
000000000000000001100010010000000000000000000000000000
000000000000000000100110000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010101000001010010100000010000000
000000000000000000000100001011000000101000000000000000
000000000000000101100000000101100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000010001000000000000000000110000000
000000000100000000000100001001000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000001011100000010000011011001100110000000000
000000000000000011100010100000001010001100110000000000
111000000000000101000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000010001101000110000101001010000000000000000000
000000000000000001000010100101011011100101100000000000
000000000000000101100010110001000000000000000100000000
000000000000000001000011000000000000000001000000000000
000000000000000000000000010001011011001100000000000000
000000000000000000000010001001001011000011000000000000
000000000000000001100000011111011001001010000000000000
000000000000000000000010111101101000100000100000000000
000000000000000000000110011011111110100000000000000000
000000000001010000000111001111001101000000000000000000
000000000000001000000110000011111001001010000000000000
000000000000000001000000001111111000100000100000000000

.logic_tile 8 6
000000000000000101000000010001111010101000010000000000
000000000000001101100010010011111001001000000000000000
101000000000001000000110010011100000100110010000000000
000000000000000001000110010000001101100110010000000000
110000000000001000000010110001011000000001010000000000
110000000000000001000110011101011001000001100000000000
000000000000000101000010101001101100101000010000000000
000000000000001101100110111111111010111110110010000000
000000000001011000000010011001101011111100010000000000
000000000000100101000110000101111011010100010000000000
000000000000000000000000000111000000000000000100000100
000000000000001111000000000000000000000001000000000000
000001000000000011100111001001111010111101010000000000
000010000000000000100100000001101000010000100000000000
110000000000000011100000010000000000000000000000000000
110000000000000000100010000000000000000000000000000000

.logic_tile 9 6
000010000000100000000000000011100000000000000100000000
000000000001010000000011110000100000000001000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001111111010010111110000000000
000000000000000000000000000101010000010110100000100000
000000000000001000000111100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000011000000101001010100100000
110000000000000000000100000001101011100110010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000111000000010
000100001000000000
000000000000000000
000001110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 7
100000000000000000000011100101100000000000000100000000
000000000000000101000000000111000000010110100000000000
111000000000000000000000011001000000000000000100000000
000000000000000101000011010101000000101001010000000000
010000000010001000000111000101011010000001010100000000
000000000000000001000110000000000000000001010000000000
000000000000000000000000001000011000010100000100000000
000000000000001111000000000101000000101000000000000000
000000000000000000000000011111101000010100000000000001
000000000110000000000010100011011011100100000000000000
000000000000001101000110100111101011001000000000000000
000000000000000101000000001001111101000110100000100000
000000000000000001100000000111001011010000100000000000
000000000000010000000010101011111001100000100000000000
110000000000000101100010100001111111000001010000000000
000000000000000101000000001101101100001001000000000000

.ramb_tile 3 7
000000000100000101100011111001011010000000
000010000100001111000111111111000000000000
111000000000001111000000010011111000000000
000000000000001011100011111001000000000000
010011000000101111000110110101011010000000
010000000000000101100010100101000000000000
000000000000001001000111011101011000000000
000000000000001011100111010001100000000000
000000000000000000000000000101011010000000
000000000000000000000000000001100000000000
000000000000001000000000000101111000000000
000000000000001001000000000111100000000000
000000000000010000000011100111111010000000
000000000000001001000000001111000000000000
010000000000000000000111001001111000000000
110000000000000001000100001101100000000000

.logic_tile 4 7
000000000000000000000000000000001010000011110100000000
000000000000000000000010000000000000000011110001000001
101000000000000011100000011101011001010000110000000000
000000000000000000100010101111111000000000010000000000
010000000000001000000010000000000000000000000100000000
010000000100000001000000001011000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000000001100000000000010100011000000000000000100000000
000000000000000000000010100000100000000001000000000001
000000000000000101000000000000011100000100000100000000
000000000000000000000010100000010000000000000000100000
000000000000000101000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000001
110000000000000000000000001000000000000000000100000100
000000000000000101000010110011000000000010000000000000

.logic_tile 5 7
000000000000000111100000010000000000000000000000000000
000000001110000111100011110000000000000000000000000000
101000000000000000000011101101100000111111110100000000
000000000000000000000000001001000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000111001110000000101
000000000000000000000000001011001000110110110000000100
000000100000000000000000000000011000001100110100000000
000001000000000000000000000000011000001100110000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000010000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 7 7
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000100100000010
000000000000000000000000000000001011000000000000000100
010000000101010000000000000000000000000000000000000000
010000000000010000000010110000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000111100000000000001010000100000100000000
000000000000000000100000000000000000000000000000000000
101000000000001000000111110111000000000000000100000000
000000000000001001000011110000000000000001000000000000
110000000000001000000000000000000001000000100000000000
010000000000001111000000000000001000000000000000000000
000000001110000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001111000000000000000000
000000000000011000000000000000000001000000100100000000
000000000000000111000000000000001001000000000000000000
000000000000000111100011100000000001000000100100000000
000000000000000000000000000000001001000000000000000000
110000000000000000000000000000000001000000100100000000
010000000000001111000000000000001110000000000000000000

.logic_tile 9 7
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000001100000001100000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001001000000110011000100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000001000000001001100110100000000
000001000000000000000000000001001011110011000100000000
000000000000010000000000000000011010000011110100000000
000000000000000000000000000000010000000011110100000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000111010000000000
000000000000000000
000000000000000001
000001111000000010
000000001000010000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000001110000000000
000000001001000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000000000000110010000001001001100000100000000
000000000000000000000110010000011000001100000001000000
111000000000001001100000000000011000000001010110000000
000000000000001011000000001011000000000010100000000000
010000000000000000000000010000000001001001000110000000
000000000000000000000010001001001000000110000000000000
000000000001011000000000000000011000000001010100000000
000000000000000001000000001101000000000010100010000000
000000000000000001100110000000001101001100000100000000
000000000000000000000000000000001000001100000010000000
000000000000000000000000000000011000000001010100000000
000000000000000000000000000111000000000010100000000001
000000000000001000000000000000011011001100000100000000
000000000000000001000000000000001000001100000010000000
110000000000000000000000001001100000000000000100000000
000000000000000000000000000001000000010110100010000000

.logic_tile 2 8
000000000000100000000110000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
010000000100000000000010101001001101000001000000000000
010000000000000000000100000001111001010010100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000001101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000001011000000000010111101010000000
000000000110111001000010010001110000000001
101000000000000000000110001011101100000000
000000000000000111000100001101110000000100
110000100000000111100110010111001010000000
010001000110010000100111101001110000000000
000000000000001001100111111101001100000000
000000000000001001100110010101010000000000
000000000001000000000000000111001010000000
000000000010100000000011111101010000000000
000000000000000000000011111101101100000000
000000000000000001000111101001110000000000
000000000010001000000000011111101010000000
000000000100010111000011110101010000000000
010000000000001000000000001011101100000000
010000000000000111000011111011010000000000

.logic_tile 4 8
000000000000001000000000001011011000001100000000000000
000000000000001111000000000101111011000000000000000000
101000000000000001100010110000000000000000000000000000
000000001100000000000110000000000000000000000000000000
000000000000000000000111000000011101001100110000000000
000000000000000000000000000000001001001100110000000000
000000000000000101000010100101111000010101010000000000
000000000000000000000000000000110000010101010000000000
000000000001010000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000101100000000000000000000000100100000000
000001000000000000000000000000001110000000000000000000
000010000000001000000000000001100000000000000100000000
000001000000000111000000000000000000000001000000000000
000010100000000000000000000001000000000000000100000100
000001000000000000000000000000000000000001000000000000

.logic_tile 5 8
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001100000000000000001000
000000000000100000000000000000001101001100111000000000
000000000001010000000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000110000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000011110000001110110011000000000000
000000000000101000000000010000001000001100111000000000
000010000000001001000010010000001111110011000000000000
000000001110000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000001000000000110000000001001001100111000000000
000000000000100000000100000000001110110011000010000000
000000000000001001100110010000001001001100110000000000
000000001100001001100110010000001011110011000010000000

.logic_tile 6 8
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000001000000100110000000
000000000000000000000011110000001111000000000000000000

.logic_tile 7 8
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000001111011100010110010000000000
000000000000000000000000000111111111101110010010000000
010000000000000000000000000111000000111001110000000000
010000000000000000000000000000101111111001110000000000
000000000000000000000110001101111101110110100100000000
000000000000000000000000000111101100010000000000000000
000000000000000000000000000111101110111111110000000000
000000000010000000000000001111110000101010100000000010
000000000000001001000000010011101111000100100000000000
000000000000000001100010101111111110010010010010000010
000000000000000000000110000111100000010110100000000100
000000000000000000000010000000000000010110100000000010
000000000000000000000000011000001110111111010000000000
000000000000001101000010101111011111111111100000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
110000000000000101000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000001000000000000000000100000000
000000000000000000000010101101000000000010000000000100
001000000000000101000011100001101001100000000000000000
000000000000000000000010100000111000100000000010000001
110000000000000111100000000000011000000011000010100000
110000000000000000100000000000011010000011000000000100
000000000000000000000010000001101001100000100000000000
000000000000000000000000000000111000100000100001000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000001000
000000000000000000
000000000000000000
000000000001000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000110010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
100000000000000000000000000111100000101111010000000000
000000001010000000000000000000101100101111010000000000
111000000000001000000010100101000001010000100110000000
000000000000000001000000000000001101010000100000000000
010000000000000011100000000000000000010000100100000000
000000000000000000000000000111001101100000010000000010
000000000000001000000000001000001110000001010100000000
000000000000000111000000000101000000000010100000000010
000000000000001000000000010001100000000000000100000000
000000000000000011000011110101100000101001010000000001
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101011000010100000100000000
000000000000000000000011110000000000010100000000000001

.logic_tile 2 9
100000000000100000000000001111101101100010000010000000
000000000000000111000000000101111110000100010000000000
111000000000000101000000010001011001000111000100000000
000000000000001111100010000111001100000011000000100000
110000000100000000000000001000000000100000010000000000
110000000000000000000011111001001110010000100000000100
000000000000000011100010101000000001011001100000000000
000000000000000000100110111101001000100110010000000000
000000000001001000000110000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000000000000000111000000000000011011001100110000000000
000000000000000000000000000000011011001100110000000001
000000000000001001100111000011101010000110100100000010
000000000000001011000000000011011000000010100000000000
110000000000000001100000000000000000000000000000000000
000000001100000000000011100000000000000000000000000000

.ramb_tile 3 9
000000000000100000000000000000000000000000
000000010001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000001100010100000000000000000000000000000
000000001110000101000000000000000000000000000000000000
101000000000001000000110010011101101000011000000000000
000000000000001001000110011101101001110000000000000000
000000000001010000000110001001001011100000000000000000
000000000000001101000110101001011011000000010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010010001101010010101010000000100
000000000000001001000111010000010000010101010000000000
000000000001000101000000010111001010101000010100000000
000000000000100000000010000001101110110100011010000100
110000000000000000000000000011011101001010000000000000
000000000000000000000000001001001101100000100000000000

.logic_tile 5 9
000000000000000101000000000001000000111111110000000001
000000000000000000000000000101000000000000000000000000
101000000000000000000000000101000000000000000000000001
000000000000000101000000001101100000111111110000000000
110010100000000011100010101000000001011001100000000001
110000000000000000100010100001001010100110010000000000
000000000000001101000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000101000000000000001010000000000010000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000011001100000000000
010000000000000000000000000001001011100110010000000010

.logic_tile 6 9
000000000001000000000111110000000000000000000000000000
000000000000100000000110000000000000000000000000000000
101000000000000000000110000011100000000000000000000001
000000000000000000000100001111000000010110100000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000010000000000000000000001011111100111100000000000000
000000001110000000000000001001010000111110100000000000
000000000000000000000000001000000000000000000100000000
000000000110000000000000001111000000000010000000000000
000000000000011000000000010000000000000000000000000000
000000001100000001000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001000000000000110000001000000010000100000000000
000000000000000000000000000000101001010000100000000010

.logic_tile 7 9
000000000001110000000010101101101001000000000000000000
000000000001110000000011110001111011010000000000000100
101000000000001000000010101000000000110110110110000000
000000000000000101000010111101001011111001110000100110
010000000000000000000010100000011011000001000000000000
010000000000000000000010101101011011000010000001000000
000000000000000000000010010001100001000110000000000000
000010100000000000000010011101001001101111010000000000
000000000000000000000110001011000001001001000000000000
000000000000000000000000001001101101101001010000100000
000000100000000000000000010000011000000100000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101011011000000100000000100
000000000000000000000000000000111000000000100000000010
110000000000000111100000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000000000000000000001000000000000000000110100011
000000000000000000000000001111000000000010001001000101
110000000000000000000000000101100000010110100000000000
010000000000000000000000000000000000010110100000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000001
010000000000000000000000010000000000000000000000000000
110000000110000000000010000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000010000001010000100000100000000
000000000000000000000010000000000000000000000000000001
001000000000000001100000010000011000000100000100000000
000000000000000000000010000000010000000000000000000000
010000000000000000000111000000001100000100000100000000
110000000000000101000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000100000000000000000000000100000000001000000000000
000000000000001000000000000001100000000000000100000000
000000001100000001000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000110000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000011000000000
000000001000000001
000000000000011110
000011010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000100000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001110000000000000001000
111000000000000000000000000000001110001100111000000000
000000000000000000000000000000001110110011000000000100
010000000000000000000000000000001000001100111000000000
010000000000000000000000000000001101110011000000000000
000000000000000111100000000111001000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000000000000000010111101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000101000010100111101000001100110000000000
000000000000000101000000000000100000110011000000000000
110000000000000000000110000000011100000100000110000000
000000000000000000000010100000010000000000000000000000

.logic_tile 2 10
000000100000000101000000000000000001000000001000000000
000001000000001101100000000000001010000000000000001000
000000000000000000000000000000011010001100111010000000
000000000000000000000010110000001000110011000000000001
000000000001000000000010100000001000001100111010000000
000000000000100000000110110000001000110011000000000000
000010100000000101000110100000001000001100111000000000
000000000000000000100000000000001011110011000010000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000001000001
000000001000000000000000000000001000001100111000000000
000000001100000000000000000000001110110011000000000011
000000000000001000000000000000001001001100111000000000
000000000000000111000000000000001011110011000000000000
000000000000000000000000000001101000001100110000000100
000000000000000000000000000000100000110011000000000000

.ramt_tile 3 10
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 4 10
100000000000000001100111000101111110100000000000000000
000000000000000000100011101111111101000000000000000000
111000000000000101000000001001111000100010000000000000
000000000000001101000010110001011000000100010000000000
010000000001000000000111011101101011001010000000000000
010000000000100001000110011111001000010000010000000000
000000000000000101000110000000000000000110000110000000
000000000000000001100110100011001101001001000000000001
000000000000000001000110011000011010010101010000000000
000000000000000001100010001001000000101010100000000000
000000000000101000000111000101111011100010000000000000
000000000001010001000100001101011101001000100000000000
000000000000000000000110100001011101000010010000000000
000000000000000000000000001101111100100100000000000000
110000000000000000000110010011011010010101010000000000
000000000000000000000010000000000000010101010000000000

.logic_tile 5 10
000000000000000101100000010000011010101000000100000000
000000000000000101000011101001000000010100000000000000
101000000000000101100000001001001110100000000000000000
000000000000000000000000000001001000000000100000000000
010000000000001000000111100101100000001001000100000000
110000000000001011000100000000001001001001000000000001
000010100000000101000000000011101110000011110000000000
000000000000000011100000000101000000111100000000000000
000000000000000000000000000000011010000000110110000000
000000000000000000000000000000001001000000110000000000
000010100000000000000000000000000000000000000000000000
000001001000000001000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000100000000000010100000000000000000000100000001
000000000100000111000110110101000000000010000000000000
101010100000010000000000000001000000000000000100000001
000000000000001101000000000000000000000001000000000000
110000000000000101000000010101000000000000000100000000
110000000000001101100011100000000000000001000000100000
000000000000000000000000000000011000000100000100000000
000000000110000000000000000000000000000000000000100000
000000000000000000000000000000001010000100000110000000
000000000000000000000000000000010000000000000000000000
000010001110000000000000000001000000000000000100000000
000000000100000000000000000000100000000001000000100010
000000000010000000000111100001000000000000000100000000
000000000000000000000100000000100000000001000000000010
000000000001000000000000000000000001000000100100000000
000000000000000000000010000000001111000000000000000010

.logic_tile 7 10
000000000000100000000000010000000000000000000000000000
000000000001000000000011000000000000000000000000000000
101000000000000000000000000111100000000000000100000001
000000000000000000000000000000000000000001000001000000
010000000000000000000000000000000001000000100100000000
010000000000000000000000000000001100000000000000000001
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110100000
000000000000000000000000000111000000000010000000000000
000001000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000010000001110000100000100000000
000000000000000000000010100000010000000000000000000010
000000000000000101100000011000000000000000000100000000
000000000000000000000010101111000000000010000000000100

.logic_tile 8 10
000000000000000000000000010000000000000000100100000000
000000000000000000000010010000001100000000000000000000
001000000000000001100000001000000000000000000100000000
000000000000000000100000001101000000000010000000000000
110000000000000001100110000000000000000000000100000000
010000000000000000100100000101000000000010000000000000
000000000000000000000000010000011110000100000000000000
000000000000000000000010010000000000000000000000000000
000011100000000000000000000000000000000000000100000000
000011100000000001000010011101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000100000000000000000000001000000000010000000000000
000010000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000010000000000000000010100000001000000100000100000001
000000000000000000000100000000010000000000000000000001
101000000001010000000000000000001010000000110000000001
000000000000000000000000000000011101000000110000000100
110000100000001000000011100000000000000000000000000000
010001000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000101100000000000000100000001
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000001010000100000100000001
000000000000000000000000000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000001100
000000000000001100
000001111000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 11
100000000000001101100010101001011110101010000000100000
000000000100000101000010101111011000010101010000000000
111000000000000101000111000011100000000000000100100000
000000000000000101100110100001000000010110100000000000
010000000000000101000111110001000000110000110000000000
100000000000001101000110001001101011001111000000000000
000000000000000101000000001101111001110101110000000000
000000000000000000000000001001011000101111100000000000
000000000000000001000110001101011111001100000000000000
000000000000000000000000000001001010110000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000000000000010000011001100010010000000000000
000000000000000000000000001001101010000100100000000000
110000000000001000000010100001101110010010000000000000
000000000000000011000010101101011001001000010000000000

.logic_tile 2 11
000000000000000101000010100101000000000000000100000000
000000000000000000000011100000100000000001000000000010
111000000000000000000010100000000000000000100110000000
000000000000000101000000000000001000000000000000000010
010000100000000000000000000000001000000100000100000001
010000000000000000000010100000010000000000000000000010
000000000000001000000010100000011000000100000100000001
000000000000001011000100000000000000000000000000000010
000000000000000000000000001101111110101000000000000000
000000000000000000000000001101010000010110100010100000
000000000000000001100000000000000001001111000100000000
000000000000000000000000000000001100001111000000000011
000010000001010000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000010
110000000000000000000000000001100000011001100000000000
000000000000000000000010010000001001011001100000000011

.ramb_tile 3 11
010000000010000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000011110000000000000000000100100000
000000000000000000000011101101000000000010000000000000
101000000000000000000000000001000001111111110000000000
000000000000001001000000001111101011101111010011000000
000000001100000000000111000111001110110010110000000000
000000000000000000000100000000011001110010110000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011101001000000000010000000000000
000000000000001000000110000111100000000000000100000000
000000000010000011000000000000100000000001000000000000
000001000000000000000000000000011000000100000100000000
000010100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000111000010000011000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011011011000000000010000000100010

.logic_tile 5 11
100000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000100000000000000000011000001110000100000100000001
000000000000000101000011110101011100001000000000000011
010000000000000000000000000000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000001101000111000000000000000000000000000000000000
000000100000000111000011101101001011111001110000000000
000001000000000000100000000001011101111100110010000000
000000000000000000000000000001100000000110000010000000
000000000000000000000010000000101101000110000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
110000000000000000000000000001111100000110100000000000
000000000000000000000000001101011010000011000010000100

.logic_tile 6 11
000000000000000000000000001000011100101111000100000000
000000000000000000000000001011011011011111000000000000
111000000000001101000000000011111100101000000100000000
100000000000000101100000000000100000101000000000000000
110000000001000111000010100000011101111100010100000000
110000000000000000000100000101001101111100100000000000
000000000000000000000110000111011100101000000100000000
000000000000000000000000000000010000101000000000000000
000000000000001000000000001001101111101000010100000000
000000001010001001000000001011001011110100010000000000
000000000000000001100010011011011110000000000000000000
000000000000000001000010000111011111000001000010000000
000000000000000011100011110111011111000100000000000000
000000000000001111100110010011101111000000000010000000
010000000000001000000010101011011110000000100000000000
010000000000001001000000000111011111000000000010000000

.logic_tile 7 11
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
101000000000000000000000000000001010000100000100000001
000000000000000101000010100000000000000000000000000001
010000000000001101000110000101000000000000000110000010
010000000000001111000110100000000000000001000000000001
000000000000000000000010100101000000000000000110000011
000000000000000000000000000000100000000001000000000010
000000000000100000000000001000000000000000000110000001
000000000001000000000000001001000000000010000000000000
000010100000000000000000000000000000000000000110000001
000000000010000000000000001101000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000100000000000000000001000000000000010000001
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000010000000000000000000001

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000010000000000000000000000000000000000000000000
100010001010000000000000000000000000000000000000000000
010000001000000000000011100000000000000000000000000000
110000100000000000000100000000000000000000000000000000
000000000000000111100000011000011100111000110110000000
000000000000000000000011101101001111110100110000000000
000000001100000000000000001111011111101000010110000000
000000000000000000000000000101011100111000100000000000
000000000000001000000000000000000000000000000000000000
000000001110000111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
110000000100000111100000010000000000000000000000000000
110000000000010000100011100000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000001000010000011000000011111100000000000
000000000000000000000000000000101010011111100010000000
000000000000000000000000000011100000000000000100000000
000000000010000001000000000000000000000001000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000010010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001100000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000010000000000000000000000000000000000000
001001000000100000000000000000000000000000

.logic_tile 11 11
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000111100001000000000000000110000000
110000000000000000000000000000000000000001000001000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001111000110010
000000001000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000001110000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000111100000000
000000001100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000011100011100000000000000100000000
001000000000000000000100000000100000000001000000000001
111000000000000011100111100000000001000000100100100000
000000000000000000000010100000001110000000000000000000
000000000000000001100110110101011001110000000000000000
001000000000000000100111010101111110001100000000000000
000000000000000000000010101001111010011111110000000000
001000000000000101000000000101111111111111110010000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001011000000000000000000
000000000000001000000110000000000001000000100100000000
001000000000001001000000000000001000000000000000000010
000000000000000000000000010000000001000000100000000000
001000000000000000000010000000001100000000000000000000
000000000000001111100000000000000000000000000100000000
001000000000000001100000001001000000000010000000000000

.logic_tile 2 12
110000000000000011100000000000011000111101000000000000
001000000000000000000010011101011100111110000000000001
111000000000000000000011110000000001111001110000100000
000000000000000000000010001111001001110110110010000100
010000100000000000000110001000000001100110010010000101
011000000000000000000000001001001111011001100000000000
000000000000000000000000000001111110101010110000000000
001000000000000000000000000001111101101110100000000000
000000000000001000000010011001001101100110010000000000
001001000010001001000110001111011001111001100000100000
000000000000000001100000000001111110000001010000000000
001000000001000000000000000000110000000001010000000100
000000000000000000000000000000000000000000100100000000
001000000000000000000010110000001101000000000010000001
110000000000000000000110001000000000000000000100000000
001000000000000000000000000011000000000010000000000001

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000011100000000000000000000000000101100000
001000000000000000000010010101000000000010000000000010
101000000000100111100111000101000000000000000100000000
000000000001010000100000000001000000111111110001000000
010000000000000011100010000000000000000000000000000000
111000000000000000100100000000000000000000000000000000
000000000000000000000110010000001100010101010100000000
001000000000000000000011110001010000101010100001000000
000000000000000000000000000001100000000000000100000100
001000000000000000000010000000100000000001000000000000
000000000000000011100000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
000000000000000000000000001011111000101000000000000000
001000000000000000000000001101000000000010100000000000
110000000000000000000000000001011101011010010000000000
001000000000000000000000000000101011011010010000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
000000000000000101100000000000000000000010000010000101
001000001110000000000000000000000000000000000000100101
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000001101101101101011110100000001
001001000000000000000000000101001001110111110000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010001000000000000000000000011100000000000000110000000
001010100000000000000000000000000000000001000000000000
101000000000000101000010101011111011010111100000000000
000000000000000000000100000111011011001011100000000000
010000000000000000000010010000000000000000100100000000
111001000010000000000010000000001111000000000000000000
000000000000001111000010101101100000010110100000000000
001000000000000111000010100001101011001001000000000000
000000000000000000000000000000011100000100000100000000
001000000000000000000000000000010000000000001000000000
000001000000100111000111000000011010000100000100000000
001010100001000001000000000000000000000000000000000000
000000000000000000000010000101111000101000000000000000
001000000000000000000000000000010000101000000001000000
110000000000001101000000000000000000000000000000000000
111000000000000001000000000000000000000000000000000000

.logic_tile 7 12
010000000001000001100000001111111000001011110000100000
001000001000000000000000001101111111000011110000000000
101000000000000111100110010000000001000000100100000000
000000000000000000100010000000001011000000000000000000
010011100000001000000011100101000000000000000100000001
111011100000001111000100000000000000000001000010000000
000000100000001000000011111000000000000000000100000000
001001000000001111000011000101000000000010000010000000
000000000000000000000110010000011000000100000110000001
001000000000000000000010000000000000000000000010000000
000000000000000001000000000001101100000000100000000000
001000000000000000000000000001111101000000000010000001
000000000000000000000010000011100000000000000100000000
001000000000000000000011100000000000000001000000000000
000000000000000000000000010000000000000000000100000000
001000000000000000000010101111000000000010000010000100

.logic_tile 8 12
010000000000000000000000001111111000010010100000000000
001000000000001101000000000111101000110011110010000000
101000000000001101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
110000000000000101100110100000011010000010000000000000
011000000000000000000000000101011011000001000011000000
000000000000000101100000010000011100000100000100000000
001000000000000000000010100000010000000000000000000000
000001000000100000000000001000000000000000000100000000
001000100000000000000011111111000000000010000000000000
000000000000000000000000011000000000000000000100000000
001000000000000000000010010111000000000010000000000000
000000001100000000000000001000000001001001000000000000
001000000000000000000000000101001000000110000000000000
000000000000001001100110010000000000000000000000000000
001000000000001001000110000000000000000000000000000000

.logic_tile 9 12
010000000100000000000110100000000000000000000000000000
001000000000010000000011110000000000000000000000000000
101000000000000000000000010000001100000100000100000000
000001000000000000000010100000010000000000000000000000
010000000000010000000111100000000000000000000100000000
011000000000100000000100001101000000000010000010000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001001101000011100000000000000000000000000000
000000000000000000000000000101100000000000000110000000
001000000000000000000000000000100000000001000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001101101010110000000000000
001000000000001101000000001001101110111111000010000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 11 12
010000000110000111000000000011101010101001010000000000
001010100000001111100010010001001010100001010000000001
101000000010000001100000001101100000101001010000000000
000000000010000000000000000001100000000000000000000000
010000000000001111100000011001001010011110100000000000
011000000000000111000010000011001101011111110000000000
000000000000000001100011101000000000011111100100000000
001000000000000000000000001111001011101111010000000100
000000000000000111000111111000001100010111110100000000
001000000001000000100011011011010000101011110000100000
000000000000000111100000010001001110010110100000000000
001000000010001111100011100001000000000001010000000000
000001000000000111100000000000000000000000000000000000
001010000000000000100000000000000000000000000000000000
010001000000000111100000000111100000011111100100000000
111010101000000000000010000000001100011111100010000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000010000100000010
000001110100000000
000000000100000000
000000000100000001
000001111100000010
000000001100010000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
010000000100000000
000000000100000000
000000000100000000
001100000100000000
010000000100000000
001000000000101000
000100000000000100
000000000000001100
000000000000001100
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000000000000001011000000110110110000000000
001000000000000000000000001011101101111111110000100000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000001111000000000000000110100000
111000000000000101000000000011000000101001010000000010
000000000000000101100000000011111010100110010000000000
001000000000000000000000000101101101100100010000000001
000000000000000000000010100000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000011100110011000000000001
001000000000000001000010100000011101110011000000100000
000000000000000000000111000000000000000000000000000000
001000000000000101000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
110000000000000000000011110000000000000000001000000000
001000000000001111000010100000001000000000000000001000
111000000000000000000000010101111000001100111000100000
000000000000000011000011010000101011110011000000000000
010000000000000000000111001101001000110011000000100000
101000000000000000000111101001100000001100110000000000
000000000000000000000010100001001010000000000000000000
001000000000000101000100001001111100010010000010000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000010000011101001100000110000000
001000000000000000000010010000011010001100000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010100000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000111100000000000000000000100100000
001000000000000111000110111001000000000010000000000000
101000000000000101000000000111000000000000000100100000
000000000000000000100010100000100000000001000000000000
000000000000000000000010101101100001100000010000000000
001000000000000000000110000101101001000000000000000000
000000000000000001000111111000000000000000000100000000
001000000000000000000110000001000000000010000000000000
000000000001010000000000000000001010000011110010100000
001000000000100000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000110001111101000001000010000000000
001001000000000000000000001101111000100001000000000000
000000000000000000000000000101000000000000000100000000
001000000000000000000011110000100000000001000000100000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000100000000000000000001000000000000000000100100000
001000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000001110000100000000000000
001000000110000000000000000000000000000000000000000000
000000000000000001100000001000000000000000000100000000
001000000000000000000010110111000000000010000000000000
000000000000000000000000000111111010010101010000000000
001000000000000101000000000000100000010101010000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000010000000000000000000000000000000

.logic_tile 6 13
010000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000001000000111000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
010000000000001111000111010000000000000000100100000000
111000000000000011000010010000001010000000000000000000
000000000000000011100111000000000000000000000000000000
001000000100000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000000101000000000010000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000000100000000
001001000000000000000000000000100000000001000000000000
110000000000000000000000000101111000000000000000000000
001000000000000000000000001101101010000000010000000000

.logic_tile 7 13
010000000000000000000000000101001011010000000000000000
001000000010000000000010101011101010101000000000000000
101000000000010000000000000000001100000100000100000000
000000000000100101000000000000000000000000000001000000
010000000000000000000110010000000000000000000000000000
111000000000000111000010010000000000000000000000000000
000000000000000101000010110101100001100000010000000000
001000000000000000000011011101101011000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000101000010000000000000000000000000000000
000000000000000000000000000001101000111111100010000000
001000000000000000000000000000011011111111100010000000
000000000000001000000000000111011010101000000001000000
001000000000000001000000000000010000101000000000000001
000000000000000000000000000101111000101000000000000000
001000000000000000000000000000000000101000000000000010

.logic_tile 8 13
010000000000100011100111000111001011011111110000000000
001000000001010000000100000000111100011111110010000000
101000000000000101100011110000000000000000000100000000
000000000000000000000010001001000000000010000000000000
110000000000001000000111000000000000000000100100000000
011000000000000001000010100000001011000000000010000000
000000000000000111000000001001111110100010110000000000
001000000000000000000000000001111010010110110010000000
000000000000000000000000001000000000000000000100000000
001000000000000000000010010101000000000010000000000000
000000000000001000000111000000000000000000000100000000
001000000000001001000000000001000000000010000000000000
000000000000100000000000010000011100000100000100000000
001000000001000000000010010000010000000000000000000000
000000000000000000000010101000000000000000000100000000
001000000000000000000000001001000000000010000010000000

.logic_tile 9 13
010000000000000101100000001001001011011110100010000000
001000000000000000000000000111001000101110000000000000
101000000000000001100000011000000000001001000010000000
000000000000000111000011111111001010000110000000000100
110000000010001101000000000000000001000000100100000001
011000000110000101000000000000001001000000000000000000
000000000000001000000111101011111111000110100000000000
001000000000000011000000000111101010001111110010000000
000000000000000000000000000000000000000000000110000000
001000000000000000000011101111000000000010000000000000
000000000000000011100000011101100000000000000010000000
001000000010000000100010010011101111100000010010000000
000000000000000000000111011111100000101001010000000100
001000000000000001000110011011100000000000000000100001
000000000000001001100000001011101010010111100000000000
001000000000001001000010110001101110000111010010000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000100000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000111110000000000000000000000000000
001000000000001101000011110000000000000000000000000000
101000000000000111000010000000000000000000000000000000
000001000000000000000110110000000000000000000000000000
011000000000000000000000001111101001011110100110000000
011000000000000111000010111001111110111111110000000000
000000000000000000000000010111001100110110100100000000
001000000000000000000010000101101111111111110000000100
000000000000001111100000001011111010001111110100000000
001000000000001011100011100111011110101111111010000000
000000000000001101100110111001011111010110110100000001
001000000001000101000011100001001101111111110000000000
000000000000000001000111111001111110010111100000000000
001000001101010000000111101111101101111111010000000000
110000000000001111100011100111111100010111110100000000
011000001000001011000011111101011100111011110000000100

.logic_tile 12 13
010000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
111010100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100000000000
001000000000000011000000000000001110000000000000000000
000000000000000000000000000000001100000100000100000000
001000000000000000000000000000000000000000000000000000
000000000001010001100000000000000000000000000000000000
001000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001001000000000000000000

.io_tile 13 13
000001111100000000
000100001100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000000000000000010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000001111000000010111100001000000001000000000
000000000000000001100010000000001000000000000000000000
010000000000000000000111100101001001001011000100000000
110000000000001101000000001001001001001101000000000000
000000000000000101000000000101101110000010100100000000
000000000000001101000000000000010000000010100000000000
000000000000000000000000000011101110011100000000000000
000000000000000000000000001111111001111100000000000000
000000000000000000000110001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000101000000110011000001110000010100000000000
000000000001010101000010100001000000000001010000100000
110000000000000001100000000001111111000100100100000000
000000000000000000000000000101101010010110100000000000

.logic_tile 2 14
100000000000000000000000011000000000001001000000000000
000000001000000000000011111011001011000110000000000000
111000000000001000000111100111111001110010110010000000
000000000000000101000100001011101001110000110000000000
010000000000000000000110001000000000010000100000000000
010000000000000000000000001011001011100000010000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000100000000000000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000001100000000000110100000000000000000000100000000
000000000000000000000100001011000000000010000000000000
110000000000000000000010100111000000010110100000000000
000000000000000000000100000000100000010110100000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000001111100000000101111100100101100000000000
000000000000001111100000000000101011100101100000000100
111000000000000000000110010101100000000000000100100000
000000000000000000000010010000000000000001000000000000
110000000001000000000111100001000000000000000100000000
010000000000000000000100000000000000000001000000000000
000000000000000111100010010001100000000000000100000000
000000000000000000100011110000100000000001000000000000
000000000000000001000000010001100000000000000100000000
000000000000000000000011100000100000000001000000000000
000000000000000001000000000001011010010101010100000000
000000000000000000000000000000000000010101010000000000
000000000000000000000000000000001101001100110100000000
000000000000000000000000000000001011001100110000000000
110000000000000000000000000101011010101010100000000000
000000000000000000000000000000110000101010100000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001111001100101011110100000001
000000000000000000000000000111110000000011110001000000
000000000000000000000110100000000000000000000000000000
000000000000010000000010110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110101101111001110011000000000000
000000000000000000000000001011111011000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000001010000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000001100000000000000000000000001000000100100000000
000000000000000000000010100000001110000000000000000100
111000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000100000100000000
000000000000000101000010000000010000000000000000000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000100000000001000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001001000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001111000000000001000000

.logic_tile 7 14
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000011100000010000000000000000000000000000
000000000000001111000011000000000000000000000000000000
110000000000000000000000000000000001001111000000000000
110000000000000000000000000000001001001111000010000000
000000000000001000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001111000001101001010000000010
000000000000000001000000001111001011111001110000000000
010000000000000101100111000111100001000000000000000000
010000000000000000100100001001001000100000010000000000

.logic_tile 8 14
000000000000000011100011101001001001011111110010000000
000000000000000000000010010101011011001011110000000000
101000000000001001100110100001111111010111100000000000
000000000000000011100011100101111000001011100000000001
010000000000000101000000000001111100011110100000000000
010000001010001101110011101111001101011101000010000000
000000000000001001100010101111100001110000110000000000
000000000000001011000100001001001010110110110000000000
000001000000100000000000000001111101010111100000000001
000010100001010000000010110101011000001011100000000000
000000000000000001100110000000000000000000100100000000
000000000000000000100100000000001011000000000000000000
000000001100000000000110100001111010000001010000000000
000000000000000000000000000000100000000001010000000000
000000000000000001100110011000000001100000010000000001
000000000000000000100110001111001101010000100000000000

.logic_tile 9 14
000010000000000000000111101011001100010110100000000000
000001000000000000000111101001011101010110000000100010
101000000000100101000000010000000000000000100100000000
000000000000000000000010000000001001000000000000000000
010000000000000000000110100000000000000000000100000001
110000000000000000000000001001000000000010000010000000
000000000000000111000111100000000001000000100100000000
000000000000000000000100000000001111000000000000000000
000000001110000001100110010011001100000010100010000000
000000000000000000000010000000010000000010100010000000
000000000000000000000000000101101111001011100010000000
000000000000000000000000001111001000010111100000000000
000010100000000001100000001000000000000000000100000000
000000000000000000000011101101000000000010000010000010
110000000000000000000000000000000001000000100100000000
000000000000000001000010000000001110000000000010000000

.ramt_tile 10 14
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000001100000010111101100011111100000000000
000000000000000000000011111111101101101111100000000000
101000000000000000000000000011111101101001010000000000
000001000000000000000000000111011110000010000000000000
010000000000010000000110001011111101010110110000000000
010000000000100000000000000011101111010001110000000000
000000000000000111100111100000011110101101010100000001
000000000000000000100000000001001110011110100000000000
000000000001010011100000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000000111100110010000011010001101000100000000
000000000000001111100011100111011000001110000010100000
000000000000001000000010001111111100001111110000000000
000000000000000111000000001111001011000110100000000000
000000000000001011100011110101111101001000010100000000
000000000000000111100010100111001110101101110010000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000001110000000000
000000001000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000001110000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000010100001001011000000000000000000
000000000000000000000010101001101011010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001011010100001010000000000
000000000000000000000000000101111001010110100000000000

.logic_tile 2 15
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000001010111110000010000000
000000000000000000000000001001001001111101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000010000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000001110000100000100100000
000000000000000000000000000000010000000000000000000000
111000000000011011100000001001101010000010100000000100
000000000000100111000000000011010000000000000000000011
000000000000000000000111100001100000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000000000000000001101011000100000000000000
000000000000000000000000000000011100000100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111100000000000000100000000
110000000000000000000000000000100000000001000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001101000000000010000010000000
000001000000000000000000001000000000000000000110000000
000010100000000000000000000111000000000010000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011000011000000000000000000000000000000

.logic_tile 8 15
000000000000001000000000010001111010101001110100000000
000000000000001001000010010000001100101001110010000000
101000000000000001100110011000001111001101000100000000
000000000001010000000110010101011000001110000000000001
110000000000000000000000000000000000000000100000000000
010000000000000000000000000000001000000000000000000000
000000000000001000000000000111001001001001110100000000
000000000000001001000000000000011010001001110010000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000000001001101001101001000000000000
000000000000000000000000000101111001010010100000000000
000000000001000101100110110000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000000000001101001111001100110000000
000000000000000000000000001111111010110110100000000000

.logic_tile 9 15
000000000000001000000000000101100000000000000100000000
000000000000000011000011100000100000000001000000000000
101000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010000000000000000000000000011000000000000000100000000
010000000000000000000010000000000000000001000000000000
000000000000000000000111000001000000000000000100000000
000000000000000001000010000000000000000001000000000000
000000000001010001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000010000000000000000000001010000000000010000000
000000000000100000000000001000000000000000000100000000
000000000001010000000000001101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000111100000000101011011011001010100000000
000000001000000000100000001111101100010110010000000010
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000000110000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001100001110110110000000000
000000000000000000000000000000001101110110110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011110000000000

.io_tile 3 17
000000000000000000
101000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000011110000000001
000000000000000010
000000000000110000
001100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000100010
000000000000010000
000010000000000000
000000110000000001
000000000000000010
000000000000000000

.io_tile 7 17
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000

.io_tile 8 17
000000000001100000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
010000000000000000
000000000000000000
000000000000010001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3 r_counter[0]_$glb_clk
.sym 4 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 7 lvds_clock_buf
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 42 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 43 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D[1]
.sym 44 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 49 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[5]
.sym 50 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 51 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 52 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 53 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O[1]
.sym 54 i_smi_a2_SB_LUT4_I1_O[1]
.sym 73 i_smi_soe_se$SB_IO_IN
.sym 177 smi_ctrl_ins.int_cnt_24[4]
.sym 179 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 180 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 181 smi_ctrl_ins.int_cnt_24[5]
.sym 182 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 183 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 209 w_rx_09_fifo_pull
.sym 231 i_smi_soe_se$SB_IO_IN
.sym 292 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 293 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 325 w_rx_24_fifo_empty
.sym 330 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 350 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 366 io_pmod[7]$SB_IO_OUT
.sym 405 w_rx_24_fifo_data[2]
.sym 406 w_rx_24_fifo_data[5]
.sym 407 w_rx_24_fifo_data[4]
.sym 408 w_rx_24_fifo_data[6]
.sym 409 w_rx_24_fifo_data[9]
.sym 410 w_rx_24_fifo_data[7]
.sym 411 w_rx_24_fifo_data[10]
.sym 412 w_rx_24_fifo_data[8]
.sym 436 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 439 w_rx_24_fifo_pull
.sym 447 $PACKER_VCC_NET
.sym 482 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 484 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 519 w_rx_24_fifo_data[11]
.sym 520 w_rx_24_fifo_data[3]
.sym 524 w_rx_24_fifo_data[12]
.sym 525 w_rx_24_fifo_data[13]
.sym 545 i_smi_soe_se$SB_IO_IN
.sym 548 w_rx_24_fifo_data[2]
.sym 550 w_rx_24_fifo_data[5]
.sym 556 w_rx_24_fifo_data[9]
.sym 558 w_rx_24_fifo_data[7]
.sym 580 w_rx_24_fifo_data[0]
.sym 635 rx_24_fifo.rd_addr_gray_wr[6]
.sym 662 w_rx_24_fifo_data[11]
.sym 666 w_rx_24_fifo_data[13]
.sym 710 w_rx_24_fifo_data[3]
.sym 746 w_rx_24_fifo_data[21]
.sym 747 w_rx_24_fifo_data[26]
.sym 748 w_rx_24_fifo_data[22]
.sym 749 w_rx_24_fifo_data[24]
.sym 750 w_rx_24_fifo_data[28]
.sym 751 w_rx_24_fifo_data[23]
.sym 752 w_rx_24_fifo_data[30]
.sym 753 w_rx_24_fifo_data[25]
.sym 830 lvds_clock
.sym 845 lvds_clock
.sym 860 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 861 w_rx_24_fifo_data[31]
.sym 862 w_rx_24_fifo_data[0]
.sym 863 w_rx_24_fifo_data[1]
.sym 864 w_rx_24_fifo_data[27]
.sym 867 w_rx_24_fifo_data[29]
.sym 893 w_rx_24_fifo_data[30]
.sym 906 w_rx_24_fifo_data[21]
.sym 910 lvds_clock
.sym 915 w_rx_24_fifo_data[25]
.sym 937 w_rx_24_fifo_data[26]
.sym 939 w_rx_24_fifo_data[22]
.sym 940 lvds_clock
.sym 944 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 966 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 975 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 976 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 977 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 978 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 979 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 980 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 981 rx_24_fifo.wr_addr[6]
.sym 1007 w_lvds_rx_24_d0
.sym 1017 i_smi_a2_SB_LUT4_I1_O[3]
.sym 1031 w_lvds_rx_24_d1
.sym 1051 w_rx_24_fifo_data[31]
.sym 1054 w_lvds_rx_24_d0
.sym 1055 w_lvds_rx_24_d1
.sym 1088 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 1089 w_rx_09_fifo_data[0]
.sym 1090 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 1091 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 1092 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 1094 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 1095 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 1113 spi_if_ins.w_rx_data[6]
.sym 1128 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 1131 rx_24_fifo.wr_addr[6]
.sym 1145 $PACKER_VCC_NET
.sym 1166 rx_24_fifo.wr_addr[5]
.sym 1169 $PACKER_VCC_NET
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1199 $PACKER_VCC_NET
.sym 1202 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 1203 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 1204 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 1205 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 1206 rx_24_fifo.rd_addr_gray_wr[7]
.sym 1207 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 1208 w_lvds_rx_09_d0
.sym 1209 rx_24_fifo.rd_addr_gray_wr[5]
.sym 1274 $PACKER_VCC_NET
.sym 1278 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1305 $PACKER_VCC_NET
.sym 1316 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 1318 w_rx_24_fifo_push
.sym 1319 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 1321 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1324 rx_24_fifo.rd_addr[7]
.sym 1353 $PACKER_VCC_NET
.sym 1354 $PACKER_VCC_NET
.sym 1360 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 1374 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1427 $PACKER_VCC_NET
.sym 1432 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[1]
.sym 1433 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 1434 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 1435 lvds_rx_24_inst.r_phase_count[1]
.sym 1436 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 1437 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 1460 lvds_rx_09_inst.r_phase_count[0]
.sym 1474 w_rx_09_fifo_data[1]
.sym 1509 w_rx_24_fifo_push
.sym 1512 i_smi_a2$SB_IO_IN
.sym 1544 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 1548 lvds_rx_24_inst.r_phase_count[0]
.sym 1551 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1879 w_rx_09_fifo_data[22]
.sym 1880 w_rx_09_fifo_data[18]
.sym 1881 w_rx_09_fifo_data[26]
.sym 1882 w_rx_09_fifo_data[23]
.sym 1883 w_rx_09_fifo_data[20]
.sym 1884 w_rx_09_fifo_data[24]
.sym 1885 w_rx_09_fifo_data[19]
.sym 1886 w_rx_09_fifo_data[21]
.sym 1957 $PACKER_VCC_NET
.sym 1972 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 1981 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 1982 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 1984 i_smi_soe_se$SB_IO_IN
.sym 1992 $PACKER_VCC_NET
.sym 1994 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2001 $nextpnr_ICESTORM_LC_12$O
.sym 2003 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 2007 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[4]
.sym 2009 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 2013 $nextpnr_ICESTORM_LC_13$I3
.sym 2015 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 2019 $nextpnr_ICESTORM_LC_13$COUT
.sym 2022 $PACKER_VCC_NET
.sym 2023 $nextpnr_ICESTORM_LC_13$I3
.sym 2026 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2029 $nextpnr_ICESTORM_LC_13$COUT
.sym 2033 i_smi_soe_se$SB_IO_IN
.sym 2049 r_counter[0]_$glb_clk
.sym 2050 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 2063 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2064 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2065 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 2066 w_rx_09_fifo_data[16]
.sym 2069 w_rx_09_fifo_data[15]
.sym 2070 w_rx_09_fifo_data[17]
.sym 2077 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 2079 rx_09_fifo.wr_addr[5]
.sym 2085 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D[1]
.sym 2107 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2116 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2119 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2123 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D[1]
.sym 2127 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2155 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 2157 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2160 smi_ctrl_ins.int_cnt_24[4]
.sym 2162 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 2163 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 2164 smi_ctrl_ins.int_cnt_24[5]
.sym 2165 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 2176 i_smi_soe_se$SB_IO_IN
.sym 2178 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[5]
.sym 2181 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 2184 $nextpnr_ICESTORM_LC_17$O
.sym 2187 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 2190 $nextpnr_ICESTORM_LC_18$I3
.sym 2193 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 2200 $nextpnr_ICESTORM_LC_18$I3
.sym 2205 smi_ctrl_ins.int_cnt_24[5]
.sym 2212 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2215 smi_ctrl_ins.int_cnt_24[4]
.sym 2221 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 2222 i_smi_soe_se$SB_IO_IN
.sym 2223 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 2224 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[5]
.sym 2227 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 2228 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 2229 i_smi_soe_se$SB_IO_IN
.sym 2230 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 2234 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 2235 w_rx_09_fifo_data[13]
.sym 2236 w_rx_09_fifo_data[10]
.sym 2237 w_rx_09_fifo_data[9]
.sym 2238 w_rx_09_fifo_data[14]
.sym 2239 w_rx_09_fifo_data[11]
.sym 2240 w_rx_09_fifo_data[12]
.sym 2241 w_rx_09_fifo_data[7]
.sym 2248 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 2252 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 2255 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2260 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2264 w_rx_24_fifo_data[6]
.sym 2265 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2267 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2276 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2288 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2289 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2291 smi_ctrl_ins.int_cnt_24[5]
.sym 2293 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O[1]
.sym 2294 w_rx_24_fifo_empty
.sym 2296 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2297 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2298 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2303 smi_ctrl_ins.int_cnt_24[4]
.sym 2308 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2311 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 2321 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2322 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2332 smi_ctrl_ins.int_cnt_24[4]
.sym 2333 w_rx_24_fifo_empty
.sym 2334 smi_ctrl_ins.int_cnt_24[5]
.sym 2335 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2340 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 2344 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2347 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2350 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2353 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2356 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2358 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O[1]
.sym 2359 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 2366 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2367 r_counter[0]_$glb_clk
.sym 2368 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 2370 w_rx_24_fifo_pull
.sym 2371 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2374 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2375 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 2376 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 2383 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2384 io_pmod[6]$SB_IO_OUT
.sym 2385 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2389 i_smi_a2_SB_LUT4_I1_O[2]
.sym 2390 w_rx_09_fifo_data[0]
.sym 2391 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2394 w_rx_24_fifo_data[10]
.sym 2395 w_rx_09_fifo_data[8]
.sym 2396 w_rx_24_fifo_data[8]
.sym 2400 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2402 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2403 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2408 w_rx_09_fifo_data[0]
.sym 2427 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2430 smi_ctrl_ins.int_cnt_24[4]
.sym 2433 $PACKER_VCC_NET
.sym 2434 smi_ctrl_ins.int_cnt_24[5]
.sym 2435 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2454 $nextpnr_ICESTORM_LC_0$O
.sym 2456 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2460 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 2462 $PACKER_VCC_NET
.sym 2463 smi_ctrl_ins.int_cnt_24[4]
.sym 2464 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2468 smi_ctrl_ins.int_cnt_24[5]
.sym 2469 $PACKER_VCC_NET
.sym 2470 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 2504 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2505 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 2506 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 2507 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2508 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2509 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 2510 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 2511 w_rx_09_fifo_data[8]
.sym 2518 $PACKER_VCC_NET
.sym 2519 $PACKER_VCC_NET
.sym 2520 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 2523 $PACKER_VCC_NET
.sym 2525 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 2529 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2534 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2538 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2539 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2548 rx_24_fifo.rd_addr_gray_wr[6]
.sym 2558 w_rx_24_fifo_data[3]
.sym 2559 w_rx_24_fifo_data[4]
.sym 2560 w_rx_24_fifo_data[6]
.sym 2566 w_rx_24_fifo_data[5]
.sym 2570 w_rx_24_fifo_data[7]
.sym 2571 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2581 w_rx_24_fifo_data[2]
.sym 2587 w_rx_24_fifo_data[0]
.sym 2588 w_rx_24_fifo_data[8]
.sym 2591 w_rx_24_fifo_data[0]
.sym 2593 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2596 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2598 w_rx_24_fifo_data[3]
.sym 2603 w_rx_24_fifo_data[2]
.sym 2605 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2609 w_rx_24_fifo_data[4]
.sym 2610 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2616 w_rx_24_fifo_data[7]
.sym 2617 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2621 w_rx_24_fifo_data[5]
.sym 2622 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2627 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2628 w_rx_24_fifo_data[8]
.sym 2632 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2634 w_rx_24_fifo_data[6]
.sym 2636 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2637 lvds_clock_buf
.sym 2638 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 2639 w_rx_24_fifo_data[14]
.sym 2640 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 2641 w_rx_24_fifo_data[15]
.sym 2642 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 2643 w_rx_24_fifo_data[17]
.sym 2644 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 2645 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2646 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2652 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 2656 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2657 w_rx_24_fifo_data[4]
.sym 2658 w_rx_09_fifo_data[6]
.sym 2659 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2665 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2670 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2673 rx_24_fifo.rd_addr_gray[6]
.sym 2675 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2696 w_rx_24_fifo_data[9]
.sym 2700 w_rx_24_fifo_data[11]
.sym 2706 w_rx_24_fifo_data[10]
.sym 2718 w_rx_24_fifo_data[1]
.sym 2720 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2727 w_rx_24_fifo_data[9]
.sym 2728 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2731 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2733 w_rx_24_fifo_data[1]
.sym 2755 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2757 w_rx_24_fifo_data[10]
.sym 2762 w_rx_24_fifo_data[11]
.sym 2764 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2771 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2772 lvds_clock_buf
.sym 2773 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 2774 w_rx_24_fifo_data[18]
.sym 2775 w_rx_24_fifo_data[16]
.sym 2776 w_rx_24_fifo_data[20]
.sym 2777 w_rx_24_fifo_data[19]
.sym 2778 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2779 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2780 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2781 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 2783 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 2787 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2788 w_rx_24_fifo_data[12]
.sym 2791 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2795 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 2802 w_rx_24_fifo_data[0]
.sym 2804 w_rx_24_fifo_data[1]
.sym 2806 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2807 w_rx_24_fifo_push
.sym 2808 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2857 rx_24_fifo.rd_addr_gray[6]
.sym 2875 rx_24_fifo.rd_addr_gray[6]
.sym 2907 lvds_clock_buf
.sym 2911 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2913 rx_24_fifo.wr_addr_gray[5]
.sym 2930 w_rx_09_fifo_data[0]
.sym 2934 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 2937 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 2939 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 2945 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 2946 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2948 w_rx_09_fifo_data[0]
.sym 2964 w_rx_24_fifo_data[20]
.sym 2965 w_rx_24_fifo_data[19]
.sym 2966 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2967 w_rx_24_fifo_data[23]
.sym 2972 w_rx_24_fifo_data[22]
.sym 2974 w_rx_24_fifo_data[28]
.sym 2979 w_rx_24_fifo_data[26]
.sym 2981 w_rx_24_fifo_data[24]
.sym 2986 w_rx_24_fifo_data[21]
.sym 2997 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2998 w_rx_24_fifo_data[19]
.sym 3001 w_rx_24_fifo_data[24]
.sym 3004 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3007 w_rx_24_fifo_data[20]
.sym 3009 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3013 w_rx_24_fifo_data[22]
.sym 3016 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3021 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3022 w_rx_24_fifo_data[26]
.sym 3025 w_rx_24_fifo_data[21]
.sym 3028 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3033 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3034 w_rx_24_fifo_data[28]
.sym 3037 w_rx_24_fifo_data[23]
.sym 3038 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3041 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3042 lvds_clock_buf
.sym 3043 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 3044 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 3045 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3046 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3047 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 3049 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 3050 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3060 $PACKER_VCC_NET
.sym 3064 w_rx_24_fifo_data[24]
.sym 3065 rx_24_fifo.rd_addr[7]
.sym 3066 w_rx_24_fifo_data[28]
.sym 3070 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3075 w_rx_24_fifo_data[23]
.sym 3076 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 3077 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3078 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3083 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3084 rx_24_fifo.rd_addr_gray_wr[6]
.sym 3091 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 3101 w_rx_24_fifo_data[27]
.sym 3104 w_rx_24_fifo_data[25]
.sym 3106 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3109 w_lvds_rx_24_d0
.sym 3113 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3115 w_lvds_rx_24_d1
.sym 3120 w_rx_24_fifo_data[29]
.sym 3122 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 3127 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3131 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3132 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3137 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3138 w_rx_24_fifo_data[29]
.sym 3142 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 3144 w_lvds_rx_24_d1
.sym 3148 w_lvds_rx_24_d0
.sym 3151 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 3154 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3155 w_rx_24_fifo_data[25]
.sym 3173 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3175 w_rx_24_fifo_data[27]
.sym 3176 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3177 lvds_clock_buf
.sym 3178 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 3180 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3181 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3182 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 3183 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3184 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3185 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3186 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3198 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 3203 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3205 rx_24_fifo.rd_addr_gray[6]
.sym 3206 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3208 w_rx_24_fifo_data[27]
.sym 3209 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3210 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 3212 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3213 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3214 w_rx_24_fifo_data[29]
.sym 3220 w_rx_24_fifo_push
.sym 3226 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3234 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3245 rx_24_fifo.wr_addr[5]
.sym 3250 rx_24_fifo.wr_addr[3]
.sym 3254 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3256 rx_24_fifo.wr_addr[2]
.sym 3257 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3259 rx_24_fifo.wr_addr[4]
.sym 3262 rx_24_fifo.wr_addr[7]
.sym 3263 rx_24_fifo.wr_addr[6]
.sym 3264 $nextpnr_ICESTORM_LC_4$O
.sym 3267 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3270 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3273 rx_24_fifo.wr_addr[2]
.sym 3274 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3276 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3279 rx_24_fifo.wr_addr[3]
.sym 3280 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3282 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3284 rx_24_fifo.wr_addr[4]
.sym 3286 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3288 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3291 rx_24_fifo.wr_addr[5]
.sym 3292 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3294 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3296 rx_24_fifo.wr_addr[6]
.sym 3298 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3302 rx_24_fifo.wr_addr[7]
.sym 3304 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3310 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3311 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3312 lvds_clock_buf
.sym 3313 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 3314 rx_24_fifo.wr_addr[2]
.sym 3315 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3316 rx_24_fifo.wr_addr[3]
.sym 3317 rx_24_fifo.wr_addr[4]
.sym 3318 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3319 rx_24_fifo.wr_addr[0]
.sym 3320 rx_24_fifo.wr_addr[7]
.sym 3321 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 3335 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3337 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3341 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3342 w_rx_24_fifo_push
.sym 3343 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3348 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3349 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3354 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 3367 w_lvds_rx_09_d0
.sym 3368 w_lvds_rx_09_d1
.sym 3369 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3370 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 3371 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 3372 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3373 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 3374 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3375 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3376 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 3377 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 3378 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 3380 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 3384 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 3386 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 3387 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3394 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 3395 w_rx_24_fifo_push
.sym 3397 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3398 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3400 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3401 w_lvds_rx_09_d1
.sym 3402 w_lvds_rx_09_d0
.sym 3403 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3406 w_lvds_rx_09_d1
.sym 3407 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3412 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3413 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 3414 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 3418 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3419 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 3420 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3421 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 3424 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 3425 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3426 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 3427 w_rx_24_fifo_push
.sym 3436 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3437 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 3438 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 3439 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 3442 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 3443 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 3444 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 3445 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 3446 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3447 lvds_clock_buf
.sym 3448 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 3449 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3450 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3451 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3452 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 3453 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3454 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3455 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3456 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3468 $PACKER_VCC_NET
.sym 3470 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3473 w_rx_24_fifo_full
.sym 3475 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3476 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3479 $PACKER_VCC_NET
.sym 3480 w_rx_24_fifo_full
.sym 3481 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3484 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3485 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 3495 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3505 rx_24_fifo.rd_addr_gray[5]
.sym 3507 rx_24_fifo.rd_addr_gray_wr[6]
.sym 3508 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 3509 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 3511 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3512 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 3513 rx_24_fifo.rd_addr[7]
.sym 3514 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 3517 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 3522 w_lvds_rx_09_d0
.sym 3525 rx_24_fifo.rd_addr_gray_wr[5]
.sym 3528 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 3530 rx_24_fifo.rd_addr_gray_wr[7]
.sym 3531 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 3536 rx_24_fifo.rd_addr_gray_wr[5]
.sym 3543 rx_24_fifo.rd_addr_gray_wr[7]
.sym 3547 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3548 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 3549 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 3550 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 3553 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 3554 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 3555 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 3556 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 3561 rx_24_fifo.rd_addr[7]
.sym 3567 rx_24_fifo.rd_addr_gray_wr[6]
.sym 3573 w_lvds_rx_09_d0
.sym 3577 rx_24_fifo.rd_addr_gray[5]
.sym 3582 lvds_clock_buf
.sym 3585 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3586 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3587 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3589 w_rx_09_fifo_data[1]
.sym 3597 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3601 rx_24_fifo.rd_addr_gray[5]
.sym 3604 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 3607 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3610 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3616 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 3645 w_lvds_rx_24_d0
.sym 3650 w_lvds_rx_24_d1
.sym 3655 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3656 lvds_rx_24_inst.r_state_if[0]
.sym 3657 w_rx_24_fifo_full
.sym 3659 lvds_rx_24_inst.r_state_if[1]
.sym 3661 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 3664 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3670 lvds_rx_24_inst.r_state_if[1]
.sym 3671 lvds_rx_24_inst.r_state_if[0]
.sym 3672 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3682 w_rx_24_fifo_full
.sym 3683 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 3688 w_lvds_rx_24_d0
.sym 3689 lvds_rx_24_inst.r_state_if[1]
.sym 3690 lvds_rx_24_inst.r_state_if[0]
.sym 3691 w_lvds_rx_24_d1
.sym 3702 lvds_rx_24_inst.r_state_if[0]
.sym 3703 lvds_rx_24_inst.r_state_if[1]
.sym 3716 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3717 lvds_clock_buf
.sym 3718 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 3719 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 3720 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3721 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 3722 lvds_rx_24_inst.r_state_if[0]
.sym 3725 lvds_rx_24_inst.r_state_if[1]
.sym 3726 lvds_rx_09_inst.r_phase_count[1]
.sym 3746 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 3774 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[1]
.sym 3776 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3777 $PACKER_VCC_NET
.sym 3778 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 3780 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 3783 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 3784 lvds_rx_24_inst.r_phase_count[0]
.sym 3785 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3795 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3796 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 3798 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 3799 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3801 lvds_rx_24_inst.r_phase_count[1]
.sym 3804 $nextpnr_ICESTORM_LC_3$O
.sym 3806 lvds_rx_24_inst.r_phase_count[0]
.sym 3810 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3812 lvds_rx_24_inst.r_phase_count[1]
.sym 3813 $PACKER_VCC_NET
.sym 3817 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[1]
.sym 3818 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 3819 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 3820 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3824 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3826 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3829 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3830 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3831 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[1]
.sym 3832 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 3835 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3841 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3844 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 3847 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 3848 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 3849 lvds_rx_24_inst.r_phase_count[0]
.sym 3850 lvds_rx_24_inst.r_phase_count[1]
.sym 3851 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 3852 lvds_clock_buf
.sym 3853 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 3857 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3868 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3869 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 3873 $PACKER_VCC_NET
.sym 3875 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3909 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[1]
.sym 3910 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3915 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 3922 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3940 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[1]
.sym 3941 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3942 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3943 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 3965 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3982 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 3983 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[1]
.sym 3984 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3985 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 4004 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 4007 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4163 o_shdn_tx_lna$SB_IO_OUT
.sym 4237 w_rx_09_fifo_pulled_data[16]
.sym 4238 w_rx_09_fifo_pulled_data[17]
.sym 4239 w_rx_09_fifo_pulled_data[18]
.sym 4240 w_rx_09_fifo_pulled_data[19]
.sym 4241 w_rx_09_fifo_pulled_data[20]
.sym 4242 w_rx_09_fifo_pulled_data[21]
.sym 4243 w_rx_09_fifo_pulled_data[22]
.sym 4244 w_rx_09_fifo_pulled_data[23]
.sym 4262 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4285 w_rx_09_fifo_data[19]
.sym 4290 w_rx_09_fifo_data[16]
.sym 4294 w_rx_09_fifo_data[17]
.sym 4295 w_rx_09_fifo_data[22]
.sym 4298 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4300 w_rx_09_fifo_data[24]
.sym 4304 w_rx_09_fifo_data[18]
.sym 4307 w_rx_09_fifo_data[20]
.sym 4310 w_rx_09_fifo_data[21]
.sym 4313 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4315 w_rx_09_fifo_data[20]
.sym 4320 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4321 w_rx_09_fifo_data[16]
.sym 4325 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4327 w_rx_09_fifo_data[24]
.sym 4332 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4333 w_rx_09_fifo_data[21]
.sym 4338 w_rx_09_fifo_data[18]
.sym 4339 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4342 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4343 w_rx_09_fifo_data[22]
.sym 4348 w_rx_09_fifo_data[17]
.sym 4349 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4354 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4357 w_rx_09_fifo_data[19]
.sym 4358 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4359 lvds_clock_buf
.sym 4360 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 4365 w_rx_09_fifo_pulled_data[24]
.sym 4366 w_rx_09_fifo_pulled_data[25]
.sym 4367 w_rx_09_fifo_pulled_data[26]
.sym 4368 w_rx_09_fifo_pulled_data[27]
.sym 4369 w_rx_09_fifo_pulled_data[28]
.sym 4370 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 4371 w_rx_09_fifo_pulled_data[30]
.sym 4372 w_rx_09_fifo_pulled_data[31]
.sym 4377 rx_09_fifo.wr_addr[4]
.sym 4383 w_rx_09_fifo_data[26]
.sym 4385 w_rx_09_fifo_data[23]
.sym 4388 io_pmod[0]$SB_IO_OUT
.sym 4394 w_rx_09_fifo_pulled_data[24]
.sym 4397 rx_09_fifo.rd_addr[0]
.sym 4398 rx_09_fifo.wr_addr[0]
.sym 4419 rx_09_fifo.wr_addr[1]
.sym 4420 w_rx_09_fifo_pulled_data[24]
.sym 4421 rx_09_fifo.wr_addr[3]
.sym 4425 w_rx_09_fifo_pulled_data[10]
.sym 4426 $PACKER_VCC_NET
.sym 4427 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4429 $PACKER_VCC_NET
.sym 4430 $PACKER_VCC_NET
.sym 4431 rx_09_fifo.wr_addr[7]
.sym 4442 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4443 w_rx_09_fifo_data[13]
.sym 4444 w_rx_09_fifo_pulled_data[18]
.sym 4446 w_rx_09_fifo_data[14]
.sym 4447 i_smi_soe_se$SB_IO_IN
.sym 4454 w_rx_09_fifo_pulled_data[10]
.sym 4457 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4458 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4460 w_rx_09_fifo_pulled_data[26]
.sym 4463 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 4466 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4468 w_rx_09_fifo_pulled_data[2]
.sym 4472 w_rx_09_fifo_data[15]
.sym 4475 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4476 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4477 w_rx_09_fifo_pulled_data[18]
.sym 4478 w_rx_09_fifo_pulled_data[2]
.sym 4481 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 4483 i_smi_soe_se$SB_IO_IN
.sym 4487 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4488 w_rx_09_fifo_pulled_data[10]
.sym 4489 w_rx_09_fifo_pulled_data[26]
.sym 4490 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4494 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4496 w_rx_09_fifo_data[14]
.sym 4511 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4512 w_rx_09_fifo_data[13]
.sym 4517 w_rx_09_fifo_data[15]
.sym 4518 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4521 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4522 lvds_clock_buf
.sym 4523 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 4524 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4525 w_rx_09_fifo_pulled_data[1]
.sym 4526 w_rx_09_fifo_pulled_data[2]
.sym 4527 w_rx_09_fifo_pulled_data[3]
.sym 4528 w_rx_09_fifo_pulled_data[4]
.sym 4529 w_rx_09_fifo_pulled_data[5]
.sym 4530 w_rx_09_fifo_pulled_data[6]
.sym 4531 w_rx_09_fifo_pulled_data[7]
.sym 4532 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4533 rx_09_fifo.rd_addr[5]
.sym 4535 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4541 rx_09_fifo.rd_addr[7]
.sym 4542 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 4543 i_smi_soe_se$SB_IO_IN
.sym 4546 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 4548 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4554 w_rx_09_fifo_data[1]
.sym 4555 w_rx_24_fifo_pull
.sym 4557 w_rx_09_fifo_data[15]
.sym 4558 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4567 w_rx_09_fifo_data[10]
.sym 4568 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4571 w_rx_09_fifo_data[12]
.sym 4572 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4576 w_rx_09_fifo_data[9]
.sym 4578 w_rx_09_fifo_data[11]
.sym 4580 w_rx_09_fifo_data[7]
.sym 4586 io_pmod[7]$SB_IO_OUT
.sym 4588 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4592 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4595 w_rx_09_fifo_data[8]
.sym 4596 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4598 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4599 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4600 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4601 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4606 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4607 w_rx_09_fifo_data[11]
.sym 4611 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4613 w_rx_09_fifo_data[8]
.sym 4616 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4619 w_rx_09_fifo_data[7]
.sym 4623 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4624 w_rx_09_fifo_data[12]
.sym 4630 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4631 w_rx_09_fifo_data[9]
.sym 4635 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4636 w_rx_09_fifo_data[10]
.sym 4640 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4642 io_pmod[7]$SB_IO_OUT
.sym 4644 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4645 lvds_clock_buf
.sym 4646 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 4647 w_rx_09_fifo_pulled_data[8]
.sym 4648 w_rx_09_fifo_pulled_data[9]
.sym 4649 w_rx_09_fifo_pulled_data[10]
.sym 4650 w_rx_09_fifo_pulled_data[11]
.sym 4651 w_rx_09_fifo_pulled_data[12]
.sym 4652 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 4653 w_rx_09_fifo_pulled_data[14]
.sym 4654 w_rx_09_fifo_pulled_data[15]
.sym 4658 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 4659 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 4670 io_pmod[0]$SB_IO_OUT
.sym 4674 rx_24_fifo.wr_addr[6]
.sym 4675 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4678 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4680 w_rx_24_fifo_pulled_data[12]
.sym 4681 w_rx_24_fifo_pull
.sym 4682 w_rx_24_fifo_pulled_data[13]
.sym 4689 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4690 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4696 w_rx_09_fifo_pulled_data[24]
.sym 4699 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4700 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D[1]
.sym 4704 w_rx_24_fifo_pulled_data[12]
.sym 4706 w_rx_24_fifo_pulled_data[13]
.sym 4709 w_rx_24_fifo_pulled_data[5]
.sym 4712 w_rx_09_fifo_pulled_data[8]
.sym 4713 w_rx_24_fifo_pulled_data[1]
.sym 4714 w_rx_24_fifo_pulled_data[9]
.sym 4715 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 4716 w_rx_24_fifo_pulled_data[4]
.sym 4717 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4729 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D[1]
.sym 4733 w_rx_24_fifo_pulled_data[12]
.sym 4734 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4735 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4736 w_rx_24_fifo_pulled_data[4]
.sym 4751 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4752 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4753 w_rx_24_fifo_pulled_data[9]
.sym 4754 w_rx_24_fifo_pulled_data[1]
.sym 4757 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4758 w_rx_09_fifo_pulled_data[24]
.sym 4759 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4760 w_rx_09_fifo_pulled_data[8]
.sym 4763 w_rx_24_fifo_pulled_data[5]
.sym 4764 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4765 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4766 w_rx_24_fifo_pulled_data[13]
.sym 4767 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 4768 r_counter[0]_$glb_clk
.sym 4769 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 4770 w_rx_24_fifo_pulled_data[0]
.sym 4771 w_rx_24_fifo_pulled_data[1]
.sym 4772 w_rx_24_fifo_pulled_data[2]
.sym 4773 w_rx_24_fifo_pulled_data[3]
.sym 4774 w_rx_24_fifo_pulled_data[4]
.sym 4775 w_rx_24_fifo_pulled_data[5]
.sym 4776 w_rx_24_fifo_pulled_data[6]
.sym 4777 w_rx_24_fifo_pulled_data[7]
.sym 4782 w_rx_09_fifo_pull
.sym 4784 rx_09_fifo.rd_addr[6]
.sym 4786 w_rx_24_fifo_pull
.sym 4787 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4790 rx_09_fifo.rd_addr[0]
.sym 4791 rx_09_fifo.rd_addr[5]
.sym 4793 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 4794 rx_24_fifo.wr_addr[2]
.sym 4796 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 4797 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4800 w_rx_24_fifo_pulled_data[9]
.sym 4802 w_rx_24_fifo_pulled_data[10]
.sym 4804 rx_24_fifo.wr_addr[0]
.sym 4805 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 4811 w_rx_09_fifo_data[6]
.sym 4812 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4813 w_rx_24_fifo_pulled_data[10]
.sym 4814 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4815 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4816 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4817 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4819 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4820 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4821 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4822 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4824 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4825 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4827 w_rx_24_fifo_pulled_data[0]
.sym 4828 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4829 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4830 w_rx_24_fifo_pulled_data[3]
.sym 4834 w_rx_24_fifo_pulled_data[15]
.sym 4835 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4836 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4837 w_rx_24_fifo_pulled_data[2]
.sym 4838 w_rx_24_fifo_pulled_data[11]
.sym 4842 w_rx_24_fifo_pulled_data[7]
.sym 4844 w_rx_24_fifo_pulled_data[7]
.sym 4845 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4846 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4847 w_rx_24_fifo_pulled_data[15]
.sym 4851 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4852 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4853 w_rx_24_fifo_pulled_data[0]
.sym 4856 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4857 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4858 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4859 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4862 w_rx_24_fifo_pulled_data[2]
.sym 4863 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4864 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4865 w_rx_24_fifo_pulled_data[10]
.sym 4868 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4869 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4870 w_rx_24_fifo_pulled_data[11]
.sym 4871 w_rx_24_fifo_pulled_data[3]
.sym 4874 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4875 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4876 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4877 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4880 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4881 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4882 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4883 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4887 w_rx_09_fifo_data[6]
.sym 4888 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4890 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4891 lvds_clock_buf
.sym 4892 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 4893 w_rx_24_fifo_pulled_data[8]
.sym 4894 w_rx_24_fifo_pulled_data[9]
.sym 4895 w_rx_24_fifo_pulled_data[10]
.sym 4896 w_rx_24_fifo_pulled_data[11]
.sym 4897 w_rx_24_fifo_pulled_data[12]
.sym 4898 w_rx_24_fifo_pulled_data[13]
.sym 4899 w_rx_24_fifo_pulled_data[14]
.sym 4900 w_rx_24_fifo_pulled_data[15]
.sym 4905 w_rx_24_fifo_data[1]
.sym 4906 w_rx_24_fifo_push
.sym 4907 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 4911 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 4912 w_rx_24_fifo_data[0]
.sym 4914 w_rx_24_fifo_data[6]
.sym 4915 io_pmod[4]$SB_IO_OUT
.sym 4917 $PACKER_VCC_NET
.sym 4919 rx_24_fifo.wr_addr[7]
.sym 4920 w_rx_24_fifo_data[21]
.sym 4921 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4922 rx_24_fifo.wr_addr[3]
.sym 4923 $PACKER_VCC_NET
.sym 4926 $PACKER_VCC_NET
.sym 4928 rx_24_fifo.wr_addr[4]
.sym 4934 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4935 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4936 w_rx_24_fifo_data[15]
.sym 4937 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4938 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4939 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4940 w_rx_24_fifo_data[13]
.sym 4941 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 4942 w_rx_24_fifo_pulled_data[0]
.sym 4943 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4944 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4945 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4947 w_rx_24_fifo_data[12]
.sym 4948 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4949 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4950 w_rx_24_fifo_pulled_data[16]
.sym 4959 w_rx_24_fifo_pulled_data[17]
.sym 4960 w_rx_24_fifo_pulled_data[25]
.sym 4965 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 4968 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4969 w_rx_24_fifo_data[12]
.sym 4973 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4974 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4975 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4976 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4979 w_rx_24_fifo_data[13]
.sym 4980 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4985 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4986 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4987 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4988 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4992 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4993 w_rx_24_fifo_data[15]
.sym 4997 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4998 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 4999 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 5000 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 5003 w_rx_24_fifo_pulled_data[17]
.sym 5004 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5005 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5006 w_rx_24_fifo_pulled_data[25]
.sym 5009 w_rx_24_fifo_pulled_data[0]
.sym 5010 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5011 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5012 w_rx_24_fifo_pulled_data[16]
.sym 5013 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5014 lvds_clock_buf
.sym 5015 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 5016 w_rx_24_fifo_pulled_data[16]
.sym 5017 w_rx_24_fifo_pulled_data[17]
.sym 5018 w_rx_24_fifo_pulled_data[18]
.sym 5019 w_rx_24_fifo_pulled_data[19]
.sym 5020 w_rx_24_fifo_pulled_data[20]
.sym 5021 w_rx_24_fifo_pulled_data[21]
.sym 5022 w_rx_24_fifo_pulled_data[22]
.sym 5023 w_rx_24_fifo_pulled_data[23]
.sym 5028 w_rx_24_fifo_data[10]
.sym 5032 w_rx_24_fifo_data[8]
.sym 5034 w_rx_24_fifo_data[15]
.sym 5036 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 5037 $PACKER_VCC_NET
.sym 5040 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5041 w_rx_24_fifo_data[9]
.sym 5042 i_smi_a3$SB_IO_IN
.sym 5043 w_rx_24_fifo_pull
.sym 5046 w_rx_24_fifo_pulled_data[25]
.sym 5048 w_rx_24_fifo_pull
.sym 5049 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5050 w_rx_09_fifo_data[1]
.sym 5057 w_rx_24_fifo_data[14]
.sym 5060 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5061 w_rx_24_fifo_data[17]
.sym 5063 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5065 w_rx_24_fifo_data[18]
.sym 5067 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5068 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5069 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5075 w_rx_24_fifo_pulled_data[18]
.sym 5077 w_rx_24_fifo_pulled_data[20]
.sym 5078 w_rx_24_fifo_pulled_data[29]
.sym 5080 w_rx_24_fifo_pulled_data[23]
.sym 5082 w_rx_24_fifo_data[16]
.sym 5083 w_rx_24_fifo_pulled_data[26]
.sym 5085 w_rx_24_fifo_pulled_data[28]
.sym 5086 w_rx_24_fifo_pulled_data[21]
.sym 5088 w_rx_24_fifo_pulled_data[31]
.sym 5090 w_rx_24_fifo_data[16]
.sym 5091 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5096 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5097 w_rx_24_fifo_data[14]
.sym 5103 w_rx_24_fifo_data[18]
.sym 5105 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5108 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5111 w_rx_24_fifo_data[17]
.sym 5114 w_rx_24_fifo_pulled_data[20]
.sym 5115 w_rx_24_fifo_pulled_data[28]
.sym 5116 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5117 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5120 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5121 w_rx_24_fifo_pulled_data[31]
.sym 5122 w_rx_24_fifo_pulled_data[23]
.sym 5123 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5126 w_rx_24_fifo_pulled_data[18]
.sym 5127 w_rx_24_fifo_pulled_data[26]
.sym 5128 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5129 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5132 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5133 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5134 w_rx_24_fifo_pulled_data[29]
.sym 5135 w_rx_24_fifo_pulled_data[21]
.sym 5136 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5137 lvds_clock_buf
.sym 5138 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 5139 w_rx_24_fifo_pulled_data[24]
.sym 5140 w_rx_24_fifo_pulled_data[25]
.sym 5141 w_rx_24_fifo_pulled_data[26]
.sym 5142 w_rx_24_fifo_pulled_data[27]
.sym 5143 w_rx_24_fifo_pulled_data[28]
.sym 5144 w_rx_24_fifo_pulled_data[29]
.sym 5145 w_rx_24_fifo_pulled_data[30]
.sym 5146 w_rx_24_fifo_pulled_data[31]
.sym 5154 w_rx_24_fifo_data[23]
.sym 5157 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5160 $PACKER_VCC_NET
.sym 5161 rx_24_fifo.rd_addr[0]
.sym 5166 rx_24_fifo.wr_addr[0]
.sym 5170 rx_24_fifo.wr_addr[6]
.sym 5173 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5182 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5183 w_rx_24_fifo_pulled_data[19]
.sym 5184 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5186 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5191 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 5199 w_rx_24_fifo_pulled_data[27]
.sym 5225 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5226 w_rx_24_fifo_pulled_data[19]
.sym 5227 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5228 w_rx_24_fifo_pulled_data[27]
.sym 5237 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 5259 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5260 lvds_clock_buf
.sym 5261 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 5276 w_rx_24_fifo_data[29]
.sym 5278 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5280 w_rx_24_fifo_data[27]
.sym 5284 rx_24_fifo.wr_addr_gray[5]
.sym 5286 rx_24_fifo.wr_addr[2]
.sym 5288 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5290 rx_24_fifo.wr_addr[3]
.sym 5292 rx_24_fifo.wr_addr[4]
.sym 5296 rx_24_fifo.wr_addr[0]
.sym 5303 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5307 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5308 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5309 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 5313 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5316 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5317 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5318 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5319 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5322 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 5324 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5327 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5328 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5330 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 5332 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 5333 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5336 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5337 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5338 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 5339 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 5342 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5343 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5344 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5345 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5348 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 5350 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5354 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5356 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5368 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5369 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5372 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5373 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5374 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5375 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5382 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 5383 lvds_clock_buf
.sym 5384 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 5399 i_smi_a2_SB_LUT4_I1_O[3]
.sym 5401 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5403 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5410 rx_24_fifo.wr_addr[7]
.sym 5412 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5413 $PACKER_VCC_NET
.sym 5416 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 5417 $PACKER_VCC_NET
.sym 5418 rx_24_fifo.wr_addr[3]
.sym 5419 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5420 rx_24_fifo.wr_addr[4]
.sym 5426 rx_24_fifo.wr_addr[2]
.sym 5427 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5432 rx_24_fifo.wr_addr[7]
.sym 5436 rx_24_fifo.wr_addr[3]
.sym 5437 rx_24_fifo.wr_addr[4]
.sym 5439 rx_24_fifo.wr_addr[0]
.sym 5441 rx_24_fifo.wr_addr[6]
.sym 5450 rx_24_fifo.wr_addr[5]
.sym 5458 $nextpnr_ICESTORM_LC_9$O
.sym 5461 rx_24_fifo.wr_addr[0]
.sym 5464 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5467 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5468 rx_24_fifo.wr_addr[0]
.sym 5470 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5473 rx_24_fifo.wr_addr[2]
.sym 5474 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5476 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5479 rx_24_fifo.wr_addr[3]
.sym 5480 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5482 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5485 rx_24_fifo.wr_addr[4]
.sym 5486 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5488 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5491 rx_24_fifo.wr_addr[5]
.sym 5492 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5494 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5497 rx_24_fifo.wr_addr[6]
.sym 5498 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5502 rx_24_fifo.wr_addr[7]
.sym 5504 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5528 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5529 $PACKER_VCC_NET
.sym 5534 i_smi_a3$SB_IO_IN
.sym 5537 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5539 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5541 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5542 w_rx_09_fifo_data[1]
.sym 5550 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5551 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5552 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5553 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5556 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5559 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5561 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 5564 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5570 rx_24_fifo.wr_addr[0]
.sym 5579 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5583 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5590 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5597 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5603 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5606 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5607 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 5609 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5614 rx_24_fifo.wr_addr[0]
.sym 5619 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5625 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5626 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5628 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5629 lvds_clock_buf
.sym 5630 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 5645 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 5653 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5658 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5659 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5662 rx_24_fifo.wr_addr[0]
.sym 5663 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5665 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5666 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5673 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 5674 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5678 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5679 i_smi_a2_SB_LUT4_I1_O[3]
.sym 5683 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 5688 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5690 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5691 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5693 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5698 w_rx_24_fifo_push
.sym 5703 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5705 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 5707 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5708 i_smi_a2_SB_LUT4_I1_O[3]
.sym 5711 w_rx_24_fifo_push
.sym 5713 i_smi_a2_SB_LUT4_I1_O[3]
.sym 5717 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5719 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5723 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 5724 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5725 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5726 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5729 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5730 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 5731 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5732 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5736 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5738 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5743 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5747 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5751 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5752 lvds_clock_buf
.sym 5753 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 5768 rx_24_fifo.rd_addr_gray[6]
.sym 5770 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5774 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 5776 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5787 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5789 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5795 lvds_rx_09_inst.r_phase_count[0]
.sym 5797 w_rx_24_fifo_push
.sym 5798 w_rx_24_fifo_full
.sym 5799 lvds_rx_09_inst.r_phase_count[0]
.sym 5801 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5805 $PACKER_VCC_NET
.sym 5806 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5807 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5810 lvds_rx_09_inst.r_phase_count[1]
.sym 5812 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5817 w_lvds_rx_09_d0
.sym 5827 $nextpnr_ICESTORM_LC_2$O
.sym 5830 lvds_rx_09_inst.r_phase_count[0]
.sym 5833 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5835 lvds_rx_09_inst.r_phase_count[1]
.sym 5836 $PACKER_VCC_NET
.sym 5837 lvds_rx_09_inst.r_phase_count[0]
.sym 5840 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5841 $PACKER_VCC_NET
.sym 5843 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5846 w_rx_24_fifo_full
.sym 5847 w_rx_24_fifo_push
.sym 5848 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5849 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5860 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5861 w_lvds_rx_09_d0
.sym 5874 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5875 lvds_clock_buf
.sym 5876 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 5889 lvds_rx_09_inst.r_phase_count[0]
.sym 5897 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5920 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5922 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 5925 i_smi_a2_SB_LUT4_I1_O[3]
.sym 5929 lvds_rx_24_inst.r_state_if[0]
.sym 5936 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 5937 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 5939 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5940 lvds_rx_24_inst.r_state_if[1]
.sym 5945 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 5949 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 5951 lvds_rx_24_inst.r_state_if[1]
.sym 5953 lvds_rx_24_inst.r_state_if[0]
.sym 5957 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 5958 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 5959 i_smi_a2_SB_LUT4_I1_O[3]
.sym 5960 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 5963 lvds_rx_24_inst.r_state_if[1]
.sym 5965 lvds_rx_24_inst.r_state_if[0]
.sym 5971 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5987 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 5994 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 5997 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5998 lvds_clock_buf
.sym 5999 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 6013 w_rx_24_fifo_full
.sym 6014 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 6025 i_smi_a3$SB_IO_IN
.sym 6044 lvds_rx_24_inst.r_state_if[0]
.sym 6048 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 6050 i_smi_a2_SB_LUT4_I1_O[3]
.sym 6092 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 6094 lvds_rx_24_inst.r_state_if[0]
.sym 6095 i_smi_a2_SB_LUT4_I1_O[3]
.sym 6143 o_shdn_tx_lna$SB_IO_OUT
.sym 6146 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6264 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 6275 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6314 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 io_smi_data[6]$SB_IO_OUT
.sym 6347 w_rx_09_fifo_data[28]
.sym 6348 w_rx_09_fifo_data[25]
.sym 6349 w_rx_09_fifo_data[29]
.sym 6351 w_rx_09_fifo_data[30]
.sym 6352 w_rx_09_fifo_data[31]
.sym 6353 w_rx_09_fifo_data[27]
.sym 6387 w_rx_09_fifo_data[18]
.sym 6390 io_pmod[0]$SB_IO_OUT
.sym 6392 w_rx_09_fifo_data[19]
.sym 6394 w_rx_09_fifo_data[22]
.sym 6395 rx_09_fifo.wr_addr[0]
.sym 6397 w_rx_09_fifo_data[23]
.sym 6398 w_rx_09_fifo_data[20]
.sym 6399 rx_09_fifo.wr_addr[4]
.sym 6400 rx_09_fifo.wr_addr[7]
.sym 6401 w_rx_09_fifo_data[21]
.sym 6403 rx_09_fifo.wr_addr[3]
.sym 6404 $PACKER_VCC_NET
.sym 6405 w_rx_09_fifo_data[16]
.sym 6406 rx_09_fifo.wr_addr[6]
.sym 6407 $PACKER_VCC_NET
.sym 6412 rx_09_fifo.wr_addr[5]
.sym 6413 rx_09_fifo.wr_addr[2]
.sym 6414 rx_09_fifo.wr_addr[1]
.sym 6415 $PACKER_VCC_NET
.sym 6417 w_rx_09_fifo_data[17]
.sym 6422 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 6423 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 6424 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 6425 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6426 rx_09_fifo.rd_addr_gray[3]
.sym 6427 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 6428 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6429 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 6430 $PACKER_VCC_NET
.sym 6431 $PACKER_VCC_NET
.sym 6432 $PACKER_VCC_NET
.sym 6433 $PACKER_VCC_NET
.sym 6434 $PACKER_VCC_NET
.sym 6435 $PACKER_VCC_NET
.sym 6436 $PACKER_VCC_NET
.sym 6437 $PACKER_VCC_NET
.sym 6438 rx_09_fifo.wr_addr[0]
.sym 6439 rx_09_fifo.wr_addr[1]
.sym 6441 rx_09_fifo.wr_addr[2]
.sym 6442 rx_09_fifo.wr_addr[3]
.sym 6443 rx_09_fifo.wr_addr[4]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6449 lvds_clock_buf
.sym 6450 $PACKER_VCC_NET
.sym 6451 w_rx_09_fifo_data[16]
.sym 6452 w_rx_09_fifo_data[17]
.sym 6453 w_rx_09_fifo_data[18]
.sym 6454 w_rx_09_fifo_data[19]
.sym 6455 w_rx_09_fifo_data[20]
.sym 6456 w_rx_09_fifo_data[21]
.sym 6457 w_rx_09_fifo_data[22]
.sym 6458 w_rx_09_fifo_data[23]
.sym 6459 io_pmod[0]$SB_IO_OUT
.sym 6460 i_smi_a3$SB_IO_IN
.sym 6463 i_smi_a3$SB_IO_IN
.sym 6467 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6487 rx_09_fifo.wr_addr[2]
.sym 6489 rx_09_fifo.wr_addr[1]
.sym 6492 w_rx_09_fifo_pulled_data[19]
.sym 6494 w_rx_09_fifo_pulled_data[20]
.sym 6495 w_rx_09_fifo_pulled_data[11]
.sym 6496 io_pmod[5]$SB_IO_OUT
.sym 6502 rx_09_fifo.wr_addr[0]
.sym 6503 w_rx_09_fifo_pulled_data[16]
.sym 6504 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 6505 w_rx_09_fifo_pulled_data[17]
.sym 6506 rx_09_fifo.wr_addr[6]
.sym 6511 w_rx_09_fifo_pulled_data[30]
.sym 6512 rx_09_fifo.wr_addr[2]
.sym 6513 rx_09_fifo.wr_addr[5]
.sym 6515 w_rx_09_fifo_pulled_data[12]
.sym 6516 w_rx_09_fifo_pulled_data[22]
.sym 6518 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 6520 rx_09_fifo.wr_addr[7]
.sym 6523 rx_09_fifo.wr_addr[3]
.sym 6528 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 6529 w_rx_09_fifo_data[28]
.sym 6530 w_rx_09_fifo_data[25]
.sym 6532 rx_09_fifo.rd_addr[6]
.sym 6533 w_rx_09_fifo_data[30]
.sym 6534 w_rx_09_fifo_data[31]
.sym 6538 rx_09_fifo.rd_addr[5]
.sym 6539 w_rx_09_fifo_data[29]
.sym 6541 rx_09_fifo.rd_addr[0]
.sym 6542 rx_09_fifo.rd_addr[7]
.sym 6543 w_rx_09_fifo_data[27]
.sym 6544 $PACKER_VCC_NET
.sym 6547 $PACKER_VCC_NET
.sym 6548 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 6549 w_rx_09_fifo_data[24]
.sym 6551 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 6552 $PACKER_VCC_NET
.sym 6554 w_rx_09_fifo_data[26]
.sym 6555 $PACKER_VCC_NET
.sym 6556 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6557 w_rx_09_fifo_pull
.sym 6560 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6561 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 6562 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6563 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 6564 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6565 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 6566 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6567 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 6568 $PACKER_VCC_NET
.sym 6569 $PACKER_VCC_NET
.sym 6570 $PACKER_VCC_NET
.sym 6571 $PACKER_VCC_NET
.sym 6572 $PACKER_VCC_NET
.sym 6573 $PACKER_VCC_NET
.sym 6574 $PACKER_VCC_NET
.sym 6575 $PACKER_VCC_NET
.sym 6576 rx_09_fifo.rd_addr[0]
.sym 6577 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 6579 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 6580 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6581 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 6582 rx_09_fifo.rd_addr[5]
.sym 6583 rx_09_fifo.rd_addr[6]
.sym 6584 rx_09_fifo.rd_addr[7]
.sym 6587 r_counter[0]_$glb_clk
.sym 6588 $PACKER_VCC_NET
.sym 6589 w_rx_09_fifo_pull
.sym 6590 w_rx_09_fifo_data[26]
.sym 6591 w_rx_09_fifo_data[27]
.sym 6592 w_rx_09_fifo_data[28]
.sym 6593 w_rx_09_fifo_data[29]
.sym 6594 w_rx_09_fifo_data[30]
.sym 6595 w_rx_09_fifo_data[31]
.sym 6596 w_rx_09_fifo_data[24]
.sym 6597 w_rx_09_fifo_data[25]
.sym 6602 rx_09_fifo.rd_addr[0]
.sym 6605 rx_09_fifo.wr_addr[0]
.sym 6608 rx_09_fifo.rd_addr[6]
.sym 6612 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 6614 i_smi_a2_SB_LUT4_I1_O[3]
.sym 6615 io_pmod[4]$SB_IO_OUT
.sym 6617 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 6621 w_rx_09_fifo_pulled_data[9]
.sym 6623 w_rx_09_fifo_data[6]
.sym 6632 $PACKER_VCC_NET
.sym 6633 w_rx_09_fifo_data[6]
.sym 6634 io_pmod[0]$SB_IO_OUT
.sym 6635 $PACKER_VCC_NET
.sym 6637 rx_09_fifo.wr_addr[7]
.sym 6638 io_pmod[4]$SB_IO_OUT
.sym 6639 rx_09_fifo.wr_addr[4]
.sym 6641 io_pmod[5]$SB_IO_OUT
.sym 6642 rx_09_fifo.wr_addr[1]
.sym 6643 $PACKER_VCC_NET
.sym 6644 rx_09_fifo.wr_addr[3]
.sym 6645 w_rx_09_fifo_data[7]
.sym 6646 rx_09_fifo.wr_addr[0]
.sym 6649 io_pmod[6]$SB_IO_OUT
.sym 6650 rx_09_fifo.wr_addr[6]
.sym 6653 w_rx_09_fifo_data[0]
.sym 6655 rx_09_fifo.wr_addr[2]
.sym 6656 rx_09_fifo.wr_addr[5]
.sym 6657 io_pmod[7]$SB_IO_OUT
.sym 6661 w_rx_09_fifo_data[1]
.sym 6665 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6666 w_rx_09_fifo_pull
.sym 6667 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 6668 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6669 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 6670 $PACKER_VCC_NET
.sym 6671 $PACKER_VCC_NET
.sym 6672 $PACKER_VCC_NET
.sym 6673 $PACKER_VCC_NET
.sym 6674 $PACKER_VCC_NET
.sym 6675 $PACKER_VCC_NET
.sym 6676 $PACKER_VCC_NET
.sym 6677 $PACKER_VCC_NET
.sym 6678 rx_09_fifo.wr_addr[0]
.sym 6679 rx_09_fifo.wr_addr[1]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6689 lvds_clock_buf
.sym 6690 $PACKER_VCC_NET
.sym 6691 w_rx_09_fifo_data[0]
.sym 6692 w_rx_09_fifo_data[1]
.sym 6693 io_pmod[4]$SB_IO_OUT
.sym 6694 io_pmod[5]$SB_IO_OUT
.sym 6695 io_pmod[6]$SB_IO_OUT
.sym 6696 io_pmod[7]$SB_IO_OUT
.sym 6697 w_rx_09_fifo_data[6]
.sym 6698 w_rx_09_fifo_data[7]
.sym 6699 io_pmod[0]$SB_IO_OUT
.sym 6708 w_rx_09_fifo_pulled_data[1]
.sym 6715 rx_09_fifo.wr_addr[4]
.sym 6716 w_rx_24_fifo_data[3]
.sym 6717 w_rx_09_fifo_pull
.sym 6718 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 6719 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 6720 rx_24_fifo.wr_addr[5]
.sym 6722 w_rx_09_fifo_pulled_data[15]
.sym 6723 io_pmod[7]$SB_IO_OUT
.sym 6724 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 6726 rx_09_fifo.rd_addr[7]
.sym 6734 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 6736 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 6737 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 6742 rx_09_fifo.rd_addr[5]
.sym 6743 rx_09_fifo.rd_addr[0]
.sym 6744 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6745 w_rx_09_fifo_data[15]
.sym 6747 rx_09_fifo.rd_addr[6]
.sym 6750 $PACKER_VCC_NET
.sym 6751 rx_09_fifo.rd_addr[7]
.sym 6752 w_rx_09_fifo_pull
.sym 6753 $PACKER_VCC_NET
.sym 6755 w_rx_09_fifo_data[8]
.sym 6757 w_rx_09_fifo_data[13]
.sym 6758 w_rx_09_fifo_data[10]
.sym 6759 w_rx_09_fifo_data[9]
.sym 6760 w_rx_09_fifo_data[14]
.sym 6761 w_rx_09_fifo_data[11]
.sym 6762 w_rx_09_fifo_data[12]
.sym 6764 io_pmod[4]$SB_IO_OUT
.sym 6765 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 6766 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 6767 i_smi_soe_se_SB_LUT4_I1_O[1]
.sym 6768 w_rx_09_fifo_data[6]
.sym 6769 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 6770 io_pmod[6]$SB_IO_OUT
.sym 6771 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 6772 $PACKER_VCC_NET
.sym 6773 $PACKER_VCC_NET
.sym 6774 $PACKER_VCC_NET
.sym 6775 $PACKER_VCC_NET
.sym 6776 $PACKER_VCC_NET
.sym 6777 $PACKER_VCC_NET
.sym 6778 $PACKER_VCC_NET
.sym 6779 $PACKER_VCC_NET
.sym 6780 rx_09_fifo.rd_addr[0]
.sym 6781 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 6783 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 6784 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6785 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 6786 rx_09_fifo.rd_addr[5]
.sym 6787 rx_09_fifo.rd_addr[6]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6791 r_counter[0]_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 w_rx_09_fifo_pull
.sym 6794 w_rx_09_fifo_data[10]
.sym 6795 w_rx_09_fifo_data[11]
.sym 6796 w_rx_09_fifo_data[12]
.sym 6797 w_rx_09_fifo_data[13]
.sym 6798 w_rx_09_fifo_data[14]
.sym 6799 w_rx_09_fifo_data[15]
.sym 6800 w_rx_09_fifo_data[8]
.sym 6801 w_rx_09_fifo_data[9]
.sym 6807 rx_09_fifo.wr_addr[1]
.sym 6808 rx_09_fifo.wr_addr[7]
.sym 6811 rx_09_fifo.wr_addr[3]
.sym 6814 i_smi_a2_SB_LUT4_I1_O[0]
.sym 6819 w_rx_24_fifo_pulled_data[14]
.sym 6820 io_pmod[5]$SB_IO_OUT
.sym 6821 w_rx_09_fifo_pulled_data[11]
.sym 6823 w_rx_24_fifo_empty
.sym 6824 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 6826 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6828 io_pmod[7]$SB_IO_OUT
.sym 6829 rx_24_fifo.rd_addr[6]
.sym 6836 w_rx_24_fifo_data[7]
.sym 6838 w_rx_24_fifo_push
.sym 6840 w_rx_24_fifo_data[5]
.sym 6842 w_rx_24_fifo_data[0]
.sym 6844 w_rx_24_fifo_data[6]
.sym 6846 w_rx_24_fifo_data[2]
.sym 6847 w_rx_24_fifo_data[1]
.sym 6849 rx_24_fifo.wr_addr[6]
.sym 6851 rx_24_fifo.wr_addr[3]
.sym 6852 $PACKER_VCC_NET
.sym 6853 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 6854 w_rx_24_fifo_data[3]
.sym 6855 $PACKER_VCC_NET
.sym 6858 rx_24_fifo.wr_addr[5]
.sym 6859 rx_24_fifo.wr_addr[2]
.sym 6861 rx_24_fifo.wr_addr[0]
.sym 6862 w_rx_24_fifo_data[4]
.sym 6863 $PACKER_VCC_NET
.sym 6864 rx_24_fifo.wr_addr[7]
.sym 6865 rx_24_fifo.wr_addr[4]
.sym 6868 i_smi_soe_se_SB_LUT4_I2_1_I1[5]
.sym 6869 io_pmod[7]$SB_IO_OUT
.sym 6871 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 6872 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 6873 io_pmod[5]$SB_IO_OUT
.sym 6874 $PACKER_VCC_NET
.sym 6875 $PACKER_VCC_NET
.sym 6876 $PACKER_VCC_NET
.sym 6877 $PACKER_VCC_NET
.sym 6878 $PACKER_VCC_NET
.sym 6879 $PACKER_VCC_NET
.sym 6880 $PACKER_VCC_NET
.sym 6881 $PACKER_VCC_NET
.sym 6882 rx_24_fifo.wr_addr[0]
.sym 6883 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 6885 rx_24_fifo.wr_addr[2]
.sym 6886 rx_24_fifo.wr_addr[3]
.sym 6887 rx_24_fifo.wr_addr[4]
.sym 6888 rx_24_fifo.wr_addr[5]
.sym 6889 rx_24_fifo.wr_addr[6]
.sym 6890 rx_24_fifo.wr_addr[7]
.sym 6893 lvds_clock_buf
.sym 6894 $PACKER_VCC_NET
.sym 6895 w_rx_24_fifo_data[0]
.sym 6896 w_rx_24_fifo_data[1]
.sym 6897 w_rx_24_fifo_data[2]
.sym 6898 w_rx_24_fifo_data[3]
.sym 6899 w_rx_24_fifo_data[4]
.sym 6900 w_rx_24_fifo_data[5]
.sym 6901 w_rx_24_fifo_data[6]
.sym 6902 w_rx_24_fifo_data[7]
.sym 6903 w_rx_24_fifo_push
.sym 6908 w_rx_24_fifo_pull
.sym 6909 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6910 w_rx_24_fifo_data[7]
.sym 6913 i_smi_a3$SB_IO_IN
.sym 6920 w_rx_24_fifo_pulled_data[24]
.sym 6921 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 6922 w_rx_24_fifo_pull
.sym 6923 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 6928 w_rx_24_fifo_data[22]
.sym 6929 rx_24_fifo.rd_addr[7]
.sym 6938 $PACKER_VCC_NET
.sym 6939 rx_24_fifo.rd_addr[7]
.sym 6940 w_rx_24_fifo_data[11]
.sym 6941 w_rx_24_fifo_data[10]
.sym 6943 w_rx_24_fifo_data[8]
.sym 6944 w_rx_24_fifo_data[14]
.sym 6945 w_rx_24_fifo_data[15]
.sym 6949 w_rx_24_fifo_pull
.sym 6952 rx_24_fifo.rd_addr[0]
.sym 6953 $PACKER_VCC_NET
.sym 6954 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 6956 w_rx_24_fifo_data[13]
.sym 6959 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 6960 $PACKER_VCC_NET
.sym 6961 $PACKER_VCC_NET
.sym 6962 w_rx_24_fifo_data[12]
.sym 6963 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 6964 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 6965 w_rx_24_fifo_data[9]
.sym 6966 rx_24_fifo.rd_addr[1]
.sym 6967 rx_24_fifo.rd_addr[6]
.sym 6968 rx_24_fifo.rd_addr[0]
.sym 6969 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 6970 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 6971 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 6972 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 6973 rx_24_fifo.rd_addr[6]
.sym 6974 rx_24_fifo.rd_addr[1]
.sym 6975 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 6976 $PACKER_VCC_NET
.sym 6977 $PACKER_VCC_NET
.sym 6978 $PACKER_VCC_NET
.sym 6979 $PACKER_VCC_NET
.sym 6980 $PACKER_VCC_NET
.sym 6981 $PACKER_VCC_NET
.sym 6982 $PACKER_VCC_NET
.sym 6983 $PACKER_VCC_NET
.sym 6984 rx_24_fifo.rd_addr[0]
.sym 6985 rx_24_fifo.rd_addr[1]
.sym 6987 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 6988 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 6989 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 6990 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 6991 rx_24_fifo.rd_addr[6]
.sym 6992 rx_24_fifo.rd_addr[7]
.sym 6995 r_counter[0]_$glb_clk
.sym 6996 $PACKER_VCC_NET
.sym 6997 w_rx_24_fifo_pull
.sym 6998 w_rx_24_fifo_data[10]
.sym 6999 w_rx_24_fifo_data[11]
.sym 7000 w_rx_24_fifo_data[12]
.sym 7001 w_rx_24_fifo_data[13]
.sym 7002 w_rx_24_fifo_data[14]
.sym 7003 w_rx_24_fifo_data[15]
.sym 7004 w_rx_24_fifo_data[8]
.sym 7005 w_rx_24_fifo_data[9]
.sym 7010 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 7013 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 7015 io_pmod[5]$SB_IO_OUT
.sym 7017 w_rx_24_fifo_pull
.sym 7022 w_rx_24_fifo_data[31]
.sym 7026 w_rx_24_fifo_push
.sym 7032 w_rx_09_fifo_data[1]
.sym 7038 rx_24_fifo.wr_addr[4]
.sym 7039 w_rx_24_fifo_data[16]
.sym 7040 $PACKER_VCC_NET
.sym 7041 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 7042 $PACKER_VCC_NET
.sym 7043 rx_24_fifo.wr_addr[3]
.sym 7044 w_rx_24_fifo_data[23]
.sym 7046 w_rx_24_fifo_data[18]
.sym 7047 rx_24_fifo.wr_addr[2]
.sym 7048 w_rx_24_fifo_data[20]
.sym 7049 w_rx_24_fifo_data[19]
.sym 7050 $PACKER_VCC_NET
.sym 7051 w_rx_24_fifo_push
.sym 7052 rx_24_fifo.wr_addr[7]
.sym 7053 w_rx_24_fifo_data[21]
.sym 7058 w_rx_24_fifo_data[17]
.sym 7062 rx_24_fifo.wr_addr[5]
.sym 7065 rx_24_fifo.wr_addr[6]
.sym 7066 w_rx_24_fifo_data[22]
.sym 7069 rx_24_fifo.wr_addr[0]
.sym 7070 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 7072 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I0[0]
.sym 7073 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 7075 rx_24_fifo.wr_addr_gray_rd[5]
.sym 7076 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 7077 rx_24_fifo.wr_addr_gray_rd[7]
.sym 7078 $PACKER_VCC_NET
.sym 7079 $PACKER_VCC_NET
.sym 7080 $PACKER_VCC_NET
.sym 7081 $PACKER_VCC_NET
.sym 7082 $PACKER_VCC_NET
.sym 7083 $PACKER_VCC_NET
.sym 7084 $PACKER_VCC_NET
.sym 7085 $PACKER_VCC_NET
.sym 7086 rx_24_fifo.wr_addr[0]
.sym 7087 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 7089 rx_24_fifo.wr_addr[2]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7097 lvds_clock_buf
.sym 7098 $PACKER_VCC_NET
.sym 7099 w_rx_24_fifo_data[16]
.sym 7100 w_rx_24_fifo_data[17]
.sym 7101 w_rx_24_fifo_data[18]
.sym 7102 w_rx_24_fifo_data[19]
.sym 7103 w_rx_24_fifo_data[20]
.sym 7104 w_rx_24_fifo_data[21]
.sym 7105 w_rx_24_fifo_data[22]
.sym 7106 w_rx_24_fifo_data[23]
.sym 7107 w_rx_24_fifo_push
.sym 7112 rx_24_fifo.wr_addr[4]
.sym 7113 rx_24_fifo.wr_addr[2]
.sym 7117 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 7119 rx_24_fifo.wr_addr[3]
.sym 7126 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 7128 rx_24_fifo.wr_addr[5]
.sym 7134 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 7140 rx_24_fifo.rd_addr[0]
.sym 7142 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 7144 w_rx_24_fifo_pull
.sym 7147 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 7149 w_rx_24_fifo_data[27]
.sym 7150 $PACKER_VCC_NET
.sym 7151 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 7152 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 7153 rx_24_fifo.rd_addr[6]
.sym 7154 rx_24_fifo.rd_addr[1]
.sym 7155 w_rx_24_fifo_data[29]
.sym 7158 $PACKER_VCC_NET
.sym 7160 w_rx_24_fifo_data[31]
.sym 7162 w_rx_24_fifo_data[25]
.sym 7163 rx_24_fifo.rd_addr[7]
.sym 7164 w_rx_24_fifo_data[28]
.sym 7166 w_rx_24_fifo_data[26]
.sym 7168 w_rx_24_fifo_data[30]
.sym 7170 w_rx_24_fifo_data[24]
.sym 7173 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I2[2]
.sym 7174 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 7177 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 7178 w_rx_24_fifo_empty
.sym 7179 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I3[3]
.sym 7180 $PACKER_VCC_NET
.sym 7181 $PACKER_VCC_NET
.sym 7182 $PACKER_VCC_NET
.sym 7183 $PACKER_VCC_NET
.sym 7184 $PACKER_VCC_NET
.sym 7185 $PACKER_VCC_NET
.sym 7186 $PACKER_VCC_NET
.sym 7187 $PACKER_VCC_NET
.sym 7188 rx_24_fifo.rd_addr[0]
.sym 7189 rx_24_fifo.rd_addr[1]
.sym 7191 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 7192 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 7193 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 7194 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 7195 rx_24_fifo.rd_addr[6]
.sym 7196 rx_24_fifo.rd_addr[7]
.sym 7199 r_counter[0]_$glb_clk
.sym 7200 $PACKER_VCC_NET
.sym 7201 w_rx_24_fifo_pull
.sym 7202 w_rx_24_fifo_data[26]
.sym 7203 w_rx_24_fifo_data[27]
.sym 7204 w_rx_24_fifo_data[28]
.sym 7205 w_rx_24_fifo_data[29]
.sym 7206 w_rx_24_fifo_data[30]
.sym 7207 w_rx_24_fifo_data[31]
.sym 7208 w_rx_24_fifo_data[24]
.sym 7209 w_rx_24_fifo_data[25]
.sym 7216 $PACKER_VCC_NET
.sym 7217 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 7218 $PACKER_VCC_NET
.sym 7221 rx_24_fifo.wr_addr[7]
.sym 7227 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 7231 w_rx_24_fifo_empty
.sym 7232 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 7236 rx_24_fifo.wr_addr_gray_rd[7]
.sym 7274 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 7275 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 7276 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 7277 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 7278 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[0]
.sym 7279 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 7280 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 7281 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 7317 w_rx_24_fifo_empty
.sym 7320 w_rx_24_fifo_pull
.sym 7321 i_smi_a2_SB_LUT4_I1_O[3]
.sym 7326 i_smi_a3$SB_IO_IN
.sym 7328 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 7329 rx_24_fifo.rd_addr[7]
.sym 7330 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 7334 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 7335 rx_24_fifo.wr_addr_gray[6]
.sym 7336 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 7376 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 7377 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 7378 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 7379 rx_24_fifo.wr_addr_gray_rd[6]
.sym 7380 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 7381 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 7382 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 7383 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 7418 w_cs[1]
.sym 7421 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 7426 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 7431 rx_24_fifo.wr_addr_gray_rd[3]
.sym 7433 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 7438 w_rx_24_fifo_push
.sym 7439 w_rx_09_fifo_data[1]
.sym 7478 rx_24_fifo.rd_addr[7]
.sym 7479 rx_24_fifo.rd_addr_gray[6]
.sym 7481 rx_24_fifo.rd_addr_gray[5]
.sym 7482 rx_24_fifo.rd_addr_gray[3]
.sym 7484 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 7485 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 7521 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 7524 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 7525 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 7534 rx_24_fifo.wr_addr_gray_rd[2]
.sym 7535 rx_24_fifo.wr_addr[5]
.sym 7536 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 7580 rx_24_fifo.wr_addr_gray_rd[3]
.sym 7581 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 7582 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 7583 rx_24_fifo.wr_addr_gray_rd[4]
.sym 7584 lvds_rx_09_inst.r_phase_count[0]
.sym 7586 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 7587 rx_24_fifo.wr_addr_gray_rd[2]
.sym 7622 $PACKER_VCC_NET
.sym 7625 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 7632 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 7633 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 7635 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 7638 rx_24_fifo.rd_addr_gray[3]
.sym 7682 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 7683 rx_24_fifo.wr_addr[5]
.sym 7684 rx_24_fifo.wr_addr_gray[3]
.sym 7685 rx_24_fifo.wr_addr_gray[2]
.sym 7686 rx_24_fifo.wr_addr_gray[0]
.sym 7687 rx_24_fifo.wr_addr_gray[4]
.sym 7688 rx_24_fifo.wr_addr_gray[1]
.sym 7689 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 7723 i_smi_a3$SB_IO_IN
.sym 7726 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 7732 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 7745 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 7784 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 7785 i_smi_a1_SB_LUT4_I1_O[2]
.sym 7786 rx_24_fifo.rd_addr_gray_wr[3]
.sym 7787 i_smi_a2_SB_LUT4_I1_O[2]
.sym 7829 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 7832 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 7833 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 7834 rx_24_fifo.wr_addr[0]
.sym 7836 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 7929 i_smi_a3$SB_IO_IN
.sym 7936 i_smi_a1$SB_IO_IN
.sym 7941 i_smi_a2$SB_IO_IN
.sym 8041 o_shdn_rx_lna$SB_IO_OUT
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8102 io_smi_data[6]$SB_IO_OUT
.sym 8118 rx_09_fifo.rd_addr_gray[2]
.sym 8119 rx_09_fifo.rd_addr_gray[4]
.sym 8122 io_smi_data[1]$SB_IO_OUT
.sym 8166 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8170 w_rx_09_fifo_data[25]
.sym 8171 i_smi_a3$SB_IO_IN
.sym 8173 w_smi_data_output[6]
.sym 8175 w_rx_09_fifo_data[27]
.sym 8177 w_rx_09_fifo_data[28]
.sym 8187 w_rx_09_fifo_data[29]
.sym 8188 w_rx_09_fifo_data[26]
.sym 8190 w_rx_09_fifo_data[23]
.sym 8193 w_smi_data_output[6]
.sym 8195 i_smi_a3$SB_IO_IN
.sym 8199 w_rx_09_fifo_data[26]
.sym 8202 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8206 w_rx_09_fifo_data[23]
.sym 8207 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8212 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8214 w_rx_09_fifo_data[27]
.sym 8224 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8225 w_rx_09_fifo_data[28]
.sym 8229 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8231 w_rx_09_fifo_data[29]
.sym 8235 w_rx_09_fifo_data[25]
.sym 8238 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8239 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8240 lvds_clock_buf
.sym 8241 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 8246 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 8247 rx_09_fifo.rd_addr_gray[5]
.sym 8248 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 8249 rx_09_fifo.rd_addr[7]
.sym 8250 rx_09_fifo.rd_addr[0]
.sym 8251 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 8252 rx_09_fifo.rd_addr[6]
.sym 8253 rx_09_fifo.rd_addr[5]
.sym 8259 rx_09_fifo.wr_addr[7]
.sym 8269 rx_09_fifo.wr_addr[3]
.sym 8275 io_smi_data[2]$SB_IO_OUT
.sym 8281 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8289 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 8296 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 8300 rx_09_fifo.rd_addr_gray[3]
.sym 8301 rx_09_fifo.rd_addr[0]
.sym 8303 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8307 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8308 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8309 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8310 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 8311 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8313 w_smi_data_output[6]
.sym 8323 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8325 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8326 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8329 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8330 w_rx_09_fifo_pulled_data[11]
.sym 8331 w_rx_09_fifo_pulled_data[15]
.sym 8333 w_rx_09_fifo_pulled_data[19]
.sym 8334 w_rx_09_fifo_pulled_data[27]
.sym 8335 w_rx_09_fifo_pulled_data[28]
.sym 8336 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8337 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8338 w_rx_09_fifo_pulled_data[31]
.sym 8339 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 8340 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 8341 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8342 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8344 w_rx_09_fifo_pulled_data[21]
.sym 8345 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8346 w_rx_09_fifo_pulled_data[23]
.sym 8348 w_rx_09_fifo_pulled_data[12]
.sym 8350 w_rx_09_fifo_pulled_data[3]
.sym 8351 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8352 w_rx_09_fifo_pulled_data[5]
.sym 8354 w_rx_09_fifo_pulled_data[7]
.sym 8356 w_rx_09_fifo_pulled_data[12]
.sym 8357 w_rx_09_fifo_pulled_data[28]
.sym 8358 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8359 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8362 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8363 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8364 w_rx_09_fifo_pulled_data[21]
.sym 8365 w_rx_09_fifo_pulled_data[5]
.sym 8368 w_rx_09_fifo_pulled_data[27]
.sym 8369 w_rx_09_fifo_pulled_data[11]
.sym 8370 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8371 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8374 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8375 w_rx_09_fifo_pulled_data[3]
.sym 8376 w_rx_09_fifo_pulled_data[19]
.sym 8377 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8381 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8383 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8386 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8387 w_rx_09_fifo_pulled_data[31]
.sym 8388 w_rx_09_fifo_pulled_data[15]
.sym 8389 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8392 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8393 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8394 w_rx_09_fifo_pulled_data[7]
.sym 8395 w_rx_09_fifo_pulled_data[23]
.sym 8398 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 8399 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8400 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8401 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 8402 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8403 r_counter[0]_$glb_clk
.sym 8404 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 8406 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8407 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8408 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8409 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8410 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8411 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8412 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8417 w_rx_09_fifo_pulled_data[15]
.sym 8420 rx_09_fifo.rd_addr[7]
.sym 8421 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8423 rx_09_fifo.wr_addr[1]
.sym 8425 rx_09_fifo.wr_addr[2]
.sym 8428 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 8429 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D[1]
.sym 8431 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 8432 w_smi_data_output[6]
.sym 8436 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 8438 w_smi_data_output[1]
.sym 8439 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8440 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 8446 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8447 w_rx_09_fifo_pulled_data[16]
.sym 8448 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8449 w_rx_09_fifo_pulled_data[17]
.sym 8451 w_rx_09_fifo_pulled_data[22]
.sym 8453 w_rx_09_fifo_pulled_data[1]
.sym 8455 w_rx_09_fifo_pulled_data[20]
.sym 8457 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8458 w_rx_09_fifo_pulled_data[4]
.sym 8460 w_rx_09_fifo_pulled_data[6]
.sym 8463 w_rx_09_fifo_pulled_data[25]
.sym 8465 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8468 w_rx_09_fifo_pulled_data[9]
.sym 8471 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8472 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8473 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8476 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8479 w_rx_09_fifo_pulled_data[20]
.sym 8480 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8481 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8482 w_rx_09_fifo_pulled_data[4]
.sym 8485 w_rx_09_fifo_pulled_data[25]
.sym 8486 w_rx_09_fifo_pulled_data[9]
.sym 8487 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8488 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8491 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8492 w_rx_09_fifo_pulled_data[6]
.sym 8493 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8494 w_rx_09_fifo_pulled_data[22]
.sym 8497 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8498 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8499 w_rx_09_fifo_pulled_data[16]
.sym 8500 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8503 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8511 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8515 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8516 w_rx_09_fifo_pulled_data[1]
.sym 8517 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8518 w_rx_09_fifo_pulled_data[17]
.sym 8522 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8525 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8526 r_counter[0]_$glb_clk
.sym 8527 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 8529 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8530 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8531 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8532 smi_ctrl_ins.int_cnt_09[4]
.sym 8533 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 8534 smi_ctrl_ins.int_cnt_09[5]
.sym 8535 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8542 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 8543 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8545 rx_09_fifo.wr_addr[0]
.sym 8552 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 8553 io_smi_data[2]$SB_IO_OUT
.sym 8554 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8555 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 8558 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 8561 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 8563 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8570 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8575 w_rx_09_fifo_pulled_data[14]
.sym 8576 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 8579 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8581 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8582 w_rx_09_fifo_pulled_data[30]
.sym 8584 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 8587 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 8588 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8590 w_rx_24_fifo_pulled_data[14]
.sym 8591 w_rx_24_fifo_pulled_data[6]
.sym 8592 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 8593 $PACKER_VCC_NET
.sym 8596 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8597 w_rx_09_fifo_pull
.sym 8600 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8601 $nextpnr_ICESTORM_LC_10$O
.sym 8604 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 8607 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8610 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 8613 $nextpnr_ICESTORM_LC_11$I3
.sym 8616 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 8619 $nextpnr_ICESTORM_LC_11$COUT
.sym 8622 $PACKER_VCC_NET
.sym 8623 $nextpnr_ICESTORM_LC_11$I3
.sym 8627 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 8629 $nextpnr_ICESTORM_LC_11$COUT
.sym 8632 w_rx_09_fifo_pull
.sym 8634 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8638 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8639 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8640 w_rx_24_fifo_pulled_data[6]
.sym 8641 w_rx_24_fifo_pulled_data[14]
.sym 8644 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8645 w_rx_09_fifo_pulled_data[14]
.sym 8646 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8647 w_rx_09_fifo_pulled_data[30]
.sym 8648 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8649 r_counter[0]_$glb_clk
.sym 8650 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 8651 w_smi_data_output[4]
.sym 8652 w_smi_data_output[6]
.sym 8653 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 8654 w_smi_data_output[7]
.sym 8655 w_smi_data_output[1]
.sym 8656 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 8657 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8658 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 8661 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8663 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8666 rx_09_fifo.wr_addr[2]
.sym 8668 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 8672 rx_09_fifo.wr_addr[5]
.sym 8673 rx_09_fifo.wr_addr[6]
.sym 8675 w_rx_09_fifo_data[0]
.sym 8677 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8678 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 8679 io_pmod[6]$SB_IO_OUT
.sym 8680 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 8682 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8683 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8684 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8686 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8693 w_rx_09_fifo_data[0]
.sym 8694 i_smi_soe_se_SB_LUT4_I2_1_I1[5]
.sym 8695 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 8696 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8697 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 8698 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8699 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8700 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8701 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D[1]
.sym 8703 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 8704 i_smi_soe_se$SB_IO_IN
.sym 8705 w_rx_24_fifo_pull
.sym 8706 io_pmod[6]$SB_IO_OUT
.sym 8707 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8710 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 8716 io_pmod[4]$SB_IO_OUT
.sym 8718 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 8719 i_smi_soe_se_SB_LUT4_I1_O[1]
.sym 8722 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8726 w_rx_09_fifo_data[0]
.sym 8727 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8731 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 8732 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 8733 i_smi_soe_se$SB_IO_IN
.sym 8734 i_smi_soe_se_SB_LUT4_I2_1_I1[5]
.sym 8737 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8738 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8739 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D[1]
.sym 8740 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8743 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 8744 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 8745 i_smi_soe_se$SB_IO_IN
.sym 8746 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 8751 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8752 io_pmod[6]$SB_IO_OUT
.sym 8756 w_rx_24_fifo_pull
.sym 8757 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 8758 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8761 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8762 io_pmod[4]$SB_IO_OUT
.sym 8767 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8768 i_smi_soe_se_SB_LUT4_I1_O[1]
.sym 8769 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8770 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8771 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8772 lvds_clock_buf
.sym 8773 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 8775 w_smi_data_output[2]
.sym 8776 w_smi_data_output[3]
.sym 8777 io_smi_data[0]$SB_IO_OUT
.sym 8778 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 8779 w_smi_data_output[5]
.sym 8780 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 8796 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8799 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8802 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8803 $PACKER_VCC_NET
.sym 8806 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8807 rx_09_fifo.rd_addr[0]
.sym 8808 $PACKER_VCC_NET
.sym 8809 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8815 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8816 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8819 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8823 w_rx_24_fifo_pulled_data[8]
.sym 8825 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 8828 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 8830 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 8832 w_rx_24_fifo_pulled_data[24]
.sym 8837 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8838 io_pmod[5]$SB_IO_OUT
.sym 8841 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 8845 w_rx_09_fifo_data[1]
.sym 8846 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8847 $nextpnr_ICESTORM_LC_19$O
.sym 8850 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 8853 $nextpnr_ICESTORM_LC_20$I3
.sym 8856 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 8863 $nextpnr_ICESTORM_LC_20$I3
.sym 8866 io_pmod[5]$SB_IO_OUT
.sym 8867 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8878 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 8879 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8880 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8881 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 8884 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8885 w_rx_24_fifo_pulled_data[24]
.sym 8886 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8887 w_rx_24_fifo_pulled_data[8]
.sym 8891 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8892 w_rx_09_fifo_data[1]
.sym 8894 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8895 lvds_clock_buf
.sym 8896 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 8898 rx_09_fifo.rd_addr_gray[0]
.sym 8902 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 8903 rx_09_fifo.rd_addr_gray[1]
.sym 8913 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 8917 io_pmod[7]$SB_IO_OUT
.sym 8923 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8924 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 8929 rx_24_fifo.rd_addr[0]
.sym 8940 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 8943 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8944 w_rx_24_fifo_pulled_data[22]
.sym 8946 rx_24_fifo.rd_addr[0]
.sym 8949 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8956 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8957 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8959 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8960 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8963 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8966 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8968 w_rx_24_fifo_pulled_data[30]
.sym 8974 rx_24_fifo.rd_addr[0]
.sym 8977 w_rx_24_fifo_pulled_data[30]
.sym 8978 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8979 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8980 w_rx_24_fifo_pulled_data[22]
.sym 8983 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8989 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8996 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9004 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9009 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9013 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9017 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9018 r_counter[0]_$glb_clk
.sym 9019 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 9021 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9022 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9023 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9024 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9025 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9026 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9027 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9038 i_smi_a2_SB_LUT4_I1_O[3]
.sym 9041 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 9045 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 9049 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 9050 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9053 rx_24_fifo.rd_addr[1]
.sym 9061 rx_24_fifo.wr_addr[7]
.sym 9066 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9067 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 9068 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I3[3]
.sym 9072 w_rx_24_fifo_pull
.sym 9074 rx_24_fifo.rd_addr[6]
.sym 9076 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 9080 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 9082 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9085 rx_24_fifo.wr_addr_gray[5]
.sym 9094 rx_24_fifo.rd_addr[6]
.sym 9095 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 9096 w_rx_24_fifo_pull
.sym 9097 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I3[3]
.sym 9108 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 9109 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9113 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 9115 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 9126 rx_24_fifo.wr_addr_gray[5]
.sym 9131 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9137 rx_24_fifo.wr_addr[7]
.sym 9141 r_counter[0]_$glb_clk
.sym 9143 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9144 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9145 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9148 spi_if_ins.r_tx_data_valid
.sym 9150 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 9156 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9160 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9163 rx_24_fifo.wr_addr_gray[6]
.sym 9174 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9178 i_smi_a2_SB_LUT4_I1_O[2]
.sym 9184 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9185 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I2[2]
.sym 9187 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 9188 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9190 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9191 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9192 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9194 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I0[0]
.sym 9195 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9199 w_rx_24_fifo_pull
.sym 9200 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9204 rx_24_fifo.rd_addr[7]
.sym 9206 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9207 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9209 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9210 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9223 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I0[0]
.sym 9224 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9225 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9226 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9229 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9230 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I2[2]
.sym 9231 w_rx_24_fifo_pull
.sym 9232 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I0[0]
.sym 9248 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9250 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9253 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9254 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9255 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9256 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9259 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 9260 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9261 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9262 rx_24_fifo.rd_addr[7]
.sym 9264 r_counter[0]_$glb_clk
.sym 9265 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 9266 w_cs[3]
.sym 9267 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9268 w_cs[2]
.sym 9269 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 9270 w_cs[1]
.sym 9278 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 9279 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 9290 rx_24_fifo.rd_addr[7]
.sym 9293 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9296 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 9298 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9299 $PACKER_VCC_NET
.sym 9301 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9308 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9309 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 9310 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 9311 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 9312 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9313 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9315 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 9317 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9318 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 9319 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 9320 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9321 w_rx_24_fifo_empty
.sym 9322 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 9323 rx_24_fifo.rd_addr[1]
.sym 9324 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9325 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 9326 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 9327 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[0]
.sym 9330 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 9334 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 9337 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 9338 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 9340 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 9341 w_rx_24_fifo_empty
.sym 9342 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 9343 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 9346 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9347 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 9348 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9349 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9352 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 9353 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 9354 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 9355 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 9358 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9360 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 9364 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9367 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 9370 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9371 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9372 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 9373 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 9376 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 9377 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 9378 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[0]
.sym 9379 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 9383 rx_24_fifo.rd_addr[1]
.sym 9385 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9386 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 9387 lvds_clock_buf
.sym 9388 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 9390 io_pmod[0]$SB_IO_OUT
.sym 9393 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 9394 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 9396 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 9401 spi_if_ins.r_tx_byte[0]
.sym 9409 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9415 w_tx_data_sys[0]
.sym 9416 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 9417 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 9418 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9419 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9420 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 9432 i_smi_a2_SB_LUT4_I1_O[3]
.sym 9433 rx_24_fifo.wr_addr_gray[6]
.sym 9434 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9441 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9444 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 9446 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9449 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9454 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 9456 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 9460 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9463 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9469 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 9470 i_smi_a2_SB_LUT4_I1_O[3]
.sym 9471 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 9476 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 9477 i_smi_a2_SB_LUT4_I1_O[3]
.sym 9478 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 9481 rx_24_fifo.wr_addr_gray[6]
.sym 9488 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9496 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9499 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9505 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9510 r_counter[0]_$glb_clk
.sym 9516 $PACKER_VCC_NET
.sym 9518 r_tx_data[0]
.sym 9524 w_tx_data_io[1]
.sym 9525 w_rx_09_fifo_full
.sym 9526 i_smi_a2_SB_LUT4_I1_O[3]
.sym 9527 spi_if_ins.w_rx_data[5]
.sym 9528 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 9529 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 9530 w_rx_24_fifo_empty
.sym 9537 $PACKER_VCC_NET
.sym 9538 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9542 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9543 spi_if_ins.w_rx_data[6]
.sym 9544 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9554 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9555 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9558 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9560 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9562 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9564 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9567 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9568 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9571 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9573 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 9574 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 9586 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9592 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9593 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9604 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9607 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9611 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9622 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9623 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 9625 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9629 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9630 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9631 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 9632 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9633 r_counter[0]_$glb_clk
.sym 9634 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 9636 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9637 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9639 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 9640 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9641 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9660 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 9661 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9663 $PACKER_VCC_NET
.sym 9664 i_smi_a2_SB_LUT4_I1_O[3]
.sym 9665 i_smi_a2_SB_LUT4_I1_O[2]
.sym 9676 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 9678 rx_24_fifo.wr_addr_gray[3]
.sym 9679 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9681 rx_24_fifo.wr_addr_gray[4]
.sym 9682 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 9686 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 9687 rx_24_fifo.wr_addr_gray[2]
.sym 9689 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 9690 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 9691 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9703 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9706 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9709 rx_24_fifo.wr_addr_gray[3]
.sym 9716 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9721 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 9722 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 9723 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 9727 rx_24_fifo.wr_addr_gray[4]
.sym 9736 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 9745 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9746 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9747 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 9748 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9752 rx_24_fifo.wr_addr_gray[2]
.sym 9756 r_counter[0]_$glb_clk
.sym 9760 w_rx_24_fifo_full
.sym 9763 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 9792 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 9799 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9800 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9805 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9806 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9810 rx_24_fifo.wr_addr[0]
.sym 9812 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9813 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 9814 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9816 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9817 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9820 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 9833 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 9834 rx_24_fifo.wr_addr[0]
.sym 9835 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 9839 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9845 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9851 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9857 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9863 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9865 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9870 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9871 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9875 rx_24_fifo.wr_addr[0]
.sym 9877 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9878 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9879 lvds_clock_buf
.sym 9880 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 9887 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9893 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 9915 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9926 i_smi_a3$SB_IO_IN
.sym 9927 rx_24_fifo.rd_addr_gray[3]
.sym 9933 i_smi_a1$SB_IO_IN
.sym 9943 i_smi_a2$SB_IO_IN
.sym 9948 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9958 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9961 i_smi_a2$SB_IO_IN
.sym 9962 i_smi_a3$SB_IO_IN
.sym 9964 i_smi_a1$SB_IO_IN
.sym 9968 rx_24_fifo.rd_addr_gray[3]
.sym 9974 i_smi_a3$SB_IO_IN
.sym 9975 i_smi_a2$SB_IO_IN
.sym 9976 i_smi_a1$SB_IO_IN
.sym 10002 lvds_clock_buf
.sym 10020 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10183 o_shdn_rx_lna$SB_IO_OUT
.sym 10197 o_ldo_2v8_en$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10222 io_smi_data[1]$SB_IO_OUT
.sym 10223 io_smi_data[2]$SB_IO_OUT
.sym 10226 rx_09_fifo.rd_addr_gray_wr[2]
.sym 10228 rx_09_fifo.empty_o_SB_LUT4_I2_I1[0]
.sym 10229 rx_09_fifo.empty_o_SB_LUT4_I2_I1[2]
.sym 10231 rx_09_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 10233 rx_09_fifo.rd_addr_gray_wr[4]
.sym 10237 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10245 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 10269 w_smi_data_output[1]
.sym 10272 i_smi_a3$SB_IO_IN
.sym 10273 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10279 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10284 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10304 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10308 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10325 i_smi_a3$SB_IO_IN
.sym 10326 w_smi_data_output[1]
.sym 10347 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10348 r_counter[0]_$glb_clk
.sym 10349 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 10354 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10355 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10356 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 10357 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10358 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 10359 rx_09_fifo.rd_addr_gray[6]
.sym 10360 rx_09_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 10361 rx_09_fifo.empty_o_SB_LUT4_I2_I3[3]
.sym 10367 w_smi_data_output[1]
.sym 10370 rx_09_fifo.wr_addr[5]
.sym 10396 io_smi_data[0]$SB_IO_OUT
.sym 10402 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 10406 io_pmod[2]$SB_IO_OUT
.sym 10408 rx_09_fifo.rd_addr[0]
.sym 10409 w_rx_09_fifo_pull
.sym 10411 io_smi_data[7]$SB_IO_OUT
.sym 10413 rx_09_fifo.rd_addr[6]
.sym 10415 rx_09_fifo.rd_addr[5]
.sym 10416 w_rx_09_fifo_pull
.sym 10417 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 10419 rx_09_fifo.rd_addr_gray[5]
.sym 10420 i_smi_soe_se$SB_IO_IN
.sym 10435 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10438 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10441 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10442 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10443 rx_09_fifo.rd_addr[0]
.sym 10444 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10445 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10456 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 10458 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10465 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10471 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 10478 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10482 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10491 rx_09_fifo.rd_addr[0]
.sym 10495 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10496 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10503 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10507 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10510 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10511 r_counter[0]_$glb_clk
.sym 10512 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 10513 rx_09_fifo.empty_o_SB_LUT4_I2_O[3]
.sym 10514 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 10515 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 10516 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10517 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 10518 io_pmod[2]$SB_IO_OUT
.sym 10519 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10520 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10523 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10531 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 10538 rx_09_fifo.wr_addr[4]
.sym 10539 io_pmod[0]$SB_IO_OUT
.sym 10540 rx_09_fifo.rd_addr[7]
.sym 10542 io_smi_data[5]$SB_IO_OUT
.sym 10543 rx_09_fifo.rd_addr_gray[6]
.sym 10556 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 10558 rx_09_fifo.rd_addr[0]
.sym 10560 rx_09_fifo.rd_addr[6]
.sym 10562 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 10565 rx_09_fifo.rd_addr[7]
.sym 10566 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 10567 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 10569 rx_09_fifo.rd_addr[5]
.sym 10586 $nextpnr_ICESTORM_LC_5$O
.sym 10589 rx_09_fifo.rd_addr[0]
.sym 10592 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10594 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 10596 rx_09_fifo.rd_addr[0]
.sym 10598 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10600 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 10602 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10604 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10607 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 10608 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10610 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10613 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 10614 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10616 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10618 rx_09_fifo.rd_addr[5]
.sym 10620 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10622 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10625 rx_09_fifo.rd_addr[6]
.sym 10626 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10630 rx_09_fifo.rd_addr[7]
.sym 10632 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10636 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 10637 io_smi_data[7]$SB_IO_OUT
.sym 10638 rx_09_fifo.rd_addr_gray_wr[3]
.sym 10639 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10640 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10641 rx_09_fifo.rd_addr_gray_wr[6]
.sym 10642 rx_09_fifo.rd_addr_gray_wr[7]
.sym 10643 rx_09_fifo.rd_addr_gray_wr[5]
.sym 10651 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10666 io_pmod[2]$SB_IO_OUT
.sym 10668 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 10669 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 10670 i_smi_soe_se$SB_IO_IN
.sym 10679 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 10680 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10681 $PACKER_VCC_NET
.sym 10686 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 10689 $PACKER_VCC_NET
.sym 10690 io_pmod[2]$SB_IO_OUT
.sym 10691 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 10695 i_smi_soe_se$SB_IO_IN
.sym 10697 smi_ctrl_ins.int_cnt_09[4]
.sym 10700 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 10703 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10704 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10707 smi_ctrl_ins.int_cnt_09[5]
.sym 10709 $nextpnr_ICESTORM_LC_1$O
.sym 10711 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10715 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 10717 smi_ctrl_ins.int_cnt_09[4]
.sym 10718 $PACKER_VCC_NET
.sym 10719 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10723 smi_ctrl_ins.int_cnt_09[5]
.sym 10724 $PACKER_VCC_NET
.sym 10725 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 10728 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 10730 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10735 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 10736 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 10740 smi_ctrl_ins.int_cnt_09[5]
.sym 10741 smi_ctrl_ins.int_cnt_09[4]
.sym 10742 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10743 io_pmod[2]$SB_IO_OUT
.sym 10747 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10749 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 10753 i_smi_soe_se$SB_IO_IN
.sym 10754 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 10756 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 10757 r_counter[0]_$glb_clk
.sym 10758 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 10759 rx_09_fifo.wr_addr[4]
.sym 10760 rx_09_fifo.wr_addr_gray[5]
.sym 10761 io_smi_data[5]$SB_IO_OUT
.sym 10762 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 10763 io_smi_data[4]$SB_IO_OUT
.sym 10766 io_smi_data[3]$SB_IO_OUT
.sym 10771 rx_09_fifo.wr_addr[0]
.sym 10772 rx_09_fifo.rd_addr_gray[3]
.sym 10774 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10775 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 10777 $PACKER_VCC_NET
.sym 10784 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10785 io_pmod[0]$SB_IO_OUT
.sym 10794 io_smi_data[0]$SB_IO_OUT
.sym 10801 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 10803 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 10804 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 10805 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10806 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 10807 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 10808 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 10809 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 10810 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10811 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 10812 smi_ctrl_ins.int_cnt_09[4]
.sym 10814 smi_ctrl_ins.int_cnt_09[5]
.sym 10819 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 10820 w_rx_09_fifo_pull
.sym 10821 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 10825 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 10827 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 10829 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 10830 i_smi_soe_se$SB_IO_IN
.sym 10831 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 10833 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 10834 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 10835 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 10836 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10839 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 10840 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 10841 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10842 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 10848 smi_ctrl_ins.int_cnt_09[5]
.sym 10851 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 10852 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 10853 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10854 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 10857 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 10858 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10859 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 10860 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 10863 i_smi_soe_se$SB_IO_IN
.sym 10864 w_rx_09_fifo_pull
.sym 10865 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 10866 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 10869 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 10870 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 10872 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10875 smi_ctrl_ins.int_cnt_09[4]
.sym 10879 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 10880 r_counter[0]_$glb_clk
.sym 10883 io_smi_data[2]$SB_IO_OUT
.sym 10884 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10887 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 10894 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 10895 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 10903 rx_09_fifo.wr_addr_gray[5]
.sym 10909 w_rx_24_fifo_pull
.sym 10913 io_pmod[0]$SB_IO_OUT
.sym 10924 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 10925 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 10927 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10928 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 10929 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10932 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 10933 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10935 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10936 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10938 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 10939 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10940 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 10941 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 10942 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10944 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10950 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 10952 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 10953 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 10954 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 10962 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 10963 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10964 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 10965 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 10968 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 10969 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 10970 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10971 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 10974 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10975 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10976 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10977 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10980 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 10981 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10982 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 10983 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 10986 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 10987 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 10988 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10989 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 10993 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10994 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10995 i_smi_a1_SB_LUT4_I1_O[1]
.sym 11002 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11003 r_counter[0]_$glb_clk
.sym 11009 rx_09_fifo.rd_addr_gray_wr[0]
.sym 11012 rx_09_fifo.rd_addr_gray_wr[1]
.sym 11021 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11026 io_smi_data[2]$SB_IO_OUT
.sym 11031 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11032 io_pmod[0]$SB_IO_OUT
.sym 11035 io_pmod[0]$SB_IO_OUT
.sym 11038 w_rx_09_fifo_full
.sym 11040 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 11046 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11047 i_smi_a2_SB_LUT4_I1_O[3]
.sym 11048 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 11053 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11059 rx_09_fifo.rd_addr[0]
.sym 11069 w_rx_24_fifo_pull
.sym 11085 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11086 rx_09_fifo.rd_addr[0]
.sym 11109 w_rx_24_fifo_pull
.sym 11111 i_smi_a2_SB_LUT4_I1_O[3]
.sym 11117 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11118 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11125 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 11126 r_counter[0]_$glb_clk
.sym 11127 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 11135 rx_24_fifo.wr_addr_gray[6]
.sym 11141 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 11147 io_pmod[6]$SB_IO_OUT
.sym 11152 $PACKER_VCC_NET
.sym 11155 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11157 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11158 io_pmod[2]$SB_IO_OUT
.sym 11159 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11161 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11163 spi_if_ins.r_tx_byte[7]
.sym 11183 rx_24_fifo.rd_addr[7]
.sym 11185 rx_24_fifo.rd_addr[0]
.sym 11187 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 11196 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 11197 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 11198 rx_24_fifo.rd_addr[6]
.sym 11199 rx_24_fifo.rd_addr[1]
.sym 11200 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 11201 $nextpnr_ICESTORM_LC_8$O
.sym 11204 rx_24_fifo.rd_addr[0]
.sym 11207 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11210 rx_24_fifo.rd_addr[1]
.sym 11211 rx_24_fifo.rd_addr[0]
.sym 11213 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11216 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 11217 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11219 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11222 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 11223 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11225 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11228 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 11229 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11231 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11233 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 11235 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11237 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11240 rx_24_fifo.rd_addr[6]
.sym 11241 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11246 rx_24_fifo.rd_addr[7]
.sym 11247 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11252 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11253 spi_if_ins.spi.r3_rx_done
.sym 11254 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11255 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11258 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 11265 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11271 rx_24_fifo.rd_addr[7]
.sym 11273 $PACKER_VCC_NET
.sym 11275 rx_24_fifo.rd_addr[0]
.sym 11277 io_pmod[0]$SB_IO_OUT
.sym 11279 r_tx_data[3]
.sym 11281 $PACKER_VCC_NET
.sym 11283 spi_if_ins.r_tx_byte[2]
.sym 11285 spi_if_ins.r_tx_byte[1]
.sym 11293 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11296 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11301 rx_24_fifo.rd_addr[0]
.sym 11302 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11303 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11304 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11305 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11312 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11319 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11325 rx_24_fifo.rd_addr[0]
.sym 11326 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11331 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11332 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11337 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11339 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11357 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11367 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11369 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11371 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11374 spi_if_ins.r_tx_byte[6]
.sym 11375 spi_if_ins.r_tx_byte[3]
.sym 11376 spi_if_ins.r_tx_byte[2]
.sym 11377 spi_if_ins.r_tx_byte[1]
.sym 11378 spi_if_ins.r_tx_byte[0]
.sym 11379 spi_if_ins.r_tx_byte[7]
.sym 11380 spi_if_ins.r_tx_byte[4]
.sym 11381 spi_if_ins.r_tx_byte[5]
.sym 11388 spi_if_ins.r_tx_data_valid
.sym 11394 spi_if_ins.spi.r2_rx_done
.sym 11400 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 11403 w_tx_data_io[7]
.sym 11405 io_pmod[0]$SB_IO_OUT
.sym 11415 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11416 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11417 spi_if_ins.w_rx_data[5]
.sym 11420 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11423 rx_24_fifo.rd_addr[1]
.sym 11426 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 11427 spi_if_ins.w_rx_data[6]
.sym 11428 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11435 rx_24_fifo.rd_addr[0]
.sym 11440 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11448 spi_if_ins.w_rx_data[5]
.sym 11451 spi_if_ins.w_rx_data[6]
.sym 11454 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11455 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11456 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11457 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11461 spi_if_ins.w_rx_data[6]
.sym 11462 spi_if_ins.w_rx_data[5]
.sym 11466 rx_24_fifo.rd_addr[1]
.sym 11467 rx_24_fifo.rd_addr[0]
.sym 11469 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11474 spi_if_ins.w_rx_data[5]
.sym 11475 spi_if_ins.w_rx_data[6]
.sym 11494 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 11495 r_counter[0]_$glb_clk
.sym 11496 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11497 r_tx_data[2]
.sym 11498 r_tx_data[6]
.sym 11499 r_tx_data[7]
.sym 11500 r_tx_data[4]
.sym 11501 r_tx_data[1]
.sym 11502 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 11503 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 11504 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11509 spi_if_ins.w_rx_data[6]
.sym 11511 spi_if_ins.w_rx_data[5]
.sym 11522 w_cs[2]
.sym 11523 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11526 i_smi_a2_SB_LUT4_I1_O[3]
.sym 11527 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 11529 w_tx_data_io[4]
.sym 11530 w_rx_09_fifo_full
.sym 11531 io_pmod[0]$SB_IO_OUT
.sym 11540 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 11542 w_cs[1]
.sym 11544 spi_if_ins.w_rx_data[5]
.sym 11546 w_cs[3]
.sym 11548 w_cs[2]
.sym 11550 w_rx_09_fifo_full
.sym 11555 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 11557 spi_if_ins.w_rx_data[6]
.sym 11560 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 11565 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 11577 w_rx_09_fifo_full
.sym 11579 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 11580 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 11595 w_cs[1]
.sym 11596 w_cs[3]
.sym 11597 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 11598 w_cs[2]
.sym 11602 spi_if_ins.w_rx_data[5]
.sym 11603 spi_if_ins.w_rx_data[6]
.sym 11613 w_cs[2]
.sym 11614 w_cs[1]
.sym 11615 w_cs[3]
.sym 11616 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 11617 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 11618 lvds_clock_buf
.sym 11619 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 11620 w_tx_data_smi[3]
.sym 11621 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 11622 w_tx_data_smi[2]
.sym 11623 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 11624 w_tx_data_smi[0]
.sym 11625 w_tx_data_smi[1]
.sym 11626 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11632 w_rx_data[7]
.sym 11633 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 11636 w_rx_data[3]
.sym 11637 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11638 i_smi_a2_SB_LUT4_I1_O[3]
.sym 11640 w_rx_data[4]
.sym 11642 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11644 $PACKER_VCC_NET
.sym 11645 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11647 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11648 r_tx_data[0]
.sym 11649 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11650 io_pmod[2]$SB_IO_OUT
.sym 11651 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11654 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 11667 w_tx_data_sys[0]
.sym 11672 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11673 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11674 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 11678 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 11730 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 11731 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11732 w_tx_data_sys[0]
.sym 11733 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 11740 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11741 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11745 rx_24_fifo.rd_addr_gray[4]
.sym 11747 rx_24_fifo.rd_addr_gray[0]
.sym 11748 rx_24_fifo.rd_addr_gray[1]
.sym 11749 rx_24_fifo.rd_addr_gray[2]
.sym 11750 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 11755 w_ioc[0]
.sym 11756 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 11762 w_tx_data_smi[3]
.sym 11772 $PACKER_VCC_NET
.sym 11776 w_rx_24_fifo_full
.sym 11796 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 11805 rx_24_fifo.wr_addr_gray_rd[0]
.sym 11806 rx_24_fifo.wr_addr_gray[1]
.sym 11808 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11812 rx_24_fifo.wr_addr_gray[0]
.sym 11814 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 11823 rx_24_fifo.wr_addr_gray_rd[0]
.sym 11829 rx_24_fifo.wr_addr_gray[1]
.sym 11844 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11847 rx_24_fifo.wr_addr_gray[0]
.sym 11854 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 11856 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 11864 r_counter[0]_$glb_clk
.sym 11866 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11868 rx_24_fifo.rd_addr_gray_wr[0]
.sym 11869 rx_24_fifo.rd_addr_gray_wr[2]
.sym 11870 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 11871 rx_24_fifo.rd_addr_gray_wr[1]
.sym 11872 rx_24_fifo.rd_addr_gray_wr[4]
.sym 11873 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 11874 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 11880 w_tx_data_sys[0]
.sym 11882 i_button_SB_LUT4_I3_I1[2]
.sym 11891 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 11899 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11913 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11921 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11922 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11926 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 11930 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 11933 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 11936 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 11952 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 11953 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 11955 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 11970 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 11971 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11972 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11973 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11987 lvds_clock_buf
.sym 11988 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 12001 sys_ctrl_ins.reset_cmd
.sym 12005 i_smi_a2_SB_LUT4_I1_O[3]
.sym 12018 i_smi_a2_SB_LUT4_I1_O[3]
.sym 12033 rx_24_fifo.rd_addr_gray_wr[2]
.sym 12102 rx_24_fifo.rd_addr_gray_wr[2]
.sym 12110 lvds_clock_buf
.sym 12128 o_led1$SB_IO_OUT
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12326 io_smi_data[7]$SB_IO_OUT
.sym 12328 io_smi_data[0]$SB_IO_OUT
.sym 12335 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12338 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 12377 rx_09_fifo.rd_addr_gray[2]
.sym 12386 rx_09_fifo.rd_addr_gray[4]
.sym 12388 rx_09_fifo.empty_o_SB_LUT4_I2_I1[2]
.sym 12395 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 12396 rx_09_fifo.empty_o_SB_LUT4_I2_I1[1]
.sym 12397 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12401 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 12403 rx_09_fifo.empty_o_SB_LUT4_I2_I1[0]
.sym 12404 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 12408 rx_09_fifo.rd_addr[5]
.sym 12412 rx_09_fifo.rd_addr_gray[2]
.sym 12422 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12423 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 12429 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 12431 rx_09_fifo.rd_addr[5]
.sym 12440 rx_09_fifo.empty_o_SB_LUT4_I2_I1[1]
.sym 12441 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 12442 rx_09_fifo.empty_o_SB_LUT4_I2_I1[0]
.sym 12443 rx_09_fifo.empty_o_SB_LUT4_I2_I1[2]
.sym 12453 rx_09_fifo.rd_addr_gray[4]
.sym 12457 lvds_clock_buf
.sym 12463 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12464 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12465 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 12466 rx_09_fifo.empty_o_SB_LUT4_I2_I1[1]
.sym 12467 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12468 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12470 rx_09_fifo.wr_addr_gray_rd[2]
.sym 12486 io_smi_data[5]$SB_IO_OUT
.sym 12495 io_smi_data[3]$SB_IO_OUT
.sym 12496 rx_09_fifo.rd_addr_gray_wr[2]
.sym 12518 io_smi_data[4]$SB_IO_OUT
.sym 12528 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12529 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12542 rx_09_fifo.empty_o_SB_LUT4_I2_I1[0]
.sym 12543 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12544 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12545 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12546 rx_09_fifo.rd_addr[6]
.sym 12547 io_pmod[2]$SB_IO_OUT
.sym 12548 rx_09_fifo.empty_o_SB_LUT4_I2_O[3]
.sym 12550 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12551 rx_09_fifo.rd_addr[7]
.sym 12553 rx_09_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 12554 rx_09_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 12555 rx_09_fifo.empty_o_SB_LUT4_I2_I3[3]
.sym 12556 w_rx_09_fifo_pull
.sym 12558 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12559 rx_09_fifo.empty_o_SB_LUT4_I2_I1[1]
.sym 12560 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12561 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12562 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12566 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12567 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12568 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12570 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 12571 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12575 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12576 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12579 rx_09_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 12580 rx_09_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 12581 rx_09_fifo.empty_o_SB_LUT4_I2_O[3]
.sym 12582 w_rx_09_fifo_pull
.sym 12585 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12587 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12591 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12593 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12594 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12597 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12599 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12600 rx_09_fifo.empty_o_SB_LUT4_I2_I1[1]
.sym 12605 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12609 rx_09_fifo.empty_o_SB_LUT4_I2_I3[3]
.sym 12610 io_pmod[2]$SB_IO_OUT
.sym 12611 rx_09_fifo.empty_o_SB_LUT4_I2_I1[0]
.sym 12612 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12615 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12616 rx_09_fifo.rd_addr[7]
.sym 12617 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 12618 rx_09_fifo.rd_addr[6]
.sym 12619 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12620 r_counter[0]_$glb_clk
.sym 12621 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 12622 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12623 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12624 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12625 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12626 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12627 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12628 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 12629 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12641 i_smi_soe_se$SB_IO_IN
.sym 12648 i_smi_a3$SB_IO_IN
.sym 12651 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12665 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 12666 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12668 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12669 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12670 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12672 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12673 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 12674 w_rx_09_fifo_pull
.sym 12675 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12676 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12677 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12678 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12679 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 12681 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 12682 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12683 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12686 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12689 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12691 rx_09_fifo.rd_addr[0]
.sym 12693 rx_09_fifo.rd_addr[6]
.sym 12694 rx_09_fifo.rd_addr[5]
.sym 12696 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 12697 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 12698 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 12699 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12702 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12705 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12710 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 12711 rx_09_fifo.rd_addr[0]
.sym 12714 rx_09_fifo.rd_addr[0]
.sym 12715 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 12721 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12722 w_rx_09_fifo_pull
.sym 12723 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12726 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12727 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12728 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12729 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12732 rx_09_fifo.rd_addr[5]
.sym 12735 rx_09_fifo.rd_addr[6]
.sym 12738 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12739 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12740 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12741 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12743 r_counter[0]_$glb_clk
.sym 12744 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 12745 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12746 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12747 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 12748 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 12749 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 12750 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12751 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 12752 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12759 io_pmod[2]$SB_IO_OUT
.sym 12768 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 12770 rx_09_fifo.rd_addr_gray_wr[2]
.sym 12772 io_smi_data[3]$SB_IO_OUT
.sym 12776 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12777 rx_09_fifo.wr_addr[0]
.sym 12788 rx_09_fifo.rd_addr_gray[6]
.sym 12789 rx_09_fifo.rd_addr_gray[5]
.sym 12790 rx_09_fifo.rd_addr_gray[3]
.sym 12793 rx_09_fifo.rd_addr[7]
.sym 12797 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12799 rx_09_fifo.wr_addr[0]
.sym 12802 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12804 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12805 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12808 i_smi_a3$SB_IO_IN
.sym 12811 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12812 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12813 w_smi_data_output[7]
.sym 12819 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12826 w_smi_data_output[7]
.sym 12828 i_smi_a3$SB_IO_IN
.sym 12833 rx_09_fifo.rd_addr_gray[3]
.sym 12838 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12840 rx_09_fifo.wr_addr[0]
.sym 12843 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12844 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12845 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12846 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12852 rx_09_fifo.rd_addr_gray[6]
.sym 12856 rx_09_fifo.rd_addr[7]
.sym 12863 rx_09_fifo.rd_addr_gray[5]
.sym 12866 lvds_clock_buf
.sym 12869 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 12870 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 12871 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 12872 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12873 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12874 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 12875 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 12887 i_smi_soe_se$SB_IO_IN
.sym 12888 io_pmod[0]$SB_IO_OUT
.sym 12896 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 12900 rx_09_fifo.wr_addr[4]
.sym 12909 w_smi_data_output[4]
.sym 12915 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 12917 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12920 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 12921 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 12927 w_smi_data_output[3]
.sym 12930 w_smi_data_output[5]
.sym 12931 i_smi_a3$SB_IO_IN
.sym 12936 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 12945 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 12949 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 12955 w_smi_data_output[5]
.sym 12956 i_smi_a3$SB_IO_IN
.sym 12961 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 12962 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12966 i_smi_a3$SB_IO_IN
.sym 12968 w_smi_data_output[4]
.sym 12985 i_smi_a3$SB_IO_IN
.sym 12987 w_smi_data_output[3]
.sym 12988 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 12989 lvds_clock_buf
.sym 12990 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 12991 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 12993 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 12994 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 12995 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 12996 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 12997 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 12998 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 13007 io_pmod[0]$SB_IO_OUT
.sym 13009 io_pmod[4]$SB_IO_OUT
.sym 13013 w_rx_09_fifo_full
.sym 13018 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 13020 io_smi_data[4]$SB_IO_OUT
.sym 13021 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13039 rx_09_fifo.rd_addr_gray_wr[1]
.sym 13041 w_smi_data_output[2]
.sym 13044 rx_09_fifo.rd_addr_gray_wr[0]
.sym 13055 i_smi_a3$SB_IO_IN
.sym 13071 i_smi_a3$SB_IO_IN
.sym 13074 w_smi_data_output[2]
.sym 13078 rx_09_fifo.rd_addr_gray_wr[0]
.sym 13095 rx_09_fifo.rd_addr_gray_wr[1]
.sym 13112 lvds_clock_buf
.sym 13115 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13128 spi_if_ins.r_tx_byte[7]
.sym 13132 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 13141 i_smi_a3$SB_IO_IN
.sym 13147 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13149 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13164 rx_09_fifo.rd_addr_gray[0]
.sym 13169 rx_09_fifo.rd_addr_gray[1]
.sym 13212 rx_09_fifo.rd_addr_gray[0]
.sym 13232 rx_09_fifo.rd_addr_gray[1]
.sym 13235 lvds_clock_buf
.sym 13238 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13239 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13240 spi_if_ins.state_if[1]
.sym 13241 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 13242 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13243 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13244 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13255 spi_if_ins.r_tx_byte[1]
.sym 13260 spi_if_ins.r_tx_byte[2]
.sym 13264 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13267 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13268 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13271 spi_if_ins.r_tx_byte[7]
.sym 13280 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 13308 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 13355 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 13357 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 13358 lvds_clock_buf
.sym 13359 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 13360 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13361 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13362 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13363 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13364 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13365 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13366 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13374 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 13377 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 13385 spi_if_ins.r_tx_byte[4]
.sym 13387 spi_if_ins.r_tx_byte[5]
.sym 13389 spi_if_ins.r_tx_byte[6]
.sym 13391 spi_if_ins.r_tx_byte[3]
.sym 13392 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13393 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13394 r_tx_data[5]
.sym 13395 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13403 spi_if_ins.spi.r3_rx_done
.sym 13404 spi_if_ins.spi.r2_rx_done
.sym 13408 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13421 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13423 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13427 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13432 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13440 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13441 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13447 spi_if_ins.spi.r2_rx_done
.sym 13452 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13453 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13455 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13458 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13477 spi_if_ins.spi.r3_rx_done
.sym 13478 spi_if_ins.spi.r2_rx_done
.sym 13481 r_counter[0]_$glb_clk
.sym 13484 spi_if_ins.w_rx_data[5]
.sym 13485 spi_if_ins.w_rx_data[3]
.sym 13487 spi_if_ins.w_rx_data[6]
.sym 13489 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13490 spi_if_ins.w_rx_data[4]
.sym 13497 i_smi_a2_SB_LUT4_I1_O[3]
.sym 13504 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13507 w_tx_data_io[6]
.sym 13508 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13509 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13510 w_tx_data_io[2]
.sym 13514 spi_if_ins.w_rx_data[4]
.sym 13515 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13524 r_tx_data[3]
.sym 13526 r_tx_data[7]
.sym 13527 r_tx_data[4]
.sym 13528 r_tx_data[1]
.sym 13532 r_tx_data[2]
.sym 13533 r_tx_data[6]
.sym 13534 r_tx_data[0]
.sym 13551 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13554 r_tx_data[5]
.sym 13557 r_tx_data[6]
.sym 13564 r_tx_data[3]
.sym 13570 r_tx_data[2]
.sym 13578 r_tx_data[1]
.sym 13584 r_tx_data[0]
.sym 13588 r_tx_data[7]
.sym 13594 r_tx_data[4]
.sym 13601 r_tx_data[5]
.sym 13603 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13604 r_counter[0]_$glb_clk
.sym 13607 w_rx_data[5]
.sym 13608 w_rx_data[1]
.sym 13609 w_rx_data[0]
.sym 13610 w_rx_data[7]
.sym 13611 w_rx_data[3]
.sym 13612 w_rx_data[6]
.sym 13613 w_rx_data[4]
.sym 13619 $PACKER_VCC_NET
.sym 13620 r_tx_data[0]
.sym 13630 w_tx_data_io[0]
.sym 13637 w_rx_24_fifo_empty
.sym 13641 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13651 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13652 w_tx_data_smi[1]
.sym 13656 w_tx_data_io[7]
.sym 13658 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 13662 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13663 w_cs[3]
.sym 13667 w_tx_data_io[6]
.sym 13668 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13669 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13670 w_tx_data_io[2]
.sym 13671 w_tx_data_io[1]
.sym 13672 w_tx_data_io[4]
.sym 13673 w_cs[2]
.sym 13674 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13675 w_cs[1]
.sym 13678 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13680 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13682 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 13683 w_tx_data_io[2]
.sym 13687 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13689 w_tx_data_io[6]
.sym 13692 w_tx_data_io[7]
.sym 13694 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13695 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13699 w_tx_data_io[4]
.sym 13701 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13704 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13705 w_tx_data_smi[1]
.sym 13706 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13707 w_tx_data_io[1]
.sym 13710 w_cs[1]
.sym 13711 w_cs[3]
.sym 13712 w_cs[2]
.sym 13713 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13716 w_cs[3]
.sym 13717 w_cs[2]
.sym 13718 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13719 w_cs[1]
.sym 13722 w_cs[1]
.sym 13723 w_cs[3]
.sym 13724 w_cs[2]
.sym 13725 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13726 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13727 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13728 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13729 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13730 w_ioc[4]
.sym 13731 w_ioc[1]
.sym 13732 w_ioc[2]
.sym 13733 w_ioc[0]
.sym 13734 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 13735 w_ioc[3]
.sym 13736 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13741 r_tx_data[3]
.sym 13742 w_rx_data[6]
.sym 13743 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13744 w_rx_data[0]
.sym 13748 spi_if_ins.w_rx_data[1]
.sym 13749 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 13752 w_rx_data[1]
.sym 13755 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13757 w_cs[1]
.sym 13760 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13775 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13777 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13780 w_tx_data_smi[2]
.sym 13781 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13782 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13783 w_rx_09_fifo_full
.sym 13784 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13785 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13790 w_tx_data_io[0]
.sym 13791 w_rx_24_fifo_full
.sym 13793 io_pmod[2]$SB_IO_OUT
.sym 13797 w_rx_24_fifo_empty
.sym 13798 w_tx_data_smi[0]
.sym 13799 i_button_SB_LUT4_I3_I1[2]
.sym 13804 w_rx_24_fifo_full
.sym 13809 w_tx_data_smi[0]
.sym 13810 w_tx_data_io[0]
.sym 13811 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13812 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13817 w_rx_24_fifo_empty
.sym 13821 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13822 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13823 w_tx_data_smi[2]
.sym 13830 io_pmod[2]$SB_IO_OUT
.sym 13836 w_rx_09_fifo_full
.sym 13840 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13842 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13849 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13850 r_counter[0]_$glb_clk
.sym 13851 i_button_SB_LUT4_I3_I1[2]
.sym 13852 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 13853 w_tx_data_sys[0]
.sym 13855 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13857 i_button_SB_LUT4_I3_I1[2]
.sym 13858 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 13859 i_button_SB_LUT4_I3_I1[0]
.sym 13864 io_pmod[0]$SB_IO_OUT
.sym 13867 w_tx_data_io[7]
.sym 13868 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13869 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13871 spi_if_ins.w_rx_data[1]
.sym 13874 spi_if_ins.w_rx_data[0]
.sym 13875 spi_if_ins.w_rx_data[2]
.sym 13882 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13883 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13896 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 13897 i_smi_a2_SB_LUT4_I1_O[3]
.sym 13900 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 13901 w_cs[2]
.sym 13902 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 13903 w_ioc[1]
.sym 13904 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 13906 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 13908 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13940 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 13950 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 13958 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 13963 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 13968 w_ioc[1]
.sym 13969 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13970 w_cs[2]
.sym 13971 i_smi_a2_SB_LUT4_I1_O[3]
.sym 13972 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 13973 r_counter[0]_$glb_clk
.sym 13974 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 13977 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13979 sys_ctrl_ins.reset_cmd
.sym 13981 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 13982 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13998 w_tx_data_io[4]
.sym 14001 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 14018 rx_24_fifo.rd_addr_gray[4]
.sym 14021 rx_24_fifo.rd_addr_gray[1]
.sym 14022 rx_24_fifo.rd_addr_gray[2]
.sym 14028 rx_24_fifo.rd_addr_gray[0]
.sym 14030 rx_24_fifo.rd_addr_gray_wr[4]
.sym 14042 rx_24_fifo.rd_addr_gray_wr[0]
.sym 14045 rx_24_fifo.rd_addr_gray_wr[1]
.sym 14051 rx_24_fifo.rd_addr_gray_wr[1]
.sym 14064 rx_24_fifo.rd_addr_gray[0]
.sym 14070 rx_24_fifo.rd_addr_gray[2]
.sym 14074 rx_24_fifo.rd_addr_gray_wr[4]
.sym 14079 rx_24_fifo.rd_addr_gray[1]
.sym 14087 rx_24_fifo.rd_addr_gray[4]
.sym 14093 rx_24_fifo.rd_addr_gray_wr[0]
.sym 14096 lvds_clock_buf
.sym 14100 o_led0$SB_IO_OUT
.sym 14102 o_ldo_2v8_en$SB_IO_OUT
.sym 14103 o_led1$SB_IO_OUT
.sym 14111 $PACKER_VCC_NET
.sym 14125 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 14227 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 14241 o_shdn_tx_lna$SB_IO_OUT
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14362 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 14365 i_smi_a1$SB_IO_IN
.sym 14388 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14406 o_ldo_2v8_en$SB_IO_OUT
.sym 14410 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14418 i_sck$SB_IO_IN
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14428 io_smi_data[3]$SB_IO_OUT
.sym 14436 i_sck$SB_IO_IN
.sym 14461 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 14476 i_sck$SB_IO_IN
.sym 14478 io_smi_data[4]$SB_IO_OUT
.sym 14486 rx_09_fifo.wr_addr_gray_rd[4]
.sym 14513 rx_09_fifo.wr_addr_gray[4]
.sym 14521 rx_09_fifo.wr_addr_gray[4]
.sym 14538 rx_09_fifo.wr_addr_gray_rd[4]
.sym 14566 r_counter[0]_$glb_clk
.sym 14572 rx_09_fifo.wr_addr_gray[1]
.sym 14573 rx_09_fifo.wr_addr_gray[3]
.sym 14574 rx_09_fifo.wr_addr_gray[2]
.sym 14575 rx_09_fifo.wr_addr_gray[4]
.sym 14578 rx_09_fifo.wr_addr_gray[0]
.sym 14579 rx_09_fifo.wr_addr[0]
.sym 14616 rx_09_fifo.wr_addr[0]
.sym 14628 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 14631 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14633 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 14634 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14649 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14650 rx_09_fifo.wr_addr_gray_rd[0]
.sym 14651 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 14652 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 14663 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 14665 rx_09_fifo.wr_addr_gray_rd[3]
.sym 14666 rx_09_fifo.wr_addr_gray[3]
.sym 14671 rx_09_fifo.wr_addr_gray[0]
.sym 14672 rx_09_fifo.wr_addr_gray_rd[2]
.sym 14675 rx_09_fifo.wr_addr_gray[2]
.sym 14683 rx_09_fifo.wr_addr_gray[3]
.sym 14691 rx_09_fifo.wr_addr_gray[0]
.sym 14695 rx_09_fifo.wr_addr_gray_rd[0]
.sym 14703 rx_09_fifo.wr_addr_gray_rd[3]
.sym 14707 rx_09_fifo.wr_addr_gray_rd[2]
.sym 14712 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 14713 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14714 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 14715 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 14726 rx_09_fifo.wr_addr_gray[2]
.sym 14729 r_counter[0]_$glb_clk
.sym 14732 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 14733 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 14734 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 14735 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14736 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14737 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 14738 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 14747 i_ss_SB_LUT4_I3_O
.sym 14748 rx_09_fifo.wr_addr[0]
.sym 14757 rx_09_fifo.wr_addr[3]
.sym 14758 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14761 rx_09_fifo.wr_addr[7]
.sym 14762 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 14773 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 14776 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 14779 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 14780 rx_09_fifo.wr_addr_gray[1]
.sym 14781 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14785 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14788 rx_09_fifo.wr_addr_gray_rd[7]
.sym 14789 rx_09_fifo.wr_addr[7]
.sym 14796 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14801 rx_09_fifo.wr_addr_gray[6]
.sym 14808 rx_09_fifo.wr_addr[7]
.sym 14812 rx_09_fifo.wr_addr_gray[6]
.sym 14819 rx_09_fifo.wr_addr_gray_rd[7]
.sym 14824 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14830 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 14831 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 14832 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 14837 rx_09_fifo.wr_addr_gray[1]
.sym 14843 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14847 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14852 r_counter[0]_$glb_clk
.sym 14854 rx_09_fifo.wr_addr[6]
.sym 14855 rx_09_fifo.wr_addr[7]
.sym 14856 rx_09_fifo.wr_addr[5]
.sym 14857 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14858 rx_09_fifo.wr_addr[2]
.sym 14859 rx_09_fifo.wr_addr_gray[6]
.sym 14860 rx_09_fifo.wr_addr[1]
.sym 14861 rx_09_fifo.wr_addr[3]
.sym 14877 rx_09_fifo.wr_addr[4]
.sym 14879 rx_09_fifo.wr_addr[2]
.sym 14883 rx_09_fifo.wr_addr[1]
.sym 14887 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 14897 rx_09_fifo.rd_addr_gray_wr[3]
.sym 14900 rx_09_fifo.rd_addr_gray_wr[6]
.sym 14901 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 14902 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 14906 io_pmod[0]$SB_IO_OUT
.sym 14907 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14908 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14909 rx_09_fifo.rd_addr_gray_wr[7]
.sym 14910 rx_09_fifo.rd_addr_gray_wr[5]
.sym 14918 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14930 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 14931 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 14936 rx_09_fifo.rd_addr_gray_wr[6]
.sym 14942 rx_09_fifo.rd_addr_gray_wr[3]
.sym 14946 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14947 io_pmod[0]$SB_IO_OUT
.sym 14953 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14960 rx_09_fifo.rd_addr_gray_wr[7]
.sym 14964 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 14966 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14971 rx_09_fifo.rd_addr_gray_wr[5]
.sym 14975 lvds_clock_buf
.sym 14977 w_rx_09_fifo_full
.sym 14978 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 14980 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 14981 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14982 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 14984 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14987 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 14990 rx_09_fifo.wr_addr[1]
.sym 14993 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 14994 rx_09_fifo.wr_addr[3]
.sym 14998 rx_09_fifo.wr_addr[7]
.sym 15010 w_rx_09_fifo_full
.sym 15018 rx_09_fifo.wr_addr[4]
.sym 15019 rx_09_fifo.wr_addr[7]
.sym 15020 rx_09_fifo.wr_addr[5]
.sym 15021 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 15024 rx_09_fifo.wr_addr[1]
.sym 15026 rx_09_fifo.wr_addr[6]
.sym 15028 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 15030 rx_09_fifo.wr_addr[2]
.sym 15032 rx_09_fifo.wr_addr[1]
.sym 15033 rx_09_fifo.wr_addr[3]
.sym 15036 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 15050 $nextpnr_ICESTORM_LC_6$O
.sym 15052 rx_09_fifo.wr_addr[1]
.sym 15056 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 15059 rx_09_fifo.wr_addr[2]
.sym 15060 rx_09_fifo.wr_addr[1]
.sym 15062 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 15065 rx_09_fifo.wr_addr[3]
.sym 15066 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 15068 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 15070 rx_09_fifo.wr_addr[4]
.sym 15072 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 15074 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 15077 rx_09_fifo.wr_addr[5]
.sym 15078 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 15080 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 15083 rx_09_fifo.wr_addr[6]
.sym 15084 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 15088 rx_09_fifo.wr_addr[7]
.sym 15090 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 15093 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 15095 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 15096 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 15100 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15101 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 15102 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15103 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15104 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15105 spi_if_ins.state_if[0]
.sym 15106 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15114 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 15132 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 15134 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15141 rx_09_fifo.rd_addr_gray_wr[2]
.sym 15142 rx_09_fifo.wr_addr[0]
.sym 15143 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 15145 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 15146 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 15147 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 15149 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15150 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15151 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 15152 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 15153 rx_09_fifo.wr_addr[1]
.sym 15154 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 15155 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 15156 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 15159 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15162 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 15163 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 15167 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 15168 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 15169 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15172 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 15176 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 15177 rx_09_fifo.wr_addr[1]
.sym 15186 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15187 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15188 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 15189 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 15193 rx_09_fifo.rd_addr_gray_wr[2]
.sym 15198 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 15199 rx_09_fifo.wr_addr[0]
.sym 15200 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 15201 rx_09_fifo.wr_addr[1]
.sym 15204 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 15205 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 15206 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 15207 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 15210 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 15211 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 15212 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15213 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15216 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 15217 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 15218 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 15219 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 15221 lvds_clock_buf
.sym 15223 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15224 spi_if_ins.spi.r_tx_byte[2]
.sym 15225 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15226 spi_if_ins.spi.r_tx_byte[6]
.sym 15227 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15228 spi_if_ins.spi.r_tx_byte[5]
.sym 15229 spi_if_ins.spi.r_tx_byte[3]
.sym 15230 spi_if_ins.spi.r_tx_byte[1]
.sym 15238 io_pmod[5]$SB_IO_OUT
.sym 15241 spi_if_ins.r_tx_byte[7]
.sym 15248 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15249 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 15250 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15253 spi_if_ins.state_if[0]
.sym 15266 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15274 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15277 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15305 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15343 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15344 r_counter[0]_$glb_clk
.sym 15345 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15352 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15361 spi_if_ins.r_tx_byte[3]
.sym 15362 spi_if_ins.r_tx_byte[5]
.sym 15364 spi_if_ins.r_tx_byte[6]
.sym 15365 spi_if_ins.r_tx_byte[4]
.sym 15371 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15377 spi_if_ins.r_tx_byte[0]
.sym 15378 sys_ctrl_ins.reset_cmd
.sym 15389 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15402 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15407 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 15408 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15409 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15413 spi_if_ins.state_if[0]
.sym 15414 spi_if_ins.state_if[1]
.sym 15415 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15417 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15426 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15427 spi_if_ins.state_if[1]
.sym 15428 spi_if_ins.state_if[0]
.sym 15429 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15433 spi_if_ins.state_if[0]
.sym 15434 spi_if_ins.state_if[1]
.sym 15438 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15439 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15440 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15441 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 15444 spi_if_ins.state_if[1]
.sym 15445 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15447 spi_if_ins.state_if[0]
.sym 15450 spi_if_ins.state_if[0]
.sym 15451 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15452 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15453 spi_if_ins.state_if[1]
.sym 15457 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15462 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15464 spi_if_ins.state_if[0]
.sym 15465 spi_if_ins.state_if[1]
.sym 15466 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15467 r_counter[0]_$glb_clk
.sym 15470 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15471 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15475 $PACKER_GND_NET
.sym 15480 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 15483 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15485 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15494 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15499 w_rx_data[0]
.sym 15500 spi_if_ins.w_rx_data[5]
.sym 15502 w_rx_09_fifo_full
.sym 15504 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15512 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15513 spi_if_ins.state_if[1]
.sym 15514 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15516 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15517 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15520 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15521 spi_if_ins.state_if[1]
.sym 15524 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15525 spi_if_ins.state_if[0]
.sym 15529 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15532 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15539 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15543 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15544 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15545 spi_if_ins.state_if[0]
.sym 15546 spi_if_ins.state_if[1]
.sym 15549 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15551 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15555 spi_if_ins.state_if[1]
.sym 15557 spi_if_ins.state_if[0]
.sym 15558 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15561 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15562 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15563 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15567 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15568 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15569 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15576 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15580 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15581 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15582 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15589 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15590 r_counter[0]_$glb_clk
.sym 15591 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15592 spi_if_ins.spi.r_rx_byte[1]
.sym 15593 spi_if_ins.spi.r_rx_byte[6]
.sym 15594 spi_if_ins.spi.r_rx_byte[7]
.sym 15595 spi_if_ins.w_rx_data[0]
.sym 15596 spi_if_ins.spi.r_rx_byte[3]
.sym 15597 spi_if_ins.spi.r_rx_byte[5]
.sym 15598 spi_if_ins.spi.r_rx_byte[4]
.sym 15603 w_rx_data[1]
.sym 15608 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15613 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15623 w_rx_data[5]
.sym 15627 w_rx_data[0]
.sym 15635 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15653 spi_if_ins.spi.r_rx_byte[3]
.sym 15658 spi_if_ins.spi.r_rx_byte[6]
.sym 15659 spi_if_ins.spi.r_rx_byte[7]
.sym 15662 spi_if_ins.spi.r_rx_byte[5]
.sym 15663 spi_if_ins.spi.r_rx_byte[4]
.sym 15673 spi_if_ins.spi.r_rx_byte[5]
.sym 15680 spi_if_ins.spi.r_rx_byte[3]
.sym 15690 spi_if_ins.spi.r_rx_byte[6]
.sym 15705 spi_if_ins.spi.r_rx_byte[7]
.sym 15708 spi_if_ins.spi.r_rx_byte[4]
.sym 15712 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15713 r_counter[0]_$glb_clk
.sym 15718 r_tx_data[5]
.sym 15719 r_tx_data[3]
.sym 15725 w_rx_data[0]
.sym 15731 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15739 w_rx_data[7]
.sym 15740 spi_if_ins.w_rx_data[3]
.sym 15741 w_rx_data[3]
.sym 15746 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 15748 w_ioc[1]
.sym 15749 w_rx_data[5]
.sym 15750 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15758 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15760 spi_if_ins.w_rx_data[6]
.sym 15762 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15764 spi_if_ins.w_rx_data[1]
.sym 15765 spi_if_ins.w_rx_data[5]
.sym 15766 spi_if_ins.w_rx_data[3]
.sym 15767 spi_if_ins.w_rx_data[0]
.sym 15771 spi_if_ins.w_rx_data[4]
.sym 15798 spi_if_ins.w_rx_data[5]
.sym 15802 spi_if_ins.w_rx_data[1]
.sym 15808 spi_if_ins.w_rx_data[0]
.sym 15813 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15819 spi_if_ins.w_rx_data[3]
.sym 15827 spi_if_ins.w_rx_data[6]
.sym 15834 spi_if_ins.w_rx_data[4]
.sym 15835 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15836 r_counter[0]_$glb_clk
.sym 15838 i_button_SB_LUT4_I3_O[0]
.sym 15840 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15841 io_ctrl_ins.o_pmod[6]
.sym 15842 io_ctrl_ins.o_pmod[4]
.sym 15843 io_ctrl_ins.o_pmod[7]
.sym 15844 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 15850 w_tx_data_io[3]
.sym 15853 r_tx_data[5]
.sym 15854 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15855 w_tx_data_io[5]
.sym 15860 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15862 w_ioc[0]
.sym 15863 w_rx_data[1]
.sym 15865 i_button_SB_LUT4_I3_I1[0]
.sym 15867 i_button$SB_IO_IN
.sym 15870 sys_ctrl_ins.reset_cmd
.sym 15871 w_rx_data[6]
.sym 15873 w_rx_data[4]
.sym 15880 w_ioc[4]
.sym 15884 spi_if_ins.w_rx_data[0]
.sym 15885 w_ioc[3]
.sym 15886 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 15887 spi_if_ins.w_rx_data[1]
.sym 15890 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15891 spi_if_ins.w_rx_data[2]
.sym 15893 spi_if_ins.w_rx_data[4]
.sym 15894 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15897 w_ioc[1]
.sym 15898 w_ioc[2]
.sym 15900 spi_if_ins.w_rx_data[3]
.sym 15905 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15906 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 15909 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 15912 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15913 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 15914 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 15915 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 15920 spi_if_ins.w_rx_data[4]
.sym 15925 spi_if_ins.w_rx_data[1]
.sym 15930 spi_if_ins.w_rx_data[2]
.sym 15939 spi_if_ins.w_rx_data[0]
.sym 15942 w_ioc[4]
.sym 15943 w_ioc[3]
.sym 15944 w_ioc[2]
.sym 15945 w_ioc[1]
.sym 15949 spi_if_ins.w_rx_data[3]
.sym 15954 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15958 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15959 r_counter[0]_$glb_clk
.sym 15961 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15962 io_ctrl_ins.pmod_dir_state[5]
.sym 15963 io_ctrl_ins.pmod_dir_state[3]
.sym 15964 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 15965 io_ctrl_ins.pmod_dir_state[6]
.sym 15966 io_ctrl_ins.pmod_dir_state[7]
.sym 15967 io_ctrl_ins.pmod_dir_state[2]
.sym 15968 io_ctrl_ins.pmod_dir_state[4]
.sym 15974 w_tx_data_io[6]
.sym 15975 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 15977 io_ctrl_ins.o_pmod[0]
.sym 15978 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15979 w_ioc[1]
.sym 15981 w_ioc[2]
.sym 15983 w_ioc[0]
.sym 15984 w_tx_data_io[2]
.sym 15985 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15989 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15991 w_rx_data[2]
.sym 15992 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 15995 i_config[3]$SB_IO_IN
.sym 16004 w_ioc[1]
.sym 16006 w_ioc[0]
.sym 16010 w_cs[1]
.sym 16012 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 16013 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 16015 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 16016 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 16017 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 16018 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16020 i_smi_a2_SB_LUT4_I1_O[3]
.sym 16026 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 16035 i_smi_a2_SB_LUT4_I1_O[3]
.sym 16036 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 16037 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 16038 w_cs[1]
.sym 16044 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16053 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 16054 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 16055 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 16066 w_ioc[0]
.sym 16067 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 16068 w_ioc[1]
.sym 16072 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 16074 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 16078 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 16080 w_ioc[0]
.sym 16081 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 16082 r_counter[0]_$glb_clk
.sym 16084 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 16085 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 16086 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16087 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 16088 i_button_SB_LUT4_I3_O[1]
.sym 16089 io_ctrl_ins.o_pmod[2]
.sym 16090 i_button_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 16091 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16096 io_ctrl_ins.rf_pin_state[4]
.sym 16098 i_button_SB_LUT4_I3_I1[2]
.sym 16100 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 16101 io_ctrl_ins.pmod_dir_state[4]
.sym 16106 w_tx_data_io[0]
.sym 16117 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 16128 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 16129 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 16130 w_cs[1]
.sym 16131 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 16137 $PACKER_VCC_NET
.sym 16140 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 16149 i_smi_a2_SB_LUT4_I1_O[3]
.sym 16152 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 16154 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 16156 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 16172 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 16185 $PACKER_VCC_NET
.sym 16194 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 16195 i_smi_a2_SB_LUT4_I1_O[3]
.sym 16196 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 16200 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 16201 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 16202 w_cs[1]
.sym 16204 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 16205 r_counter[0]_$glb_clk
.sym 16206 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 16207 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16208 o_rx_h_tx_l$SB_IO_OUT
.sym 16209 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16210 o_shdn_rx_lna$SB_IO_OUT
.sym 16212 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16214 o_shdn_tx_lna$SB_IO_OUT
.sym 16219 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16223 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 16225 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 16226 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 16231 o_ldo_2v8_en$SB_IO_OUT
.sym 16233 i_smi_a2_SB_LUT4_I1_O[3]
.sym 16263 w_rx_data[2]
.sym 16275 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16276 w_rx_data[1]
.sym 16278 w_rx_data[0]
.sym 16294 w_rx_data[0]
.sym 16305 w_rx_data[2]
.sym 16311 w_rx_data[1]
.sym 16327 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16328 r_counter[0]_$glb_clk
.sym 16329 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 16348 o_led0$SB_IO_OUT
.sym 16352 o_ldo_2v8_en$SB_IO_OUT
.sym 16354 i_button$SB_IO_IN
.sym 16376 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 16393 i_smi_a2_SB_LUT4_I1_O[3]
.sym 16441 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 16442 i_smi_a2_SB_LUT4_I1_O[3]
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16482 i_config[3]$SB_IO_IN
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16521 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16685 spi_if_ins.spi.SCKr[0]
.sym 16686 i_ss_SB_LUT4_I3_O
.sym 16736 spi_if_ins.spi.SCKr[0]
.sym 16740 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16741 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 16742 rx_09_fifo.wr_addr[0]
.sym 16745 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 16761 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 16762 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 16763 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16780 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 16781 rx_09_fifo.wr_addr[0]
.sym 16785 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 16788 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 16791 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 16797 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 16804 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 16812 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 16830 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16835 rx_09_fifo.wr_addr[0]
.sym 16837 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 16838 lvds_clock_buf
.sym 16839 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 16842 sys_ctrl_ins.reset_count[2]
.sym 16843 sys_ctrl_ins.reset_count[3]
.sym 16844 sys_ctrl_ins.reset_count[1]
.sym 16845 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16846 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16847 sys_ctrl_ins.reset_count[0]
.sym 16854 i_sck$SB_IO_IN
.sym 16864 rx_09_fifo.wr_addr_gray[5]
.sym 16867 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16870 i_ss_SB_LUT4_I3_O
.sym 16873 rx_09_fifo.wr_addr[5]
.sym 16874 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 16883 rx_09_fifo.wr_addr[5]
.sym 16885 rx_09_fifo.wr_addr[2]
.sym 16888 rx_09_fifo.wr_addr[3]
.sym 16889 rx_09_fifo.wr_addr[6]
.sym 16890 rx_09_fifo.wr_addr[7]
.sym 16893 rx_09_fifo.wr_addr[4]
.sym 16895 rx_09_fifo.wr_addr[1]
.sym 16896 rx_09_fifo.wr_addr[0]
.sym 16913 $nextpnr_ICESTORM_LC_7$O
.sym 16916 rx_09_fifo.wr_addr[0]
.sym 16919 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 16922 rx_09_fifo.wr_addr[1]
.sym 16923 rx_09_fifo.wr_addr[0]
.sym 16925 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 16928 rx_09_fifo.wr_addr[2]
.sym 16929 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 16931 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 16934 rx_09_fifo.wr_addr[3]
.sym 16935 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 16937 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 16939 rx_09_fifo.wr_addr[4]
.sym 16941 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 16943 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 16945 rx_09_fifo.wr_addr[5]
.sym 16947 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 16949 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 16951 rx_09_fifo.wr_addr[6]
.sym 16953 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 16957 rx_09_fifo.wr_addr[7]
.sym 16959 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 16963 rx_09_fifo.wr_addr_gray_rd[5]
.sym 16965 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 16966 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 16967 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 16968 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 16969 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 16988 sys_ctrl_ins.reset_cmd
.sym 16989 sys_ctrl_ins.reset_cmd
.sym 16996 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 16997 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17006 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 17007 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 17009 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 17010 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 17012 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 17013 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 17015 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 17016 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 17019 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 17037 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 17044 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 17052 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 17055 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 17057 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 17061 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 17069 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 17075 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 17079 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 17083 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 17084 lvds_clock_buf
.sym 17085 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 17088 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17089 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17090 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17091 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17092 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17093 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17098 rx_09_fifo.wr_addr[6]
.sym 17104 rx_09_fifo.wr_addr[5]
.sym 17105 rx_09_fifo.wr_addr_gray_rd[5]
.sym 17108 rx_09_fifo.wr_addr[2]
.sym 17120 i_smi_a2_SB_LUT4_I1_O[3]
.sym 17128 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 17130 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 17132 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 17133 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 17134 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 17136 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 17137 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 17138 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 17139 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 17140 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 17142 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 17143 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 17144 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 17145 io_pmod[0]$SB_IO_OUT
.sym 17146 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 17147 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 17148 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 17149 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 17151 w_rx_09_fifo_full
.sym 17153 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 17154 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 17157 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 17158 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 17160 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 17161 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 17162 io_pmod[0]$SB_IO_OUT
.sym 17163 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 17166 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 17167 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 17168 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 17169 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 17178 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 17179 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 17180 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 17181 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 17184 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 17185 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 17186 io_pmod[0]$SB_IO_OUT
.sym 17187 w_rx_09_fifo_full
.sym 17190 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 17191 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 17192 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 17193 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 17202 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 17203 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 17204 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 17205 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 17207 lvds_clock_buf
.sym 17208 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 17209 spi_if_ins.spi.r_tx_byte[7]
.sym 17213 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17238 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17242 $PACKER_VCC_NET
.sym 17243 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 17250 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17251 spi_if_ins.spi.r_tx_byte[2]
.sym 17252 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17254 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17256 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17257 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17258 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17260 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17261 spi_if_ins.spi.r_tx_byte[6]
.sym 17262 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17263 spi_if_ins.spi.r_tx_byte[5]
.sym 17264 spi_if_ins.spi.r_tx_byte[3]
.sym 17265 spi_if_ins.spi.r_tx_byte[1]
.sym 17266 spi_if_ins.spi.r_tx_byte[7]
.sym 17268 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17269 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 17270 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 17275 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 17277 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17279 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17280 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17283 spi_if_ins.spi.r_tx_byte[7]
.sym 17284 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17285 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17286 spi_if_ins.spi.r_tx_byte[3]
.sym 17290 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 17291 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 17295 spi_if_ins.spi.r_tx_byte[6]
.sym 17296 spi_if_ins.spi.r_tx_byte[2]
.sym 17297 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17298 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17301 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17302 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17303 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17304 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17307 spi_if_ins.spi.r_tx_byte[5]
.sym 17308 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17309 spi_if_ins.spi.r_tx_byte[1]
.sym 17310 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17314 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 17319 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17320 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17321 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17322 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17329 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17330 r_counter[0]_$glb_clk
.sym 17331 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17334 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17337 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17338 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17342 i_smi_a2_SB_LUT4_I1_O[3]
.sym 17352 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17355 io_pmod[7]$SB_IO_OUT
.sym 17358 i_ss_SB_LUT4_I3_O
.sym 17360 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17367 spi_if_ins.r_tx_data_valid
.sym 17374 spi_if_ins.r_tx_byte[6]
.sym 17377 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17379 spi_if_ins.r_tx_byte[3]
.sym 17380 spi_if_ins.r_tx_byte[5]
.sym 17381 spi_if_ins.r_tx_byte[4]
.sym 17391 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17393 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17398 spi_if_ins.r_tx_byte[2]
.sym 17400 spi_if_ins.r_tx_byte[0]
.sym 17401 spi_if_ins.r_tx_byte[1]
.sym 17409 spi_if_ins.r_tx_byte[4]
.sym 17413 spi_if_ins.r_tx_byte[2]
.sym 17420 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17424 spi_if_ins.r_tx_byte[6]
.sym 17432 spi_if_ins.r_tx_byte[0]
.sym 17438 spi_if_ins.r_tx_byte[5]
.sym 17444 spi_if_ins.r_tx_byte[3]
.sym 17450 spi_if_ins.r_tx_byte[1]
.sym 17452 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17453 r_counter[0]_$glb_clk
.sym 17454 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17455 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17456 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17457 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17458 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17480 sys_ctrl_ins.reset_cmd
.sym 17481 sys_ctrl_ins.reset_cmd
.sym 17486 i_smi_a2_SB_LUT4_I1_O[3]
.sym 17488 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17507 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17511 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17525 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17567 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17575 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17576 r_counter[0]_$glb_clk
.sym 17577 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17578 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17579 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17580 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17581 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17583 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17584 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17596 i_ss$SB_IO_IN
.sym 17601 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17602 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17609 i_ss$SB_IO_IN
.sym 17612 i_smi_a2_SB_LUT4_I1_O[3]
.sym 17631 sys_ctrl_ins.reset_cmd
.sym 17632 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17637 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 17649 $PACKER_GND_NET
.sym 17658 $PACKER_GND_NET
.sym 17665 sys_ctrl_ins.reset_cmd
.sym 17698 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 17699 r_counter[0]_$glb_clk
.sym 17700 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17701 spi_if_ins.w_rx_data[2]
.sym 17702 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17706 spi_if_ins.w_rx_data[0]
.sym 17707 spi_if_ins.w_rx_data[1]
.sym 17729 w_tx_data_smi[3]
.sym 17734 $PACKER_GND_NET
.sym 17736 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17744 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17747 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17751 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17753 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17756 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17758 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17760 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17771 spi_if_ins.w_rx_data[0]
.sym 17777 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17781 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17787 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17796 spi_if_ins.w_rx_data[0]
.sym 17799 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17805 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17813 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17821 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17822 i_sck$SB_IO_IN_$glb_clk
.sym 17827 spi_if_ins.spi.r_rx_byte[2]
.sym 17828 io_pmod[1]$SB_IO_OUT
.sym 17829 spi_if_ins.spi.r_rx_byte[0]
.sym 17844 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17853 i_config[1]$SB_IO_IN
.sym 17876 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17878 w_tx_data_io[3]
.sym 17879 w_tx_data_io[5]
.sym 17885 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17889 w_tx_data_smi[3]
.sym 17891 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17894 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17895 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17916 w_tx_data_io[5]
.sym 17918 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17919 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17922 w_tx_data_io[3]
.sym 17923 w_tx_data_smi[3]
.sym 17924 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17925 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17944 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17945 i_glob_clock$SB_IO_IN_$glb_clk
.sym 17946 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17948 io_ctrl_ins.o_pmod[3]
.sym 17949 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 17952 io_ctrl_ins.o_pmod[0]
.sym 17954 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 17960 w_rx_data[2]
.sym 17964 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17965 w_rx_24_fifo_empty
.sym 17968 w_rx_data[0]
.sym 17970 w_tx_data_io[1]
.sym 17971 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17972 sys_ctrl_ins.reset_cmd
.sym 17974 i_smi_a2_SB_LUT4_I1_O[3]
.sym 17979 i_config[2]$SB_IO_IN
.sym 17988 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17992 w_ioc[0]
.sym 17993 io_ctrl_ins.pmod_dir_state[7]
.sym 17997 w_ioc[4]
.sym 17999 w_ioc[2]
.sym 18001 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 18002 w_ioc[3]
.sym 18006 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18010 w_rx_data[6]
.sym 18016 w_rx_data[7]
.sym 18017 io_ctrl_ins.o_pmod[7]
.sym 18018 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 18019 w_rx_data[4]
.sym 18021 io_ctrl_ins.o_pmod[7]
.sym 18022 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 18023 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18024 io_ctrl_ins.pmod_dir_state[7]
.sym 18033 w_ioc[4]
.sym 18035 w_ioc[2]
.sym 18036 w_ioc[3]
.sym 18042 w_rx_data[6]
.sym 18045 w_rx_data[4]
.sym 18051 w_rx_data[7]
.sym 18057 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 18059 w_ioc[0]
.sym 18067 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18068 r_counter[0]_$glb_clk
.sym 18070 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 18071 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18072 io_ctrl_ins.rf_pin_state[5]
.sym 18073 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18074 io_ctrl_ins.rf_pin_state[4]
.sym 18075 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18076 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18077 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 18082 i_button_SB_LUT4_I3_O[0]
.sym 18084 w_rx_data[0]
.sym 18087 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 18088 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18090 w_rx_data[5]
.sym 18092 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 18095 w_rx_data[7]
.sym 18098 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18100 w_rx_data[3]
.sym 18103 o_led1$SB_IO_OUT
.sym 18104 w_rx_data[4]
.sym 18105 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18112 w_rx_data[7]
.sym 18114 w_rx_data[5]
.sym 18116 i_button_SB_LUT4_I3_I1[2]
.sym 18117 io_ctrl_ins.pmod_dir_state[2]
.sym 18118 w_rx_data[4]
.sym 18119 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18121 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18122 w_rx_data[3]
.sym 18124 w_rx_data[6]
.sym 18129 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18131 w_ioc[0]
.sym 18134 w_rx_data[2]
.sym 18137 w_ioc[1]
.sym 18142 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18145 w_ioc[1]
.sym 18146 w_ioc[0]
.sym 18147 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18150 w_rx_data[5]
.sym 18158 w_rx_data[3]
.sym 18162 i_button_SB_LUT4_I3_I1[2]
.sym 18163 io_ctrl_ins.pmod_dir_state[2]
.sym 18164 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18165 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18168 w_rx_data[6]
.sym 18174 w_rx_data[7]
.sym 18183 w_rx_data[2]
.sym 18186 w_rx_data[4]
.sym 18190 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18191 r_counter[0]_$glb_clk
.sym 18193 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18194 io_ctrl_ins.debug_mode[1]
.sym 18195 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18196 io_ctrl_ins.debug_mode[0]
.sym 18197 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18198 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 18199 i_button_SB_LUT4_I3_I1[3]
.sym 18200 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18205 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18208 w_rx_data[5]
.sym 18209 w_ioc[1]
.sym 18210 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 18211 io_ctrl_ins.pmod_dir_state[3]
.sym 18212 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 18213 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 18214 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18217 i_button_SB_LUT4_I3_O[1]
.sym 18218 w_ioc[0]
.sym 18223 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18225 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18227 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 18235 w_ioc[0]
.sym 18236 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18237 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 18238 i_button$SB_IO_IN
.sym 18239 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18240 i_config[3]$SB_IO_IN
.sym 18241 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18242 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18243 o_rx_h_tx_l$SB_IO_OUT
.sym 18244 w_rx_data[2]
.sym 18246 i_smi_a2_SB_LUT4_I1_O[3]
.sym 18247 io_ctrl_ins.o_pmod[2]
.sym 18249 o_shdn_tx_lna$SB_IO_OUT
.sym 18252 o_led0$SB_IO_OUT
.sym 18255 i_button_SB_LUT4_I3_I1[2]
.sym 18257 i_button_SB_LUT4_I3_I1[0]
.sym 18261 io_ctrl_ins.debug_mode[0]
.sym 18263 i_button_SB_LUT4_I3_I1[2]
.sym 18264 i_button_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 18265 i_button_SB_LUT4_I3_I1[0]
.sym 18267 io_ctrl_ins.o_pmod[2]
.sym 18268 w_ioc[0]
.sym 18269 o_shdn_tx_lna$SB_IO_OUT
.sym 18270 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 18273 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18274 i_config[3]$SB_IO_IN
.sym 18275 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18276 i_button_SB_LUT4_I3_I1[0]
.sym 18279 io_ctrl_ins.debug_mode[0]
.sym 18280 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18281 o_led0$SB_IO_OUT
.sym 18282 i_button_SB_LUT4_I3_I1[2]
.sym 18285 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18286 i_button_SB_LUT4_I3_I1[2]
.sym 18287 i_smi_a2_SB_LUT4_I1_O[3]
.sym 18291 o_rx_h_tx_l$SB_IO_OUT
.sym 18292 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18293 i_button$SB_IO_IN
.sym 18294 i_button_SB_LUT4_I3_I1[0]
.sym 18299 w_rx_data[2]
.sym 18304 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18306 i_smi_a2_SB_LUT4_I1_O[3]
.sym 18309 i_button_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 18311 i_button_SB_LUT4_I3_I1[0]
.sym 18313 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18314 r_counter[0]_$glb_clk
.sym 18316 io_ctrl_ins.rf_pin_state[6]
.sym 18317 io_ctrl_ins.rf_pin_state[1]
.sym 18318 io_ctrl_ins.rf_pin_state[2]
.sym 18319 io_ctrl_ins.rf_pin_state[7]
.sym 18321 io_ctrl_ins.rf_pin_state[0]
.sym 18322 io_ctrl_ins.rf_pin_state[3]
.sym 18329 i_button_SB_LUT4_I3_I1[3]
.sym 18330 w_rx_data[4]
.sym 18333 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18334 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 18336 w_rx_data[1]
.sym 18338 i_button_SB_LUT4_I3_I1[0]
.sym 18346 i_button_SB_LUT4_I3_I1[2]
.sym 18349 i_config[1]$SB_IO_IN
.sym 18350 o_rx_h_tx_l$SB_IO_OUT
.sym 18357 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18359 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18362 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18363 i_button_SB_LUT4_I3_I1[3]
.sym 18364 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18369 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18373 io_ctrl_ins.rf_pin_state[6]
.sym 18375 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18382 io_ctrl_ins.rf_pin_state[1]
.sym 18383 io_ctrl_ins.rf_pin_state[2]
.sym 18384 io_ctrl_ins.rf_pin_state[7]
.sym 18391 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18392 io_ctrl_ins.rf_pin_state[6]
.sym 18393 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18396 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18398 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18399 io_ctrl_ins.rf_pin_state[7]
.sym 18404 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18409 io_ctrl_ins.rf_pin_state[1]
.sym 18410 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18411 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18420 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18421 i_button_SB_LUT4_I3_I1[3]
.sym 18422 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18423 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18432 io_ctrl_ins.rf_pin_state[2]
.sym 18433 i_button_SB_LUT4_I3_I1[3]
.sym 18434 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18435 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18436 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18437 r_counter[0]_$glb_clk
.sym 18451 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18459 o_shdn_rx_lna$SB_IO_OUT
.sym 18463 i_config[2]$SB_IO_IN
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18588 o_led1$SB_IO_OUT
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18647 io_smi_data[4]$SB_IO_OUT
.sym 18693 i_mosi$SB_IO_IN
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18818 i_ss$SB_IO_IN
.sym 18821 i_smi_soe_se$SB_IO_IN
.sym 18833 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 18844 i_ss$SB_IO_IN
.sym 18848 i_smi_soe_se$SB_IO_IN
.sym 18860 io_smi_data[5]$SB_IO_OUT
.sym 18873 i_sck$SB_IO_IN
.sym 18874 i_ss$SB_IO_IN
.sym 18924 i_sck$SB_IO_IN
.sym 18931 i_ss$SB_IO_IN
.sym 18946 r_counter[0]_$glb_clk
.sym 18979 i_ss_SB_LUT4_I3_O
.sym 18992 sys_ctrl_ins.reset_count[3]
.sym 18999 sys_ctrl_ins.reset_count[2]
.sym 19000 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19002 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19004 sys_ctrl_ins.reset_count[0]
.sym 19009 sys_ctrl_ins.reset_count[1]
.sym 19010 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19011 sys_ctrl_ins.reset_cmd
.sym 19018 sys_ctrl_ins.reset_cmd
.sym 19021 $nextpnr_ICESTORM_LC_16$O
.sym 19024 sys_ctrl_ins.reset_count[0]
.sym 19027 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19029 sys_ctrl_ins.reset_count[1]
.sym 19033 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19034 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19035 sys_ctrl_ins.reset_count[2]
.sym 19037 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19041 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19042 sys_ctrl_ins.reset_count[3]
.sym 19043 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19046 sys_ctrl_ins.reset_count[0]
.sym 19048 sys_ctrl_ins.reset_count[1]
.sym 19049 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19052 sys_ctrl_ins.reset_count[2]
.sym 19053 sys_ctrl_ins.reset_count[1]
.sym 19054 sys_ctrl_ins.reset_count[3]
.sym 19055 sys_ctrl_ins.reset_count[0]
.sym 19058 sys_ctrl_ins.reset_cmd
.sym 19061 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19065 sys_ctrl_ins.reset_count[0]
.sym 19068 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19069 r_counter[0]_$glb_clk
.sym 19070 sys_ctrl_ins.reset_cmd
.sym 19112 spi_if_ins.spi.SCKr[0]
.sym 19116 rx_09_fifo.wr_addr_gray[5]
.sym 19118 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19129 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 19132 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 19138 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 19139 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 19147 rx_09_fifo.wr_addr_gray[5]
.sym 19158 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 19160 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 19164 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 19166 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 19171 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 19172 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 19176 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19181 spi_if_ins.spi.SCKr[0]
.sym 19192 r_counter[0]_$glb_clk
.sym 19220 io_pmod[2]$SB_IO_OUT
.sym 19241 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19248 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19249 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19255 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19256 $PACKER_VCC_NET
.sym 19260 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19261 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19262 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19264 $PACKER_VCC_NET
.sym 19266 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19267 $nextpnr_ICESTORM_LC_15$O
.sym 19270 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19273 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19275 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19276 $PACKER_VCC_NET
.sym 19281 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19282 $PACKER_VCC_NET
.sym 19283 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19286 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19287 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19289 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19292 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19298 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19299 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19300 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19301 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19304 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19305 $PACKER_VCC_NET
.sym 19306 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19311 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19314 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19315 r_counter[0]_$glb_clk
.sym 19316 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19347 i_mosi$SB_IO_IN
.sym 19350 i_ss$SB_IO_IN
.sym 19360 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19371 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19372 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19378 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19381 spi_if_ins.r_tx_byte[7]
.sym 19386 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19392 spi_if_ins.r_tx_byte[7]
.sym 19415 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19416 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19418 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19437 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19438 r_counter[0]_$glb_clk
.sym 19439 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19455 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19456 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19471 i_ss_SB_LUT4_I3_O
.sym 19483 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19486 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19495 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19510 i_ss$SB_IO_IN
.sym 19513 $nextpnr_ICESTORM_LC_14$O
.sym 19515 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19519 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19522 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19526 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19529 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19544 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19546 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19553 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19561 i_sck$SB_IO_IN_$glb_clk
.sym 19562 i_ss$SB_IO_IN
.sym 19575 i_ss$SB_IO_IN
.sym 19585 io_pmod[6]$SB_IO_OUT
.sym 19597 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19606 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19609 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19610 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19611 spi_if_ins.r_tx_data_valid
.sym 19613 i_ss$SB_IO_IN
.sym 19619 i_mosi$SB_IO_IN
.sym 19631 i_ss_SB_LUT4_I3_O
.sym 19637 i_mosi$SB_IO_IN
.sym 19644 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19645 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19646 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19651 i_ss$SB_IO_IN
.sym 19652 spi_if_ins.r_tx_data_valid
.sym 19656 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19657 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19658 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19683 i_ss_SB_LUT4_I3_O
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19702 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19711 spi_if_ins.w_rx_data[1]
.sym 19715 spi_if_ins.w_rx_data[2]
.sym 19717 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19718 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19720 io_pmod[2]$SB_IO_OUT
.sym 19729 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19732 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19733 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19735 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19738 i_ss_SB_LUT4_I3_O
.sym 19746 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19751 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19763 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19769 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19775 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19778 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19791 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19797 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19806 i_ss_SB_LUT4_I3_O
.sym 19807 i_sck$SB_IO_IN_$glb_clk
.sym 19829 spi_if_ins.spi.r2_rx_done
.sym 19833 i_mosi$SB_IO_IN
.sym 19835 spi_if_ins.w_rx_data[0]
.sym 19837 spi_if_ins.w_rx_data[1]
.sym 19841 spi_if_ins.w_rx_data[2]
.sym 19853 spi_if_ins.spi.r_rx_byte[2]
.sym 19858 spi_if_ins.spi.r_rx_byte[1]
.sym 19861 i_ss$SB_IO_IN
.sym 19863 spi_if_ins.spi.r_rx_byte[0]
.sym 19868 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19869 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19886 spi_if_ins.spi.r_rx_byte[2]
.sym 19891 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19892 i_ss$SB_IO_IN
.sym 19914 spi_if_ins.spi.r_rx_byte[0]
.sym 19922 spi_if_ins.spi.r_rx_byte[1]
.sym 19929 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19930 r_counter[0]_$glb_clk
.sym 19982 w_rx_24_fifo_empty
.sym 19990 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19992 io_pmod[2]$SB_IO_OUT
.sym 19993 i_mosi$SB_IO_IN
.sym 20000 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 20024 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 20031 io_pmod[2]$SB_IO_OUT
.sym 20032 w_rx_24_fifo_empty
.sym 20037 i_mosi$SB_IO_IN
.sym 20052 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 20053 i_sck$SB_IO_IN_$glb_clk
.sym 20077 io_pmod[1]$SB_IO_OUT
.sym 20079 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20083 i_config[0]$SB_IO_IN
.sym 20088 io_ctrl_ins.rf_pin_state[5]
.sym 20098 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20099 io_ctrl_ins.o_pmod[6]
.sym 20102 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 20107 w_rx_data[5]
.sym 20111 w_rx_data[0]
.sym 20112 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20114 w_rx_data[3]
.sym 20124 io_ctrl_ins.pmod_dir_state[6]
.sym 20138 w_rx_data[3]
.sym 20141 w_rx_data[5]
.sym 20160 w_rx_data[0]
.sym 20171 io_ctrl_ins.o_pmod[6]
.sym 20172 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 20173 io_ctrl_ins.pmod_dir_state[6]
.sym 20174 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20175 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20176 r_counter[0]_$glb_clk
.sym 20191 i_button_SB_LUT4_I3_O[1]
.sym 20193 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 20194 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20196 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 20200 $PACKER_GND_NET
.sym 20203 i_button_SB_LUT4_I3_I1[3]
.sym 20205 w_rx_data[1]
.sym 20207 w_rx_data[0]
.sym 20209 w_rx_data[6]
.sym 20210 w_rx_data[2]
.sym 20211 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20212 w_rx_data[0]
.sym 20220 io_ctrl_ins.pmod_dir_state[5]
.sym 20223 i_config[2]$SB_IO_IN
.sym 20224 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20225 w_rx_data[5]
.sym 20227 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20228 io_ctrl_ins.o_pmod[3]
.sym 20231 i_config[1]$SB_IO_IN
.sym 20234 w_ioc[1]
.sym 20237 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20240 w_ioc[0]
.sym 20241 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 20243 i_config[0]$SB_IO_IN
.sym 20245 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 20246 w_rx_data[4]
.sym 20247 io_ctrl_ins.o_pmod[4]
.sym 20248 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20249 i_button_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 20252 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20253 io_ctrl_ins.pmod_dir_state[5]
.sym 20254 i_config[2]$SB_IO_IN
.sym 20255 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20258 i_button_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 20260 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20266 w_rx_data[5]
.sym 20270 io_ctrl_ins.o_pmod[4]
.sym 20271 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 20272 i_config[1]$SB_IO_IN
.sym 20273 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20276 w_rx_data[4]
.sym 20282 w_ioc[0]
.sym 20283 w_ioc[1]
.sym 20284 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 20288 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 20289 i_button_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 20294 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20295 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 20296 i_config[0]$SB_IO_IN
.sym 20297 io_ctrl_ins.o_pmod[3]
.sym 20298 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20299 r_counter[0]_$glb_clk
.sym 20315 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20319 o_rx_h_tx_l$SB_IO_OUT
.sym 20321 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20334 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20344 w_rx_data[3]
.sym 20345 w_rx_data[1]
.sym 20347 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20348 i_button_SB_LUT4_I3_I1[3]
.sym 20353 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 20355 o_led1$SB_IO_OUT
.sym 20357 w_rx_data[4]
.sym 20359 io_ctrl_ins.debug_mode[1]
.sym 20360 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20361 io_ctrl_ins.debug_mode[0]
.sym 20367 io_ctrl_ins.debug_mode[1]
.sym 20368 i_button_SB_LUT4_I3_I1[2]
.sym 20370 w_rx_data[2]
.sym 20372 w_rx_data[0]
.sym 20375 i_button_SB_LUT4_I3_I1[3]
.sym 20376 io_ctrl_ins.debug_mode[1]
.sym 20377 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20378 io_ctrl_ins.debug_mode[0]
.sym 20383 w_rx_data[1]
.sym 20387 w_rx_data[3]
.sym 20395 w_rx_data[0]
.sym 20400 io_ctrl_ins.debug_mode[1]
.sym 20402 io_ctrl_ins.debug_mode[0]
.sym 20405 i_button_SB_LUT4_I3_I1[2]
.sym 20406 o_led1$SB_IO_OUT
.sym 20407 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20408 io_ctrl_ins.debug_mode[1]
.sym 20411 w_rx_data[4]
.sym 20419 w_rx_data[2]
.sym 20421 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 20422 r_counter[0]_$glb_clk
.sym 20423 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 20442 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20445 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20446 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20465 w_rx_data[7]
.sym 20467 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20475 w_rx_data[1]
.sym 20477 w_rx_data[0]
.sym 20479 w_rx_data[6]
.sym 20480 w_rx_data[3]
.sym 20482 w_rx_data[2]
.sym 20499 w_rx_data[6]
.sym 20504 w_rx_data[1]
.sym 20511 w_rx_data[2]
.sym 20517 w_rx_data[7]
.sym 20530 w_rx_data[0]
.sym 20534 w_rx_data[3]
.sym 20544 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20545 r_counter[0]_$glb_clk
.sym 20561 io_ctrl_ins.rf_pin_state[0]
.sym 20562 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20579 i_config[0]$SB_IO_IN
.sym 20580 io_ctrl_ins.rf_pin_state[3]
.sym 20672 i_config[0]$SB_IO_IN
.sym 20741 o_led1$SB_IO_OUT
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20755 io_smi_data[5]$SB_IO_OUT
.sym 20778 i_smi_soe_se$SB_IO_IN
.sym 20800 i_smi_soe_se$SB_IO_IN
.sym 20802 i_smi_soe_se$SB_IO_IN
.sym 20804 i_ss$SB_IO_IN
.sym 20842 i_mosi$SB_IO_IN
.sym 20907 i_ss_SB_LUT4_I3_O
.sym 20909 int_miso
.sym 21145 int_miso
.sym 21231 i_mosi$SB_IO_IN
.sym 21292 int_miso
.sym 21341 io_pmod[4]$SB_IO_OUT
.sym 21498 spi_if_ins.spi.r_rx_done
.sym 21603 spi_if_ins.spi.r2_rx_done
.sym 21639 i_mosi$SB_IO_IN
.sym 21646 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 21761 w_tx_data_io[6]
.sym 21802 w_rx_data[2]
.sym 21843 $PACKER_VCC_NET
.sym 21865 i_button_SB_LUT4_I3_I1[2]
.sym 21902 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 21903 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 21904 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 21905 w_tx_data_io[5]
.sym 21906 w_tx_data_io[6]
.sym 21907 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 21909 w_tx_data_io[7]
.sym 21950 spi_if_ins.w_rx_data[2]
.sym 21951 io_pmod[2]$SB_IO_OUT
.sym 21955 w_rx_data[2]
.sym 21960 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 21965 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 21967 o_tr_vc1$SB_IO_OUT
.sym 22006 w_tx_data_io[4]
.sym 22007 w_tx_data_io[2]
.sym 22008 w_tx_data_io[0]
.sym 22009 w_tx_data_io[1]
.sym 22010 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 22011 w_tx_data_io[3]
.sym 22051 w_tx_data_io[7]
.sym 22056 io_pmod[0]$SB_IO_OUT
.sym 22060 w_tx_data_io[5]
.sym 22065 w_tx_data_io[3]
.sym 22067 o_ldo_2v8_en$SB_IO_OUT
.sym 22106 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 22107 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22108 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 22109 o_tr_vc1_b$SB_IO_OUT
.sym 22111 o_tr_vc1$SB_IO_OUT
.sym 22112 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 22113 o_tr_vc2$SB_IO_OUT
.sym 22157 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 22159 w_tx_data_io[4]
.sym 22160 w_ioc[0]
.sym 22162 w_tx_data_io[2]
.sym 22166 io_ctrl_ins.o_pmod[0]
.sym 22171 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 22211 io_ctrl_ins.mixer_en_state
.sym 22254 io_ctrl_ins.rf_pin_state[5]
.sym 22255 o_tr_vc2$SB_IO_OUT
.sym 22259 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 22260 io_ctrl_ins.rf_pin_state[3]
.sym 22263 io_ctrl_ins.rf_pin_state[4]
.sym 22273 i_button_SB_LUT4_I3_I1[2]
.sym 22360 i_button_SB_LUT4_I3_I1[3]
.sym 22362 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 22365 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 22467 o_led0$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22509 o_led1$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 i_ss_SB_LUT4_I3_O
.sym 22527 int_miso
.sym 22541 i_ss_SB_LUT4_I3_O
.sym 22574 i_sck$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22702 i_sck$SB_IO_IN
.sym 22724 i_ss$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 23224 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23226 i_ss$SB_IO_IN
.sym 23227 i_ss$SB_IO_IN
.sym 23239 spi_if_ins.r_tx_byte[7]
.sym 23250 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23258 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23266 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23284 spi_if_ins.r_tx_byte[7]
.sym 23285 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23286 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23318 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23319 r_counter[0]_$glb_clk
.sym 23333 spi_if_ins.r_tx_byte[7]
.sym 23342 io_pmod[5]$SB_IO_OUT
.sym 23496 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23498 i_ss$SB_IO_IN
.sym 23511 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23543 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23564 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23565 i_sck$SB_IO_IN_$glb_clk
.sym 23566 i_ss$SB_IO_IN
.sym 23570 r_counter[0]
.sym 23612 spi_if_ins.spi.r_rx_done
.sym 23686 spi_if_ins.spi.r_rx_done
.sym 23688 r_counter[0]_$glb_clk
.sym 23847 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 23855 spi_if_ins.w_rx_data[2]
.sym 23865 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 23900 spi_if_ins.w_rx_data[2]
.sym 23933 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 23934 r_counter[0]_$glb_clk
.sym 23951 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 23965 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 23967 w_rx_data[1]
.sym 23968 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23977 w_ioc[1]
.sym 23978 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 23979 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23982 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 23985 w_ioc[0]
.sym 23986 w_ioc[2]
.sym 23987 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 23990 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 23992 i_button_SB_LUT4_I3_I1[2]
.sym 23994 i_button_SB_LUT4_I3_O[1]
.sym 23995 o_tr_vc1$SB_IO_OUT
.sym 23996 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 23997 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 23998 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 23999 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 24002 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 24006 i_button_SB_LUT4_I3_O[0]
.sym 24007 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 24010 w_ioc[1]
.sym 24011 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 24012 w_ioc[2]
.sym 24013 w_ioc[0]
.sym 24016 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 24017 i_button_SB_LUT4_I3_I1[2]
.sym 24022 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 24023 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 24024 o_tr_vc1$SB_IO_OUT
.sym 24025 w_ioc[0]
.sym 24028 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 24030 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 24034 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 24037 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 24040 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 24041 w_ioc[1]
.sym 24043 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 24053 i_button_SB_LUT4_I3_O[0]
.sym 24054 i_button_SB_LUT4_I3_O[1]
.sym 24056 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 24057 r_counter[0]_$glb_clk
.sym 24058 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 24063 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 24064 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 24066 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 24071 w_ioc[1]
.sym 24072 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 24081 w_ioc[0]
.sym 24082 w_ioc[2]
.sym 24084 w_rx_data[0]
.sym 24085 w_tx_data_io[1]
.sym 24089 io_ctrl_ins.mixer_en_state
.sym 24090 o_shdn_rx_lna$SB_IO_OUT
.sym 24094 o_tr_vc1_b$SB_IO_OUT
.sym 24100 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 24102 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 24103 io_ctrl_ins.pmod_dir_state[4]
.sym 24105 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 24106 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 24107 io_ctrl_ins.mixer_en_state
.sym 24108 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 24110 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 24114 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 24116 o_ldo_2v8_en$SB_IO_OUT
.sym 24117 io_ctrl_ins.pmod_dir_state[3]
.sym 24118 io_ctrl_ins.o_pmod[0]
.sym 24120 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 24121 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 24122 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 24123 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 24125 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 24126 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 24127 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 24128 w_ioc[0]
.sym 24129 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24130 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 24131 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 24145 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 24146 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 24147 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24148 io_ctrl_ins.pmod_dir_state[4]
.sym 24151 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 24152 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 24153 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 24154 o_ldo_2v8_en$SB_IO_OUT
.sym 24157 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24158 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 24159 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 24160 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 24163 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 24164 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 24165 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 24166 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24169 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 24170 io_ctrl_ins.mixer_en_state
.sym 24171 io_ctrl_ins.o_pmod[0]
.sym 24172 w_ioc[0]
.sym 24175 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 24176 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24177 io_ctrl_ins.pmod_dir_state[3]
.sym 24178 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 24179 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 24180 r_counter[0]_$glb_clk
.sym 24181 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 24188 io_ctrl_ins.o_pmod[1]
.sym 24197 io_ctrl_ins.pmod_dir_state[4]
.sym 24204 w_tx_data_io[0]
.sym 24224 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24225 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24234 o_tr_vc1_b$SB_IO_OUT
.sym 24236 io_ctrl_ins.rf_pin_state[3]
.sym 24238 io_ctrl_ins.rf_pin_state[5]
.sym 24240 w_ioc[0]
.sym 24241 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 24243 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24244 i_button_SB_LUT4_I3_I1[0]
.sym 24245 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24246 o_tr_vc2$SB_IO_OUT
.sym 24247 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24250 o_shdn_rx_lna$SB_IO_OUT
.sym 24251 i_button_SB_LUT4_I3_I1[3]
.sym 24252 io_ctrl_ins.rf_pin_state[4]
.sym 24253 io_ctrl_ins.o_pmod[1]
.sym 24254 i_button_SB_LUT4_I3_I1[2]
.sym 24256 o_shdn_rx_lna$SB_IO_OUT
.sym 24257 io_ctrl_ins.o_pmod[1]
.sym 24258 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 24259 w_ioc[0]
.sym 24262 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24263 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24264 i_button_SB_LUT4_I3_I1[3]
.sym 24265 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24268 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24269 o_tr_vc2$SB_IO_OUT
.sym 24270 i_button_SB_LUT4_I3_I1[2]
.sym 24271 i_button_SB_LUT4_I3_I1[0]
.sym 24274 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24276 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24277 io_ctrl_ins.rf_pin_state[4]
.sym 24286 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24288 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24289 io_ctrl_ins.rf_pin_state[5]
.sym 24292 i_button_SB_LUT4_I3_I1[2]
.sym 24293 i_button_SB_LUT4_I3_I1[3]
.sym 24294 o_tr_vc1_b$SB_IO_OUT
.sym 24295 i_button_SB_LUT4_I3_I1[0]
.sym 24298 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24299 io_ctrl_ins.rf_pin_state[3]
.sym 24300 i_button_SB_LUT4_I3_I1[3]
.sym 24301 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24302 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24303 r_counter[0]_$glb_clk
.sym 24319 o_tr_vc1$SB_IO_OUT
.sym 24357 i_button_SB_LUT4_I3_I1[3]
.sym 24359 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24367 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24372 io_ctrl_ins.rf_pin_state[0]
.sym 24373 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24397 io_ctrl_ins.rf_pin_state[0]
.sym 24398 i_button_SB_LUT4_I3_I1[3]
.sym 24399 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24400 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24425 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24426 r_counter[0]_$glb_clk
.sym 24596 o_led0$SB_IO_OUT
.sym 24609 o_led0$SB_IO_OUT
.sym 25573 io_pmod[7]$SB_IO_OUT
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25940 r_counter[0]
.sym 25990 r_counter[0]
.sym 26017 i_glob_clock$SB_IO_IN_$glb_clk
.sym 26560 w_rx_data[1]
.sym 26568 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 26573 w_rx_data[0]
.sym 26582 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 26616 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 26623 w_rx_data[0]
.sym 26634 w_rx_data[1]
.sym 26636 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 26637 r_counter[0]_$glb_clk
.sym 26652 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 26714 w_rx_data[1]
.sym 26730 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 26783 w_rx_data[1]
.sym 26791 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 26792 r_counter[0]_$glb_clk
.sym 26806 w_rx_data[1]
.sym 26957 o_rx_h_tx_l_b$SB_IO_OUT
.sym 26963 o_tr_vc1_b$SB_IO_OUT
.sym 27246 io_pmod[4]$SB_IO_OUT
.sym 27305 i_smi_soe_se$SB_IO_IN
.sym 27307 i_ss$SB_IO_IN
.sym 27310 io_pmod[4]$SB_IO_OUT
.sym 27332 io_pmod[4]$SB_IO_OUT
.sym 27335 i_mosi$SB_IO_IN
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 io_pmod[7]$SB_IO_OUT
.sym 27380 io_pmod[7]$SB_IO_OUT
.sym 27381 io_pmod[5]$SB_IO_OUT
.sym 27395 $PACKER_VCC_NET
.sym 27400 i_smi_soe_se$SB_IO_IN
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27409 i_smi_soe_se$SB_IO_IN
.sym 27414 io_pmod[6]$SB_IO_OUT
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27459 r_counter[0]
.sym 27460 $PACKER_VCC_NET
.sym 27472 r_counter[0]
.sym 27473 $PACKER_VCC_NET
.sym 27519 io_pmod[2]$SB_IO_OUT
.sym 27522 io_pmod[1]$SB_IO_OUT
.sym 27533 io_pmod[1]$SB_IO_OUT
.sym 27541 io_pmod[2]$SB_IO_OUT
.sym 27549 io_pmod[0]$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27558 io_pmod[0]$SB_IO_OUT
.sym 27563 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27589 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27617 o_tr_vc2$SB_IO_OUT
.sym 27629 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27640 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27652 o_tr_vc1_b$SB_IO_OUT
.sym 27683 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 27688 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 27692 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 27695 $PACKER_VCC_NET
.sym 27697 $nextpnr_ICESTORM_LC_13$I3
.sym 27700 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 27701 $nextpnr_ICESTORM_LC_13$COUT
.sym 27702 i_smi_soe_se$SB_IO_IN
.sym 27715 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 27720 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 27725 $nextpnr_ICESTORM_LC_18$I3
.sym 27729 smi_ctrl_ins.int_cnt_24[5]
.sym 27733 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27737 smi_ctrl_ins.int_cnt_24[4]
.sym 27738 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 27739 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[5]
.sym 27740 i_smi_soe_se$SB_IO_IN
.sym 27741 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 27742 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 27743 i_smi_soe_se$SB_IO_IN
.sym 27744 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 27745 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 27748 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 27749 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 27754 smi_ctrl_ins.int_cnt_24[5]
.sym 27755 smi_ctrl_ins.int_cnt_24[4]
.sym 27756 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27757 w_rx_24_fifo_empty
.sym 27761 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 27764 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 27765 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 27768 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27769 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 27771 i_smi_a2_SB_LUT4_I1_O[3]
.sym 27772 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O[1]
.sym 27773 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 27779 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27783 smi_ctrl_ins.int_cnt_24[4]
.sym 27784 $PACKER_VCC_NET
.sym 27785 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27787 smi_ctrl_ins.int_cnt_24[5]
.sym 27788 $PACKER_VCC_NET
.sym 27789 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 27812 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27813 w_rx_24_fifo_data[0]
.sym 27816 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27817 w_rx_24_fifo_data[3]
.sym 27820 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27821 w_rx_24_fifo_data[2]
.sym 27824 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27825 w_rx_24_fifo_data[4]
.sym 27828 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27829 w_rx_24_fifo_data[7]
.sym 27832 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27833 w_rx_24_fifo_data[5]
.sym 27836 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27837 w_rx_24_fifo_data[8]
.sym 27840 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27841 w_rx_24_fifo_data[6]
.sym 27844 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27845 w_rx_24_fifo_data[9]
.sym 27848 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27849 w_rx_24_fifo_data[1]
.sym 27864 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27865 w_rx_24_fifo_data[10]
.sym 27868 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27869 w_rx_24_fifo_data[11]
.sym 27882 rx_24_fifo.rd_addr_gray[6]
.sym 27908 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27909 w_rx_24_fifo_data[19]
.sym 27912 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27913 w_rx_24_fifo_data[24]
.sym 27916 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27917 w_rx_24_fifo_data[20]
.sym 27920 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27921 w_rx_24_fifo_data[22]
.sym 27924 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27925 w_rx_24_fifo_data[26]
.sym 27928 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27929 w_rx_24_fifo_data[21]
.sym 27932 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27933 w_rx_24_fifo_data[28]
.sym 27936 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27937 w_rx_24_fifo_data[23]
.sym 27940 i_smi_a2_SB_LUT4_I1_O[3]
.sym 27941 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27944 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27945 w_rx_24_fifo_data[29]
.sym 27948 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 27949 w_lvds_rx_24_d1
.sym 27952 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 27953 w_lvds_rx_24_d0
.sym 27956 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27957 w_rx_24_fifo_data[25]
.sym 27968 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27969 w_rx_24_fifo_data[27]
.sym 27971 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 27976 rx_24_fifo.wr_addr[2]
.sym 27977 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 27980 rx_24_fifo.wr_addr[3]
.sym 27981 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27984 rx_24_fifo.wr_addr[4]
.sym 27985 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27988 rx_24_fifo.wr_addr[5]
.sym 27989 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27992 rx_24_fifo.wr_addr[6]
.sym 27993 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27996 rx_24_fifo.wr_addr[7]
.sym 27997 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27998 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28002 w_lvds_rx_09_d1
.sym 28003 w_lvds_rx_09_d0
.sym 28004 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28005 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28008 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28009 w_lvds_rx_09_d1
.sym 28011 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 28012 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 28013 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 28014 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28015 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28016 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 28017 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28018 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 28019 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 28020 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28021 w_rx_24_fifo_push
.sym 28026 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 28027 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 28028 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28029 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 28030 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 28031 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 28032 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 28033 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 28034 rx_24_fifo.rd_addr_gray_wr[5]
.sym 28038 rx_24_fifo.rd_addr_gray_wr[7]
.sym 28042 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 28043 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 28044 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28045 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 28046 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 28047 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 28048 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 28049 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 28050 rx_24_fifo.rd_addr[7]
.sym 28054 rx_24_fifo.rd_addr_gray_wr[6]
.sym 28061 w_lvds_rx_09_d0
.sym 28062 rx_24_fifo.rd_addr_gray[5]
.sym 28067 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28068 lvds_rx_24_inst.r_state_if[1]
.sym 28069 lvds_rx_24_inst.r_state_if[0]
.sym 28076 w_rx_24_fifo_full
.sym 28077 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 28078 w_lvds_rx_24_d1
.sym 28079 w_lvds_rx_24_d0
.sym 28080 lvds_rx_24_inst.r_state_if[0]
.sym 28081 lvds_rx_24_inst.r_state_if[1]
.sym 28088 lvds_rx_24_inst.r_state_if[1]
.sym 28089 lvds_rx_24_inst.r_state_if[0]
.sym 28099 lvds_rx_24_inst.r_phase_count[0]
.sym 28103 lvds_rx_24_inst.r_phase_count[1]
.sym 28104 $PACKER_VCC_NET
.sym 28106 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 28107 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[1]
.sym 28108 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 28109 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28112 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28113 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 28114 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 28115 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28116 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[1]
.sym 28117 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 28121 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28124 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28125 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 28126 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 28127 lvds_rx_24_inst.r_phase_count[1]
.sym 28128 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 28129 lvds_rx_24_inst.r_phase_count[0]
.sym 28130 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 28131 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28132 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[1]
.sym 28133 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 28149 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 28158 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 28159 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_I0[1]
.sym 28160 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28161 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 28196 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28197 w_rx_09_fifo_data[20]
.sym 28200 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28201 w_rx_09_fifo_data[16]
.sym 28204 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28205 w_rx_09_fifo_data[24]
.sym 28208 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28209 w_rx_09_fifo_data[21]
.sym 28212 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28213 w_rx_09_fifo_data[18]
.sym 28216 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28217 w_rx_09_fifo_data[22]
.sym 28220 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28221 w_rx_09_fifo_data[17]
.sym 28224 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28225 w_rx_09_fifo_data[19]
.sym 28226 w_rx_09_fifo_pulled_data[2]
.sym 28227 w_rx_09_fifo_pulled_data[18]
.sym 28228 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28229 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28232 i_smi_soe_se$SB_IO_IN
.sym 28233 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 28234 w_rx_09_fifo_pulled_data[10]
.sym 28235 w_rx_09_fifo_pulled_data[26]
.sym 28236 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28237 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28240 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28241 w_rx_09_fifo_data[14]
.sym 28252 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28253 w_rx_09_fifo_data[13]
.sym 28256 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28257 w_rx_09_fifo_data[15]
.sym 28258 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28259 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28260 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28261 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28264 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28265 w_rx_09_fifo_data[11]
.sym 28268 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28269 w_rx_09_fifo_data[8]
.sym 28272 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28273 w_rx_09_fifo_data[7]
.sym 28276 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28277 w_rx_09_fifo_data[12]
.sym 28280 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28281 w_rx_09_fifo_data[9]
.sym 28284 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28285 w_rx_09_fifo_data[10]
.sym 28288 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28289 io_pmod[7]$SB_IO_OUT
.sym 28294 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D[1]
.sym 28298 w_rx_24_fifo_pulled_data[12]
.sym 28299 w_rx_24_fifo_pulled_data[4]
.sym 28300 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28301 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28310 w_rx_24_fifo_pulled_data[9]
.sym 28311 w_rx_24_fifo_pulled_data[1]
.sym 28312 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28313 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28314 w_rx_09_fifo_pulled_data[8]
.sym 28315 w_rx_09_fifo_pulled_data[24]
.sym 28316 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28317 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28318 w_rx_24_fifo_pulled_data[13]
.sym 28319 w_rx_24_fifo_pulled_data[5]
.sym 28320 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28321 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28322 w_rx_24_fifo_pulled_data[15]
.sym 28323 w_rx_24_fifo_pulled_data[7]
.sym 28324 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28325 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28327 w_rx_24_fifo_pulled_data[0]
.sym 28328 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28329 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28330 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28331 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28332 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28333 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28334 w_rx_24_fifo_pulled_data[10]
.sym 28335 w_rx_24_fifo_pulled_data[2]
.sym 28336 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28337 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28338 w_rx_24_fifo_pulled_data[11]
.sym 28339 w_rx_24_fifo_pulled_data[3]
.sym 28340 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28341 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28342 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28343 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28344 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28345 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28346 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28347 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28348 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28349 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28352 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28353 w_rx_09_fifo_data[6]
.sym 28356 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28357 w_rx_24_fifo_data[12]
.sym 28358 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28359 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28360 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28361 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28364 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28365 w_rx_24_fifo_data[13]
.sym 28366 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28367 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28368 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28369 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28372 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28373 w_rx_24_fifo_data[15]
.sym 28374 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28375 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 28376 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 28377 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28378 w_rx_24_fifo_pulled_data[25]
.sym 28379 w_rx_24_fifo_pulled_data[17]
.sym 28380 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28381 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28382 w_rx_24_fifo_pulled_data[0]
.sym 28383 w_rx_24_fifo_pulled_data[16]
.sym 28384 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28385 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28388 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28389 w_rx_24_fifo_data[16]
.sym 28392 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28393 w_rx_24_fifo_data[14]
.sym 28396 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28397 w_rx_24_fifo_data[18]
.sym 28400 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28401 w_rx_24_fifo_data[17]
.sym 28402 w_rx_24_fifo_pulled_data[28]
.sym 28403 w_rx_24_fifo_pulled_data[20]
.sym 28404 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28405 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28406 w_rx_24_fifo_pulled_data[31]
.sym 28407 w_rx_24_fifo_pulled_data[23]
.sym 28408 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28409 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28410 w_rx_24_fifo_pulled_data[26]
.sym 28411 w_rx_24_fifo_pulled_data[18]
.sym 28412 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28413 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28414 w_rx_24_fifo_pulled_data[29]
.sym 28415 w_rx_24_fifo_pulled_data[21]
.sym 28416 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28417 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28426 w_rx_24_fifo_pulled_data[27]
.sym 28427 w_rx_24_fifo_pulled_data[19]
.sym 28428 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28429 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28434 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 28450 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 28451 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 28452 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28453 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 28454 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28455 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28456 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28457 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28460 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28461 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28464 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28465 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28472 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28473 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28474 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28475 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28476 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28477 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28483 rx_24_fifo.wr_addr[0]
.sym 28488 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 28489 rx_24_fifo.wr_addr[0]
.sym 28492 rx_24_fifo.wr_addr[2]
.sym 28493 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28496 rx_24_fifo.wr_addr[3]
.sym 28497 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28500 rx_24_fifo.wr_addr[4]
.sym 28501 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28504 rx_24_fifo.wr_addr[5]
.sym 28505 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28508 rx_24_fifo.wr_addr[6]
.sym 28509 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28512 rx_24_fifo.wr_addr[7]
.sym 28513 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28514 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28518 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28522 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 28526 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28531 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28532 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28533 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28537 rx_24_fifo.wr_addr[0]
.sym 28538 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28544 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 28545 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28547 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28548 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28549 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28552 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28553 w_rx_24_fifo_push
.sym 28556 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28557 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28558 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28559 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28560 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28561 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28562 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28563 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28564 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28565 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28568 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28569 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28570 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28574 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28579 lvds_rx_09_inst.r_phase_count[0]
.sym 28583 lvds_rx_09_inst.r_phase_count[1]
.sym 28584 $PACKER_VCC_NET
.sym 28585 lvds_rx_09_inst.r_phase_count[0]
.sym 28586 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28588 $PACKER_VCC_NET
.sym 28589 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28590 w_rx_24_fifo_push
.sym 28591 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28592 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28593 w_rx_24_fifo_full
.sym 28600 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28601 w_lvds_rx_09_d0
.sym 28612 lvds_rx_24_inst.r_state_if[0]
.sym 28613 lvds_rx_24_inst.r_state_if[1]
.sym 28614 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28615 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28616 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 28617 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28620 lvds_rx_24_inst.r_state_if[1]
.sym 28621 lvds_rx_24_inst.r_state_if[0]
.sym 28622 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28634 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 28641 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28655 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28656 lvds_rx_24_inst.r_state_if[0]
.sym 28657 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28708 i_smi_a3$SB_IO_IN
.sym 28709 w_smi_data_output[6]
.sym 28712 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28713 w_rx_09_fifo_data[26]
.sym 28716 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28717 w_rx_09_fifo_data[23]
.sym 28720 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28721 w_rx_09_fifo_data[27]
.sym 28728 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28729 w_rx_09_fifo_data[28]
.sym 28732 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28733 w_rx_09_fifo_data[29]
.sym 28736 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28737 w_rx_09_fifo_data[25]
.sym 28738 w_rx_09_fifo_pulled_data[12]
.sym 28739 w_rx_09_fifo_pulled_data[28]
.sym 28740 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28741 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28742 w_rx_09_fifo_pulled_data[5]
.sym 28743 w_rx_09_fifo_pulled_data[21]
.sym 28744 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28745 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28746 w_rx_09_fifo_pulled_data[11]
.sym 28747 w_rx_09_fifo_pulled_data[27]
.sym 28748 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28749 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28750 w_rx_09_fifo_pulled_data[3]
.sym 28751 w_rx_09_fifo_pulled_data[19]
.sym 28752 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28753 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28756 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28757 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28758 w_rx_09_fifo_pulled_data[15]
.sym 28759 w_rx_09_fifo_pulled_data[31]
.sym 28760 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28761 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28762 w_rx_09_fifo_pulled_data[7]
.sym 28763 w_rx_09_fifo_pulled_data[23]
.sym 28764 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28765 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28766 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 28767 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28768 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28769 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 28770 w_rx_09_fifo_pulled_data[4]
.sym 28771 w_rx_09_fifo_pulled_data[20]
.sym 28772 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28773 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28774 w_rx_09_fifo_pulled_data[9]
.sym 28775 w_rx_09_fifo_pulled_data[25]
.sym 28776 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28777 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28778 w_rx_09_fifo_pulled_data[6]
.sym 28779 w_rx_09_fifo_pulled_data[22]
.sym 28780 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28781 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28782 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28783 w_rx_09_fifo_pulled_data[16]
.sym 28784 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28785 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28786 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28790 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28794 w_rx_09_fifo_pulled_data[1]
.sym 28795 w_rx_09_fifo_pulled_data[17]
.sym 28796 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28797 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28801 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28803 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 28808 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 28812 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 28815 $PACKER_VCC_NET
.sym 28817 $nextpnr_ICESTORM_LC_11$I3
.sym 28820 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 28821 $nextpnr_ICESTORM_LC_11$COUT
.sym 28824 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28825 w_rx_09_fifo_pull
.sym 28826 w_rx_24_fifo_pulled_data[14]
.sym 28827 w_rx_24_fifo_pulled_data[6]
.sym 28828 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28829 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28830 w_rx_09_fifo_pulled_data[14]
.sym 28831 w_rx_09_fifo_pulled_data[30]
.sym 28832 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28833 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28836 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28837 w_rx_09_fifo_data[0]
.sym 28838 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 28839 i_smi_soe_se_SB_LUT4_I2_1_I1[5]
.sym 28840 i_smi_soe_se$SB_IO_IN
.sym 28841 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 28842 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28843 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D[1]
.sym 28844 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28845 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28846 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 28847 i_smi_soe_se$SB_IO_IN
.sym 28848 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 28849 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 28852 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28853 io_pmod[6]$SB_IO_OUT
.sym 28855 w_rx_24_fifo_pull
.sym 28856 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 28857 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28860 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28861 io_pmod[4]$SB_IO_OUT
.sym 28862 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28863 i_smi_soe_se_SB_LUT4_I1_O[1]
.sym 28864 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28865 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28867 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 28872 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 28877 $nextpnr_ICESTORM_LC_20$I3
.sym 28880 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28881 io_pmod[5]$SB_IO_OUT
.sym 28886 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28887 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28888 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28889 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28890 w_rx_24_fifo_pulled_data[8]
.sym 28891 w_rx_24_fifo_pulled_data[24]
.sym 28892 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28893 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28896 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28897 w_rx_09_fifo_data[1]
.sym 28901 rx_24_fifo.rd_addr[0]
.sym 28902 w_rx_24_fifo_pulled_data[30]
.sym 28903 w_rx_24_fifo_pulled_data[22]
.sym 28904 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28905 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28906 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28910 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28914 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28918 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28922 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28926 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28930 w_rx_24_fifo_pull
.sym 28931 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 28932 rx_24_fifo.rd_addr[6]
.sym 28933 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I3[3]
.sym 28940 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 28941 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28944 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 28945 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 28950 rx_24_fifo.wr_addr_gray[5]
.sym 28954 rx_24_fifo.wr_addr_gray_rd[5]
.sym 28958 rx_24_fifo.wr_addr[7]
.sym 28966 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I0[0]
.sym 28967 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 28968 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 28969 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28970 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I0[0]
.sym 28971 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28972 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_I2[2]
.sym 28973 w_rx_24_fifo_pull
.sym 28984 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28985 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28986 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 28987 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 28988 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 28989 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 28990 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 28991 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 28992 rx_24_fifo.rd_addr[7]
.sym 28993 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 28994 w_rx_24_fifo_empty
.sym 28995 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 28996 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 28997 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 28998 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 28999 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29000 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29001 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29002 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 29003 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 29004 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 29005 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 29008 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29009 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 29012 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29013 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 29014 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29015 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29016 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29017 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 29018 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[0]
.sym 29019 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 29020 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 29021 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 29024 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29025 rx_24_fifo.rd_addr[1]
.sym 29026 rx_24_fifo.wr_addr_gray_rd[7]
.sym 29031 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29032 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 29033 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 29035 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29036 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 29037 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29038 rx_24_fifo.wr_addr_gray[6]
.sym 29042 rx_24_fifo.wr_addr_gray_rd[2]
.sym 29046 rx_24_fifo.wr_addr_gray_rd[1]
.sym 29050 rx_24_fifo.wr_addr_gray_rd[3]
.sym 29054 rx_24_fifo.wr_addr_gray_rd[6]
.sym 29058 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29064 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29065 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29072 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29073 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29074 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29083 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 29084 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29085 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29087 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29088 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29089 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29090 rx_24_fifo.wr_addr_gray[3]
.sym 29094 rx_24_fifo.wr_addr_gray_rd[4]
.sym 29099 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 29100 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29101 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29102 rx_24_fifo.wr_addr_gray[4]
.sym 29109 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 29114 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 29115 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29116 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29117 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29118 rx_24_fifo.wr_addr_gray[2]
.sym 29123 rx_24_fifo.wr_addr[0]
.sym 29124 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 29125 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 29126 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29130 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29134 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29138 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29144 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29145 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29148 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29149 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29152 rx_24_fifo.wr_addr[0]
.sym 29153 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29154 rx_24_fifo.rd_addr_gray_wr[3]
.sym 29159 i_smi_a1$SB_IO_IN
.sym 29160 i_smi_a2$SB_IO_IN
.sym 29161 i_smi_a3$SB_IO_IN
.sym 29162 rx_24_fifo.rd_addr_gray[3]
.sym 29167 i_smi_a2$SB_IO_IN
.sym 29168 i_smi_a3$SB_IO_IN
.sym 29169 i_smi_a1$SB_IO_IN
.sym 29218 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29222 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29236 i_smi_a3$SB_IO_IN
.sym 29237 w_smi_data_output[1]
.sym 29250 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29254 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29258 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29262 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29269 rx_09_fifo.rd_addr[0]
.sym 29272 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29273 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29274 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29278 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29283 rx_09_fifo.rd_addr[0]
.sym 29288 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 29289 rx_09_fifo.rd_addr[0]
.sym 29292 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 29293 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29296 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 29297 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29300 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 29301 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29304 rx_09_fifo.rd_addr[5]
.sym 29305 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29308 rx_09_fifo.rd_addr[6]
.sym 29309 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29312 rx_09_fifo.rd_addr[7]
.sym 29313 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29315 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29319 smi_ctrl_ins.int_cnt_09[4]
.sym 29320 $PACKER_VCC_NET
.sym 29321 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29323 smi_ctrl_ins.int_cnt_09[5]
.sym 29324 $PACKER_VCC_NET
.sym 29325 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 29328 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29329 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 29332 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 29333 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 29334 smi_ctrl_ins.int_cnt_09[5]
.sym 29335 smi_ctrl_ins.int_cnt_09[4]
.sym 29336 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29337 io_pmod[2]$SB_IO_OUT
.sym 29340 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29341 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 29344 i_smi_soe_se$SB_IO_IN
.sym 29345 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 29346 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29347 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 29348 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 29349 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 29350 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29351 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 29352 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 29353 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 29357 smi_ctrl_ins.int_cnt_09[5]
.sym 29358 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29359 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 29360 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 29361 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 29362 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29363 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 29364 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 29365 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 29366 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29367 w_rx_09_fifo_pull
.sym 29368 i_smi_soe_se$SB_IO_IN
.sym 29369 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 29371 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29372 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 29373 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 29377 smi_ctrl_ins.int_cnt_09[4]
.sym 29382 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29383 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 29384 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 29385 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 29386 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29387 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 29388 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 29389 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 29390 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 29391 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 29392 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 29393 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29394 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29395 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29396 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29397 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 29398 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29399 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 29400 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 29401 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 29403 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29404 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29405 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29416 rx_09_fifo.rd_addr[0]
.sym 29417 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29432 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29433 w_rx_24_fifo_pull
.sym 29436 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29437 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29443 rx_24_fifo.rd_addr[0]
.sym 29448 rx_24_fifo.rd_addr[1]
.sym 29449 rx_24_fifo.rd_addr[0]
.sym 29452 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 29453 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29456 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 29457 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29460 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 29461 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29464 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 29465 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29468 rx_24_fifo.rd_addr[6]
.sym 29469 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29472 rx_24_fifo.rd_addr[7]
.sym 29473 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29476 rx_24_fifo.rd_addr[0]
.sym 29477 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29480 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29481 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29484 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29485 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29494 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29504 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29505 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29508 spi_if_ins.w_rx_data[5]
.sym 29509 spi_if_ins.w_rx_data[6]
.sym 29510 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29511 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29512 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29513 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29516 spi_if_ins.w_rx_data[5]
.sym 29517 spi_if_ins.w_rx_data[6]
.sym 29519 rx_24_fifo.rd_addr[0]
.sym 29520 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29521 rx_24_fifo.rd_addr[1]
.sym 29524 spi_if_ins.w_rx_data[6]
.sym 29525 spi_if_ins.w_rx_data[5]
.sym 29543 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 29544 w_rx_09_fifo_full
.sym 29545 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 29554 w_cs[1]
.sym 29555 w_cs[2]
.sym 29556 w_cs[3]
.sym 29557 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 29560 spi_if_ins.w_rx_data[5]
.sym 29561 spi_if_ins.w_rx_data[6]
.sym 29566 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 29567 w_cs[1]
.sym 29568 w_cs[2]
.sym 29569 w_cs[3]
.sym 29594 w_tx_data_sys[0]
.sym 29595 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 29596 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 29597 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 29606 rx_24_fifo.wr_addr_gray_rd[0]
.sym 29610 rx_24_fifo.wr_addr_gray[1]
.sym 29621 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29622 rx_24_fifo.wr_addr_gray[0]
.sym 29628 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29629 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 29643 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 29644 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 29645 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 29654 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 29655 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29656 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29657 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29690 rx_24_fifo.rd_addr_gray_wr[2]
.sym 29730 rx_09_fifo.rd_addr_gray[2]
.sym 29740 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29741 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 29744 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29745 rx_09_fifo.rd_addr[5]
.sym 29750 rx_09_fifo.empty_o_SB_LUT4_I2_I1[0]
.sym 29751 rx_09_fifo.empty_o_SB_LUT4_I2_I1[1]
.sym 29752 rx_09_fifo.empty_o_SB_LUT4_I2_I1[2]
.sym 29753 rx_09_fifo.empty_o_SB_LUT4_I2_I1[3]
.sym 29758 rx_09_fifo.rd_addr_gray[4]
.sym 29764 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29765 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29766 w_rx_09_fifo_pull
.sym 29767 rx_09_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 29768 rx_09_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 29769 rx_09_fifo.empty_o_SB_LUT4_I2_O[3]
.sym 29772 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29773 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29775 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29776 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29777 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29779 rx_09_fifo.empty_o_SB_LUT4_I2_I1[1]
.sym 29780 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29781 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29782 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 29786 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 29787 rx_09_fifo.empty_o_SB_LUT4_I2_I1[0]
.sym 29788 io_pmod[2]$SB_IO_OUT
.sym 29789 rx_09_fifo.empty_o_SB_LUT4_I2_I3[3]
.sym 29790 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 29791 rx_09_fifo.rd_addr[7]
.sym 29792 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29793 rx_09_fifo.rd_addr[6]
.sym 29794 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29795 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 29796 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 29797 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 29800 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29801 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29804 rx_09_fifo.rd_addr[0]
.sym 29805 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 29808 rx_09_fifo.rd_addr[0]
.sym 29809 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 29811 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29812 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29813 w_rx_09_fifo_pull
.sym 29814 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29815 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29816 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29817 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29820 rx_09_fifo.rd_addr[5]
.sym 29821 rx_09_fifo.rd_addr[6]
.sym 29822 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29823 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29824 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29825 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29826 rx_09_fifo.rd_addr_gray_wr[4]
.sym 29832 i_smi_a3$SB_IO_IN
.sym 29833 w_smi_data_output[7]
.sym 29834 rx_09_fifo.rd_addr_gray[3]
.sym 29840 rx_09_fifo.wr_addr[0]
.sym 29841 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29842 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29843 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29844 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29845 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29846 rx_09_fifo.rd_addr_gray[6]
.sym 29850 rx_09_fifo.rd_addr[7]
.sym 29854 rx_09_fifo.rd_addr_gray[5]
.sym 29858 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 29862 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 29868 i_smi_a3$SB_IO_IN
.sym 29869 w_smi_data_output[5]
.sym 29872 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 29873 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 29876 i_smi_a3$SB_IO_IN
.sym 29877 w_smi_data_output[4]
.sym 29888 i_smi_a3$SB_IO_IN
.sym 29889 w_smi_data_output[3]
.sym 29896 i_smi_a3$SB_IO_IN
.sym 29897 w_smi_data_output[2]
.sym 29898 rx_09_fifo.rd_addr_gray_wr[0]
.sym 29910 rx_09_fifo.rd_addr_gray_wr[1]
.sym 29938 rx_09_fifo.rd_addr_gray[0]
.sym 29950 rx_09_fifo.rd_addr_gray[1]
.sym 29982 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 29992 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29993 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29994 spi_if_ins.spi.r2_rx_done
.sym 29999 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30000 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30001 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30002 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30016 spi_if_ins.spi.r3_rx_done
.sym 30017 spi_if_ins.spi.r2_rx_done
.sym 30018 r_tx_data[6]
.sym 30022 r_tx_data[3]
.sym 30026 r_tx_data[2]
.sym 30030 r_tx_data[1]
.sym 30034 r_tx_data[0]
.sym 30038 r_tx_data[7]
.sym 30042 r_tx_data[4]
.sym 30046 r_tx_data[5]
.sym 30051 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30052 w_tx_data_io[2]
.sym 30053 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 30056 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30057 w_tx_data_io[6]
.sym 30059 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30060 w_tx_data_io[7]
.sym 30061 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30064 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30065 w_tx_data_io[4]
.sym 30066 w_tx_data_smi[1]
.sym 30067 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 30068 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30069 w_tx_data_io[1]
.sym 30070 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30071 w_cs[1]
.sym 30072 w_cs[2]
.sym 30073 w_cs[3]
.sym 30074 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30075 w_cs[2]
.sym 30076 w_cs[3]
.sym 30077 w_cs[1]
.sym 30078 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30079 w_cs[1]
.sym 30080 w_cs[3]
.sym 30081 w_cs[2]
.sym 30082 w_rx_24_fifo_full
.sym 30086 w_tx_data_smi[0]
.sym 30087 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 30088 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30089 w_tx_data_io[0]
.sym 30090 w_rx_24_fifo_empty
.sym 30095 w_tx_data_smi[2]
.sym 30096 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 30097 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30098 io_pmod[2]$SB_IO_OUT
.sym 30102 w_rx_09_fifo_full
.sym 30108 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30109 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 30122 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 30130 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30134 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 30138 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30142 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30143 w_ioc[1]
.sym 30144 w_cs[2]
.sym 30145 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30146 rx_24_fifo.rd_addr_gray_wr[1]
.sym 30154 rx_24_fifo.rd_addr_gray[0]
.sym 30158 rx_24_fifo.rd_addr_gray[2]
.sym 30162 rx_24_fifo.rd_addr_gray_wr[4]
.sym 30166 rx_24_fifo.rd_addr_gray[1]
.sym 30170 rx_24_fifo.rd_addr_gray[4]
.sym 30174 rx_24_fifo.rd_addr_gray_wr[0]
.sym 30242 rx_09_fifo.wr_addr_gray[4]
.sym 30254 rx_09_fifo.wr_addr_gray_rd[4]
.sym 30274 rx_09_fifo.wr_addr_gray[3]
.sym 30278 rx_09_fifo.wr_addr_gray[0]
.sym 30282 rx_09_fifo.wr_addr_gray_rd[0]
.sym 30286 rx_09_fifo.wr_addr_gray_rd[3]
.sym 30290 rx_09_fifo.wr_addr_gray_rd[2]
.sym 30294 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 30295 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30296 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 30297 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 30302 rx_09_fifo.wr_addr_gray[2]
.sym 30306 rx_09_fifo.wr_addr[7]
.sym 30310 rx_09_fifo.wr_addr_gray[6]
.sym 30314 rx_09_fifo.wr_addr_gray_rd[7]
.sym 30318 rx_09_fifo.wr_addr_gray_rd[1]
.sym 30323 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 30324 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 30325 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 30326 rx_09_fifo.wr_addr_gray[1]
.sym 30330 rx_09_fifo.wr_addr_gray_rd[6]
.sym 30334 rx_09_fifo.wr_addr_gray_rd[5]
.sym 30340 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30341 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30342 rx_09_fifo.rd_addr_gray_wr[6]
.sym 30346 rx_09_fifo.rd_addr_gray_wr[3]
.sym 30352 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30353 io_pmod[0]$SB_IO_OUT
.sym 30357 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30358 rx_09_fifo.rd_addr_gray_wr[7]
.sym 30364 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30365 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30366 rx_09_fifo.rd_addr_gray_wr[5]
.sym 30371 rx_09_fifo.wr_addr[1]
.sym 30376 rx_09_fifo.wr_addr[2]
.sym 30377 rx_09_fifo.wr_addr[1]
.sym 30380 rx_09_fifo.wr_addr[3]
.sym 30381 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 30384 rx_09_fifo.wr_addr[4]
.sym 30385 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 30388 rx_09_fifo.wr_addr[5]
.sym 30389 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 30392 rx_09_fifo.wr_addr[6]
.sym 30393 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 30396 rx_09_fifo.wr_addr[7]
.sym 30397 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 30399 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 30400 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30401 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30404 rx_09_fifo.wr_addr[1]
.sym 30405 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 30410 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30411 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 30412 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30413 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30414 rx_09_fifo.rd_addr_gray_wr[2]
.sym 30418 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 30419 rx_09_fifo.wr_addr[0]
.sym 30420 rx_09_fifo.wr_addr[1]
.sym 30421 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 30422 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 30423 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 30424 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 30425 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 30426 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30427 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30428 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30429 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 30430 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 30431 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 30432 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 30433 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 30438 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30470 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30471 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30472 spi_if_ins.state_if[0]
.sym 30473 spi_if_ins.state_if[1]
.sym 30476 spi_if_ins.state_if[0]
.sym 30477 spi_if_ins.state_if[1]
.sym 30478 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 30479 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30480 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30481 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30483 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30484 spi_if_ins.state_if[0]
.sym 30485 spi_if_ins.state_if[1]
.sym 30486 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30487 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30488 spi_if_ins.state_if[0]
.sym 30489 spi_if_ins.state_if[1]
.sym 30493 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30495 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30496 spi_if_ins.state_if[1]
.sym 30497 spi_if_ins.state_if[0]
.sym 30498 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30499 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30500 spi_if_ins.state_if[0]
.sym 30501 spi_if_ins.state_if[1]
.sym 30504 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30505 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30507 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30508 spi_if_ins.state_if[0]
.sym 30509 spi_if_ins.state_if[1]
.sym 30511 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30512 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30513 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30515 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30516 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30517 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 30521 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30523 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30524 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30525 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30534 spi_if_ins.spi.r_rx_byte[5]
.sym 30538 spi_if_ins.spi.r_rx_byte[3]
.sym 30546 spi_if_ins.spi.r_rx_byte[6]
.sym 30554 spi_if_ins.spi.r_rx_byte[7]
.sym 30558 spi_if_ins.spi.r_rx_byte[4]
.sym 30566 spi_if_ins.w_rx_data[5]
.sym 30570 spi_if_ins.w_rx_data[1]
.sym 30574 spi_if_ins.w_rx_data[0]
.sym 30578 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30582 spi_if_ins.w_rx_data[3]
.sym 30586 spi_if_ins.w_rx_data[6]
.sym 30590 spi_if_ins.w_rx_data[4]
.sym 30594 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30595 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30596 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 30597 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30598 spi_if_ins.w_rx_data[4]
.sym 30602 spi_if_ins.w_rx_data[1]
.sym 30606 spi_if_ins.w_rx_data[2]
.sym 30610 spi_if_ins.w_rx_data[0]
.sym 30614 w_ioc[1]
.sym 30615 w_ioc[4]
.sym 30616 w_ioc[3]
.sym 30617 w_ioc[2]
.sym 30618 spi_if_ins.w_rx_data[3]
.sym 30622 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30626 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 30627 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30628 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30629 w_cs[1]
.sym 30630 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30639 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30640 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30641 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30647 w_ioc[1]
.sym 30648 w_ioc[0]
.sym 30649 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30652 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 30653 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30656 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 30657 w_ioc[0]
.sym 30669 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30674 $PACKER_VCC_NET
.sym 30683 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30684 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 30685 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30687 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30688 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30689 w_cs[1]
.sym 30698 w_rx_data[0]
.sym 30706 w_rx_data[2]
.sym 30710 w_rx_data[1]
.sym 30748 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30749 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 30786 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 30790 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 30794 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 30798 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30810 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30817 rx_09_fifo.wr_addr[0]
.sym 30819 rx_09_fifo.wr_addr[0]
.sym 30824 rx_09_fifo.wr_addr[1]
.sym 30825 rx_09_fifo.wr_addr[0]
.sym 30828 rx_09_fifo.wr_addr[2]
.sym 30829 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 30832 rx_09_fifo.wr_addr[3]
.sym 30833 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 30836 rx_09_fifo.wr_addr[4]
.sym 30837 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 30840 rx_09_fifo.wr_addr[5]
.sym 30841 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 30844 rx_09_fifo.wr_addr[6]
.sym 30845 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 30848 rx_09_fifo.wr_addr[7]
.sym 30849 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 30850 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30854 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30858 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30864 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30865 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30866 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 30870 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 30874 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 30878 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 30882 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 30883 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 30884 io_pmod[0]$SB_IO_OUT
.sym 30885 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 30886 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 30887 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 30888 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 30889 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 30894 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 30895 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30896 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30897 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 30898 io_pmod[0]$SB_IO_OUT
.sym 30899 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30900 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 30901 w_rx_09_fifo_full
.sym 30902 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 30903 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 30904 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 30905 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 30910 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 30911 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30912 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 30913 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 30914 spi_if_ins.spi.r_tx_byte[3]
.sym 30915 spi_if_ins.spi.r_tx_byte[7]
.sym 30916 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30917 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30920 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 30921 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30922 spi_if_ins.spi.r_tx_byte[2]
.sym 30923 spi_if_ins.spi.r_tx_byte[6]
.sym 30924 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30925 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30926 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30927 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30928 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30929 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30930 spi_if_ins.spi.r_tx_byte[1]
.sym 30931 spi_if_ins.spi.r_tx_byte[5]
.sym 30932 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30933 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30934 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 30938 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 30939 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30940 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30941 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30946 spi_if_ins.r_tx_byte[4]
.sym 30950 spi_if_ins.r_tx_byte[2]
.sym 30957 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 30958 spi_if_ins.r_tx_byte[6]
.sym 30962 spi_if_ins.r_tx_byte[0]
.sym 30966 spi_if_ins.r_tx_byte[5]
.sym 30970 spi_if_ins.r_tx_byte[3]
.sym 30974 spi_if_ins.r_tx_byte[1]
.sym 31002 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 31014 $PACKER_GND_NET
.sym 31021 sys_ctrl_ins.reset_cmd
.sym 31042 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31046 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31050 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31057 spi_if_ins.w_rx_data[0]
.sym 31058 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31062 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31066 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31087 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31088 w_tx_data_io[5]
.sym 31089 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 31090 w_tx_data_smi[3]
.sym 31091 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 31092 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31093 w_tx_data_io[3]
.sym 31106 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31107 io_ctrl_ins.pmod_dir_state[7]
.sym 31108 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 31109 io_ctrl_ins.o_pmod[7]
.sym 31115 w_ioc[2]
.sym 31116 w_ioc[4]
.sym 31117 w_ioc[3]
.sym 31118 w_rx_data[6]
.sym 31122 w_rx_data[4]
.sym 31126 w_rx_data[7]
.sym 31132 w_ioc[0]
.sym 31133 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 31139 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31140 w_ioc[0]
.sym 31141 w_ioc[1]
.sym 31142 w_rx_data[5]
.sym 31146 w_rx_data[3]
.sym 31150 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31151 io_ctrl_ins.pmod_dir_state[2]
.sym 31152 i_button_SB_LUT4_I3_I1[2]
.sym 31153 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31154 w_rx_data[6]
.sym 31158 w_rx_data[7]
.sym 31162 w_rx_data[2]
.sym 31166 w_rx_data[4]
.sym 31170 io_ctrl_ins.o_pmod[2]
.sym 31171 o_shdn_tx_lna$SB_IO_OUT
.sym 31172 w_ioc[0]
.sym 31173 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 31174 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31175 i_button_SB_LUT4_I3_I1[0]
.sym 31176 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31177 i_config[3]$SB_IO_IN
.sym 31178 i_button_SB_LUT4_I3_I1[2]
.sym 31179 io_ctrl_ins.debug_mode[0]
.sym 31180 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31181 o_led0$SB_IO_OUT
.sym 31183 i_button_SB_LUT4_I3_I1[2]
.sym 31184 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31185 i_smi_a2_SB_LUT4_I1_O[3]
.sym 31186 o_rx_h_tx_l$SB_IO_OUT
.sym 31187 i_button_SB_LUT4_I3_I1[0]
.sym 31188 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31189 i_button$SB_IO_IN
.sym 31190 w_rx_data[2]
.sym 31196 i_smi_a2_SB_LUT4_I1_O[3]
.sym 31197 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31200 i_button_SB_LUT4_I3_I1[0]
.sym 31201 i_button_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 31203 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31204 io_ctrl_ins.rf_pin_state[6]
.sym 31205 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31207 io_ctrl_ins.rf_pin_state[7]
.sym 31208 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31209 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31213 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 31215 io_ctrl_ins.rf_pin_state[1]
.sym 31216 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31217 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31222 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31223 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31224 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31225 i_button_SB_LUT4_I3_I1[3]
.sym 31230 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31231 i_button_SB_LUT4_I3_I1[3]
.sym 31232 io_ctrl_ins.rf_pin_state[2]
.sym 31233 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31314 i_sck$SB_IO_IN
.sym 31321 i_ss$SB_IO_IN
.sym 31331 sys_ctrl_ins.reset_count[0]
.sym 31336 sys_ctrl_ins.reset_count[1]
.sym 31338 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31340 sys_ctrl_ins.reset_count[2]
.sym 31341 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31342 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31344 sys_ctrl_ins.reset_count[3]
.sym 31345 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31346 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31348 sys_ctrl_ins.reset_count[1]
.sym 31349 sys_ctrl_ins.reset_count[0]
.sym 31350 sys_ctrl_ins.reset_count[3]
.sym 31351 sys_ctrl_ins.reset_count[1]
.sym 31352 sys_ctrl_ins.reset_count[2]
.sym 31353 sys_ctrl_ins.reset_count[0]
.sym 31356 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31357 sys_ctrl_ins.reset_cmd
.sym 31361 sys_ctrl_ins.reset_count[0]
.sym 31362 rx_09_fifo.wr_addr_gray[5]
.sym 31372 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 31373 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 31376 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 31377 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 31380 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 31381 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 31382 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31386 spi_if_ins.spi.SCKr[0]
.sym 31395 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31399 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31400 $PACKER_VCC_NET
.sym 31403 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31404 $PACKER_VCC_NET
.sym 31405 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31407 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31408 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31409 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31413 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31414 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31415 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31416 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31417 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31419 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31420 $PACKER_VCC_NET
.sym 31421 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31425 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31426 spi_if_ins.r_tx_byte[7]
.sym 31443 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31444 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 31445 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31459 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31464 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31468 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31469 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31480 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31481 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31485 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31490 i_mosi$SB_IO_IN
.sym 31495 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31496 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31497 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31500 i_ss$SB_IO_IN
.sym 31501 spi_if_ins.r_tx_data_valid
.sym 31503 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31504 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31505 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31522 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31526 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31530 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31534 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31542 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31546 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31554 spi_if_ins.spi.r_rx_byte[2]
.sym 31560 i_ss$SB_IO_IN
.sym 31561 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31574 spi_if_ins.spi.r_rx_byte[0]
.sym 31578 spi_if_ins.spi.r_rx_byte[1]
.sym 31598 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31604 w_rx_24_fifo_empty
.sym 31605 io_pmod[2]$SB_IO_OUT
.sym 31606 i_mosi$SB_IO_IN
.sym 31622 w_rx_data[3]
.sym 31626 w_rx_data[5]
.sym 31638 w_rx_data[0]
.sym 31646 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31647 io_ctrl_ins.pmod_dir_state[6]
.sym 31648 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 31649 io_ctrl_ins.o_pmod[6]
.sym 31650 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31651 io_ctrl_ins.pmod_dir_state[5]
.sym 31652 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31653 i_config[2]$SB_IO_IN
.sym 31656 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31657 i_button_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 31658 w_rx_data[5]
.sym 31662 io_ctrl_ins.o_pmod[4]
.sym 31663 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 31664 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31665 i_config[1]$SB_IO_IN
.sym 31666 w_rx_data[4]
.sym 31671 w_ioc[0]
.sym 31672 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31673 w_ioc[1]
.sym 31676 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 31677 i_button_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 31678 io_ctrl_ins.o_pmod[3]
.sym 31679 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 31680 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31681 i_config[0]$SB_IO_IN
.sym 31682 io_ctrl_ins.debug_mode[0]
.sym 31683 i_button_SB_LUT4_I3_I1[3]
.sym 31684 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31685 io_ctrl_ins.debug_mode[1]
.sym 31686 w_rx_data[1]
.sym 31690 w_rx_data[3]
.sym 31694 w_rx_data[0]
.sym 31700 io_ctrl_ins.debug_mode[0]
.sym 31701 io_ctrl_ins.debug_mode[1]
.sym 31702 i_button_SB_LUT4_I3_I1[2]
.sym 31703 io_ctrl_ins.debug_mode[1]
.sym 31704 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31705 o_led1$SB_IO_OUT
.sym 31706 w_rx_data[4]
.sym 31710 w_rx_data[2]
.sym 31714 w_rx_data[6]
.sym 31718 w_rx_data[1]
.sym 31722 w_rx_data[2]
.sym 31726 w_rx_data[7]
.sym 31734 w_rx_data[0]
.sym 31738 w_rx_data[3]
.sym 31947 spi_if_ins.r_tx_byte[7]
.sym 31948 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31949 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32018 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 32062 spi_if_ins.spi.r_rx_done
.sym 32106 spi_if_ins.w_rx_data[2]
.sym 32130 w_ioc[2]
.sym 32131 w_ioc[1]
.sym 32132 w_ioc[0]
.sym 32133 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 32136 i_button_SB_LUT4_I3_I1[2]
.sym 32137 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 32138 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 32139 o_tr_vc1$SB_IO_OUT
.sym 32140 w_ioc[0]
.sym 32141 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 32144 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 32145 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 32148 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 32149 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 32151 w_ioc[1]
.sym 32152 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 32153 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 32160 i_button_SB_LUT4_I3_O[0]
.sym 32161 i_button_SB_LUT4_I3_O[1]
.sym 32170 io_ctrl_ins.pmod_dir_state[4]
.sym 32171 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32172 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 32173 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 32174 o_ldo_2v8_en$SB_IO_OUT
.sym 32175 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 32176 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 32177 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 32178 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 32179 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32180 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 32181 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 32182 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 32183 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32184 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 32185 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 32186 io_ctrl_ins.o_pmod[0]
.sym 32187 io_ctrl_ins.mixer_en_state
.sym 32188 w_ioc[0]
.sym 32189 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 32190 io_ctrl_ins.pmod_dir_state[3]
.sym 32191 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32192 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 32193 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 32194 io_ctrl_ins.o_pmod[1]
.sym 32195 o_shdn_rx_lna$SB_IO_OUT
.sym 32196 w_ioc[0]
.sym 32197 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[3]
.sym 32198 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32199 i_button_SB_LUT4_I3_I1[3]
.sym 32200 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32201 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32202 i_button_SB_LUT4_I3_I1[0]
.sym 32203 o_tr_vc2$SB_IO_OUT
.sym 32204 i_button_SB_LUT4_I3_I1[2]
.sym 32205 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32207 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32208 io_ctrl_ins.rf_pin_state[4]
.sym 32209 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32215 io_ctrl_ins.rf_pin_state[5]
.sym 32216 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32217 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32218 i_button_SB_LUT4_I3_I1[0]
.sym 32219 o_tr_vc1_b$SB_IO_OUT
.sym 32220 i_button_SB_LUT4_I3_I1[2]
.sym 32221 i_button_SB_LUT4_I3_I1[3]
.sym 32222 io_ctrl_ins.rf_pin_state[3]
.sym 32223 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32224 i_button_SB_LUT4_I3_I1[3]
.sym 32225 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32238 io_ctrl_ins.rf_pin_state[0]
.sym 32239 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32240 i_button_SB_LUT4_I3_I1[3]
.sym 32241 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32561 r_counter[0]
.sym 32693 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 32694 w_rx_data[0]
.sym 32702 w_rx_data[1]
.sym 32730 w_rx_data[1]
