{
  "sha": "6278c6a66379c40d2d91107a2101408ec4ca0673",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NjI3OGM2YTY2Mzc5YzQwZDJkOTExMDdhMjEwMTQwOGVjNGNhMDY3Mw==",
  "commit": {
    "author": {
      "name": "Przemyslaw Wirkus",
      "email": "przemyslaw.wirkus@arm.com",
      "date": "2020-10-22T14:17:35Z"
    },
    "committer": {
      "name": "Przemyslaw Wirkus",
      "email": "przemyslaw.wirkus@arm.com",
      "date": "2020-10-22T14:17:35Z"
    },
    "message": "[PATCH][GAS][AArch64] Define BRBE system registers\n\nThis patch introduces BRBE (Branch Record Buffer Extension) system\nregisters.\n\nNote: as this is register only extension we do not want to hide these\nregisters behind -march flag going forward (they should be enabled by\ndefault).\n\ngas/ChangeLog:\n\n2020-10-08  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n\n\t* NEWS: Docs update.\n\t* testsuite/gas/aarch64/brbe-invalid.d: New test.\n\t* testsuite/gas/aarch64/brbe-invalid.l: New test.\n\t* testsuite/gas/aarch64/brbe-invalid.s: New test.\n\t* testsuite/gas/aarch64/brbe.d: New test.\n\t* testsuite/gas/aarch64/brbe.s: New test.\n\nopcodes/ChangeLog:\n\n2020-10-08  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n\n\t* aarch64-opc.c: Add BRBE system registers.",
    "tree": {
      "sha": "088adac86a9cce729287f6010e57a2c5a0836894",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/088adac86a9cce729287f6010e57a2c5a0836894"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/6278c6a66379c40d2d91107a2101408ec4ca0673",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/6278c6a66379c40d2d91107a2101408ec4ca0673",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/6278c6a66379c40d2d91107a2101408ec4ca0673",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/6278c6a66379c40d2d91107a2101408ec4ca0673/comments",
  "author": {
    "login": "PrzemekWirkus",
    "id": 6360720,
    "node_id": "MDQ6VXNlcjYzNjA3MjA=",
    "avatar_url": "https://avatars.githubusercontent.com/u/6360720?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/PrzemekWirkus",
    "html_url": "https://github.com/PrzemekWirkus",
    "followers_url": "https://api.github.com/users/PrzemekWirkus/followers",
    "following_url": "https://api.github.com/users/PrzemekWirkus/following{/other_user}",
    "gists_url": "https://api.github.com/users/PrzemekWirkus/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/PrzemekWirkus/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/PrzemekWirkus/subscriptions",
    "organizations_url": "https://api.github.com/users/PrzemekWirkus/orgs",
    "repos_url": "https://api.github.com/users/PrzemekWirkus/repos",
    "events_url": "https://api.github.com/users/PrzemekWirkus/events{/privacy}",
    "received_events_url": "https://api.github.com/users/PrzemekWirkus/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "PrzemekWirkus",
    "id": 6360720,
    "node_id": "MDQ6VXNlcjYzNjA3MjA=",
    "avatar_url": "https://avatars.githubusercontent.com/u/6360720?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/PrzemekWirkus",
    "html_url": "https://github.com/PrzemekWirkus",
    "followers_url": "https://api.github.com/users/PrzemekWirkus/followers",
    "following_url": "https://api.github.com/users/PrzemekWirkus/following{/other_user}",
    "gists_url": "https://api.github.com/users/PrzemekWirkus/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/PrzemekWirkus/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/PrzemekWirkus/subscriptions",
    "organizations_url": "https://api.github.com/users/PrzemekWirkus/orgs",
    "repos_url": "https://api.github.com/users/PrzemekWirkus/repos",
    "events_url": "https://api.github.com/users/PrzemekWirkus/events{/privacy}",
    "received_events_url": "https://api.github.com/users/PrzemekWirkus/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "5feaa09beca04312e51adc69766b0e4bfc181f99",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/5feaa09beca04312e51adc69766b0e4bfc181f99",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/5feaa09beca04312e51adc69766b0e4bfc181f99"
    }
  ],
  "stats": {
    "total": 533,
    "additions": 531,
    "deletions": 2
  },
  "files": [
    {
      "sha": "da1189c4c1e2fe786a7ddf4d03eb519bbbcad89e",
      "filename": "gas/NEWS",
      "status": "modified",
      "additions": 3,
      "deletions": 2,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6278c6a66379c40d2d91107a2101408ec4ca0673/gas/NEWS",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6278c6a66379c40d2d91107a2101408ec4ca0673/gas/NEWS",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/NEWS?ref=6278c6a66379c40d2d91107a2101408ec4ca0673",
      "patch": "@@ -15,8 +15,9 @@\n   Add support for Cortex-R82, Neoverse V1, and Neoverse N2 for ARM.\n \n * Add support for ETMv4 (Embedded Trace Macrocell), ETE (Embedded Trace\n-  Extension), TRBE (Trace Buffer Extension) and CSRE (Call Stack Recorder\n-  Extension) system registers for AArch64.\n+  Extension), TRBE (Trace Buffer Extension), CSRE (Call Stack Recorder\n+  Extension) and BRBE (Branch Record Buffer Extension) system registers for\n+  AArch64.\n \n * Add support for Armv8-R AArch64.\n "
    },
    {
      "sha": "dc42fc22c60b58b55524d1b8ab3be88a90c2b170",
      "filename": "gas/testsuite/gas/aarch64/brbe-invalid.d",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6278c6a66379c40d2d91107a2101408ec4ca0673/gas/testsuite/gas/aarch64/brbe-invalid.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6278c6a66379c40d2d91107a2101408ec4ca0673/gas/testsuite/gas/aarch64/brbe-invalid.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/brbe-invalid.d?ref=6278c6a66379c40d2d91107a2101408ec4ca0673",
      "patch": "@@ -0,0 +1,3 @@\n+#name: Invalid BRBE System registers usage\n+#source: brbe-invalid.s\n+#warning_output: brbe-invalid.l"
    },
    {
      "sha": "2839206629e1f50f9c5a072cfbafc28975c81ad6",
      "filename": "gas/testsuite/gas/aarch64/brbe-invalid.l",
      "status": "added",
      "additions": 98,
      "deletions": 0,
      "changes": 98,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6278c6a66379c40d2d91107a2101408ec4ca0673/gas/testsuite/gas/aarch64/brbe-invalid.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6278c6a66379c40d2d91107a2101408ec4ca0673/gas/testsuite/gas/aarch64/brbe-invalid.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/brbe-invalid.l?ref=6278c6a66379c40d2d91107a2101408ec4ca0673",
      "patch": "@@ -0,0 +1,98 @@\n+.*: Assembler messages:\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbidr0_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc0_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc1_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc2_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc3_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc4_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc5_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc6_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc7_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc8_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc9_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc10_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc11_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc12_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc13_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc14_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc15_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc16_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc17_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc18_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc19_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc20_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc21_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc22_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc23_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc24_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc25_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc26_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc27_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc28_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc29_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc30_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbsrc31_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt0_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt1_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt2_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt3_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt4_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt5_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt6_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt7_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt8_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt9_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt10_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt11_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt12_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt13_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt14_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt15_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt16_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt17_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt18_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt19_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt20_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt21_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt22_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt23_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt24_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt25_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt26_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt27_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt28_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt29_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt30_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbtgt31_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf0_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf1_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf2_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf3_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf4_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf5_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf6_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf7_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf8_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf9_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf10_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf11_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf12_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf13_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf14_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf15_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf16_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf17_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf18_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf19_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf20_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf21_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf22_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf23_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf24_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf25_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf26_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf27_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf28_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf29_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf30_el1,x0'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr brbinf31_el1,x0'"
    },
    {
      "sha": "4f82d889762dc35b97bafa8aa0c6735f805681f7",
      "filename": "gas/testsuite/gas/aarch64/brbe-invalid.s",
      "status": "added",
      "additions": 99,
      "deletions": 0,
      "changes": 99,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6278c6a66379c40d2d91107a2101408ec4ca0673/gas/testsuite/gas/aarch64/brbe-invalid.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6278c6a66379c40d2d91107a2101408ec4ca0673/gas/testsuite/gas/aarch64/brbe-invalid.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/brbe-invalid.s?ref=6278c6a66379c40d2d91107a2101408ec4ca0673",
      "patch": "@@ -0,0 +1,99 @@\n+/* Write to read-only BRBE system registers.  */\n+\n+msr brbidr0_el1, x0\n+msr brbsrc0_el1, x0\n+msr brbsrc1_el1, x0\n+msr brbsrc2_el1, x0\n+msr brbsrc3_el1, x0\n+msr brbsrc4_el1, x0\n+msr brbsrc5_el1, x0\n+msr brbsrc6_el1, x0\n+msr brbsrc7_el1, x0\n+msr brbsrc8_el1, x0\n+msr brbsrc9_el1, x0\n+msr brbsrc10_el1, x0\n+msr brbsrc11_el1, x0\n+msr brbsrc12_el1, x0\n+msr brbsrc13_el1, x0\n+msr brbsrc14_el1, x0\n+msr brbsrc15_el1, x0\n+msr brbsrc16_el1, x0\n+msr brbsrc17_el1, x0\n+msr brbsrc18_el1, x0\n+msr brbsrc19_el1, x0\n+msr brbsrc20_el1, x0\n+msr brbsrc21_el1, x0\n+msr brbsrc22_el1, x0\n+msr brbsrc23_el1, x0\n+msr brbsrc24_el1, x0\n+msr brbsrc25_el1, x0\n+msr brbsrc26_el1, x0\n+msr brbsrc27_el1, x0\n+msr brbsrc28_el1, x0\n+msr brbsrc29_el1, x0\n+msr brbsrc30_el1, x0\n+msr brbsrc31_el1, x0\n+msr brbtgt0_el1, x0\n+msr brbtgt1_el1, x0\n+msr brbtgt2_el1, x0\n+msr brbtgt3_el1, x0\n+msr brbtgt4_el1, x0\n+msr brbtgt5_el1, x0\n+msr brbtgt6_el1, x0\n+msr brbtgt7_el1, x0\n+msr brbtgt8_el1, x0\n+msr brbtgt9_el1, x0\n+msr brbtgt10_el1, x0\n+msr brbtgt11_el1, x0\n+msr brbtgt12_el1, x0\n+msr brbtgt13_el1, x0\n+msr brbtgt14_el1, x0\n+msr brbtgt15_el1, x0\n+msr brbtgt16_el1, x0\n+msr brbtgt17_el1, x0\n+msr brbtgt18_el1, x0\n+msr brbtgt19_el1, x0\n+msr brbtgt20_el1, x0\n+msr brbtgt21_el1, x0\n+msr brbtgt22_el1, x0\n+msr brbtgt23_el1, x0\n+msr brbtgt24_el1, x0\n+msr brbtgt25_el1, x0\n+msr brbtgt26_el1, x0\n+msr brbtgt27_el1, x0\n+msr brbtgt28_el1, x0\n+msr brbtgt29_el1, x0\n+msr brbtgt30_el1, x0\n+msr brbtgt31_el1, x0\n+msr brbinf0_el1, x0\n+msr brbinf1_el1, x0\n+msr brbinf2_el1, x0\n+msr brbinf3_el1, x0\n+msr brbinf4_el1, x0\n+msr brbinf5_el1, x0\n+msr brbinf6_el1, x0\n+msr brbinf7_el1, x0\n+msr brbinf8_el1, x0\n+msr brbinf9_el1, x0\n+msr brbinf10_el1, x0\n+msr brbinf11_el1, x0\n+msr brbinf12_el1, x0\n+msr brbinf13_el1, x0\n+msr brbinf14_el1, x0\n+msr brbinf15_el1, x0\n+msr brbinf16_el1, x0\n+msr brbinf17_el1, x0\n+msr brbinf18_el1, x0\n+msr brbinf19_el1, x0\n+msr brbinf20_el1, x0\n+msr brbinf21_el1, x0\n+msr brbinf22_el1, x0\n+msr brbinf23_el1, x0\n+msr brbinf24_el1, x0\n+msr brbinf25_el1, x0\n+msr brbinf26_el1, x0\n+msr brbinf27_el1, x0\n+msr brbinf28_el1, x0\n+msr brbinf29_el1, x0\n+msr brbinf30_el1, x0\n+msr brbinf31_el1, x0"
    },
    {
      "sha": "2a37f10cdf4c42e1346cdb24cc1a54640b0d63c3",
      "filename": "gas/testsuite/gas/aarch64/brbe.d",
      "status": "added",
      "additions": 113,
      "deletions": 0,
      "changes": 113,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6278c6a66379c40d2d91107a2101408ec4ca0673/gas/testsuite/gas/aarch64/brbe.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6278c6a66379c40d2d91107a2101408ec4ca0673/gas/testsuite/gas/aarch64/brbe.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/brbe.d?ref=6278c6a66379c40d2d91107a2101408ec4ca0673",
      "patch": "@@ -0,0 +1,113 @@\n+#name: BRBE System registers\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+Disassembly of section \\.text:\n+\n+0+ <.*>:\n+\n+[^:]+:\td5319000 \tmrs\tx0, brbcr_el1\n+[^:]+:\td5359000 \tmrs\tx0, brbcr_el12\n+[^:]+:\td5319020 \tmrs\tx0, brbfcr_el1\n+[^:]+:\td5319040 \tmrs\tx0, brbts_el1\n+[^:]+:\td5319100 \tmrs\tx0, brbinfinj_el1\n+[^:]+:\td5319120 \tmrs\tx0, brbsrcinj_el1\n+[^:]+:\td5319140 \tmrs\tx0, brbtgtinj_el1\n+[^:]+:\td5319200 \tmrs\tx0, brbidr0_el1\n+[^:]+:\td5349000 \tmrs\tx0, brbcr_el2\n+[^:]+:\td5318020 \tmrs\tx0, brbsrc0_el1\n+[^:]+:\td5318a20 \tmrs\tx0, brbsrc10_el1\n+[^:]+:\td5318b20 \tmrs\tx0, brbsrc11_el1\n+[^:]+:\td5318c20 \tmrs\tx0, brbsrc12_el1\n+[^:]+:\td5318d20 \tmrs\tx0, brbsrc13_el1\n+[^:]+:\td5318e20 \tmrs\tx0, brbsrc14_el1\n+[^:]+:\td5318f20 \tmrs\tx0, brbsrc15_el1\n+[^:]+:\td53180a0 \tmrs\tx0, brbsrc16_el1\n+[^:]+:\td53181a0 \tmrs\tx0, brbsrc17_el1\n+[^:]+:\td53182a0 \tmrs\tx0, brbsrc18_el1\n+[^:]+:\td53183a0 \tmrs\tx0, brbsrc19_el1\n+[^:]+:\td53184a0 \tmrs\tx0, brbsrc20_el1\n+[^:]+:\td53185a0 \tmrs\tx0, brbsrc21_el1\n+[^:]+:\td53186a0 \tmrs\tx0, brbsrc22_el1\n+[^:]+:\td53187a0 \tmrs\tx0, brbsrc23_el1\n+[^:]+:\td53188a0 \tmrs\tx0, brbsrc24_el1\n+[^:]+:\td53189a0 \tmrs\tx0, brbsrc25_el1\n+[^:]+:\td5318aa0 \tmrs\tx0, brbsrc26_el1\n+[^:]+:\td5318ba0 \tmrs\tx0, brbsrc27_el1\n+[^:]+:\td5318ca0 \tmrs\tx0, brbsrc28_el1\n+[^:]+:\td5318da0 \tmrs\tx0, brbsrc29_el1\n+[^:]+:\td5318ea0 \tmrs\tx0, brbsrc30_el1\n+[^:]+:\td5318fa0 \tmrs\tx0, brbsrc31_el1\n+[^:]+:\td5318040 \tmrs\tx0, brbtgt0_el1\n+[^:]+:\td5318140 \tmrs\tx0, brbtgt1_el1\n+[^:]+:\td5318240 \tmrs\tx0, brbtgt2_el1\n+[^:]+:\td5318340 \tmrs\tx0, brbtgt3_el1\n+[^:]+:\td5318440 \tmrs\tx0, brbtgt4_el1\n+[^:]+:\td5318540 \tmrs\tx0, brbtgt5_el1\n+[^:]+:\td5318640 \tmrs\tx0, brbtgt6_el1\n+[^:]+:\td5318740 \tmrs\tx0, brbtgt7_el1\n+[^:]+:\td5318840 \tmrs\tx0, brbtgt8_el1\n+[^:]+:\td5318940 \tmrs\tx0, brbtgt9_el1\n+[^:]+:\td5318a40 \tmrs\tx0, brbtgt10_el1\n+[^:]+:\td5318b40 \tmrs\tx0, brbtgt11_el1\n+[^:]+:\td5318c40 \tmrs\tx0, brbtgt12_el1\n+[^:]+:\td5318d40 \tmrs\tx0, brbtgt13_el1\n+[^:]+:\td5318e40 \tmrs\tx0, brbtgt14_el1\n+[^:]+:\td5318f40 \tmrs\tx0, brbtgt15_el1\n+[^:]+:\td53180c0 \tmrs\tx0, brbtgt16_el1\n+[^:]+:\td53181c0 \tmrs\tx0, brbtgt17_el1\n+[^:]+:\td53182c0 \tmrs\tx0, brbtgt18_el1\n+[^:]+:\td53183c0 \tmrs\tx0, brbtgt19_el1\n+[^:]+:\td53184c0 \tmrs\tx0, brbtgt20_el1\n+[^:]+:\td53185c0 \tmrs\tx0, brbtgt21_el1\n+[^:]+:\td53186c0 \tmrs\tx0, brbtgt22_el1\n+[^:]+:\td53187c0 \tmrs\tx0, brbtgt23_el1\n+[^:]+:\td53188c0 \tmrs\tx0, brbtgt24_el1\n+[^:]+:\td53189c0 \tmrs\tx0, brbtgt25_el1\n+[^:]+:\td5318ac0 \tmrs\tx0, brbtgt26_el1\n+[^:]+:\td5318bc0 \tmrs\tx0, brbtgt27_el1\n+[^:]+:\td5318cc0 \tmrs\tx0, brbtgt28_el1\n+[^:]+:\td5318dc0 \tmrs\tx0, brbtgt29_el1\n+[^:]+:\td5318ec0 \tmrs\tx0, brbtgt30_el1\n+[^:]+:\td5318fc0 \tmrs\tx0, brbtgt31_el1\n+[^:]+:\td5318000 \tmrs\tx0, brbinf0_el1\n+[^:]+:\td5318100 \tmrs\tx0, brbinf1_el1\n+[^:]+:\td5318200 \tmrs\tx0, brbinf2_el1\n+[^:]+:\td5318300 \tmrs\tx0, brbinf3_el1\n+[^:]+:\td5318400 \tmrs\tx0, brbinf4_el1\n+[^:]+:\td5318500 \tmrs\tx0, brbinf5_el1\n+[^:]+:\td5318600 \tmrs\tx0, brbinf6_el1\n+[^:]+:\td5318700 \tmrs\tx0, brbinf7_el1\n+[^:]+:\td5318800 \tmrs\tx0, brbinf8_el1\n+[^:]+:\td5318900 \tmrs\tx0, brbinf9_el1\n+[^:]+:\td5318a00 \tmrs\tx0, brbinf10_el1\n+[^:]+:\td5318b00 \tmrs\tx0, brbinf11_el1\n+[^:]+:\td5318c00 \tmrs\tx0, brbinf12_el1\n+[^:]+:\td5318d00 \tmrs\tx0, brbinf13_el1\n+[^:]+:\td5318e00 \tmrs\tx0, brbinf14_el1\n+[^:]+:\td5318f00 \tmrs\tx0, brbinf15_el1\n+[^:]+:\td5318080 \tmrs\tx0, brbinf16_el1\n+[^:]+:\td5318180 \tmrs\tx0, brbinf17_el1\n+[^:]+:\td5318280 \tmrs\tx0, brbinf18_el1\n+[^:]+:\td5318380 \tmrs\tx0, brbinf19_el1\n+[^:]+:\td5318480 \tmrs\tx0, brbinf20_el1\n+[^:]+:\td5318580 \tmrs\tx0, brbinf21_el1\n+[^:]+:\td5318680 \tmrs\tx0, brbinf22_el1\n+[^:]+:\td5318780 \tmrs\tx0, brbinf23_el1\n+[^:]+:\td5318880 \tmrs\tx0, brbinf24_el1\n+[^:]+:\td5318980 \tmrs\tx0, brbinf25_el1\n+[^:]+:\td5318a80 \tmrs\tx0, brbinf26_el1\n+[^:]+:\td5318b80 \tmrs\tx0, brbinf27_el1\n+[^:]+:\td5318c80 \tmrs\tx0, brbinf28_el1\n+[^:]+:\td5318d80 \tmrs\tx0, brbinf29_el1\n+[^:]+:\td5318e80 \tmrs\tx0, brbinf30_el1\n+[^:]+:\td5318f80 \tmrs\tx0, brbinf31_el1\n+[^:]+:\td5119000 \tmsr\tbrbcr_el1, x0\n+[^:]+:\td5159000 \tmsr\tbrbcr_el12, x0\n+[^:]+:\td5119020 \tmsr\tbrbfcr_el1, x0\n+[^:]+:\td5119040 \tmsr\tbrbts_el1, x0\n+[^:]+:\td5119100 \tmsr\tbrbinfinj_el1, x0\n+[^:]+:\td5119120 \tmsr\tbrbsrcinj_el1, x0\n+[^:]+:\td5119140 \tmsr\tbrbtgtinj_el1, x0\n+[^:]+:\td5149000 \tmsr\tbrbcr_el2, x0"
    },
    {
      "sha": "c4e062de6f888cec45d42ca3dda6169f869ef37f",
      "filename": "gas/testsuite/gas/aarch64/brbe.s",
      "status": "added",
      "additions": 109,
      "deletions": 0,
      "changes": 109,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6278c6a66379c40d2d91107a2101408ec4ca0673/gas/testsuite/gas/aarch64/brbe.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6278c6a66379c40d2d91107a2101408ec4ca0673/gas/testsuite/gas/aarch64/brbe.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/brbe.s?ref=6278c6a66379c40d2d91107a2101408ec4ca0673",
      "patch": "@@ -0,0 +1,109 @@\n+/* Branch Record Buffer Extension system registers.  */\n+\n+/* Read from BRBE system registers.  */\n+mrs x0, brbcr_el1\n+mrs x0, brbcr_el12\n+mrs x0, brbfcr_el1\n+mrs x0, brbts_el1\n+mrs x0, brbinfinj_el1\n+mrs x0, brbsrcinj_el1\n+mrs x0, brbtgtinj_el1\n+mrs x0, brbidr0_el1\n+mrs x0, brbcr_el2\n+mrs x0, brbsrc0_el1\n+mrs x0, brbsrc10_el1\n+mrs x0, brbsrc11_el1\n+mrs x0, brbsrc12_el1\n+mrs x0, brbsrc13_el1\n+mrs x0, brbsrc14_el1\n+mrs x0, brbsrc15_el1\n+mrs x0, brbsrc16_el1\n+mrs x0, brbsrc17_el1\n+mrs x0, brbsrc18_el1\n+mrs x0, brbsrc19_el1\n+mrs x0, brbsrc20_el1\n+mrs x0, brbsrc21_el1\n+mrs x0, brbsrc22_el1\n+mrs x0, brbsrc23_el1\n+mrs x0, brbsrc24_el1\n+mrs x0, brbsrc25_el1\n+mrs x0, brbsrc26_el1\n+mrs x0, brbsrc27_el1\n+mrs x0, brbsrc28_el1\n+mrs x0, brbsrc29_el1\n+mrs x0, brbsrc30_el1\n+mrs x0, brbsrc31_el1\n+mrs x0, brbtgt0_el1\n+mrs x0, brbtgt1_el1\n+mrs x0, brbtgt2_el1\n+mrs x0, brbtgt3_el1\n+mrs x0, brbtgt4_el1\n+mrs x0, brbtgt5_el1\n+mrs x0, brbtgt6_el1\n+mrs x0, brbtgt7_el1\n+mrs x0, brbtgt8_el1\n+mrs x0, brbtgt9_el1\n+mrs x0, brbtgt10_el1\n+mrs x0, brbtgt11_el1\n+mrs x0, brbtgt12_el1\n+mrs x0, brbtgt13_el1\n+mrs x0, brbtgt14_el1\n+mrs x0, brbtgt15_el1\n+mrs x0, brbtgt16_el1\n+mrs x0, brbtgt17_el1\n+mrs x0, brbtgt18_el1\n+mrs x0, brbtgt19_el1\n+mrs x0, brbtgt20_el1\n+mrs x0, brbtgt21_el1\n+mrs x0, brbtgt22_el1\n+mrs x0, brbtgt23_el1\n+mrs x0, brbtgt24_el1\n+mrs x0, brbtgt25_el1\n+mrs x0, brbtgt26_el1\n+mrs x0, brbtgt27_el1\n+mrs x0, brbtgt28_el1\n+mrs x0, brbtgt29_el1\n+mrs x0, brbtgt30_el1\n+mrs x0, brbtgt31_el1\n+mrs x0, brbinf0_el1\n+mrs x0, brbinf1_el1\n+mrs x0, brbinf2_el1\n+mrs x0, brbinf3_el1\n+mrs x0, brbinf4_el1\n+mrs x0, brbinf5_el1\n+mrs x0, brbinf6_el1\n+mrs x0, brbinf7_el1\n+mrs x0, brbinf8_el1\n+mrs x0, brbinf9_el1\n+mrs x0, brbinf10_el1\n+mrs x0, brbinf11_el1\n+mrs x0, brbinf12_el1\n+mrs x0, brbinf13_el1\n+mrs x0, brbinf14_el1\n+mrs x0, brbinf15_el1\n+mrs x0, brbinf16_el1\n+mrs x0, brbinf17_el1\n+mrs x0, brbinf18_el1\n+mrs x0, brbinf19_el1\n+mrs x0, brbinf20_el1\n+mrs x0, brbinf21_el1\n+mrs x0, brbinf22_el1\n+mrs x0, brbinf23_el1\n+mrs x0, brbinf24_el1\n+mrs x0, brbinf25_el1\n+mrs x0, brbinf26_el1\n+mrs x0, brbinf27_el1\n+mrs x0, brbinf28_el1\n+mrs x0, brbinf29_el1\n+mrs x0, brbinf30_el1\n+mrs x0, brbinf31_el1\n+\n+/* Write to BRBE system registers.  */\n+msr brbcr_el1, x0\n+msr brbcr_el12, x0\n+msr brbfcr_el1, x0\n+msr brbts_el1, x0\n+msr brbinfinj_el1, x0\n+msr brbsrcinj_el1, x0\n+msr brbtgtinj_el1, x0\n+msr brbcr_el2, x0"
    },
    {
      "sha": "cebf8a45adb9df75d9396b367f35579ffef210ab",
      "filename": "opcodes/aarch64-opc.c",
      "status": "modified",
      "additions": 106,
      "deletions": 0,
      "changes": 106,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6278c6a66379c40d2d91107a2101408ec4ca0673/opcodes/aarch64-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6278c6a66379c40d2d91107a2101408ec4ca0673/opcodes/aarch64-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc.c?ref=6278c6a66379c40d2d91107a2101408ec4ca0673",
      "patch": "@@ -4554,6 +4554,112 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_CORE (\"csrptr_el2\",    CPENC (2,4,C8,C0,1),  0),\n   SR_CORE (\"csrptridx_el2\", CPENC (2,4,C8,C0,3),  F_REG_READ),\n \n+  SR_CORE (\"brbcr_el1\",     CPENC (2,1,C9,C0,0),  0),\n+  SR_CORE (\"brbcr_el12\",    CPENC (2,5,C9,C0,0),  0),\n+  SR_CORE (\"brbfcr_el1\",    CPENC (2,1,C9,C0,1),  0),\n+  SR_CORE (\"brbts_el1\",     CPENC (2,1,C9,C0,2),  0),\n+  SR_CORE (\"brbinfinj_el1\", CPENC (2,1,C9,C1,0),  0),\n+  SR_CORE (\"brbsrcinj_el1\", CPENC (2,1,C9,C1,1),  0),\n+  SR_CORE (\"brbtgtinj_el1\", CPENC (2,1,C9,C1,2),  0),\n+  SR_CORE (\"brbidr0_el1\",   CPENC (2,1,C9,C2,0),  F_REG_READ),\n+  SR_CORE (\"brbcr_el2\",     CPENC (2,4,C9,C0,0),  0),\n+  SR_CORE (\"brbsrc0_el1\",   CPENC (2,1,C8,C0,1),  F_REG_READ),\n+  SR_CORE (\"brbsrc1_el1\",   CPENC (2,1,C8,C1,1),  F_REG_READ),\n+  SR_CORE (\"brbsrc2_el1\",   CPENC (2,1,C8,C2,1),  F_REG_READ),\n+  SR_CORE (\"brbsrc3_el1\",   CPENC (2,1,C8,C3,1),  F_REG_READ),\n+  SR_CORE (\"brbsrc4_el1\",   CPENC (2,1,C8,C4,1),  F_REG_READ),\n+  SR_CORE (\"brbsrc5_el1\",   CPENC (2,1,C8,C5,1),  F_REG_READ),\n+  SR_CORE (\"brbsrc6_el1\",   CPENC (2,1,C8,C6,1),  F_REG_READ),\n+  SR_CORE (\"brbsrc7_el1\",   CPENC (2,1,C8,C7,1),  F_REG_READ),\n+  SR_CORE (\"brbsrc8_el1\",   CPENC (2,1,C8,C8,1),  F_REG_READ),\n+  SR_CORE (\"brbsrc9_el1\",   CPENC (2,1,C8,C9,1),  F_REG_READ),\n+  SR_CORE (\"brbsrc10_el1\",  CPENC (2,1,C8,C10,1), F_REG_READ),\n+  SR_CORE (\"brbsrc11_el1\",  CPENC (2,1,C8,C11,1), F_REG_READ),\n+  SR_CORE (\"brbsrc12_el1\",  CPENC (2,1,C8,C12,1), F_REG_READ),\n+  SR_CORE (\"brbsrc13_el1\",  CPENC (2,1,C8,C13,1), F_REG_READ),\n+  SR_CORE (\"brbsrc14_el1\",  CPENC (2,1,C8,C14,1), F_REG_READ),\n+  SR_CORE (\"brbsrc15_el1\",  CPENC (2,1,C8,C15,1), F_REG_READ),\n+  SR_CORE (\"brbsrc16_el1\",  CPENC (2,1,C8,C0,5),  F_REG_READ),\n+  SR_CORE (\"brbsrc17_el1\",  CPENC (2,1,C8,C1,5),  F_REG_READ),\n+  SR_CORE (\"brbsrc18_el1\",  CPENC (2,1,C8,C2,5),  F_REG_READ),\n+  SR_CORE (\"brbsrc19_el1\",  CPENC (2,1,C8,C3,5),  F_REG_READ),\n+  SR_CORE (\"brbsrc20_el1\",  CPENC (2,1,C8,C4,5),  F_REG_READ),\n+  SR_CORE (\"brbsrc21_el1\",  CPENC (2,1,C8,C5,5),  F_REG_READ),\n+  SR_CORE (\"brbsrc22_el1\",  CPENC (2,1,C8,C6,5),  F_REG_READ),\n+  SR_CORE (\"brbsrc23_el1\",  CPENC (2,1,C8,C7,5),  F_REG_READ),\n+  SR_CORE (\"brbsrc24_el1\",  CPENC (2,1,C8,C8,5),  F_REG_READ),\n+  SR_CORE (\"brbsrc25_el1\",  CPENC (2,1,C8,C9,5),  F_REG_READ),\n+  SR_CORE (\"brbsrc26_el1\",  CPENC (2,1,C8,C10,5), F_REG_READ),\n+  SR_CORE (\"brbsrc27_el1\",  CPENC (2,1,C8,C11,5), F_REG_READ),\n+  SR_CORE (\"brbsrc28_el1\",  CPENC (2,1,C8,C12,5), F_REG_READ),\n+  SR_CORE (\"brbsrc29_el1\",  CPENC (2,1,C8,C13,5), F_REG_READ),\n+  SR_CORE (\"brbsrc30_el1\",  CPENC (2,1,C8,C14,5), F_REG_READ),\n+  SR_CORE (\"brbsrc31_el1\",  CPENC (2,1,C8,C15,5), F_REG_READ),\n+  SR_CORE (\"brbtgt0_el1\",   CPENC (2,1,C8,C0,2),  F_REG_READ),\n+  SR_CORE (\"brbtgt1_el1\",   CPENC (2,1,C8,C1,2),  F_REG_READ),\n+  SR_CORE (\"brbtgt2_el1\",   CPENC (2,1,C8,C2,2),  F_REG_READ),\n+  SR_CORE (\"brbtgt3_el1\",   CPENC (2,1,C8,C3,2),  F_REG_READ),\n+  SR_CORE (\"brbtgt4_el1\",   CPENC (2,1,C8,C4,2),  F_REG_READ),\n+  SR_CORE (\"brbtgt5_el1\",   CPENC (2,1,C8,C5,2),  F_REG_READ),\n+  SR_CORE (\"brbtgt6_el1\",   CPENC (2,1,C8,C6,2),  F_REG_READ),\n+  SR_CORE (\"brbtgt7_el1\",   CPENC (2,1,C8,C7,2),  F_REG_READ),\n+  SR_CORE (\"brbtgt8_el1\",   CPENC (2,1,C8,C8,2),  F_REG_READ),\n+  SR_CORE (\"brbtgt9_el1\",   CPENC (2,1,C8,C9,2),  F_REG_READ),\n+  SR_CORE (\"brbtgt10_el1\",  CPENC (2,1,C8,C10,2), F_REG_READ),\n+  SR_CORE (\"brbtgt11_el1\",  CPENC (2,1,C8,C11,2), F_REG_READ),\n+  SR_CORE (\"brbtgt12_el1\",  CPENC (2,1,C8,C12,2), F_REG_READ),\n+  SR_CORE (\"brbtgt13_el1\",  CPENC (2,1,C8,C13,2), F_REG_READ),\n+  SR_CORE (\"brbtgt14_el1\",  CPENC (2,1,C8,C14,2), F_REG_READ),\n+  SR_CORE (\"brbtgt15_el1\",  CPENC (2,1,C8,C15,2), F_REG_READ),\n+  SR_CORE (\"brbtgt16_el1\",  CPENC (2,1,C8,C0,6),  F_REG_READ),\n+  SR_CORE (\"brbtgt17_el1\",  CPENC (2,1,C8,C1,6),  F_REG_READ),\n+  SR_CORE (\"brbtgt18_el1\",  CPENC (2,1,C8,C2,6),  F_REG_READ),\n+  SR_CORE (\"brbtgt19_el1\",  CPENC (2,1,C8,C3,6),  F_REG_READ),\n+  SR_CORE (\"brbtgt20_el1\",  CPENC (2,1,C8,C4,6),  F_REG_READ),\n+  SR_CORE (\"brbtgt21_el1\",  CPENC (2,1,C8,C5,6),  F_REG_READ),\n+  SR_CORE (\"brbtgt22_el1\",  CPENC (2,1,C8,C6,6),  F_REG_READ),\n+  SR_CORE (\"brbtgt23_el1\",  CPENC (2,1,C8,C7,6),  F_REG_READ),\n+  SR_CORE (\"brbtgt24_el1\",  CPENC (2,1,C8,C8,6),  F_REG_READ),\n+  SR_CORE (\"brbtgt25_el1\",  CPENC (2,1,C8,C9,6),  F_REG_READ),\n+  SR_CORE (\"brbtgt26_el1\",  CPENC (2,1,C8,C10,6), F_REG_READ),\n+  SR_CORE (\"brbtgt27_el1\",  CPENC (2,1,C8,C11,6), F_REG_READ),\n+  SR_CORE (\"brbtgt28_el1\",  CPENC (2,1,C8,C12,6), F_REG_READ),\n+  SR_CORE (\"brbtgt29_el1\",  CPENC (2,1,C8,C13,6), F_REG_READ),\n+  SR_CORE (\"brbtgt30_el1\",  CPENC (2,1,C8,C14,6), F_REG_READ),\n+  SR_CORE (\"brbtgt31_el1\",  CPENC (2,1,C8,C15,6), F_REG_READ),\n+  SR_CORE (\"brbinf0_el1\",   CPENC (2,1,C8,C0,0),  F_REG_READ),\n+  SR_CORE (\"brbinf1_el1\",   CPENC (2,1,C8,C1,0),  F_REG_READ),\n+  SR_CORE (\"brbinf2_el1\",   CPENC (2,1,C8,C2,0),  F_REG_READ),\n+  SR_CORE (\"brbinf3_el1\",   CPENC (2,1,C8,C3,0),  F_REG_READ),\n+  SR_CORE (\"brbinf4_el1\",   CPENC (2,1,C8,C4,0),  F_REG_READ),\n+  SR_CORE (\"brbinf5_el1\",   CPENC (2,1,C8,C5,0),  F_REG_READ),\n+  SR_CORE (\"brbinf6_el1\",   CPENC (2,1,C8,C6,0),  F_REG_READ),\n+  SR_CORE (\"brbinf7_el1\",   CPENC (2,1,C8,C7,0),  F_REG_READ),\n+  SR_CORE (\"brbinf8_el1\",   CPENC (2,1,C8,C8,0),  F_REG_READ),\n+  SR_CORE (\"brbinf9_el1\",   CPENC (2,1,C8,C9,0),  F_REG_READ),\n+  SR_CORE (\"brbinf10_el1\",  CPENC (2,1,C8,C10,0), F_REG_READ),\n+  SR_CORE (\"brbinf11_el1\",  CPENC (2,1,C8,C11,0), F_REG_READ),\n+  SR_CORE (\"brbinf12_el1\",  CPENC (2,1,C8,C12,0), F_REG_READ),\n+  SR_CORE (\"brbinf13_el1\",  CPENC (2,1,C8,C13,0), F_REG_READ),\n+  SR_CORE (\"brbinf14_el1\",  CPENC (2,1,C8,C14,0), F_REG_READ),\n+  SR_CORE (\"brbinf15_el1\",  CPENC (2,1,C8,C15,0), F_REG_READ),\n+  SR_CORE (\"brbinf16_el1\",  CPENC (2,1,C8,C0,4),  F_REG_READ),\n+  SR_CORE (\"brbinf17_el1\",  CPENC (2,1,C8,C1,4),  F_REG_READ),\n+  SR_CORE (\"brbinf18_el1\",  CPENC (2,1,C8,C2,4),  F_REG_READ),\n+  SR_CORE (\"brbinf19_el1\",  CPENC (2,1,C8,C3,4),  F_REG_READ),\n+  SR_CORE (\"brbinf20_el1\",  CPENC (2,1,C8,C4,4),  F_REG_READ),\n+  SR_CORE (\"brbinf21_el1\",  CPENC (2,1,C8,C5,4),  F_REG_READ),\n+  SR_CORE (\"brbinf22_el1\",  CPENC (2,1,C8,C6,4),  F_REG_READ),\n+  SR_CORE (\"brbinf23_el1\",  CPENC (2,1,C8,C7,4),  F_REG_READ),\n+  SR_CORE (\"brbinf24_el1\",  CPENC (2,1,C8,C8,4),  F_REG_READ),\n+  SR_CORE (\"brbinf25_el1\",  CPENC (2,1,C8,C9,4),  F_REG_READ),\n+  SR_CORE (\"brbinf26_el1\",  CPENC (2,1,C8,C10,4), F_REG_READ),\n+  SR_CORE (\"brbinf27_el1\",  CPENC (2,1,C8,C11,4), F_REG_READ),\n+  SR_CORE (\"brbinf28_el1\",  CPENC (2,1,C8,C12,4), F_REG_READ),\n+  SR_CORE (\"brbinf29_el1\",  CPENC (2,1,C8,C13,4), F_REG_READ),\n+  SR_CORE (\"brbinf30_el1\",  CPENC (2,1,C8,C14,4), F_REG_READ),\n+  SR_CORE (\"brbinf31_el1\",  CPENC (2,1,C8,C15,4), F_REG_READ),\n+\n   { 0, CPENC (0,0,0,0,0), 0, 0 }\n };\n "
    }
  ]
}