# ğŸ§® 8Ã—32 Synchronous FIFO in Verilog

This project implements an **8-depth, 32-bit wide Synchronous FIFO (First-In First-Out)** memory buffer using **Verilog HDL**.
A synchronous FIFO operates within a **single clock domain**, making it suitable for high-speed digital systems where controlled data buffering and flow regulation are required.

FIFO is a fundamental building block in **VLSI, SoC, and FPGA designs**, especially for managing data transfer between producer and consumer blocks.

---

## ğŸ”§ Key Highlights

* âœ… Fully synchronous design (single clock)
* ğŸ“¦ 32-bit wide data path
* ğŸ” Circular buffer with pointer roll-over
* ğŸš« Overrun and underrun protection
* ğŸš¦ Full, Empty, Almost Full, Almost Empty flags
* ğŸ§ª Comprehensive testbench support
* ğŸŒ Simulation-ready (EDA Playground / ModelSim / Vivado)

---

## ğŸ“ FIFO Specifications

| Parameter     | Value                        |
| ------------- | ---------------------------- |
| FIFO Depth    | 8 entries                    |
| Data Width    | 32 bits                      |
| Address Width | 3 bits                       |
| Clock Domain  | Single (Synchronous)         |
| Reset Type    | Active-low synchronous reset |

---

## ğŸ§¾ FIFO Interface

| Signal Name    | Direction | Description                   |
| -------------- | --------- | ----------------------------- |
| `clk`          | Input     | Clock signal                  |
| `rst`          | Input     | Active-low synchronous reset  |
| `wen`          | Input     | Write enable                  |
| `ren`          | Input     | Read enable                   |
| `w_data`       | Input     | 32-bit write data             |
| `r_data`       | Output    | 32-bit read data              |
| `full`         | Output    | FIFO is full (write disabled) |
| `empty`        | Output    | FIFO is empty (read disabled) |
| `almost_full`  | Output    | FIFO nearly full (count â‰¥ 6)  |
| `almost_empty` | Output    | FIFO nearly empty (count â‰¤ 2) |
| `wp`           | Output    | Write pointer                 |
| `rp`           | Output    | Read pointer                  |

---

## ğŸ” FIFO Control Logic

* **Write Operation**
  When `wr_en = 1` **AND** `full = 0`
  â†’ Data is written into FIFO
  â†’ Write pointer (`wr_ptr`) increments

* **Read Operation**
  When `rd_en = 1` **AND** `empty = 0`
  â†’ Data is read from FIFO
  â†’ Read pointer (`rd_ptr`) increments

---

## ğŸš¦ Status Flag Conditions

| Flag           | Condition       |
| -------------- | --------------- |
| `full`         | FIFO count == 8 |
| `empty`        | FIFO count == 0 |
| `almost_full`  | FIFO count â‰¥ 6  |
| `almost_empty` | FIFO count â‰¤ 2  |

### ğŸ›¡ Protection Mechanisms

* **Overrun Protection**: Write is blocked when FIFO is full
* **Underrun Protection**: Read is blocked when FIFO is empty

---

## ğŸ§ª Testbench Verification Flow

The testbench validates FIFO behavior using the following sequence:

### âœ… Write Phase

* Random 32-bit data written until FIFO becomes full
* Full and almost-full flags monitored

### ğŸ” Internal Inspection

* FIFO memory contents observed before any read operation

### âœ… Read Phase

* Data read sequentially until FIFO becomes empty
* Empty and almost-empty flags verified

### ğŸ” Post-Read Inspection

* FIFO memory and pointers checked after complete read

---

## ğŸ§ª Functional Test Scenarios Covered

âœ”ï¸ Normal write â†’ read operation
âœ”ï¸ Full and empty flag assertion
âœ”ï¸ Almost full and almost empty thresholds
âœ”ï¸ Pointer roll-over behavior
âœ”ï¸ Overrun and underrun attempts
âœ”ï¸ Reset during operation
âœ”ï¸ Read without write & write without read

---

## ğŸ“Š Simulation & Waveforms

Simulation waveforms clearly demonstrate:

* Write and read enable behavior
* Pointer increments and roll-over
* Full / Empty flag transitions
* Almost Full / Almost Empty warnings

---

## âš™ï¸ Tools & Technologies

* **Language**: Verilog HDL (IEEE 1364-2001)
* **Simulation**:
  * Vivado Simulator
* **Platform**: local simulation supported

---

## ğŸ“Œ Applications

* ğŸ§  Digital system buffering
* ğŸ”„ Data rate mismatch handling
* ğŸ§© SoC interconnect pipelines
* ğŸš€ FPGA-based designs
* ğŸ” Flow control logic

---

## ğŸ‘¨â€ğŸ’» Author

**Jeel Khadasancha**
Electronics / VLSI / Digital Design Enthusiast

---

## â­ If you find this useful

Give the repository a â­ and feel free to fork or contribute!

---
