# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"RISCVALU_tb_time_impl.v" \
"../../../../../lab01.srcs/sim_1/imports/Downloads/RISCV_ALU_tb.v" \

# Do not sort compile order
nosort
