
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.025626                       # Number of seconds simulated
sim_ticks                                 25625582000                       # Number of ticks simulated
final_tick                                25625582000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75657                       # Simulator instruction rate (inst/s)
host_op_rate                                   124358                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              156483914                       # Simulator tick rate (ticks/s)
host_mem_usage                                 678792                       # Number of bytes of host memory used
host_seconds                                   163.76                       # Real time elapsed on the host
sim_insts                                    12389449                       # Number of instructions simulated
sim_ops                                      20364677                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1153088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69056                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19096                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2694807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44997534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47692341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2694807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2694807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2694807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44997534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47692341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38611                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19096                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19096                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1222144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1222144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   25625470000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19096                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    735.864979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   560.605040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.719819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          158      9.52%      9.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          127      7.66%     17.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          107      6.45%     23.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65      3.92%     27.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           63      3.80%     31.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           59      3.56%     34.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      1.75%     36.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          269     16.21%     52.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          782     47.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1659                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        69056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1153088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2694807.087698535062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44997534.104786381125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36622500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    567504000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33941.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31498.25                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    246076500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               604126500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   95480000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12886.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31636.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        47.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     47.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17429                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1341928.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6118980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3229545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66737580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         135220800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            132702840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6507360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       578829300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        55241280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       5744235420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6728823105                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            262.582255                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          25317512250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      6701000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  23904400500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    143850750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     244104500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1269325250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5783400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3066360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                69607860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         145669680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            140512410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7707840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       630983160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        53384640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       5710876860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             6767592210                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            264.095161                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          25297207750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      9050000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      61620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  23774612250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    139021500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     257495000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1383783250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2355532                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2355532                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8230                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2338365                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1906                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                407                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2338365                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2294712                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            43653                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4514                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      192624                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212711                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2254                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41084                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      172145                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           150                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     25625582000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         25625583                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             200461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12670287                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2355532                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2296618                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25369636                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16580                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           461                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    172091                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2388                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           25579047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.816705                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.377809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22788048     89.09%     89.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8469      0.03%     89.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3779      0.01%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70614      0.28%     89.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   191736      0.75%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    70061      0.27%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    10096      0.04%     90.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5121      0.02%     90.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2431123      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25579047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.091921                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.494439                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   903203                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              22040275                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    718854                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1908425                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8290                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20803512                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8290                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1349842                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6952594                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2367                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2163026                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15102928                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20762534                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1843                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  56598                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    762                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14595495                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30048270                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51373461                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28125907                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4391343                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29547063                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   501207                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                101                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             71                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9595948                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               204453                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217554                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1016                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              347                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20694377                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 138                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20592479                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2597                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          329837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       465388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             94                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      25579047                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.805053                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.809959                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20258101     79.20%     79.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              913223      3.57%     82.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              987940      3.86%     86.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              232658      0.91%     87.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              639541      2.50%     90.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1121876      4.39%     94.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1203537      4.71%     99.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              160732      0.63%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               61439      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25579047                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   33777     13.30%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  78072     30.74%     44.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  78097     30.75%     74.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62487     24.61%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    938      0.37%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   486      0.19%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                35      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               42      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3760      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16671897     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1264      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1212      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 312      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500497      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126068      0.61%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126242      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750692      3.65%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                353      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                69574      0.34%     88.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213132     10.75%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          127009      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            461      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20592479                       # Type of FU issued
system.cpu.iq.rate                           0.803591                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      253936                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012331                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           62788238                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19009967                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18554195                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4232300                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2014429                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2006022                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18617186                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225469                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2370                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        43071                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8972                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           272                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8290                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  337828                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6550217                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20694515                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               371                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                204453                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217554                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 84                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    878                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6549165                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             47                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2270                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8341                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10611                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20573712                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                192539                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18767                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2405244                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2306549                       # Number of branches executed
system.cpu.iew.exec_stores                    2212705                       # Number of stores executed
system.cpu.iew.exec_rate                     0.802858                       # Inst execution rate
system.cpu.iew.wb_sent                       20565828                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20560217                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11855931                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17895793                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.802332                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.662498                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          330882                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8258                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25530186                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.797671                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.867038                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20244629     79.30%     79.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       841284      3.30%     82.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1015925      3.98%     86.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       996515      3.90%     90.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        37869      0.15%     90.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1587616      6.22%     96.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18553      0.07%     96.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1236      0.00%     96.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       786559      3.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25530186                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389449                       # Number of instructions committed
system.cpu.commit.committedOps               20364677                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369964                       # Number of memory references committed
system.cpu.commit.loads                        161382                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292533                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18486085                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  665                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1498      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488740     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35572      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208198     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364677                       # Class of committed instruction
system.cpu.commit.bw_lim_events                786559                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45439186                       # The number of ROB reads
system.cpu.rob.rob_writes                    41440527                       # The number of ROB writes
system.cpu.timesIdled                             660                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389449                       # Number of Instructions Simulated
system.cpu.committedOps                      20364677                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.068339                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.068339                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.483480                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.483480                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27788570                       # number of integer regfile reads
system.cpu.int_regfile_writes                14039606                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384371                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005162                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11551954                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13740945                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7039560                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.100638                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2338169                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781118                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.993362                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.100638                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          978                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5574764                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5574764                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       111577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          111577                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1445474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1445474                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1557051                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1557051                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1557051                       # number of overall hits
system.cpu.dcache.overall_hits::total         1557051                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76664                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       763108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       763108                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       839772                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         839772                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       839772                       # number of overall misses
system.cpu.dcache.overall_misses::total        839772                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2575344000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2575344000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21705510998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21705510998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  24280854998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24280854998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24280854998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24280854998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       188241                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       188241                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2396823                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2396823                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2396823                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2396823                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.407265                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.407265                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.345519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.345519                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.350369                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.350369                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.350369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.350369                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33592.611917                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33592.611917                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28443.563687                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28443.563687                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28913.627744                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28913.627744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28913.627744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28913.627744                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7206                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          105                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               195                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.953846                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    17.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       778139                       # number of writebacks
system.cpu.dcache.writebacks::total            778139                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58649                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58649                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        58654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58654                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58654                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18015                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       763103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       763103                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       781118                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       781118                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781118                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781118                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    592116000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    592116000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20178972998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20178972998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20771088998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20771088998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20771088998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20771088998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.095702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.345517                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.345517                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.325897                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.325897                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.325897                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.325897                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32867.943381                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32867.943381                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26443.314989                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26443.314989                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26591.486815                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26591.486815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26591.486815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26591.486815                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780094                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           738.823652                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171727                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1098                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            156.399818                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   738.823652                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.721507                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.721507                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          825                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          607                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.805664                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            345280                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           345280                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       170629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          170629                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       170629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           170629                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       170629                       # number of overall hits
system.cpu.icache.overall_hits::total          170629                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1462                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1462                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1462                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1462                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1462                       # number of overall misses
system.cpu.icache.overall_misses::total          1462                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    153046997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    153046997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    153046997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    153046997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    153046997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    153046997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       172091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       172091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       172091                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       172091                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       172091                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       172091                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008496                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008496                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008496                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008496                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008496                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008496                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 104683.308482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104683.308482                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 104683.308482                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104683.308482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 104683.308482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104683.308482                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          335                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          273                       # number of writebacks
system.cpu.icache.writebacks::total               273                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          364                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          364                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          364                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          364                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          364                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          364                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1098                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1098                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1098                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1098                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1098                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1098                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    117380998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117380998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    117380998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117380998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    117380998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117380998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006380                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006380                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006380                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006380                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106904.369763                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106904.369763                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106904.369763                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106904.369763                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106904.369763                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106904.369763                       # average overall mshr miss latency
system.cpu.icache.replacements                    273                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17835.864339                       # Cycle average of tags in use
system.l2.tags.total_refs                     1562571                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19096                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     81.827137                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       858.653619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16977.210720                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.518103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.544307                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18858                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.582764                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12519680                       # Number of tag accesses
system.l2.tags.data_accesses                 12519680                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       778139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778139                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          271                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              271                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            747025                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                747025                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16075                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16075                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               763100                       # number of demand (read+write) hits
system.l2.demand_hits::total                   763118                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data              763100                       # number of overall hits
system.l2.overall_hits::total                  763118                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16078                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16078                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1080                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1080                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1940                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1080                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18018                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19098                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1080                       # number of overall misses
system.l2.overall_misses::.cpu.data             18018                       # number of overall misses
system.l2.overall_misses::total                 19098                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1651891000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1651891000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    113671000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    113671000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    200319000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    200319000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    113671000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1852210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1965881000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    113671000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1852210000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1965881000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       778139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          271                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          271                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        763103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            763103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18015                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18015                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1098                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               782216                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1098                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              782216                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.021069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021069                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.983607                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.983607                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.107688                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.107688                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.983607                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023067                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024415                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.983607                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023067                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024415                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102742.318696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102742.318696                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105250.925926                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105250.925926                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103257.216495                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103257.216495                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105250.925926                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102797.757798                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102936.485496                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105250.925926                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102797.757798                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102936.485496                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        16078                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16078                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1079                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1939                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19096                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19096                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1330331000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1330331000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     91990000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91990000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    160930000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    160930000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     91990000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1491261000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1583251000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     91990000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1491261000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1583251000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.021069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.107633                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107633                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024413                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024413                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82742.318696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82742.318696                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85254.865616                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85254.865616                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82996.389892                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82996.389892                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85254.865616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82769.661986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82910.085882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85254.865616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82769.661986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82910.085882                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19096                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3018                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16078                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16078                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3018                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1222144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1222144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1222144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19096                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19096    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19096                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19096000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          100592250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1562583                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       780370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25625582000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19113                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       778139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          273                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           763103                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          763103                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1098                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18015                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2342330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2344799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99792448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               99880192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           782216                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000017                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004077                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 782203    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             782216                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3119407000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3297996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2343354999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
