ble_pack RTD.SCLK_51_LC_1_3_5 { RTD.adc_state_3__I_0_69_i15_4_lut_4_lut, RTD.SCLK_51 }
clb_pack LT_1_3 { RTD.SCLK_51_LC_1_3_5 }
set_location LT_1_3 1 3
ble_pack RTD.i20152_4_lut_4_lut_LC_1_4_0 { RTD.i20152_4_lut_4_lut }
clb_pack LT_1_4 { RTD.i20152_4_lut_4_lut_LC_1_4_0 }
set_location LT_1_4 1 4
ble_pack RTD.i2_3_lut_4_lut_LC_1_5_4 { RTD.i2_3_lut_4_lut }
clb_pack LT_1_5 { RTD.i2_3_lut_4_lut_LC_1_5_4 }
set_location LT_1_5 1 5
ble_pack RTD.MOSI_59_LC_1_6_3 { RTD.i12395_4_lut, RTD.MOSI_59 }
clb_pack LT_1_6 { RTD.MOSI_59_LC_1_6_3 }
set_location LT_1_6 1 6
ble_pack CLK_DDS.bit_cnt_i3_LC_1_7_0 { i20128_4_lut, CLK_DDS.bit_cnt_i3 }
ble_pack CLK_DDS.bit_cnt_i2_LC_1_7_1 { i19864_3_lut, CLK_DDS.bit_cnt_i2 }
ble_pack CLK_DDS.bit_cnt_i1_LC_1_7_2 { i13_2_lut, CLK_DDS.bit_cnt_i1 }
clb_pack LT_1_7 { CLK_DDS.bit_cnt_i3_LC_1_7_0, CLK_DDS.bit_cnt_i2_LC_1_7_1, CLK_DDS.bit_cnt_i1_LC_1_7_2 }
set_location LT_1_7 1 7
ble_pack ADC_VAC.cmd_rdadctmp_i1_LC_1_13_1 { i12_4_lut_adj_305, ADC_VAC.cmd_rdadctmp_i1 }
ble_pack ADC_VAC.cmd_rdadctmp_i0_LC_1_13_3 { i12_4_lut_adj_197, ADC_VAC.cmd_rdadctmp_i0 }
clb_pack LT_1_13 { ADC_VAC.cmd_rdadctmp_i1_LC_1_13_1, ADC_VAC.cmd_rdadctmp_i0_LC_1_13_3 }
set_location LT_1_13 1 13
ble_pack ADC_VAC.adc_state_i1_LC_1_14_7 { ADC_VAC.i16396_3_lut, ADC_VAC.adc_state_i1 }
clb_pack LT_1_14 { ADC_VAC.adc_state_i1_LC_1_14_7 }
set_location LT_1_14 1 14
ble_pack i1_2_lut_adj_303_LC_1_15_0 { i1_2_lut_adj_303 }
ble_pack ADC_VAC.SCLK_35_LC_1_15_1 { i1_4_lut_4_lut, ADC_VAC.SCLK_35 }
ble_pack i1_4_lut_adj_196_LC_1_15_3 { i1_4_lut_adj_196 }
ble_pack ADC_VAC.CS_37_LC_1_15_4 { i20149_4_lut, ADC_VAC.CS_37 }
clb_pack LT_1_15 { i1_2_lut_adj_303_LC_1_15_0, ADC_VAC.SCLK_35_LC_1_15_1, i1_4_lut_adj_196_LC_1_15_3, ADC_VAC.CS_37_LC_1_15_4 }
set_location LT_1_15 1 15
ble_pack CLK_DDS.bit_cnt_i0_LC_2_6_0 { CLK_DDS.i15687_3_lut_4_lut, CLK_DDS.bit_cnt_i0 }
ble_pack CLK_DDS.SCLK_27_LC_2_6_1 { i13127_3_lut_4_lut, CLK_DDS.SCLK_27 }
ble_pack RTD.i27_4_lut_4_lut_LC_2_6_3 { RTD.i27_4_lut_4_lut }
ble_pack buf_cfgRTD_i7_LC_2_6_5 { RTD.i14783_3_lut_4_lut, buf_cfgRTD_i7 }
clb_pack LT_2_6 { CLK_DDS.bit_cnt_i0_LC_2_6_0, CLK_DDS.SCLK_27_LC_2_6_1, RTD.i27_4_lut_4_lut_LC_2_6_3, buf_cfgRTD_i7_LC_2_6_5 }
set_location LT_2_6 2 6
ble_pack RTD.read_buf_i0_LC_2_7_2 { i12_4_lut_adj_274, RTD.read_buf_i0 }
ble_pack CLK_DDS.i1_3_lut_LC_2_7_5 { CLK_DDS.i1_3_lut }
ble_pack i19900_2_lut_LC_2_7_6 { i19900_2_lut }
ble_pack RTD.read_buf_i1_LC_2_7_7 { RTD.i15022_4_lut, RTD.read_buf_i1 }
clb_pack LT_2_7 { RTD.read_buf_i0_LC_2_7_2, CLK_DDS.i1_3_lut_LC_2_7_5, i19900_2_lut_LC_2_7_6, RTD.read_buf_i1_LC_2_7_7 }
set_location LT_2_7 2 7
ble_pack CLK_DDS.dds_state_i0_LC_2_8_0 { i15665_4_lut, CLK_DDS.dds_state_i0 }
clb_pack LT_2_8 { CLK_DDS.dds_state_i0_LC_2_8_0 }
set_location LT_2_8 2 8
ble_pack CLK_DDS.i20153_4_lut_LC_2_9_5 { CLK_DDS.i20153_4_lut }
ble_pack ADC_VAC.ADC_DATA_i6_LC_2_9_6 { ADC_VAC.i13231_3_lut_4_lut, ADC_VAC.ADC_DATA_i6 }
clb_pack LT_2_9 { CLK_DDS.i20153_4_lut_LC_2_9_5, ADC_VAC.ADC_DATA_i6_LC_2_9_6 }
set_location LT_2_9 2 9
ble_pack CLK_DDS.dds_state_i1_LC_2_10_0 { CLK_DDS.i12562_2_lut, CLK_DDS.dds_state_i1 }
clb_pack LT_2_10 { CLK_DDS.dds_state_i1_LC_2_10_0 }
set_location LT_2_10 2 10
ble_pack ADC_VAC.ADC_DATA_i4_LC_2_11_2 { ADC_VAC.i13229_3_lut_4_lut, ADC_VAC.ADC_DATA_i4 }
ble_pack mux_127_Mux_4_i19_3_lut_LC_2_11_7 { mux_127_Mux_4_i19_3_lut }
clb_pack LT_2_11 { ADC_VAC.ADC_DATA_i4_LC_2_11_2, mux_127_Mux_4_i19_3_lut_LC_2_11_7 }
set_location LT_2_11 2 11
ble_pack ADC_VAC.cmd_rdadctmp_i2_LC_2_12_6 { i12_4_lut_adj_296, ADC_VAC.cmd_rdadctmp_i2 }
clb_pack LT_2_12 { ADC_VAC.cmd_rdadctmp_i2_LC_2_12_6 }
set_location LT_2_12 2 12
ble_pack ADC_VAC.cmd_rdadctmp_i14_LC_2_13_3 { i12_4_lut_adj_194, ADC_VAC.cmd_rdadctmp_i14 }
ble_pack ADC_VAC.cmd_rdadctmp_i15_LC_2_13_5 { i12_4_lut_adj_192, ADC_VAC.cmd_rdadctmp_i15 }
ble_pack ADC_VAC.cmd_rdadctmp_i13_LC_2_13_7 { i12_4_lut_adj_195, ADC_VAC.cmd_rdadctmp_i13 }
clb_pack LT_2_13 { ADC_VAC.cmd_rdadctmp_i14_LC_2_13_3, ADC_VAC.cmd_rdadctmp_i15_LC_2_13_5, ADC_VAC.cmd_rdadctmp_i13_LC_2_13_7 }
set_location LT_2_13 2 13
ble_pack ADC_VAC.bit_cnt_i0_LC_2_14_0 { ADC_VAC.add_14_2_lut, ADC_VAC.bit_cnt_i0, ADC_VAC.add_14_2 }
ble_pack ADC_VAC.bit_cnt_i1_LC_2_14_1 { ADC_VAC.add_14_3_lut, ADC_VAC.bit_cnt_i1, ADC_VAC.add_14_3 }
ble_pack ADC_VAC.bit_cnt_i2_LC_2_14_2 { ADC_VAC.add_14_4_lut, ADC_VAC.bit_cnt_i2, ADC_VAC.add_14_4 }
ble_pack ADC_VAC.bit_cnt_i3_LC_2_14_3 { ADC_VAC.add_14_5_lut, ADC_VAC.bit_cnt_i3, ADC_VAC.add_14_5 }
ble_pack ADC_VAC.bit_cnt_i4_LC_2_14_4 { ADC_VAC.add_14_6_lut, ADC_VAC.bit_cnt_i4, ADC_VAC.add_14_6 }
ble_pack ADC_VAC.bit_cnt_i5_LC_2_14_5 { ADC_VAC.add_14_7_lut, ADC_VAC.bit_cnt_i5, ADC_VAC.add_14_7 }
ble_pack ADC_VAC.bit_cnt_i6_LC_2_14_6 { ADC_VAC.add_14_8_lut, ADC_VAC.bit_cnt_i6, ADC_VAC.add_14_8 }
ble_pack ADC_VAC.bit_cnt_i7_LC_2_14_7 { ADC_VAC.add_14_9_lut, ADC_VAC.bit_cnt_i7 }
clb_pack LT_2_14 { ADC_VAC.bit_cnt_i0_LC_2_14_0, ADC_VAC.bit_cnt_i1_LC_2_14_1, ADC_VAC.bit_cnt_i2_LC_2_14_2, ADC_VAC.bit_cnt_i3_LC_2_14_3, ADC_VAC.bit_cnt_i4_LC_2_14_4, ADC_VAC.bit_cnt_i5_LC_2_14_5, ADC_VAC.bit_cnt_i6_LC_2_14_6, ADC_VAC.bit_cnt_i7_LC_2_14_7 }
set_location LT_2_14 2 14
ble_pack ADC_VAC.i1_4_lut_adj_48_LC_2_15_2 { ADC_VAC.i1_4_lut_adj_48 }
ble_pack ADC_VAC.i12937_2_lut_LC_2_15_3 { ADC_VAC.i12937_2_lut }
ble_pack ADC_VAC.i20201_2_lut_LC_2_15_6 { ADC_VAC.i20201_2_lut }
clb_pack LT_2_15 { ADC_VAC.i1_4_lut_adj_48_LC_2_15_2, ADC_VAC.i12937_2_lut_LC_2_15_3, ADC_VAC.i20201_2_lut_LC_2_15_6 }
set_location LT_2_15 2 15
ble_pack CLK_DDS.i20130_4_lut_LC_3_4_0 { CLK_DDS.i20130_4_lut }
ble_pack CLK_DDS.i23_4_lut_LC_3_4_1 { CLK_DDS.i23_4_lut }
ble_pack CLK_DDS.dds_state_i2_LC_3_4_2 { CLK_DDS.i1_2_lut, CLK_DDS.dds_state_i2 }
ble_pack RTD.i20043_3_lut_LC_3_4_5 { RTD.i20043_3_lut }
ble_pack RTD.i17362_4_lut_LC_3_4_6 { RTD.i17362_4_lut }
clb_pack LT_3_4 { CLK_DDS.i20130_4_lut_LC_3_4_0, CLK_DDS.i23_4_lut_LC_3_4_1, CLK_DDS.dds_state_i2_LC_3_4_2, RTD.i20043_3_lut_LC_3_4_5, RTD.i17362_4_lut_LC_3_4_6 }
set_location LT_3_4 3 4
ble_pack CLK_DDS.CS_28_LC_3_5_2 { CLK_DDS.dds_state_2__I_0_i7_3_lut, CLK_DDS.CS_28 }
clb_pack LT_3_5 { CLK_DDS.CS_28_LC_3_5_2 }
set_location LT_3_5 3 5
ble_pack RTD.read_buf_i15_LC_3_6_0 { i12_4_lut_adj_179, RTD.read_buf_i15 }
ble_pack RTD.READ_DATA_i15_LC_3_6_1 { RTD.i12_4_lut_adj_39, RTD.READ_DATA_i15 }
ble_pack RTD.READ_DATA_i10_LC_3_6_3 { i12_4_lut_adj_252, RTD.READ_DATA_i10 }
ble_pack RTD.i19153_2_lut_LC_3_6_4 { RTD.i19153_2_lut }
ble_pack RTD.read_buf_i4_LC_3_6_6 { RTD.i15031_4_lut, RTD.read_buf_i4 }
clb_pack LT_3_6 { RTD.read_buf_i15_LC_3_6_0, RTD.READ_DATA_i15_LC_3_6_1, RTD.READ_DATA_i10_LC_3_6_3, RTD.i19153_2_lut_LC_3_6_4, RTD.read_buf_i4_LC_3_6_6 }
set_location LT_3_6 3 6
ble_pack RTD.read_buf_i10_LC_3_7_1 { RTD.i14993_4_lut, RTD.read_buf_i10 }
ble_pack RTD.read_buf_i11_LC_3_7_2 { RTD.i14999_4_lut, RTD.read_buf_i11 }
ble_pack RTD.read_buf_i3_LC_3_7_3 { RTD.i14996_4_lut, RTD.read_buf_i3 }
ble_pack RTD.READ_DATA_i14_LC_3_7_4 { i12_4_lut_adj_275, RTD.READ_DATA_i14 }
ble_pack RTD.READ_DATA_i12_LC_3_7_5 { i12_4_lut_adj_267, RTD.READ_DATA_i12 }
ble_pack RTD.READ_DATA_i11_LC_3_7_6 { i12_4_lut_adj_266, RTD.READ_DATA_i11 }
ble_pack CLK_DDS.i3_3_lut_4_lut_LC_3_7_7 { CLK_DDS.i3_3_lut_4_lut }
clb_pack LT_3_7 { RTD.read_buf_i10_LC_3_7_1, RTD.read_buf_i11_LC_3_7_2, RTD.read_buf_i3_LC_3_7_3, RTD.READ_DATA_i14_LC_3_7_4, RTD.READ_DATA_i12_LC_3_7_5, RTD.READ_DATA_i11_LC_3_7_6, CLK_DDS.i3_3_lut_4_lut_LC_3_7_7 }
set_location LT_3_7 3 7
ble_pack RTD.read_buf_i12_LC_3_8_1 { RTD.i15007_4_lut, RTD.read_buf_i12 }
ble_pack RTD.read_buf_i13_LC_3_8_2 { RTD.i15013_4_lut, RTD.read_buf_i13 }
ble_pack RTD.read_buf_i14_LC_3_8_3 { i12_4_lut_adj_177, RTD.read_buf_i14 }
ble_pack RTD.READ_DATA_i3_LC_3_8_5 { i12_4_lut_adj_208, RTD.READ_DATA_i3 }
ble_pack RTD.READ_DATA_i13_LC_3_8_6 { i12_4_lut_adj_273, RTD.READ_DATA_i13 }
clb_pack LT_3_8 { RTD.read_buf_i12_LC_3_8_1, RTD.read_buf_i13_LC_3_8_2, RTD.read_buf_i14_LC_3_8_3, RTD.READ_DATA_i3_LC_3_8_5, RTD.READ_DATA_i13_LC_3_8_6 }
set_location LT_3_8 3 8
ble_pack mux_127_Mux_7_i19_3_lut_LC_3_9_1 { mux_127_Mux_7_i19_3_lut }
ble_pack mux_127_Mux_7_i22_3_lut_LC_3_9_2 { mux_127_Mux_7_i22_3_lut }
ble_pack ADC_VAC.ADC_DATA_i21_LC_3_9_4 { ADC_VAC.i13246_3_lut_4_lut, ADC_VAC.ADC_DATA_i21 }
ble_pack ADC_VAC.cmd_rdadctmp_i29_LC_3_9_6 { i12_4_lut_adj_173, ADC_VAC.cmd_rdadctmp_i29 }
clb_pack LT_3_9 { mux_127_Mux_7_i19_3_lut_LC_3_9_1, mux_127_Mux_7_i22_3_lut_LC_3_9_2, ADC_VAC.ADC_DATA_i21_LC_3_9_4, ADC_VAC.cmd_rdadctmp_i29_LC_3_9_6 }
set_location LT_3_9 3 9
ble_pack mux_127_Mux_6_i19_3_lut_LC_3_10_0 { mux_127_Mux_6_i19_3_lut }
ble_pack mux_127_Mux_6_i22_3_lut_LC_3_10_1 { mux_127_Mux_6_i22_3_lut }
ble_pack mux_127_Mux_5_i30_3_lut_LC_3_10_3 { mux_127_Mux_5_i30_3_lut }
ble_pack ADC_IAC.ADC_DATA_i6_LC_3_10_4 { ADC_IAC.i13208_3_lut_4_lut, ADC_IAC.ADC_DATA_i6 }
ble_pack ADC_IAC.ADC_DATA_i7_LC_3_10_5 { ADC_IAC.i13209_3_lut_4_lut, ADC_IAC.ADC_DATA_i7 }
ble_pack ADC_IAC.cmd_rdadctmp_i14_LC_3_10_6 { i12_4_lut_adj_163, ADC_IAC.cmd_rdadctmp_i14 }
ble_pack ADC_IAC.cmd_rdadctmp_i15_LC_3_10_7 { i12_4_lut_adj_162, ADC_IAC.cmd_rdadctmp_i15 }
clb_pack LT_3_10 { mux_127_Mux_6_i19_3_lut_LC_3_10_0, mux_127_Mux_6_i22_3_lut_LC_3_10_1, mux_127_Mux_5_i30_3_lut_LC_3_10_3, ADC_IAC.ADC_DATA_i6_LC_3_10_4, ADC_IAC.ADC_DATA_i7_LC_3_10_5, ADC_IAC.cmd_rdadctmp_i14_LC_3_10_6, ADC_IAC.cmd_rdadctmp_i15_LC_3_10_7 }
set_location LT_3_10 3 10
ble_pack mux_127_Mux_4_i22_3_lut_LC_3_11_0 { mux_127_Mux_4_i22_3_lut }
ble_pack mux_127_Mux_4_i30_3_lut_LC_3_11_1 { mux_127_Mux_4_i30_3_lut }
ble_pack ADC_VAC.ADC_DATA_i7_LC_3_11_2 { ADC_VAC.i13232_3_lut_4_lut, ADC_VAC.ADC_DATA_i7 }
ble_pack ADC_IAC.ADC_DATA_i4_LC_3_11_4 { ADC_IAC.i13206_3_lut_4_lut, ADC_IAC.ADC_DATA_i4 }
ble_pack mux_127_Mux_5_i22_3_lut_LC_3_11_7 { mux_127_Mux_5_i22_3_lut }
clb_pack LT_3_11 { mux_127_Mux_4_i22_3_lut_LC_3_11_0, mux_127_Mux_4_i30_3_lut_LC_3_11_1, ADC_VAC.ADC_DATA_i7_LC_3_11_2, ADC_IAC.ADC_DATA_i4_LC_3_11_4, mux_127_Mux_5_i22_3_lut_LC_3_11_7 }
set_location LT_3_11 3 11
ble_pack ADC_IAC.cmd_rdadctmp_i13_LC_3_12_2 { i12_4_lut_adj_165, ADC_IAC.cmd_rdadctmp_i13 }
ble_pack ADC_VAC.cmd_rdadctmp_i16_LC_3_12_4 { i12_4_lut_adj_190, ADC_VAC.cmd_rdadctmp_i16 }
ble_pack ADC_IAC.ADC_DATA_i5_LC_3_12_6 { ADC_IAC.i13207_3_lut_4_lut, ADC_IAC.ADC_DATA_i5 }
clb_pack LT_3_12 { ADC_IAC.cmd_rdadctmp_i13_LC_3_12_2, ADC_VAC.cmd_rdadctmp_i16_LC_3_12_4, ADC_IAC.ADC_DATA_i5_LC_3_12_6 }
set_location LT_3_12 3 12
ble_pack ADC_VAC.ADC_DATA_i8_LC_3_13_0 { ADC_VAC.i13233_3_lut_4_lut, ADC_VAC.ADC_DATA_i8 }
ble_pack ADC_VAC.cmd_rdadctmp_i23_LC_3_13_7 { i12_4_lut_adj_181, ADC_VAC.cmd_rdadctmp_i23 }
clb_pack LT_3_13 { ADC_VAC.ADC_DATA_i8_LC_3_13_0, ADC_VAC.cmd_rdadctmp_i23_LC_3_13_7 }
set_location LT_3_13 3 13
ble_pack ADC_VAC.i3_3_lut_LC_3_14_0 { ADC_VAC.i3_3_lut }
ble_pack ADC_VAC.i1_4_lut_LC_3_14_1 { ADC_VAC.i1_4_lut }
ble_pack ADC_VAC.i1_2_lut_LC_3_14_2 { ADC_VAC.i1_2_lut }
ble_pack ADC_VAC.i19182_4_lut_LC_3_14_3 { ADC_VAC.i19182_4_lut }
ble_pack ADC_VAC.i19199_4_lut_LC_3_14_4 { ADC_VAC.i19199_4_lut }
ble_pack ADC_VAC.i20123_4_lut_LC_3_14_5 { ADC_VAC.i20123_4_lut }
ble_pack ADC_VAC.adc_state_i0_LC_3_14_6 { ADC_VAC.adc_state_2__I_0_43_Mux_0_i7_4_lut, ADC_VAC.adc_state_i0 }
ble_pack ADC_VAC.i30_4_lut_LC_3_14_7 { ADC_VAC.i30_4_lut }
clb_pack LT_3_14 { ADC_VAC.i3_3_lut_LC_3_14_0, ADC_VAC.i1_4_lut_LC_3_14_1, ADC_VAC.i1_2_lut_LC_3_14_2, ADC_VAC.i19182_4_lut_LC_3_14_3, ADC_VAC.i19199_4_lut_LC_3_14_4, ADC_VAC.i20123_4_lut_LC_3_14_5, ADC_VAC.adc_state_i0_LC_3_14_6, ADC_VAC.i30_4_lut_LC_3_14_7 }
set_location LT_3_14 3 14
ble_pack ADC_VAC.i1_2_lut_4_lut_LC_3_15_0 { ADC_VAC.i1_2_lut_4_lut }
ble_pack ADC_VAC.adc_state_i2_LC_3_15_2 { ADC_VAC.adc_state_2__I_0_43_Mux_2_i7_3_lut, ADC_VAC.adc_state_i2 }
clb_pack LT_3_15 { ADC_VAC.i1_2_lut_4_lut_LC_3_15_0, ADC_VAC.adc_state_i2_LC_3_15_2 }
set_location LT_3_15 3 15
ble_pack RTD.CS_52_LC_5_2_0 { RTD.adc_state_3__I_0_70_i15_4_lut_4_lut, RTD.CS_52 }
clb_pack LT_5_2 { RTD.CS_52_LC_5_2_0 }
set_location LT_5_2 5 2
ble_pack RTD.i19756_2_lut_LC_5_3_3 { RTD.i19756_2_lut }
clb_pack LT_5_3 { RTD.i19756_2_lut_LC_5_3_3 }
set_location LT_5_3 5 3
ble_pack RTD.i1_rep_43_2_lut_3_lut_LC_5_4_1 { RTD.i1_rep_43_2_lut_3_lut }
ble_pack RTD.i1_2_lut_adj_21_LC_5_4_2 { RTD.i1_2_lut_adj_21 }
ble_pack RTD.i20050_3_lut_4_lut_LC_5_4_3 { RTD.i20050_3_lut_4_lut }
ble_pack RTD.adc_state_i3_LC_5_4_4 { RTD.i17343_4_lut, RTD.adc_state_i3 }
ble_pack RTD.adc_state_i2_LC_5_4_5 { RTD.i1_4_lut_4_lut_adj_40, RTD.adc_state_i2 }
ble_pack RTD.i1_3_lut_4_lut_LC_5_4_6 { RTD.i1_3_lut_4_lut }
ble_pack RTD.adc_state_i0_LC_5_4_7 { RTD.i17370_4_lut, RTD.adc_state_i0 }
clb_pack LT_5_4 { RTD.i1_rep_43_2_lut_3_lut_LC_5_4_1, RTD.i1_2_lut_adj_21_LC_5_4_2, RTD.i20050_3_lut_4_lut_LC_5_4_3, RTD.adc_state_i3_LC_5_4_4, RTD.adc_state_i2_LC_5_4_5, RTD.i1_3_lut_4_lut_LC_5_4_6, RTD.adc_state_i0_LC_5_4_7 }
set_location LT_5_4 5 4
ble_pack RTD.i1_4_lut_4_lut_adj_23_LC_5_5_2 { RTD.i1_4_lut_4_lut_adj_23 }
ble_pack RTD.i1_2_lut_adj_26_LC_5_5_5 { RTD.i1_2_lut_adj_26 }
ble_pack RTD.i20122_3_lut_4_lut_LC_5_5_6 { RTD.i20122_3_lut_4_lut }
ble_pack RTD.i1_4_lut_LC_5_5_7 { RTD.i1_4_lut }
clb_pack LT_5_5 { RTD.i1_4_lut_4_lut_adj_23_LC_5_5_2, RTD.i1_2_lut_adj_26_LC_5_5_5, RTD.i20122_3_lut_4_lut_LC_5_5_6, RTD.i1_4_lut_LC_5_5_7 }
set_location LT_5_5 5 5
ble_pack RTD.READ_DATA_i4_LC_5_6_0 { RTD.i12_4_lut, RTD.READ_DATA_i4 }
ble_pack RTD.READ_DATA_i0_LC_5_6_1 { i12_4_lut_adj_201, RTD.READ_DATA_i0 }
ble_pack RTD.i1_2_lut_3_lut_adj_24_LC_5_6_2 { RTD.i1_2_lut_3_lut_adj_24 }
ble_pack RTD.read_buf_i5_LC_5_6_3 { RTD.i15016_4_lut, RTD.read_buf_i5 }
ble_pack RTD.read_buf_i2_LC_5_6_4 { RTD.i15025_4_lut, RTD.read_buf_i2 }
ble_pack RTD.READ_DATA_i1_LC_5_6_5 { i12_4_lut_adj_189, RTD.READ_DATA_i1 }
ble_pack RTD.read_buf_i6_LC_5_6_6 { RTD.i15019_4_lut, RTD.read_buf_i6 }
ble_pack RTD.READ_DATA_i2_LC_5_6_7 { i12_4_lut_adj_200, RTD.READ_DATA_i2 }
clb_pack LT_5_6 { RTD.READ_DATA_i4_LC_5_6_0, RTD.READ_DATA_i0_LC_5_6_1, RTD.i1_2_lut_3_lut_adj_24_LC_5_6_2, RTD.read_buf_i5_LC_5_6_3, RTD.read_buf_i2_LC_5_6_4, RTD.READ_DATA_i1_LC_5_6_5, RTD.read_buf_i6_LC_5_6_6, RTD.READ_DATA_i2_LC_5_6_7 }
set_location LT_5_6 5 6
ble_pack RTD.cfg_buf_i2_LC_5_7_0 { RTD.i1_4_lut_4_lut_adj_33, RTD.cfg_buf_i2 }
ble_pack RTD.cfg_buf_i4_LC_5_7_1 { RTD.i13671_4_lut_4_lut, RTD.cfg_buf_i4 }
ble_pack RTD.i1_2_lut_adj_20_LC_5_7_2 { RTD.i1_2_lut_adj_20 }
ble_pack RTD.cfg_buf_i0_LC_5_7_3 { RTD.i1_4_lut_4_lut_adj_32, RTD.cfg_buf_i0 }
ble_pack RTD.i2_4_lut_LC_5_7_4 { RTD.i2_4_lut }
ble_pack RTD.i1_4_lut_adj_30_LC_5_7_5 { RTD.i1_4_lut_adj_30 }
ble_pack RTD.i7_4_lut_LC_5_7_6 { RTD.i7_4_lut }
ble_pack RTD.cfg_buf_i3_LC_5_7_7 { RTD.i1_4_lut_4_lut_adj_34, RTD.cfg_buf_i3 }
clb_pack LT_5_7 { RTD.cfg_buf_i2_LC_5_7_0, RTD.cfg_buf_i4_LC_5_7_1, RTD.i1_2_lut_adj_20_LC_5_7_2, RTD.cfg_buf_i0_LC_5_7_3, RTD.i2_4_lut_LC_5_7_4, RTD.i1_4_lut_adj_30_LC_5_7_5, RTD.i7_4_lut_LC_5_7_6, RTD.cfg_buf_i3_LC_5_7_7 }
set_location LT_5_7 5 7
ble_pack RTD.adress_i0_LC_5_8_0 { RTD.adc_state_3__I_0_62_Mux_0_i3_3_lut_4_lut, RTD.adress_i0 }
ble_pack RTD.adress_i7_LC_5_8_1 { RTD.adc_state_3__I_0_62_Mux_7_i3_3_lut_4_lut, RTD.adress_i7 }
ble_pack RTD.i34_3_lut_4_lut_LC_5_8_2 { RTD.i34_3_lut_4_lut }
ble_pack RTD.i35_4_lut_LC_5_8_3 { RTD.i35_4_lut }
ble_pack RTD.i19113_2_lut_3_lut_4_lut_LC_5_8_4 { RTD.i19113_2_lut_3_lut_4_lut }
ble_pack RTD.i1_2_lut_3_lut_LC_5_8_6 { RTD.i1_2_lut_3_lut }
ble_pack RTD.i22_4_lut_LC_5_8_7 { RTD.i22_4_lut }
clb_pack LT_5_8 { RTD.adress_i0_LC_5_8_0, RTD.adress_i7_LC_5_8_1, RTD.i34_3_lut_4_lut_LC_5_8_2, RTD.i35_4_lut_LC_5_8_3, RTD.i19113_2_lut_3_lut_4_lut_LC_5_8_4, RTD.i1_2_lut_3_lut_LC_5_8_6, RTD.i22_4_lut_LC_5_8_7 }
set_location LT_5_8 5 8
ble_pack RTD.cfg_tmp_i0_LC_5_9_0 { RTD.adc_state_3__I_0_64_Mux_0_i7_4_lut, RTD.cfg_tmp_i0 }
ble_pack RTD.cfg_tmp_i1_LC_5_9_1 { RTD.adc_state_3__I_0_64_Mux_1_i7_4_lut, RTD.cfg_tmp_i1 }
ble_pack RTD.cfg_tmp_i2_LC_5_9_2 { RTD.adc_state_3__I_0_64_Mux_2_i7_4_lut, RTD.cfg_tmp_i2 }
ble_pack RTD.cfg_tmp_i3_LC_5_9_3 { RTD.adc_state_3__I_0_64_Mux_3_i7_4_lut, RTD.cfg_tmp_i3 }
ble_pack RTD.cfg_tmp_i4_LC_5_9_4 { RTD.adc_state_3__I_0_64_Mux_4_i7_4_lut, RTD.cfg_tmp_i4 }
ble_pack RTD.cfg_tmp_i5_LC_5_9_5 { RTD.adc_state_3__I_0_64_Mux_5_i7_4_lut, RTD.cfg_tmp_i5 }
ble_pack RTD.cfg_tmp_i6_LC_5_9_6 { RTD.adc_state_3__I_0_64_Mux_6_i7_4_lut, RTD.cfg_tmp_i6 }
ble_pack RTD.cfg_tmp_i7_LC_5_9_7 { RTD.adc_state_3__I_0_64_Mux_7_i7_4_lut, RTD.cfg_tmp_i7 }
clb_pack LT_5_9 { RTD.cfg_tmp_i0_LC_5_9_0, RTD.cfg_tmp_i1_LC_5_9_1, RTD.cfg_tmp_i2_LC_5_9_2, RTD.cfg_tmp_i3_LC_5_9_3, RTD.cfg_tmp_i4_LC_5_9_4, RTD.cfg_tmp_i5_LC_5_9_5, RTD.cfg_tmp_i6_LC_5_9_6, RTD.cfg_tmp_i7_LC_5_9_7 }
set_location LT_5_9 5 9
ble_pack mux_127_Mux_6_i30_3_lut_LC_5_10_0 { mux_127_Mux_6_i30_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i26_LC_5_10_2 { i12_4_lut_adj_176, ADC_VAC.cmd_rdadctmp_i26 }
ble_pack i19210_3_lut_LC_5_10_3 { i19210_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i3_LC_5_10_6 { i12_4_lut_adj_288, ADC_VAC.cmd_rdadctmp_i3 }
clb_pack LT_5_10 { mux_127_Mux_6_i30_3_lut_LC_5_10_0, ADC_VAC.cmd_rdadctmp_i26_LC_5_10_2, i19210_3_lut_LC_5_10_3, ADC_VAC.cmd_rdadctmp_i3_LC_5_10_6 }
set_location LT_5_10 5 10
ble_pack ADC_IAC.cmd_rdadctmp_i12_LC_5_11_0 { i12_4_lut_adj_166, ADC_IAC.cmd_rdadctmp_i12 }
ble_pack ADC_VAC.cmd_rdadctmp_i19_LC_5_11_1 { i12_4_lut_adj_185, ADC_VAC.cmd_rdadctmp_i19 }
ble_pack ADC_VAC.ADC_DATA_i16_LC_5_11_2 { ADC_VAC.i13241_3_lut_4_lut, ADC_VAC.ADC_DATA_i16 }
ble_pack ADC_VAC.ADC_DATA_i10_LC_5_11_3 { ADC_VAC.i13235_3_lut_4_lut, ADC_VAC.ADC_DATA_i10 }
ble_pack ADC_VAC.ADC_DATA_i9_LC_5_11_4 { ADC_VAC.i13234_3_lut_4_lut, ADC_VAC.ADC_DATA_i9 }
ble_pack mux_127_Mux_5_i19_3_lut_LC_5_11_5 { mux_127_Mux_5_i19_3_lut }
ble_pack mux_127_Mux_7_i30_3_lut_LC_5_11_6 { mux_127_Mux_7_i30_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i17_LC_5_11_7 { i12_4_lut_adj_188, ADC_VAC.cmd_rdadctmp_i17 }
clb_pack LT_5_11 { ADC_IAC.cmd_rdadctmp_i12_LC_5_11_0, ADC_VAC.cmd_rdadctmp_i19_LC_5_11_1, ADC_VAC.ADC_DATA_i16_LC_5_11_2, ADC_VAC.ADC_DATA_i10_LC_5_11_3, ADC_VAC.ADC_DATA_i9_LC_5_11_4, mux_127_Mux_5_i19_3_lut_LC_5_11_5, mux_127_Mux_7_i30_3_lut_LC_5_11_6, ADC_VAC.cmd_rdadctmp_i17_LC_5_11_7 }
set_location LT_5_11 5 11
ble_pack ADC_VAC.cmd_rdadctmp_i28_LC_5_12_0 { i12_4_lut_adj_174, ADC_VAC.cmd_rdadctmp_i28 }
ble_pack ADC_VAC.cmd_rdadctmp_i27_LC_5_12_3 { i12_4_lut_adj_175, ADC_VAC.cmd_rdadctmp_i27 }
ble_pack ADC_VAC.cmd_rdadctmp_i24_LC_5_12_4 { i12_4_lut_adj_180, ADC_VAC.cmd_rdadctmp_i24 }
ble_pack ADC_VAC.ADC_DATA_i15_LC_5_12_5 { ADC_VAC.i13240_3_lut_4_lut, ADC_VAC.ADC_DATA_i15 }
ble_pack ADC_VAC.cmd_rdadctmp_i25_LC_5_12_6 { i12_4_lut_adj_178, ADC_VAC.cmd_rdadctmp_i25 }
clb_pack LT_5_12 { ADC_VAC.cmd_rdadctmp_i28_LC_5_12_0, ADC_VAC.cmd_rdadctmp_i27_LC_5_12_3, ADC_VAC.cmd_rdadctmp_i24_LC_5_12_4, ADC_VAC.ADC_DATA_i15_LC_5_12_5, ADC_VAC.cmd_rdadctmp_i25_LC_5_12_6 }
set_location LT_5_12 5 12
ble_pack ADC_VAC.ADC_DATA_i20_LC_5_13_0 { ADC_VAC.i13245_3_lut_4_lut, ADC_VAC.ADC_DATA_i20 }
ble_pack ADC_IAC.cmd_rdadctmp_i16_LC_5_13_1 { i12_4_lut_adj_160, ADC_IAC.cmd_rdadctmp_i16 }
ble_pack ADC_VAC.ADC_DATA_i5_LC_5_13_5 { ADC_VAC.i13230_3_lut_4_lut, ADC_VAC.ADC_DATA_i5 }
clb_pack LT_5_13 { ADC_VAC.ADC_DATA_i20_LC_5_13_0, ADC_IAC.cmd_rdadctmp_i16_LC_5_13_1, ADC_VAC.ADC_DATA_i5_LC_5_13_5 }
set_location LT_5_13 5 13
ble_pack ADC_VAC.cmd_rdadctmp_i18_LC_5_14_0 { i12_4_lut_adj_186, ADC_VAC.cmd_rdadctmp_i18 }
ble_pack n23540_bdd_4_lut_LC_5_14_5 { n23540_bdd_4_lut }
ble_pack i19349_3_lut_LC_5_14_6 { i19349_3_lut }
clb_pack LT_5_14 { ADC_VAC.cmd_rdadctmp_i18_LC_5_14_0, n23540_bdd_4_lut_LC_5_14_5, i19349_3_lut_LC_5_14_6 }
set_location LT_5_14 5 14
ble_pack ADC_VAC.cmd_rdadctmp_i31_LC_5_15_1 { i12_4_lut_adj_170, ADC_VAC.cmd_rdadctmp_i31 }
ble_pack ADC_VAC.ADC_DATA_i23_LC_5_15_2 { ADC_VAC.i13248_3_lut_4_lut, ADC_VAC.ADC_DATA_i23 }
ble_pack ADC_VAC.cmd_rdadctmp_i30_LC_5_15_3 { i12_4_lut_adj_171, ADC_VAC.cmd_rdadctmp_i30 }
ble_pack i1_2_lut_adj_83_LC_5_15_4 { i1_2_lut_adj_83 }
ble_pack ADC_VAC.ADC_DATA_i22_LC_5_15_5 { ADC_VAC.i13247_3_lut_4_lut, ADC_VAC.ADC_DATA_i22 }
clb_pack LT_5_15 { ADC_VAC.cmd_rdadctmp_i31_LC_5_15_1, ADC_VAC.ADC_DATA_i23_LC_5_15_2, ADC_VAC.cmd_rdadctmp_i30_LC_5_15_3, i1_2_lut_adj_83_LC_5_15_4, ADC_VAC.ADC_DATA_i22_LC_5_15_5 }
set_location LT_5_15 5 15
ble_pack mux_125_Mux_6_i19_3_lut_LC_5_16_5 { mux_125_Mux_6_i19_3_lut }
clb_pack LT_5_16 { mux_125_Mux_6_i19_3_lut_LC_5_16_5 }
set_location LT_5_16 5 16
ble_pack acadc_rst_I_0_1_lut_LC_5_19_3 { acadc_rst_I_0_1_lut }
clb_pack LT_5_19 { acadc_rst_I_0_1_lut_LC_5_19_3 }
set_location LT_5_19 5 19
ble_pack RTD.i1_2_lut_4_lut_LC_6_4_5 { RTD.i1_2_lut_4_lut }
clb_pack LT_6_4 { RTD.i1_2_lut_4_lut_LC_6_4_5 }
set_location LT_6_4 6 4
ble_pack RTD.i1_2_lut_adj_22_LC_6_5_0 { RTD.i1_2_lut_adj_22 }
ble_pack RTD.i2_2_lut_LC_6_5_1 { RTD.i2_2_lut }
ble_pack RTD.i4_4_lut_LC_6_5_2 { RTD.i4_4_lut }
ble_pack RTD.READ_DATA_i6_LC_6_5_5 { i12_4_lut_adj_237, RTD.READ_DATA_i6 }
ble_pack RTD.i1_4_lut_4_lut_LC_6_5_6 { RTD.i1_4_lut_4_lut }
ble_pack RTD.READ_DATA_i5_LC_6_5_7 { i12_4_lut_adj_231, RTD.READ_DATA_i5 }
clb_pack LT_6_5 { RTD.i1_2_lut_adj_22_LC_6_5_0, RTD.i2_2_lut_LC_6_5_1, RTD.i4_4_lut_LC_6_5_2, RTD.READ_DATA_i6_LC_6_5_5, RTD.i1_4_lut_4_lut_LC_6_5_6, RTD.READ_DATA_i5_LC_6_5_7 }
set_location LT_6_5 6 5
ble_pack RTD.adc_state_i1_LC_6_6_0 { RTD.i1_4_lut_4_lut_adj_41, RTD.adc_state_i1 }
ble_pack RTD.i3_4_lut_LC_6_6_3 { RTD.i3_4_lut }
ble_pack n23432_bdd_4_lut_LC_6_6_5 { n23432_bdd_4_lut }
clb_pack LT_6_6 { RTD.adc_state_i1_LC_6_6_0, RTD.i3_4_lut_LC_6_6_3, n23432_bdd_4_lut_LC_6_6_5 }
set_location LT_6_6 6 6
ble_pack RTD.mode_53_LC_6_7_0 { RTD.i11_4_lut, RTD.mode_53 }
ble_pack RTD.cfg_buf_i6_LC_6_7_1 { RTD.i1_4_lut_4_lut_adj_37, RTD.cfg_buf_i6 }
ble_pack RTD.cfg_buf_i5_LC_6_7_2 { RTD.i1_4_lut_4_lut_adj_36, RTD.cfg_buf_i5 }
ble_pack RTD.i4_4_lut_adj_29_LC_6_7_3 { RTD.i4_4_lut_adj_29 }
ble_pack RTD.cfg_buf_i1_LC_6_7_4 { RTD.i1_4_lut_4_lut_adj_35, RTD.cfg_buf_i1 }
ble_pack RTD.i17375_3_lut_LC_6_7_5 { RTD.i17375_3_lut }
ble_pack RTD.cfg_buf_i7_LC_6_7_6 { RTD.i1_4_lut_4_lut_adj_38, RTD.cfg_buf_i7 }
ble_pack RTD.i14786_3_lut_LC_6_7_7 { RTD.i14786_3_lut }
clb_pack LT_6_7 { RTD.mode_53_LC_6_7_0, RTD.cfg_buf_i6_LC_6_7_1, RTD.cfg_buf_i5_LC_6_7_2, RTD.i4_4_lut_adj_29_LC_6_7_3, RTD.cfg_buf_i1_LC_6_7_4, RTD.i17375_3_lut_LC_6_7_5, RTD.cfg_buf_i7_LC_6_7_6, RTD.i14786_3_lut_LC_6_7_7 }
set_location LT_6_7 6 7
ble_pack RTD.i1_2_lut_adj_28_LC_6_8_0 { RTD.i1_2_lut_adj_28 }
ble_pack RTD.i20131_3_lut_3_lut_LC_6_8_1 { RTD.i20131_3_lut_3_lut }
ble_pack RTD.i1_3_lut_4_lut_adj_31_LC_6_8_2 { RTD.i1_3_lut_4_lut_adj_31 }
ble_pack buf_cfgRTD_i5_LC_6_8_3 { i11_3_lut_4_lut, buf_cfgRTD_i5 }
ble_pack RTD.i1_2_lut_adj_25_LC_6_8_4 { RTD.i1_2_lut_adj_25 }
ble_pack RTD.i30_4_lut_LC_6_8_5 { RTD.i30_4_lut }
ble_pack RTD.i12862_2_lut_LC_6_8_6 { RTD.i12862_2_lut }
ble_pack RTD.i19155_2_lut_LC_6_8_7 { RTD.i19155_2_lut }
clb_pack LT_6_8 { RTD.i1_2_lut_adj_28_LC_6_8_0, RTD.i20131_3_lut_3_lut_LC_6_8_1, RTD.i1_3_lut_4_lut_adj_31_LC_6_8_2, buf_cfgRTD_i5_LC_6_8_3, RTD.i1_2_lut_adj_25_LC_6_8_4, RTD.i30_4_lut_LC_6_8_5, RTD.i12862_2_lut_LC_6_8_6, RTD.i19155_2_lut_LC_6_8_7 }
set_location LT_6_8 6 8
ble_pack RTD.adress_i6_LC_6_9_0 { RTD.i13683_4_lut_4_lut, RTD.adress_i6 }
ble_pack RTD.adress_i5_LC_6_9_1 { RTD.i13686_4_lut_4_lut, RTD.adress_i5 }
ble_pack RTD.adress_i4_LC_6_9_2 { RTD.i13689_4_lut_4_lut, RTD.adress_i4 }
ble_pack RTD.adress_i3_LC_6_9_3 { RTD.i13692_4_lut_4_lut, RTD.adress_i3 }
ble_pack RTD.adress_i2_LC_6_9_4 { RTD.i13695_4_lut_4_lut, RTD.adress_i2 }
ble_pack RTD.read_buf_i9_LC_6_9_6 { RTD.i14990_4_lut, RTD.read_buf_i9 }
ble_pack RTD.adress_i1_LC_6_9_7 { RTD.i13698_4_lut_4_lut, RTD.adress_i1 }
clb_pack LT_6_9 { RTD.adress_i6_LC_6_9_0, RTD.adress_i5_LC_6_9_1, RTD.adress_i4_LC_6_9_2, RTD.adress_i3_LC_6_9_3, RTD.adress_i2_LC_6_9_4, RTD.read_buf_i9_LC_6_9_6, RTD.adress_i1_LC_6_9_7 }
set_location LT_6_9 6 9
ble_pack RTD.read_buf_i8_LC_6_10_0 { RTD.i15010_4_lut, RTD.read_buf_i8 }
ble_pack RTD.read_buf_i7_LC_6_10_1 { RTD.i15028_4_lut, RTD.read_buf_i7 }
ble_pack RTD.READ_DATA_i7_LC_6_10_2 { i12_4_lut_adj_242, RTD.READ_DATA_i7 }
ble_pack mux_126_Mux_1_i19_3_lut_LC_6_10_3 { mux_126_Mux_1_i19_3_lut }
ble_pack RTD.READ_DATA_i8_LC_6_10_5 { i12_4_lut_adj_245, RTD.READ_DATA_i8 }
ble_pack RTD.READ_DATA_i9_LC_6_10_6 { i12_4_lut_adj_247, RTD.READ_DATA_i9 }
clb_pack LT_6_10 { RTD.read_buf_i8_LC_6_10_0, RTD.read_buf_i7_LC_6_10_1, RTD.READ_DATA_i7_LC_6_10_2, mux_126_Mux_1_i19_3_lut_LC_6_10_3, RTD.READ_DATA_i8_LC_6_10_5, RTD.READ_DATA_i9_LC_6_10_6 }
set_location LT_6_10 6 10
ble_pack i19222_3_lut_LC_6_11_1 { i19222_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i12_LC_6_11_2 { i12_4_lut_adj_127, ADC_VAC.cmd_rdadctmp_i12 }
ble_pack ADC_VAC.cmd_rdadctmp_i11_LC_6_11_3 { i12_4_lut_adj_239, ADC_VAC.cmd_rdadctmp_i11 }
ble_pack ADC_VAC.cmd_rdadctmp_i22_LC_6_11_7 { i12_4_lut_adj_182, ADC_VAC.cmd_rdadctmp_i22 }
clb_pack LT_6_11 { i19222_3_lut_LC_6_11_1, ADC_VAC.cmd_rdadctmp_i12_LC_6_11_2, ADC_VAC.cmd_rdadctmp_i11_LC_6_11_3, ADC_VAC.cmd_rdadctmp_i22_LC_6_11_7 }
set_location LT_6_11 6 11
ble_pack CLK_DDS.MOSI_31_LC_6_12_1 { i13136_3_lut, CLK_DDS.MOSI_31 }
ble_pack ADC_VAC.ADC_DATA_i14_LC_6_12_2 { ADC_VAC.i13239_3_lut_4_lut, ADC_VAC.ADC_DATA_i14 }
ble_pack ADC_VAC.cmd_rdadctmp_i21_LC_6_12_4 { i12_4_lut_adj_183, ADC_VAC.cmd_rdadctmp_i21 }
ble_pack mux_126_Mux_7_i19_3_lut_LC_6_12_6 { mux_126_Mux_7_i19_3_lut }
ble_pack i19345_3_lut_LC_6_12_7 { i19345_3_lut }
clb_pack LT_6_12 { CLK_DDS.MOSI_31_LC_6_12_1, ADC_VAC.ADC_DATA_i14_LC_6_12_2, ADC_VAC.cmd_rdadctmp_i21_LC_6_12_4, mux_126_Mux_7_i19_3_lut_LC_6_12_6, i19345_3_lut_LC_6_12_7 }
set_location LT_6_12 6 12
ble_pack CLK_DDS.tmp_buf_i10_LC_6_13_0 { CLK_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut, CLK_DDS.tmp_buf_i10 }
ble_pack CLK_DDS.tmp_buf_i11_LC_6_13_1 { CLK_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut, CLK_DDS.tmp_buf_i11 }
ble_pack CLK_DDS.tmp_buf_i12_LC_6_13_2 { CLK_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut, CLK_DDS.tmp_buf_i12 }
ble_pack CLK_DDS.tmp_buf_i13_LC_6_13_3 { CLK_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut, CLK_DDS.tmp_buf_i13 }
ble_pack CLK_DDS.tmp_buf_i14_LC_6_13_4 { CLK_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut, CLK_DDS.tmp_buf_i14 }
ble_pack CLK_DDS.tmp_buf_i15_LC_6_13_5 { CLK_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut, CLK_DDS.tmp_buf_i15 }
ble_pack CLK_DDS.tmp_buf_i9_LC_6_13_6 { CLK_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut, CLK_DDS.tmp_buf_i9 }
ble_pack CLK_DDS.tmp_buf_i8_LC_6_13_7 { CLK_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut, CLK_DDS.tmp_buf_i8 }
clb_pack LT_6_13 { CLK_DDS.tmp_buf_i10_LC_6_13_0, CLK_DDS.tmp_buf_i11_LC_6_13_1, CLK_DDS.tmp_buf_i12_LC_6_13_2, CLK_DDS.tmp_buf_i13_LC_6_13_3, CLK_DDS.tmp_buf_i14_LC_6_13_4, CLK_DDS.tmp_buf_i15_LC_6_13_5, CLK_DDS.tmp_buf_i9_LC_6_13_6, CLK_DDS.tmp_buf_i8_LC_6_13_7 }
set_location LT_6_13 6 13
ble_pack CLK_DDS.tmp_buf_i0_LC_6_14_0 { CLK_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut, CLK_DDS.tmp_buf_i0 }
ble_pack CLK_DDS.tmp_buf_i1_LC_6_14_1 { CLK_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut, CLK_DDS.tmp_buf_i1 }
ble_pack CLK_DDS.tmp_buf_i2_LC_6_14_2 { CLK_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut, CLK_DDS.tmp_buf_i2 }
ble_pack CLK_DDS.tmp_buf_i3_LC_6_14_3 { CLK_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut, CLK_DDS.tmp_buf_i3 }
ble_pack CLK_DDS.tmp_buf_i4_LC_6_14_4 { CLK_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut, CLK_DDS.tmp_buf_i4 }
ble_pack CLK_DDS.tmp_buf_i5_LC_6_14_5 { CLK_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut, CLK_DDS.tmp_buf_i5 }
ble_pack CLK_DDS.tmp_buf_i6_LC_6_14_6 { CLK_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut, CLK_DDS.tmp_buf_i6 }
ble_pack CLK_DDS.tmp_buf_i7_LC_6_14_7 { CLK_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut, CLK_DDS.tmp_buf_i7 }
clb_pack LT_6_14 { CLK_DDS.tmp_buf_i0_LC_6_14_0, CLK_DDS.tmp_buf_i1_LC_6_14_1, CLK_DDS.tmp_buf_i2_LC_6_14_2, CLK_DDS.tmp_buf_i3_LC_6_14_3, CLK_DDS.tmp_buf_i4_LC_6_14_4, CLK_DDS.tmp_buf_i5_LC_6_14_5, CLK_DDS.tmp_buf_i6_LC_6_14_6, CLK_DDS.tmp_buf_i7_LC_6_14_7 }
set_location LT_6_14 6 14
ble_pack buf_dds1_i12_LC_6_15_2 { i13770_4_lut, buf_dds1_i12 }
clb_pack LT_6_15 { buf_dds1_i12_LC_6_15_2 }
set_location LT_6_15 6 15
ble_pack comm_cmd_1__bdd_4_lut_20439_LC_6_16_4 { comm_cmd_1__bdd_4_lut_20439 }
ble_pack ADC_IAC.i12899_2_lut_LC_6_16_7 { ADC_IAC.i12899_2_lut }
clb_pack LT_6_16 { comm_cmd_1__bdd_4_lut_20439_LC_6_16_4, ADC_IAC.i12899_2_lut_LC_6_16_7 }
set_location LT_6_16 6 16
ble_pack ADC_IAC.i1_4_lut_adj_19_LC_6_17_0 { ADC_IAC.i1_4_lut_adj_19 }
ble_pack ADC_IAC.adc_state_i2_LC_6_17_1 { ADC_IAC.adc_state_2__I_0_43_Mux_2_i7_3_lut, ADC_IAC.adc_state_i2 }
ble_pack ADC_IAC.adc_state_i1_LC_6_17_2 { ADC_IAC.i16399_3_lut, ADC_IAC.adc_state_i1 }
ble_pack i1_2_lut_adj_61_LC_6_17_3 { i1_2_lut_adj_61 }
ble_pack ADC_IAC.i1_3_lut_LC_6_17_4 { ADC_IAC.i1_3_lut }
ble_pack i1_4_lut_adj_198_LC_6_17_6 { i1_4_lut_adj_198 }
ble_pack i1_2_lut_adj_74_LC_6_17_7 { i1_2_lut_adj_74 }
clb_pack LT_6_17 { ADC_IAC.i1_4_lut_adj_19_LC_6_17_0, ADC_IAC.adc_state_i2_LC_6_17_1, ADC_IAC.adc_state_i1_LC_6_17_2, i1_2_lut_adj_61_LC_6_17_3, ADC_IAC.i1_3_lut_LC_6_17_4, i1_4_lut_adj_198_LC_6_17_6, i1_2_lut_adj_74_LC_6_17_7 }
set_location LT_6_17 6 17
ble_pack ADC_IAC.cmd_rdadctmp_i0_LC_6_18_2 { i12_4_lut_adj_199, ADC_IAC.cmd_rdadctmp_i0 }
clb_pack LT_6_18 { ADC_IAC.cmd_rdadctmp_i0_LC_6_18_2 }
set_location LT_6_18 6 18
ble_pack GB_BUFFER_DDS_MCLK1_THRU_LUT4_0_LC_7_1_1 { GB_BUFFER_DDS_MCLK1_THRU_LUT4_0 }
clb_pack LT_7_1 { GB_BUFFER_DDS_MCLK1_THRU_LUT4_0_LC_7_1_1 }
set_location LT_7_1 7 1
ble_pack ADC_VDC.i8_4_lut_LC_7_2_4 { ADC_VDC.i8_4_lut }
ble_pack ADC_VDC.i9_4_lut_LC_7_2_5 { ADC_VDC.i9_4_lut }
clb_pack LT_7_2 { ADC_VDC.i8_4_lut_LC_7_2_4, ADC_VDC.i9_4_lut_LC_7_2_5 }
set_location LT_7_2 7 2
ble_pack comm_spi.data_tx_i0_12594_12595_reset_LC_7_3_0 { comm_spi.data_tx_i0_12594_12595_reset_THRU_LUT4_0, comm_spi.data_tx_i0_12594_12595_reset }
clb_pack LT_7_3 { comm_spi.data_tx_i0_12594_12595_reset_LC_7_3_0 }
set_location LT_7_3 7 3
ble_pack ADC_VDC.i1_3_lut_4_lut_adj_18_LC_7_4_0 { ADC_VDC.i1_3_lut_4_lut_adj_18 }
clb_pack LT_7_4 { ADC_VDC.i1_3_lut_4_lut_adj_18_LC_7_4_0 }
set_location LT_7_4 7 4
ble_pack i20024_2_lut_LC_7_5_4 { i20024_2_lut }
clb_pack LT_7_5 { i20024_2_lut_LC_7_5_4 }
set_location LT_7_5 7 5
ble_pack CONSTANT_ONE_LUT4_LC_7_6_0 { CONSTANT_ONE_LUT4 }
ble_pack ADC_VDC.SCLK_46_LC_7_6_1 { i12_4_lut_adj_187, ADC_VDC.SCLK_46 }
ble_pack ADC_VDC.cmd_rdadctmp_i12_LC_7_6_2 { i12_4_lut_adj_146, ADC_VDC.cmd_rdadctmp_i12 }
ble_pack ADC_VDC.cmd_rdadctmp_i7_LC_7_6_3 { i12_4_lut_adj_154, ADC_VDC.cmd_rdadctmp_i7 }
ble_pack ADC_VDC.cmd_rdadctmp_i11_LC_7_6_4 { i12_4_lut_adj_148, ADC_VDC.cmd_rdadctmp_i11 }
ble_pack ADC_VDC.cmd_rdadctmp_i2_LC_7_6_5 { i12_4_lut_adj_164, ADC_VDC.cmd_rdadctmp_i2 }
ble_pack ADC_VDC.cmd_rdadctmp_i8_LC_7_6_6 { i12_4_lut_adj_152, ADC_VDC.cmd_rdadctmp_i8 }
ble_pack ADC_VDC.cmd_rdadctmp_i1_LC_7_6_7 { i12_4_lut_adj_169, ADC_VDC.cmd_rdadctmp_i1 }
clb_pack LT_7_6 { CONSTANT_ONE_LUT4_LC_7_6_0, ADC_VDC.SCLK_46_LC_7_6_1, ADC_VDC.cmd_rdadctmp_i12_LC_7_6_2, ADC_VDC.cmd_rdadctmp_i7_LC_7_6_3, ADC_VDC.cmd_rdadctmp_i11_LC_7_6_4, ADC_VDC.cmd_rdadctmp_i2_LC_7_6_5, ADC_VDC.cmd_rdadctmp_i8_LC_7_6_6, ADC_VDC.cmd_rdadctmp_i1_LC_7_6_7 }
set_location LT_7_6 7 6
ble_pack ADC_VDC.cmd_rdadctmp_i14_LC_7_7_0 { i12_4_lut_adj_142, ADC_VDC.cmd_rdadctmp_i14 }
ble_pack ADC_VDC.ADC_DATA_i1_LC_7_7_1 { i12_4_lut_adj_131, ADC_VDC.ADC_DATA_i1 }
ble_pack ADC_VDC.cmd_rdadctmp_i16_LC_7_7_2 { i12_4_lut_adj_140, ADC_VDC.cmd_rdadctmp_i16 }
ble_pack ADC_VDC.cmd_rdadctmp_i21_LC_7_7_3 { i12_4_lut_adj_135, ADC_VDC.cmd_rdadctmp_i21 }
ble_pack ADC_VDC.cmd_rdadctmp_i10_LC_7_7_4 { i12_4_lut_adj_149, ADC_VDC.cmd_rdadctmp_i10 }
ble_pack ADC_VDC.cmd_rdadctmp_i13_LC_7_7_5 { i12_4_lut_adj_145, ADC_VDC.cmd_rdadctmp_i13 }
ble_pack ADC_VDC.i20132_4_lut_4_lut_LC_7_7_6 { ADC_VDC.i20132_4_lut_4_lut }
ble_pack ADC_VDC.cmd_rdadctmp_i20_LC_7_7_7 { i12_4_lut_adj_136, ADC_VDC.cmd_rdadctmp_i20 }
clb_pack LT_7_7 { ADC_VDC.cmd_rdadctmp_i14_LC_7_7_0, ADC_VDC.ADC_DATA_i1_LC_7_7_1, ADC_VDC.cmd_rdadctmp_i16_LC_7_7_2, ADC_VDC.cmd_rdadctmp_i21_LC_7_7_3, ADC_VDC.cmd_rdadctmp_i10_LC_7_7_4, ADC_VDC.cmd_rdadctmp_i13_LC_7_7_5, ADC_VDC.i20132_4_lut_4_lut_LC_7_7_6, ADC_VDC.cmd_rdadctmp_i20_LC_7_7_7 }
set_location LT_7_7 7 7
ble_pack ADC_VDC.cmd_rdadctmp_i22_LC_7_8_0 { i12_4_lut_adj_133, ADC_VDC.cmd_rdadctmp_i22 }
ble_pack RTD.i31_3_lut_LC_7_8_2 { RTD.i31_3_lut }
ble_pack RTD.i1_2_lut_LC_7_8_3 { RTD.i1_2_lut }
ble_pack ADC_VDC.cmd_rdadctmp_i18_LC_7_8_4 { i12_4_lut_adj_138, ADC_VDC.cmd_rdadctmp_i18 }
ble_pack ADC_VDC.cmd_rdadctmp_i17_LC_7_8_5 { i12_4_lut_adj_139, ADC_VDC.cmd_rdadctmp_i17 }
ble_pack ADC_VDC.cmd_rdadctmp_i19_LC_7_8_7 { i12_4_lut_adj_137, ADC_VDC.cmd_rdadctmp_i19 }
clb_pack LT_7_8 { ADC_VDC.cmd_rdadctmp_i22_LC_7_8_0, RTD.i31_3_lut_LC_7_8_2, RTD.i1_2_lut_LC_7_8_3, ADC_VDC.cmd_rdadctmp_i18_LC_7_8_4, ADC_VDC.cmd_rdadctmp_i17_LC_7_8_5, ADC_VDC.cmd_rdadctmp_i19_LC_7_8_7 }
set_location LT_7_8 7 8
ble_pack ADC_VDC.ADC_DATA_i12_LC_7_9_0 { i12_4_lut_adj_104, ADC_VDC.ADC_DATA_i12 }
ble_pack ADC_VDC.ADC_DATA_i17_LC_7_9_1 { i12_4_lut_adj_94, ADC_VDC.ADC_DATA_i17 }
ble_pack ADC_VDC.ADC_DATA_i15_LC_7_9_2 { i12_4_lut_adj_153, ADC_VDC.ADC_DATA_i15 }
ble_pack ADC_VDC.ADC_DATA_i19_LC_7_9_3 { i12_4_lut_adj_91, ADC_VDC.ADC_DATA_i19 }
ble_pack ADC_VDC.ADC_DATA_i7_LC_7_9_4 { i12_4_lut_adj_115, ADC_VDC.ADC_DATA_i7 }
ble_pack ADC_VDC.ADC_DATA_i23_LC_7_9_5 { i12_4_lut_adj_84, ADC_VDC.ADC_DATA_i23 }
ble_pack ADC_VDC.ADC_DATA_i14_LC_7_9_6 { i12_4_lut_adj_98, ADC_VDC.ADC_DATA_i14 }
ble_pack ADC_VDC.ADC_DATA_i4_LC_7_9_7 { i12_4_lut_adj_125, ADC_VDC.ADC_DATA_i4 }
clb_pack LT_7_9 { ADC_VDC.ADC_DATA_i12_LC_7_9_0, ADC_VDC.ADC_DATA_i17_LC_7_9_1, ADC_VDC.ADC_DATA_i15_LC_7_9_2, ADC_VDC.ADC_DATA_i19_LC_7_9_3, ADC_VDC.ADC_DATA_i7_LC_7_9_4, ADC_VDC.ADC_DATA_i23_LC_7_9_5, ADC_VDC.ADC_DATA_i14_LC_7_9_6, ADC_VDC.ADC_DATA_i4_LC_7_9_7 }
set_location LT_7_9 7 9
ble_pack ADC_VDC.ADC_DATA_i10_LC_7_10_0 { i12_4_lut_adj_108, ADC_VDC.ADC_DATA_i10 }
ble_pack ADC_VDC.ADC_DATA_i18_LC_7_10_2 { i12_4_lut_adj_92, ADC_VDC.ADC_DATA_i18 }
ble_pack ADC_VDC.ADC_DATA_i9_LC_7_10_3 { i12_4_lut_adj_111, ADC_VDC.ADC_DATA_i9 }
ble_pack ADC_VDC.ADC_DATA_i8_LC_7_10_4 { i12_4_lut_adj_113, ADC_VDC.ADC_DATA_i8 }
ble_pack ADC_VDC.ADC_DATA_i6_LC_7_10_5 { i12_4_lut_adj_119, ADC_VDC.ADC_DATA_i6 }
ble_pack ADC_VDC.ADC_DATA_i22_LC_7_10_6 { i12_4_lut_adj_85, ADC_VDC.ADC_DATA_i22 }
ble_pack ADC_VDC.ADC_DATA_i20_LC_7_10_7 { i12_4_lut_adj_90, ADC_VDC.ADC_DATA_i20 }
clb_pack LT_7_10 { ADC_VDC.ADC_DATA_i10_LC_7_10_0, ADC_VDC.ADC_DATA_i18_LC_7_10_2, ADC_VDC.ADC_DATA_i9_LC_7_10_3, ADC_VDC.ADC_DATA_i8_LC_7_10_4, ADC_VDC.ADC_DATA_i6_LC_7_10_5, ADC_VDC.ADC_DATA_i22_LC_7_10_6, ADC_VDC.ADC_DATA_i20_LC_7_10_7 }
set_location LT_7_10 7 10
ble_pack ADC_VAC.ADC_DATA_i18_LC_7_11_0 { ADC_VAC.i13243_3_lut_4_lut, ADC_VAC.ADC_DATA_i18 }
ble_pack mux_125_Mux_4_i112_3_lut_LC_7_11_1 { mux_125_Mux_4_i112_3_lut }
ble_pack mux_125_Mux_4_i127_3_lut_LC_7_11_2 { mux_125_Mux_4_i127_3_lut }
ble_pack ADC_VAC.ADC_DATA_i11_LC_7_11_3 { ADC_VAC.i13236_3_lut_4_lut, ADC_VAC.ADC_DATA_i11 }
ble_pack mux_126_Mux_2_i19_3_lut_LC_7_11_5 { mux_126_Mux_2_i19_3_lut }
ble_pack mux_125_Mux_6_i111_3_lut_LC_7_11_6 { mux_125_Mux_6_i111_3_lut }
ble_pack comm_test_buf_24_i22_LC_7_11_7 { i13201_3_lut_4_lut, comm_test_buf_24_i22 }
clb_pack LT_7_11 { ADC_VAC.ADC_DATA_i18_LC_7_11_0, mux_125_Mux_4_i112_3_lut_LC_7_11_1, mux_125_Mux_4_i127_3_lut_LC_7_11_2, ADC_VAC.ADC_DATA_i11_LC_7_11_3, mux_126_Mux_2_i19_3_lut_LC_7_11_5, mux_125_Mux_6_i111_3_lut_LC_7_11_6, comm_test_buf_24_i22_LC_7_11_7 }
set_location LT_7_11 7 11
ble_pack ADC_VAC.ADC_DATA_i12_LC_7_12_0 { ADC_VAC.i13237_3_lut_4_lut, ADC_VAC.ADC_DATA_i12 }
ble_pack buf_dds1_i15_LC_7_12_1 { i13762_4_lut, buf_dds1_i15 }
ble_pack mux_125_Mux_6_i112_3_lut_LC_7_12_2 { mux_125_Mux_6_i112_3_lut }
ble_pack buf_cfgRTD_i3_LC_7_12_3 { i13160_3_lut, buf_cfgRTD_i3 }
ble_pack buf_dds1_i14_LC_7_12_4 { i13765_4_lut, buf_dds1_i14 }
ble_pack mux_126_Mux_0_i19_3_lut_LC_7_12_5 { mux_126_Mux_0_i19_3_lut }
ble_pack mux_127_Mux_6_i127_3_lut_LC_7_12_6 { mux_127_Mux_6_i127_3_lut }
ble_pack mux_125_Mux_3_i20_3_lut_LC_7_12_7 { mux_125_Mux_3_i20_3_lut }
clb_pack LT_7_12 { ADC_VAC.ADC_DATA_i12_LC_7_12_0, buf_dds1_i15_LC_7_12_1, mux_125_Mux_6_i112_3_lut_LC_7_12_2, buf_cfgRTD_i3_LC_7_12_3, buf_dds1_i14_LC_7_12_4, mux_126_Mux_0_i19_3_lut_LC_7_12_5, mux_127_Mux_6_i127_3_lut_LC_7_12_6, mux_125_Mux_3_i20_3_lut_LC_7_12_7 }
set_location LT_7_12 7 12
ble_pack comm_cmd_1__bdd_4_lut_20543_LC_7_13_0 { comm_cmd_1__bdd_4_lut_20543 }
ble_pack n23498_bdd_4_lut_LC_7_13_1 { n23498_bdd_4_lut }
ble_pack mux_125_Mux_4_i19_3_lut_LC_7_13_4 { mux_125_Mux_4_i19_3_lut }
ble_pack mux_125_Mux_3_i16_3_lut_LC_7_13_6 { mux_125_Mux_3_i16_3_lut }
ble_pack mux_125_Mux_3_i17_3_lut_LC_7_13_7 { mux_125_Mux_3_i17_3_lut }
clb_pack LT_7_13 { comm_cmd_1__bdd_4_lut_20543_LC_7_13_0, n23498_bdd_4_lut_LC_7_13_1, mux_125_Mux_4_i19_3_lut_LC_7_13_4, mux_125_Mux_3_i16_3_lut_LC_7_13_6, mux_125_Mux_3_i17_3_lut_LC_7_13_7 }
set_location LT_7_13 7 13
ble_pack comm_cmd_0__bdd_4_lut_LC_7_14_0 { comm_cmd_0__bdd_4_lut }
ble_pack buf_dds1_i10_LC_7_14_1 { i13776_4_lut, buf_dds1_i10 }
ble_pack ADC_IAC.ADC_DATA_i23_LC_7_14_3 { ADC_IAC.i13225_3_lut_4_lut, ADC_IAC.ADC_DATA_i23 }
ble_pack buf_dds1_i7_LC_7_14_4 { i13786_4_lut, buf_dds1_i7 }
ble_pack ADC_IAC.cmd_rdadctmp_i31_LC_7_14_5 { i12_4_lut_adj_307, ADC_IAC.cmd_rdadctmp_i31 }
ble_pack comm_cmd_1__bdd_4_lut_20377_LC_7_14_6 { comm_cmd_1__bdd_4_lut_20377 }
ble_pack buf_dds1_i2_LC_7_14_7 { i1_4_lut_adj_161, buf_dds1_i2 }
clb_pack LT_7_14 { comm_cmd_0__bdd_4_lut_LC_7_14_0, buf_dds1_i10_LC_7_14_1, ADC_IAC.ADC_DATA_i23_LC_7_14_3, buf_dds1_i7_LC_7_14_4, ADC_IAC.cmd_rdadctmp_i31_LC_7_14_5, comm_cmd_1__bdd_4_lut_20377_LC_7_14_6, buf_dds1_i2_LC_7_14_7 }
set_location LT_7_14 7 14
ble_pack i19116_4_lut_LC_7_15_3 { i19116_4_lut }
ble_pack acadc_trig_303_LC_7_15_4 { i12_4_lut_4_lut, acadc_trig_303 }
clb_pack LT_7_15 { i19116_4_lut_LC_7_15_3, acadc_trig_303_LC_7_15_4 }
set_location LT_7_15 7 15
ble_pack ADC_IAC.bit_cnt_i0_LC_7_16_0 { ADC_IAC.add_14_2_lut, ADC_IAC.bit_cnt_i0, ADC_IAC.add_14_2 }
ble_pack ADC_IAC.bit_cnt_i1_LC_7_16_1 { ADC_IAC.add_14_3_lut, ADC_IAC.bit_cnt_i1, ADC_IAC.add_14_3 }
ble_pack ADC_IAC.bit_cnt_i2_LC_7_16_2 { ADC_IAC.add_14_4_lut, ADC_IAC.bit_cnt_i2, ADC_IAC.add_14_4 }
ble_pack ADC_IAC.bit_cnt_i3_LC_7_16_3 { ADC_IAC.add_14_5_lut, ADC_IAC.bit_cnt_i3, ADC_IAC.add_14_5 }
ble_pack ADC_IAC.bit_cnt_i4_LC_7_16_4 { ADC_IAC.add_14_6_lut, ADC_IAC.bit_cnt_i4, ADC_IAC.add_14_6 }
ble_pack ADC_IAC.bit_cnt_i5_LC_7_16_5 { ADC_IAC.add_14_7_lut, ADC_IAC.bit_cnt_i5, ADC_IAC.add_14_7 }
ble_pack ADC_IAC.bit_cnt_i6_LC_7_16_6 { ADC_IAC.add_14_8_lut, ADC_IAC.bit_cnt_i6, ADC_IAC.add_14_8 }
ble_pack ADC_IAC.bit_cnt_i7_LC_7_16_7 { ADC_IAC.add_14_9_lut, ADC_IAC.bit_cnt_i7 }
clb_pack LT_7_16 { ADC_IAC.bit_cnt_i0_LC_7_16_0, ADC_IAC.bit_cnt_i1_LC_7_16_1, ADC_IAC.bit_cnt_i2_LC_7_16_2, ADC_IAC.bit_cnt_i3_LC_7_16_3, ADC_IAC.bit_cnt_i4_LC_7_16_4, ADC_IAC.bit_cnt_i5_LC_7_16_5, ADC_IAC.bit_cnt_i6_LC_7_16_6, ADC_IAC.bit_cnt_i7_LC_7_16_7 }
set_location LT_7_16 7 16
ble_pack ADC_IAC.i1_2_lut_LC_7_17_0 { ADC_IAC.i1_2_lut }
ble_pack ADC_IAC.i1_4_lut_LC_7_17_1 { ADC_IAC.i1_4_lut }
ble_pack ADC_IAC.i19186_4_lut_LC_7_17_2 { ADC_IAC.i19186_4_lut }
ble_pack ADC_IAC.i19201_4_lut_LC_7_17_3 { ADC_IAC.i19201_4_lut }
ble_pack ADC_IAC.i19757_4_lut_LC_7_17_4 { ADC_IAC.i19757_4_lut }
ble_pack ADC_IAC.adc_state_i0_LC_7_17_5 { ADC_IAC.adc_state_2__I_0_43_Mux_0_i7_4_lut, ADC_IAC.adc_state_i0 }
ble_pack ADC_IAC.i30_4_lut_LC_7_17_6 { ADC_IAC.i30_4_lut }
ble_pack ADC_IAC.i20195_2_lut_LC_7_17_7 { ADC_IAC.i20195_2_lut }
clb_pack LT_7_17 { ADC_IAC.i1_2_lut_LC_7_17_0, ADC_IAC.i1_4_lut_LC_7_17_1, ADC_IAC.i19186_4_lut_LC_7_17_2, ADC_IAC.i19201_4_lut_LC_7_17_3, ADC_IAC.i19757_4_lut_LC_7_17_4, ADC_IAC.adc_state_i0_LC_7_17_5, ADC_IAC.i30_4_lut_LC_7_17_6, ADC_IAC.i20195_2_lut_LC_7_17_7 }
set_location LT_7_17 7 17
ble_pack ADC_IAC.CS_37_LC_7_18_0 { i20160_4_lut, ADC_IAC.CS_37 }
ble_pack ADC_IAC.cmd_rdadctmp_i2_LC_7_18_2 { i12_4_lut_adj_229, ADC_IAC.cmd_rdadctmp_i2 }
ble_pack ADC_IAC.cmd_rdadctmp_i3_LC_7_18_3 { i12_4_lut_adj_222, ADC_IAC.cmd_rdadctmp_i3 }
ble_pack ADC_IAC.cmd_rdadctmp_i4_LC_7_18_4 { i12_4_lut_adj_221, ADC_IAC.cmd_rdadctmp_i4 }
ble_pack ADC_IAC.cmd_rdadctmp_i5_LC_7_18_5 { i12_4_lut_adj_220, ADC_IAC.cmd_rdadctmp_i5 }
ble_pack ADC_IAC.cmd_rdadctmp_i1_LC_7_18_6 { i12_4_lut, ADC_IAC.cmd_rdadctmp_i1 }
clb_pack LT_7_18 { ADC_IAC.CS_37_LC_7_18_0, ADC_IAC.cmd_rdadctmp_i2_LC_7_18_2, ADC_IAC.cmd_rdadctmp_i3_LC_7_18_3, ADC_IAC.cmd_rdadctmp_i4_LC_7_18_4, ADC_IAC.cmd_rdadctmp_i5_LC_7_18_5, ADC_IAC.cmd_rdadctmp_i1_LC_7_18_6 }
set_location LT_7_18 7 18
ble_pack EIS_SYNCCLK_I_0_1_lut_LC_8_1_2 { EIS_SYNCCLK_I_0_1_lut }
clb_pack LT_8_1 { EIS_SYNCCLK_I_0_1_lut_LC_8_1_2 }
set_location LT_8_1 8 1
ble_pack ADC_VDC.avg_cnt_i0_LC_8_2_0 { ADC_VDC.add_24_2_lut, ADC_VDC.avg_cnt_i0, ADC_VDC.add_24_2 }
ble_pack ADC_VDC.avg_cnt_i1_LC_8_2_1 { ADC_VDC.add_24_3_lut, ADC_VDC.avg_cnt_i1, ADC_VDC.add_24_3 }
ble_pack ADC_VDC.avg_cnt_i2_LC_8_2_2 { ADC_VDC.add_24_4_lut, ADC_VDC.avg_cnt_i2, ADC_VDC.add_24_4 }
ble_pack ADC_VDC.avg_cnt_i3_LC_8_2_3 { ADC_VDC.add_24_5_lut, ADC_VDC.avg_cnt_i3, ADC_VDC.add_24_5 }
ble_pack ADC_VDC.avg_cnt_i4_LC_8_2_4 { ADC_VDC.add_24_6_lut, ADC_VDC.avg_cnt_i4, ADC_VDC.add_24_6 }
ble_pack ADC_VDC.avg_cnt_i5_LC_8_2_5 { ADC_VDC.add_24_7_lut, ADC_VDC.avg_cnt_i5, ADC_VDC.add_24_7 }
ble_pack ADC_VDC.avg_cnt_i6_LC_8_2_6 { ADC_VDC.add_24_8_lut, ADC_VDC.avg_cnt_i6, ADC_VDC.add_24_8 }
ble_pack ADC_VDC.avg_cnt_i7_LC_8_2_7 { ADC_VDC.add_24_9_lut, ADC_VDC.avg_cnt_i7, ADC_VDC.add_24_9 }
clb_pack LT_8_2 { ADC_VDC.avg_cnt_i0_LC_8_2_0, ADC_VDC.avg_cnt_i1_LC_8_2_1, ADC_VDC.avg_cnt_i2_LC_8_2_2, ADC_VDC.avg_cnt_i3_LC_8_2_3, ADC_VDC.avg_cnt_i4_LC_8_2_4, ADC_VDC.avg_cnt_i5_LC_8_2_5, ADC_VDC.avg_cnt_i6_LC_8_2_6, ADC_VDC.avg_cnt_i7_LC_8_2_7 }
set_location LT_8_2 8 2
ble_pack ADC_VDC.avg_cnt_i8_LC_8_3_0 { ADC_VDC.add_24_10_lut, ADC_VDC.avg_cnt_i8, ADC_VDC.add_24_10 }
ble_pack ADC_VDC.avg_cnt_i9_LC_8_3_1 { ADC_VDC.add_24_11_lut, ADC_VDC.avg_cnt_i9, ADC_VDC.add_24_11 }
ble_pack ADC_VDC.avg_cnt_i10_LC_8_3_2 { ADC_VDC.add_24_12_lut, ADC_VDC.avg_cnt_i10, ADC_VDC.add_24_12 }
ble_pack ADC_VDC.avg_cnt_i11_LC_8_3_3 { ADC_VDC.add_24_13_lut, ADC_VDC.avg_cnt_i11 }
clb_pack LT_8_3 { ADC_VDC.avg_cnt_i8_LC_8_3_0, ADC_VDC.avg_cnt_i9_LC_8_3_1, ADC_VDC.avg_cnt_i10_LC_8_3_2, ADC_VDC.avg_cnt_i11_LC_8_3_3 }
set_location LT_8_3 8 3
ble_pack ADC_VDC.i1_4_lut_4_lut_LC_8_4_3 { ADC_VDC.i1_4_lut_4_lut }
ble_pack RTD.i1_4_lut_4_lut_adj_27_LC_8_4_5 { RTD.i1_4_lut_4_lut_adj_27 }
ble_pack ADC_VDC.i19145_2_lut_3_lut_LC_8_4_6 { ADC_VDC.i19145_2_lut_3_lut }
ble_pack ADC_VDC.i34_3_lut_4_lut_LC_8_4_7 { ADC_VDC.i34_3_lut_4_lut }
clb_pack LT_8_4 { ADC_VDC.i1_4_lut_4_lut_LC_8_4_3, RTD.i1_4_lut_4_lut_adj_27_LC_8_4_5, ADC_VDC.i19145_2_lut_3_lut_LC_8_4_6, ADC_VDC.i34_3_lut_4_lut_LC_8_4_7 }
set_location LT_8_4 8 4
ble_pack ADC_VDC.cmd_rdadctmp_i4_LC_8_5_0 { i12_4_lut_adj_157, ADC_VDC.cmd_rdadctmp_i4 }
ble_pack ADC_VDC.cmd_rdadctmp_i5_LC_8_5_1 { i12_4_lut_adj_156, ADC_VDC.cmd_rdadctmp_i5 }
ble_pack ADC_VDC.cmd_rdadctmp_i15_LC_8_5_2 { i12_4_lut_adj_141, ADC_VDC.cmd_rdadctmp_i15 }
ble_pack ADC_VDC.cmd_rdadctmp_i6_LC_8_5_4 { i12_4_lut_adj_155, ADC_VDC.cmd_rdadctmp_i6 }
ble_pack ADC_VDC.cmd_rdadctmp_i0_LC_8_5_5 { i12_4_lut_adj_282, ADC_VDC.cmd_rdadctmp_i0 }
ble_pack ADC_VDC.cmd_rdadctmp_i3_LC_8_5_6 { i12_4_lut_adj_158, ADC_VDC.cmd_rdadctmp_i3 }
clb_pack LT_8_5 { ADC_VDC.cmd_rdadctmp_i4_LC_8_5_0, ADC_VDC.cmd_rdadctmp_i5_LC_8_5_1, ADC_VDC.cmd_rdadctmp_i15_LC_8_5_2, ADC_VDC.cmd_rdadctmp_i6_LC_8_5_4, ADC_VDC.cmd_rdadctmp_i0_LC_8_5_5, ADC_VDC.cmd_rdadctmp_i3_LC_8_5_6 }
set_location LT_8_5 8 5
ble_pack ADC_VDC.cmd_rdadcbuf_i0_LC_8_6_0 { ADC_VDC.add_23_2_lut, ADC_VDC.cmd_rdadcbuf_i0, ADC_VDC.add_23_2 }
ble_pack ADC_VDC.cmd_rdadcbuf_i1_LC_8_6_1 { ADC_VDC.add_23_3_lut, ADC_VDC.cmd_rdadcbuf_i1, ADC_VDC.add_23_3 }
ble_pack ADC_VDC.cmd_rdadcbuf_i2_LC_8_6_2 { ADC_VDC.add_23_4_lut, ADC_VDC.cmd_rdadcbuf_i2, ADC_VDC.add_23_4 }
ble_pack ADC_VDC.cmd_rdadcbuf_i3_LC_8_6_3 { ADC_VDC.add_23_5_lut, ADC_VDC.cmd_rdadcbuf_i3, ADC_VDC.add_23_5 }
ble_pack ADC_VDC.cmd_rdadcbuf_i4_LC_8_6_4 { ADC_VDC.add_23_6_lut, ADC_VDC.cmd_rdadcbuf_i4, ADC_VDC.add_23_6 }
ble_pack ADC_VDC.cmd_rdadcbuf_i5_LC_8_6_5 { ADC_VDC.add_23_7_lut, ADC_VDC.cmd_rdadcbuf_i5, ADC_VDC.add_23_7 }
ble_pack ADC_VDC.cmd_rdadcbuf_i6_LC_8_6_6 { ADC_VDC.add_23_8_lut, ADC_VDC.cmd_rdadcbuf_i6, ADC_VDC.add_23_8 }
ble_pack ADC_VDC.cmd_rdadcbuf_i7_LC_8_6_7 { ADC_VDC.add_23_9_lut, ADC_VDC.cmd_rdadcbuf_i7, ADC_VDC.add_23_9 }
clb_pack LT_8_6 { ADC_VDC.cmd_rdadcbuf_i0_LC_8_6_0, ADC_VDC.cmd_rdadcbuf_i1_LC_8_6_1, ADC_VDC.cmd_rdadcbuf_i2_LC_8_6_2, ADC_VDC.cmd_rdadcbuf_i3_LC_8_6_3, ADC_VDC.cmd_rdadcbuf_i4_LC_8_6_4, ADC_VDC.cmd_rdadcbuf_i5_LC_8_6_5, ADC_VDC.cmd_rdadcbuf_i6_LC_8_6_6, ADC_VDC.cmd_rdadcbuf_i7_LC_8_6_7 }
set_location LT_8_6 8 6
ble_pack ADC_VDC.cmd_rdadcbuf_i8_LC_8_7_0 { ADC_VDC.add_23_10_lut, ADC_VDC.cmd_rdadcbuf_i8, ADC_VDC.add_23_10 }
ble_pack ADC_VDC.cmd_rdadcbuf_i9_LC_8_7_1 { ADC_VDC.add_23_11_lut, ADC_VDC.cmd_rdadcbuf_i9, ADC_VDC.add_23_11 }
ble_pack ADC_VDC.cmd_rdadcbuf_i10_LC_8_7_2 { ADC_VDC.add_23_12_lut, ADC_VDC.cmd_rdadcbuf_i10, ADC_VDC.add_23_12 }
ble_pack ADC_VDC.cmd_rdadcbuf_i11_LC_8_7_3 { ADC_VDC.add_23_13_lut, ADC_VDC.cmd_rdadcbuf_i11, ADC_VDC.add_23_13 }
ble_pack ADC_VDC.cmd_rdadcbuf_i12_LC_8_7_4 { ADC_VDC.add_23_14_lut, ADC_VDC.cmd_rdadcbuf_i12, ADC_VDC.add_23_14 }
ble_pack ADC_VDC.cmd_rdadcbuf_i13_LC_8_7_5 { ADC_VDC.add_23_15_lut, ADC_VDC.cmd_rdadcbuf_i13, ADC_VDC.add_23_15 }
ble_pack ADC_VDC.cmd_rdadcbuf_i14_LC_8_7_6 { ADC_VDC.add_23_16_lut, ADC_VDC.cmd_rdadcbuf_i14, ADC_VDC.add_23_16 }
ble_pack ADC_VDC.cmd_rdadcbuf_i15_LC_8_7_7 { ADC_VDC.add_23_17_lut, ADC_VDC.cmd_rdadcbuf_i15, ADC_VDC.add_23_17 }
clb_pack LT_8_7 { ADC_VDC.cmd_rdadcbuf_i8_LC_8_7_0, ADC_VDC.cmd_rdadcbuf_i9_LC_8_7_1, ADC_VDC.cmd_rdadcbuf_i10_LC_8_7_2, ADC_VDC.cmd_rdadcbuf_i11_LC_8_7_3, ADC_VDC.cmd_rdadcbuf_i12_LC_8_7_4, ADC_VDC.cmd_rdadcbuf_i13_LC_8_7_5, ADC_VDC.cmd_rdadcbuf_i14_LC_8_7_6, ADC_VDC.cmd_rdadcbuf_i15_LC_8_7_7 }
set_location LT_8_7 8 7
ble_pack ADC_VDC.cmd_rdadcbuf_i16_LC_8_8_0 { ADC_VDC.add_23_18_lut, ADC_VDC.cmd_rdadcbuf_i16, ADC_VDC.add_23_18 }
ble_pack ADC_VDC.cmd_rdadcbuf_i17_LC_8_8_1 { ADC_VDC.add_23_19_lut, ADC_VDC.cmd_rdadcbuf_i17, ADC_VDC.add_23_19 }
ble_pack ADC_VDC.cmd_rdadcbuf_i18_LC_8_8_2 { ADC_VDC.add_23_20_lut, ADC_VDC.cmd_rdadcbuf_i18, ADC_VDC.add_23_20 }
ble_pack ADC_VDC.cmd_rdadcbuf_i19_LC_8_8_3 { ADC_VDC.add_23_21_lut, ADC_VDC.cmd_rdadcbuf_i19, ADC_VDC.add_23_21 }
ble_pack ADC_VDC.cmd_rdadcbuf_i20_LC_8_8_4 { ADC_VDC.add_23_22_lut, ADC_VDC.cmd_rdadcbuf_i20, ADC_VDC.add_23_22 }
ble_pack ADC_VDC.cmd_rdadcbuf_i21_LC_8_8_5 { ADC_VDC.add_23_23_lut, ADC_VDC.cmd_rdadcbuf_i21, ADC_VDC.add_23_23 }
ble_pack ADC_VDC.cmd_rdadcbuf_i22_LC_8_8_6 { ADC_VDC.add_23_24_lut, ADC_VDC.cmd_rdadcbuf_i22, ADC_VDC.add_23_24 }
ble_pack ADC_VDC.cmd_rdadcbuf_i23_LC_8_8_7 { ADC_VDC.add_23_25_lut, ADC_VDC.cmd_rdadcbuf_i23, ADC_VDC.add_23_25 }
clb_pack LT_8_8 { ADC_VDC.cmd_rdadcbuf_i16_LC_8_8_0, ADC_VDC.cmd_rdadcbuf_i17_LC_8_8_1, ADC_VDC.cmd_rdadcbuf_i18_LC_8_8_2, ADC_VDC.cmd_rdadcbuf_i19_LC_8_8_3, ADC_VDC.cmd_rdadcbuf_i20_LC_8_8_4, ADC_VDC.cmd_rdadcbuf_i21_LC_8_8_5, ADC_VDC.cmd_rdadcbuf_i22_LC_8_8_6, ADC_VDC.cmd_rdadcbuf_i23_LC_8_8_7 }
set_location LT_8_8 8 8
ble_pack ADC_VDC.cmd_rdadcbuf_i24_LC_8_9_0 { ADC_VDC.add_23_26_lut, ADC_VDC.cmd_rdadcbuf_i24, ADC_VDC.add_23_26 }
ble_pack ADC_VDC.cmd_rdadcbuf_i25_LC_8_9_1 { ADC_VDC.add_23_27_lut, ADC_VDC.cmd_rdadcbuf_i25, ADC_VDC.add_23_27 }
ble_pack ADC_VDC.cmd_rdadcbuf_i26_LC_8_9_2 { ADC_VDC.add_23_28_lut, ADC_VDC.cmd_rdadcbuf_i26, ADC_VDC.add_23_28 }
ble_pack ADC_VDC.cmd_rdadcbuf_i27_LC_8_9_3 { ADC_VDC.add_23_29_lut, ADC_VDC.cmd_rdadcbuf_i27, ADC_VDC.add_23_29 }
ble_pack ADC_VDC.cmd_rdadcbuf_i28_LC_8_9_4 { ADC_VDC.add_23_30_lut, ADC_VDC.cmd_rdadcbuf_i28, ADC_VDC.add_23_30 }
ble_pack ADC_VDC.cmd_rdadcbuf_i29_LC_8_9_5 { ADC_VDC.add_23_31_lut, ADC_VDC.cmd_rdadcbuf_i29, ADC_VDC.add_23_31 }
ble_pack ADC_VDC.cmd_rdadcbuf_i30_LC_8_9_6 { ADC_VDC.add_23_32_lut, ADC_VDC.cmd_rdadcbuf_i30, ADC_VDC.add_23_32 }
ble_pack ADC_VDC.cmd_rdadcbuf_i31_LC_8_9_7 { ADC_VDC.add_23_33_lut, ADC_VDC.cmd_rdadcbuf_i31, ADC_VDC.add_23_33 }
clb_pack LT_8_9 { ADC_VDC.cmd_rdadcbuf_i24_LC_8_9_0, ADC_VDC.cmd_rdadcbuf_i25_LC_8_9_1, ADC_VDC.cmd_rdadcbuf_i26_LC_8_9_2, ADC_VDC.cmd_rdadcbuf_i27_LC_8_9_3, ADC_VDC.cmd_rdadcbuf_i28_LC_8_9_4, ADC_VDC.cmd_rdadcbuf_i29_LC_8_9_5, ADC_VDC.cmd_rdadcbuf_i30_LC_8_9_6, ADC_VDC.cmd_rdadcbuf_i31_LC_8_9_7 }
set_location LT_8_9 8 9
ble_pack ADC_VDC.cmd_rdadcbuf_i32_LC_8_10_0 { ADC_VDC.add_23_34_lut, ADC_VDC.cmd_rdadcbuf_i32, ADC_VDC.add_23_34 }
ble_pack ADC_VDC.cmd_rdadcbuf_i33_LC_8_10_1 { ADC_VDC.add_23_35_lut, ADC_VDC.cmd_rdadcbuf_i33, ADC_VDC.add_23_35 }
ble_pack ADC_VDC.add_23_36_lut_LC_8_10_2 { ADC_VDC.add_23_36_lut }
clb_pack LT_8_10 { ADC_VDC.cmd_rdadcbuf_i32_LC_8_10_0, ADC_VDC.cmd_rdadcbuf_i33_LC_8_10_1, ADC_VDC.add_23_36_lut_LC_8_10_2 }
set_location LT_8_10 8 10
ble_pack comm_spi.data_tx_i6_12640_12641_reset_LC_8_11_0 { comm_spi.i12638_3_lut_comm_spi.data_tx_i6_12640_12641_reset_REP_LUT4_0, comm_spi.data_tx_i6_12640_12641_reset }
clb_pack LT_8_11 { comm_spi.data_tx_i6_12640_12641_reset_LC_8_11_0 }
set_location LT_8_11 8 11
ble_pack comm_cmd_1__bdd_4_lut_20533_LC_8_12_0 { comm_cmd_1__bdd_4_lut_20533 }
ble_pack n23474_bdd_4_lut_LC_8_12_1 { n23474_bdd_4_lut }
ble_pack i1662065_i1_3_lut_LC_8_12_2 { i1662065_i1_3_lut }
ble_pack i1662668_i1_3_lut_LC_8_12_3 { i1662668_i1_3_lut }
ble_pack mux_125_Mux_6_i127_3_lut_LC_8_12_4 { mux_125_Mux_6_i127_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_20483_LC_8_12_5 { comm_cmd_1__bdd_4_lut_20483 }
ble_pack mux_127_Mux_4_i127_3_lut_LC_8_12_6 { mux_127_Mux_4_i127_3_lut }
ble_pack i20034_2_lut_LC_8_12_7 { i20034_2_lut }
clb_pack LT_8_12 { comm_cmd_1__bdd_4_lut_20533_LC_8_12_0, n23474_bdd_4_lut_LC_8_12_1, i1662065_i1_3_lut_LC_8_12_2, i1662668_i1_3_lut_LC_8_12_3, mux_125_Mux_6_i127_3_lut_LC_8_12_4, comm_cmd_1__bdd_4_lut_20483_LC_8_12_5, mux_127_Mux_4_i127_3_lut_LC_8_12_6, i20034_2_lut_LC_8_12_7 }
set_location LT_8_12 8 12
ble_pack mux_125_Mux_3_i19_3_lut_LC_8_13_0 { mux_125_Mux_3_i19_3_lut }
ble_pack n23426_bdd_4_lut_LC_8_13_1 { n23426_bdd_4_lut }
ble_pack i1_4_lut_adj_337_LC_8_13_3 { i1_4_lut_adj_337 }
ble_pack buf_dds1_i9_LC_8_13_4 { i13780_4_lut, buf_dds1_i9 }
ble_pack buf_dds0_i11_LC_8_13_6 { i13153_3_lut, buf_dds0_i11 }
ble_pack ADC_IAC.cmd_rdadctmp_i27_LC_8_13_7 { i12_4_lut_adj_322, ADC_IAC.cmd_rdadctmp_i27 }
clb_pack LT_8_13 { mux_125_Mux_3_i19_3_lut_LC_8_13_0, n23426_bdd_4_lut_LC_8_13_1, i1_4_lut_adj_337_LC_8_13_3, buf_dds1_i9_LC_8_13_4, buf_dds0_i11_LC_8_13_6, ADC_IAC.cmd_rdadctmp_i27_LC_8_13_7 }
set_location LT_8_13 8 13
ble_pack buf_dds1_i5_LC_8_14_0 { i13791_4_lut_4_lut, buf_dds1_i5 }
ble_pack buf_dds0_i14_LC_8_14_1 { i13156_3_lut_4_lut, buf_dds0_i14 }
ble_pack ADC_VAC.ADC_DATA_i19_LC_8_14_2 { ADC_VAC.i13244_3_lut_4_lut, ADC_VAC.ADC_DATA_i19 }
ble_pack buf_dds1_i0_LC_8_14_3 { i1_4_lut_adj_230, buf_dds1_i0 }
ble_pack ADC_IAC.ADC_DATA_i13_LC_8_14_6 { ADC_IAC.i13215_3_lut_4_lut, ADC_IAC.ADC_DATA_i13 }
clb_pack LT_8_14 { buf_dds1_i5_LC_8_14_0, buf_dds0_i14_LC_8_14_1, ADC_VAC.ADC_DATA_i19_LC_8_14_2, buf_dds1_i0_LC_8_14_3, ADC_IAC.ADC_DATA_i13_LC_8_14_6 }
set_location LT_8_14 8 14
ble_pack buf_dds0_i6_LC_8_15_1 { i13148_3_lut, buf_dds0_i6 }
ble_pack buf_dds1_i1_LC_8_15_2 { i1_4_lut_adj_172, buf_dds1_i1 }
ble_pack ADC_IAC.ADC_DATA_i19_LC_8_15_5 { ADC_IAC.i13221_3_lut_4_lut, ADC_IAC.ADC_DATA_i19 }
ble_pack mux_125_Mux_4_i16_3_lut_LC_8_15_6 { mux_125_Mux_4_i16_3_lut }
ble_pack ADC_IAC.ADC_DATA_i22_LC_8_15_7 { ADC_IAC.i13224_3_lut_4_lut, ADC_IAC.ADC_DATA_i22 }
clb_pack LT_8_15 { buf_dds0_i6_LC_8_15_1, buf_dds1_i1_LC_8_15_2, ADC_IAC.ADC_DATA_i19_LC_8_15_5, mux_125_Mux_4_i16_3_lut_LC_8_15_6, ADC_IAC.ADC_DATA_i22_LC_8_15_7 }
set_location LT_8_15 8 15
ble_pack ADC_IAC.ADC_DATA_i14_LC_8_16_3 { ADC_IAC.i13216_3_lut_4_lut, ADC_IAC.ADC_DATA_i14 }
ble_pack ADC_IAC.ADC_DATA_i18_LC_8_16_4 { ADC_IAC.i13220_3_lut_4_lut, ADC_IAC.ADC_DATA_i18 }
ble_pack ADC_IAC.cmd_rdadctmp_i26_LC_8_16_7 { i12_4_lut_adj_325, ADC_IAC.cmd_rdadctmp_i26 }
clb_pack LT_8_16 { ADC_IAC.ADC_DATA_i14_LC_8_16_3, ADC_IAC.ADC_DATA_i18_LC_8_16_4, ADC_IAC.cmd_rdadctmp_i26_LC_8_16_7 }
set_location LT_8_16 8 16
ble_pack mux_126_Mux_7_i16_3_lut_LC_8_17_0 { mux_126_Mux_7_i16_3_lut }
ble_pack ADC_IAC.SCLK_35_LC_8_17_1 { i1_4_lut_4_lut_adj_150, ADC_IAC.SCLK_35 }
ble_pack ADC_IAC.cmd_rdadctmp_i23_LC_8_17_3 { i12_4_lut_adj_329, ADC_IAC.cmd_rdadctmp_i23 }
ble_pack ADC_IAC.cmd_rdadctmp_i21_LC_8_17_4 { i12_4_lut_adj_65, ADC_IAC.cmd_rdadctmp_i21 }
ble_pack ADC_IAC.cmd_rdadctmp_i22_LC_8_17_5 { i12_4_lut_adj_63, ADC_IAC.cmd_rdadctmp_i22 }
ble_pack ADC_IAC.cmd_rdadctmp_i24_LC_8_17_6 { i12_4_lut_adj_328, ADC_IAC.cmd_rdadctmp_i24 }
ble_pack ADC_IAC.ADC_DATA_i15_LC_8_17_7 { ADC_IAC.i13217_3_lut_4_lut, ADC_IAC.ADC_DATA_i15 }
clb_pack LT_8_17 { mux_126_Mux_7_i16_3_lut_LC_8_17_0, ADC_IAC.SCLK_35_LC_8_17_1, ADC_IAC.cmd_rdadctmp_i23_LC_8_17_3, ADC_IAC.cmd_rdadctmp_i21_LC_8_17_4, ADC_IAC.cmd_rdadctmp_i22_LC_8_17_5, ADC_IAC.cmd_rdadctmp_i24_LC_8_17_6, ADC_IAC.ADC_DATA_i15_LC_8_17_7 }
set_location LT_8_17 8 17
ble_pack ADC_IAC.cmd_rdadctmp_i18_LC_8_18_1 { i12_4_lut_adj_81, ADC_IAC.cmd_rdadctmp_i18 }
ble_pack ADC_IAC.cmd_rdadctmp_i25_LC_8_18_2 { i12_4_lut_adj_327, ADC_IAC.cmd_rdadctmp_i25 }
ble_pack ADC_IAC.cmd_rdadctmp_i17_LC_8_18_5 { i12_4_lut_adj_159, ADC_IAC.cmd_rdadctmp_i17 }
clb_pack LT_8_18 { ADC_IAC.cmd_rdadctmp_i18_LC_8_18_1, ADC_IAC.cmd_rdadctmp_i25_LC_8_18_2, ADC_IAC.cmd_rdadctmp_i17_LC_8_18_5 }
set_location LT_8_18 8 18
ble_pack ADC_IAC.cmd_rdadctmp_i19_LC_8_19_7 { i12_4_lut_adj_80, ADC_IAC.cmd_rdadctmp_i19 }
clb_pack LT_8_19 { ADC_IAC.cmd_rdadctmp_i19_LC_8_19_7 }
set_location LT_8_19 8 19
ble_pack ADC_VDC.i7_4_lut_LC_9_2_1 { ADC_VDC.i7_4_lut }
ble_pack ADC_VDC.i11_3_lut_LC_9_2_2 { ADC_VDC.i11_3_lut }
ble_pack ADC_VDC.i19130_2_lut_LC_9_2_5 { ADC_VDC.i19130_2_lut }
ble_pack ADC_VDC.adc_state_i2_LC_9_2_6 { ADC_VDC.i12406_2_lut_3_lut, ADC_VDC.adc_state_i2 }
clb_pack LT_9_2 { ADC_VDC.i7_4_lut_LC_9_2_1, ADC_VDC.i11_3_lut_LC_9_2_2, ADC_VDC.i19130_2_lut_LC_9_2_5, ADC_VDC.adc_state_i2_LC_9_2_6 }
set_location LT_9_2 9 2
ble_pack ADC_VDC.i1_4_lut_LC_9_3_7 { ADC_VDC.i1_4_lut }
clb_pack LT_9_3 { ADC_VDC.i1_4_lut_LC_9_3_7 }
set_location LT_9_3 9 3
ble_pack ADC_VDC.adc_state_i3_LC_9_4_1 { ADC_VDC.i14850_3_lut_4_lut, ADC_VDC.adc_state_i3 }
ble_pack ADC_VDC.i14825_3_lut_LC_9_4_4 { ADC_VDC.i14825_3_lut }
ble_pack ADC_VDC.i1_4_lut_adj_15_LC_9_4_5 { ADC_VDC.i1_4_lut_adj_15 }
ble_pack ADC_VDC.i20180_3_lut_LC_9_4_7 { ADC_VDC.i20180_3_lut }
clb_pack LT_9_4 { ADC_VDC.adc_state_i3_LC_9_4_1, ADC_VDC.i14825_3_lut_LC_9_4_4, ADC_VDC.i1_4_lut_adj_15_LC_9_4_5, ADC_VDC.i20180_3_lut_LC_9_4_7 }
set_location LT_9_4 9 4
ble_pack ADC_VDC.adc_state_i0_LC_9_5_0 { ADC_VDC.i16328_4_lut_4_lut, ADC_VDC.adc_state_i0 }
clb_pack LT_9_5 { ADC_VDC.adc_state_i0_LC_9_5_0 }
set_location LT_9_5 9 5
ble_pack ADC_VDC.ADC_DATA_i3_LC_9_6_3 { i12_4_lut_adj_126, ADC_VDC.ADC_DATA_i3 }
ble_pack ADC_VDC.cmd_rdadctmp_i9_LC_9_6_7 { i12_4_lut_adj_151, ADC_VDC.cmd_rdadctmp_i9 }
clb_pack LT_9_6 { ADC_VDC.ADC_DATA_i3_LC_9_6_3, ADC_VDC.cmd_rdadctmp_i9_LC_9_6_7 }
set_location LT_9_6 9 6
ble_pack ADC_VDC.ADC_DATA_i11_LC_9_7_0 { i12_4_lut_adj_105, ADC_VDC.ADC_DATA_i11 }
ble_pack ADC_VDC.i1_4_lut_4_lut_adj_12_LC_9_7_1 { ADC_VDC.i1_4_lut_4_lut_adj_12 }
ble_pack ADC_VDC.ADC_DATA_i2_LC_9_7_2 { i12_4_lut_adj_129, ADC_VDC.ADC_DATA_i2 }
ble_pack ADC_VDC.ADC_DATA_i5_LC_9_7_5 { i12_4_lut_adj_120, ADC_VDC.ADC_DATA_i5 }
ble_pack ADC_VDC.ADC_DATA_i16_LC_9_7_7 { i12_4_lut_adj_96, ADC_VDC.ADC_DATA_i16 }
clb_pack LT_9_7 { ADC_VDC.ADC_DATA_i11_LC_9_7_0, ADC_VDC.i1_4_lut_4_lut_adj_12_LC_9_7_1, ADC_VDC.ADC_DATA_i2_LC_9_7_2, ADC_VDC.ADC_DATA_i5_LC_9_7_5, ADC_VDC.ADC_DATA_i16_LC_9_7_7 }
set_location LT_9_7 9 7
ble_pack comm_spi.data_tx_i7_12609_12610_set_LC_9_8_0 { comm_spi.i12642_3_lut, comm_spi.data_tx_i7_12609_12610_set }
ble_pack mux_126_Mux_5_i111_3_lut_LC_9_8_1 { mux_126_Mux_5_i111_3_lut }
ble_pack mux_126_Mux_5_i16_3_lut_LC_9_8_2 { mux_126_Mux_5_i16_3_lut }
ble_pack mux_126_Mux_6_i16_3_lut_LC_9_8_4 { mux_126_Mux_6_i16_3_lut }
ble_pack mux_126_Mux_6_i19_3_lut_LC_9_8_5 { mux_126_Mux_6_i19_3_lut }
ble_pack ADC_VDC.i13037_2_lut_LC_9_8_7 { ADC_VDC.i13037_2_lut }
clb_pack LT_9_8 { comm_spi.data_tx_i7_12609_12610_set_LC_9_8_0, mux_126_Mux_5_i111_3_lut_LC_9_8_1, mux_126_Mux_5_i16_3_lut_LC_9_8_2, mux_126_Mux_6_i16_3_lut_LC_9_8_4, mux_126_Mux_6_i19_3_lut_LC_9_8_5, ADC_VDC.i13037_2_lut_LC_9_8_7 }
set_location LT_9_8 9 8
ble_pack comm_spi.data_tx_i5_12636_12637_reset_LC_9_9_0 { comm_spi.i12634_3_lut_comm_spi.data_tx_i5_12636_12637_reset_REP_LUT4_0, comm_spi.data_tx_i5_12636_12637_reset }
clb_pack LT_9_9 { comm_spi.data_tx_i5_12636_12637_reset_LC_9_9_0 }
set_location LT_9_9 9 9
ble_pack ADC_VDC.i1_3_lut_4_lut_LC_9_10_0 { ADC_VDC.i1_3_lut_4_lut }
ble_pack ADC_VDC.i1_3_lut_LC_9_10_1 { ADC_VDC.i1_3_lut }
ble_pack ADC_VDC.cmd_rdadcbuf_i34_LC_9_10_2 { ADC_VDC.adc_state_3__I_0_58_Mux_34_i15_4_lut, ADC_VDC.cmd_rdadcbuf_i34 }
ble_pack ADC_VDC.i1_3_lut_4_lut_adj_17_LC_9_10_6 { ADC_VDC.i1_3_lut_4_lut_adj_17 }
clb_pack LT_9_10 { ADC_VDC.i1_3_lut_4_lut_LC_9_10_0, ADC_VDC.i1_3_lut_LC_9_10_1, ADC_VDC.cmd_rdadcbuf_i34_LC_9_10_2, ADC_VDC.i1_3_lut_4_lut_adj_17_LC_9_10_6 }
set_location LT_9_10 9 10
ble_pack comm_spi.RESET_I_0_95_2_lut_LC_9_11_0 { comm_spi.RESET_I_0_95_2_lut }
ble_pack comm_spi.i20238_4_lut_3_lut_LC_9_11_1 { comm_spi.i20238_4_lut_3_lut }
ble_pack comm_spi.data_tx_i5_12636_12637_set_LC_9_11_2 { comm_spi.i12634_3_lut, comm_spi.data_tx_i5_12636_12637_set }
ble_pack comm_spi.i20243_4_lut_3_lut_LC_9_11_3 { comm_spi.i20243_4_lut_3_lut }
ble_pack comm_spi.RESET_I_0_92_2_lut_LC_9_11_4 { comm_spi.RESET_I_0_92_2_lut }
ble_pack mux_125_Mux_4_i20_3_lut_LC_9_11_7 { mux_125_Mux_4_i20_3_lut }
clb_pack LT_9_11 { comm_spi.RESET_I_0_95_2_lut_LC_9_11_0, comm_spi.i20238_4_lut_3_lut_LC_9_11_1, comm_spi.data_tx_i5_12636_12637_set_LC_9_11_2, comm_spi.i20243_4_lut_3_lut_LC_9_11_3, comm_spi.RESET_I_0_92_2_lut_LC_9_11_4, mux_125_Mux_4_i20_3_lut_LC_9_11_7 }
set_location LT_9_11 9 11
ble_pack ADC_VAC.cmd_rdadctmp_i20_LC_9_12_0 { i12_4_lut_adj_184, ADC_VAC.cmd_rdadctmp_i20 }
ble_pack n23306_bdd_4_lut_LC_9_12_1 { n23306_bdd_4_lut }
ble_pack i19237_3_lut_LC_9_12_2 { i19237_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_20513_LC_9_12_3 { comm_cmd_1__bdd_4_lut_20513 }
ble_pack mux_125_Mux_6_i16_3_lut_LC_9_12_4 { mux_125_Mux_6_i16_3_lut }
ble_pack n23366_bdd_4_lut_LC_9_12_5 { n23366_bdd_4_lut }
ble_pack mux_127_Mux_5_i127_3_lut_LC_9_12_6 { mux_127_Mux_5_i127_3_lut }
clb_pack LT_9_12 { ADC_VAC.cmd_rdadctmp_i20_LC_9_12_0, n23306_bdd_4_lut_LC_9_12_1, i19237_3_lut_LC_9_12_2, comm_cmd_1__bdd_4_lut_20513_LC_9_12_3, mux_125_Mux_6_i16_3_lut_LC_9_12_4, n23366_bdd_4_lut_LC_9_12_5, mux_127_Mux_5_i127_3_lut_LC_9_12_6 }
set_location LT_9_12 9 12
ble_pack buf_cfgRTD_i6_LC_9_13_0 { i13163_3_lut_4_lut, buf_cfgRTD_i6 }
ble_pack buf_cfgRTD_i2_LC_9_13_1 { i13159_3_lut, buf_cfgRTD_i2 }
ble_pack buf_cfgRTD_i4_LC_9_13_2 { i13161_3_lut, buf_cfgRTD_i4 }
ble_pack buf_dds0_i12_LC_9_13_3 { i13154_3_lut, buf_dds0_i12 }
ble_pack buf_dds0_i5_LC_9_13_4 { i13147_3_lut_4_lut, buf_dds0_i5 }
ble_pack comm_test_buf_24_i19_LC_9_13_5 { i13198_3_lut_4_lut, comm_test_buf_24_i19 }
ble_pack ADC_IAC.ADC_DATA_i10_LC_9_13_6 { ADC_IAC.i13212_3_lut_4_lut, ADC_IAC.ADC_DATA_i10 }
ble_pack buf_dds1_i11_LC_9_13_7 { i13773_4_lut, buf_dds1_i11 }
clb_pack LT_9_13 { buf_cfgRTD_i6_LC_9_13_0, buf_cfgRTD_i2_LC_9_13_1, buf_cfgRTD_i4_LC_9_13_2, buf_dds0_i12_LC_9_13_3, buf_dds0_i5_LC_9_13_4, comm_test_buf_24_i19_LC_9_13_5, ADC_IAC.ADC_DATA_i10_LC_9_13_6, buf_dds1_i11_LC_9_13_7 }
set_location LT_9_13 9 13
ble_pack data_count_i0_i0_LC_9_14_0 { add_64_2_lut, data_count_i0_i0, add_64_2 }
ble_pack data_count_i0_i1_LC_9_14_1 { add_64_3_lut, data_count_i0_i1, add_64_3 }
ble_pack data_count_i0_i2_LC_9_14_2 { add_64_4_lut, data_count_i0_i2, add_64_4 }
ble_pack data_count_i0_i3_LC_9_14_3 { add_64_5_lut, data_count_i0_i3, add_64_5 }
ble_pack data_count_i0_i4_LC_9_14_4 { add_64_6_lut, data_count_i0_i4, add_64_6 }
ble_pack data_count_i0_i5_LC_9_14_5 { add_64_7_lut, data_count_i0_i5, add_64_7 }
ble_pack data_count_i0_i6_LC_9_14_6 { add_64_8_lut, data_count_i0_i6, add_64_8 }
ble_pack data_count_i0_i7_LC_9_14_7 { add_64_9_lut, data_count_i0_i7, add_64_9 }
clb_pack LT_9_14 { data_count_i0_i0_LC_9_14_0, data_count_i0_i1_LC_9_14_1, data_count_i0_i2_LC_9_14_2, data_count_i0_i3_LC_9_14_3, data_count_i0_i4_LC_9_14_4, data_count_i0_i5_LC_9_14_5, data_count_i0_i6_LC_9_14_6, data_count_i0_i7_LC_9_14_7 }
set_location LT_9_14 9 14
ble_pack data_count_i0_i8_LC_9_15_0 { add_64_10_lut, data_count_i0_i8, add_64_10 }
ble_pack data_count_i0_i9_LC_9_15_1 { add_64_11_lut, data_count_i0_i9 }
clb_pack LT_9_15 { data_count_i0_i8_LC_9_15_0, data_count_i0_i9_LC_9_15_1 }
set_location LT_9_15 9 15
ble_pack i1_2_lut_4_lut_adj_270_LC_9_16_0 { i1_2_lut_4_lut_adj_270 }
ble_pack buf_device_acadc_i3_LC_9_16_1 { i2_4_lut, buf_device_acadc_i3 }
ble_pack i1_2_lut_4_lut_adj_271_LC_9_16_2 { i1_2_lut_4_lut_adj_271 }
ble_pack buf_device_acadc_i4_LC_9_16_3 { i2_4_lut_adj_50, buf_device_acadc_i4 }
ble_pack i1_4_lut_LC_9_16_5 { i1_4_lut }
ble_pack i1_2_lut_4_lut_adj_276_LC_9_16_6 { i1_2_lut_4_lut_adj_276 }
clb_pack LT_9_16 { i1_2_lut_4_lut_adj_270_LC_9_16_0, buf_device_acadc_i3_LC_9_16_1, i1_2_lut_4_lut_adj_271_LC_9_16_2, buf_device_acadc_i4_LC_9_16_3, i1_4_lut_LC_9_16_5, i1_2_lut_4_lut_adj_276_LC_9_16_6 }
set_location LT_9_16 9 16
ble_pack ADC_IAC.ADC_DATA_i16_LC_9_17_0 { ADC_IAC.i13218_3_lut_4_lut, ADC_IAC.ADC_DATA_i16 }
ble_pack ADC_IAC.cmd_rdadctmp_i6_LC_9_17_1 { i12_4_lut_adj_219, ADC_IAC.cmd_rdadctmp_i6 }
ble_pack n23468_bdd_4_lut_LC_9_17_2 { n23468_bdd_4_lut }
ble_pack ADC_IAC.ADC_DATA_i17_LC_9_17_3 { ADC_IAC.i13219_3_lut_4_lut, ADC_IAC.ADC_DATA_i17 }
ble_pack i1_2_lut_adj_264_LC_9_17_4 { i1_2_lut_adj_264 }
ble_pack ADC_IAC.DTRIG_39_LC_9_17_6 { i1_4_lut_adj_213, ADC_IAC.DTRIG_39 }
ble_pack ADC_IAC.cmd_rdadctmp_i28_LC_9_17_7 { i12_4_lut_adj_320, ADC_IAC.cmd_rdadctmp_i28 }
clb_pack LT_9_17 { ADC_IAC.ADC_DATA_i16_LC_9_17_0, ADC_IAC.cmd_rdadctmp_i6_LC_9_17_1, n23468_bdd_4_lut_LC_9_17_2, ADC_IAC.ADC_DATA_i17_LC_9_17_3, i1_2_lut_adj_264_LC_9_17_4, ADC_IAC.DTRIG_39_LC_9_17_6, ADC_IAC.cmd_rdadctmp_i28_LC_9_17_7 }
set_location LT_9_17 9 17
ble_pack comm_cmd_0__bdd_4_lut_20567_LC_9_18_0 { comm_cmd_0__bdd_4_lut_20567 }
ble_pack buf_dds0_i10_LC_9_18_1 { i13152_3_lut, buf_dds0_i10 }
ble_pack buf_dds0_i15_LC_9_18_4 { i13157_3_lut_4_lut, buf_dds0_i15 }
ble_pack i19233_3_lut_LC_9_18_6 { i19233_3_lut }
ble_pack i19234_3_lut_LC_9_18_7 { i19234_3_lut }
clb_pack LT_9_18 { comm_cmd_0__bdd_4_lut_20567_LC_9_18_0, buf_dds0_i10_LC_9_18_1, buf_dds0_i15_LC_9_18_4, i19233_3_lut_LC_9_18_6, i19234_3_lut_LC_9_18_7 }
set_location LT_9_18 9 18
ble_pack ADC_VDC.i1_2_lut_adj_9_LC_10_3_3 { ADC_VDC.i1_2_lut_adj_9 }
ble_pack ADC_VDC.i1_2_lut_LC_10_3_4 { ADC_VDC.i1_2_lut }
ble_pack ADC_VDC.adc_state_3__I_0_56_Mux_1_i10_3_lut_LC_10_3_5 { ADC_VDC.adc_state_3__I_0_56_Mux_1_i10_3_lut }
clb_pack LT_10_3 { ADC_VDC.i1_2_lut_adj_9_LC_10_3_3, ADC_VDC.i1_2_lut_LC_10_3_4, ADC_VDC.adc_state_3__I_0_56_Mux_1_i10_3_lut_LC_10_3_5 }
set_location LT_10_3 10 3
ble_pack ADC_VDC.i20026_4_lut_LC_10_4_2 { ADC_VDC.i20026_4_lut }
ble_pack ADC_VDC.i35_4_lut_LC_10_4_3 { ADC_VDC.i35_4_lut }
ble_pack ADC_VDC.i33_3_lut_LC_10_4_4 { ADC_VDC.i33_3_lut }
ble_pack ADC_VDC.i1_4_lut_adj_14_LC_10_4_5 { ADC_VDC.i1_4_lut_adj_14 }
ble_pack ADC_VDC.adc_state_i1_LC_10_4_7 { ADC_VDC.adc_state_3__I_0_56_Mux_1_i15_4_lut, ADC_VDC.adc_state_i1 }
clb_pack LT_10_4 { ADC_VDC.i20026_4_lut_LC_10_4_2, ADC_VDC.i35_4_lut_LC_10_4_3, ADC_VDC.i33_3_lut_LC_10_4_4, ADC_VDC.i1_4_lut_adj_14_LC_10_4_5, ADC_VDC.adc_state_i1_LC_10_4_7 }
set_location LT_10_4 10 4
ble_pack ADC_VDC.i1_4_lut_adj_6_LC_10_5_0 { ADC_VDC.i1_4_lut_adj_6 }
ble_pack ADC_VDC.i1_2_lut_adj_13_LC_10_5_1 { ADC_VDC.i1_2_lut_adj_13 }
ble_pack ADC_VDC.i4_4_lut_adj_11_LC_10_5_2 { ADC_VDC.i4_4_lut_adj_11 }
ble_pack ADC_VDC.i5307_4_lut_LC_10_5_3 { ADC_VDC.i5307_4_lut }
ble_pack ADC_VDC.n23528_bdd_4_lut_4_lut_LC_10_5_4 { ADC_VDC.n23528_bdd_4_lut_4_lut }
ble_pack ADC_VDC.i19149_2_lut_LC_10_5_5 { ADC_VDC.i19149_2_lut }
ble_pack ADC_VDC.i1_4_lut_adj_16_LC_10_5_6 { ADC_VDC.i1_4_lut_adj_16 }
ble_pack ADC_VDC.i1_2_lut_adj_10_LC_10_5_7 { ADC_VDC.i1_2_lut_adj_10 }
clb_pack LT_10_5 { ADC_VDC.i1_4_lut_adj_6_LC_10_5_0, ADC_VDC.i1_2_lut_adj_13_LC_10_5_1, ADC_VDC.i4_4_lut_adj_11_LC_10_5_2, ADC_VDC.i5307_4_lut_LC_10_5_3, ADC_VDC.n23528_bdd_4_lut_4_lut_LC_10_5_4, ADC_VDC.i19149_2_lut_LC_10_5_5, ADC_VDC.i1_4_lut_adj_16_LC_10_5_6, ADC_VDC.i1_2_lut_adj_10_LC_10_5_7 }
set_location LT_10_5 10 5
ble_pack ADC_VDC.i2_3_lut_LC_10_6_1 { ADC_VDC.i2_3_lut }
ble_pack ADC_VDC.i1_2_lut_3_lut_LC_10_6_2 { ADC_VDC.i1_2_lut_3_lut }
ble_pack ADC_VDC.i20014_4_lut_LC_10_6_3 { ADC_VDC.i20014_4_lut }
ble_pack ADC_VDC.i20101_4_lut_LC_10_6_4 { ADC_VDC.i20101_4_lut }
ble_pack ADC_VDC.i4_4_lut_LC_10_6_6 { ADC_VDC.i4_4_lut }
ble_pack ADC_VDC.cmd_rdadctmp_i23_LC_10_6_7 { ADC_VDC.adc_state_3__I_0_57_Mux_23_i6_4_lut, ADC_VDC.cmd_rdadctmp_i23 }
clb_pack LT_10_6 { ADC_VDC.i2_3_lut_LC_10_6_1, ADC_VDC.i1_2_lut_3_lut_LC_10_6_2, ADC_VDC.i20014_4_lut_LC_10_6_3, ADC_VDC.i20101_4_lut_LC_10_6_4, ADC_VDC.i4_4_lut_LC_10_6_6, ADC_VDC.cmd_rdadctmp_i23_LC_10_6_7 }
set_location LT_10_6 10 6
ble_pack comm_spi.imiso_83_12612_12613_reset_LC_10_7_0 { comm_spi.i12611_3_lut_comm_spi.imiso_83_12612_12613_reset_REP_LUT4_0, comm_spi.imiso_83_12612_12613_reset }
clb_pack LT_10_7 { comm_spi.imiso_83_12612_12613_reset_LC_10_7_0 }
set_location LT_10_7 10 7
ble_pack comm_spi.data_tx_i7_12609_12610_reset_LC_10_8_0 { comm_spi.i12642_3_lut_comm_spi.data_tx_i7_12609_12610_reset_REP_LUT4_0, comm_spi.data_tx_i7_12609_12610_reset }
clb_pack LT_10_8 { comm_spi.data_tx_i7_12609_12610_reset_LC_10_8_0 }
set_location LT_10_8 10 8
ble_pack comm_cmd_1__bdd_4_lut_20473_LC_10_9_0 { comm_cmd_1__bdd_4_lut_20473 }
ble_pack n23384_bdd_4_lut_LC_10_9_1 { n23384_bdd_4_lut }
ble_pack ADC_VDC.ADC_DATA_i21_LC_10_9_2 { i12_4_lut_adj_89, ADC_VDC.ADC_DATA_i21 }
ble_pack ADC_VDC.ADC_DATA_i13_LC_10_9_3 { i12_4_lut_adj_102, ADC_VDC.ADC_DATA_i13 }
ble_pack ADC_VDC.ADC_DATA_i0_LC_10_9_4 { i12_4_lut_adj_191, ADC_VDC.ADC_DATA_i0 }
ble_pack mux_126_Mux_4_i19_3_lut_LC_10_9_5 { mux_126_Mux_4_i19_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_20498_LC_10_9_6 { comm_cmd_1__bdd_4_lut_20498 }
ble_pack mux_124_Mux_1_i30_4_lut_4_lut_LC_10_9_7 { mux_124_Mux_1_i30_4_lut_4_lut }
clb_pack LT_10_9 { comm_cmd_1__bdd_4_lut_20473_LC_10_9_0, n23384_bdd_4_lut_LC_10_9_1, ADC_VDC.ADC_DATA_i21_LC_10_9_2, ADC_VDC.ADC_DATA_i13_LC_10_9_3, ADC_VDC.ADC_DATA_i0_LC_10_9_4, mux_126_Mux_4_i19_3_lut_LC_10_9_5, comm_cmd_1__bdd_4_lut_20498_LC_10_9_6, mux_124_Mux_1_i30_4_lut_4_lut_LC_10_9_7 }
set_location LT_10_9 10 9
ble_pack ADC_VAC.cmd_rdadctmp_i8_LC_10_10_0 { i12_4_lut_adj_263, ADC_VAC.cmd_rdadctmp_i8 }
ble_pack ADC_VAC.cmd_rdadctmp_i7_LC_10_10_1 { i12_4_lut_adj_277, ADC_VAC.cmd_rdadctmp_i7 }
ble_pack ADC_VAC.cmd_rdadctmp_i6_LC_10_10_2 { i12_4_lut_adj_278, ADC_VAC.cmd_rdadctmp_i6 }
ble_pack ADC_VAC.cmd_rdadctmp_i5_LC_10_10_3 { i12_4_lut_adj_279, ADC_VAC.cmd_rdadctmp_i5 }
ble_pack ADC_VAC.cmd_rdadctmp_i4_LC_10_10_4 { i12_4_lut_adj_280, ADC_VAC.cmd_rdadctmp_i4 }
ble_pack buf_dds1_i6_LC_10_10_5 { i13789_4_lut, buf_dds1_i6 }
ble_pack ADC_IAC.cmd_rdadctmp_i9_LC_10_10_6 { i12_4_lut_adj_216, ADC_IAC.cmd_rdadctmp_i9 }
clb_pack LT_10_10 { ADC_VAC.cmd_rdadctmp_i8_LC_10_10_0, ADC_VAC.cmd_rdadctmp_i7_LC_10_10_1, ADC_VAC.cmd_rdadctmp_i6_LC_10_10_2, ADC_VAC.cmd_rdadctmp_i5_LC_10_10_3, ADC_VAC.cmd_rdadctmp_i4_LC_10_10_4, buf_dds1_i6_LC_10_10_5, ADC_IAC.cmd_rdadctmp_i9_LC_10_10_6 }
set_location LT_10_10 10 10
ble_pack mux_127_Mux_0_i30_3_lut_LC_10_11_0 { mux_127_Mux_0_i30_3_lut }
ble_pack ADC_VAC.ADC_DATA_i13_LC_10_11_1 { ADC_VAC.i13238_3_lut_4_lut, ADC_VAC.ADC_DATA_i13 }
ble_pack mux_127_Mux_7_i127_3_lut_LC_10_11_2 { mux_127_Mux_7_i127_3_lut }
ble_pack ADC_VAC.ADC_DATA_i17_LC_10_11_3 { ADC_VAC.i13242_3_lut_4_lut, ADC_VAC.ADC_DATA_i17 }
ble_pack comm_test_buf_24_i20_LC_10_11_5 { i13199_3_lut_4_lut, comm_test_buf_24_i20 }
ble_pack i19236_3_lut_LC_10_11_7 { i19236_3_lut }
clb_pack LT_10_11 { mux_127_Mux_0_i30_3_lut_LC_10_11_0, ADC_VAC.ADC_DATA_i13_LC_10_11_1, mux_127_Mux_7_i127_3_lut_LC_10_11_2, ADC_VAC.ADC_DATA_i17_LC_10_11_3, comm_test_buf_24_i20_LC_10_11_5, i19236_3_lut_LC_10_11_7 }
set_location LT_10_11 10 11
ble_pack comm_spi.data_tx_i4_12632_12633_set_LC_10_12_0 { comm_spi.i12630_3_lut, comm_spi.data_tx_i4_12632_12633_set }
ble_pack mux_125_Mux_3_i111_3_lut_LC_10_12_1 { mux_125_Mux_3_i111_3_lut }
ble_pack mux_126_Mux_3_i111_3_lut_LC_10_12_2 { mux_126_Mux_3_i111_3_lut }
ble_pack mux_125_Mux_4_i111_3_lut_LC_10_12_4 { mux_125_Mux_4_i111_3_lut }
ble_pack mux_126_Mux_4_i111_3_lut_LC_10_12_6 { mux_126_Mux_4_i111_3_lut }
clb_pack LT_10_12 { comm_spi.data_tx_i4_12632_12633_set_LC_10_12_0, mux_125_Mux_3_i111_3_lut_LC_10_12_1, mux_126_Mux_3_i111_3_lut_LC_10_12_2, mux_125_Mux_4_i111_3_lut_LC_10_12_4, mux_126_Mux_4_i111_3_lut_LC_10_12_6 }
set_location LT_10_12 10 12
ble_pack i1_2_lut_4_lut_adj_289_LC_10_13_0 { i1_2_lut_4_lut_adj_289 }
ble_pack buf_device_acadc_i7_LC_10_13_1 { i2_4_lut_adj_58, buf_device_acadc_i7 }
ble_pack mux_125_Mux_6_i17_3_lut_LC_10_13_2 { mux_125_Mux_6_i17_3_lut }
ble_pack i1_4_lut_adj_64_LC_10_13_3 { i1_4_lut_adj_64 }
ble_pack buf_device_acadc_i8_LC_10_13_4 { i2_4_lut_adj_67, buf_device_acadc_i8 }
ble_pack i1_2_lut_4_lut_adj_292_LC_10_13_5 { i1_2_lut_4_lut_adj_292 }
ble_pack i1_4_lut_adj_57_LC_10_13_6 { i1_4_lut_adj_57 }
ble_pack i10511_3_lut_LC_10_13_7 { i10511_3_lut }
clb_pack LT_10_13 { i1_2_lut_4_lut_adj_289_LC_10_13_0, buf_device_acadc_i7_LC_10_13_1, mux_125_Mux_6_i17_3_lut_LC_10_13_2, i1_4_lut_adj_64_LC_10_13_3, buf_device_acadc_i8_LC_10_13_4, i1_2_lut_4_lut_adj_292_LC_10_13_5, i1_4_lut_adj_57_LC_10_13_6, i10511_3_lut_LC_10_13_7 }
set_location LT_10_13 10 13
ble_pack comm_cmd_1__bdd_4_lut_20548_LC_10_14_0 { comm_cmd_1__bdd_4_lut_20548 }
ble_pack n23510_bdd_4_lut_LC_10_14_1 { n23510_bdd_4_lut }
ble_pack i1663271_i1_3_lut_LC_10_14_2 { i1663271_i1_3_lut }
ble_pack mux_125_Mux_7_i127_3_lut_LC_10_14_3 { mux_125_Mux_7_i127_3_lut }
ble_pack mux_125_Mux_7_i26_3_lut_LC_10_14_4 { mux_125_Mux_7_i26_3_lut }
ble_pack eis_end_302_LC_10_14_5 { i13135_4_lut_4_lut, eis_end_302 }
ble_pack mux_125_Mux_7_i112_3_lut_LC_10_14_6 { mux_125_Mux_7_i112_3_lut }
clb_pack LT_10_14 { comm_cmd_1__bdd_4_lut_20548_LC_10_14_0, n23510_bdd_4_lut_LC_10_14_1, i1663271_i1_3_lut_LC_10_14_2, mux_125_Mux_7_i127_3_lut_LC_10_14_3, mux_125_Mux_7_i26_3_lut_LC_10_14_4, eis_end_302_LC_10_14_5, mux_125_Mux_7_i112_3_lut_LC_10_14_6 }
set_location LT_10_14 10 14
ble_pack i24_4_lut_LC_10_15_0 { i24_4_lut }
ble_pack i2_4_lut_adj_272_LC_10_15_1 { i2_4_lut_adj_272 }
ble_pack i20133_3_lut_4_lut_LC_10_15_2 { i20133_3_lut_4_lut }
ble_pack i34_3_lut_LC_10_15_3 { i34_3_lut }
ble_pack eis_state_i2_LC_10_15_4 { i33_4_lut, eis_state_i2 }
ble_pack i19812_2_lut_LC_10_15_5 { i19812_2_lut }
ble_pack i20187_2_lut_3_lut_LC_10_15_6 { i20187_2_lut_3_lut }
ble_pack i20166_3_lut_LC_10_15_7 { i20166_3_lut }
clb_pack LT_10_15 { i24_4_lut_LC_10_15_0, i2_4_lut_adj_272_LC_10_15_1, i20133_3_lut_4_lut_LC_10_15_2, i34_3_lut_LC_10_15_3, eis_state_i2_LC_10_15_4, i19812_2_lut_LC_10_15_5, i20187_2_lut_3_lut_LC_10_15_6, i20166_3_lut_LC_10_15_7 }
set_location LT_10_15 10 15
ble_pack ADC_IAC.ADC_DATA_i21_LC_10_16_0 { ADC_IAC.i13223_3_lut_4_lut, ADC_IAC.ADC_DATA_i21 }
ble_pack buf_dds1_i3_LC_10_16_1 { i13797_4_lut_4_lut, buf_dds1_i3 }
ble_pack ADC_IAC.cmd_rdadctmp_i30_LC_10_16_2 { i12_4_lut_adj_314, ADC_IAC.cmd_rdadctmp_i30 }
ble_pack i19796_2_lut_3_lut_LC_10_16_4 { i19796_2_lut_3_lut }
ble_pack i24_4_lut_adj_265_LC_10_16_5 { i24_4_lut_adj_265 }
ble_pack ADC_IAC.cmd_rdadctmp_i7_LC_10_16_6 { i12_4_lut_adj_218, ADC_IAC.cmd_rdadctmp_i7 }
ble_pack i1_2_lut_3_lut_adj_206_LC_10_16_7 { i1_2_lut_3_lut_adj_206 }
clb_pack LT_10_16 { ADC_IAC.ADC_DATA_i21_LC_10_16_0, buf_dds1_i3_LC_10_16_1, ADC_IAC.cmd_rdadctmp_i30_LC_10_16_2, i19796_2_lut_3_lut_LC_10_16_4, i24_4_lut_adj_265_LC_10_16_5, ADC_IAC.cmd_rdadctmp_i7_LC_10_16_6, i1_2_lut_3_lut_adj_206_LC_10_16_7 }
set_location LT_10_16 10 16
ble_pack ADC_VAC.i1_2_lut_adj_49_LC_10_17_2 { ADC_VAC.i1_2_lut_adj_49 }
ble_pack buf_dds0_i7_LC_10_17_3 { i13149_3_lut, buf_dds0_i7 }
ble_pack ADC_IAC.cmd_rdadctmp_i29_LC_10_17_4 { i12_4_lut_adj_319, ADC_IAC.cmd_rdadctmp_i29 }
ble_pack ADC_VAC.DTRIG_39_LC_10_17_5 { i1_4_lut_adj_214, ADC_VAC.DTRIG_39 }
ble_pack n23534_bdd_4_lut_LC_10_17_6 { n23534_bdd_4_lut }
clb_pack LT_10_17 { ADC_VAC.i1_2_lut_adj_49_LC_10_17_2, buf_dds0_i7_LC_10_17_3, ADC_IAC.cmd_rdadctmp_i29_LC_10_17_4, ADC_VAC.DTRIG_39_LC_10_17_5, n23534_bdd_4_lut_LC_10_17_6 }
set_location LT_10_17 10 17
ble_pack SIG_DDS.tmp_buf_i10_LC_10_18_0 { SIG_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut, SIG_DDS.tmp_buf_i10 }
ble_pack SIG_DDS.tmp_buf_i6_LC_10_18_2 { SIG_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut, SIG_DDS.tmp_buf_i6 }
ble_pack SIG_DDS.tmp_buf_i4_LC_10_18_4 { SIG_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut, SIG_DDS.tmp_buf_i4 }
ble_pack SIG_DDS.tmp_buf_i5_LC_10_18_5 { SIG_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut, SIG_DDS.tmp_buf_i5 }
ble_pack SIG_DDS.tmp_buf_i9_LC_10_18_6 { SIG_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut, SIG_DDS.tmp_buf_i9 }
ble_pack SIG_DDS.tmp_buf_i7_LC_10_18_7 { SIG_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut, SIG_DDS.tmp_buf_i7 }
clb_pack LT_10_18 { SIG_DDS.tmp_buf_i10_LC_10_18_0, SIG_DDS.tmp_buf_i6_LC_10_18_2, SIG_DDS.tmp_buf_i4_LC_10_18_4, SIG_DDS.tmp_buf_i5_LC_10_18_5, SIG_DDS.tmp_buf_i9_LC_10_18_6, SIG_DDS.tmp_buf_i7_LC_10_18_7 }
set_location LT_10_18 10 18
ble_pack SIG_DDS.tmp_buf_i12_LC_10_19_0 { SIG_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut, SIG_DDS.tmp_buf_i12 }
ble_pack SIG_DDS.tmp_buf_i13_LC_10_19_2 { SIG_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut, SIG_DDS.tmp_buf_i13 }
ble_pack SIG_DDS.tmp_buf_i14_LC_10_19_4 { SIG_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut, SIG_DDS.tmp_buf_i14 }
ble_pack SIG_DDS.tmp_buf_i15_LC_10_19_6 { SIG_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut, SIG_DDS.tmp_buf_i15 }
ble_pack SIG_DDS.tmp_buf_i8_LC_10_19_7 { SIG_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut, SIG_DDS.tmp_buf_i8 }
clb_pack LT_10_19 { SIG_DDS.tmp_buf_i12_LC_10_19_0, SIG_DDS.tmp_buf_i13_LC_10_19_2, SIG_DDS.tmp_buf_i14_LC_10_19_4, SIG_DDS.tmp_buf_i15_LC_10_19_6, SIG_DDS.tmp_buf_i8_LC_10_19_7 }
set_location LT_10_19 10 19
ble_pack SIG_DDS.tmp_buf_i11_LC_10_20_0 { SIG_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut, SIG_DDS.tmp_buf_i11 }
clb_pack LT_10_20 { SIG_DDS.tmp_buf_i11_LC_10_20_0 }
set_location LT_10_20 10 20
ble_pack ADC_VDC.i19141_2_lut_LC_11_4_0 { ADC_VDC.i19141_2_lut }
ble_pack ADC_VDC.i19137_2_lut_LC_11_4_4 { ADC_VDC.i19137_2_lut }
ble_pack RTD.i2_3_lut_LC_11_4_5 { RTD.i2_3_lut }
clb_pack LT_11_4 { ADC_VDC.i19141_2_lut_LC_11_4_0, ADC_VDC.i19137_2_lut_LC_11_4_4, RTD.i2_3_lut_LC_11_4_5 }
set_location LT_11_4 11 4
ble_pack ADC_VDC.i1_2_lut_adj_7_LC_11_5_2 { ADC_VDC.i1_2_lut_adj_7 }
ble_pack ADC_VDC.i14816_4_lut_LC_11_5_3 { ADC_VDC.i14816_4_lut }
ble_pack ADC_VDC.i1_2_lut_adj_8_LC_11_5_4 { ADC_VDC.i1_2_lut_adj_8 }
ble_pack ADC_VDC.i24_4_lut_LC_11_5_6 { ADC_VDC.i24_4_lut }
ble_pack ADC_VDC.adc_state_1__bdd_4_lut_4_lut_LC_11_5_7 { ADC_VDC.adc_state_1__bdd_4_lut_4_lut }
clb_pack LT_11_5 { ADC_VDC.i1_2_lut_adj_7_LC_11_5_2, ADC_VDC.i14816_4_lut_LC_11_5_3, ADC_VDC.i1_2_lut_adj_8_LC_11_5_4, ADC_VDC.i24_4_lut_LC_11_5_6, ADC_VDC.adc_state_1__bdd_4_lut_4_lut_LC_11_5_7 }
set_location LT_11_5 11 5
ble_pack ADC_VDC.bit_cnt_3791__i0_LC_11_6_0 { ADC_VDC.bit_cnt_3791_add_4_2_lut, ADC_VDC.bit_cnt_3791__i0, ADC_VDC.bit_cnt_3791_add_4_2 }
ble_pack ADC_VDC.bit_cnt_3791__i1_LC_11_6_1 { ADC_VDC.bit_cnt_3791_add_4_3_lut, ADC_VDC.bit_cnt_3791__i1, ADC_VDC.bit_cnt_3791_add_4_3 }
ble_pack ADC_VDC.bit_cnt_3791__i2_LC_11_6_2 { ADC_VDC.bit_cnt_3791_add_4_4_lut, ADC_VDC.bit_cnt_3791__i2, ADC_VDC.bit_cnt_3791_add_4_4 }
ble_pack ADC_VDC.bit_cnt_3791__i3_LC_11_6_3 { ADC_VDC.bit_cnt_3791_add_4_5_lut, ADC_VDC.bit_cnt_3791__i3, ADC_VDC.bit_cnt_3791_add_4_5 }
ble_pack ADC_VDC.bit_cnt_3791__i4_LC_11_6_4 { ADC_VDC.bit_cnt_3791_add_4_6_lut, ADC_VDC.bit_cnt_3791__i4, ADC_VDC.bit_cnt_3791_add_4_6 }
ble_pack ADC_VDC.bit_cnt_3791__i5_LC_11_6_5 { ADC_VDC.bit_cnt_3791_add_4_7_lut, ADC_VDC.bit_cnt_3791__i5, ADC_VDC.bit_cnt_3791_add_4_7 }
ble_pack ADC_VDC.bit_cnt_3791__i6_LC_11_6_6 { ADC_VDC.bit_cnt_3791_add_4_8_lut, ADC_VDC.bit_cnt_3791__i6, ADC_VDC.bit_cnt_3791_add_4_8 }
ble_pack ADC_VDC.bit_cnt_3791__i7_LC_11_6_7 { ADC_VDC.bit_cnt_3791_add_4_9_lut, ADC_VDC.bit_cnt_3791__i7 }
clb_pack LT_11_6 { ADC_VDC.bit_cnt_3791__i0_LC_11_6_0, ADC_VDC.bit_cnt_3791__i1_LC_11_6_1, ADC_VDC.bit_cnt_3791__i2_LC_11_6_2, ADC_VDC.bit_cnt_3791__i3_LC_11_6_3, ADC_VDC.bit_cnt_3791__i4_LC_11_6_4, ADC_VDC.bit_cnt_3791__i5_LC_11_6_5, ADC_VDC.bit_cnt_3791__i6_LC_11_6_6, ADC_VDC.bit_cnt_3791__i7_LC_11_6_7 }
set_location LT_11_6 11 6
ble_pack comm_spi.data_tx_i4_12632_12633_reset_LC_11_7_0 { comm_spi.i12630_3_lut_comm_spi.data_tx_i4_12632_12633_reset_REP_LUT4_0, comm_spi.data_tx_i4_12632_12633_reset }
clb_pack LT_11_7 { comm_spi.data_tx_i4_12632_12633_reset_LC_11_7_0 }
set_location LT_11_7 11 7
ble_pack mux_127_Mux_3_i19_3_lut_LC_11_8_0 { mux_127_Mux_3_i19_3_lut }
ble_pack mux_127_Mux_3_i22_3_lut_LC_11_8_1 { mux_127_Mux_3_i22_3_lut }
ble_pack mux_127_Mux_3_i30_3_lut_LC_11_8_2 { mux_127_Mux_3_i30_3_lut }
ble_pack ADC_VAC.ADC_DATA_i1_LC_11_8_3 { ADC_VAC.i13226_3_lut_4_lut, ADC_VAC.ADC_DATA_i1 }
ble_pack ADC_IAC.ADC_DATA_i3_LC_11_8_4 { ADC_IAC.i13205_3_lut_4_lut, ADC_IAC.ADC_DATA_i3 }
ble_pack ADC_VAC.ADC_DATA_i3_LC_11_8_5 { ADC_VAC.i13228_3_lut_4_lut, ADC_VAC.ADC_DATA_i3 }
ble_pack i3_3_lut_4_lut_LC_11_8_6 { i3_3_lut_4_lut }
clb_pack LT_11_8 { mux_127_Mux_3_i19_3_lut_LC_11_8_0, mux_127_Mux_3_i22_3_lut_LC_11_8_1, mux_127_Mux_3_i30_3_lut_LC_11_8_2, ADC_VAC.ADC_DATA_i1_LC_11_8_3, ADC_IAC.ADC_DATA_i3_LC_11_8_4, ADC_VAC.ADC_DATA_i3_LC_11_8_5, i3_3_lut_4_lut_LC_11_8_6 }
set_location LT_11_8 11 8
ble_pack mux_127_Mux_1_i19_3_lut_LC_11_9_0 { mux_127_Mux_1_i19_3_lut }
ble_pack mux_127_Mux_1_i22_3_lut_LC_11_9_1 { mux_127_Mux_1_i22_3_lut }
ble_pack mux_127_Mux_1_i30_3_lut_LC_11_9_2 { mux_127_Mux_1_i30_3_lut }
ble_pack mux_127_Mux_1_i127_3_lut_LC_11_9_3 { mux_127_Mux_1_i127_3_lut }
ble_pack comm_spi.i20233_4_lut_3_lut_LC_11_9_4 { comm_spi.i20233_4_lut_3_lut }
ble_pack mux_127_Mux_3_i127_3_lut_LC_11_9_5 { mux_127_Mux_3_i127_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i9_LC_11_9_6 { i12_4_lut_adj_262, ADC_VAC.cmd_rdadctmp_i9 }
ble_pack ADC_VAC.cmd_rdadctmp_i10_LC_11_9_7 { i12_4_lut_adj_260, ADC_VAC.cmd_rdadctmp_i10 }
clb_pack LT_11_9 { mux_127_Mux_1_i19_3_lut_LC_11_9_0, mux_127_Mux_1_i22_3_lut_LC_11_9_1, mux_127_Mux_1_i30_3_lut_LC_11_9_2, mux_127_Mux_1_i127_3_lut_LC_11_9_3, comm_spi.i20233_4_lut_3_lut_LC_11_9_4, mux_127_Mux_3_i127_3_lut_LC_11_9_5, ADC_VAC.cmd_rdadctmp_i9_LC_11_9_6, ADC_VAC.cmd_rdadctmp_i10_LC_11_9_7 }
set_location LT_11_9 11 9
ble_pack mux_134_Mux_6_i2_3_lut_LC_11_10_0 { mux_134_Mux_6_i2_3_lut }
ble_pack comm_tx_buf_i6_LC_11_10_1 { n23294_bdd_4_lut, comm_tx_buf_i6 }
ble_pack i20030_2_lut_LC_11_10_2 { i20030_2_lut }
ble_pack mux_134_Mux_6_i4_3_lut_LC_11_10_3 { mux_134_Mux_6_i4_3_lut }
ble_pack mux_134_Mux_6_i1_3_lut_LC_11_10_5 { mux_134_Mux_6_i1_3_lut }
ble_pack i10505_3_lut_LC_11_10_6 { i10505_3_lut }
ble_pack comm_spi.RESET_I_0_101_2_lut_LC_11_10_7 { comm_spi.RESET_I_0_101_2_lut }
clb_pack LT_11_10 { mux_134_Mux_6_i2_3_lut_LC_11_10_0, comm_tx_buf_i6_LC_11_10_1, i20030_2_lut_LC_11_10_2, mux_134_Mux_6_i4_3_lut_LC_11_10_3, mux_134_Mux_6_i1_3_lut_LC_11_10_5, i10505_3_lut_LC_11_10_6, comm_spi.RESET_I_0_101_2_lut_LC_11_10_7 }
set_location LT_11_10 11 10
ble_pack comm_test_buf_24_i1_LC_11_11_0 { i10476_3_lut, comm_test_buf_24_i1 }
ble_pack comm_test_buf_24_i2_LC_11_11_1 { i10482_3_lut, comm_test_buf_24_i2 }
ble_pack comm_test_buf_24_i4_LC_11_11_2 { i10494_3_lut, comm_test_buf_24_i4 }
ble_pack comm_test_buf_24_i6_LC_11_11_3 { i10506_3_lut, comm_test_buf_24_i6 }
ble_pack comm_test_buf_24_i7_LC_11_11_4 { i10512_3_lut, comm_test_buf_24_i7 }
ble_pack comm_test_buf_24_i0_LC_11_11_5 { i16122_3_lut, comm_test_buf_24_i0 }
ble_pack comm_test_buf_24_i3_LC_11_11_6 { i16158_3_lut, comm_test_buf_24_i3 }
ble_pack comm_test_buf_24_i5_LC_11_11_7 { i16191_3_lut, comm_test_buf_24_i5 }
clb_pack LT_11_11 { comm_test_buf_24_i1_LC_11_11_0, comm_test_buf_24_i2_LC_11_11_1, comm_test_buf_24_i4_LC_11_11_2, comm_test_buf_24_i6_LC_11_11_3, comm_test_buf_24_i7_LC_11_11_4, comm_test_buf_24_i0_LC_11_11_5, comm_test_buf_24_i3_LC_11_11_6, comm_test_buf_24_i5_LC_11_11_7 }
set_location LT_11_11 11 11
ble_pack n23324_bdd_4_lut_LC_11_12_0 { n23324_bdd_4_lut }
ble_pack comm_index_1__bdd_4_lut_20419_LC_11_12_1 { comm_index_1__bdd_4_lut_20419 }
ble_pack mux_127_Mux_0_i127_3_lut_LC_11_12_2 { mux_127_Mux_0_i127_3_lut }
ble_pack mux_125_Mux_3_i112_3_lut_LC_11_12_3 { mux_125_Mux_3_i112_3_lut }
ble_pack i12822_2_lut_3_lut_LC_11_12_4 { i12822_2_lut_3_lut }
ble_pack buf_dds1_i8_LC_11_12_6 { i13783_4_lut, buf_dds1_i8 }
ble_pack i12815_2_lut_3_lut_LC_11_12_7 { i12815_2_lut_3_lut }
clb_pack LT_11_12 { n23324_bdd_4_lut_LC_11_12_0, comm_index_1__bdd_4_lut_20419_LC_11_12_1, mux_127_Mux_0_i127_3_lut_LC_11_12_2, mux_125_Mux_3_i112_3_lut_LC_11_12_3, i12822_2_lut_3_lut_LC_11_12_4, buf_dds1_i8_LC_11_12_6, i12815_2_lut_3_lut_LC_11_12_7 }
set_location LT_11_12 11 12
ble_pack comm_test_buf_24_i8_LC_11_13_0 { i16132_3_lut, comm_test_buf_24_i8 }
ble_pack comm_test_buf_24_i11_LC_11_13_1 { i16167_3_lut, comm_test_buf_24_i11 }
ble_pack comm_test_buf_24_i13_LC_11_13_2 { i16199_3_lut, comm_test_buf_24_i13 }
ble_pack comm_test_buf_24_i9_LC_11_13_3 { i4188_3_lut, comm_test_buf_24_i9 }
ble_pack comm_test_buf_24_i10_LC_11_13_4 { i4190_3_lut, comm_test_buf_24_i10 }
ble_pack comm_test_buf_24_i12_LC_11_13_5 { i4221_3_lut, comm_test_buf_24_i12 }
ble_pack comm_test_buf_24_i14_LC_11_13_6 { i4227_3_lut, comm_test_buf_24_i14 }
ble_pack comm_test_buf_24_i15_LC_11_13_7 { i4232_3_lut, comm_test_buf_24_i15 }
clb_pack LT_11_13 { comm_test_buf_24_i8_LC_11_13_0, comm_test_buf_24_i11_LC_11_13_1, comm_test_buf_24_i13_LC_11_13_2, comm_test_buf_24_i9_LC_11_13_3, comm_test_buf_24_i10_LC_11_13_4, comm_test_buf_24_i12_LC_11_13_5, comm_test_buf_24_i14_LC_11_13_6, comm_test_buf_24_i15_LC_11_13_7 }
set_location LT_11_13 11 13
ble_pack comm_cmd_0__bdd_4_lut_20562_LC_11_14_0 { comm_cmd_0__bdd_4_lut_20562 }
ble_pack comm_cmd_0__bdd_4_lut_20409_LC_11_14_1 { comm_cmd_0__bdd_4_lut_20409 }
ble_pack req_data_cnt_i8_LC_11_14_2 { i14949_3_lut, req_data_cnt_i8 }
ble_pack i3_4_lut_adj_256_LC_11_14_3 { i3_4_lut_adj_256 }
ble_pack i13_4_lut_LC_11_14_4 { i13_4_lut }
ble_pack i1_3_lut_LC_11_14_5 { i1_3_lut }
ble_pack req_data_cnt_i13_LC_11_14_6 { i13192_3_lut, req_data_cnt_i13 }
ble_pack mux_126_Mux_6_i111_3_lut_LC_11_14_7 { mux_126_Mux_6_i111_3_lut }
clb_pack LT_11_14 { comm_cmd_0__bdd_4_lut_20562_LC_11_14_0, comm_cmd_0__bdd_4_lut_20409_LC_11_14_1, req_data_cnt_i8_LC_11_14_2, i3_4_lut_adj_256_LC_11_14_3, i13_4_lut_LC_11_14_4, i1_3_lut_LC_11_14_5, req_data_cnt_i13_LC_11_14_6, mux_126_Mux_6_i111_3_lut_LC_11_14_7 }
set_location LT_11_14 11 14
ble_pack i14917_4_lut_LC_11_15_0 { i14917_4_lut }
ble_pack eis_state_i0_LC_11_15_1 { n23330_bdd_4_lut_4_lut, eis_state_i0 }
ble_pack eis_state_1__bdd_4_lut_4_lut_LC_11_15_2 { eis_state_1__bdd_4_lut_4_lut }
ble_pack i3823_3_lut_3_lut_4_lut_LC_11_15_4 { i3823_3_lut_3_lut_4_lut }
ble_pack i2_4_lut_4_lut_4_lut_LC_11_15_6 { i2_4_lut_4_lut_4_lut }
ble_pack eis_state_i1_LC_11_15_7 { i1_4_lut_adj_225, eis_state_i1 }
clb_pack LT_11_15 { i14917_4_lut_LC_11_15_0, eis_state_i0_LC_11_15_1, eis_state_1__bdd_4_lut_4_lut_LC_11_15_2, i3823_3_lut_3_lut_4_lut_LC_11_15_4, i2_4_lut_4_lut_4_lut_LC_11_15_6, eis_state_i1_LC_11_15_7 }
set_location LT_11_15 11 15
ble_pack buf_device_acadc_i2_LC_11_16_1 { i2_4_lut_adj_336, buf_device_acadc_i2 }
ble_pack buf_device_acadc_i6_LC_11_16_2 { i2_4_lut_adj_55, buf_device_acadc_i6 }
ble_pack i16467_2_lut_3_lut_LC_11_16_4 { i16467_2_lut_3_lut }
ble_pack i16445_2_lut_3_lut_LC_11_16_6 { i16445_2_lut_3_lut }
ble_pack i1_2_lut_3_lut_adj_77_LC_11_16_7 { i1_2_lut_3_lut_adj_77 }
clb_pack LT_11_16 { buf_device_acadc_i2_LC_11_16_1, buf_device_acadc_i6_LC_11_16_2, i16467_2_lut_3_lut_LC_11_16_4, i16445_2_lut_3_lut_LC_11_16_6, i1_2_lut_3_lut_adj_77_LC_11_16_7 }
set_location LT_11_16 11 16
ble_pack i1_4_lut_adj_335_LC_11_17_0 { i1_4_lut_adj_335 }
ble_pack data_index_i9_LC_11_17_1 { comm_state_3__I_0_358_Mux_9_i15_4_lut_data_index_i9_REP_LUT4_0, data_index_i9 }
ble_pack i20191_3_lut_4_lut_LC_11_17_2 { i20191_3_lut_4_lut }
ble_pack i20174_2_lut_LC_11_17_3 { i20174_2_lut }
ble_pack ADC_IAC.ADC_DATA_i12_LC_11_17_4 { ADC_IAC.i13214_3_lut_4_lut, ADC_IAC.ADC_DATA_i12 }
ble_pack comm_test_buf_24_i21_LC_11_17_5 { i13200_3_lut_4_lut, comm_test_buf_24_i21 }
ble_pack ADC_IAC.ADC_DATA_i8_LC_11_17_6 { ADC_IAC.i13210_3_lut_4_lut, ADC_IAC.ADC_DATA_i8 }
clb_pack LT_11_17 { i1_4_lut_adj_335_LC_11_17_0, data_index_i9_LC_11_17_1, i20191_3_lut_4_lut_LC_11_17_2, i20174_2_lut_LC_11_17_3, ADC_IAC.ADC_DATA_i12_LC_11_17_4, comm_test_buf_24_i21_LC_11_17_5, ADC_IAC.ADC_DATA_i8_LC_11_17_6 }
set_location LT_11_17 11 17
ble_pack acadc_skipcnt_i0_i0_LC_11_18_0 { add_70_2_lut, acadc_skipcnt_i0_i0, add_70_2 }
ble_pack add_70_2_THRU_CRY_0_LC_11_18_1 { add_70_2_THRU_CRY_0 }
ble_pack add_70_2_THRU_CRY_1_LC_11_18_2 { add_70_2_THRU_CRY_1 }
ble_pack add_70_2_THRU_CRY_2_LC_11_18_3 { add_70_2_THRU_CRY_2 }
ble_pack add_70_2_THRU_CRY_3_LC_11_18_4 { add_70_2_THRU_CRY_3 }
ble_pack add_70_2_THRU_CRY_4_LC_11_18_5 { add_70_2_THRU_CRY_4 }
ble_pack add_70_2_THRU_CRY_5_LC_11_18_6 { add_70_2_THRU_CRY_5 }
ble_pack add_70_2_THRU_CRY_6_LC_11_18_7 { add_70_2_THRU_CRY_6 }
clb_pack LT_11_18 { acadc_skipcnt_i0_i0_LC_11_18_0, add_70_2_THRU_CRY_0_LC_11_18_1, add_70_2_THRU_CRY_1_LC_11_18_2, add_70_2_THRU_CRY_2_LC_11_18_3, add_70_2_THRU_CRY_3_LC_11_18_4, add_70_2_THRU_CRY_4_LC_11_18_5, add_70_2_THRU_CRY_5_LC_11_18_6, add_70_2_THRU_CRY_6_LC_11_18_7 }
set_location LT_11_18 11 18
ble_pack acadc_skipcnt_i0_i1_LC_11_19_0 { add_70_3_lut, acadc_skipcnt_i0_i1, add_70_3 }
ble_pack acadc_skipcnt_i0_i2_LC_11_19_1 { add_70_4_lut, acadc_skipcnt_i0_i2, add_70_4 }
ble_pack acadc_skipcnt_i0_i3_LC_11_19_2 { add_70_5_lut, acadc_skipcnt_i0_i3, add_70_5 }
ble_pack acadc_skipcnt_i0_i4_LC_11_19_3 { add_70_6_lut, acadc_skipcnt_i0_i4, add_70_6 }
ble_pack acadc_skipcnt_i0_i5_LC_11_19_4 { add_70_7_lut, acadc_skipcnt_i0_i5, add_70_7 }
ble_pack acadc_skipcnt_i0_i6_LC_11_19_5 { add_70_8_lut, acadc_skipcnt_i0_i6, add_70_8 }
ble_pack acadc_skipcnt_i0_i7_LC_11_19_6 { add_70_9_lut, acadc_skipcnt_i0_i7, add_70_9 }
ble_pack acadc_skipcnt_i0_i8_LC_11_19_7 { add_70_10_lut, acadc_skipcnt_i0_i8, add_70_10 }
clb_pack LT_11_19 { acadc_skipcnt_i0_i1_LC_11_19_0, acadc_skipcnt_i0_i2_LC_11_19_1, acadc_skipcnt_i0_i3_LC_11_19_2, acadc_skipcnt_i0_i4_LC_11_19_3, acadc_skipcnt_i0_i5_LC_11_19_4, acadc_skipcnt_i0_i6_LC_11_19_5, acadc_skipcnt_i0_i7_LC_11_19_6, acadc_skipcnt_i0_i8_LC_11_19_7 }
set_location LT_11_19 11 19
ble_pack acadc_skipcnt_i0_i9_LC_11_20_0 { add_70_11_lut, acadc_skipcnt_i0_i9, add_70_11 }
ble_pack acadc_skipcnt_i0_i10_LC_11_20_1 { add_70_12_lut, acadc_skipcnt_i0_i10, add_70_12 }
ble_pack acadc_skipcnt_i0_i11_LC_11_20_2 { add_70_13_lut, acadc_skipcnt_i0_i11, add_70_13 }
ble_pack acadc_skipcnt_i0_i12_LC_11_20_3 { add_70_14_lut, acadc_skipcnt_i0_i12, add_70_14 }
ble_pack acadc_skipcnt_i0_i13_LC_11_20_4 { add_70_15_lut, acadc_skipcnt_i0_i13, add_70_15 }
ble_pack acadc_skipcnt_i0_i14_LC_11_20_5 { add_70_16_lut, acadc_skipcnt_i0_i14, add_70_16 }
ble_pack acadc_skipcnt_i0_i15_LC_11_20_6 { add_70_17_lut, acadc_skipcnt_i0_i15 }
clb_pack LT_11_20 { acadc_skipcnt_i0_i9_LC_11_20_0, acadc_skipcnt_i0_i10_LC_11_20_1, acadc_skipcnt_i0_i11_LC_11_20_2, acadc_skipcnt_i0_i12_LC_11_20_3, acadc_skipcnt_i0_i13_LC_11_20_4, acadc_skipcnt_i0_i14_LC_11_20_5, acadc_skipcnt_i0_i15_LC_11_20_6 }
set_location LT_11_20 11 20
ble_pack clk_RTD_290_LC_12_3_0 { i1_2_lut_3_lut_adj_76, clk_RTD_290 }
clb_pack LT_12_3 { clk_RTD_290_LC_12_3_0 }
set_location LT_12_3 12 3
ble_pack RTD.bit_cnt_3789__i3_LC_12_4_0 { RTD.i17884_3_lut_4_lut, RTD.bit_cnt_3789__i3 }
ble_pack RTD.bit_cnt_3789__i2_LC_12_4_1 { RTD.i17877_2_lut_3_lut, RTD.bit_cnt_3789__i2 }
ble_pack RTD.bit_cnt_3789__i1_LC_12_4_2 { RTD.i17870_2_lut, RTD.bit_cnt_3789__i1 }
ble_pack RTD.bit_cnt_3789__i0_LC_12_4_7 { RTD.i17868_1_lut, RTD.bit_cnt_3789__i0 }
clb_pack LT_12_4 { RTD.bit_cnt_3789__i3_LC_12_4_0, RTD.bit_cnt_3789__i2_LC_12_4_1, RTD.bit_cnt_3789__i1_LC_12_4_2, RTD.bit_cnt_3789__i0_LC_12_4_7 }
set_location LT_12_4 12 4
ble_pack clk_cnt_3781_3782__i2_LC_12_5_0 { i17899_2_lut, clk_cnt_3781_3782__i2 }
ble_pack clk_cnt_3781_3782__i1_LC_12_5_1 { i17897_1_lut, clk_cnt_3781_3782__i1 }
clb_pack LT_12_5 { clk_cnt_3781_3782__i2_LC_12_5_0, clk_cnt_3781_3782__i1_LC_12_5_1 }
set_location LT_12_5 12 5
ble_pack comm_cmd_0__bdd_4_lut_20518_LC_12_6_0 { comm_cmd_0__bdd_4_lut_20518 }
ble_pack i1_4_lut_adj_257_LC_12_6_1 { i1_4_lut_adj_257 }
ble_pack buf_control_i5_LC_12_6_2 { i13141_3_lut_4_lut, buf_control_i5 }
ble_pack comm_spi.RESET_I_0_2_lut_LC_12_6_3 { comm_spi.RESET_I_0_2_lut }
ble_pack comm_spi.i12608_3_lut_LC_12_6_6 { comm_spi.i12608_3_lut }
clb_pack LT_12_6 { comm_cmd_0__bdd_4_lut_20518_LC_12_6_0, i1_4_lut_adj_257_LC_12_6_1, buf_control_i5_LC_12_6_2, comm_spi.RESET_I_0_2_lut_LC_12_6_3, comm_spi.i12608_3_lut_LC_12_6_6 }
set_location LT_12_6 12 6
ble_pack i1_3_lut_4_lut_adj_308_LC_12_7_4 { i1_3_lut_4_lut_adj_308 }
ble_pack comm_spi.RESET_I_0_102_2_lut_LC_12_7_5 { comm_spi.RESET_I_0_102_2_lut }
clb_pack LT_12_7 { i1_3_lut_4_lut_adj_308_LC_12_7_4, comm_spi.RESET_I_0_102_2_lut_LC_12_7_5 }
set_location LT_12_7 12 7
ble_pack mux_127_Mux_2_i19_3_lut_LC_12_8_0 { mux_127_Mux_2_i19_3_lut }
ble_pack mux_127_Mux_2_i22_3_lut_LC_12_8_1 { mux_127_Mux_2_i22_3_lut }
ble_pack ADC_VAC.ADC_DATA_i0_LC_12_8_2 { ADC_VAC.i13131_3_lut_4_lut, ADC_VAC.ADC_DATA_i0 }
ble_pack ADC_IAC.ADC_DATA_i1_LC_12_8_3 { ADC_IAC.i13203_3_lut_4_lut, ADC_IAC.ADC_DATA_i1 }
ble_pack ADC_IAC.ADC_DATA_i2_LC_12_8_4 { ADC_IAC.i13204_3_lut_4_lut, ADC_IAC.ADC_DATA_i2 }
ble_pack ADC_VAC.ADC_DATA_i2_LC_12_8_5 { ADC_VAC.i13227_3_lut_4_lut, ADC_VAC.ADC_DATA_i2 }
ble_pack ADC_IAC.cmd_rdadctmp_i10_LC_12_8_6 { i12_4_lut_adj_168, ADC_IAC.cmd_rdadctmp_i10 }
ble_pack ADC_IAC.cmd_rdadctmp_i11_LC_12_8_7 { i12_4_lut_adj_167, ADC_IAC.cmd_rdadctmp_i11 }
clb_pack LT_12_8 { mux_127_Mux_2_i19_3_lut_LC_12_8_0, mux_127_Mux_2_i22_3_lut_LC_12_8_1, ADC_VAC.ADC_DATA_i0_LC_12_8_2, ADC_IAC.ADC_DATA_i1_LC_12_8_3, ADC_IAC.ADC_DATA_i2_LC_12_8_4, ADC_VAC.ADC_DATA_i2_LC_12_8_5, ADC_IAC.cmd_rdadctmp_i10_LC_12_8_6, ADC_IAC.cmd_rdadctmp_i11_LC_12_8_7 }
set_location LT_12_8 12 8
ble_pack comm_spi.RESET_I_0_96_2_lut_LC_12_9_0 { comm_spi.RESET_I_0_96_2_lut }
ble_pack comm_spi.i20228_4_lut_3_lut_LC_12_9_1 { comm_spi.i20228_4_lut_3_lut }
ble_pack comm_spi.data_tx_i3_12628_12629_set_LC_12_9_2 { comm_spi.i12626_3_lut, comm_spi.data_tx_i3_12628_12629_set }
ble_pack comm_spi.RESET_I_0_97_2_lut_LC_12_9_3 { comm_spi.RESET_I_0_97_2_lut }
ble_pack comm_spi.RESET_I_0_93_2_lut_LC_12_9_5 { comm_spi.RESET_I_0_93_2_lut }
ble_pack comm_spi.i20248_4_lut_3_lut_LC_12_9_6 { comm_spi.i20248_4_lut_3_lut }
ble_pack comm_spi.RESET_I_0_94_2_lut_LC_12_9_7 { comm_spi.RESET_I_0_94_2_lut }
clb_pack LT_12_9 { comm_spi.RESET_I_0_96_2_lut_LC_12_9_0, comm_spi.i20228_4_lut_3_lut_LC_12_9_1, comm_spi.data_tx_i3_12628_12629_set_LC_12_9_2, comm_spi.RESET_I_0_97_2_lut_LC_12_9_3, comm_spi.RESET_I_0_93_2_lut_LC_12_9_5, comm_spi.i20248_4_lut_3_lut_LC_12_9_6, comm_spi.RESET_I_0_94_2_lut_LC_12_9_7 }
set_location LT_12_9 12 9
ble_pack mux_134_Mux_4_i2_3_lut_LC_12_10_0 { mux_134_Mux_4_i2_3_lut }
ble_pack comm_tx_buf_i4_LC_12_10_1 { n23402_bdd_4_lut, comm_tx_buf_i4 }
ble_pack mux_134_Mux_4_i4_3_lut_LC_12_10_2 { mux_134_Mux_4_i4_3_lut }
ble_pack comm_index_1__bdd_4_lut_20463_LC_12_10_3 { comm_index_1__bdd_4_lut_20463 }
ble_pack i20124_2_lut_LC_12_10_4 { i20124_2_lut }
ble_pack mux_134_Mux_4_i1_3_lut_LC_12_10_5 { mux_134_Mux_4_i1_3_lut }
ble_pack i10493_3_lut_LC_12_10_6 { i10493_3_lut }
ble_pack comm_spi.RESET_I_0_103_2_lut_LC_12_10_7 { comm_spi.RESET_I_0_103_2_lut }
clb_pack LT_12_10 { mux_134_Mux_4_i2_3_lut_LC_12_10_0, comm_tx_buf_i4_LC_12_10_1, mux_134_Mux_4_i4_3_lut_LC_12_10_2, comm_index_1__bdd_4_lut_20463_LC_12_10_3, i20124_2_lut_LC_12_10_4, mux_134_Mux_4_i1_3_lut_LC_12_10_5, i10493_3_lut_LC_12_10_6, comm_spi.RESET_I_0_103_2_lut_LC_12_10_7 }
set_location LT_12_10 12 10
ble_pack comm_buf_0__i0_LC_12_11_0 { comm_state_3__I_0_351_Mux_0_i6_3_lut, comm_buf_0__i0 }
ble_pack comm_buf_0__i1_LC_12_11_1 { comm_state_3__I_0_351_Mux_1_i6_3_lut, comm_buf_0__i1 }
ble_pack comm_buf_0__i2_LC_12_11_2 { comm_state_3__I_0_351_Mux_2_i6_3_lut, comm_buf_0__i2 }
ble_pack comm_buf_0__i4_LC_12_11_3 { comm_state_3__I_0_351_Mux_4_i6_3_lut, comm_buf_0__i4 }
ble_pack comm_buf_0__i5_LC_12_11_4 { comm_state_3__I_0_351_Mux_5_i6_3_lut, comm_buf_0__i5 }
ble_pack comm_buf_0__i6_LC_12_11_5 { comm_state_3__I_0_351_Mux_6_i6_3_lut, comm_buf_0__i6 }
ble_pack comm_buf_0__i7_LC_12_11_6 { comm_state_3__I_0_351_Mux_7_i6_3_lut, comm_buf_0__i7 }
ble_pack i16298_2_lut_LC_12_11_7 { i16298_2_lut }
clb_pack LT_12_11 { comm_buf_0__i0_LC_12_11_0, comm_buf_0__i1_LC_12_11_1, comm_buf_0__i2_LC_12_11_2, comm_buf_0__i4_LC_12_11_3, comm_buf_0__i5_LC_12_11_4, comm_buf_0__i6_LC_12_11_5, comm_buf_0__i7_LC_12_11_6, i16298_2_lut_LC_12_11_7 }
set_location LT_12_11 12 11
ble_pack comm_buf_2__i0_LC_12_12_0 { comm_state_3__I_0_353_Mux_0_i6_3_lut, comm_buf_2__i0 }
ble_pack comm_buf_2__i1_LC_12_12_1 { comm_state_3__I_0_353_Mux_1_i6_3_lut, comm_buf_2__i1 }
ble_pack comm_buf_2__i2_LC_12_12_2 { comm_state_3__I_0_353_Mux_2_i6_3_lut, comm_buf_2__i2 }
ble_pack comm_buf_2__i3_LC_12_12_3 { comm_state_3__I_0_353_Mux_3_i6_3_lut, comm_buf_2__i3 }
ble_pack comm_buf_2__i4_LC_12_12_4 { comm_state_3__I_0_353_Mux_4_i6_3_lut, comm_buf_2__i4 }
ble_pack comm_buf_2__i5_LC_12_12_5 { comm_state_3__I_0_353_Mux_5_i6_3_lut, comm_buf_2__i5 }
ble_pack comm_buf_2__i6_LC_12_12_6 { comm_state_3__I_0_353_Mux_6_i6_3_lut, comm_buf_2__i6 }
ble_pack comm_buf_2__i7_LC_12_12_7 { comm_state_3__I_0_353_Mux_7_i6_3_lut, comm_buf_2__i7 }
clb_pack LT_12_12 { comm_buf_2__i0_LC_12_12_0, comm_buf_2__i1_LC_12_12_1, comm_buf_2__i2_LC_12_12_2, comm_buf_2__i3_LC_12_12_3, comm_buf_2__i4_LC_12_12_4, comm_buf_2__i5_LC_12_12_5, comm_buf_2__i6_LC_12_12_6, comm_buf_2__i7_LC_12_12_7 }
set_location LT_12_12 12 12
ble_pack comm_spi.data_tx_i2_12624_12625_set_LC_12_13_0 { comm_spi.i12622_3_lut, comm_spi.data_tx_i2_12624_12625_set }
ble_pack i4032_2_lut_3_lut_LC_12_13_3 { i4032_2_lut_3_lut }
ble_pack i45_3_lut_LC_12_13_4 { i45_3_lut }
ble_pack mux_125_Mux_2_i111_3_lut_LC_12_13_5 { mux_125_Mux_2_i111_3_lut }
ble_pack mux_125_Mux_2_i112_3_lut_LC_12_13_6 { mux_125_Mux_2_i112_3_lut }
ble_pack mux_126_Mux_2_i111_3_lut_LC_12_13_7 { mux_126_Mux_2_i111_3_lut }
clb_pack LT_12_13 { comm_spi.data_tx_i2_12624_12625_set_LC_12_13_0, i4032_2_lut_3_lut_LC_12_13_3, i45_3_lut_LC_12_13_4, mux_125_Mux_2_i111_3_lut_LC_12_13_5, mux_125_Mux_2_i112_3_lut_LC_12_13_6, mux_126_Mux_2_i111_3_lut_LC_12_13_7 }
set_location LT_12_13 12 13
ble_pack comm_spi.data_tx_i6_12640_12641_set_LC_12_14_0 { comm_spi.i12638_3_lut, comm_spi.data_tx_i6_12640_12641_set }
ble_pack mux_125_Mux_5_i23_3_lut_LC_12_14_1 { mux_125_Mux_5_i23_3_lut }
ble_pack mux_125_Mux_7_i111_3_lut_LC_12_14_2 { mux_125_Mux_7_i111_3_lut }
ble_pack mux_126_Mux_1_i111_3_lut_LC_12_14_5 { mux_126_Mux_1_i111_3_lut }
ble_pack mux_126_Mux_3_i16_3_lut_LC_12_14_6 { mux_126_Mux_3_i16_3_lut }
ble_pack mux_126_Mux_4_i16_3_lut_LC_12_14_7 { mux_126_Mux_4_i16_3_lut }
clb_pack LT_12_14 { comm_spi.data_tx_i6_12640_12641_set_LC_12_14_0, mux_125_Mux_5_i23_3_lut_LC_12_14_1, mux_125_Mux_7_i111_3_lut_LC_12_14_2, mux_126_Mux_1_i111_3_lut_LC_12_14_5, mux_126_Mux_3_i16_3_lut_LC_12_14_6, mux_126_Mux_4_i16_3_lut_LC_12_14_7 }
set_location LT_12_14 12 14
ble_pack i1_4_lut_adj_51_LC_12_15_0 { i1_4_lut_adj_51 }
ble_pack buf_device_acadc_i5_LC_12_15_1 { i2_4_lut_adj_53, buf_device_acadc_i5 }
ble_pack mux_125_Mux_4_i17_3_lut_LC_12_15_2 { mux_125_Mux_4_i17_3_lut }
ble_pack i1_4_lut_adj_258_LC_12_15_3 { i1_4_lut_adj_258 }
ble_pack buf_device_acadc_i1_LC_12_15_4 { i2_4_lut_adj_324, buf_device_acadc_i1 }
ble_pack i1_2_lut_4_lut_adj_268_LC_12_15_5 { i1_2_lut_4_lut_adj_268 }
ble_pack i1_2_lut_4_lut_adj_269_LC_12_15_7 { i1_2_lut_4_lut_adj_269 }
clb_pack LT_12_15 { i1_4_lut_adj_51_LC_12_15_0, buf_device_acadc_i5_LC_12_15_1, mux_125_Mux_4_i17_3_lut_LC_12_15_2, i1_4_lut_adj_258_LC_12_15_3, buf_device_acadc_i1_LC_12_15_4, i1_2_lut_4_lut_adj_268_LC_12_15_5, i1_2_lut_4_lut_adj_269_LC_12_15_7 }
set_location LT_12_15 12 15
ble_pack i1_4_lut_adj_54_LC_12_16_0 { i1_4_lut_adj_54 }
ble_pack acadc_skipCount_i9_LC_12_16_1 { i13173_3_lut, acadc_skipCount_i9 }
ble_pack buf_cfgRTD_i1_LC_12_16_2 { i13158_3_lut, buf_cfgRTD_i1 }
ble_pack acadc_rst_330_LC_12_16_3 { i13123_3_lut, acadc_rst_330 }
ble_pack n23438_bdd_4_lut_LC_12_16_4 { n23438_bdd_4_lut }
ble_pack mux_125_Mux_5_i111_3_lut_LC_12_16_5 { mux_125_Mux_5_i111_3_lut }
ble_pack mux_125_Mux_5_i112_3_lut_LC_12_16_6 { mux_125_Mux_5_i112_3_lut }
ble_pack i2_3_lut_adj_59_LC_12_16_7 { i2_3_lut_adj_59 }
clb_pack LT_12_16 { i1_4_lut_adj_54_LC_12_16_0, acadc_skipCount_i9_LC_12_16_1, buf_cfgRTD_i1_LC_12_16_2, acadc_rst_330_LC_12_16_3, n23438_bdd_4_lut_LC_12_16_4, mux_125_Mux_5_i111_3_lut_LC_12_16_5, mux_125_Mux_5_i112_3_lut_LC_12_16_6, i2_3_lut_adj_59_LC_12_16_7 }
set_location LT_12_16 12 16
ble_pack ADC_IAC.ADC_DATA_i11_LC_12_17_0 { ADC_IAC.i13213_3_lut_4_lut, ADC_IAC.ADC_DATA_i11 }
ble_pack i8_4_lut_LC_12_17_1 { i8_4_lut }
ble_pack i7_4_lut_adj_233_LC_12_17_2 { i7_4_lut_adj_233 }
ble_pack ADC_IAC.cmd_rdadctmp_i20_LC_12_17_3 { i12_4_lut_adj_69, ADC_IAC.cmd_rdadctmp_i20 }
ble_pack acadc_skipCount_i14_LC_12_17_4 { i13178_3_lut_4_lut, acadc_skipCount_i14 }
ble_pack mux_126_Mux_0_i16_3_lut_LC_12_17_5 { mux_126_Mux_0_i16_3_lut }
ble_pack ADC_IAC.ADC_DATA_i20_LC_12_17_7 { ADC_IAC.i13222_3_lut_4_lut, ADC_IAC.ADC_DATA_i20 }
clb_pack LT_12_17 { ADC_IAC.ADC_DATA_i11_LC_12_17_0, i8_4_lut_LC_12_17_1, i7_4_lut_adj_233_LC_12_17_2, ADC_IAC.cmd_rdadctmp_i20_LC_12_17_3, acadc_skipCount_i14_LC_12_17_4, mux_126_Mux_0_i16_3_lut_LC_12_17_5, ADC_IAC.ADC_DATA_i20_LC_12_17_7 }
set_location LT_12_17 12 17
ble_pack acadc_skipCount_i10_LC_12_18_1 { i13174_3_lut, acadc_skipCount_i10 }
ble_pack acadc_skipCount_i15_LC_12_18_2 { i13179_3_lut_4_lut, acadc_skipCount_i15 }
ble_pack buf_control_i6_LC_12_18_3 { i13142_3_lut_4_lut, buf_control_i6 }
ble_pack buf_control_i2_LC_12_18_4 { i13138_3_lut, buf_control_i2 }
ble_pack mux_125_Mux_6_i23_3_lut_LC_12_18_6 { mux_125_Mux_6_i23_3_lut }
ble_pack buf_control_i4_LC_12_18_7 { i13140_3_lut, buf_control_i4 }
clb_pack LT_12_18 { acadc_skipCount_i10_LC_12_18_1, acadc_skipCount_i15_LC_12_18_2, buf_control_i6_LC_12_18_3, buf_control_i2_LC_12_18_4, mux_125_Mux_6_i23_3_lut_LC_12_18_6, buf_control_i4_LC_12_18_7 }
set_location LT_12_18 12 18
ble_pack SIG_DDS.tmp_buf_i1_LC_12_19_0 { SIG_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut, SIG_DDS.tmp_buf_i1 }
ble_pack SIG_DDS.tmp_buf_i0_LC_12_19_2 { SIG_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut, SIG_DDS.tmp_buf_i0 }
ble_pack SIG_DDS.tmp_buf_i3_LC_12_19_3 { SIG_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut, SIG_DDS.tmp_buf_i3 }
ble_pack SIG_DDS.tmp_buf_i2_LC_12_19_6 { SIG_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut, SIG_DDS.tmp_buf_i2 }
clb_pack LT_12_19 { SIG_DDS.tmp_buf_i1_LC_12_19_0, SIG_DDS.tmp_buf_i0_LC_12_19_2, SIG_DDS.tmp_buf_i3_LC_12_19_3, SIG_DDS.tmp_buf_i2_LC_12_19_6 }
set_location LT_12_19 12 19
ble_pack comm_spi.data_tx_i1_12620_12621_reset_LC_13_3_0 { comm_spi.i12596_3_lut_comm_spi.data_tx_i1_12620_12621_reset_REP_LUT4_0, comm_spi.data_tx_i1_12620_12621_reset }
clb_pack LT_13_3 { comm_spi.data_tx_i1_12620_12621_reset_LC_13_3_0 }
set_location LT_13_3 13 3
ble_pack comm_spi.data_tx_i1_12620_12621_set_LC_13_4_0 { comm_spi.i12596_3_lut, comm_spi.data_tx_i1_12620_12621_set }
ble_pack comm_spi.RESET_I_0_98_2_lut_LC_13_4_2 { comm_spi.RESET_I_0_98_2_lut }
ble_pack comm_spi.RESET_I_0_99_2_lut_LC_13_4_3 { comm_spi.RESET_I_0_99_2_lut }
ble_pack comm_spi.i20218_4_lut_3_lut_LC_13_4_4 { comm_spi.i20218_4_lut_3_lut }
clb_pack LT_13_4 { comm_spi.data_tx_i1_12620_12621_set_LC_13_4_0, comm_spi.RESET_I_0_98_2_lut_LC_13_4_2, comm_spi.RESET_I_0_99_2_lut_LC_13_4_3, comm_spi.i20218_4_lut_3_lut_LC_13_4_4 }
set_location LT_13_4 13 4
ble_pack comm_index_1__bdd_4_lut_20449_LC_13_5_1 { comm_index_1__bdd_4_lut_20449 }
ble_pack comm_spi.i20253_4_lut_3_lut_LC_13_5_3 { comm_spi.i20253_4_lut_3_lut }
ble_pack comm_spi.RESET_I_0_106_2_lut_LC_13_5_4 { comm_spi.RESET_I_0_106_2_lut }
clb_pack LT_13_5 { comm_index_1__bdd_4_lut_20449_LC_13_5_1, comm_spi.i20253_4_lut_3_lut_LC_13_5_3, comm_spi.RESET_I_0_106_2_lut_LC_13_5_4 }
set_location LT_13_5 13 5
ble_pack comm_spi.data_tx_i2_12624_12625_reset_LC_13_6_0 { comm_spi.i12622_3_lut_comm_spi.data_tx_i2_12624_12625_reset_REP_LUT4_0, comm_spi.data_tx_i2_12624_12625_reset }
clb_pack LT_13_6 { comm_spi.data_tx_i2_12624_12625_reset_LC_13_6_0 }
set_location LT_13_6 13 6
ble_pack comm_spi.MISO_48_12606_12607_reset_LC_13_7_0 { comm_spi.i12614_3_lut_comm_spi.MISO_48_12606_12607_reset_REP_LUT4_0, comm_spi.MISO_48_12606_12607_reset }
clb_pack LT_13_7 { comm_spi.MISO_48_12606_12607_reset_LC_13_7_0 }
set_location LT_13_7 13 7
ble_pack mux_134_Mux_1_i1_3_lut_LC_13_8_0 { mux_134_Mux_1_i1_3_lut }
ble_pack comm_tx_buf_i1_LC_13_8_1 { n23390_bdd_4_lut, comm_tx_buf_i1 }
ble_pack i19782_2_lut_LC_13_8_2 { i19782_2_lut }
ble_pack mux_134_Mux_1_i2_3_lut_LC_13_8_4 { mux_134_Mux_1_i2_3_lut }
clb_pack LT_13_8 { mux_134_Mux_1_i1_3_lut_LC_13_8_0, comm_tx_buf_i1_LC_13_8_1, i19782_2_lut_LC_13_8_2, mux_134_Mux_1_i2_3_lut_LC_13_8_4 }
set_location LT_13_8 13 8
ble_pack mux_127_Mux_0_i19_3_lut_LC_13_9_2 { mux_127_Mux_0_i19_3_lut }
ble_pack mux_127_Mux_0_i22_3_lut_LC_13_9_3 { mux_127_Mux_0_i22_3_lut }
ble_pack i1_2_lut_4_lut_LC_13_9_4 { i1_2_lut_4_lut }
ble_pack i1_3_lut_adj_295_LC_13_9_5 { i1_3_lut_adj_295 }
ble_pack ADC_IAC.cmd_rdadctmp_i8_LC_13_9_6 { i12_4_lut_adj_217, ADC_IAC.cmd_rdadctmp_i8 }
ble_pack comm_buf_6__i4_LC_13_9_7 { i12_4_lut_adj_99, comm_buf_6__i4 }
clb_pack LT_13_9 { mux_127_Mux_0_i19_3_lut_LC_13_9_2, mux_127_Mux_0_i22_3_lut_LC_13_9_3, i1_2_lut_4_lut_LC_13_9_4, i1_3_lut_adj_295_LC_13_9_5, ADC_IAC.cmd_rdadctmp_i8_LC_13_9_6, comm_buf_6__i4_LC_13_9_7 }
set_location LT_13_9 13 9
ble_pack ADC_IAC.ADC_DATA_i0_LC_13_10_0 { ADC_IAC.i13128_3_lut_4_lut, ADC_IAC.ADC_DATA_i0 }
ble_pack mux_126_Mux_5_i19_3_lut_LC_13_10_1 { mux_126_Mux_5_i19_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_20424_LC_13_10_2 { comm_cmd_1__bdd_4_lut_20424 }
ble_pack comm_buf_6__i6_LC_13_10_3 { i12_4_lut_adj_95, comm_buf_6__i6 }
ble_pack i3_2_lut_3_lut_LC_13_10_4 { i3_2_lut_3_lut }
ble_pack i4034_2_lut_3_lut_4_lut_LC_13_10_5 { i4034_2_lut_3_lut_4_lut }
ble_pack i16190_3_lut_LC_13_10_6 { i16190_3_lut }
ble_pack mux_125_Mux_1_i111_3_lut_LC_13_10_7 { mux_125_Mux_1_i111_3_lut }
clb_pack LT_13_10 { ADC_IAC.ADC_DATA_i0_LC_13_10_0, mux_126_Mux_5_i19_3_lut_LC_13_10_1, comm_cmd_1__bdd_4_lut_20424_LC_13_10_2, comm_buf_6__i6_LC_13_10_3, i3_2_lut_3_lut_LC_13_10_4, i4034_2_lut_3_lut_4_lut_LC_13_10_5, i16190_3_lut_LC_13_10_6, mux_125_Mux_1_i111_3_lut_LC_13_10_7 }
set_location LT_13_10 13 10
ble_pack mux_125_Mux_0_i127_3_lut_LC_13_11_0 { mux_125_Mux_0_i127_3_lut }
ble_pack comm_test_buf_24_i16_LC_13_11_1 { i13195_3_lut_4_lut, comm_test_buf_24_i16 }
ble_pack comm_test_buf_24_i18_LC_13_11_2 { i13197_3_lut_4_lut, comm_test_buf_24_i18 }
ble_pack i16302_2_lut_LC_13_11_3 { i16302_2_lut }
ble_pack mux_126_Mux_7_i111_3_lut_LC_13_11_4 { mux_126_Mux_7_i111_3_lut }
ble_pack i10475_3_lut_LC_13_11_5 { i10475_3_lut }
ble_pack comm_cmd_0__bdd_4_lut_20538_LC_13_11_6 { comm_cmd_0__bdd_4_lut_20538 }
ble_pack i19795_2_lut_3_lut_LC_13_11_7 { i19795_2_lut_3_lut }
clb_pack LT_13_11 { mux_125_Mux_0_i127_3_lut_LC_13_11_0, comm_test_buf_24_i16_LC_13_11_1, comm_test_buf_24_i18_LC_13_11_2, i16302_2_lut_LC_13_11_3, mux_126_Mux_7_i111_3_lut_LC_13_11_4, i10475_3_lut_LC_13_11_5, comm_cmd_0__bdd_4_lut_20538_LC_13_11_6, i19795_2_lut_3_lut_LC_13_11_7 }
set_location LT_13_11 13 11
ble_pack comm_spi.imiso_83_12612_12613_set_LC_13_12_0 { comm_spi.i12611_3_lut, comm_spi.imiso_83_12612_12613_set }
ble_pack i16457_2_lut_3_lut_LC_13_12_1 { i16457_2_lut_3_lut }
ble_pack i16462_2_lut_3_lut_LC_13_12_2 { i16462_2_lut_3_lut }
ble_pack i2_3_lut_LC_13_12_3 { i2_3_lut }
ble_pack i1_2_lut_adj_193_LC_13_12_4 { i1_2_lut_adj_193 }
ble_pack i12520_2_lut_LC_13_12_5 { i12520_2_lut }
ble_pack i12773_2_lut_LC_13_12_6 { i12773_2_lut }
ble_pack i12780_2_lut_LC_13_12_7 { i12780_2_lut }
clb_pack LT_13_12 { comm_spi.imiso_83_12612_12613_set_LC_13_12_0, i16457_2_lut_3_lut_LC_13_12_1, i16462_2_lut_3_lut_LC_13_12_2, i2_3_lut_LC_13_12_3, i1_2_lut_adj_193_LC_13_12_4, i12520_2_lut_LC_13_12_5, i12773_2_lut_LC_13_12_6, i12780_2_lut_LC_13_12_7 }
set_location LT_13_12 13 12
ble_pack i19343_4_lut_LC_13_13_0 { i19343_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_20503_LC_13_13_1 { comm_cmd_2__bdd_4_lut_20503 }
ble_pack n23450_bdd_4_lut_LC_13_13_2 { n23450_bdd_4_lut }
ble_pack mux_125_Mux_0_i112_3_lut_LC_13_13_3 { mux_125_Mux_0_i112_3_lut }
ble_pack n23522_bdd_4_lut_LC_13_13_5 { n23522_bdd_4_lut }
ble_pack mux_125_Mux_2_i127_3_lut_LC_13_13_6 { mux_125_Mux_2_i127_3_lut }
ble_pack mux_125_Mux_0_i111_3_lut_LC_13_13_7 { mux_125_Mux_0_i111_3_lut }
clb_pack LT_13_13 { i19343_4_lut_LC_13_13_0, comm_cmd_2__bdd_4_lut_20503_LC_13_13_1, n23450_bdd_4_lut_LC_13_13_2, mux_125_Mux_0_i112_3_lut_LC_13_13_3, n23522_bdd_4_lut_LC_13_13_5, mux_125_Mux_2_i127_3_lut_LC_13_13_6, mux_125_Mux_0_i111_3_lut_LC_13_13_7 }
set_location LT_13_13 13 13
ble_pack i4_4_lut_adj_254_LC_13_14_0 { i4_4_lut_adj_254 }
ble_pack req_data_cnt_i5_LC_13_14_1 { i13184_3_lut, req_data_cnt_i5 }
ble_pack req_data_cnt_i10_LC_13_14_2 { i13189_3_lut, req_data_cnt_i10 }
ble_pack i5_4_lut_adj_253_LC_13_14_3 { i5_4_lut_adj_253 }
ble_pack req_data_cnt_i12_LC_13_14_4 { i13191_3_lut, req_data_cnt_i12 }
ble_pack comm_cmd_0__bdd_4_lut_20478_LC_13_14_5 { comm_cmd_0__bdd_4_lut_20478 }
ble_pack i19165_3_lut_1_lut_2_lut_LC_13_14_6 { i19165_3_lut_1_lut_2_lut }
ble_pack eis_stop_331_LC_13_14_7 { i13124_3_lut, eis_stop_331 }
clb_pack LT_13_14 { i4_4_lut_adj_254_LC_13_14_0, req_data_cnt_i5_LC_13_14_1, req_data_cnt_i10_LC_13_14_2, i5_4_lut_adj_253_LC_13_14_3, req_data_cnt_i12_LC_13_14_4, comm_cmd_0__bdd_4_lut_20478_LC_13_14_5, i19165_3_lut_1_lut_2_lut_LC_13_14_6, eis_stop_331_LC_13_14_7 }
set_location LT_13_14 13 14
ble_pack add_122_2_lut_LC_13_15_0 { add_122_2_lut, add_122_2 }
ble_pack add_122_3_lut_LC_13_15_1 { add_122_3_lut, add_122_3 }
ble_pack add_122_4_lut_LC_13_15_2 { add_122_4_lut, add_122_4 }
ble_pack add_122_5_lut_LC_13_15_3 { add_122_5_lut, add_122_5 }
ble_pack add_122_6_lut_LC_13_15_4 { add_122_6_lut, add_122_6 }
ble_pack add_122_7_lut_LC_13_15_5 { add_122_7_lut, add_122_7 }
ble_pack add_122_8_lut_LC_13_15_6 { add_122_8_lut, add_122_8 }
ble_pack add_122_9_lut_LC_13_15_7 { add_122_9_lut, add_122_9 }
clb_pack LT_13_15 { add_122_2_lut_LC_13_15_0, add_122_3_lut_LC_13_15_1, add_122_4_lut_LC_13_15_2, add_122_5_lut_LC_13_15_3, add_122_6_lut_LC_13_15_4, add_122_7_lut_LC_13_15_5, add_122_8_lut_LC_13_15_6, add_122_9_lut_LC_13_15_7 }
set_location LT_13_15 13 15
ble_pack add_122_10_lut_LC_13_16_0 { add_122_10_lut, add_122_10 }
ble_pack add_122_11_lut_LC_13_16_1 { add_122_11_lut }
ble_pack comm_cmd_0__bdd_4_lut_20523_LC_13_16_2 { comm_cmd_0__bdd_4_lut_20523 }
ble_pack equal_58_i14_2_lut_LC_13_16_3 { equal_58_i14_2_lut }
ble_pack acadc_skipCount_i13_LC_13_16_4 { i13177_3_lut, acadc_skipCount_i13 }
ble_pack i1_2_lut_4_lut_adj_121_LC_13_16_5 { i1_2_lut_4_lut_adj_121 }
ble_pack i16164_3_lut_LC_13_16_6 { i16164_3_lut }
ble_pack i19240_3_lut_LC_13_16_7 { i19240_3_lut }
clb_pack LT_13_16 { add_122_10_lut_LC_13_16_0, add_122_11_lut_LC_13_16_1, comm_cmd_0__bdd_4_lut_20523_LC_13_16_2, equal_58_i14_2_lut_LC_13_16_3, acadc_skipCount_i13_LC_13_16_4, i1_2_lut_4_lut_adj_121_LC_13_16_5, i16164_3_lut_LC_13_16_6, i19240_3_lut_LC_13_16_7 }
set_location LT_13_16 13 16
ble_pack comm_state_3__I_0_358_Mux_3_i15_4_lut_LC_13_17_0 { comm_state_3__I_0_358_Mux_3_i15_4_lut }
ble_pack i6_4_lut_adj_232_LC_13_17_1 { i6_4_lut_adj_232 }
ble_pack acadc_skipCount_i7_LC_13_17_2 { i13171_3_lut, acadc_skipCount_i7 }
ble_pack acadc_skipCount_i11_LC_13_17_4 { i13175_3_lut, acadc_skipCount_i11 }
ble_pack i5_4_lut_adj_234_LC_13_17_5 { i5_4_lut_adj_234 }
ble_pack i14_4_lut_adj_238_LC_13_17_6 { i14_4_lut_adj_238 }
ble_pack acadc_skipCount_i12_LC_13_17_7 { i13176_3_lut, acadc_skipCount_i12 }
clb_pack LT_13_17 { comm_state_3__I_0_358_Mux_3_i15_4_lut_LC_13_17_0, i6_4_lut_adj_232_LC_13_17_1, acadc_skipCount_i7_LC_13_17_2, acadc_skipCount_i11_LC_13_17_4, i5_4_lut_adj_234_LC_13_17_5, i14_4_lut_adj_238_LC_13_17_6, acadc_skipCount_i12_LC_13_17_7 }
set_location LT_13_17 13 17
ble_pack i16464_2_lut_3_lut_LC_13_18_0 { i16464_2_lut_3_lut }
ble_pack acadc_skipCount_i6_LC_13_18_1 { i13170_3_lut, acadc_skipCount_i6 }
ble_pack i1_4_lut_adj_240_LC_13_18_2 { i1_4_lut_adj_240 }
ble_pack i19239_3_lut_LC_13_18_3 { i19239_3_lut }
ble_pack mux_125_Mux_4_i23_3_lut_LC_13_18_4 { mux_125_Mux_4_i23_3_lut }
ble_pack acadc_skipCount_i0_LC_13_18_5 { i13121_3_lut_4_lut, acadc_skipCount_i0 }
ble_pack ADC_IAC.ADC_DATA_i9_LC_13_18_7 { ADC_IAC.i13211_3_lut_4_lut, ADC_IAC.ADC_DATA_i9 }
clb_pack LT_13_18 { i16464_2_lut_3_lut_LC_13_18_0, acadc_skipCount_i6_LC_13_18_1, i1_4_lut_adj_240_LC_13_18_2, i19239_3_lut_LC_13_18_3, mux_125_Mux_4_i23_3_lut_LC_13_18_4, acadc_skipCount_i0_LC_13_18_5, ADC_IAC.ADC_DATA_i9_LC_13_18_7 }
set_location LT_13_18 13 18
ble_pack buf_dds0_i1_LC_13_19_0 { i13143_3_lut_4_lut, buf_dds0_i1 }
ble_pack data_index_i1_LC_13_19_1 { comm_state_3__I_0_358_Mux_1_i15_4_lut_data_index_i1_REP_LUT4_0, data_index_i1 }
ble_pack buf_dds0_i8_LC_13_19_2 { i13150_3_lut, buf_dds0_i8 }
ble_pack i6651_3_lut_LC_13_19_3 { i6651_3_lut }
ble_pack comm_state_3__I_0_358_Mux_1_i15_4_lut_LC_13_19_4 { comm_state_3__I_0_358_Mux_1_i15_4_lut }
ble_pack buf_dds0_i3_LC_13_19_5 { i13145_3_lut_4_lut, buf_dds0_i3 }
ble_pack buf_control_i3_LC_13_19_6 { i13139_3_lut, buf_control_i3 }
clb_pack LT_13_19 { buf_dds0_i1_LC_13_19_0, data_index_i1_LC_13_19_1, buf_dds0_i8_LC_13_19_2, i6651_3_lut_LC_13_19_3, comm_state_3__I_0_358_Mux_1_i15_4_lut_LC_13_19_4, buf_dds0_i3_LC_13_19_5, buf_control_i3_LC_13_19_6 }
set_location LT_13_19 13 19
ble_pack SIG_DDS.MOSI_31_LC_13_20_4 { i13134_3_lut, SIG_DDS.MOSI_31 }
clb_pack LT_13_20 { SIG_DDS.MOSI_31_LC_13_20_4 }
set_location LT_13_20 13 20
ble_pack comm_spi.iclk_40_12598_12599_set_LC_14_2_0 { comm_spi.iclk_40_12598_12599_set_THRU_LUT4_0, comm_spi.iclk_40_12598_12599_set }
clb_pack LT_14_2 { comm_spi.iclk_40_12598_12599_set_LC_14_2_0 }
set_location LT_14_2 14 2
ble_pack comm_spi.i20203_4_lut_3_lut_LC_14_3_2 { comm_spi.i20203_4_lut_3_lut }
ble_pack comm_spi.i12600_3_lut_LC_14_3_3 { comm_spi.i12600_3_lut }
clb_pack LT_14_3 { comm_spi.i20203_4_lut_3_lut_LC_14_3_2, comm_spi.i12600_3_lut_LC_14_3_3 }
set_location LT_14_3 14 3
ble_pack comm_spi.data_tx_i0_12594_12595_set_LC_14_4_0 { comm_spi.data_tx_i0_12594_12595_set_THRU_LUT4_0, comm_spi.data_tx_i0_12594_12595_set }
clb_pack LT_14_4 { comm_spi.data_tx_i0_12594_12595_set_LC_14_4_0 }
set_location LT_14_4 14 4
ble_pack secclk_cnt_3785_3786__i1_LC_14_5_0 { secclk_cnt_3785_3786_add_4_2_lut, secclk_cnt_3785_3786__i1, secclk_cnt_3785_3786_add_4_2 }
ble_pack secclk_cnt_3785_3786__i2_LC_14_5_1 { secclk_cnt_3785_3786_add_4_3_lut, secclk_cnt_3785_3786__i2, secclk_cnt_3785_3786_add_4_3 }
ble_pack secclk_cnt_3785_3786__i3_LC_14_5_2 { secclk_cnt_3785_3786_add_4_4_lut, secclk_cnt_3785_3786__i3, secclk_cnt_3785_3786_add_4_4 }
ble_pack secclk_cnt_3785_3786__i4_LC_14_5_3 { secclk_cnt_3785_3786_add_4_5_lut, secclk_cnt_3785_3786__i4, secclk_cnt_3785_3786_add_4_5 }
ble_pack secclk_cnt_3785_3786__i5_LC_14_5_4 { secclk_cnt_3785_3786_add_4_6_lut, secclk_cnt_3785_3786__i5, secclk_cnt_3785_3786_add_4_6 }
ble_pack secclk_cnt_3785_3786__i6_LC_14_5_5 { secclk_cnt_3785_3786_add_4_7_lut, secclk_cnt_3785_3786__i6, secclk_cnt_3785_3786_add_4_7 }
ble_pack secclk_cnt_3785_3786__i7_LC_14_5_6 { secclk_cnt_3785_3786_add_4_8_lut, secclk_cnt_3785_3786__i7, secclk_cnt_3785_3786_add_4_8 }
ble_pack secclk_cnt_3785_3786__i8_LC_14_5_7 { secclk_cnt_3785_3786_add_4_9_lut, secclk_cnt_3785_3786__i8, secclk_cnt_3785_3786_add_4_9 }
clb_pack LT_14_5 { secclk_cnt_3785_3786__i1_LC_14_5_0, secclk_cnt_3785_3786__i2_LC_14_5_1, secclk_cnt_3785_3786__i3_LC_14_5_2, secclk_cnt_3785_3786__i4_LC_14_5_3, secclk_cnt_3785_3786__i5_LC_14_5_4, secclk_cnt_3785_3786__i6_LC_14_5_5, secclk_cnt_3785_3786__i7_LC_14_5_6, secclk_cnt_3785_3786__i8_LC_14_5_7 }
set_location LT_14_5 14 5
ble_pack secclk_cnt_3785_3786__i9_LC_14_6_0 { secclk_cnt_3785_3786_add_4_10_lut, secclk_cnt_3785_3786__i9, secclk_cnt_3785_3786_add_4_10 }
ble_pack secclk_cnt_3785_3786__i10_LC_14_6_1 { secclk_cnt_3785_3786_add_4_11_lut, secclk_cnt_3785_3786__i10, secclk_cnt_3785_3786_add_4_11 }
ble_pack secclk_cnt_3785_3786__i11_LC_14_6_2 { secclk_cnt_3785_3786_add_4_12_lut, secclk_cnt_3785_3786__i11, secclk_cnt_3785_3786_add_4_12 }
ble_pack secclk_cnt_3785_3786__i12_LC_14_6_3 { secclk_cnt_3785_3786_add_4_13_lut, secclk_cnt_3785_3786__i12, secclk_cnt_3785_3786_add_4_13 }
ble_pack secclk_cnt_3785_3786__i13_LC_14_6_4 { secclk_cnt_3785_3786_add_4_14_lut, secclk_cnt_3785_3786__i13, secclk_cnt_3785_3786_add_4_14 }
ble_pack secclk_cnt_3785_3786__i14_LC_14_6_5 { secclk_cnt_3785_3786_add_4_15_lut, secclk_cnt_3785_3786__i14, secclk_cnt_3785_3786_add_4_15 }
ble_pack secclk_cnt_3785_3786__i15_LC_14_6_6 { secclk_cnt_3785_3786_add_4_16_lut, secclk_cnt_3785_3786__i15, secclk_cnt_3785_3786_add_4_16 }
ble_pack secclk_cnt_3785_3786__i16_LC_14_6_7 { secclk_cnt_3785_3786_add_4_17_lut, secclk_cnt_3785_3786__i16, secclk_cnt_3785_3786_add_4_17 }
clb_pack LT_14_6 { secclk_cnt_3785_3786__i9_LC_14_6_0, secclk_cnt_3785_3786__i10_LC_14_6_1, secclk_cnt_3785_3786__i11_LC_14_6_2, secclk_cnt_3785_3786__i12_LC_14_6_3, secclk_cnt_3785_3786__i13_LC_14_6_4, secclk_cnt_3785_3786__i14_LC_14_6_5, secclk_cnt_3785_3786__i15_LC_14_6_6, secclk_cnt_3785_3786__i16_LC_14_6_7 }
set_location LT_14_6 14 6
ble_pack secclk_cnt_3785_3786__i17_LC_14_7_0 { secclk_cnt_3785_3786_add_4_18_lut, secclk_cnt_3785_3786__i17, secclk_cnt_3785_3786_add_4_18 }
ble_pack secclk_cnt_3785_3786__i18_LC_14_7_1 { secclk_cnt_3785_3786_add_4_19_lut, secclk_cnt_3785_3786__i18, secclk_cnt_3785_3786_add_4_19 }
ble_pack secclk_cnt_3785_3786__i19_LC_14_7_2 { secclk_cnt_3785_3786_add_4_20_lut, secclk_cnt_3785_3786__i19, secclk_cnt_3785_3786_add_4_20 }
ble_pack secclk_cnt_3785_3786__i20_LC_14_7_3 { secclk_cnt_3785_3786_add_4_21_lut, secclk_cnt_3785_3786__i20, secclk_cnt_3785_3786_add_4_21 }
ble_pack secclk_cnt_3785_3786__i21_LC_14_7_4 { secclk_cnt_3785_3786_add_4_22_lut, secclk_cnt_3785_3786__i21, secclk_cnt_3785_3786_add_4_22 }
ble_pack secclk_cnt_3785_3786__i22_LC_14_7_5 { secclk_cnt_3785_3786_add_4_23_lut, secclk_cnt_3785_3786__i22, secclk_cnt_3785_3786_add_4_23 }
ble_pack secclk_cnt_3785_3786__i23_LC_14_7_6 { secclk_cnt_3785_3786_add_4_24_lut, secclk_cnt_3785_3786__i23 }
clb_pack LT_14_7 { secclk_cnt_3785_3786__i17_LC_14_7_0, secclk_cnt_3785_3786__i18_LC_14_7_1, secclk_cnt_3785_3786__i19_LC_14_7_2, secclk_cnt_3785_3786__i20_LC_14_7_3, secclk_cnt_3785_3786__i21_LC_14_7_4, secclk_cnt_3785_3786__i22_LC_14_7_5, secclk_cnt_3785_3786__i23_LC_14_7_6 }
set_location LT_14_7 14 7
ble_pack i6_4_lut_adj_204_LC_14_8_0 { i6_4_lut_adj_204 }
ble_pack i1_4_lut_adj_287_LC_14_8_1 { i1_4_lut_adj_287 }
ble_pack i1_4_lut_adj_333_LC_14_8_2 { i1_4_lut_adj_333 }
ble_pack i16454_2_lut_3_lut_LC_14_8_3 { i16454_2_lut_3_lut }
ble_pack comm_buf_6__i1_LC_14_8_4 { i12_4_lut_adj_103, comm_buf_6__i1 }
ble_pack mux_127_Mux_2_i30_3_lut_LC_14_8_5 { mux_127_Mux_2_i30_3_lut }
ble_pack i1_4_lut_adj_215_LC_14_8_6 { i1_4_lut_adj_215 }
ble_pack buf_dds0_i13_LC_14_8_7 { i13155_3_lut_4_lut, buf_dds0_i13 }
clb_pack LT_14_8 { i6_4_lut_adj_204_LC_14_8_0, i1_4_lut_adj_287_LC_14_8_1, i1_4_lut_adj_333_LC_14_8_2, i16454_2_lut_3_lut_LC_14_8_3, comm_buf_6__i1_LC_14_8_4, mux_127_Mux_2_i30_3_lut_LC_14_8_5, i1_4_lut_adj_215_LC_14_8_6, buf_dds0_i13_LC_14_8_7 }
set_location LT_14_8 14 8
ble_pack mux_134_Mux_7_i2_3_lut_LC_14_9_0 { mux_134_Mux_7_i2_3_lut }
ble_pack i19758_2_lut_LC_14_9_1 { i19758_2_lut }
ble_pack comm_index_1__bdd_4_lut_20429_LC_14_9_2 { comm_index_1__bdd_4_lut_20429 }
ble_pack comm_tx_buf_i7_LC_14_9_3 { n23360_bdd_4_lut, comm_tx_buf_i7 }
ble_pack mux_134_Mux_7_i4_3_lut_LC_14_9_4 { mux_134_Mux_7_i4_3_lut }
ble_pack mux_134_Mux_7_i1_3_lut_LC_14_9_5 { mux_134_Mux_7_i1_3_lut }
ble_pack comm_spi.i20213_4_lut_3_lut_LC_14_9_6 { comm_spi.i20213_4_lut_3_lut }
ble_pack comm_spi.RESET_I_0_100_2_lut_LC_14_9_7 { comm_spi.RESET_I_0_100_2_lut }
clb_pack LT_14_9 { mux_134_Mux_7_i2_3_lut_LC_14_9_0, i19758_2_lut_LC_14_9_1, comm_index_1__bdd_4_lut_20429_LC_14_9_2, comm_tx_buf_i7_LC_14_9_3, mux_134_Mux_7_i4_3_lut_LC_14_9_4, mux_134_Mux_7_i1_3_lut_LC_14_9_5, comm_spi.i20213_4_lut_3_lut_LC_14_9_6, comm_spi.RESET_I_0_100_2_lut_LC_14_9_7 }
set_location LT_14_9 14 9
ble_pack mux_134_Mux_2_i4_3_lut_LC_14_10_0 { mux_134_Mux_2_i4_3_lut }
ble_pack i19747_2_lut_LC_14_10_1 { i19747_2_lut }
ble_pack comm_index_1__bdd_4_lut_20454_LC_14_10_2 { comm_index_1__bdd_4_lut_20454 }
ble_pack mux_134_Mux_2_i1_3_lut_LC_14_10_3 { mux_134_Mux_2_i1_3_lut }
ble_pack comm_tx_buf_i2_LC_14_10_4 { n23396_bdd_4_lut, comm_tx_buf_i2 }
ble_pack mux_134_Mux_2_i2_3_lut_LC_14_10_5 { mux_134_Mux_2_i2_3_lut }
ble_pack i10481_3_lut_LC_14_10_6 { i10481_3_lut }
ble_pack comm_spi.RESET_I_0_105_2_lut_LC_14_10_7 { comm_spi.RESET_I_0_105_2_lut }
clb_pack LT_14_10 { mux_134_Mux_2_i4_3_lut_LC_14_10_0, i19747_2_lut_LC_14_10_1, comm_index_1__bdd_4_lut_20454_LC_14_10_2, mux_134_Mux_2_i1_3_lut_LC_14_10_3, comm_tx_buf_i2_LC_14_10_4, mux_134_Mux_2_i2_3_lut_LC_14_10_5, i10481_3_lut_LC_14_10_6, comm_spi.RESET_I_0_105_2_lut_LC_14_10_7 }
set_location LT_14_10 14 10
ble_pack comm_buf_3__i0_LC_14_11_0 { i11656_3_lut, comm_buf_3__i0 }
ble_pack comm_buf_3__i7_LC_14_11_1 { i12067_3_lut, comm_buf_3__i7 }
ble_pack comm_buf_3__i6_LC_14_11_2 { i12071_3_lut, comm_buf_3__i6 }
ble_pack comm_buf_3__i5_LC_14_11_3 { i12075_3_lut, comm_buf_3__i5 }
ble_pack comm_buf_3__i4_LC_14_11_4 { i12079_3_lut, comm_buf_3__i4 }
ble_pack comm_buf_3__i3_LC_14_11_5 { i12083_3_lut, comm_buf_3__i3 }
ble_pack comm_buf_3__i2_LC_14_11_6 { i12087_3_lut, comm_buf_3__i2 }
ble_pack comm_buf_3__i1_LC_14_11_7 { i12091_3_lut, comm_buf_3__i1 }
clb_pack LT_14_11 { comm_buf_3__i0_LC_14_11_0, comm_buf_3__i7_LC_14_11_1, comm_buf_3__i6_LC_14_11_2, comm_buf_3__i5_LC_14_11_3, comm_buf_3__i4_LC_14_11_4, comm_buf_3__i3_LC_14_11_5, comm_buf_3__i2_LC_14_11_6, comm_buf_3__i1_LC_14_11_7 }
set_location LT_14_11 14 11
ble_pack mux_127_Mux_2_i127_3_lut_LC_14_12_0 { mux_127_Mux_2_i127_3_lut }
ble_pack i1_3_lut_adj_316_LC_14_12_1 { i1_3_lut_adj_316 }
ble_pack comm_cmd_i6_LC_14_12_2 { i12_4_lut_adj_117, comm_cmd_i6 }
ble_pack i1_2_lut_3_lut_4_lut_LC_14_12_3 { i1_2_lut_3_lut_4_lut }
ble_pack i2_3_lut_4_lut_adj_310_LC_14_12_4 { i2_3_lut_4_lut_adj_310 }
ble_pack i1_2_lut_LC_14_12_5 { i1_2_lut }
ble_pack i1_2_lut_4_lut_adj_338_LC_14_12_6 { i1_2_lut_4_lut_adj_338 }
ble_pack i12830_2_lut_3_lut_LC_14_12_7 { i12830_2_lut_3_lut }
clb_pack LT_14_12 { mux_127_Mux_2_i127_3_lut_LC_14_12_0, i1_3_lut_adj_316_LC_14_12_1, comm_cmd_i6_LC_14_12_2, i1_2_lut_3_lut_4_lut_LC_14_12_3, i2_3_lut_4_lut_adj_310_LC_14_12_4, i1_2_lut_LC_14_12_5, i1_2_lut_4_lut_adj_338_LC_14_12_6, i12830_2_lut_3_lut_LC_14_12_7 }
set_location LT_14_12 14 12
ble_pack i16466_2_lut_3_lut_LC_14_13_0 { i16466_2_lut_3_lut }
ble_pack n23288_bdd_4_lut_LC_14_13_1 { n23288_bdd_4_lut }
ble_pack i3_4_lut_LC_14_13_2 { i3_4_lut }
ble_pack req_data_cnt_i3_LC_14_13_4 { i13182_3_lut, req_data_cnt_i3 }
ble_pack comm_cmd_6__I_0_372_i8_2_lut_LC_14_13_5 { comm_cmd_6__I_0_372_i8_2_lut }
ble_pack i2_4_lut_adj_210_LC_14_13_6 { i2_4_lut_adj_210 }
ble_pack mux_126_Mux_3_i19_3_lut_LC_14_13_7 { mux_126_Mux_3_i19_3_lut }
clb_pack LT_14_13 { i16466_2_lut_3_lut_LC_14_13_0, n23288_bdd_4_lut_LC_14_13_1, i3_4_lut_LC_14_13_2, req_data_cnt_i3_LC_14_13_4, comm_cmd_6__I_0_372_i8_2_lut_LC_14_13_5, i2_4_lut_adj_210_LC_14_13_6, mux_126_Mux_3_i19_3_lut_LC_14_13_7 }
set_location LT_14_13 14 13
ble_pack i1_4_lut_adj_73_LC_14_14_1 { i1_4_lut_adj_73 }
ble_pack i4_4_lut_LC_14_14_2 { i4_4_lut }
ble_pack mux_125_Mux_7_i23_3_lut_LC_14_14_3 { mux_125_Mux_7_i23_3_lut }
ble_pack i14_4_lut_adj_313_LC_14_14_4 { i14_4_lut_adj_313 }
ble_pack n23546_bdd_4_lut_LC_14_14_5 { n23546_bdd_4_lut }
ble_pack i19247_3_lut_LC_14_14_6 { i19247_3_lut }
clb_pack LT_14_14 { i1_4_lut_adj_73_LC_14_14_1, i4_4_lut_LC_14_14_2, mux_125_Mux_7_i23_3_lut_LC_14_14_3, i14_4_lut_adj_313_LC_14_14_4, n23546_bdd_4_lut_LC_14_14_5, i19247_3_lut_LC_14_14_6 }
set_location LT_14_14 14 14
ble_pack comm_length_i0_LC_14_15_0 { i11636_3_lut, comm_length_i0 }
ble_pack comm_length_i1_LC_14_15_1 { mux_124_Mux_1_i127_3_lut, comm_length_i1 }
ble_pack i1_2_lut_adj_244_LC_14_15_2 { i1_2_lut_adj_244 }
ble_pack i1_2_lut_adj_331_LC_14_15_3 { i1_2_lut_adj_331 }
ble_pack i20055_2_lut_LC_14_15_5 { i20055_2_lut }
clb_pack LT_14_15 { comm_length_i0_LC_14_15_0, comm_length_i1_LC_14_15_1, i1_2_lut_adj_244_LC_14_15_2, i1_2_lut_adj_331_LC_14_15_3, i20055_2_lut_LC_14_15_5 }
set_location LT_14_15 14 15
ble_pack data_index_i2_LC_14_16_0 { comm_state_3__I_0_358_Mux_2_i15_4_lut_data_index_i2_REP_LUT4_0, data_index_i2 }
ble_pack i6641_3_lut_LC_14_16_1 { i6641_3_lut }
ble_pack comm_state_3__I_0_358_Mux_2_i15_4_lut_LC_14_16_2 { comm_state_3__I_0_358_Mux_2_i15_4_lut }
ble_pack acadc_skipCount_i2_LC_14_16_3 { i13166_3_lut_4_lut, acadc_skipCount_i2 }
ble_pack data_index_i3_LC_14_16_4 { comm_state_3__I_0_358_Mux_3_i15_4_lut_data_index_i3_REP_LUT4_0, data_index_i3 }
ble_pack i10_4_lut_adj_236_LC_14_16_5 { i10_4_lut_adj_236 }
ble_pack i15_4_lut_adj_241_LC_14_16_6 { i15_4_lut_adj_241 }
ble_pack i1_4_lut_adj_321_LC_14_16_7 { i1_4_lut_adj_321 }
clb_pack LT_14_16 { data_index_i2_LC_14_16_0, i6641_3_lut_LC_14_16_1, comm_state_3__I_0_358_Mux_2_i15_4_lut_LC_14_16_2, acadc_skipCount_i2_LC_14_16_3, data_index_i3_LC_14_16_4, i10_4_lut_adj_236_LC_14_16_5, i15_4_lut_adj_241_LC_14_16_6, i1_4_lut_adj_321_LC_14_16_7 }
set_location LT_14_16 14 16
ble_pack mux_126_Mux_1_i16_3_lut_LC_14_17_0 { mux_126_Mux_1_i16_3_lut }
ble_pack mux_126_Mux_2_i16_3_lut_LC_14_17_2 { mux_126_Mux_2_i16_3_lut }
ble_pack i19221_3_lut_LC_14_17_3 { i19221_3_lut }
ble_pack comm_spi.MISO_48_12606_12607_set_LC_14_17_4 { comm_spi.i12614_3_lut, comm_spi.MISO_48_12606_12607_set }
ble_pack mux_125_Mux_1_i112_3_lut_LC_14_17_7 { mux_125_Mux_1_i112_3_lut }
clb_pack LT_14_17 { mux_126_Mux_1_i16_3_lut_LC_14_17_0, mux_126_Mux_2_i16_3_lut_LC_14_17_2, i19221_3_lut_LC_14_17_3, comm_spi.MISO_48_12606_12607_set_LC_14_17_4, mux_125_Mux_1_i112_3_lut_LC_14_17_7 }
set_location LT_14_17 14 17
ble_pack i4594_3_lut_LC_14_18_0 { i4594_3_lut }
ble_pack i1_4_lut_adj_207_LC_14_18_1 { i1_4_lut_adj_207 }
ble_pack trig_dds0_307_LC_14_18_2 { i11_3_lut_4_lut_adj_246, trig_dds0_307 }
ble_pack SIG_DDS.i4_4_lut_LC_14_18_4 { SIG_DDS.i4_4_lut }
ble_pack comm_test_buf_24_i23_LC_14_18_5 { i13202_3_lut_4_lut, comm_test_buf_24_i23 }
ble_pack buf_dds0_i2_LC_14_18_6 { i13144_3_lut_4_lut, buf_dds0_i2 }
ble_pack i6591_3_lut_LC_14_18_7 { i6591_3_lut }
clb_pack LT_14_18 { i4594_3_lut_LC_14_18_0, i1_4_lut_adj_207_LC_14_18_1, trig_dds0_307_LC_14_18_2, SIG_DDS.i4_4_lut_LC_14_18_4, comm_test_buf_24_i23_LC_14_18_5, buf_dds0_i2_LC_14_18_6, i6591_3_lut_LC_14_18_7 }
set_location LT_14_18 14 18
ble_pack i6571_3_lut_LC_14_19_5 { i6571_3_lut }
ble_pack i6581_3_lut_LC_14_19_6 { i6581_3_lut }
ble_pack comm_state_3__I_0_358_Mux_8_i15_4_lut_LC_14_19_7 { comm_state_3__I_0_358_Mux_8_i15_4_lut }
clb_pack LT_14_19 { i6571_3_lut_LC_14_19_5, i6581_3_lut_LC_14_19_6, comm_state_3__I_0_358_Mux_8_i15_4_lut_LC_14_19_7 }
set_location LT_14_19 14 19
ble_pack SIG_DDS.dds_state_i2_LC_14_20_0 { SIG_DDS.i1_2_lut, SIG_DDS.dds_state_i2 }
ble_pack SIG_DDS.i20129_4_lut_LC_14_20_4 { SIG_DDS.i20129_4_lut }
clb_pack LT_14_20 { SIG_DDS.dds_state_i2_LC_14_20_0, SIG_DDS.i20129_4_lut_LC_14_20_4 }
set_location LT_14_20 14 20
ble_pack comm_spi.RESET_I_0_90_2_lut_LC_15_1_1 { comm_spi.RESET_I_0_90_2_lut }
clb_pack LT_15_1 { comm_spi.RESET_I_0_90_2_lut_LC_15_1_1 }
set_location LT_15_1 15 1
ble_pack comm_spi.imosi_44_12602_12603_reset_LC_15_2_0 { comm_spi.imosi_44_12602_12603_reset_THRU_LUT4_0, comm_spi.imosi_44_12602_12603_reset }
clb_pack LT_15_2 { comm_spi.imosi_44_12602_12603_reset_LC_15_2_0 }
set_location LT_15_2 15 2
ble_pack comm_spi.iclk_40_12598_12599_reset_LC_15_3_0 { comm_spi.iclk_40_12598_12599_reset_THRU_LUT4_0, comm_spi.iclk_40_12598_12599_reset }
clb_pack LT_15_3 { comm_spi.iclk_40_12598_12599_reset_LC_15_3_0 }
set_location LT_15_3 15 3
ble_pack comm_spi.data_rx_i0_12616_12617_reset_LC_15_4_0 { comm_spi.i12604_3_lut_comm_spi.data_rx_i0_12616_12617_reset_REP_LUT4_0, comm_spi.data_rx_i0_12616_12617_reset }
clb_pack LT_15_4 { comm_spi.data_rx_i0_12616_12617_reset_LC_15_4_0 }
set_location LT_15_4 15 4
ble_pack ADC_VDC.genclk.t_clk_24_LC_15_5_4 { ADC_VDC.genclk.div_state_1__I_0_1_lut_ADC_VDC.genclk.t_clk_24_REP_LUT4_0, ADC_VDC.genclk.t_clk_24 }
ble_pack mux_134_Mux_1_i4_3_lut_LC_15_5_5 { mux_134_Mux_1_i4_3_lut }
ble_pack comm_spi.RESET_I_0_87_2_lut_LC_15_5_6 { comm_spi.RESET_I_0_87_2_lut }
ble_pack comm_spi.RESET_I_0_91_2_lut_LC_15_5_7 { comm_spi.RESET_I_0_91_2_lut }
clb_pack LT_15_5 { ADC_VDC.genclk.t_clk_24_LC_15_5_4, mux_134_Mux_1_i4_3_lut_LC_15_5_5, comm_spi.RESET_I_0_87_2_lut_LC_15_5_6, comm_spi.RESET_I_0_91_2_lut_LC_15_5_7 }
set_location LT_15_5 15 5
ble_pack i9_4_lut_LC_15_6_0 { i9_4_lut }
ble_pack i15_4_lut_adj_205_LC_15_6_1 { i15_4_lut_adj_205 }
ble_pack i7_4_lut_LC_15_6_2 { i7_4_lut }
ble_pack i2_2_lut_LC_15_6_3 { i2_2_lut }
ble_pack i11_4_lut_adj_203_LC_15_6_4 { i11_4_lut_adj_203 }
ble_pack i10_4_lut_LC_15_6_5 { i10_4_lut }
clb_pack LT_15_6 { i9_4_lut_LC_15_6_0, i15_4_lut_adj_205_LC_15_6_1, i7_4_lut_LC_15_6_2, i2_2_lut_LC_15_6_3, i11_4_lut_adj_203_LC_15_6_4, i10_4_lut_LC_15_6_5 }
set_location LT_15_6 15 6
ble_pack SecClk_295_LC_15_7_2 { i1_2_lut_adj_334, SecClk_295 }
ble_pack comm_cmd_6__I_0_374_i9_2_lut_3_lut_LC_15_7_3 { comm_cmd_6__I_0_374_i9_2_lut_3_lut }
ble_pack i9640_1_lut_LC_15_7_4 { i9640_1_lut }
ble_pack i19311_3_lut_LC_15_7_5 { i19311_3_lut }
clb_pack LT_15_7 { SecClk_295_LC_15_7_2, comm_cmd_6__I_0_374_i9_2_lut_3_lut_LC_15_7_3, i9640_1_lut_LC_15_7_4, i19311_3_lut_LC_15_7_5 }
set_location LT_15_7 15 7
ble_pack comm_buf_6__i7_LC_15_8_0 { i12_4_lut_adj_93, comm_buf_6__i7 }
ble_pack comm_test_buf_24_i17_LC_15_8_1 { i13196_3_lut_4_lut, comm_test_buf_24_i17 }
ble_pack comm_cmd_i7_LC_15_8_3 { i12_4_lut_adj_116, comm_cmd_i7 }
ble_pack comm_buf_6__i0_LC_15_8_4 { i12_4_lut_adj_212, comm_buf_6__i0 }
ble_pack i12808_3_lut_LC_15_8_6 { i12808_3_lut }
ble_pack comm_buf_6__i5_LC_15_8_7 { i12_4_lut_adj_97, comm_buf_6__i5 }
clb_pack LT_15_8 { comm_buf_6__i7_LC_15_8_0, comm_test_buf_24_i17_LC_15_8_1, comm_cmd_i7_LC_15_8_3, comm_buf_6__i0_LC_15_8_4, i12808_3_lut_LC_15_8_6, comm_buf_6__i5_LC_15_8_7 }
set_location LT_15_8 15 8
ble_pack i16114_3_lut_LC_15_9_0 { i16114_3_lut }
ble_pack i16116_3_lut_LC_15_9_1 { i16116_3_lut }
ble_pack comm_index_1__bdd_4_lut_20434_LC_15_9_2 { comm_index_1__bdd_4_lut_20434 }
ble_pack comm_tx_buf_i0_LC_15_9_3 { n23372_bdd_4_lut, comm_tx_buf_i0 }
ble_pack i19938_2_lut_LC_15_9_4 { i19938_2_lut }
ble_pack i16113_3_lut_LC_15_9_5 { i16113_3_lut }
ble_pack i16121_3_lut_LC_15_9_6 { i16121_3_lut }
clb_pack LT_15_9 { i16114_3_lut_LC_15_9_0, i16116_3_lut_LC_15_9_1, comm_index_1__bdd_4_lut_20434_LC_15_9_2, comm_tx_buf_i0_LC_15_9_3, i19938_2_lut_LC_15_9_4, i16113_3_lut_LC_15_9_5, i16121_3_lut_LC_15_9_6 }
set_location LT_15_9 15 9
ble_pack comm_buf_5__i0_LC_15_10_0 { i11664_3_lut, comm_buf_5__i0 }
ble_pack comm_buf_5__i7_LC_15_10_1 { i12011_3_lut, comm_buf_5__i7 }
ble_pack comm_buf_5__i6_LC_15_10_2 { i12015_3_lut, comm_buf_5__i6 }
ble_pack comm_buf_5__i5_LC_15_10_3 { i12019_3_lut, comm_buf_5__i5 }
ble_pack comm_buf_5__i4_LC_15_10_4 { i12023_3_lut, comm_buf_5__i4 }
ble_pack comm_buf_5__i3_LC_15_10_5 { i12027_3_lut, comm_buf_5__i3 }
ble_pack comm_buf_5__i2_LC_15_10_6 { i12031_3_lut, comm_buf_5__i2 }
ble_pack comm_buf_5__i1_LC_15_10_7 { i12035_3_lut, comm_buf_5__i1 }
clb_pack LT_15_10 { comm_buf_5__i0_LC_15_10_0, comm_buf_5__i7_LC_15_10_1, comm_buf_5__i6_LC_15_10_2, comm_buf_5__i5_LC_15_10_3, comm_buf_5__i4_LC_15_10_4, comm_buf_5__i3_LC_15_10_5, comm_buf_5__i2_LC_15_10_6, comm_buf_5__i1_LC_15_10_7 }
set_location LT_15_10 15 10
ble_pack comm_cmd_i0_LC_15_11_0 { i11_4_lut_adj_223, comm_cmd_i0 }
ble_pack comm_cmd_i2_LC_15_11_1 { i11_4_lut_adj_123, comm_cmd_i2 }
ble_pack comm_cmd_i3_LC_15_11_2 { i11_4_lut_adj_122, comm_cmd_i3 }
ble_pack equal_188_i9_2_lut_3_lut_LC_15_11_3 { equal_188_i9_2_lut_3_lut }
ble_pack i1_2_lut_adj_60_LC_15_11_4 { i1_2_lut_adj_60 }
ble_pack comm_cmd_0__bdd_4_lut_20553_LC_15_11_5 { comm_cmd_0__bdd_4_lut_20553 }
ble_pack n23504_bdd_4_lut_LC_15_11_6 { n23504_bdd_4_lut }
ble_pack buf_control_i1_LC_15_11_7 { i13137_3_lut_4_lut, buf_control_i1 }
clb_pack LT_15_11 { comm_cmd_i0_LC_15_11_0, comm_cmd_i2_LC_15_11_1, comm_cmd_i3_LC_15_11_2, equal_188_i9_2_lut_3_lut_LC_15_11_3, i1_2_lut_adj_60_LC_15_11_4, comm_cmd_0__bdd_4_lut_20553_LC_15_11_5, n23504_bdd_4_lut_LC_15_11_6, buf_control_i1_LC_15_11_7 }
set_location LT_15_11 15 11
ble_pack i1_3_lut_4_lut_adj_315_LC_15_12_0 { i1_3_lut_4_lut_adj_315 }
ble_pack i1_4_lut_adj_309_LC_15_12_1 { i1_4_lut_adj_309 }
ble_pack comm_cmd_1__bdd_4_lut_20382_LC_15_12_2 { comm_cmd_1__bdd_4_lut_20382 }
ble_pack i19135_2_lut_3_lut_LC_15_12_3 { i19135_2_lut_3_lut }
ble_pack comm_cmd_i4_LC_15_12_4 { i11_4_lut_adj_293, comm_cmd_i4 }
ble_pack comm_cmd_6__I_0_374_i10_2_lut_LC_15_12_5 { comm_cmd_6__I_0_374_i10_2_lut }
ble_pack i1_4_lut_adj_62_LC_15_12_6 { i1_4_lut_adj_62 }
ble_pack comm_cmd_i5_LC_15_12_7 { i12_4_lut_adj_118, comm_cmd_i5 }
clb_pack LT_15_12 { i1_3_lut_4_lut_adj_315_LC_15_12_0, i1_4_lut_adj_309_LC_15_12_1, comm_cmd_1__bdd_4_lut_20382_LC_15_12_2, i19135_2_lut_3_lut_LC_15_12_3, comm_cmd_i4_LC_15_12_4, comm_cmd_6__I_0_374_i10_2_lut_LC_15_12_5, i1_4_lut_adj_62_LC_15_12_6, comm_cmd_i5_LC_15_12_7 }
set_location LT_15_12 15 12
ble_pack comm_cmd_1__bdd_4_lut_20372_LC_15_13_1 { comm_cmd_1__bdd_4_lut_20372 }
ble_pack acadc_skipCount_i5_LC_15_13_2 { i13169_3_lut_4_lut, acadc_skipCount_i5 }
ble_pack acadc_skipCount_i1_LC_15_13_3 { i13165_3_lut_4_lut, acadc_skipCount_i1 }
ble_pack req_data_cnt_i2_LC_15_13_4 { i13181_3_lut, req_data_cnt_i2 }
ble_pack i19814_3_lut_4_lut_LC_15_13_5 { i19814_3_lut_4_lut }
ble_pack i19906_4_lut_LC_15_13_6 { i19906_4_lut }
ble_pack i1_4_lut_adj_56_LC_15_13_7 { i1_4_lut_adj_56 }
clb_pack LT_15_13 { comm_cmd_1__bdd_4_lut_20372_LC_15_13_1, acadc_skipCount_i5_LC_15_13_2, acadc_skipCount_i1_LC_15_13_3, req_data_cnt_i2_LC_15_13_4, i19814_3_lut_4_lut_LC_15_13_5, i19906_4_lut_LC_15_13_6, i1_4_lut_adj_56_LC_15_13_7 }
set_location LT_15_13 15 13
ble_pack i6_4_lut_adj_250_LC_15_14_0 { i6_4_lut_adj_250 }
ble_pack mux_125_Mux_1_i127_3_lut_LC_15_14_1 { mux_125_Mux_1_i127_3_lut }
ble_pack i2_4_lut_adj_255_LC_15_14_2 { i2_4_lut_adj_255 }
ble_pack req_data_cnt_i1_LC_15_14_3 { i13180_3_lut, req_data_cnt_i1 }
ble_pack i1_3_lut_4_lut_adj_302_LC_15_14_5 { i1_3_lut_4_lut_adj_302 }
ble_pack req_data_cnt_i7_LC_15_14_6 { i13186_3_lut, req_data_cnt_i7 }
ble_pack i2_4_lut_adj_235_LC_15_14_7 { i2_4_lut_adj_235 }
clb_pack LT_15_14 { i6_4_lut_adj_250_LC_15_14_0, mux_125_Mux_1_i127_3_lut_LC_15_14_1, i2_4_lut_adj_255_LC_15_14_2, req_data_cnt_i1_LC_15_14_3, i1_3_lut_4_lut_adj_302_LC_15_14_5, req_data_cnt_i7_LC_15_14_6, i2_4_lut_adj_235_LC_15_14_7 }
set_location LT_15_14 15 14
ble_pack eis_start_332_LC_15_15_0 { i13125_3_lut, eis_start_332 }
ble_pack i6621_3_lut_LC_15_15_1 { i6621_3_lut }
ble_pack comm_state_3__I_0_358_Mux_4_i15_4_lut_LC_15_15_2 { comm_state_3__I_0_358_Mux_4_i15_4_lut }
ble_pack req_data_cnt_i15_LC_15_15_3 { i13194_3_lut_4_lut, req_data_cnt_i15 }
ble_pack req_data_cnt_i0_LC_15_15_4 { i13122_3_lut_4_lut, req_data_cnt_i0 }
ble_pack data_index_i4_LC_15_15_5 { comm_state_3__I_0_358_Mux_4_i15_4_lut_data_index_i4_REP_LUT4_0, data_index_i4 }
ble_pack comm_cmd_1__bdd_4_lut_20577_LC_15_15_6 { comm_cmd_1__bdd_4_lut_20577 }
ble_pack mux_124_Mux_0_i30_4_lut_4_lut_LC_15_15_7 { mux_124_Mux_0_i30_4_lut_4_lut }
clb_pack LT_15_15 { eis_start_332_LC_15_15_0, i6621_3_lut_LC_15_15_1, comm_state_3__I_0_358_Mux_4_i15_4_lut_LC_15_15_2, req_data_cnt_i15_LC_15_15_3, req_data_cnt_i0_LC_15_15_4, data_index_i4_LC_15_15_5, comm_cmd_1__bdd_4_lut_20577_LC_15_15_6, mux_124_Mux_0_i30_4_lut_4_lut_LC_15_15_7 }
set_location LT_15_15 15 15
ble_pack i1_4_lut_adj_259_LC_15_16_0 { i1_4_lut_adj_259 }
ble_pack req_data_cnt_i6_LC_15_16_1 { i13185_3_lut, req_data_cnt_i6 }
ble_pack acadc_skipCount_i8_LC_15_16_2 { i13172_3_lut, acadc_skipCount_i8 }
ble_pack i8_4_lut_adj_249_LC_15_16_4 { i8_4_lut_adj_249 }
ble_pack req_data_cnt_i9_LC_15_16_5 { i13188_3_lut, req_data_cnt_i9 }
ble_pack i20048_2_lut_LC_15_16_6 { i20048_2_lut }
ble_pack i19242_3_lut_LC_15_16_7 { i19242_3_lut }
clb_pack LT_15_16 { i1_4_lut_adj_259_LC_15_16_0, req_data_cnt_i6_LC_15_16_1, acadc_skipCount_i8_LC_15_16_2, i8_4_lut_adj_249_LC_15_16_4, req_data_cnt_i9_LC_15_16_5, i20048_2_lut_LC_15_16_6, i19242_3_lut_LC_15_16_7 }
set_location LT_15_16 15 16
ble_pack comm_cmd_1__bdd_4_lut_20387_LC_15_17_0 { comm_cmd_1__bdd_4_lut_20387 }
ble_pack n23312_bdd_4_lut_LC_15_17_1 { n23312_bdd_4_lut }
ble_pack i1665080_i1_3_lut_LC_15_17_2 { i1665080_i1_3_lut }
ble_pack mux_126_Mux_3_i127_3_lut_LC_15_17_3 { mux_126_Mux_3_i127_3_lut }
ble_pack acadc_skipCount_i3_LC_15_17_4 { i13167_3_lut_4_lut, acadc_skipCount_i3 }
ble_pack comm_cmd_1__bdd_4_lut_LC_15_17_5 { comm_cmd_1__bdd_4_lut }
ble_pack n23558_bdd_4_lut_LC_15_17_6 { n23558_bdd_4_lut }
clb_pack LT_15_17 { comm_cmd_1__bdd_4_lut_20387_LC_15_17_0, n23312_bdd_4_lut_LC_15_17_1, i1665080_i1_3_lut_LC_15_17_2, mux_126_Mux_3_i127_3_lut_LC_15_17_3, acadc_skipCount_i3_LC_15_17_4, comm_cmd_1__bdd_4_lut_LC_15_17_5, n23558_bdd_4_lut_LC_15_17_6 }
set_location LT_15_17 15 17
ble_pack SIG_DDS.bit_cnt_i3_LC_15_18_0 { SIG_DDS.i3880_3_lut_4_lut, SIG_DDS.bit_cnt_i3 }
ble_pack SIG_DDS.bit_cnt_i2_LC_15_18_1 { SIG_DDS.i3873_2_lut_3_lut, SIG_DDS.bit_cnt_i2 }
ble_pack SIG_DDS.bit_cnt_i1_LC_15_18_2 { SIG_DDS.i3866_2_lut, SIG_DDS.bit_cnt_i1 }
ble_pack i16455_2_lut_3_lut_LC_15_18_3 { i16455_2_lut_3_lut }
ble_pack i16463_2_lut_3_lut_LC_15_18_4 { i16463_2_lut_3_lut }
ble_pack i16458_2_lut_3_lut_LC_15_18_6 { i16458_2_lut_3_lut }
clb_pack LT_15_18 { SIG_DDS.bit_cnt_i3_LC_15_18_0, SIG_DDS.bit_cnt_i2_LC_15_18_1, SIG_DDS.bit_cnt_i1_LC_15_18_2, i16455_2_lut_3_lut_LC_15_18_3, i16463_2_lut_3_lut_LC_15_18_4, i16458_2_lut_3_lut_LC_15_18_6 }
set_location LT_15_18 15 18
ble_pack data_index_i6_LC_15_19_0 { comm_state_3__I_0_358_Mux_6_i15_4_lut_data_index_i6_REP_LUT4_0, data_index_i6 }
ble_pack SIG_DDS.i19893_2_lut_LC_15_19_1 { SIG_DDS.i19893_2_lut }
ble_pack comm_state_3__I_0_358_Mux_9_i15_4_lut_LC_15_19_2 { comm_state_3__I_0_358_Mux_9_i15_4_lut }
ble_pack i6601_3_lut_LC_15_19_3 { i6601_3_lut }
ble_pack comm_state_3__I_0_358_Mux_6_i15_4_lut_LC_15_19_4 { comm_state_3__I_0_358_Mux_6_i15_4_lut }
ble_pack data_index_i7_LC_15_19_5 { comm_state_3__I_0_358_Mux_7_i15_4_lut_data_index_i7_REP_LUT4_0, data_index_i7 }
ble_pack data_index_i8_LC_15_19_6 { comm_state_3__I_0_358_Mux_8_i15_4_lut_data_index_i8_REP_LUT4_0, data_index_i8 }
ble_pack comm_state_3__I_0_358_Mux_7_i15_4_lut_LC_15_19_7 { comm_state_3__I_0_358_Mux_7_i15_4_lut }
clb_pack LT_15_19 { data_index_i6_LC_15_19_0, SIG_DDS.i19893_2_lut_LC_15_19_1, comm_state_3__I_0_358_Mux_9_i15_4_lut_LC_15_19_2, i6601_3_lut_LC_15_19_3, comm_state_3__I_0_358_Mux_6_i15_4_lut_LC_15_19_4, data_index_i7_LC_15_19_5, data_index_i8_LC_15_19_6, comm_state_3__I_0_358_Mux_7_i15_4_lut_LC_15_19_7 }
set_location LT_15_19 15 19
ble_pack SIG_DDS.dds_state_i0_LC_15_20_0 { SIG_DDS.i12583_4_lut, SIG_DDS.dds_state_i0 }
clb_pack LT_15_20 { SIG_DDS.dds_state_i0_LC_15_20_0 }
set_location LT_15_20 15 20
ble_pack comm_spi.RESET_I_0_89_2_lut_LC_16_2_7 { comm_spi.RESET_I_0_89_2_lut }
clb_pack LT_16_2 { comm_spi.RESET_I_0_89_2_lut_LC_16_2_7 }
set_location LT_16_2 16 2
ble_pack comm_spi.data_rx_i0_12616_12617_set_LC_16_3_0 { comm_spi.i12604_3_lut_comm_spi.data_rx_i0_12616_12617_set_REP_LUT4_0, comm_spi.data_rx_i0_12616_12617_set }
clb_pack LT_16_3 { comm_spi.data_rx_i0_12616_12617_set_LC_16_3_0 }
set_location LT_16_3 16 3
ble_pack comm_spi.i12604_3_lut_LC_16_4_5 { comm_spi.i12604_3_lut }
ble_pack comm_spi.i20223_4_lut_3_lut_LC_16_4_6 { comm_spi.i20223_4_lut_3_lut }
ble_pack comm_spi.i12618_3_lut_LC_16_4_7 { comm_spi.i12618_3_lut }
clb_pack LT_16_4 { comm_spi.i12604_3_lut_LC_16_4_5, comm_spi.i20223_4_lut_3_lut_LC_16_4_6, comm_spi.i12618_3_lut_LC_16_4_7 }
set_location LT_16_4 16 4
ble_pack i12_4_lut_adj_112_LC_16_5_0 { i12_4_lut_adj_112 }
ble_pack i14_4_lut_LC_16_5_1 { i14_4_lut }
ble_pack i13_4_lut_adj_110_LC_16_5_2 { i13_4_lut_adj_110 }
ble_pack i12_4_lut_adj_202_LC_16_5_3 { i12_4_lut_adj_202 }
ble_pack i2_2_lut_3_lut_LC_16_5_4 { i2_2_lut_3_lut }
clb_pack LT_16_5 { i12_4_lut_adj_112_LC_16_5_0, i14_4_lut_LC_16_5_1, i13_4_lut_adj_110_LC_16_5_2, i12_4_lut_adj_202_LC_16_5_3, i2_2_lut_3_lut_LC_16_5_4 }
set_location LT_16_5 16 5
ble_pack i11_4_lut_LC_16_6_0 { i11_4_lut }
ble_pack i5_4_lut_LC_16_6_1 { i5_4_lut }
ble_pack i6_4_lut_LC_16_6_2 { i6_4_lut }
ble_pack i15_4_lut_adj_109_LC_16_6_3 { i15_4_lut_adj_109 }
ble_pack i18_4_lut_LC_16_6_4 { i18_4_lut }
ble_pack wdtick_flag_292_LC_16_6_5 { i16256_2_lut, wdtick_flag_292 }
clb_pack LT_16_6 { i11_4_lut_LC_16_6_0, i5_4_lut_LC_16_6_1, i6_4_lut_LC_16_6_2, i15_4_lut_adj_109_LC_16_6_3, i18_4_lut_LC_16_6_4, wdtick_flag_292_LC_16_6_5 }
set_location LT_16_6 16 6
ble_pack comm_spi.i20208_4_lut_3_lut_LC_16_7_1 { comm_spi.i20208_4_lut_3_lut }
ble_pack i1_2_lut_adj_66_LC_16_7_6 { i1_2_lut_adj_66 }
ble_pack i1_4_lut_adj_68_LC_16_7_7 { i1_4_lut_adj_68 }
clb_pack LT_16_7 { comm_spi.i20208_4_lut_3_lut_LC_16_7_1, i1_2_lut_adj_66_LC_16_7_6, i1_4_lut_adj_68_LC_16_7_7 }
set_location LT_16_7 16 7
ble_pack i16182_3_lut_LC_16_8_0 { i16182_3_lut }
ble_pack i19916_2_lut_LC_16_8_1 { i19916_2_lut }
ble_pack i16183_3_lut_LC_16_8_2 { i16183_3_lut }
ble_pack comm_tx_buf_i5_LC_16_8_3 { n23414_bdd_4_lut, comm_tx_buf_i5 }
ble_pack i16185_3_lut_LC_16_8_4 { i16185_3_lut }
ble_pack comm_index_1__bdd_4_lut_LC_16_8_5 { comm_index_1__bdd_4_lut }
clb_pack LT_16_8 { i16182_3_lut_LC_16_8_0, i19916_2_lut_LC_16_8_1, i16183_3_lut_LC_16_8_2, comm_tx_buf_i5_LC_16_8_3, i16185_3_lut_LC_16_8_4, comm_index_1__bdd_4_lut_LC_16_8_5 }
set_location LT_16_8 16 8
ble_pack i20060_2_lut_LC_16_9_0 { i20060_2_lut }
ble_pack comm_buf_6__i3_LC_16_9_1 { i12_4_lut_adj_100, comm_buf_6__i3 }
ble_pack i1_4_lut_adj_211_LC_16_9_2 { i1_4_lut_adj_211 }
ble_pack comm_buf_6__i2_LC_16_9_3 { i12_4_lut_adj_101, comm_buf_6__i2 }
ble_pack i19807_4_lut_LC_16_9_4 { i19807_4_lut }
ble_pack comm_length_i2_LC_16_9_5 { i12_4_lut_adj_134, comm_length_i2 }
ble_pack comm_state_3__I_0_346_Mux_2_i4_3_lut_LC_16_9_6 { comm_state_3__I_0_346_Mux_2_i4_3_lut }
ble_pack i20075_2_lut_LC_16_9_7 { i20075_2_lut }
clb_pack LT_16_9 { i20060_2_lut_LC_16_9_0, comm_buf_6__i3_LC_16_9_1, i1_4_lut_adj_211_LC_16_9_2, comm_buf_6__i2_LC_16_9_3, i19807_4_lut_LC_16_9_4, comm_length_i2_LC_16_9_5, comm_state_3__I_0_346_Mux_2_i4_3_lut_LC_16_9_6, i20075_2_lut_LC_16_9_7 }
set_location LT_16_9 16 9
ble_pack comm_spi.bit_cnt_3787__i3_LC_16_10_0 { comm_spi.i17855_3_lut_4_lut, comm_spi.bit_cnt_3787__i3 }
ble_pack comm_spi.bit_cnt_3787__i2_LC_16_10_1 { comm_spi.i17848_2_lut_3_lut, comm_spi.bit_cnt_3787__i2 }
ble_pack comm_spi.bit_cnt_3787__i1_LC_16_10_2 { comm_spi.i17841_2_lut, comm_spi.bit_cnt_3787__i1 }
ble_pack comm_spi.bit_cnt_3787__i0_LC_16_10_3 { comm_spi.i17839_1_lut, comm_spi.bit_cnt_3787__i0 }
ble_pack i12699_2_lut_LC_16_10_6 { i12699_2_lut }
ble_pack i12794_2_lut_LC_16_10_7 { i12794_2_lut }
clb_pack LT_16_10 { comm_spi.bit_cnt_3787__i3_LC_16_10_0, comm_spi.bit_cnt_3787__i2_LC_16_10_1, comm_spi.bit_cnt_3787__i1_LC_16_10_2, comm_spi.bit_cnt_3787__i0_LC_16_10_3, i12699_2_lut_LC_16_10_6, i12794_2_lut_LC_16_10_7 }
set_location LT_16_10 16 10
ble_pack i1_2_lut_adj_226_LC_16_11_0 { i1_2_lut_adj_226 }
ble_pack comm_cmd_i1_LC_16_11_1 { i11_4_lut_adj_124, comm_cmd_i1 }
ble_pack i16279_2_lut_LC_16_11_2 { i16279_2_lut }
ble_pack i1_3_lut_adj_332_LC_16_11_3 { i1_3_lut_adj_332 }
ble_pack i58_4_lut_LC_16_11_4 { i58_4_lut }
ble_pack i1_2_lut_adj_79_LC_16_11_5 { i1_2_lut_adj_79 }
ble_pack mux_133_Mux_2_i127_4_lut_LC_16_11_6 { mux_133_Mux_2_i127_4_lut }
ble_pack i19773_2_lut_4_lut_LC_16_11_7 { i19773_2_lut_4_lut }
clb_pack LT_16_11 { i1_2_lut_adj_226_LC_16_11_0, comm_cmd_i1_LC_16_11_1, i16279_2_lut_LC_16_11_2, i1_3_lut_adj_332_LC_16_11_3, i58_4_lut_LC_16_11_4, i1_2_lut_adj_79_LC_16_11_5, mux_133_Mux_2_i127_4_lut_LC_16_11_6, i19773_2_lut_4_lut_LC_16_11_7 }
set_location LT_16_11 16 11
ble_pack i16149_3_lut_LC_16_12_0 { i16149_3_lut }
ble_pack comm_tx_buf_i3_LC_16_12_1 { n23378_bdd_4_lut, comm_tx_buf_i3 }
ble_pack i19787_2_lut_LC_16_12_2 { i19787_2_lut }
ble_pack i16150_3_lut_LC_16_12_3 { i16150_3_lut }
ble_pack i16152_3_lut_LC_16_12_4 { i16152_3_lut }
ble_pack comm_index_1__bdd_4_lut_20444_LC_16_12_5 { comm_index_1__bdd_4_lut_20444 }
ble_pack i16157_3_lut_LC_16_12_6 { i16157_3_lut }
ble_pack comm_spi.RESET_I_0_104_2_lut_LC_16_12_7 { comm_spi.RESET_I_0_104_2_lut }
clb_pack LT_16_12 { i16149_3_lut_LC_16_12_0, comm_tx_buf_i3_LC_16_12_1, i19787_2_lut_LC_16_12_2, i16150_3_lut_LC_16_12_3, i16152_3_lut_LC_16_12_4, comm_index_1__bdd_4_lut_20444_LC_16_12_5, i16157_3_lut_LC_16_12_6, comm_spi.RESET_I_0_104_2_lut_LC_16_12_7 }
set_location LT_16_12 16 12
ble_pack buf_control_i7_LC_16_13_0 { THERMOSTAT_I_0_1_lut, buf_control_i7 }
ble_pack i1_2_lut_adj_227_LC_16_13_1 { i1_2_lut_adj_227 }
ble_pack i1_4_lut_adj_291_LC_16_13_2 { i1_4_lut_adj_291 }
ble_pack i44_3_lut_LC_16_13_3 { i44_3_lut }
ble_pack i1_4_lut_adj_290_LC_16_13_4 { i1_4_lut_adj_290 }
ble_pack i6984_2_lut_LC_16_13_6 { i6984_2_lut }
ble_pack i16459_2_lut_3_lut_LC_16_13_7 { i16459_2_lut_3_lut }
clb_pack LT_16_13 { buf_control_i7_LC_16_13_0, i1_2_lut_adj_227_LC_16_13_1, i1_4_lut_adj_291_LC_16_13_2, i44_3_lut_LC_16_13_3, i1_4_lut_adj_290_LC_16_13_4, i6984_2_lut_LC_16_13_6, i16459_2_lut_3_lut_LC_16_13_7 }
set_location LT_16_13 16 13
ble_pack i1_4_lut_adj_306_LC_16_14_0 { i1_4_lut_adj_306 }
ble_pack i19133_2_lut_LC_16_14_1 { i19133_2_lut }
ble_pack mux_126_Mux_3_i26_3_lut_LC_16_14_2 { mux_126_Mux_3_i26_3_lut }
ble_pack mux_126_Mux_0_i26_3_lut_LC_16_14_3 { mux_126_Mux_0_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_20582_LC_16_14_4 { comm_cmd_1__bdd_4_lut_20582 }
ble_pack n23552_bdd_4_lut_LC_16_14_5 { n23552_bdd_4_lut }
ble_pack req_data_cnt_i4_LC_16_14_6 { i13183_3_lut, req_data_cnt_i4 }
clb_pack LT_16_14 { i1_4_lut_adj_306_LC_16_14_0, i19133_2_lut_LC_16_14_1, mux_126_Mux_3_i26_3_lut_LC_16_14_2, mux_126_Mux_0_i26_3_lut_LC_16_14_3, comm_cmd_1__bdd_4_lut_20582_LC_16_14_4, n23552_bdd_4_lut_LC_16_14_5, req_data_cnt_i4_LC_16_14_6 }
set_location LT_16_14 16 14
ble_pack n23300_bdd_4_lut_LC_16_15_0 { n23300_bdd_4_lut }
ble_pack i19344_3_lut_LC_16_15_1 { i19344_3_lut }
ble_pack i19341_3_lut_LC_16_15_2 { i19341_3_lut }
ble_pack acadc_skipCount_i4_LC_16_15_4 { i13168_3_lut_4_lut, acadc_skipCount_i4 }
ble_pack buf_control_i0_LC_16_15_5 { i13118_3_lut, buf_control_i0 }
ble_pack buf_dds0_i4_LC_16_15_6 { i13146_3_lut_4_lut, buf_dds0_i4 }
ble_pack buf_dds0_i0_LC_16_15_7 { i13119_3_lut_4_lut, buf_dds0_i0 }
clb_pack LT_16_15 { n23300_bdd_4_lut_LC_16_15_0, i19344_3_lut_LC_16_15_1, i19341_3_lut_LC_16_15_2, acadc_skipCount_i4_LC_16_15_4, buf_control_i0_LC_16_15_5, buf_dds0_i4_LC_16_15_6, buf_dds0_i0_LC_16_15_7 }
set_location LT_16_15 16 15
ble_pack data_idxvec_i0_LC_16_16_0 { add_123_2_lut, data_idxvec_i0, add_123_2 }
ble_pack data_idxvec_i1_LC_16_16_1 { add_123_3_lut, data_idxvec_i1, add_123_3 }
ble_pack data_idxvec_i2_LC_16_16_2 { add_123_4_lut, data_idxvec_i2, add_123_4 }
ble_pack data_idxvec_i3_LC_16_16_3 { add_123_5_lut, data_idxvec_i3, add_123_5 }
ble_pack data_idxvec_i4_LC_16_16_4 { add_123_6_lut, data_idxvec_i4, add_123_6 }
ble_pack data_idxvec_i5_LC_16_16_5 { add_123_7_lut, data_idxvec_i5, add_123_7 }
ble_pack data_idxvec_i6_LC_16_16_6 { add_123_8_lut, data_idxvec_i6, add_123_8 }
ble_pack data_idxvec_i7_LC_16_16_7 { add_123_9_lut, data_idxvec_i7, add_123_9 }
clb_pack LT_16_16 { data_idxvec_i0_LC_16_16_0, data_idxvec_i1_LC_16_16_1, data_idxvec_i2_LC_16_16_2, data_idxvec_i3_LC_16_16_3, data_idxvec_i4_LC_16_16_4, data_idxvec_i5_LC_16_16_5, data_idxvec_i6_LC_16_16_6, data_idxvec_i7_LC_16_16_7 }
set_location LT_16_16 16 16
ble_pack data_idxvec_i8_LC_16_17_0 { add_123_10_lut, data_idxvec_i8, add_123_10 }
ble_pack data_idxvec_i9_LC_16_17_1 { add_123_11_lut, data_idxvec_i9, add_123_11 }
ble_pack data_idxvec_i10_LC_16_17_2 { add_123_12_lut, data_idxvec_i10, add_123_12 }
ble_pack data_idxvec_i11_LC_16_17_3 { add_123_13_lut, data_idxvec_i11, add_123_13 }
ble_pack data_idxvec_i12_LC_16_17_4 { add_123_14_lut, data_idxvec_i12, add_123_14 }
ble_pack data_idxvec_i13_LC_16_17_5 { add_123_15_lut, data_idxvec_i13, add_123_15 }
ble_pack data_idxvec_i14_LC_16_17_6 { add_123_16_lut, data_idxvec_i14, add_123_16 }
ble_pack data_idxvec_i15_LC_16_17_7 { add_123_17_lut, data_idxvec_i15 }
clb_pack LT_16_17 { data_idxvec_i8_LC_16_17_0, data_idxvec_i9_LC_16_17_1, data_idxvec_i10_LC_16_17_2, data_idxvec_i11_LC_16_17_3, data_idxvec_i12_LC_16_17_4, data_idxvec_i13_LC_16_17_5, data_idxvec_i14_LC_16_17_6, data_idxvec_i15_LC_16_17_7 }
set_location LT_16_17 16 17
ble_pack data_index_i0_LC_16_18_1 { comm_state_3__I_0_358_Mux_0_i15_4_lut_data_index_i0_REP_LUT4_0, data_index_i0 }
ble_pack SIG_DDS.i20157_4_lut_LC_16_18_2 { SIG_DDS.i20157_4_lut }
ble_pack i15_4_lut_LC_16_18_3 { i15_4_lut }
ble_pack SIG_DDS.i12835_3_lut_LC_16_18_6 { SIG_DDS.i12835_3_lut }
ble_pack SIG_DDS.bit_cnt_i0_LC_16_18_7 { i13850_3_lut, SIG_DDS.bit_cnt_i0 }
clb_pack LT_16_18 { data_index_i0_LC_16_18_1, SIG_DDS.i20157_4_lut_LC_16_18_2, i15_4_lut_LC_16_18_3, SIG_DDS.i12835_3_lut_LC_16_18_6, SIG_DDS.bit_cnt_i0_LC_16_18_7 }
set_location LT_16_18 16 18
ble_pack SIG_DDS.dds_state_i1_LC_16_19_0 { SIG_DDS.i12561_2_lut, SIG_DDS.dds_state_i1 }
clb_pack LT_16_19 { SIG_DDS.dds_state_i1_LC_16_19_0 }
set_location LT_16_19 16 19
ble_pack SIG_DDS.SCLK_27_LC_16_20_2 { i13126_3_lut_4_lut, SIG_DDS.SCLK_27 }
ble_pack SIG_DDS.i23_4_lut_LC_16_20_6 { SIG_DDS.i23_4_lut }
clb_pack LT_16_20 { SIG_DDS.SCLK_27_LC_16_20_2, SIG_DDS.i23_4_lut_LC_16_20_6 }
set_location LT_16_20 16 20
ble_pack comm_spi.RESET_I_0_86_2_lut_LC_17_3_6 { comm_spi.RESET_I_0_86_2_lut }
clb_pack LT_17_3 { comm_spi.RESET_I_0_86_2_lut_LC_17_3_6 }
set_location LT_17_3 17 3
ble_pack comm_spi.imosi_44_12602_12603_set_LC_17_4_0 { comm_spi.imosi_44_12602_12603_set_THRU_LUT4_0, comm_spi.imosi_44_12602_12603_set }
clb_pack LT_17_4 { comm_spi.imosi_44_12602_12603_set_LC_17_4_0 }
set_location LT_17_4 17 4
ble_pack wdtick_cnt_3783_3784__i1_LC_17_5_0 { wdtick_cnt_3783_3784_add_4_2_lut, wdtick_cnt_3783_3784__i1, wdtick_cnt_3783_3784_add_4_2 }
ble_pack wdtick_cnt_3783_3784__i2_LC_17_5_1 { wdtick_cnt_3783_3784_add_4_3_lut, wdtick_cnt_3783_3784__i2, wdtick_cnt_3783_3784_add_4_3 }
ble_pack wdtick_cnt_3783_3784__i3_LC_17_5_2 { wdtick_cnt_3783_3784_add_4_4_lut, wdtick_cnt_3783_3784__i3, wdtick_cnt_3783_3784_add_4_4 }
ble_pack wdtick_cnt_3783_3784__i4_LC_17_5_3 { wdtick_cnt_3783_3784_add_4_5_lut, wdtick_cnt_3783_3784__i4, wdtick_cnt_3783_3784_add_4_5 }
ble_pack wdtick_cnt_3783_3784__i5_LC_17_5_4 { wdtick_cnt_3783_3784_add_4_6_lut, wdtick_cnt_3783_3784__i5, wdtick_cnt_3783_3784_add_4_6 }
ble_pack wdtick_cnt_3783_3784__i6_LC_17_5_5 { wdtick_cnt_3783_3784_add_4_7_lut, wdtick_cnt_3783_3784__i6, wdtick_cnt_3783_3784_add_4_7 }
ble_pack wdtick_cnt_3783_3784__i7_LC_17_5_6 { wdtick_cnt_3783_3784_add_4_8_lut, wdtick_cnt_3783_3784__i7, wdtick_cnt_3783_3784_add_4_8 }
ble_pack wdtick_cnt_3783_3784__i8_LC_17_5_7 { wdtick_cnt_3783_3784_add_4_9_lut, wdtick_cnt_3783_3784__i8, wdtick_cnt_3783_3784_add_4_9 }
clb_pack LT_17_5 { wdtick_cnt_3783_3784__i1_LC_17_5_0, wdtick_cnt_3783_3784__i2_LC_17_5_1, wdtick_cnt_3783_3784__i3_LC_17_5_2, wdtick_cnt_3783_3784__i4_LC_17_5_3, wdtick_cnt_3783_3784__i5_LC_17_5_4, wdtick_cnt_3783_3784__i6_LC_17_5_5, wdtick_cnt_3783_3784__i7_LC_17_5_6, wdtick_cnt_3783_3784__i8_LC_17_5_7 }
set_location LT_17_5 17 5
ble_pack wdtick_cnt_3783_3784__i9_LC_17_6_0 { wdtick_cnt_3783_3784_add_4_10_lut, wdtick_cnt_3783_3784__i9, wdtick_cnt_3783_3784_add_4_10 }
ble_pack wdtick_cnt_3783_3784__i10_LC_17_6_1 { wdtick_cnt_3783_3784_add_4_11_lut, wdtick_cnt_3783_3784__i10, wdtick_cnt_3783_3784_add_4_11 }
ble_pack wdtick_cnt_3783_3784__i11_LC_17_6_2 { wdtick_cnt_3783_3784_add_4_12_lut, wdtick_cnt_3783_3784__i11, wdtick_cnt_3783_3784_add_4_12 }
ble_pack wdtick_cnt_3783_3784__i12_LC_17_6_3 { wdtick_cnt_3783_3784_add_4_13_lut, wdtick_cnt_3783_3784__i12, wdtick_cnt_3783_3784_add_4_13 }
ble_pack wdtick_cnt_3783_3784__i13_LC_17_6_4 { wdtick_cnt_3783_3784_add_4_14_lut, wdtick_cnt_3783_3784__i13, wdtick_cnt_3783_3784_add_4_14 }
ble_pack wdtick_cnt_3783_3784__i14_LC_17_6_5 { wdtick_cnt_3783_3784_add_4_15_lut, wdtick_cnt_3783_3784__i14, wdtick_cnt_3783_3784_add_4_15 }
ble_pack wdtick_cnt_3783_3784__i15_LC_17_6_6 { wdtick_cnt_3783_3784_add_4_16_lut, wdtick_cnt_3783_3784__i15, wdtick_cnt_3783_3784_add_4_16 }
ble_pack wdtick_cnt_3783_3784__i16_LC_17_6_7 { wdtick_cnt_3783_3784_add_4_17_lut, wdtick_cnt_3783_3784__i16, wdtick_cnt_3783_3784_add_4_17 }
clb_pack LT_17_6 { wdtick_cnt_3783_3784__i9_LC_17_6_0, wdtick_cnt_3783_3784__i10_LC_17_6_1, wdtick_cnt_3783_3784__i11_LC_17_6_2, wdtick_cnt_3783_3784__i12_LC_17_6_3, wdtick_cnt_3783_3784__i13_LC_17_6_4, wdtick_cnt_3783_3784__i14_LC_17_6_5, wdtick_cnt_3783_3784__i15_LC_17_6_6, wdtick_cnt_3783_3784__i16_LC_17_6_7 }
set_location LT_17_6 17 6
ble_pack wdtick_cnt_3783_3784__i17_LC_17_7_0 { wdtick_cnt_3783_3784_add_4_18_lut, wdtick_cnt_3783_3784__i17, wdtick_cnt_3783_3784_add_4_18 }
ble_pack wdtick_cnt_3783_3784__i18_LC_17_7_1 { wdtick_cnt_3783_3784_add_4_19_lut, wdtick_cnt_3783_3784__i18, wdtick_cnt_3783_3784_add_4_19 }
ble_pack wdtick_cnt_3783_3784__i19_LC_17_7_2 { wdtick_cnt_3783_3784_add_4_20_lut, wdtick_cnt_3783_3784__i19, wdtick_cnt_3783_3784_add_4_20 }
ble_pack wdtick_cnt_3783_3784__i20_LC_17_7_3 { wdtick_cnt_3783_3784_add_4_21_lut, wdtick_cnt_3783_3784__i20, wdtick_cnt_3783_3784_add_4_21 }
ble_pack wdtick_cnt_3783_3784__i21_LC_17_7_4 { wdtick_cnt_3783_3784_add_4_22_lut, wdtick_cnt_3783_3784__i21, wdtick_cnt_3783_3784_add_4_22 }
ble_pack wdtick_cnt_3783_3784__i22_LC_17_7_5 { wdtick_cnt_3783_3784_add_4_23_lut, wdtick_cnt_3783_3784__i22, wdtick_cnt_3783_3784_add_4_23 }
ble_pack wdtick_cnt_3783_3784__i23_LC_17_7_6 { wdtick_cnt_3783_3784_add_4_24_lut, wdtick_cnt_3783_3784__i23, wdtick_cnt_3783_3784_add_4_24 }
ble_pack wdtick_cnt_3783_3784__i24_LC_17_7_7 { wdtick_cnt_3783_3784_add_4_25_lut, wdtick_cnt_3783_3784__i24, wdtick_cnt_3783_3784_add_4_25 }
clb_pack LT_17_7 { wdtick_cnt_3783_3784__i17_LC_17_7_0, wdtick_cnt_3783_3784__i18_LC_17_7_1, wdtick_cnt_3783_3784__i19_LC_17_7_2, wdtick_cnt_3783_3784__i20_LC_17_7_3, wdtick_cnt_3783_3784__i21_LC_17_7_4, wdtick_cnt_3783_3784__i22_LC_17_7_5, wdtick_cnt_3783_3784__i23_LC_17_7_6, wdtick_cnt_3783_3784__i24_LC_17_7_7 }
set_location LT_17_7 17 7
ble_pack wdtick_cnt_3783_3784__i25_LC_17_8_0 { wdtick_cnt_3783_3784_add_4_26_lut, wdtick_cnt_3783_3784__i25 }
clb_pack LT_17_8 { wdtick_cnt_3783_3784__i25_LC_17_8_0 }
set_location LT_17_8 17 8
ble_pack i2_2_lut_4_lut_LC_17_9_0 { i2_2_lut_4_lut }
ble_pack comm_index_i1_LC_17_9_1 { i3923_2_lut_3_lut_4_lut, comm_index_i1 }
ble_pack i462_2_lut_LC_17_9_2 { i462_2_lut }
ble_pack comm_index_i2_LC_17_9_3 { i3930_3_lut_4_lut, comm_index_i2 }
ble_pack comm_index_i0_LC_17_9_4 { i3915_2_lut_3_lut, comm_index_i0 }
ble_pack i3_3_lut_4_lut_adj_284_LC_17_9_5 { i3_3_lut_4_lut_adj_284 }
ble_pack i1_3_lut_adj_286_LC_17_9_6 { i1_3_lut_adj_286 }
ble_pack i1_2_lut_3_lut_adj_78_LC_17_9_7 { i1_2_lut_3_lut_adj_78 }
clb_pack LT_17_9 { i2_2_lut_4_lut_LC_17_9_0, comm_index_i1_LC_17_9_1, i462_2_lut_LC_17_9_2, comm_index_i2_LC_17_9_3, comm_index_i0_LC_17_9_4, i3_3_lut_4_lut_adj_284_LC_17_9_5, i1_3_lut_adj_286_LC_17_9_6, i1_2_lut_3_lut_adj_78_LC_17_9_7 }
set_location LT_17_9 17 9
ble_pack i19313_4_lut_LC_17_10_0 { i19313_4_lut }
ble_pack comm_state_i0_LC_17_10_1 { comm_state_3__I_0_346_Mux_0_i15_3_lut, comm_state_i0 }
ble_pack i20126_3_lut_LC_17_10_2 { i20126_3_lut }
ble_pack i12533_2_lut_LC_17_10_4 { i12533_2_lut }
ble_pack i1_2_lut_3_lut_adj_128_LC_17_10_5 { i1_2_lut_3_lut_adj_128 }
ble_pack i1_4_lut_adj_228_LC_17_10_6 { i1_4_lut_adj_228 }
ble_pack i1_2_lut_3_lut_4_lut_adj_114_LC_17_10_7 { i1_2_lut_3_lut_4_lut_adj_114 }
clb_pack LT_17_10 { i19313_4_lut_LC_17_10_0, comm_state_i0_LC_17_10_1, i20126_3_lut_LC_17_10_2, i12533_2_lut_LC_17_10_4, i1_2_lut_3_lut_adj_128_LC_17_10_5, i1_4_lut_adj_228_LC_17_10_6, i1_2_lut_3_lut_4_lut_adj_114_LC_17_10_7 }
set_location LT_17_10 17 10
ble_pack i1_4_lut_adj_86_LC_17_11_0 { i1_4_lut_adj_86 }
ble_pack n23486_bdd_4_lut_LC_17_11_1 { n23486_bdd_4_lut }
ble_pack i1_2_lut_adj_311_LC_17_11_2 { i1_2_lut_adj_311 }
ble_pack i19973_2_lut_4_lut_LC_17_11_3 { i19973_2_lut_4_lut }
ble_pack i50_4_lut_LC_17_11_4 { i50_4_lut }
ble_pack i19794_4_lut_LC_17_11_5 { i19794_4_lut }
ble_pack mux_126_Mux_0_i111_3_lut_LC_17_11_6 { mux_126_Mux_0_i111_3_lut }
ble_pack i1_2_lut_adj_323_LC_17_11_7 { i1_2_lut_adj_323 }
clb_pack LT_17_11 { i1_4_lut_adj_86_LC_17_11_0, n23486_bdd_4_lut_LC_17_11_1, i1_2_lut_adj_311_LC_17_11_2, i19973_2_lut_4_lut_LC_17_11_3, i50_4_lut_LC_17_11_4, i19794_4_lut_LC_17_11_5, mux_126_Mux_0_i111_3_lut_LC_17_11_6, i1_2_lut_adj_323_LC_17_11_7 }
set_location LT_17_11 17 11
ble_pack i16444_2_lut_3_lut_LC_17_12_0 { i16444_2_lut_3_lut }
ble_pack i19_4_lut_adj_312_LC_17_12_1 { i19_4_lut_adj_312 }
ble_pack buf_cfgRTD_i0_LC_17_12_2 { i13120_3_lut, buf_cfgRTD_i0 }
ble_pack i16282_2_lut_LC_17_12_3 { i16282_2_lut }
ble_pack i1_2_lut_adj_297_LC_17_12_4 { i1_2_lut_adj_297 }
ble_pack i45_4_lut_LC_17_12_5 { i45_4_lut }
ble_pack i19163_2_lut_LC_17_12_6 { i19163_2_lut }
ble_pack i19_4_lut_adj_330_LC_17_12_7 { i19_4_lut_adj_330 }
clb_pack LT_17_12 { i16444_2_lut_3_lut_LC_17_12_0, i19_4_lut_adj_312_LC_17_12_1, buf_cfgRTD_i0_LC_17_12_2, i16282_2_lut_LC_17_12_3, i1_2_lut_adj_297_LC_17_12_4, i45_4_lut_LC_17_12_5, i19163_2_lut_LC_17_12_6, i19_4_lut_adj_330_LC_17_12_7 }
set_location LT_17_12 17 12
ble_pack comm_buf_1__i3_LC_17_13_0 { comm_state_3__I_0_352_Mux_3_i6_3_lut, comm_buf_1__i3 }
ble_pack comm_buf_1__i6_LC_17_13_1 { comm_state_3__I_0_352_Mux_6_i6_3_lut, comm_buf_1__i6 }
ble_pack comm_buf_1__i0_LC_17_13_2 { i11652_3_lut, comm_buf_1__i0 }
ble_pack i19785_2_lut_LC_17_13_5 { i19785_2_lut }
ble_pack i19894_2_lut_LC_17_13_6 { i19894_2_lut }
clb_pack LT_17_13 { comm_buf_1__i3_LC_17_13_0, comm_buf_1__i6_LC_17_13_1, comm_buf_1__i0_LC_17_13_2, i19785_2_lut_LC_17_13_5, i19894_2_lut_LC_17_13_6 }
set_location LT_17_13 17 13
ble_pack n23516_bdd_4_lut_LC_17_14_0 { n23516_bdd_4_lut }
ble_pack i1668899_i1_3_lut_LC_17_14_1 { i1668899_i1_3_lut }
ble_pack mux_126_Mux_6_i127_3_lut_LC_17_14_2 { mux_126_Mux_6_i127_3_lut }
ble_pack mux_126_Mux_6_i26_3_lut_LC_17_14_3 { mux_126_Mux_6_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_20572_LC_17_14_4 { comm_cmd_1__bdd_4_lut_20572 }
ble_pack i16700105_i1_3_lut_LC_17_14_5 { i16700105_i1_3_lut }
ble_pack buf_dds1_i4_LC_17_14_6 { i13794_4_lut, buf_dds1_i4 }
clb_pack LT_17_14 { n23516_bdd_4_lut_LC_17_14_0, i1668899_i1_3_lut_LC_17_14_1, mux_126_Mux_6_i127_3_lut_LC_17_14_2, mux_126_Mux_6_i26_3_lut_LC_17_14_3, comm_cmd_1__bdd_4_lut_20572_LC_17_14_4, i16700105_i1_3_lut_LC_17_14_5, buf_dds1_i4_LC_17_14_6 }
set_location LT_17_14 17 14
ble_pack data_cntvec_i0_i0_LC_17_15_0 { add_65_2_lut, data_cntvec_i0_i0, add_65_2 }
ble_pack data_cntvec_i0_i1_LC_17_15_1 { add_65_3_lut, data_cntvec_i0_i1, add_65_3 }
ble_pack data_cntvec_i0_i2_LC_17_15_2 { add_65_4_lut, data_cntvec_i0_i2, add_65_4 }
ble_pack data_cntvec_i0_i3_LC_17_15_3 { add_65_5_lut, data_cntvec_i0_i3, add_65_5 }
ble_pack data_cntvec_i0_i4_LC_17_15_4 { add_65_6_lut, data_cntvec_i0_i4, add_65_6 }
ble_pack data_cntvec_i0_i5_LC_17_15_5 { add_65_7_lut, data_cntvec_i0_i5, add_65_7 }
ble_pack data_cntvec_i0_i6_LC_17_15_6 { add_65_8_lut, data_cntvec_i0_i6, add_65_8 }
ble_pack data_cntvec_i0_i7_LC_17_15_7 { add_65_9_lut, data_cntvec_i0_i7, add_65_9 }
clb_pack LT_17_15 { data_cntvec_i0_i0_LC_17_15_0, data_cntvec_i0_i1_LC_17_15_1, data_cntvec_i0_i2_LC_17_15_2, data_cntvec_i0_i3_LC_17_15_3, data_cntvec_i0_i4_LC_17_15_4, data_cntvec_i0_i5_LC_17_15_5, data_cntvec_i0_i6_LC_17_15_6, data_cntvec_i0_i7_LC_17_15_7 }
set_location LT_17_15 17 15
ble_pack data_cntvec_i0_i8_LC_17_16_0 { add_65_10_lut, data_cntvec_i0_i8, add_65_10 }
ble_pack data_cntvec_i0_i9_LC_17_16_1 { add_65_11_lut, data_cntvec_i0_i9, add_65_11 }
ble_pack data_cntvec_i0_i10_LC_17_16_2 { add_65_12_lut, data_cntvec_i0_i10, add_65_12 }
ble_pack data_cntvec_i0_i11_LC_17_16_3 { add_65_13_lut, data_cntvec_i0_i11, add_65_13 }
ble_pack data_cntvec_i0_i12_LC_17_16_4 { add_65_14_lut, data_cntvec_i0_i12, add_65_14 }
ble_pack data_cntvec_i0_i13_LC_17_16_5 { add_65_15_lut, data_cntvec_i0_i13, add_65_15 }
ble_pack data_cntvec_i0_i14_LC_17_16_6 { add_65_16_lut, data_cntvec_i0_i14, add_65_16 }
ble_pack data_cntvec_i0_i15_LC_17_16_7 { add_65_17_lut, data_cntvec_i0_i15 }
clb_pack LT_17_16 { data_cntvec_i0_i8_LC_17_16_0, data_cntvec_i0_i9_LC_17_16_1, data_cntvec_i0_i10_LC_17_16_2, data_cntvec_i0_i11_LC_17_16_3, data_cntvec_i0_i12_LC_17_16_4, data_cntvec_i0_i13_LC_17_16_5, data_cntvec_i0_i14_LC_17_16_6, data_cntvec_i0_i15_LC_17_16_7 }
set_location LT_17_16 17 16
ble_pack n23480_bdd_4_lut_LC_17_17_0 { n23480_bdd_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_20528_LC_17_17_1 { comm_cmd_2__bdd_4_lut_20528 }
ble_pack n23462_bdd_4_lut_LC_17_17_2 { n23462_bdd_4_lut }
ble_pack i19257_3_lut_LC_17_17_3 { i19257_3_lut }
ble_pack i19259_4_lut_LC_17_17_4 { i19259_4_lut }
ble_pack i1_2_lut_3_lut_adj_285_LC_17_17_6 { i1_2_lut_3_lut_adj_285 }
clb_pack LT_17_17 { n23480_bdd_4_lut_LC_17_17_0, comm_cmd_2__bdd_4_lut_20528_LC_17_17_1, n23462_bdd_4_lut_LC_17_17_2, i19257_3_lut_LC_17_17_3, i19259_4_lut_LC_17_17_4, i1_2_lut_3_lut_adj_285_LC_17_17_6 }
set_location LT_17_17 17 17
ble_pack buf_dds0_i9_LC_17_18_3 { i13151_3_lut, buf_dds0_i9 }
clb_pack LT_17_18 { buf_dds0_i9_LC_17_18_3 }
set_location LT_17_18 17 18
ble_pack SIG_DDS.CS_28_LC_17_20_7 { SIG_DDS.dds_state_2__I_0_i7_3_lut, SIG_DDS.CS_28 }
clb_pack LT_17_20 { SIG_DDS.CS_28_LC_17_20_7 }
set_location LT_17_20 17 20
ble_pack i20042_2_lut_LC_18_3_7 { i20042_2_lut }
clb_pack LT_18_3 { i20042_2_lut_LC_18_3_7 }
set_location LT_18_3 18 3
ble_pack comm_spi.RESET_I_0_88_2_lut_LC_18_4_2 { comm_spi.RESET_I_0_88_2_lut }
clb_pack LT_18_4 { comm_spi.RESET_I_0_88_2_lut_LC_18_4_2 }
set_location LT_18_4 18 4
ble_pack comm_spi.data_tx_i3_12628_12629_reset_LC_18_7_0 { comm_spi.i12626_3_lut_comm_spi.data_tx_i3_12628_12629_reset_REP_LUT4_0, comm_spi.data_tx_i3_12628_12629_reset }
clb_pack LT_18_7 { comm_spi.data_tx_i3_12628_12629_reset_LC_18_7_0 }
set_location LT_18_7 18 7
ble_pack i19790_2_lut_LC_18_8_0 { i19790_2_lut }
ble_pack comm_state_i3_LC_18_8_1 { comm_state_3__I_0_346_Mux_3_i15_4_lut, comm_state_i3 }
ble_pack i2_3_lut_4_lut_LC_18_8_2 { i2_3_lut_4_lut }
ble_pack i1_4_lut_adj_88_LC_18_8_3 { i1_4_lut_adj_88 }
ble_pack i1_2_lut_adj_70_LC_18_8_4 { i1_2_lut_adj_70 }
ble_pack comm_state_3__I_0_346_Mux_3_i7_4_lut_LC_18_8_6 { comm_state_3__I_0_346_Mux_3_i7_4_lut }
clb_pack LT_18_8 { i19790_2_lut_LC_18_8_0, comm_state_i3_LC_18_8_1, i2_3_lut_4_lut_LC_18_8_2, i1_4_lut_adj_88_LC_18_8_3, i1_2_lut_adj_70_LC_18_8_4, comm_state_3__I_0_346_Mux_3_i7_4_lut_LC_18_8_6 }
set_location LT_18_8 18 8
ble_pack i19824_2_lut_3_lut_LC_18_9_0 { i19824_2_lut_3_lut }
ble_pack i2_4_lut_4_lut_LC_18_9_1 { i2_4_lut_4_lut }
ble_pack i2_3_lut_4_lut_adj_304_LC_18_9_2 { i2_3_lut_4_lut_adj_304 }
ble_pack i1_4_lut_adj_143_LC_18_9_3 { i1_4_lut_adj_143 }
ble_pack i19147_2_lut_LC_18_9_4 { i19147_2_lut }
ble_pack i1_4_lut_adj_224_LC_18_9_5 { i1_4_lut_adj_224 }
ble_pack flagcntwd_306_LC_18_9_6 { i16310_2_lut, flagcntwd_306 }
ble_pack i17_3_lut_3_lut_LC_18_9_7 { i17_3_lut_3_lut }
clb_pack LT_18_9 { i19824_2_lut_3_lut_LC_18_9_0, i2_4_lut_4_lut_LC_18_9_1, i2_3_lut_4_lut_adj_304_LC_18_9_2, i1_4_lut_adj_143_LC_18_9_3, i19147_2_lut_LC_18_9_4, i1_4_lut_adj_224_LC_18_9_5, flagcntwd_306_LC_18_9_6, i17_3_lut_3_lut_LC_18_9_7 }
set_location LT_18_9 18 9
ble_pack i1_2_lut_3_lut_4_lut_adj_106_LC_18_10_0 { i1_2_lut_3_lut_4_lut_adj_106 }
ble_pack i1_2_lut_3_lut_4_lut_adj_107_LC_18_10_1 { i1_2_lut_3_lut_4_lut_adj_107 }
ble_pack i12123_2_lut_LC_18_10_2 { i12123_2_lut }
ble_pack i3_3_lut_LC_18_10_3 { i3_3_lut }
ble_pack i1_4_lut_adj_132_LC_18_10_4 { i1_4_lut_adj_132 }
ble_pack req_data_cnt_i14_LC_18_10_5 { i13193_3_lut, req_data_cnt_i14 }
ble_pack comm_spi.i2_3_lut_LC_18_10_6 { comm_spi.i2_3_lut }
ble_pack i19781_2_lut_3_lut_LC_18_10_7 { i19781_2_lut_3_lut }
clb_pack LT_18_10 { i1_2_lut_3_lut_4_lut_adj_106_LC_18_10_0, i1_2_lut_3_lut_4_lut_adj_107_LC_18_10_1, i12123_2_lut_LC_18_10_2, i3_3_lut_LC_18_10_3, i1_4_lut_adj_132_LC_18_10_4, req_data_cnt_i14_LC_18_10_5, comm_spi.i2_3_lut_LC_18_10_6, i19781_2_lut_3_lut_LC_18_10_7 }
set_location LT_18_10 18 10
ble_pack i1_4_lut_adj_52_LC_18_11_0 { i1_4_lut_adj_52 }
ble_pack req_data_cnt_i11_LC_18_11_1 { i13190_3_lut, req_data_cnt_i11 }
ble_pack i20051_2_lut_LC_18_11_2 { i20051_2_lut }
ble_pack i1_2_lut_adj_326_LC_18_11_3 { i1_2_lut_adj_326 }
ble_pack i1_4_lut_adj_130_LC_18_11_4 { i1_4_lut_adj_130 }
ble_pack i2_3_lut_adj_87_LC_18_11_5 { i2_3_lut_adj_87 }
ble_pack i7_4_lut_adj_251_LC_18_11_6 { i7_4_lut_adj_251 }
ble_pack i11570_3_lut_LC_18_11_7 { i11570_3_lut }
clb_pack LT_18_11 { i1_4_lut_adj_52_LC_18_11_0, req_data_cnt_i11_LC_18_11_1, i20051_2_lut_LC_18_11_2, i1_2_lut_adj_326_LC_18_11_3, i1_4_lut_adj_130_LC_18_11_4, i2_3_lut_adj_87_LC_18_11_5, i7_4_lut_adj_251_LC_18_11_6, i11570_3_lut_LC_18_11_7 }
set_location LT_18_11 18 11
ble_pack i1_2_lut_3_lut_adj_82_LC_18_12_0 { i1_2_lut_3_lut_adj_82 }
ble_pack i19_4_lut_adj_317_LC_18_12_1 { i19_4_lut_adj_317 }
ble_pack i1_3_lut_adj_318_LC_18_12_2 { i1_3_lut_adj_318 }
ble_pack i12787_2_lut_LC_18_12_3 { i12787_2_lut }
ble_pack i1_2_lut_3_lut_adj_209_LC_18_12_4 { i1_2_lut_3_lut_adj_209 }
ble_pack i72_4_lut_LC_18_12_5 { i72_4_lut }
ble_pack i1_4_lut_adj_301_LC_18_12_6 { i1_4_lut_adj_301 }
ble_pack i12766_2_lut_LC_18_12_7 { i12766_2_lut }
clb_pack LT_18_12 { i1_2_lut_3_lut_adj_82_LC_18_12_0, i19_4_lut_adj_317_LC_18_12_1, i1_3_lut_adj_318_LC_18_12_2, i12787_2_lut_LC_18_12_3, i1_2_lut_3_lut_adj_209_LC_18_12_4, i72_4_lut_LC_18_12_5, i1_4_lut_adj_301_LC_18_12_6, i12766_2_lut_LC_18_12_7 }
set_location LT_18_12 18 12
ble_pack mux_126_Mux_5_i26_3_lut_LC_18_13_0 { mux_126_Mux_5_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_20414_LC_18_13_1 { comm_cmd_1__bdd_4_lut_20414 }
ble_pack n23336_bdd_4_lut_LC_18_13_2 { n23336_bdd_4_lut }
ble_pack i1668296_i1_3_lut_LC_18_13_3 { i1668296_i1_3_lut }
ble_pack mux_126_Mux_5_i127_3_lut_LC_18_13_4 { mux_126_Mux_5_i127_3_lut }
ble_pack comm_buf_1__i5_LC_18_13_5 { comm_state_3__I_0_352_Mux_5_i6_3_lut, comm_buf_1__i5 }
ble_pack n23354_bdd_4_lut_LC_18_13_6 { n23354_bdd_4_lut }
clb_pack LT_18_13 { mux_126_Mux_5_i26_3_lut_LC_18_13_0, comm_cmd_1__bdd_4_lut_20414_LC_18_13_1, n23336_bdd_4_lut_LC_18_13_2, i1668296_i1_3_lut_LC_18_13_3, mux_126_Mux_5_i127_3_lut_LC_18_13_4, comm_buf_1__i5_LC_18_13_5, n23354_bdd_4_lut_LC_18_13_6 }
set_location LT_18_13 18 13
ble_pack mux_126_Mux_1_i26_3_lut_LC_18_14_0 { mux_126_Mux_1_i26_3_lut }
ble_pack i19215_3_lut_LC_18_14_1 { i19215_3_lut }
ble_pack comm_cmd_2__bdd_4_lut_20468_LC_18_14_2 { comm_cmd_2__bdd_4_lut_20468 }
ble_pack n23408_bdd_4_lut_LC_18_14_3 { n23408_bdd_4_lut }
ble_pack mux_126_Mux_1_i127_3_lut_LC_18_14_4 { mux_126_Mux_1_i127_3_lut }
ble_pack comm_buf_1__i1_LC_18_14_5 { comm_state_3__I_0_352_Mux_1_i6_3_lut, comm_buf_1__i1 }
ble_pack i19216_4_lut_LC_18_14_6 { i19216_4_lut }
clb_pack LT_18_14 { mux_126_Mux_1_i26_3_lut_LC_18_14_0, i19215_3_lut_LC_18_14_1, comm_cmd_2__bdd_4_lut_20468_LC_18_14_2, n23408_bdd_4_lut_LC_18_14_3, mux_126_Mux_1_i127_3_lut_LC_18_14_4, comm_buf_1__i1_LC_18_14_5, i19216_4_lut_LC_18_14_6 }
set_location LT_18_14 18 14
ble_pack mux_126_Mux_4_i26_3_lut_LC_18_15_0 { mux_126_Mux_4_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_20400_LC_18_15_1 { comm_cmd_1__bdd_4_lut_20400 }
ble_pack n23318_bdd_4_lut_LC_18_15_2 { n23318_bdd_4_lut }
ble_pack i1667693_i1_3_lut_LC_18_15_3 { i1667693_i1_3_lut }
ble_pack mux_126_Mux_4_i127_3_lut_LC_18_15_4 { mux_126_Mux_4_i127_3_lut }
ble_pack comm_buf_1__i4_LC_18_15_5 { comm_state_3__I_0_352_Mux_4_i6_3_lut, comm_buf_1__i4 }
clb_pack LT_18_15 { mux_126_Mux_4_i26_3_lut_LC_18_15_0, comm_cmd_1__bdd_4_lut_20400_LC_18_15_1, n23318_bdd_4_lut_LC_18_15_2, i1667693_i1_3_lut_LC_18_15_3, mux_126_Mux_4_i127_3_lut_LC_18_15_4, comm_buf_1__i4_LC_18_15_5 }
set_location LT_18_15 18 15
ble_pack mux_126_Mux_2_i26_3_lut_LC_18_16_0 { mux_126_Mux_2_i26_3_lut }
ble_pack i19225_4_lut_LC_18_16_1 { i19225_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_20493_LC_18_16_2 { comm_cmd_2__bdd_4_lut_20493 }
ble_pack n23444_bdd_4_lut_LC_18_16_3 { n23444_bdd_4_lut }
ble_pack mux_126_Mux_2_i127_3_lut_LC_18_16_4 { mux_126_Mux_2_i127_3_lut }
ble_pack comm_buf_1__i2_LC_18_16_5 { comm_state_3__I_0_352_Mux_2_i6_3_lut, comm_buf_1__i2 }
ble_pack i19224_3_lut_LC_18_16_6 { i19224_3_lut }
clb_pack LT_18_16 { mux_126_Mux_2_i26_3_lut_LC_18_16_0, i19225_4_lut_LC_18_16_1, comm_cmd_2__bdd_4_lut_20493_LC_18_16_2, n23444_bdd_4_lut_LC_18_16_3, mux_126_Mux_2_i127_3_lut_LC_18_16_4, comm_buf_1__i2_LC_18_16_5, i19224_3_lut_LC_18_16_6 }
set_location LT_18_16 18 16
ble_pack mux_125_Mux_3_i23_3_lut_LC_18_17_2 { mux_125_Mux_3_i23_3_lut }
ble_pack i19209_3_lut_LC_18_17_7 { i19209_3_lut }
clb_pack LT_18_17 { mux_125_Mux_3_i23_3_lut_LC_18_17_2, i19209_3_lut_LC_18_17_7 }
set_location LT_18_17 18 17
ble_pack i16252_2_lut_2_lut_LC_18_18_5 { i16252_2_lut_2_lut }
clb_pack LT_18_18 { i16252_2_lut_2_lut_LC_18_18_5 }
set_location LT_18_18 18 18
ble_pack comm_state_3__I_0_358_Mux_0_i15_4_lut_LC_18_19_6 { comm_state_3__I_0_358_Mux_0_i15_4_lut }
clb_pack LT_18_19 { comm_state_3__I_0_358_Mux_0_i15_4_lut_LC_18_19_6 }
set_location LT_18_19 18 19
ble_pack i20091_2_lut_LC_19_4_7 { i20091_2_lut }
clb_pack LT_19_4 { i20091_2_lut_LC_19_4_7 }
set_location LT_19_4 19 4
ble_pack ADC_VDC.genclk.t0on_i0_LC_19_5_0 { ADC_VDC.genclk.add_32_2_lut, ADC_VDC.genclk.t0on_i0, ADC_VDC.genclk.add_32_2 }
ble_pack ADC_VDC.genclk.t0on_i1_LC_19_5_1 { ADC_VDC.genclk.add_32_3_lut, ADC_VDC.genclk.t0on_i1, ADC_VDC.genclk.add_32_3 }
ble_pack ADC_VDC.genclk.t0on_i2_LC_19_5_2 { ADC_VDC.genclk.add_32_4_lut, ADC_VDC.genclk.t0on_i2, ADC_VDC.genclk.add_32_4 }
ble_pack ADC_VDC.genclk.t0on_i3_LC_19_5_3 { ADC_VDC.genclk.add_32_5_lut, ADC_VDC.genclk.t0on_i3, ADC_VDC.genclk.add_32_5 }
ble_pack ADC_VDC.genclk.t0on_i4_LC_19_5_4 { ADC_VDC.genclk.add_32_6_lut, ADC_VDC.genclk.t0on_i4, ADC_VDC.genclk.add_32_6 }
ble_pack ADC_VDC.genclk.t0on_i5_LC_19_5_5 { ADC_VDC.genclk.add_32_7_lut, ADC_VDC.genclk.t0on_i5, ADC_VDC.genclk.add_32_7 }
ble_pack ADC_VDC.genclk.t0on_i6_LC_19_5_6 { ADC_VDC.genclk.add_32_8_lut, ADC_VDC.genclk.t0on_i6, ADC_VDC.genclk.add_32_8 }
ble_pack ADC_VDC.genclk.t0on_i7_LC_19_5_7 { ADC_VDC.genclk.add_32_9_lut, ADC_VDC.genclk.t0on_i7, ADC_VDC.genclk.add_32_9 }
clb_pack LT_19_5 { ADC_VDC.genclk.t0on_i0_LC_19_5_0, ADC_VDC.genclk.t0on_i1_LC_19_5_1, ADC_VDC.genclk.t0on_i2_LC_19_5_2, ADC_VDC.genclk.t0on_i3_LC_19_5_3, ADC_VDC.genclk.t0on_i4_LC_19_5_4, ADC_VDC.genclk.t0on_i5_LC_19_5_5, ADC_VDC.genclk.t0on_i6_LC_19_5_6, ADC_VDC.genclk.t0on_i7_LC_19_5_7 }
set_location LT_19_5 19 5
ble_pack ADC_VDC.genclk.t0on_i8_LC_19_6_0 { ADC_VDC.genclk.add_32_10_lut, ADC_VDC.genclk.t0on_i8, ADC_VDC.genclk.add_32_10 }
ble_pack ADC_VDC.genclk.t0on_i9_LC_19_6_1 { ADC_VDC.genclk.add_32_11_lut, ADC_VDC.genclk.t0on_i9, ADC_VDC.genclk.add_32_11 }
ble_pack ADC_VDC.genclk.t0on_i10_LC_19_6_2 { ADC_VDC.genclk.add_32_12_lut, ADC_VDC.genclk.t0on_i10, ADC_VDC.genclk.add_32_12 }
ble_pack ADC_VDC.genclk.t0on_i11_LC_19_6_3 { ADC_VDC.genclk.add_32_13_lut, ADC_VDC.genclk.t0on_i11, ADC_VDC.genclk.add_32_13 }
ble_pack ADC_VDC.genclk.t0on_i12_LC_19_6_4 { ADC_VDC.genclk.add_32_14_lut, ADC_VDC.genclk.t0on_i12, ADC_VDC.genclk.add_32_14 }
ble_pack ADC_VDC.genclk.t0on_i13_LC_19_6_5 { ADC_VDC.genclk.add_32_15_lut, ADC_VDC.genclk.t0on_i13, ADC_VDC.genclk.add_32_15 }
ble_pack ADC_VDC.genclk.t0on_i14_LC_19_6_6 { ADC_VDC.genclk.add_32_16_lut, ADC_VDC.genclk.t0on_i14, ADC_VDC.genclk.add_32_16 }
ble_pack ADC_VDC.genclk.t0on_i15_LC_19_6_7 { ADC_VDC.genclk.add_32_17_lut, ADC_VDC.genclk.t0on_i15 }
clb_pack LT_19_6 { ADC_VDC.genclk.t0on_i8_LC_19_6_0, ADC_VDC.genclk.t0on_i9_LC_19_6_1, ADC_VDC.genclk.t0on_i10_LC_19_6_2, ADC_VDC.genclk.t0on_i11_LC_19_6_3, ADC_VDC.genclk.t0on_i12_LC_19_6_4, ADC_VDC.genclk.t0on_i13_LC_19_6_5, ADC_VDC.genclk.t0on_i14_LC_19_6_6, ADC_VDC.genclk.t0on_i15_LC_19_6_7 }
set_location LT_19_6 19 6
ble_pack dds0_mclkcnt_i7_3792__i0_LC_19_7_0 { dds0_mclkcnt_i7_3792_add_4_2_lut, dds0_mclkcnt_i7_3792__i0, dds0_mclkcnt_i7_3792_add_4_2 }
ble_pack dds0_mclkcnt_i7_3792__i1_LC_19_7_1 { dds0_mclkcnt_i7_3792_add_4_3_lut, dds0_mclkcnt_i7_3792__i1, dds0_mclkcnt_i7_3792_add_4_3 }
ble_pack dds0_mclkcnt_i7_3792__i2_LC_19_7_2 { dds0_mclkcnt_i7_3792_add_4_4_lut, dds0_mclkcnt_i7_3792__i2, dds0_mclkcnt_i7_3792_add_4_4 }
ble_pack dds0_mclkcnt_i7_3792__i3_LC_19_7_3 { dds0_mclkcnt_i7_3792_add_4_5_lut, dds0_mclkcnt_i7_3792__i3, dds0_mclkcnt_i7_3792_add_4_5 }
ble_pack dds0_mclkcnt_i7_3792__i4_LC_19_7_4 { dds0_mclkcnt_i7_3792_add_4_6_lut, dds0_mclkcnt_i7_3792__i4, dds0_mclkcnt_i7_3792_add_4_6 }
ble_pack dds0_mclkcnt_i7_3792__i5_LC_19_7_5 { dds0_mclkcnt_i7_3792_add_4_7_lut, dds0_mclkcnt_i7_3792__i5, dds0_mclkcnt_i7_3792_add_4_7 }
ble_pack dds0_mclkcnt_i7_3792__i6_LC_19_7_6 { dds0_mclkcnt_i7_3792_add_4_8_lut, dds0_mclkcnt_i7_3792__i6, dds0_mclkcnt_i7_3792_add_4_8 }
ble_pack dds0_mclkcnt_i7_3792__i7_LC_19_7_7 { dds0_mclkcnt_i7_3792_add_4_9_lut, dds0_mclkcnt_i7_3792__i7 }
clb_pack LT_19_7 { dds0_mclkcnt_i7_3792__i0_LC_19_7_0, dds0_mclkcnt_i7_3792__i1_LC_19_7_1, dds0_mclkcnt_i7_3792__i2_LC_19_7_2, dds0_mclkcnt_i7_3792__i3_LC_19_7_3, dds0_mclkcnt_i7_3792__i4_LC_19_7_4, dds0_mclkcnt_i7_3792__i5_LC_19_7_5, dds0_mclkcnt_i7_3792__i6_LC_19_7_6, dds0_mclkcnt_i7_3792__i7_LC_19_7_7 }
set_location LT_19_7 19 7
ble_pack i16388_2_lut_LC_19_8_0 { i16388_2_lut }
ble_pack dds0_mclk_297_LC_19_8_1 { i1_3_lut_adj_261, dds0_mclk_297 }
ble_pack i4170_2_lut_LC_19_8_2 { i4170_2_lut }
ble_pack i1_4_lut_adj_72_LC_19_8_3 { i1_4_lut_adj_72 }
ble_pack i1_4_lut_adj_71_LC_19_8_4 { i1_4_lut_adj_71 }
ble_pack i1_2_lut_adj_75_LC_19_8_5 { i1_2_lut_adj_75 }
ble_pack i5_4_lut_adj_243_LC_19_8_6 { i5_4_lut_adj_243 }
ble_pack i6_4_lut_adj_248_LC_19_8_7 { i6_4_lut_adj_248 }
clb_pack LT_19_8 { i16388_2_lut_LC_19_8_0, dds0_mclk_297_LC_19_8_1, i4170_2_lut_LC_19_8_2, i1_4_lut_adj_72_LC_19_8_3, i1_4_lut_adj_71_LC_19_8_4, i1_2_lut_adj_75_LC_19_8_5, i5_4_lut_adj_243_LC_19_8_6, i6_4_lut_adj_248_LC_19_8_7 }
set_location LT_19_8 19 8
ble_pack comm_spi.data_valid_85_LC_19_9_0 { comm_spi.i1_2_lut, comm_spi.data_valid_85 }
clb_pack LT_19_9 { comm_spi.data_valid_85_LC_19_9_0 }
set_location LT_19_9 19 9
ble_pack comm_spi.data_rx_i7_LC_19_10_0 { comm_spi.i1_2_lut_3_lut, comm_spi.data_rx_i7 }
ble_pack comm_spi.data_rx_i6_LC_19_10_1 { comm_spi.i1_2_lut_3_lut_adj_42, comm_spi.data_rx_i6 }
ble_pack comm_spi.data_rx_i5_LC_19_10_2 { comm_spi.i1_2_lut_3_lut_adj_43, comm_spi.data_rx_i5 }
ble_pack comm_spi.data_rx_i4_LC_19_10_3 { comm_spi.i1_2_lut_3_lut_adj_44, comm_spi.data_rx_i4 }
ble_pack comm_spi.data_rx_i3_LC_19_10_4 { comm_spi.i1_2_lut_3_lut_adj_45, comm_spi.data_rx_i3 }
ble_pack comm_spi.data_rx_i2_LC_19_10_5 { comm_spi.i1_2_lut_3_lut_adj_46, comm_spi.data_rx_i2 }
ble_pack comm_spi.data_rx_i1_LC_19_10_6 { comm_spi.i1_2_lut_3_lut_adj_47, comm_spi.data_rx_i1 }
clb_pack LT_19_10 { comm_spi.data_rx_i7_LC_19_10_0, comm_spi.data_rx_i6_LC_19_10_1, comm_spi.data_rx_i5_LC_19_10_2, comm_spi.data_rx_i4_LC_19_10_3, comm_spi.data_rx_i3_LC_19_10_4, comm_spi.data_rx_i2_LC_19_10_5, comm_spi.data_rx_i1_LC_19_10_6 }
set_location LT_19_10 19 10
ble_pack i19760_4_lut_LC_19_11_0 { i19760_4_lut }
ble_pack comm_state_1__bdd_4_lut_LC_19_11_1 { comm_state_1__bdd_4_lut }
ble_pack i20000_4_lut_LC_19_11_2 { i20000_4_lut }
ble_pack i1_2_lut_adj_299_LC_19_11_3 { i1_2_lut_adj_299 }
ble_pack i44_4_lut_LC_19_11_4 { i44_4_lut }
ble_pack i1_4_lut_adj_294_LC_19_11_5 { i1_4_lut_adj_294 }
ble_pack i12759_2_lut_LC_19_11_6 { i12759_2_lut }
ble_pack i1_2_lut_3_lut_LC_19_11_7 { i1_2_lut_3_lut }
clb_pack LT_19_11 { i19760_4_lut_LC_19_11_0, comm_state_1__bdd_4_lut_LC_19_11_1, i20000_4_lut_LC_19_11_2, i1_2_lut_adj_299_LC_19_11_3, i44_4_lut_LC_19_11_4, i1_4_lut_adj_294_LC_19_11_5, i12759_2_lut_LC_19_11_6, i1_2_lut_3_lut_LC_19_11_7 }
set_location LT_19_11 19 11
ble_pack comm_buf_4__i0_LC_19_12_0 { i11660_3_lut, comm_buf_4__i0 }
ble_pack comm_buf_4__i7_LC_19_12_1 { i12039_3_lut, comm_buf_4__i7 }
ble_pack comm_buf_4__i6_LC_19_12_2 { i12043_3_lut, comm_buf_4__i6 }
ble_pack comm_buf_4__i5_LC_19_12_3 { i12047_3_lut, comm_buf_4__i5 }
ble_pack comm_buf_4__i4_LC_19_12_4 { i12051_3_lut, comm_buf_4__i4 }
ble_pack comm_buf_4__i3_LC_19_12_5 { i12055_3_lut, comm_buf_4__i3 }
ble_pack comm_buf_4__i2_LC_19_12_6 { i12059_3_lut, comm_buf_4__i2 }
ble_pack comm_buf_4__i1_LC_19_12_7 { i12063_3_lut, comm_buf_4__i1 }
clb_pack LT_19_12 { comm_buf_4__i0_LC_19_12_0, comm_buf_4__i7_LC_19_12_1, comm_buf_4__i6_LC_19_12_2, comm_buf_4__i5_LC_19_12_3, comm_buf_4__i4_LC_19_12_4, comm_buf_4__i3_LC_19_12_5, comm_buf_4__i2_LC_19_12_6, comm_buf_4__i1_LC_19_12_7 }
set_location LT_19_12 19 12
ble_pack mux_126_Mux_7_i26_3_lut_LC_19_13_0 { mux_126_Mux_7_i26_3_lut }
ble_pack i19336_4_lut_LC_19_13_1 { i19336_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_20488_LC_19_13_2 { comm_cmd_2__bdd_4_lut_20488 }
ble_pack n23420_bdd_4_lut_LC_19_13_3 { n23420_bdd_4_lut }
ble_pack mux_126_Mux_7_i127_3_lut_LC_19_13_4 { mux_126_Mux_7_i127_3_lut }
ble_pack comm_buf_1__i7_LC_19_13_5 { comm_state_3__I_0_352_Mux_7_i6_3_lut, comm_buf_1__i7 }
clb_pack LT_19_13 { mux_126_Mux_7_i26_3_lut_LC_19_13_0, i19336_4_lut_LC_19_13_1, comm_cmd_2__bdd_4_lut_20488_LC_19_13_2, n23420_bdd_4_lut_LC_19_13_3, mux_126_Mux_7_i127_3_lut_LC_19_13_4, comm_buf_1__i7_LC_19_13_5 }
set_location LT_19_13 19 13
ble_pack i19746_3_lut_LC_19_14_0 { i19746_3_lut }
ble_pack n23348_bdd_4_lut_LC_19_14_1 { n23348_bdd_4_lut }
ble_pack i19335_3_lut_LC_19_14_3 { i19335_3_lut }
ble_pack i20112_2_lut_LC_19_14_6 { i20112_2_lut }
ble_pack buf_dds1_i13_LC_19_14_7 { i13767_4_lut_4_lut, buf_dds1_i13 }
clb_pack LT_19_14 { i19746_3_lut_LC_19_14_0, n23348_bdd_4_lut_LC_19_14_1, i19335_3_lut_LC_19_14_3, i20112_2_lut_LC_19_14_6, buf_dds1_i13_LC_19_14_7 }
set_location LT_19_14 19 14
ble_pack data_index_i5_LC_19_15_0 { comm_state_3__I_0_358_Mux_5_i15_4_lut_data_index_i5_REP_LUT4_0, data_index_i5 }
ble_pack i16198_3_lut_LC_19_15_1 { i16198_3_lut }
ble_pack comm_state_3__I_0_358_Mux_5_i15_4_lut_LC_19_15_2 { comm_state_3__I_0_358_Mux_5_i15_4_lut }
ble_pack trig_dds1_308_LC_19_15_3 { i19_4_lut, trig_dds1_308 }
ble_pack i1_2_lut_3_lut_adj_298_LC_19_15_4 { i1_2_lut_3_lut_adj_298 }
ble_pack i19888_4_lut_LC_19_15_5 { i19888_4_lut }
ble_pack i59_4_lut_LC_19_15_6 { i59_4_lut }
clb_pack LT_19_15 { data_index_i5_LC_19_15_0, i16198_3_lut_LC_19_15_1, comm_state_3__I_0_358_Mux_5_i15_4_lut_LC_19_15_2, trig_dds1_308_LC_19_15_3, i1_2_lut_3_lut_adj_298_LC_19_15_4, i19888_4_lut_LC_19_15_5, i59_4_lut_LC_19_15_6 }
set_location LT_19_15 19 15
ble_pack mux_125_Mux_3_i26_3_lut_LC_19_16_4 { mux_125_Mux_3_i26_3_lut }
clb_pack LT_19_16 { mux_125_Mux_3_i26_3_lut_LC_19_16_4 }
set_location LT_19_16 19 16
ble_pack i16465_2_lut_3_lut_LC_19_17_2 { i16465_2_lut_3_lut }
ble_pack i16456_2_lut_3_lut_LC_19_17_4 { i16456_2_lut_3_lut }
clb_pack LT_19_17 { i16465_2_lut_3_lut_LC_19_17_2, i16456_2_lut_3_lut_LC_19_17_4 }
set_location LT_19_17 19 17
ble_pack ADC_VDC.genclk.i20146_2_lut_4_lut_LC_20_5_0 { ADC_VDC.genclk.i20146_2_lut_4_lut }
ble_pack ADC_VDC.genclk.div_state_i1_LC_20_5_1 { ADC_VDC.genclk.i12405_2_lut, ADC_VDC.genclk.div_state_i1 }
ble_pack ADC_VDC.genclk.i20156_2_lut_LC_20_5_2 { ADC_VDC.genclk.i20156_2_lut }
ble_pack ADC_VDC.genclk.i20142_2_lut_LC_20_5_3 { ADC_VDC.genclk.i20142_2_lut }
clb_pack LT_20_5 { ADC_VDC.genclk.i20146_2_lut_4_lut_LC_20_5_0, ADC_VDC.genclk.div_state_i1_LC_20_5_1, ADC_VDC.genclk.i20156_2_lut_LC_20_5_2, ADC_VDC.genclk.i20142_2_lut_LC_20_5_3 }
set_location LT_20_5 20 5
ble_pack ADC_VDC.genclk.i19910_4_lut_LC_20_6_0 { ADC_VDC.genclk.i19910_4_lut }
ble_pack ADC_VDC.genclk.i20049_4_lut_LC_20_6_1 { ADC_VDC.genclk.i20049_4_lut }
ble_pack ADC_VDC.genclk.i11_4_lut_adj_5_LC_20_6_2 { ADC_VDC.genclk.i11_4_lut_adj_5 }
ble_pack ADC_VDC.genclk.i12_4_lut_adj_3_LC_20_6_3 { ADC_VDC.genclk.i12_4_lut_adj_3 }
ble_pack ADC_VDC.genclk.i10_4_lut_adj_4_LC_20_6_4 { ADC_VDC.genclk.i10_4_lut_adj_4 }
ble_pack ADC_VDC.genclk.div_state_1__I_0_1_lut_LC_20_6_6 { ADC_VDC.genclk.div_state_1__I_0_1_lut }
clb_pack LT_20_6 { ADC_VDC.genclk.i19910_4_lut_LC_20_6_0, ADC_VDC.genclk.i20049_4_lut_LC_20_6_1, ADC_VDC.genclk.i11_4_lut_adj_5_LC_20_6_2, ADC_VDC.genclk.i12_4_lut_adj_3_LC_20_6_3, ADC_VDC.genclk.i10_4_lut_adj_4_LC_20_6_4, ADC_VDC.genclk.div_state_1__I_0_1_lut_LC_20_6_6 }
set_location LT_20_6 20 6
ble_pack comm_clear_304_LC_20_7_0 { i16307_2_lut_3_lut, comm_clear_304 }
clb_pack LT_20_7 { comm_clear_304_LC_20_7_0 }
set_location LT_20_7 20 7
ble_pack i7121_2_lut_LC_20_8_1 { i7121_2_lut }
ble_pack i20104_2_lut_LC_20_8_2 { i20104_2_lut }
ble_pack i2_2_lut_3_lut_adj_144_LC_20_8_5 { i2_2_lut_3_lut_adj_144 }
ble_pack i22_3_lut_4_lut_LC_20_8_6 { i22_3_lut_4_lut }
clb_pack LT_20_8 { i7121_2_lut_LC_20_8_1, i20104_2_lut_LC_20_8_2, i2_2_lut_3_lut_adj_144_LC_20_8_5, i22_3_lut_4_lut_LC_20_8_6 }
set_location LT_20_8 20 8
ble_pack comm_state_3__I_0_346_Mux_1_i8_3_lut_4_lut_LC_20_9_0 { comm_state_3__I_0_346_Mux_1_i8_3_lut_4_lut }
ble_pack i228_2_lut_LC_20_9_2 { i228_2_lut }
ble_pack comm_state_3__I_0_346_Mux_1_i2_3_lut_4_lut_LC_20_9_3 { comm_state_3__I_0_346_Mux_1_i2_3_lut_4_lut }
ble_pack n23342_bdd_4_lut_LC_20_9_4 { n23342_bdd_4_lut }
ble_pack comm_state_i1_LC_20_9_5 { comm_state_3__I_0_346_Mux_1_i15_4_lut, comm_state_i1 }
ble_pack i20047_4_lut_LC_20_9_6 { i20047_4_lut }
ble_pack i20168_4_lut_LC_20_9_7 { i20168_4_lut }
clb_pack LT_20_9 { comm_state_3__I_0_346_Mux_1_i8_3_lut_4_lut_LC_20_9_0, i228_2_lut_LC_20_9_2, comm_state_3__I_0_346_Mux_1_i2_3_lut_4_lut_LC_20_9_3, n23342_bdd_4_lut_LC_20_9_4, comm_state_i1_LC_20_9_5, i20047_4_lut_LC_20_9_6, i20168_4_lut_LC_20_9_7 }
set_location LT_20_9 20 9
ble_pack i19903_2_lut_3_lut_LC_20_10_0 { i19903_2_lut_3_lut }
ble_pack i7001_3_lut_4_lut_LC_20_10_1 { i7001_3_lut_4_lut }
ble_pack comm_state_3__I_0_346_Mux_2_i6_4_lut_LC_20_10_2 { comm_state_3__I_0_346_Mux_2_i6_4_lut }
ble_pack comm_state_i2_LC_20_10_3 { comm_state_3__I_0_346_Mux_2_i7_4_lut, comm_state_i2 }
ble_pack i1_4_lut_adj_283_LC_20_10_4 { i1_4_lut_adj_283 }
ble_pack i20171_2_lut_3_lut_LC_20_10_5 { i20171_2_lut_3_lut }
ble_pack i1_2_lut_adj_147_LC_20_10_6 { i1_2_lut_adj_147 }
ble_pack i1_4_lut_4_lut_adj_281_LC_20_10_7 { i1_4_lut_4_lut_adj_281 }
clb_pack LT_20_10 { i19903_2_lut_3_lut_LC_20_10_0, i7001_3_lut_4_lut_LC_20_10_1, comm_state_3__I_0_346_Mux_2_i6_4_lut_LC_20_10_2, comm_state_i2_LC_20_10_3, i1_4_lut_adj_283_LC_20_10_4, i20171_2_lut_3_lut_LC_20_10_5, i1_2_lut_adj_147_LC_20_10_6, i1_4_lut_4_lut_adj_281_LC_20_10_7 }
set_location LT_20_10 20 10
ble_pack i20087_2_lut_LC_20_11_0 { i20087_2_lut }
ble_pack mux_125_Mux_5_i127_3_lut_LC_20_11_6 { mux_125_Mux_5_i127_3_lut }
clb_pack LT_20_11 { i20087_2_lut_LC_20_11_0, mux_125_Mux_5_i127_3_lut_LC_20_11_6 }
set_location LT_20_11 20 11
ble_pack i1_4_lut_adj_300_LC_20_12_0 { i1_4_lut_adj_300 }
ble_pack i19784_2_lut_3_lut_4_lut_LC_20_12_2 { i19784_2_lut_3_lut_4_lut }
ble_pack i19803_3_lut_4_lut_LC_20_12_3 { i19803_3_lut_4_lut }
ble_pack i20094_4_lut_LC_20_12_4 { i20094_4_lut }
ble_pack i19802_4_lut_LC_20_12_5 { i19802_4_lut }
ble_pack equal_185_i9_2_lut_3_lut_LC_20_12_6 { equal_185_i9_2_lut_3_lut }
ble_pack n23492_bdd_4_lut_LC_20_12_7 { n23492_bdd_4_lut }
clb_pack LT_20_12 { i1_4_lut_adj_300_LC_20_12_0, i19784_2_lut_3_lut_4_lut_LC_20_12_2, i19803_3_lut_4_lut_LC_20_12_3, i20094_4_lut_LC_20_12_4, i19802_4_lut_LC_20_12_5, equal_185_i9_2_lut_3_lut_LC_20_12_6, n23492_bdd_4_lut_LC_20_12_7 }
set_location LT_20_12 20 12
ble_pack i19755_2_lut_LC_20_13_5 { i19755_2_lut }
clb_pack LT_20_13 { i19755_2_lut_LC_20_13_5 }
set_location LT_20_13 20 13
ble_pack n23456_bdd_4_lut_LC_20_14_1 { n23456_bdd_4_lut }
ble_pack i1661462_i1_3_lut_LC_20_14_2 { i1661462_i1_3_lut }
ble_pack mux_125_Mux_3_i127_3_lut_LC_20_14_3 { mux_125_Mux_3_i127_3_lut }
ble_pack mux_125_Mux_5_i28_4_lut_LC_20_14_5 { mux_125_Mux_5_i28_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_LC_20_14_6 { comm_cmd_2__bdd_4_lut }
ble_pack mux_125_Mux_5_i25_4_lut_LC_20_14_7 { mux_125_Mux_5_i25_4_lut }
clb_pack LT_20_14 { n23456_bdd_4_lut_LC_20_14_1, i1661462_i1_3_lut_LC_20_14_2, mux_125_Mux_3_i127_3_lut_LC_20_14_3, mux_125_Mux_5_i28_4_lut_LC_20_14_5, comm_cmd_2__bdd_4_lut_LC_20_14_6, mux_125_Mux_5_i25_4_lut_LC_20_14_7 }
set_location LT_20_14 20 14
ble_pack comm_cmd_1__bdd_4_lut_20508_LC_20_15_5 { comm_cmd_1__bdd_4_lut_20508 }
ble_pack i19937_2_lut_LC_20_15_6 { i19937_2_lut }
clb_pack LT_20_15 { comm_cmd_1__bdd_4_lut_20508_LC_20_15_5, i19937_2_lut_LC_20_15_6 }
set_location LT_20_15 20 15
ble_pack i19751_2_lut_LC_20_17_3 { i19751_2_lut }
clb_pack LT_20_17 { i19751_2_lut_LC_20_17_3 }
set_location LT_20_17 20 17
ble_pack i20099_2_lut_LC_20_18_2 { i20099_2_lut }
clb_pack LT_20_18 { i20099_2_lut_LC_20_18_2 }
set_location LT_20_18 20 18
ble_pack ADC_VDC.genclk.i10_4_lut_LC_22_5_2 { ADC_VDC.genclk.i10_4_lut }
ble_pack ADC_VDC.genclk.i11_4_lut_LC_22_5_3 { ADC_VDC.genclk.i11_4_lut }
ble_pack ADC_VDC.genclk.i20011_4_lut_LC_22_5_5 { ADC_VDC.genclk.i20011_4_lut }
ble_pack ADC_VDC.genclk.i19909_4_lut_LC_22_5_6 { ADC_VDC.genclk.i19909_4_lut }
ble_pack ADC_VDC.genclk.div_state_i0_LC_22_5_7 { ADC_VDC.genclk.i20184_2_lut_4_lut, ADC_VDC.genclk.div_state_i0 }
clb_pack LT_22_5 { ADC_VDC.genclk.i10_4_lut_LC_22_5_2, ADC_VDC.genclk.i11_4_lut_LC_22_5_3, ADC_VDC.genclk.i20011_4_lut_LC_22_5_5, ADC_VDC.genclk.i19909_4_lut_LC_22_5_6, ADC_VDC.genclk.div_state_i0_LC_22_5_7 }
set_location LT_22_5 22 5
ble_pack ADC_VDC.genclk.i12_4_lut_LC_22_6_4 { ADC_VDC.genclk.i12_4_lut }
clb_pack LT_22_6 { ADC_VDC.genclk.i12_4_lut_LC_22_6_4 }
set_location LT_22_6 22 6
ble_pack comm_response_305_LC_22_8_7 { comm_state_3__I_0_370_i15_4_lut_4_lut, comm_response_305 }
clb_pack LT_22_8 { comm_response_305_LC_22_8_7 }
set_location LT_22_8 22 8
ble_pack i1_3_lut_4_lut_LC_22_10_5 { i1_3_lut_4_lut }
clb_pack LT_22_10 { i1_3_lut_4_lut_LC_22_10_5 }
set_location LT_22_10 22 10
ble_pack comm_buf_0__i3_LC_22_11_4 { comm_state_3__I_0_351_Mux_3_i6_3_lut, comm_buf_0__i3 }
clb_pack LT_22_11 { comm_buf_0__i3_LC_22_11_4 }
set_location LT_22_11 22 11
ble_pack ADC_VDC.genclk.t0off_i0_LC_23_5_0 { ADC_VDC.genclk.add_33_2_lut, ADC_VDC.genclk.t0off_i0, ADC_VDC.genclk.add_33_2 }
ble_pack ADC_VDC.genclk.t0off_i1_LC_23_5_1 { ADC_VDC.genclk.add_33_3_lut, ADC_VDC.genclk.t0off_i1, ADC_VDC.genclk.add_33_3 }
ble_pack ADC_VDC.genclk.t0off_i2_LC_23_5_2 { ADC_VDC.genclk.add_33_4_lut, ADC_VDC.genclk.t0off_i2, ADC_VDC.genclk.add_33_4 }
ble_pack ADC_VDC.genclk.t0off_i3_LC_23_5_3 { ADC_VDC.genclk.add_33_5_lut, ADC_VDC.genclk.t0off_i3, ADC_VDC.genclk.add_33_5 }
ble_pack ADC_VDC.genclk.t0off_i4_LC_23_5_4 { ADC_VDC.genclk.add_33_6_lut, ADC_VDC.genclk.t0off_i4, ADC_VDC.genclk.add_33_6 }
ble_pack ADC_VDC.genclk.t0off_i5_LC_23_5_5 { ADC_VDC.genclk.add_33_7_lut, ADC_VDC.genclk.t0off_i5, ADC_VDC.genclk.add_33_7 }
ble_pack ADC_VDC.genclk.t0off_i6_LC_23_5_6 { ADC_VDC.genclk.add_33_8_lut, ADC_VDC.genclk.t0off_i6, ADC_VDC.genclk.add_33_8 }
ble_pack ADC_VDC.genclk.t0off_i7_LC_23_5_7 { ADC_VDC.genclk.add_33_9_lut, ADC_VDC.genclk.t0off_i7, ADC_VDC.genclk.add_33_9 }
clb_pack LT_23_5 { ADC_VDC.genclk.t0off_i0_LC_23_5_0, ADC_VDC.genclk.t0off_i1_LC_23_5_1, ADC_VDC.genclk.t0off_i2_LC_23_5_2, ADC_VDC.genclk.t0off_i3_LC_23_5_3, ADC_VDC.genclk.t0off_i4_LC_23_5_4, ADC_VDC.genclk.t0off_i5_LC_23_5_5, ADC_VDC.genclk.t0off_i6_LC_23_5_6, ADC_VDC.genclk.t0off_i7_LC_23_5_7 }
set_location LT_23_5 23 5
ble_pack ADC_VDC.genclk.t0off_i8_LC_23_6_0 { ADC_VDC.genclk.add_33_10_lut, ADC_VDC.genclk.t0off_i8, ADC_VDC.genclk.add_33_10 }
ble_pack ADC_VDC.genclk.t0off_i9_LC_23_6_1 { ADC_VDC.genclk.add_33_11_lut, ADC_VDC.genclk.t0off_i9, ADC_VDC.genclk.add_33_11 }
ble_pack ADC_VDC.genclk.t0off_i10_LC_23_6_2 { ADC_VDC.genclk.add_33_12_lut, ADC_VDC.genclk.t0off_i10, ADC_VDC.genclk.add_33_12 }
ble_pack ADC_VDC.genclk.t0off_i11_LC_23_6_3 { ADC_VDC.genclk.add_33_13_lut, ADC_VDC.genclk.t0off_i11, ADC_VDC.genclk.add_33_13 }
ble_pack ADC_VDC.genclk.t0off_i12_LC_23_6_4 { ADC_VDC.genclk.add_33_14_lut, ADC_VDC.genclk.t0off_i12, ADC_VDC.genclk.add_33_14 }
ble_pack ADC_VDC.genclk.t0off_i13_LC_23_6_5 { ADC_VDC.genclk.add_33_15_lut, ADC_VDC.genclk.t0off_i13, ADC_VDC.genclk.add_33_15 }
ble_pack ADC_VDC.genclk.t0off_i14_LC_23_6_6 { ADC_VDC.genclk.add_33_16_lut, ADC_VDC.genclk.t0off_i14, ADC_VDC.genclk.add_33_16 }
ble_pack ADC_VDC.genclk.t0off_i15_LC_23_6_7 { ADC_VDC.genclk.add_33_17_lut, ADC_VDC.genclk.t0off_i15 }
clb_pack LT_23_6 { ADC_VDC.genclk.t0off_i8_LC_23_6_0, ADC_VDC.genclk.t0off_i9_LC_23_6_1, ADC_VDC.genclk.t0off_i10_LC_23_6_2, ADC_VDC.genclk.t0off_i11_LC_23_6_3, ADC_VDC.genclk.t0off_i12_LC_23_6_4, ADC_VDC.genclk.t0off_i13_LC_23_6_5, ADC_VDC.genclk.t0off_i14_LC_23_6_6, ADC_VDC.genclk.t0off_i15_LC_23_6_7 }
set_location LT_23_6 23 6
set_location iac_raw_buf_vac_raw_buf_merged11 21 7
set_location iac_raw_buf_vac_raw_buf_merged3 21 11
set_location iac_raw_buf_vac_raw_buf_merged10 21 5
set_location iac_raw_buf_vac_raw_buf_merged8 4 5
set_location iac_raw_buf_vac_raw_buf_merged4 21 13
set_location iac_raw_buf_vac_raw_buf_merged9 4 7
set_location iac_raw_buf_vac_raw_buf_merged5 21 15
set_location iac_raw_buf_vac_raw_buf_merged0 21 1
set_location iac_raw_buf_vac_raw_buf_merged6 21 17
set_location iac_raw_buf_vac_raw_buf_merged1 21 3
set_location iac_raw_buf_vac_raw_buf_merged7 21 19
set_location iac_raw_buf_vac_raw_buf_merged2 21 9
set_io VAC_DRDY 16
set_io IAC_FLT1 134
set_io DDS_SCK 112
set_io ICE_IOR_166 106
set_io ICE_IOR_119 83
set_io DDS_MOSI 113
set_io VAC_MISO 15
set_io DDS_MOSI1 43
set_io ICE_IOR_146 96
set_io VDC_CLK 24
set_io ICE_IOT_222 144
set_io IAC_CS 136
set_io ICE_IOL_18B 26
set_io ICE_IOL_13A 19
set_io ICE_IOB_81 49
set_io VAC_OSR1 2
set_io IAC_MOSI 138
set_io DDS_CS1 41
set_io ICE_IOL_4B 8
set_io ICE_IOB_94 56
set_io VAC_CS 10
set_io VAC_CLK 9
set_io ICE_SPI_CE0 76
set_io ICE_IOR_167 107
set_io ICE_IOR_118 82
set_io RTD_SDO 34
set_io IAC_OSR0 124
set_io VDC_SCLK 23
set_io VAC_FLT1 4
set_io ICE_SPI_MOSI 74
set_io ICE_IOR_165 105
set_io ICE_IOR_147 97
set_io ICE_IOL_14A 21
set_io ICE_IOL_13B 20
set_io ICE_IOB_91 55
set_io ICE_GPMO_0 78
set_io DDS_RNG_0 115
set_io VDC_RNG0 25
set_io ICE_SPI_SCLK 73
set_io ICE_IOR_152 99
set_io ICE_IOL_12A 17
set_io RTD_DRDY 29
set_io ICE_SPI_MISO 75
set_io ICE_IOT_177 118
set_io ICE_IOR_141 94
set_io ICE_IOB_80 48
set_io ICE_IOB_102 62
set_io ICE_GPMO_2 80
set_io ICE_GPMI_0 81
set_io IAC_MISO 139
set_io VAC_OSR0 1
set_io VAC_MOSI 12
set_io TEST_LED 38
set_io ICE_IOR_148 98
set_io STAT_COMM 45
set_io ICE_SYSCLK 37
set_io ICE_IOR_161 102
set_io ICE_IOB_95 60
set_io ICE_IOB_82 52
set_io ICE_IOB_104 64
set_io IAC_CLK 135
set_io DDS_CS 110
set_io SELIRNG0 121
set_io RTD_SDI 31
set_io ICE_IOT_221 143
set_io ICE_IOT_197 128
set_io DDS_MCLK 114
set_io RTD_SCLK 32
set_io RTD_CS 33
set_io ICE_IOR_137 88
set_io IAC_OSR1 125
set_io VAC_FLT0 3
set_io ICE_IOR_144 95
set_io ICE_IOR_128 85
set_io ICE_GPMO_1 79
set_io IAC_SCLK 137
set_io EIS_SYNCCLK 47
set_io ICE_IOR_139 91
set_io ICE_IOL_4A 7
set_io VAC_SCLK 11
set_io THERMOSTAT 44
set_io ICE_IOR_164 104
set_io ICE_IOB_103 63
set_io AMPV_POW 28
set_io VDC_SDO 22
set_io ICE_IOT_174 117
set_io ICE_IOR_140 93
set_io ICE_IOB_96 61
set_io CONT_SD 120
set_io AC_ADC_SYNC 142
set_io SELIRNG1 122
set_io ICE_IOL_12B 18
set_io ICE_IOR_160 101
set_io ICE_IOR_136 87
set_io DDS_MCLK1 39
set_io ICE_IOT_198 129
set_io ICE_IOT_173 116
set_io IAC_DRDY 141
set_io ICE_IOT_178 119
set_io ICE_IOR_138 90
set_io ICE_IOR_120 84
set_io IAC_FLT0 130
set_io DDS_SCK1 42
