# do adder_32bit.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu_32_bit
# 
# Top level modules:
# 	alu_32_bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu_32_bit_vlg_sample_tst
# -- Compiling module alu_32_bit_vlg_check_tst
# -- Compiling module alu_32_bit_vlg_vec_tst
# 
# Top level modules:
# 	alu_32_bit_vlg_vec_tst
# vsim -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.alu_32_bit_vlg_vec_tst 
# Loading work.alu_32_bit_vlg_vec_tst
# Loading work.alu_32_bit
# Loading work.alu_32_bit_vlg_sample_tst
# Loading work.alu_32_bit_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : Waveform1.vwf.vt(711)
#    Time: 1 us  Iteration: 0  Instance: /alu_32_bit_vlg_vec_tst/tb_out
