D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instruction_execution

Top level modules:
	instruction_execution

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU_control.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU_control.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU_control

Top level modules:
	ALU_control

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_execution.v {2 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_execution.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_instruction_execution
** Warning: D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_execution.v(43): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	tb_instruction_execution

} {} {}}
