

================================================================
== Vivado HLS Report for 'dut_cnn_xcel'
================================================================
* Date:           Wed Nov  1 17:41:38 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  117950|  117950|  117950|  117950|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    49|    49|         1|          -|          -|    49|    no    |
        |- Loop 2  |  5184|  5184|         9|          -|          -|   576|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond1)
	2  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	6  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: input_V_read [1/1] 0.00ns
:0  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

ST_1: mem_conv1_0_V [1/1] 2.71ns
:1  %mem_conv1_0_V = alloca [200 x i32], align 4

ST_1: mem_conv1_1_V [1/1] 2.71ns
:2  %mem_conv1_1_V = alloca [200 x i32], align 4

ST_1: mem_conv1_2_V [1/1] 2.71ns
:3  %mem_conv1_2_V = alloca [200 x i32], align 4

ST_1: mem_conv1_3_V [1/1] 2.71ns
:4  %mem_conv1_3_V = alloca [200 x i32], align 4

ST_1: mem_conv2_V [1/1] 2.71ns
:5  %mem_conv2_V = alloca [800 x i32], align 4

ST_1: stg_21 [1/1] 1.57ns
:6  br label %1


 <State 2>: 2.71ns
ST_2: bvh_d_index [1/1] 0.00ns
:0  %bvh_d_index = phi i6 [ 0, %0 ], [ %i, %2 ]

ST_2: index_assign_2_cast6 [1/1] 0.00ns
:1  %index_assign_2_cast6 = zext i6 %bvh_d_index to i32

ST_2: exitcond1 [1/1] 1.94ns
:2  %exitcond1 = icmp eq i6 %bvh_d_index, -15

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_2: i [1/1] 1.72ns
:4  %i = add i6 %bvh_d_index, 1

ST_2: stg_27 [1/1] 0.00ns
:5  br i1 %exitcond1, label %3, label %2

ST_2: tmp_45 [1/1] 0.00ns
:0  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %input_V_read, i32 %index_assign_2_cast6)

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i31 @_ssdm_op_BitConcatenate.i31.i1.i30(i1 %tmp_45, i30 0)

ST_2: tmp_4_cast [1/1] 0.00ns
:2  %tmp_4_cast = zext i31 %tmp_s to i32

ST_2: index_assign [1/1] 0.00ns
:3  %index_assign = zext i6 %bvh_d_index to i64

ST_2: mem_conv1_0_V_addr [1/1] 0.00ns
:4  %mem_conv1_0_V_addr = getelementptr [200 x i32]* %mem_conv1_0_V, i64 0, i64 %index_assign

ST_2: stg_33 [1/1] 2.71ns
:5  store i32 %tmp_4_cast, i32* %mem_conv1_0_V_addr, align 4

ST_2: stg_34 [1/1] 0.00ns
:6  br label %1

ST_2: stg_35 [2/2] 0.00ns
:0  call fastcc void @dut_perform_conv([200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V, [800 x i32]* %mem_conv2_V)


 <State 3>: 0.00ns
ST_3: stg_36 [1/2] 0.00ns
:0  call fastcc void @dut_perform_conv([200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V, [800 x i32]* %mem_conv2_V)


 <State 4>: 0.00ns
ST_4: stg_37 [2/2] 0.00ns
:1  call fastcc void @dut_perform_conv.1([800 x i32]* %mem_conv2_V, [200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V)


 <State 5>: 1.57ns
ST_5: stg_38 [1/2] 0.00ns
:1  call fastcc void @dut_perform_conv.1([800 x i32]* %mem_conv2_V, [200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V)

ST_5: stg_39 [1/1] 1.57ns
:2  br label %4


 <State 6>: 5.28ns
ST_6: i2 [1/1] 0.00ns
:0  %i2 = phi i10 [ 0, %3 ], [ %i_2, %_ifconv ]

ST_6: phi_urem [1/1] 0.00ns
:1  %phi_urem = phi i10 [ 0, %3 ], [ %idx_urem, %_ifconv ]

ST_6: exitcond [1/1] 2.07ns
:2  %exitcond = icmp eq i10 %i2, -448

ST_6: empty_33 [1/1] 0.00ns
:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

ST_6: i_2 [1/1] 1.84ns
:4  %i_2 = add i10 %i2, 1

ST_6: stg_45 [1/1] 0.00ns
:5  br i1 %exitcond, label %5, label %_ifconv

ST_6: next_urem [1/1] 1.84ns
_ifconv:0  %next_urem = add i10 %phi_urem, 1

ST_6: tmp_46 [1/1] 2.07ns
_ifconv:1  %tmp_46 = icmp ult i10 %next_urem, 200

ST_6: idx_urem [1/1] 1.37ns
_ifconv:2  %idx_urem = select i1 %tmp_46, i10 %next_urem, i10 0

ST_6: newIndex3 [1/1] 0.00ns
_ifconv:4  %newIndex3 = zext i10 %phi_urem to i64

ST_6: mem_conv1_0_V_addr_1 [1/1] 0.00ns
_ifconv:5  %mem_conv1_0_V_addr_1 = getelementptr [200 x i32]* %mem_conv1_0_V, i64 0, i64 %newIndex3

ST_6: mem_conv1_1_V_addr [1/1] 0.00ns
_ifconv:6  %mem_conv1_1_V_addr = getelementptr [200 x i32]* %mem_conv1_1_V, i64 0, i64 %newIndex3

ST_6: mem_conv1_2_V_addr [1/1] 0.00ns
_ifconv:7  %mem_conv1_2_V_addr = getelementptr [200 x i32]* %mem_conv1_2_V, i64 0, i64 %newIndex3

ST_6: mem_conv1_2_V_load [2/2] 2.71ns
_ifconv:8  %mem_conv1_2_V_load = load i32* %mem_conv1_2_V_addr, align 4

ST_6: mem_conv1_0_V_load [2/2] 2.71ns
_ifconv:9  %mem_conv1_0_V_load = load i32* %mem_conv1_0_V_addr_1, align 4

ST_6: mem_conv1_1_V_load [2/2] 2.71ns
_ifconv:10  %mem_conv1_1_V_load = load i32* %mem_conv1_1_V_addr, align 4

ST_6: stg_56 [1/1] 0.00ns
:0  ret void


 <State 7>: 7.80ns
ST_7: mem_conv1_2_V_load [1/2] 2.71ns
_ifconv:8  %mem_conv1_2_V_load = load i32* %mem_conv1_2_V_addr, align 4

ST_7: mem_conv1_0_V_load [1/2] 2.71ns
_ifconv:9  %mem_conv1_0_V_load = load i32* %mem_conv1_0_V_addr_1, align 4

ST_7: mem_conv1_1_V_load [1/2] 2.71ns
_ifconv:10  %mem_conv1_1_V_load = load i32* %mem_conv1_1_V_addr, align 4

ST_7: tmp [1/1] 2.07ns
_ifconv:11  %tmp = icmp ult i10 %i2, 200

ST_7: sel_tmp1 [1/1] 0.00ns (grouped into LUT with out node mem_conv1_V_load_phi)
_ifconv:12  %sel_tmp1 = select i1 %tmp, i32 %mem_conv1_0_V_load, i32 %mem_conv1_2_V_load

ST_7: i2_off [1/1] 1.84ns
_ifconv:13  %i2_off = add i10 %i2, -200

ST_7: tmp_12 [1/1] 2.07ns
_ifconv:14  %tmp_12 = icmp ult i10 %i2_off, 200

ST_7: mem_conv1_V_load_phi [1/1] 1.37ns (out node of the LUT)
_ifconv:15  %mem_conv1_V_load_phi = select i1 %tmp_12, i32 %mem_conv1_1_V_load, i32 %sel_tmp1

ST_7: tmp_6 [1/1] 2.52ns
_ifconv:16  %tmp_6 = icmp eq i32 %mem_conv1_V_load_phi, 0


 <State 8>: 6.41ns
ST_8: dp [6/6] 6.41ns
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float


 <State 9>: 6.41ns
ST_9: dp [5/6] 6.41ns
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float


 <State 10>: 6.41ns
ST_10: dp [4/6] 6.41ns
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float


 <State 11>: 6.41ns
ST_11: dp [3/6] 6.41ns
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float


 <State 12>: 6.41ns
ST_12: dp [2/6] 6.41ns
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float


 <State 13>: 8.13ns
ST_13: dp [1/6] 6.41ns
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float

ST_13: res_V_1 [1/1] 0.00ns
_ifconv:18  %res_V_1 = bitcast float %dp to i32

ST_13: exp_V [1/1] 0.00ns
_ifconv:19  %exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_V_1, i32 23, i32 30)

ST_13: exp_V_2 [1/1] 1.72ns
_ifconv:20  %exp_V_2 = add i8 %exp_V, -30

ST_13: p_Result_s [1/1] 0.00ns
_ifconv:21  %p_Result_s = call i32 @llvm.part.set.i32.i8(i32 %res_V_1, i8 %exp_V_2, i32 23, i32 30) nounwind


 <State 14>: 4.08ns
ST_14: tmp_5 [1/1] 0.00ns
_ifconv:3  %tmp_5 = zext i10 %i2 to i64

ST_14: val_assign [1/1] 1.37ns
_ifconv:22  %val_assign = select i1 %tmp_6, i32 0, i32 %p_Result_s

ST_14: output_V_addr [1/1] 0.00ns
_ifconv:23  %output_V_addr = getelementptr [576 x i32]* %output_V, i64 0, i64 %tmp_5

ST_14: stg_79 [1/1] 2.71ns
_ifconv:24  store i32 %val_assign, i32* %output_V_addr, align 4

ST_14: stg_80 [1/1] 0.00ns
_ifconv:25  br label %4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_conv1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_conv1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_conv2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_conv2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_V_read         (read             ) [ 001000000000000]
mem_conv1_0_V        (alloca           ) [ 001111111111111]
mem_conv1_1_V        (alloca           ) [ 001111111111111]
mem_conv1_2_V        (alloca           ) [ 001111111111111]
mem_conv1_3_V        (alloca           ) [ 001111000000000]
mem_conv2_V          (alloca           ) [ 001111000000000]
stg_21               (br               ) [ 011000000000000]
bvh_d_index          (phi              ) [ 001000000000000]
index_assign_2_cast6 (zext             ) [ 000000000000000]
exitcond1            (icmp             ) [ 001000000000000]
empty                (speclooptripcount) [ 000000000000000]
i                    (add              ) [ 011000000000000]
stg_27               (br               ) [ 000000000000000]
tmp_45               (bitselect        ) [ 000000000000000]
tmp_s                (bitconcatenate   ) [ 000000000000000]
tmp_4_cast           (zext             ) [ 000000000000000]
index_assign         (zext             ) [ 000000000000000]
mem_conv1_0_V_addr   (getelementptr    ) [ 000000000000000]
stg_33               (store            ) [ 000000000000000]
stg_34               (br               ) [ 011000000000000]
stg_36               (call             ) [ 000000000000000]
stg_38               (call             ) [ 000000000000000]
stg_39               (br               ) [ 000001111111111]
i2                   (phi              ) [ 000000111111111]
phi_urem             (phi              ) [ 000000100000000]
exitcond             (icmp             ) [ 000000111111111]
empty_33             (speclooptripcount) [ 000000000000000]
i_2                  (add              ) [ 000001111111111]
stg_45               (br               ) [ 000000000000000]
next_urem            (add              ) [ 000000000000000]
tmp_46               (icmp             ) [ 000000000000000]
idx_urem             (select           ) [ 000001111111111]
newIndex3            (zext             ) [ 000000000000000]
mem_conv1_0_V_addr_1 (getelementptr    ) [ 000000010000000]
mem_conv1_1_V_addr   (getelementptr    ) [ 000000010000000]
mem_conv1_2_V_addr   (getelementptr    ) [ 000000010000000]
stg_56               (ret              ) [ 000000000000000]
mem_conv1_2_V_load   (load             ) [ 000000000000000]
mem_conv1_0_V_load   (load             ) [ 000000000000000]
mem_conv1_1_V_load   (load             ) [ 000000000000000]
tmp                  (icmp             ) [ 000000000000000]
sel_tmp1             (select           ) [ 000000000000000]
i2_off               (add              ) [ 000000000000000]
tmp_12               (icmp             ) [ 000000000000000]
mem_conv1_V_load_phi (select           ) [ 000000001111110]
tmp_6                (icmp             ) [ 000000001111111]
dp                   (sitofp           ) [ 000000000000000]
res_V_1              (bitcast          ) [ 000000000000000]
exp_V                (partselect       ) [ 000000000000000]
exp_V_2              (add              ) [ 000000000000000]
p_Result_s           (partset          ) [ 000000000000001]
tmp_5                (zext             ) [ 000000000000000]
val_assign           (select           ) [ 000000000000000]
output_V_addr        (getelementptr    ) [ 000000000000000]
stg_79               (store            ) [ 000000000000000]
stg_80               (br               ) [ 000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_conv1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_conv1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_conv2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_conv2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i1.i30"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_perform_conv"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_perform_conv.1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="mem_conv1_0_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_0_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mem_conv1_1_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_1_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="mem_conv1_2_V_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_2_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mem_conv1_3_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_3_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mem_conv2_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="49" slack="0"/>
<pin id="84" dir="0" index="1" bw="49" slack="0"/>
<pin id="85" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mem_conv1_0_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_0_V_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_33/2 mem_conv1_0_V_load/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="mem_conv1_0_V_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_0_V_addr_1/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="mem_conv1_1_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="0"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_1_V_addr/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="mem_conv1_2_V_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="10" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_2_V_addr/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_conv1_2_V_load/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_conv1_1_V_load/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="output_V_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="10" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/14 "/>
</bind>
</comp>

<comp id="135" class="1004" name="stg_79_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_79/14 "/>
</bind>
</comp>

<comp id="140" class="1005" name="bvh_d_index_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="1"/>
<pin id="142" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="bvh_d_index_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i2_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="1"/>
<pin id="153" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i2_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="10" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/6 "/>
</bind>
</comp>

<comp id="163" class="1005" name="phi_urem_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="1"/>
<pin id="165" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="phi_urem_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_dut_perform_conv_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="30" slack="0"/>
<pin id="182" dir="0" index="7" bw="27" slack="0"/>
<pin id="183" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_37/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_dut_perform_conv_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="6" bw="30" slack="0"/>
<pin id="195" dir="0" index="7" bw="28" slack="0"/>
<pin id="196" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_35/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="dp/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="index_assign_2_cast6_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_2_cast6/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="exitcond1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="5" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_45_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="49" slack="1"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_4_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="index_assign_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="exitcond_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="10" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="i_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="next_urem_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_46_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="0" index="1" bw="9" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="idx_urem_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="10" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="newIndex3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex3/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="1"/>
<pin id="285" dir="0" index="1" bw="9" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sel_tmp1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="i2_off_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="1"/>
<pin id="299" dir="0" index="1" bw="9" slack="0"/>
<pin id="300" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_off/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_12_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="0"/>
<pin id="305" dir="0" index="1" bw="9" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="mem_conv1_V_load_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mem_conv1_V_load_phi/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_6_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="res_V_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res_V_1/13 "/>
</bind>
</comp>

<comp id="327" class="1004" name="exp_V_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_V/13 "/>
</bind>
</comp>

<comp id="337" class="1004" name="exp_V_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="6" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_V_2/13 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_Result_s_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="8" slack="0"/>
<pin id="347" dir="0" index="3" bw="6" slack="0"/>
<pin id="348" dir="0" index="4" bw="6" slack="0"/>
<pin id="349" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/13 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="8"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="360" class="1004" name="val_assign_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="7"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="32" slack="1"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_assign/14 "/>
</bind>
</comp>

<comp id="367" class="1005" name="input_V_read_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="49" slack="1"/>
<pin id="369" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="input_V_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="i_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="383" class="1005" name="i_2_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="388" class="1005" name="idx_urem_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="393" class="1005" name="mem_conv1_0_V_addr_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="1"/>
<pin id="395" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_conv1_0_V_addr_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="mem_conv1_1_V_addr_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_conv1_1_V_addr "/>
</bind>
</comp>

<comp id="403" class="1005" name="mem_conv1_2_V_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="1"/>
<pin id="405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_conv1_2_V_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="mem_conv1_V_load_phi_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_conv1_V_load_phi "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_6_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="418" class="1005" name="p_Result_s_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="88" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="99" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="127"><net_src comp="105" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="174" pin=7"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="187" pin=6"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="187" pin=7"/></net>

<net id="206"><net_src comp="144" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="144" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="144" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="203" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="219" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="242"><net_src comp="144" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="248"><net_src comp="155" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="155" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="167" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="256" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="167" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="287"><net_src comp="151" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="94" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="117" pin="2"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="151" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="123" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="289" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="200" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="341"><net_src comp="327" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="323" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="337" pin="2"/><net_sink comp="343" pin=2"/></net>

<net id="353"><net_src comp="54" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="343" pin=4"/></net>

<net id="358"><net_src comp="151" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="365"><net_src comp="50" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="360" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="370"><net_src comp="82" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="378"><net_src comp="213" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="386"><net_src comp="250" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="391"><net_src comp="268" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="396"><net_src comp="99" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="401"><net_src comp="105" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="406"><net_src comp="111" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="411"><net_src comp="309" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="416"><net_src comp="317" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="421"><net_src comp="343" pin="5"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="360" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {14 }
 - Input state : 
	Port: dut_cnn_xcel : input_V | {1 }
	Port: dut_cnn_xcel : w_conv1_0 | {2 3 }
	Port: dut_cnn_xcel : b_conv1 | {2 3 }
	Port: dut_cnn_xcel : w_conv2 | {4 5 }
	Port: dut_cnn_xcel : b_conv2 | {4 5 }
  - Chain level:
	State 1
	State 2
		index_assign_2_cast6 : 1
		exitcond1 : 1
		i : 1
		stg_27 : 2
		tmp_45 : 2
		tmp_s : 3
		tmp_4_cast : 4
		index_assign : 1
		mem_conv1_0_V_addr : 2
		stg_33 : 5
	State 3
	State 4
	State 5
	State 6
		exitcond : 1
		i_2 : 1
		stg_45 : 2
		next_urem : 1
		tmp_46 : 2
		idx_urem : 3
		newIndex3 : 1
		mem_conv1_0_V_addr_1 : 2
		mem_conv1_1_V_addr : 2
		mem_conv1_2_V_addr : 2
		mem_conv1_2_V_load : 3
		mem_conv1_0_V_load : 3
		mem_conv1_1_V_load : 3
	State 7
		sel_tmp1 : 1
		tmp_12 : 1
		mem_conv1_V_load_phi : 2
		tmp_6 : 3
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		res_V_1 : 1
		exp_V : 2
		exp_V_2 : 3
		p_Result_s : 4
	State 14
		output_V_addr : 1
		stg_79 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_dut_perform_conv_1_fu_174 |    38   |  58.521 |   3461  |   3104  |
|          |  grp_dut_perform_conv_fu_187  |    41   |  60.092 |   3076  |   2484  |
|----------|-------------------------------|---------|---------|---------|---------|
|  sitofp  |           grp_fu_200          |    0    |    0    |   340   |   554   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        idx_urem_fu_268        |    0    |    0    |    0    |    10   |
|  select  |        sel_tmp1_fu_289        |    0    |    0    |    0    |    32   |
|          |  mem_conv1_V_load_phi_fu_309  |    0    |    0    |    0    |    32   |
|          |       val_assign_fu_360       |    0    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |            i_fu_213           |    0    |    0    |    0    |    6    |
|          |           i_2_fu_250          |    0    |    0    |    0    |    10   |
|    add   |        next_urem_fu_256       |    0    |    0    |    0    |    10   |
|          |         i2_off_fu_297         |    0    |    0    |    0    |    10   |
|          |         exp_V_2_fu_337        |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        exitcond1_fu_207       |    0    |    0    |    0    |    3    |
|          |        exitcond_fu_244        |    0    |    0    |    0    |    4    |
|   icmp   |         tmp_46_fu_262         |    0    |    0    |    0    |    4    |
|          |           tmp_fu_283          |    0    |    0    |    0    |    4    |
|          |         tmp_12_fu_303         |    0    |    0    |    0    |    4    |
|          |          tmp_6_fu_317         |    0    |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   |    input_V_read_read_fu_82    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |  index_assign_2_cast6_fu_203  |    0    |    0    |    0    |    0    |
|          |       tmp_4_cast_fu_234       |    0    |    0    |    0    |    0    |
|   zext   |      index_assign_fu_239      |    0    |    0    |    0    |    0    |
|          |        newIndex3_fu_276       |    0    |    0    |    0    |    0    |
|          |          tmp_5_fu_355         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
| bitselect|         tmp_45_fu_219         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_226         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|          exp_V_fu_327         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|  partset |       p_Result_s_fu_343       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    79   | 118.613 |   6877  |   6322  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|mem_conv1_0_V|    2   |    0   |    0   |
|mem_conv1_1_V|    1   |    0   |    0   |
|mem_conv1_2_V|    1   |    0   |    0   |
|mem_conv1_3_V|    1   |    0   |    0   |
| mem_conv2_V |    2   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    7   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     bvh_d_index_reg_140    |    6   |
|         i2_reg_151         |   10   |
|         i_2_reg_383        |   10   |
|          i_reg_375         |    6   |
|      idx_urem_reg_388      |   10   |
|    input_V_read_reg_367    |   49   |
|mem_conv1_0_V_addr_1_reg_393|    8   |
| mem_conv1_1_V_addr_reg_398 |    8   |
| mem_conv1_2_V_addr_reg_403 |    8   |
|mem_conv1_V_load_phi_reg_408|   32   |
|     p_Result_s_reg_418     |   32   |
|      phi_urem_reg_163      |   10   |
|        tmp_6_reg_413       |    1   |
+----------------------------+--------+
|            Total           |   190  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94 |  p0  |   3  |   8  |   24   ||    8    |
| grp_access_fu_117 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_123 |  p0  |   2  |   8  |   16   ||    8    |
|     i2_reg_151    |  p0  |   2  |  10  |   20   ||    10   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  6.284  ||    34   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   79   |   118  |  6877  |  6322  |
|   Memory  |    7   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   34   |
|  Register |    -   |    -   |    -   |   190  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |   79   |   124  |  7067  |  6356  |
+-----------+--------+--------+--------+--------+--------+
