# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB7_AXI_FFT.srcs/sources_1/ip/fft/sim/fft.vhd" \

# Do not sort compile order
nosort
