library verilog;
use verilog.vl_types.all;
entity barrel32 is
    port(
        Data_IN         : in     vl_logic_vector(31 downto 0);
        Sel             : in     vl_logic_vector(4 downto 0);
        Data_OUT        : out    vl_logic_vector(31 downto 0)
    );
end barrel32;
