#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May  6 11:08:18 2019
# Process ID: 13556
# Current directory: C:/konkurs/vivado_projekty/klt_pyramid
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2704 C:\konkurs\vivado_projekty\klt_pyramid\klt_pyramid.xpr
# Log file: C:/konkurs/vivado_projekty/klt_pyramid/vivado.log
# Journal file: C:/konkurs/vivado_projekty/klt_pyramid\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/konkurs/IP_repo/klt_tracker_w10b2_v2'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/klt_pyramid_tracker'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/hsize_counter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_bsyncpar'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_1648'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_van'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_sim'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/bbox21'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/klt_1650'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/split_rgb'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/konkurs/IP_repo/klt_tracker_w10b2_v2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/rgb2ycbcr'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 812.215 ; gain = 131.738
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pyramid' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_pyramid_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/prev_context_roi31/sim/prev_context_roi31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prev_context_roi31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.ip_user_files/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/stream_halter_fifo/sim/stream_halter_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_halter_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_2x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_2x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/in_roi_check_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_roi_check_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_integrator_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_integrator_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_tracker_level
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_x_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:91]
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_y_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:92]
WARNING: [VRFC 10-1315] redeclaration of ansi port center is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:94]
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:99]
WARNING: [VRFC 10-1315] redeclaration of ansi port x_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port y_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:102]
WARNING: [VRFC 10-1315] redeclaration of ansi port first_frame is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:103]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_extended_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:105]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:106]
WARNING: [VRFC 10-1315] redeclaration of ansi port roi_end is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:107]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_center_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:109]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_left_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:110]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_right_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:111]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_up_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:112]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_down_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:113]
WARNING: [VRFC 10-1315] redeclaration of ansi port G11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:116]
WARNING: [VRFC 10-1315] redeclaration of ansi port G12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:117]
WARNING: [VRFC 10-1315] redeclaration of ansi port G21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:118]
WARNING: [VRFC 10-1315] redeclaration of ansi port G22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:119]
WARNING: [VRFC 10-1315] redeclaration of ansi port b1 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:120]
WARNING: [VRFC 10-1315] redeclaration of ansi port b2 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:121]
WARNING: [VRFC 10-756] identifier left is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:82]
WARNING: [VRFC 10-756] identifier right is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:83]
WARNING: [VRFC 10-756] identifier up is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:84]
WARNING: [VRFC 10-756] identifier down is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linsolve
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/modul_puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/pixel_position.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_position
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prev_frame_context
WARNING: [VRFC 10-1315] redeclaration of ansi port read_offset is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_x0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_y0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/pyramidal_position_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pyramidal_position_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale2x
WARNING: [VRFC 10-1315] redeclaration of ansi port context_2x2_valid is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port A11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:59]
WARNING: [VRFC 10-1315] redeclaration of ansi port A12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port A21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port A22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port A11pA12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:64]
WARNING: [VRFC 10-1315] redeclaration of ansi port A21pA22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port sum is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:66]
WARNING: [VRFC 10-1315] redeclaration of ansi port round_sum is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/vision_stream_halter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_stream_halter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/new/tb_pyramid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pyramid
"xvhdl --incr --relax -prj tb_pyramid_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 861.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6e86397ddca48019c2dcbbc70e9262d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xil_defaultlib -L c_reg_fd_v12_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L blk_mem_gen_v8_4_1 -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_pyramid_behav xil_defaultlib.tb_pyramid xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:180]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:197]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:180]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:197]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:180]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port h_size [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_2x2.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port h_size [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_level.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port addrb [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port addrb [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:158]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_viv_comp
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package floating_point_v7_0_15.flt_utils
Compiling package floating_point_v7_0_15.vt2mutils
Compiling package floating_point_v7_0_15.vt2mcomps
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_hdl_pkg
Compiling package ieee.std_logic_textio
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.context_2x2
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=10...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture adder_10p10e10_arch of entity xil_defaultlib.adder_10p10e10 [adder_10p10e10_default]
Compiling module xil_defaultlib.puz(N=3)
Compiling module xil_defaultlib.modul_puz(N=3)
Compiling module xil_defaultlib.scale2x
Compiling module xil_defaultlib.scale2x(CLK_PHASE=1)
Compiling module xil_defaultlib.puz(N=1)
Compiling module xil_defaultlib.modul_puz(N=1,DELAY=1)
Compiling module xil_defaultlib.pyramidal_position_controller
Compiling module xil_defaultlib.context_level_default
Compiling module xil_defaultlib.pixel_position
Compiling module xil_defaultlib.in_roi_check_level
Compiling module xil_defaultlib.modul_puz(N=1)
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=11,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_dy_times_window_arch of entity xil_defaultlib.mult_dy_times_window [mult_dy_times_window_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.prev_context_roi31
Compiling module xil_defaultlib.prev_frame_context
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture sub_8m8_arch of entity xil_defaultlib.sub_8m8 [sub_8m8_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=9,bi_width=9...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_9t9_arch of entity xil_defaultlib.mult_9t9 [mult_9t9_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_26p18_arch of entity xil_defaultlib.add_26p18 [add_26p18_default]
Compiling module xil_defaultlib.klt_integrator_level
Compiling module xil_defaultlib.modul_puz(N=1,DELAY=12)
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,a_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_26t26_arch of entity xil_defaultlib.mult_26t26 [mult_26t26_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_ainit_va...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=11...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture sub_52m52_arch of entity xil_defaultlib.sub_52m52 [sub_52m52_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=52)\]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_15.shift_msb_first [\shift_msb_first(a_width=52,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=26)\]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=25)\]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_0_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_0_15.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_0_15.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=60,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_15.floating_point_v7_0_15_viv [\floating_point_v7_0_15_viv(c_xd...]
Compiling architecture synth of entity div_gen_v5_1_13.fixed_to_float [\fixed_to_float(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.prenormalizer [\prenormalizer(c_xdevicefamily="...]
Compiling architecture synth of entity div_gen_v5_1_13.flow_ctrl [\flow_ctrl(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture ramb16_v of entity unisim.RAMB16 [\RAMB16(doa_reg=1,dob_reg=1,init...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_bram18k_v3_0_5.xbip_bram18k_synth [\xbip_bram18k_synth(c_xdevicefam...]
Compiling architecture synth of entity xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_viv [\xbip_bram18k_v3_0_5_viv(c_xdevi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture synth of entity div_gen_v5_1_13.estimator [\estimator(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=53,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.iterative_unit [\iterative_unit(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.quot_addsub [\quot_addsub(c_xdevicefamily="zy...]
Compiling architecture synth of entity div_gen_v5_1_13.quotient_collector [\quotient_collector(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.hrdiv_viv [\hrdiv_viv(c_xdevicefamily="zynq...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.linsolve
Compiling module xil_defaultlib.klt_tracker_level
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_COMMON_...
Compiling module xil_defaultlib.stream_halter_fifo
Compiling module xil_defaultlib.vision_stream_halter
Compiling module xil_defaultlib.tb_pyramid
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pyramid_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim/xsim.dir/tb_pyramid_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim/xsim.dir/tb_pyramid_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May  6 11:47:23 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 55.766 ; gain = 1.230
INFO: [Common 17-206] Exiting Webtalk at Mon May  6 11:47:23 2019...
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:05:54 . Memory (MB): peak = 861.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '354' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pyramid_behav -key {Behavioral:sim_1:Functional:tb_pyramid} -tclbatch {tb_pyramid.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_pyramid.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
Block Memory Generator module tb_pyramid.scaled2x.con.line1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.scaled4x.con.line1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.context.genblk1[0].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.context.genblk1[1].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.context.genblk1[2].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.context.genblk1[3].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.context.genblk1[4].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.context.genblk1[5].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.prev_con.memA.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.prev_con.memB.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.context.genblk1[0].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.context.genblk1[1].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.context.genblk1[2].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.context.genblk1[3].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.context.genblk1[4].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.context.genblk1[5].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.prev_con.memA.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.prev_con.memB.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.context.genblk1[0].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.context.genblk1[1].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.context.genblk1[2].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.context.genblk1[3].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.context.genblk1[4].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.context.genblk1[5].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.prev_con.memA.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.prev_con.memB.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: WARNING: quot_addsub does not match expected result
Time: 2184578 ns  Iteration: 25  Process: /tb_pyramid/tracker_L1/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 2184578 ns  Iteration: 25  Process: /tb_pyramid/tracker_L1/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 4701386 ns  Iteration: 26  Process: /tb_pyramid/tracker_L1/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 4701386 ns  Iteration: 26  Process: /tb_pyramid/tracker_L1/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 4710996 ns  Iteration: 14  Process: /tb_pyramid/tracker_L0/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 4710996 ns  Iteration: 14  Process: /tb_pyramid/tracker_L0/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 5541386 ns  Iteration: 29  Process: /tb_pyramid/tracker_L1/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 5541386 ns  Iteration: 29  Process: /tb_pyramid/tracker_L1/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 5550996 ns  Iteration: 13  Process: /tb_pyramid/tracker_L0/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 5550996 ns  Iteration: 13  Process: /tb_pyramid/tracker_L0/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 8901394 ns  Iteration: 25  Process: /tb_pyramid/tracker_L1/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 8901394 ns  Iteration: 25  Process: /tb_pyramid/tracker_L1/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 9741394 ns  Iteration: 26  Process: /tb_pyramid/tracker_L1/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 9741394 ns  Iteration: 26  Process: /tb_pyramid/tracker_L1/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 9751004 ns  Iteration: 13  Process: /tb_pyramid/tracker_L0/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 9751004 ns  Iteration: 13  Process: /tb_pyramid/tracker_L0/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 10581394 ns  Iteration: 26  Process: /tb_pyramid/tracker_L1/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 10581394 ns  Iteration: 26  Process: /tb_pyramid/tracker_L1/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 13098202 ns  Iteration: 25  Process: /tb_pyramid/tracker_L1/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 13098202 ns  Iteration: 25  Process: /tb_pyramid/tracker_L1/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 13109412 ns  Iteration: 13  Process: /tb_pyramid/tracker_L0/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 13109412 ns  Iteration: 13  Process: /tb_pyramid/tracker_L0/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 13938202 ns  Iteration: 25  Process: /tb_pyramid/tracker_L1/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 13938202 ns  Iteration: 25  Process: /tb_pyramid/tracker_L1/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 16461410 ns  Iteration: 26  Process: /tb_pyramid/tracker_L1/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 16461410 ns  Iteration: 26  Process: /tb_pyramid/tracker_L1/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 16471018 ns  Iteration: 13  Process: /tb_pyramid/tracker_L0/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 16471018 ns  Iteration: 13  Process: /tb_pyramid/tracker_L0/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 17301410 ns  Iteration: 26  Process: /tb_pyramid/tracker_L1/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 17301410 ns  Iteration: 26  Process: /tb_pyramid/tracker_L1/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 17312620 ns  Iteration: 14  Process: /tb_pyramid/tracker_L0/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 17312620 ns  Iteration: 14  Process: /tb_pyramid/tracker_L0/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:32:53 ; elapsed = 07:58:39 . Memory (MB): peak = 960.953 ; gain = 77.531
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:33:01 ; elapsed = 07:58:47 . Memory (MB): peak = 960.953 ; gain = 95.316
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:33:21 ; elapsed = 08:05:03 . Memory (MB): peak = 960.953 ; gain = 111.641
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 979.242 ; gain = 2.871
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pyramid' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_pyramid_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/prev_context_roi31/sim/prev_context_roi31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prev_context_roi31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.ip_user_files/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/stream_halter_fifo/sim/stream_halter_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_halter_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_2x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_2x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/in_roi_check_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_roi_check_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_integrator_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_integrator_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_tracker_level
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_x_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:91]
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_y_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:92]
WARNING: [VRFC 10-1315] redeclaration of ansi port center is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:94]
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:99]
WARNING: [VRFC 10-1315] redeclaration of ansi port x_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port y_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:102]
WARNING: [VRFC 10-1315] redeclaration of ansi port first_frame is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:103]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_extended_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:105]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:106]
WARNING: [VRFC 10-1315] redeclaration of ansi port roi_end is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:107]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_center_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:109]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_left_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:110]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_right_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:111]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_up_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:112]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_down_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:113]
WARNING: [VRFC 10-1315] redeclaration of ansi port G11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:116]
WARNING: [VRFC 10-1315] redeclaration of ansi port G12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:117]
WARNING: [VRFC 10-1315] redeclaration of ansi port G21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:118]
WARNING: [VRFC 10-1315] redeclaration of ansi port G22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:119]
WARNING: [VRFC 10-1315] redeclaration of ansi port b1 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:120]
WARNING: [VRFC 10-1315] redeclaration of ansi port b2 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:121]
WARNING: [VRFC 10-756] identifier left is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:82]
WARNING: [VRFC 10-756] identifier right is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:83]
WARNING: [VRFC 10-756] identifier up is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:84]
WARNING: [VRFC 10-756] identifier down is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linsolve
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/modul_puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/pixel_position.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_position
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prev_frame_context
WARNING: [VRFC 10-1315] redeclaration of ansi port read_offset is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_x0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_y0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/pyramidal_position_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pyramidal_position_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale2x
WARNING: [VRFC 10-1315] redeclaration of ansi port context_2x2_valid is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port A11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:59]
WARNING: [VRFC 10-1315] redeclaration of ansi port A12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port A21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port A22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port A11pA12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:64]
WARNING: [VRFC 10-1315] redeclaration of ansi port A21pA22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port sum is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:66]
WARNING: [VRFC 10-1315] redeclaration of ansi port round_sum is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/vision_stream_halter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_stream_halter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/new/tb_pyramid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pyramid
"xvhdl --incr --relax -prj tb_pyramid_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 979.242 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6e86397ddca48019c2dcbbc70e9262d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xil_defaultlib -L c_reg_fd_v12_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L blk_mem_gen_v8_4_1 -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_pyramid_behav xil_defaultlib.tb_pyramid xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port latched_y0_int on this module [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:186]
ERROR: [VRFC 10-426] cannot find port latched_x0_int on this module [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:185]
ERROR: [VRFC 10-2063] Module <prev_frame_context> not found while processing module instance <prev_con> [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:190]
ERROR: [VRFC 10-2063] Module <klt_integrator_level> not found while processing module instance <kltboy> [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:221]
ERROR: [VRFC 10-2063] Module <linsolve> not found while processing module instance <disposition> [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:246]
ERROR: [VRFC 10-2063] Module <vision_stream_halter> not found while processing module instance <L1_halter> [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/new/tb_pyramid.v:324]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 979.242 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pyramid' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_pyramid_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/prev_context_roi31/sim/prev_context_roi31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prev_context_roi31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.ip_user_files/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/stream_halter_fifo/sim/stream_halter_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_halter_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_2x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_2x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/in_roi_check_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_roi_check_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_integrator_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_integrator_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_tracker_level
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_x_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:91]
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_y_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:92]
WARNING: [VRFC 10-1315] redeclaration of ansi port center is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:94]
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:99]
WARNING: [VRFC 10-1315] redeclaration of ansi port x_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port y_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:102]
WARNING: [VRFC 10-1315] redeclaration of ansi port first_frame is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:103]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_extended_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:105]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:106]
WARNING: [VRFC 10-1315] redeclaration of ansi port roi_end is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:107]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_center_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:109]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_left_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:110]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_right_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:111]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_up_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:112]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_down_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:113]
WARNING: [VRFC 10-1315] redeclaration of ansi port G11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:116]
WARNING: [VRFC 10-1315] redeclaration of ansi port G12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:117]
WARNING: [VRFC 10-1315] redeclaration of ansi port G21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:118]
WARNING: [VRFC 10-1315] redeclaration of ansi port G22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:119]
WARNING: [VRFC 10-1315] redeclaration of ansi port b1 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:120]
WARNING: [VRFC 10-1315] redeclaration of ansi port b2 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:121]
WARNING: [VRFC 10-756] identifier left is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:82]
WARNING: [VRFC 10-756] identifier right is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:83]
WARNING: [VRFC 10-756] identifier up is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:84]
WARNING: [VRFC 10-756] identifier down is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linsolve
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/modul_puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/pixel_position.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_position
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prev_frame_context
WARNING: [VRFC 10-1315] redeclaration of ansi port read_offset is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_x0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_y0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/pyramidal_position_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pyramidal_position_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale2x
WARNING: [VRFC 10-1315] redeclaration of ansi port context_2x2_valid is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port A11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:59]
WARNING: [VRFC 10-1315] redeclaration of ansi port A12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port A21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port A22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port A11pA12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:64]
WARNING: [VRFC 10-1315] redeclaration of ansi port A21pA22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port sum is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:66]
WARNING: [VRFC 10-1315] redeclaration of ansi port round_sum is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/vision_stream_halter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_stream_halter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/new/tb_pyramid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pyramid
"xvhdl --incr --relax -prj tb_pyramid_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 979.242 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6e86397ddca48019c2dcbbc70e9262d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xil_defaultlib -L c_reg_fd_v12_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L blk_mem_gen_v8_4_1 -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_pyramid_behav xil_defaultlib.tb_pyramid xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:180]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:197]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:180]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:197]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:180]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port h_size [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_2x2.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port h_size [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_level.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port addrb [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port addrb [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:158]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_viv_comp
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package floating_point_v7_0_15.flt_utils
Compiling package floating_point_v7_0_15.vt2mutils
Compiling package floating_point_v7_0_15.vt2mcomps
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_hdl_pkg
Compiling package ieee.std_logic_textio
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.context_2x2
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=10...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture adder_10p10e10_arch of entity xil_defaultlib.adder_10p10e10 [adder_10p10e10_default]
Compiling module xil_defaultlib.puz(N=3)
Compiling module xil_defaultlib.modul_puz(N=3)
Compiling module xil_defaultlib.scale2x
Compiling module xil_defaultlib.scale2x(CLK_PHASE=1)
Compiling module xil_defaultlib.puz(N=1)
Compiling module xil_defaultlib.modul_puz(N=1,DELAY=1)
Compiling module xil_defaultlib.pyramidal_position_controller
Compiling module xil_defaultlib.context_level_default
Compiling module xil_defaultlib.pixel_position
Compiling module xil_defaultlib.in_roi_check_level
Compiling module xil_defaultlib.modul_puz(N=1)
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=11,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_dy_times_window_arch of entity xil_defaultlib.mult_dy_times_window [mult_dy_times_window_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.prev_context_roi31
Compiling module xil_defaultlib.prev_frame_context
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture sub_8m8_arch of entity xil_defaultlib.sub_8m8 [sub_8m8_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=9,bi_width=9...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_9t9_arch of entity xil_defaultlib.mult_9t9 [mult_9t9_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_26p18_arch of entity xil_defaultlib.add_26p18 [add_26p18_default]
Compiling module xil_defaultlib.klt_integrator_level
Compiling module xil_defaultlib.modul_puz(N=1,DELAY=12)
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,a_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_26t26_arch of entity xil_defaultlib.mult_26t26 [mult_26t26_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_ainit_va...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=11...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture sub_52m52_arch of entity xil_defaultlib.sub_52m52 [sub_52m52_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=52)\]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_15.shift_msb_first [\shift_msb_first(a_width=52,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=26)\]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=25)\]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_0_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_0_15.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_0_15.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=60,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_15.floating_point_v7_0_15_viv [\floating_point_v7_0_15_viv(c_xd...]
Compiling architecture synth of entity div_gen_v5_1_13.fixed_to_float [\fixed_to_float(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.prenormalizer [\prenormalizer(c_xdevicefamily="...]
Compiling architecture synth of entity div_gen_v5_1_13.flow_ctrl [\flow_ctrl(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture ramb16_v of entity unisim.RAMB16 [\RAMB16(doa_reg=1,dob_reg=1,init...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_bram18k_v3_0_5.xbip_bram18k_synth [\xbip_bram18k_synth(c_xdevicefam...]
Compiling architecture synth of entity xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_viv [\xbip_bram18k_v3_0_5_viv(c_xdevi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture synth of entity div_gen_v5_1_13.estimator [\estimator(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=53,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.iterative_unit [\iterative_unit(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.quot_addsub [\quot_addsub(c_xdevicefamily="zy...]
Compiling architecture synth of entity div_gen_v5_1_13.quotient_collector [\quotient_collector(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.hrdiv_viv [\hrdiv_viv(c_xdevicefamily="zynq...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.linsolve
Compiling module xil_defaultlib.klt_tracker_level
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_COMMON_...
Compiling module xil_defaultlib.stream_halter_fifo
Compiling module xil_defaultlib.vision_stream_halter
Compiling module xil_defaultlib.tb_pyramid
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pyramid_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:03:40 . Memory (MB): peak = 979.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '220' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pyramid_behav -key {Behavioral:sim_1:Functional:tb_pyramid} -tclbatch {tb_pyramid.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_pyramid.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
Block Memory Generator module tb_pyramid.scaled2x.con.line1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.scaled4x.con.line1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.context.genblk1[0].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.context.genblk1[1].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.context.genblk1[2].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.context.genblk1[3].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.context.genblk1[4].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.context.genblk1[5].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.prev_con.memA.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L2.prev_con.memB.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.context.genblk1[0].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.context.genblk1[1].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.context.genblk1[2].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.context.genblk1[3].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.context.genblk1[4].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.context.genblk1[5].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.prev_con.memA.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L1.prev_con.memB.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.context.genblk1[0].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.context.genblk1[1].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.context.genblk1[2].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.context.genblk1[3].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.context.genblk1[4].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.context.genblk1[5].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.prev_con.memA.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_pyramid.tracker_L0.prev_con.memB.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:02:20 ; elapsed = 00:23:56 . Memory (MB): peak = 990.004 ; gain = 10.762
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:02:25 ; elapsed = 00:24:00 . Memory (MB): peak = 990.004 ; gain = 10.762
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:02:33 ; elapsed = 00:27:52 . Memory (MB): peak = 990.004 ; gain = 10.762
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/new/tb_integrated_pyramid.v w ]
add_files -fileset sim_1 C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/new/tb_integrated_pyramid.v
update_compile_order -fileset sim_1
set_property top tb_integrated_pyramid [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_integrated_pyramid' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_integrated_pyramid_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/prev_context_roi31/sim/prev_context_roi31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prev_context_roi31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.ip_user_files/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/stream_halter_fifo/sim/stream_halter_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_halter_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_2x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_2x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/in_roi_check_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_roi_check_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_integrator_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_integrator_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_pyramid_tracker
WARNING: [VRFC 10-1315] redeclaration of ansi port point_x0_L0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port point_y0_L0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port centerpx_L0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:157]
WARNING: [VRFC 10-1315] redeclaration of ansi port uppx_L0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:179]
WARNING: [VRFC 10-1315] redeclaration of ansi port downpx_L0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:180]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_tracker_level
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_x_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:91]
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_y_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:92]
WARNING: [VRFC 10-1315] redeclaration of ansi port center is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:94]
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:99]
WARNING: [VRFC 10-1315] redeclaration of ansi port x_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port y_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:102]
WARNING: [VRFC 10-1315] redeclaration of ansi port first_frame is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:103]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_extended_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:105]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:106]
WARNING: [VRFC 10-1315] redeclaration of ansi port roi_end is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:107]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_center_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:109]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_left_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:110]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_right_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:111]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_up_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:112]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_down_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:113]
WARNING: [VRFC 10-1315] redeclaration of ansi port G11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:116]
WARNING: [VRFC 10-1315] redeclaration of ansi port G12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:117]
WARNING: [VRFC 10-1315] redeclaration of ansi port G21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:118]
WARNING: [VRFC 10-1315] redeclaration of ansi port G22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:119]
WARNING: [VRFC 10-1315] redeclaration of ansi port b1 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:120]
WARNING: [VRFC 10-1315] redeclaration of ansi port b2 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:121]
WARNING: [VRFC 10-756] identifier left is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:82]
WARNING: [VRFC 10-756] identifier right is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:83]
WARNING: [VRFC 10-756] identifier up is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:84]
WARNING: [VRFC 10-756] identifier down is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linsolve
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/modul_puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/pixel_position.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_position
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prev_frame_context
WARNING: [VRFC 10-1315] redeclaration of ansi port read_offset is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_x0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_y0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/pyramidal_position_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pyramidal_position_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale2x
WARNING: [VRFC 10-1315] redeclaration of ansi port context_2x2_valid is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port A11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:59]
WARNING: [VRFC 10-1315] redeclaration of ansi port A12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port A21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port A22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port A11pA12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:64]
WARNING: [VRFC 10-1315] redeclaration of ansi port A21pA22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port sum is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:66]
WARNING: [VRFC 10-1315] redeclaration of ansi port round_sum is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/vision_stream_halter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_stream_halter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/new/tb_integrated_pyramid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_integrated_pyramid
"xvhdl --incr --relax -prj tb_integrated_pyramid_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 999.637 ; gain = 0.109
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6e86397ddca48019c2dcbbc70e9262d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xil_defaultlib -L c_reg_fd_v12_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L blk_mem_gen_v8_4_1 -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_integrated_pyramid_behav xil_defaultlib.tb_integrated_pyramid xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module klt_tracker_level does not have a parameter named CONTEXT_SIZE [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:286]
WARNING: [VRFC 10-2534] module klt_tracker_level does not have a parameter named CONTEXT_CENTER [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:287]
WARNING: [VRFC 10-2534] module klt_tracker_level does not have a parameter named CONTEXT_SIZE [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:354]
WARNING: [VRFC 10-2534] module klt_tracker_level does not have a parameter named CONTEXT_CENTER [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:355]
WARNING: [VRFC 10-2534] module klt_tracker_level does not have a parameter named CONTEXT_SIZE [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:433]
WARNING: [VRFC 10-2534] module klt_tracker_level does not have a parameter named CONTEXT_CENTER [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:434]
ERROR: [VRFC 10-683] external reference H_SIZE remains unresolved [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/new/tb_integrated_pyramid.v:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 999.637 ; gain = 1.086
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_integrated_pyramid' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_integrated_pyramid_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/prev_context_roi31/sim/prev_context_roi31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prev_context_roi31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.ip_user_files/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/stream_halter_fifo/sim/stream_halter_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_halter_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_2x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_2x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/in_roi_check_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_roi_check_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_integrator_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_integrator_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_pyramid_tracker
WARNING: [VRFC 10-1315] redeclaration of ansi port point_x0_L0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port point_y0_L0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port centerpx_L0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:157]
WARNING: [VRFC 10-1315] redeclaration of ansi port uppx_L0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:179]
WARNING: [VRFC 10-1315] redeclaration of ansi port downpx_L0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_pyramid_tracker.v:180]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_tracker_level
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_x_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:93]
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_y_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:94]
WARNING: [VRFC 10-1315] redeclaration of ansi port center is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:96]
WARNING: [VRFC 10-1315] redeclaration of ansi port pyramidal_guess_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port x_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:103]
WARNING: [VRFC 10-1315] redeclaration of ansi port y_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:104]
WARNING: [VRFC 10-1315] redeclaration of ansi port first_frame is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:105]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_extended_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:107]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:108]
WARNING: [VRFC 10-1315] redeclaration of ansi port roi_end is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:109]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_center_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:111]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_left_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:112]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_right_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:113]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_up_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:114]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_down_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:115]
WARNING: [VRFC 10-1315] redeclaration of ansi port G11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:118]
WARNING: [VRFC 10-1315] redeclaration of ansi port G12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:119]
WARNING: [VRFC 10-1315] redeclaration of ansi port G21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:120]
WARNING: [VRFC 10-1315] redeclaration of ansi port G22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:121]
WARNING: [VRFC 10-1315] redeclaration of ansi port b1 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:122]
WARNING: [VRFC 10-1315] redeclaration of ansi port b2 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:123]
WARNING: [VRFC 10-756] identifier left is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:84]
WARNING: [VRFC 10-756] identifier right is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:85]
WARNING: [VRFC 10-756] identifier up is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:86]
WARNING: [VRFC 10-756] identifier down is used before its declaration [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_tracker_level.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linsolve
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/modul_puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/pixel_position.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_position
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prev_frame_context
WARNING: [VRFC 10-1315] redeclaration of ansi port read_offset is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_x0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_y0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/pyramidal_position_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pyramidal_position_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale2x
WARNING: [VRFC 10-1315] redeclaration of ansi port context_2x2_valid is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port A11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:59]
WARNING: [VRFC 10-1315] redeclaration of ansi port A12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:60]
WARNING: [VRFC 10-1315] redeclaration of ansi port A21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:61]
WARNING: [VRFC 10-1315] redeclaration of ansi port A22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port A11pA12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:64]
WARNING: [VRFC 10-1315] redeclaration of ansi port A21pA22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port sum is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:66]
WARNING: [VRFC 10-1315] redeclaration of ansi port round_sum is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/scale2x.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/vision_stream_halter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_stream_halter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/new/tb_integrated_pyramid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_integrated_pyramid
"xvhdl --incr --relax -prj tb_integrated_pyramid_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.289 ; gain = 0.043
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6e86397ddca48019c2dcbbc70e9262d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xil_defaultlib -L c_reg_fd_v12_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L blk_mem_gen_v8_4_1 -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_integrated_pyramid_behav xil_defaultlib.tb_integrated_pyramid xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-683] external reference H_SIZE remains unresolved [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/new/tb_integrated_pyramid.v:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.289 ; gain = 2.039
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_integrated_pyramid' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_integrated_pyramid_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/new/tb_integrated_pyramid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_integrated_pyramid
"xvhdl --incr --relax -prj tb_integrated_pyramid_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6e86397ddca48019c2dcbbc70e9262d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xil_defaultlib -L c_reg_fd_v12_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L blk_mem_gen_v8_4_1 -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_integrated_pyramid_behav xil_defaultlib.tb_integrated_pyramid xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:180]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:197]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:180]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:197]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:180]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port h_size [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_2x2.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port h_size [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_level.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port addrb [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port addrb [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/prev_frame_context.v:158]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_viv_comp
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package floating_point_v7_0_15.flt_utils
Compiling package floating_point_v7_0_15.vt2mutils
Compiling package floating_point_v7_0_15.vt2mcomps
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_hdl_pkg
Compiling package ieee.std_logic_textio
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.context_2x2
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=10...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture adder_10p10e10_arch of entity xil_defaultlib.adder_10p10e10 [adder_10p10e10_default]
Compiling module xil_defaultlib.puz(N=3)
Compiling module xil_defaultlib.modul_puz(N=3)
Compiling module xil_defaultlib.scale2x
Compiling module xil_defaultlib.scale2x(CLK_PHASE=1)
Compiling module xil_defaultlib.puz(N=1)
Compiling module xil_defaultlib.modul_puz(N=1,DELAY=1)
Compiling module xil_defaultlib.pyramidal_position_controller
Compiling module xil_defaultlib.context_level_default
Compiling module xil_defaultlib.pixel_position
Compiling module xil_defaultlib.in_roi_check_level
Compiling module xil_defaultlib.modul_puz(N=1)
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=11,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_dy_times_window_arch of entity xil_defaultlib.mult_dy_times_window [mult_dy_times_window_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.prev_context_roi31
Compiling module xil_defaultlib.prev_frame_context
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture sub_8m8_arch of entity xil_defaultlib.sub_8m8 [sub_8m8_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=9,bi_width=9...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_9t9_arch of entity xil_defaultlib.mult_9t9 [mult_9t9_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_26p18_arch of entity xil_defaultlib.add_26p18 [add_26p18_default]
Compiling module xil_defaultlib.klt_integrator_level
Compiling module xil_defaultlib.modul_puz(N=1,DELAY=12)
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,a_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_26t26_arch of entity xil_defaultlib.mult_26t26 [mult_26t26_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_ainit_va...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=11...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture sub_52m52_arch of entity xil_defaultlib.sub_52m52 [sub_52m52_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=52)\]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_15.shift_msb_first [\shift_msb_first(a_width=52,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=26)\]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=25)\]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_0_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_0_15.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_0_15.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=60,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_15.floating_point_v7_0_15_viv [\floating_point_v7_0_15_viv(c_xd...]
Compiling architecture synth of entity div_gen_v5_1_13.fixed_to_float [\fixed_to_float(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.prenormalizer [\prenormalizer(c_xdevicefamily="...]
Compiling architecture synth of entity div_gen_v5_1_13.flow_ctrl [\flow_ctrl(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture ramb16_v of entity unisim.RAMB16 [\RAMB16(doa_reg=1,dob_reg=1,init...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_bram18k_v3_0_5.xbip_bram18k_synth [\xbip_bram18k_synth(c_xdevicefam...]
Compiling architecture synth of entity xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_viv [\xbip_bram18k_v3_0_5_viv(c_xdevi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture synth of entity div_gen_v5_1_13.estimator [\estimator(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=53,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.iterative_unit [\iterative_unit(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.quot_addsub [\quot_addsub(c_xdevicefamily="zy...]
Compiling architecture synth of entity div_gen_v5_1_13.quotient_collector [\quotient_collector(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.hrdiv_viv [\hrdiv_viv(c_xdevicefamily="zynq...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.linsolve
Compiling module xil_defaultlib.klt_tracker_level
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_COMMON_...
Compiling module xil_defaultlib.stream_halter_fifo
Compiling module xil_defaultlib.vision_stream_halter
Compiling module xil_defaultlib.klt_pyramid_tracker(H_SIZE=800)
Compiling module xil_defaultlib.tb_integrated_pyramid
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_integrated_pyramid_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim/xsim.dir/tb_integrated_pyramid_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May  6 21:56:27 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:03:05 . Memory (MB): peak = 1007.527 ; gain = 2.297
INFO: [USF-XSim-69] 'elaborate' step finished in '185' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_integrated_pyramid_behav -key {Behavioral:sim_1:Functional:tb_integrated_pyramid} -tclbatch {tb_integrated_pyramid.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_integrated_pyramid.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
Block Memory Generator module tb_integrated_pyramid.pyramidboy.scaled2x.con.line1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.scaled4x.con.line1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L2.context.genblk1[0].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L2.context.genblk1[1].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L2.context.genblk1[2].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L2.context.genblk1[3].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L2.context.genblk1[4].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L2.context.genblk1[5].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L2.prev_con.memA.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L2.prev_con.memB.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L1.context.genblk1[0].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L1.context.genblk1[1].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L1.context.genblk1[2].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L1.context.genblk1[3].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L1.context.genblk1[4].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L1.context.genblk1[5].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L1.prev_con.memA.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L1.prev_con.memB.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L0.context.genblk1[0].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L0.context.genblk1[1].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L0.context.genblk1[2].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L0.context.genblk1[3].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L0.context.genblk1[4].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L0.context.genblk1[5].line_b.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L0.prev_con.memA.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_integrated_pyramid.pyramidboy.tracker_L0.prev_con.memB.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: WARNING: quot_addsub does not match expected result
Time: 2184578 ns  Iteration: 25  Process: /tb_integrated_pyramid/pyramidboy/tracker_L1/disposition/x_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
Warning: WARNING: quot_addsub does not match expected result
Time: 2184578 ns  Iteration: 25  Process: /tb_integrated_pyramid/pyramidboy/tracker_L1/disposition/y_divider/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_quotient_collector/i_typical_case/i_addsub/i_debug/line__11697  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:06:48 ; elapsed = 00:50:58 . Memory (MB): peak = 1029.633 ; gain = 3.727
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:06:50 ; elapsed = 00:51:01 . Memory (MB): peak = 1029.633 ; gain = 20.012
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:06:55 ; elapsed = 00:54:13 . Memory (MB): peak = 1029.633 ; gain = 26.344
INFO: [Common 17-344] 'launch_simulation' was cancelled
ipx::package_project -root_dir c:/konkurs/PYRAMID_TRACKER -vendor nsn-intra.net -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-4963] delayLineBRAM has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:2.0'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_3x3.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/in_roi_check.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_integrator.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/point_tracker.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/hsize_counter.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/wysw_box.v'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/konkurs/PYRAMID_TRACKER/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory c:/konkurs/PYRAMID_TRACKER c:/konkurs/PYRAMID_TRACKER/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1052.023 ; gain = 16.832
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/klt_pyramid_tracker'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/hsize_counter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_bsyncpar'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_1648'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_van'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_sim'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/bbox21'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/klt_1650'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/split_rgb'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/konkurs/IP_repo/klt_tracker_w10b2_v2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/rgb2ycbcr'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [Device 21-403] Loading part xc7z010clg400-1
ipx::edit_ip_in_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 1347.223 ; gain = 312.031
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/konkurs/PYRAMID_TRACKER c:/konkurs/klt_pyramid_tracker c:/konkurs/IP_repo/hsize_counter c:/konkurs/KLT_bsyncpar c:/konkurs/KLT_1648 c:/konkurs/KLT_van c:/konkurs/KLT_sim c:/konkurs/IP_repo/bbox21 c:/konkurs/KLT c:/konkurs/IP_repo/klt_1650 c:/konkurs/IP_repo/split_rgb c:/konkurs/IP_repo/klt_tracker_w10b2_v2 c:/konkurs/IP_repo/rgb2ycbcr} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/PYRAMID_TRACKER'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/klt_pyramid_tracker'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/hsize_counter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_bsyncpar'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_1648'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_van'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_sim'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/bbox21'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/klt_1650'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/split_rgb'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/konkurs/IP_repo/klt_tracker_w10b2_v2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/rgb2ycbcr'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'nsn-intra.net:user:klt_pyramid_tracker:1.0'. The one found in IP location 'c:/konkurs/PYRAMID_TRACKER' will take precedence over the same IP in location c:/konkurs/klt_pyramid_tracker
open_project {C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/konkurs/KLT_2200'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs/ip_repo/parameter_register/parameter_register_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/hdmi_vga_ip_repo'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'digilentinc.com:interface:tmds:1.0' found within IP repository 'c:/konkurs/IP_repo'.
File in use: c:/konkurs/IP_repo/ip_repo_vision/if/tmds_v1_0/tmds.xml
File ignored: c:/konkurs/IP_repo/vivado-library/if/tmds_v1_0/tmds.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'digilentinc.com:interface:tmds_rtl:1.0' found within IP repository 'c:/konkurs/IP_repo'.
File in use: c:/konkurs/IP_repo/ip_repo_vision/if/tmds_v1_0/tmds_rtl.xml
File ignored: c:/konkurs/IP_repo/vivado-library/if/tmds_v1_0/tmds_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/konkurs/KLT_2200'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs/IP_repo/split_rgb'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/klt_pyramid_tracker'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:dvi2rgb:1.8'. The one found in IP location 'c:/konkurs/hdmi_vga_ip_repo/dvi2rgb_v1_8' will take precedence over the same IP in locations: 
   c:/konkurs/IP_repo/ip_repo_vision/ip/dvi2rgb
   c:/konkurs/IP_repo/vivado-library/ip/dvi2rgb
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2vga:1.0'. The one found in IP location 'c:/konkurs/hdmi_vga_ip_repo/rgb2vga_v1_0' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/rgb2vga_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.4'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/rgb2dvi' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/rgb2dvi
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:RGB_pack:1.0'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/RGB_pack' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/RGB_pack
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:RGB_unpack:1.0'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/RGB_unpack' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/RGB_unpack
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'c:/konkurs/hdmi_vga_ip_repo/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'c:/konkurs/IP_repo/ip_repo_vision/if/tmds_v1_0/tmds.xml'
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_KLT_2200_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1431.434 ; gain = 84.211
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/konkurs/ip_repo/parameter_register/parameter_register_1.0 c:/konkurs/hdmi_vga_ip_repo c:/konkurs/IP_repo c:/konkurs/KLT_2200 c:/konkurs/IP_repo/split_rgb c:/konkurs/klt_pyramid_tracker C:/konkurs/PYRAMID_TRACKER} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs/ip_repo/parameter_register/parameter_register_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/hdmi_vga_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/konkurs/KLT_2200'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs/IP_repo/split_rgb'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/klt_pyramid_tracker'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/PYRAMID_TRACKER'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:dvi2rgb:1.8'. The one found in IP location 'c:/konkurs/hdmi_vga_ip_repo/dvi2rgb_v1_8' will take precedence over the same IP in locations: 
   c:/konkurs/IP_repo/ip_repo_vision/ip/dvi2rgb
   c:/konkurs/IP_repo/vivado-library/ip/dvi2rgb
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2vga:1.0'. The one found in IP location 'c:/konkurs/hdmi_vga_ip_repo/rgb2vga_v1_0' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/rgb2vga_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.4'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/rgb2dvi' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/rgb2dvi
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:RGB_pack:1.0'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/RGB_pack' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/RGB_pack
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:RGB_unpack:1.0'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/RGB_unpack' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/RGB_unpack
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'nsn-intra.net:user:klt_pyramid_tracker:1.0'. The one found in IP location 'c:/konkurs/klt_pyramid_tracker' will take precedence over the same IP in location c:/konkurs/PYRAMID_TRACKER
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'c:/konkurs/hdmi_vga_ip_repo/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'c:/konkurs/IP_repo/ip_repo_vision/if/tmds_v1_0/tmds.xml'
open_bd_design {C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- user.org:user:rgb2ycbcr:1.0 - rgb2ycbcr_0
Adding cell -- user.org:user:bin_mask:1.0 - bin_mask_0
Adding cell -- user.org:user:centroid:1.0 - centroid_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- user.org:user:parameter_register:1.0 - parameter_register_0
Adding cell -- user.org:user:wysw:1.0 - wysw_0
Adding cell -- user.org:user:mux:1.0 - mux_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- nsn-intra.net:user:bbox21:1.0 - bbox21_0
Adding cell -- nsn-intra.net:user:KLT_2200:1.0 - KLT_2200_0
Adding cell -- nsn-intra.net:user:split_rgb:1.0 - split_rgb_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/PixelClk(clk) and /KLT_2200_0/rx_pclk(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1509.203 ; gain = 73.699
set_property  ip_repo_paths  {c:/konkurs/ip_repo/parameter_register/parameter_register_1.0 c:/konkurs/hdmi_vga_ip_repo c:/konkurs/IP_repo c:/konkurs/KLT_2200 c:/konkurs/IP_repo/split_rgb c:/konkurs/PYRAMID_TRACKER} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs/ip_repo/parameter_register/parameter_register_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/hdmi_vga_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/konkurs/KLT_2200'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs/IP_repo/split_rgb'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/PYRAMID_TRACKER'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:dvi2rgb:1.8'. The one found in IP location 'c:/konkurs/hdmi_vga_ip_repo/dvi2rgb_v1_8' will take precedence over the same IP in locations: 
   c:/konkurs/IP_repo/ip_repo_vision/ip/dvi2rgb
   c:/konkurs/IP_repo/vivado-library/ip/dvi2rgb
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2vga:1.0'. The one found in IP location 'c:/konkurs/hdmi_vga_ip_repo/rgb2vga_v1_0' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/rgb2vga_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.4'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/rgb2dvi' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/rgb2dvi
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:RGB_pack:1.0'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/RGB_pack' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/RGB_pack
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:RGB_unpack:1.0'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/RGB_unpack' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/RGB_unpack
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'c:/konkurs/hdmi_vga_ip_repo/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'c:/konkurs/IP_repo/ip_repo_vision/if/tmds_v1_0/tmds.xml'
create_bd_cell -type ip -vlnv nsn-intra.net:user:klt_pyramid_tracker:1.0 klt_pyramid_tracker_0
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/pixel_in] [get_bd_pins klt_pyramid_tracker_0/rx_vsync]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins klt_pyramid_tracker_0/pixel_in] [get_bd_pins klt_pyramid_tracker_0/rx_vsync]'
set_property location {9 2721 1432} [get_bd_cells klt_pyramid_tracker_0]
set_property location {9 3102 551} [get_bd_cells klt_pyramid_tracker_0]
startgroup
connect_bd_net -net uppx_L0 [get_bd_pins klt_pyramid_tracker_0/uppx_L0]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {uppx_L0 }]
true
endgroup
startgroup
connect_bd_net -net centerpx_L0 [get_bd_pins klt_pyramid_tracker_0/centerpx_L0]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {centerpx_L0 }]
true
endgroup
startgroup
connect_bd_net -net downpx_L0 [get_bd_pins klt_pyramid_tracker_0/downpx_L0]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {downpx_L0 }]
true
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets uppx_L0] {PROBE_TYPE "Data and Trigger" CLK_SRC "/dvi2rgb_0/PixelClk" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets centerpx_L0] {PROBE_TYPE "Data and Trigger" CLK_SRC "/dvi2rgb_0/PixelClk" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets downpx_L0] {PROBE_TYPE "Data and Trigger" CLK_SRC "/dvi2rgb_0/PixelClk" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Re-customizing System ILA block '/system_ila_0' to mode NATIVE, with 0 new slot interface pins and 3 new probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /uppx_L0, to System ILA probe pin /system_ila_0/probe6 for debug.
Debug Automation : Connecting net /centerpx_L0, to System ILA probe pin /system_ila_0/probe7 for debug.
Debug Automation : Connecting net /downpx_L0, to System ILA probe pin /system_ila_0/probe8 for debug.
endgroup
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/rx_pclk] [get_bd_pins dvi2rgb_0/PixelClk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/PixelClk(clk) and /klt_pyramid_tracker_0/rx_pclk(undef)
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/rx_de] [get_bd_pins rgb2ycbcr_0/de_out]
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/rx_hsync] [get_bd_pins rgb2ycbcr_0/h_sync_out]
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/rx_vsync] [get_bd_pins rgb2ycbcr_0/v_sync_out]
copy_bd_objs /  [get_bd_cells {xlconstant_3}]
set_property location {8.5 2410 560} [get_bd_cells xlconstant_5]
expected number but got ""
expected number but got ""
expected number but got ""
set_property -dict [list CONFIG.CONST_WIDTH {12} CONFIG.CONST_VAL {640}] [get_bd_cells xlconstant_5]
connect_bd_net [get_bd_pins xlconstant_5/dout] [get_bd_pins klt_pyramid_tracker_0/set_x0]
copy_bd_objs /  [get_bd_cells {xlconstant_3}]
expected number but got ""
set_property -dict [list CONFIG.CONST_WIDTH {11} CONFIG.CONST_VAL {360}] [get_bd_cells xlconstant_6]
connect_bd_net [get_bd_pins xlconstant_6/dout] [get_bd_pins klt_pyramid_tracker_0/set_y0]
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/pixel_in] [get_bd_pins rgb2ycbcr_0/y]
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/reset] [get_bd_pins xlconstant_4/dout]
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/enable] [get_bd_pins xlconstant_3/dout]
copy_bd_objs /  [get_bd_cells {bbox21_0}]
connect_bd_net [get_bd_pins bbox21_1/de_out] [get_bd_pins mux_0/de_in_4]
connect_bd_net [get_bd_pins bbox21_1/hsync_out] [get_bd_pins mux_0/h_sync_4]
connect_bd_net [get_bd_pins bbox21_1/vsync_out] [get_bd_pins mux_0/v_sync_4]
connect_bd_net [get_bd_pins bbox21_1/pixel_out] [get_bd_pins mux_0/pixel_in_4]
connect_bd_net [get_bd_pins bbox21_1/clk] [get_bd_pins dvi2rgb_0/PixelClk]
connect_bd_net [get_bd_pins bbox21_1/de_in] [get_bd_pins dvi2rgb_0/vid_pVDE]
connect_bd_net [get_bd_pins bbox21_1/hsync_in] [get_bd_pins dvi2rgb_0/vid_pHSync]
connect_bd_net [get_bd_pins bbox21_1/vsync_in] [get_bd_pins dvi2rgb_0/vid_pVSync]
connect_bd_net [get_bd_pins bbox21_1/pixel_in] [get_bd_pins dvi2rgb_0/vid_pData]
set_property location {10 3328 994} [get_bd_cells bbox21_1]
set_property location {10 3237 795} [get_bd_cells bbox21_1]
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/point_x0_L0] [get_bd_pins bbox21_1/point_x0]
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/point_y0_L0] [get_bd_pins bbox21_1/point_y0]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May  6 22:59:44 2019] Launched impl_1...
Run output will be captured here: C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_project
open_project {C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/konkurs/KLT_2200'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs/ip_repo/parameter_register/parameter_register_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/hdmi_vga_ip_repo'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'digilentinc.com:interface:tmds:1.0' found within IP repository 'c:/konkurs/IP_repo'.
File in use: c:/konkurs/IP_repo/ip_repo_vision/if/tmds_v1_0/tmds.xml
File ignored: c:/konkurs/IP_repo/vivado-library/if/tmds_v1_0/tmds.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'digilentinc.com:interface:tmds_rtl:1.0' found within IP repository 'c:/konkurs/IP_repo'.
File in use: c:/konkurs/IP_repo/ip_repo_vision/if/tmds_v1_0/tmds_rtl.xml
File ignored: c:/konkurs/IP_repo/vivado-library/if/tmds_v1_0/tmds_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/konkurs/KLT_2200'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs/IP_repo/split_rgb'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/PYRAMID_TRACKER'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:dvi2rgb:1.8'. The one found in IP location 'c:/konkurs/hdmi_vga_ip_repo/dvi2rgb_v1_8' will take precedence over the same IP in locations: 
   c:/konkurs/IP_repo/ip_repo_vision/ip/dvi2rgb
   c:/konkurs/IP_repo/vivado-library/ip/dvi2rgb
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2vga:1.0'. The one found in IP location 'c:/konkurs/hdmi_vga_ip_repo/rgb2vga_v1_0' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/rgb2vga_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.4'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/rgb2dvi' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/rgb2dvi
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:RGB_pack:1.0'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/RGB_pack' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/RGB_pack
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:RGB_unpack:1.0'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/RGB_unpack' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/RGB_unpack
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'c:/konkurs/hdmi_vga_ip_repo/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'c:/konkurs/IP_repo/ip_repo_vision/if/tmds_v1_0/tmds.xml'
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_KLT_2200_0_0

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1691.410 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd

[Mon May  6 23:00:55 2019] Launched synth_1...
Run output will be captured here: C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/runme.log
open_bd_design {C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- user.org:user:rgb2ycbcr:1.0 - rgb2ycbcr_0
Adding cell -- user.org:user:bin_mask:1.0 - bin_mask_0
Adding cell -- user.org:user:centroid:1.0 - centroid_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- user.org:user:parameter_register:1.0 - parameter_register_0
Adding cell -- user.org:user:wysw:1.0 - wysw_0
Adding cell -- user.org:user:mux:1.0 - mux_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- nsn-intra.net:user:bbox21:1.0 - bbox21_0
Adding cell -- nsn-intra.net:user:KLT_2200:1.0 - KLT_2200_0
Adding cell -- nsn-intra.net:user:split_rgb:1.0 - split_rgb_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- nsn-intra.net:user:klt_pyramid_tracker:1.0 - klt_pyramid_tracker_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding cell -- nsn-intra.net:user:bbox21:1.0 - bbox21_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/PixelClk(clk) and /KLT_2200_0/rx_pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/PixelClk(clk) and /klt_pyramid_tracker_0/rx_pclk(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1691.410 ; gain = 0.000
delete_bd_objs [get_bd_nets centerpx] [get_bd_nets uppx] [get_bd_nets downpx] [get_bd_nets x_pos] [get_bd_nets y_pos] [get_bd_nets in_roi] [get_bd_nets uppx_L0] [get_bd_nets centerpx_L0] [get_bd_nets downpx_L0] [get_bd_cells system_ila_0]
save_bd_design
Wrote  : <C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd

[Mon May  6 23:07:29 2019] Launched synth_1...
Run output will be captured here: C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/runme.log
[Mon May  6 23:07:29 2019] Launched impl_1...
Run output will be captured here: C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/impl_1/runme.log
close_project
open_project {C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/konkurs/KLT_2200'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs-v/ip_repo/parameter_register/parameter_register_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs-v/hdmi_vga_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs-v/IP_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/konkurs/KLT_2200'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/split_rgb'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_KLT_2200_0_0

open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1714.453 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- user.org:user:rgb2ycbcr:1.0 - rgb2ycbcr_0
Adding cell -- user.org:user:bin_mask:1.0 - bin_mask_0
Adding cell -- user.org:user:centroid:1.0 - centroid_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- user.org:user:parameter_register:1.0 - parameter_register_0
Adding cell -- user.org:user:wysw:1.0 - wysw_0
Adding cell -- user.org:user:mux:1.0 - mux_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- nsn-intra.net:user:bbox21:1.0 - bbox21_0
Adding cell -- nsn-intra.net:user:KLT_2200:1.0 - KLT_2200_0
Adding cell -- nsn-intra.net:user:split_rgb:1.0 - split_rgb_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/PixelClk(clk) and /KLT_2200_0/rx_pclk(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1714.453 ; gain = 0.000
set_property  ip_repo_paths  {c:/konkurs-v/ip_repo/parameter_register/parameter_register_1.0 c:/konkurs-v/hdmi_vga_ip_repo c:/konkurs-v/IP_repo c:/konkurs/KLT_2200 c:/konkurs/IP_repo/split_rgb C:/konkurs/PYRAMID_TRACKER} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs-v/ip_repo/parameter_register/parameter_register_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs-v/hdmi_vga_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs-v/IP_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/konkurs/KLT_2200'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/split_rgb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/PYRAMID_TRACKER'.
create_bd_cell -type ip -vlnv nsn-intra.net:user:klt_pyramid_tracker:1.0 klt_pyramid_tracker_0
set_property location {9 2890 587} [get_bd_cells klt_pyramid_tracker_0]
copy_bd_objs /  [get_bd_cells {bbox21_0}]
set_property location {10 2984 1004} [get_bd_cells bbox21_1]
connect_bd_net [get_bd_pins bbox21_1/vsync_in] [get_bd_pins klt_pyramid_tracker_0/point_x0_L0]
delete_bd_objs [get_bd_nets klt_pyramid_tracker_0_point_x0_L0]
connect_bd_net [get_bd_pins bbox21_1/point_x0] [get_bd_pins klt_pyramid_tracker_0/point_x0_L0]
connect_bd_net [get_bd_pins bbox21_1/point_y0] [get_bd_pins klt_pyramid_tracker_0/point_y0_L0]
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/reset] [get_bd_pins xlconstant_4/dout]
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/enable] [get_bd_pins xlconstant_3/dout]
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/pixel_in] [get_bd_pins rgb2ycbcr_0/y]
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/rx_pclk] [get_bd_pins dvi2rgb_0/PixelClk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/PixelClk(clk) and /klt_pyramid_tracker_0/rx_pclk(undef)
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/rx_de] [get_bd_pins rgb2ycbcr_0/de_out]
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/rx_hsync] [get_bd_pins rgb2ycbcr_0/h_sync_out]
connect_bd_net [get_bd_pins klt_pyramid_tracker_0/rx_vsync] [get_bd_pins rgb2ycbcr_0/v_sync_out]
copy_bd_objs /  [get_bd_cells {xlconstant_3}]
copy_bd_objs /  [get_bd_cells {xlconstant_3}]
expected number but got ""
set_property -dict [list CONFIG.CONST_WIDTH {12} CONFIG.CONST_VAL {640}] [get_bd_cells xlconstant_5]
connect_bd_net [get_bd_pins xlconstant_5/dout] [get_bd_pins klt_pyramid_tracker_0/set_x0]
expected number but got ""
set_property -dict [list CONFIG.CONST_WIDTH {11} CONFIG.CONST_VAL {360}] [get_bd_cells xlconstant_6]
connect_bd_net [get_bd_pins xlconstant_6/dout] [get_bd_pins klt_pyramid_tracker_0/set_y0]
set_property location {10 3320 1225} [get_bd_cells bbox21_1]
set_property location {10 3297 2165} [get_bd_cells bbox21_1]
connect_bd_net [get_bd_pins bbox21_1/clk] [get_bd_pins dvi2rgb_0/PixelClk]
connect_bd_net [get_bd_pins bbox21_1/de_in] [get_bd_pins dvi2rgb_0/vid_pVDE]
connect_bd_net [get_bd_pins bbox21_1/hsync_in] [get_bd_pins dvi2rgb_0/vid_pHSync]
connect_bd_net [get_bd_pins bbox21_1/vsync_in] [get_bd_pins dvi2rgb_0/vid_pVSync]
connect_bd_net [get_bd_pins bbox21_1/pixel_in] [get_bd_pins dvi2rgb_0/vid_pData]
connect_bd_net [get_bd_pins bbox21_1/de_out] [get_bd_pins mux_0/de_in_4]
connect_bd_net [get_bd_pins bbox21_1/hsync_out] [get_bd_pins mux_0/h_sync_4]
connect_bd_net [get_bd_pins bbox21_1/vsync_out] [get_bd_pins mux_0/v_sync_4]
connect_bd_net [get_bd_pins bbox21_1/pixel_out] [get_bd_pins mux_0/pixel_in_4]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd

[Mon May  6 23:18:12 2019] Launched synth_1...
Run output will be captured here: C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May  6 23:26:50 2019] Launched impl_1...
Run output will be captured here: C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/impl_1/runme.log
close_project
open_project {C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/konkurs/KLT_2200'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs-v/ip_repo/parameter_register/parameter_register_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs-v/hdmi_vga_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs-v/IP_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/konkurs/KLT_2200'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/split_rgb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/PYRAMID_TRACKER'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_KLT_2200_0_0

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1727.215 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
