// Seed: 560241828
program module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output supply0 id_8
);
  wire id_10;
  wire id_11;
  wire id_12;
  wor  id_13;
  assign id_13 = 1;
  wire id_14;
endprogram
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    output uwire id_3,
    input supply0 id_4,
    output logic id_5,
    inout logic id_6
);
  always @(1 or posedge (1)) id_5 <= 1 == id_4;
  initial begin
    id_6 <= 1'b0;
    id_5 <= !id_0;
  end
  wire id_8;
  assign id_6 = id_6;
  module_0(
      id_2, id_0, id_4, id_0, id_0, id_4, id_1, id_2, id_3
  );
endmodule
