// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="axi_interfaces_axi_interfaces,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.140000,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=563,HLS_SYN_LUT=880,HLS_VERSION=2022_1}" *)

module axi_interfaces (
        ap_clk,
        ap_rst_n,
        d_i_0_TVALID,
        d_o_0_TREADY,
        d_i_1_TVALID,
        d_o_1_TREADY,
        d_i_2_TVALID,
        d_o_2_TREADY,
        d_i_3_TVALID,
        d_o_3_TREADY,
        d_i_4_TVALID,
        d_o_4_TREADY,
        d_i_5_TVALID,
        d_o_5_TREADY,
        d_i_6_TVALID,
        d_o_6_TREADY,
        d_i_7_TVALID,
        d_o_7_TREADY,
        d_o_0_TDATA,
        d_o_0_TVALID,
        d_o_1_TDATA,
        d_o_1_TVALID,
        d_o_2_TDATA,
        d_o_2_TVALID,
        d_o_3_TDATA,
        d_o_3_TVALID,
        d_o_4_TDATA,
        d_o_4_TVALID,
        d_o_5_TDATA,
        d_o_5_TVALID,
        d_o_6_TDATA,
        d_o_6_TVALID,
        d_o_7_TDATA,
        d_o_7_TVALID,
        d_i_0_TDATA,
        d_i_0_TREADY,
        d_i_1_TDATA,
        d_i_1_TREADY,
        d_i_2_TDATA,
        d_i_2_TREADY,
        d_i_3_TDATA,
        d_i_3_TREADY,
        d_i_4_TDATA,
        d_i_4_TREADY,
        d_i_5_TDATA,
        d_i_5_TREADY,
        d_i_6_TDATA,
        d_i_6_TREADY,
        d_i_7_TDATA,
        d_i_7_TREADY,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   d_i_0_TVALID;
input   d_o_0_TREADY;
input   d_i_1_TVALID;
input   d_o_1_TREADY;
input   d_i_2_TVALID;
input   d_o_2_TREADY;
input   d_i_3_TVALID;
input   d_o_3_TREADY;
input   d_i_4_TVALID;
input   d_o_4_TREADY;
input   d_i_5_TVALID;
input   d_o_5_TREADY;
input   d_i_6_TVALID;
input   d_o_6_TREADY;
input   d_i_7_TVALID;
input   d_o_7_TREADY;
output  [15:0] d_o_0_TDATA;
output   d_o_0_TVALID;
output  [15:0] d_o_1_TDATA;
output   d_o_1_TVALID;
output  [15:0] d_o_2_TDATA;
output   d_o_2_TVALID;
output  [15:0] d_o_3_TDATA;
output   d_o_3_TVALID;
output  [15:0] d_o_4_TDATA;
output   d_o_4_TVALID;
output  [15:0] d_o_5_TDATA;
output   d_o_5_TVALID;
output  [15:0] d_o_6_TDATA;
output   d_o_6_TVALID;
output  [15:0] d_o_7_TDATA;
output   d_o_7_TVALID;
input  [15:0] d_i_0_TDATA;
output   d_i_0_TREADY;
input  [15:0] d_i_1_TDATA;
output   d_i_1_TREADY;
input  [15:0] d_i_2_TDATA;
output   d_i_2_TREADY;
input  [15:0] d_i_3_TDATA;
output   d_i_3_TREADY;
input  [15:0] d_i_4_TDATA;
output   d_i_4_TREADY;
input  [15:0] d_i_5_TDATA;
output   d_i_5_TREADY;
input  [15:0] d_i_6_TDATA;
output   d_i_6_TREADY;
input  [15:0] d_i_7_TDATA;
output   d_i_7_TREADY;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [0:0] tmp_fu_648_p3;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state2_io;
wire    regslice_both_d_o_0_U_apdone_blk;
wire    regslice_both_d_o_1_U_apdone_blk;
wire    regslice_both_d_o_2_U_apdone_blk;
wire    regslice_both_d_o_3_U_apdone_blk;
wire    regslice_both_d_o_4_U_apdone_blk;
wire    regslice_both_d_o_5_U_apdone_blk;
wire    regslice_both_d_o_6_U_apdone_blk;
wire    regslice_both_d_o_7_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] acc_0;
reg   [31:0] acc_1;
reg   [31:0] acc_2;
reg   [31:0] acc_3;
reg   [31:0] acc_4;
reg   [31:0] acc_5;
reg   [31:0] acc_6;
reg   [31:0] acc_7;
reg    d_o_0_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    d_o_1_TDATA_blk_n;
reg    d_o_2_TDATA_blk_n;
reg    d_o_3_TDATA_blk_n;
reg    d_o_4_TDATA_blk_n;
reg    d_o_5_TDATA_blk_n;
reg    d_o_6_TDATA_blk_n;
reg    d_o_7_TDATA_blk_n;
reg    d_i_0_TDATA_blk_n;
reg    d_i_1_TDATA_blk_n;
reg    d_i_2_TDATA_blk_n;
reg    d_i_3_TDATA_blk_n;
reg    d_i_4_TDATA_blk_n;
reg    d_i_5_TDATA_blk_n;
reg    d_i_6_TDATA_blk_n;
reg    d_i_7_TDATA_blk_n;
reg   [0:0] do_init_reg_204;
reg   [4:0] i1_reg_332;
wire   [31:0] add_ln66_fu_478_p2;
reg   [31:0] add_ln66_reg_706;
wire   [31:0] add_ln66_1_fu_499_p2;
reg   [31:0] add_ln66_1_reg_716;
wire   [31:0] add_ln66_2_fu_520_p2;
reg   [31:0] add_ln66_2_reg_726;
wire   [31:0] add_ln66_3_fu_541_p2;
reg   [31:0] add_ln66_3_reg_736;
wire   [31:0] add_ln66_4_fu_562_p2;
reg   [31:0] add_ln66_4_reg_746;
wire   [31:0] add_ln66_5_fu_583_p2;
reg   [31:0] add_ln66_5_reg_756;
wire   [31:0] add_ln66_6_fu_604_p2;
reg   [31:0] add_ln66_6_reg_766;
wire   [31:0] add_ln66_7_fu_625_p2;
reg   [31:0] add_ln66_7_reg_776;
wire   [4:0] trunc_ln64_fu_644_p1;
reg   [4:0] trunc_ln64_reg_786;
reg   [0:0] tmp_reg_791;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_do_init_phi_fu_208_p6;
reg   [4:0] ap_phi_mux_i1_phi_fu_336_p6;
reg   [31:0] ap_phi_mux_add216_phi_fu_349_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_add216_reg_346;
reg   [31:0] ap_phi_mux_add_1414_phi_fu_359_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_add_1414_reg_356;
reg   [31:0] ap_phi_mux_add_2612_phi_fu_369_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_add_2612_reg_366;
reg   [31:0] ap_phi_mux_add_3810_phi_fu_379_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_add_3810_reg_376;
reg   [31:0] ap_phi_mux_add_4108_phi_fu_389_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_add_4108_reg_386;
reg   [31:0] ap_phi_mux_add_5126_phi_fu_399_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_add_5126_reg_396;
reg   [31:0] ap_phi_mux_add_6144_phi_fu_409_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_add_6144_reg_406;
reg   [31:0] ap_phi_mux_add_7162_phi_fu_419_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_add_7162_reg_416;
reg    ap_block_pp0_stage0_01001;
wire  signed [15:0] sext_ln66_fu_470_p0;
wire  signed [31:0] sext_ln66_fu_470_p1;
wire  signed [15:0] add_ln67_fu_484_p0;
wire   [15:0] trunc_ln66_fu_474_p1;
wire  signed [15:0] sext_ln66_1_fu_491_p0;
wire  signed [31:0] sext_ln66_1_fu_491_p1;
wire  signed [15:0] add_ln67_1_fu_505_p0;
wire   [15:0] trunc_ln66_1_fu_495_p1;
wire  signed [15:0] sext_ln66_2_fu_512_p0;
wire  signed [31:0] sext_ln66_2_fu_512_p1;
wire  signed [15:0] add_ln67_2_fu_526_p0;
wire   [15:0] trunc_ln66_2_fu_516_p1;
wire  signed [15:0] sext_ln66_3_fu_533_p0;
wire  signed [31:0] sext_ln66_3_fu_533_p1;
wire  signed [15:0] add_ln67_3_fu_547_p0;
wire   [15:0] trunc_ln66_3_fu_537_p1;
wire  signed [15:0] sext_ln66_4_fu_554_p0;
wire  signed [31:0] sext_ln66_4_fu_554_p1;
wire  signed [15:0] add_ln67_4_fu_568_p0;
wire   [15:0] trunc_ln66_4_fu_558_p1;
wire  signed [15:0] sext_ln66_5_fu_575_p0;
wire  signed [31:0] sext_ln66_5_fu_575_p1;
wire  signed [15:0] add_ln67_5_fu_589_p0;
wire   [15:0] trunc_ln66_5_fu_579_p1;
wire  signed [15:0] sext_ln66_6_fu_596_p0;
wire  signed [31:0] sext_ln66_6_fu_596_p1;
wire  signed [15:0] add_ln67_6_fu_610_p0;
wire   [15:0] trunc_ln66_6_fu_600_p1;
wire  signed [15:0] sext_ln66_7_fu_617_p0;
wire  signed [31:0] sext_ln66_7_fu_617_p1;
wire  signed [15:0] add_ln67_7_fu_631_p0;
wire   [15:0] trunc_ln66_7_fu_621_p1;
wire   [5:0] i1_cast_fu_466_p1;
wire   [5:0] i_fu_638_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [15:0] d_o_0_TDATA_int_regslice;
reg    d_o_0_TVALID_int_regslice;
wire    d_o_0_TREADY_int_regslice;
wire    regslice_both_d_o_0_U_vld_out;
wire   [15:0] d_o_1_TDATA_int_regslice;
reg    d_o_1_TVALID_int_regslice;
wire    d_o_1_TREADY_int_regslice;
wire    regslice_both_d_o_1_U_vld_out;
wire   [15:0] d_o_2_TDATA_int_regslice;
reg    d_o_2_TVALID_int_regslice;
wire    d_o_2_TREADY_int_regslice;
wire    regslice_both_d_o_2_U_vld_out;
wire   [15:0] d_o_3_TDATA_int_regslice;
reg    d_o_3_TVALID_int_regslice;
wire    d_o_3_TREADY_int_regslice;
wire    regslice_both_d_o_3_U_vld_out;
wire   [15:0] d_o_4_TDATA_int_regslice;
reg    d_o_4_TVALID_int_regslice;
wire    d_o_4_TREADY_int_regslice;
wire    regslice_both_d_o_4_U_vld_out;
wire   [15:0] d_o_5_TDATA_int_regslice;
reg    d_o_5_TVALID_int_regslice;
wire    d_o_5_TREADY_int_regslice;
wire    regslice_both_d_o_5_U_vld_out;
wire   [15:0] d_o_6_TDATA_int_regslice;
reg    d_o_6_TVALID_int_regslice;
wire    d_o_6_TREADY_int_regslice;
wire    regslice_both_d_o_6_U_vld_out;
wire   [15:0] d_o_7_TDATA_int_regslice;
reg    d_o_7_TVALID_int_regslice;
wire    d_o_7_TREADY_int_regslice;
wire    regslice_both_d_o_7_U_vld_out;
wire    regslice_both_d_i_0_U_apdone_blk;
wire   [15:0] d_i_0_TDATA_int_regslice;
wire    d_i_0_TVALID_int_regslice;
reg    d_i_0_TREADY_int_regslice;
wire    regslice_both_d_i_0_U_ack_in;
wire    regslice_both_d_i_1_U_apdone_blk;
wire   [15:0] d_i_1_TDATA_int_regslice;
wire    d_i_1_TVALID_int_regslice;
reg    d_i_1_TREADY_int_regslice;
wire    regslice_both_d_i_1_U_ack_in;
wire    regslice_both_d_i_2_U_apdone_blk;
wire   [15:0] d_i_2_TDATA_int_regslice;
wire    d_i_2_TVALID_int_regslice;
reg    d_i_2_TREADY_int_regslice;
wire    regslice_both_d_i_2_U_ack_in;
wire    regslice_both_d_i_3_U_apdone_blk;
wire   [15:0] d_i_3_TDATA_int_regslice;
wire    d_i_3_TVALID_int_regslice;
reg    d_i_3_TREADY_int_regslice;
wire    regslice_both_d_i_3_U_ack_in;
wire    regslice_both_d_i_4_U_apdone_blk;
wire   [15:0] d_i_4_TDATA_int_regslice;
wire    d_i_4_TVALID_int_regslice;
reg    d_i_4_TREADY_int_regslice;
wire    regslice_both_d_i_4_U_ack_in;
wire    regslice_both_d_i_5_U_apdone_blk;
wire   [15:0] d_i_5_TDATA_int_regslice;
wire    d_i_5_TVALID_int_regslice;
reg    d_i_5_TREADY_int_regslice;
wire    regslice_both_d_i_5_U_ack_in;
wire    regslice_both_d_i_6_U_apdone_blk;
wire   [15:0] d_i_6_TDATA_int_regslice;
wire    d_i_6_TVALID_int_regslice;
reg    d_i_6_TREADY_int_regslice;
wire    regslice_both_d_i_6_U_ack_in;
wire    regslice_both_d_i_7_U_apdone_blk;
wire   [15:0] d_i_7_TDATA_int_regslice;
wire    d_i_7_TVALID_int_regslice;
reg    d_i_7_TREADY_int_regslice;
wire    regslice_both_d_i_7_U_ack_in;
reg    ap_condition_178;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 acc_0 = 32'd0;
#0 acc_1 = 32'd0;
#0 acc_2 = 32'd0;
#0 acc_3 = 32'd0;
#0 acc_4 = 32'd0;
#0 acc_5 = 32'd0;
#0 acc_6 = 32'd0;
#0 acc_7 = 32'd0;
end

axi_interfaces_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_o_0_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_o_0_TDATA_int_regslice),
    .vld_in(d_o_0_TVALID_int_regslice),
    .ack_in(d_o_0_TREADY_int_regslice),
    .data_out(d_o_0_TDATA),
    .vld_out(regslice_both_d_o_0_U_vld_out),
    .ack_out(d_o_0_TREADY),
    .apdone_blk(regslice_both_d_o_0_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_o_1_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_o_1_TDATA_int_regslice),
    .vld_in(d_o_1_TVALID_int_regslice),
    .ack_in(d_o_1_TREADY_int_regslice),
    .data_out(d_o_1_TDATA),
    .vld_out(regslice_both_d_o_1_U_vld_out),
    .ack_out(d_o_1_TREADY),
    .apdone_blk(regslice_both_d_o_1_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_o_2_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_o_2_TDATA_int_regslice),
    .vld_in(d_o_2_TVALID_int_regslice),
    .ack_in(d_o_2_TREADY_int_regslice),
    .data_out(d_o_2_TDATA),
    .vld_out(regslice_both_d_o_2_U_vld_out),
    .ack_out(d_o_2_TREADY),
    .apdone_blk(regslice_both_d_o_2_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_o_3_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_o_3_TDATA_int_regslice),
    .vld_in(d_o_3_TVALID_int_regslice),
    .ack_in(d_o_3_TREADY_int_regslice),
    .data_out(d_o_3_TDATA),
    .vld_out(regslice_both_d_o_3_U_vld_out),
    .ack_out(d_o_3_TREADY),
    .apdone_blk(regslice_both_d_o_3_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_o_4_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_o_4_TDATA_int_regslice),
    .vld_in(d_o_4_TVALID_int_regslice),
    .ack_in(d_o_4_TREADY_int_regslice),
    .data_out(d_o_4_TDATA),
    .vld_out(regslice_both_d_o_4_U_vld_out),
    .ack_out(d_o_4_TREADY),
    .apdone_blk(regslice_both_d_o_4_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_o_5_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_o_5_TDATA_int_regslice),
    .vld_in(d_o_5_TVALID_int_regslice),
    .ack_in(d_o_5_TREADY_int_regslice),
    .data_out(d_o_5_TDATA),
    .vld_out(regslice_both_d_o_5_U_vld_out),
    .ack_out(d_o_5_TREADY),
    .apdone_blk(regslice_both_d_o_5_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_o_6_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_o_6_TDATA_int_regslice),
    .vld_in(d_o_6_TVALID_int_regslice),
    .ack_in(d_o_6_TREADY_int_regslice),
    .data_out(d_o_6_TDATA),
    .vld_out(regslice_both_d_o_6_U_vld_out),
    .ack_out(d_o_6_TREADY),
    .apdone_blk(regslice_both_d_o_6_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_o_7_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_o_7_TDATA_int_regslice),
    .vld_in(d_o_7_TVALID_int_regslice),
    .ack_in(d_o_7_TREADY_int_regslice),
    .data_out(d_o_7_TDATA),
    .vld_out(regslice_both_d_o_7_U_vld_out),
    .ack_out(d_o_7_TREADY),
    .apdone_blk(regslice_both_d_o_7_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_i_0_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_i_0_TDATA),
    .vld_in(d_i_0_TVALID),
    .ack_in(regslice_both_d_i_0_U_ack_in),
    .data_out(d_i_0_TDATA_int_regslice),
    .vld_out(d_i_0_TVALID_int_regslice),
    .ack_out(d_i_0_TREADY_int_regslice),
    .apdone_blk(regslice_both_d_i_0_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_i_1_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_i_1_TDATA),
    .vld_in(d_i_1_TVALID),
    .ack_in(regslice_both_d_i_1_U_ack_in),
    .data_out(d_i_1_TDATA_int_regslice),
    .vld_out(d_i_1_TVALID_int_regslice),
    .ack_out(d_i_1_TREADY_int_regslice),
    .apdone_blk(regslice_both_d_i_1_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_i_2_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_i_2_TDATA),
    .vld_in(d_i_2_TVALID),
    .ack_in(regslice_both_d_i_2_U_ack_in),
    .data_out(d_i_2_TDATA_int_regslice),
    .vld_out(d_i_2_TVALID_int_regslice),
    .ack_out(d_i_2_TREADY_int_regslice),
    .apdone_blk(regslice_both_d_i_2_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_i_3_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_i_3_TDATA),
    .vld_in(d_i_3_TVALID),
    .ack_in(regslice_both_d_i_3_U_ack_in),
    .data_out(d_i_3_TDATA_int_regslice),
    .vld_out(d_i_3_TVALID_int_regslice),
    .ack_out(d_i_3_TREADY_int_regslice),
    .apdone_blk(regslice_both_d_i_3_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_i_4_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_i_4_TDATA),
    .vld_in(d_i_4_TVALID),
    .ack_in(regslice_both_d_i_4_U_ack_in),
    .data_out(d_i_4_TDATA_int_regslice),
    .vld_out(d_i_4_TVALID_int_regslice),
    .ack_out(d_i_4_TREADY_int_regslice),
    .apdone_blk(regslice_both_d_i_4_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_i_5_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_i_5_TDATA),
    .vld_in(d_i_5_TVALID),
    .ack_in(regslice_both_d_i_5_U_ack_in),
    .data_out(d_i_5_TDATA_int_regslice),
    .vld_out(d_i_5_TVALID_int_regslice),
    .ack_out(d_i_5_TREADY_int_regslice),
    .apdone_blk(regslice_both_d_i_5_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_i_6_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_i_6_TDATA),
    .vld_in(d_i_6_TVALID),
    .ack_in(regslice_both_d_i_6_U_ack_in),
    .data_out(d_i_6_TDATA_int_regslice),
    .vld_out(d_i_6_TVALID_int_regslice),
    .ack_out(d_i_6_TREADY_int_regslice),
    .apdone_blk(regslice_both_d_i_6_U_apdone_blk)
);

axi_interfaces_regslice_both #(
    .DataWidth( 16 ))
regslice_both_d_i_7_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_i_7_TDATA),
    .vld_in(d_i_7_TVALID),
    .ack_in(regslice_both_d_i_7_U_ack_in),
    .data_out(d_i_7_TDATA_int_regslice),
    .vld_out(d_i_7_TVALID_int_regslice),
    .ack_out(d_i_7_TREADY_int_regslice),
    .apdone_blk(regslice_both_d_i_7_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_791 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        do_init_reg_204 <= 1'd0;
    end else if ((((tmp_reg_791 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_204 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_791 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i1_reg_332 <= trunc_ln64_reg_786;
    end else if ((((tmp_reg_791 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        i1_reg_332 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (tmp_fu_648_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_0 <= add_ln66_fu_478_p2;
        acc_1 <= add_ln66_1_fu_499_p2;
        acc_2 <= add_ln66_2_fu_520_p2;
        acc_3 <= add_ln66_3_fu_541_p2;
        acc_4 <= add_ln66_4_fu_562_p2;
        acc_5 <= add_ln66_5_fu_583_p2;
        acc_6 <= add_ln66_6_fu_604_p2;
        acc_7 <= add_ln66_7_fu_625_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln66_1_reg_716 <= add_ln66_1_fu_499_p2;
        add_ln66_2_reg_726 <= add_ln66_2_fu_520_p2;
        add_ln66_3_reg_736 <= add_ln66_3_fu_541_p2;
        add_ln66_4_reg_746 <= add_ln66_4_fu_562_p2;
        add_ln66_5_reg_756 <= add_ln66_5_fu_583_p2;
        add_ln66_6_reg_766 <= add_ln66_6_fu_604_p2;
        add_ln66_7_reg_776 <= add_ln66_7_fu_625_p2;
        add_ln66_reg_706 <= add_ln66_fu_478_p2;
        trunc_ln64_reg_786 <= trunc_ln64_fu_644_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_791 <= i_fu_638_p2[32'd5];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_791 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd0)) begin
        ap_phi_mux_add216_phi_fu_349_p4 = add_ln66_reg_706;
    end else if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd1)) begin
        ap_phi_mux_add216_phi_fu_349_p4 = acc_0;
    end else begin
        ap_phi_mux_add216_phi_fu_349_p4 = ap_phi_reg_pp0_iter0_add216_reg_346;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd0)) begin
        ap_phi_mux_add_1414_phi_fu_359_p4 = add_ln66_1_reg_716;
    end else if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd1)) begin
        ap_phi_mux_add_1414_phi_fu_359_p4 = acc_1;
    end else begin
        ap_phi_mux_add_1414_phi_fu_359_p4 = ap_phi_reg_pp0_iter0_add_1414_reg_356;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd0)) begin
        ap_phi_mux_add_2612_phi_fu_369_p4 = add_ln66_2_reg_726;
    end else if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd1)) begin
        ap_phi_mux_add_2612_phi_fu_369_p4 = acc_2;
    end else begin
        ap_phi_mux_add_2612_phi_fu_369_p4 = ap_phi_reg_pp0_iter0_add_2612_reg_366;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd0)) begin
        ap_phi_mux_add_3810_phi_fu_379_p4 = add_ln66_3_reg_736;
    end else if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd1)) begin
        ap_phi_mux_add_3810_phi_fu_379_p4 = acc_3;
    end else begin
        ap_phi_mux_add_3810_phi_fu_379_p4 = ap_phi_reg_pp0_iter0_add_3810_reg_376;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd0)) begin
        ap_phi_mux_add_4108_phi_fu_389_p4 = add_ln66_4_reg_746;
    end else if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd1)) begin
        ap_phi_mux_add_4108_phi_fu_389_p4 = acc_4;
    end else begin
        ap_phi_mux_add_4108_phi_fu_389_p4 = ap_phi_reg_pp0_iter0_add_4108_reg_386;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd0)) begin
        ap_phi_mux_add_5126_phi_fu_399_p4 = add_ln66_5_reg_756;
    end else if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd1)) begin
        ap_phi_mux_add_5126_phi_fu_399_p4 = acc_5;
    end else begin
        ap_phi_mux_add_5126_phi_fu_399_p4 = ap_phi_reg_pp0_iter0_add_5126_reg_396;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd0)) begin
        ap_phi_mux_add_6144_phi_fu_409_p4 = add_ln66_6_reg_766;
    end else if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd1)) begin
        ap_phi_mux_add_6144_phi_fu_409_p4 = acc_6;
    end else begin
        ap_phi_mux_add_6144_phi_fu_409_p4 = ap_phi_reg_pp0_iter0_add_6144_reg_406;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd0)) begin
        ap_phi_mux_add_7162_phi_fu_419_p4 = add_ln66_7_reg_776;
    end else if ((ap_phi_mux_do_init_phi_fu_208_p6 == 1'd1)) begin
        ap_phi_mux_add_7162_phi_fu_419_p4 = acc_7;
    end else begin
        ap_phi_mux_add_7162_phi_fu_419_p4 = ap_phi_reg_pp0_iter0_add_7162_reg_416;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((tmp_reg_791 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_208_p6 = 1'd1;
        end else if ((tmp_reg_791 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_208_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_208_p6 = do_init_reg_204;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_208_p6 = do_init_reg_204;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((tmp_reg_791 == 1'd1)) begin
            ap_phi_mux_i1_phi_fu_336_p6 = 5'd0;
        end else if ((tmp_reg_791 == 1'd0)) begin
            ap_phi_mux_i1_phi_fu_336_p6 = trunc_ln64_reg_786;
        end else begin
            ap_phi_mux_i1_phi_fu_336_p6 = i1_reg_332;
        end
    end else begin
        ap_phi_mux_i1_phi_fu_336_p6 = i1_reg_332;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (tmp_fu_648_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        d_i_0_TDATA_blk_n = d_i_0_TVALID_int_regslice;
    end else begin
        d_i_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_i_0_TREADY_int_regslice = 1'b1;
    end else begin
        d_i_0_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        d_i_1_TDATA_blk_n = d_i_1_TVALID_int_regslice;
    end else begin
        d_i_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_i_1_TREADY_int_regslice = 1'b1;
    end else begin
        d_i_1_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        d_i_2_TDATA_blk_n = d_i_2_TVALID_int_regslice;
    end else begin
        d_i_2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_i_2_TREADY_int_regslice = 1'b1;
    end else begin
        d_i_2_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        d_i_3_TDATA_blk_n = d_i_3_TVALID_int_regslice;
    end else begin
        d_i_3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_i_3_TREADY_int_regslice = 1'b1;
    end else begin
        d_i_3_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        d_i_4_TDATA_blk_n = d_i_4_TVALID_int_regslice;
    end else begin
        d_i_4_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_i_4_TREADY_int_regslice = 1'b1;
    end else begin
        d_i_4_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        d_i_5_TDATA_blk_n = d_i_5_TVALID_int_regslice;
    end else begin
        d_i_5_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_i_5_TREADY_int_regslice = 1'b1;
    end else begin
        d_i_5_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        d_i_6_TDATA_blk_n = d_i_6_TVALID_int_regslice;
    end else begin
        d_i_6_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_i_6_TREADY_int_regslice = 1'b1;
    end else begin
        d_i_6_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        d_i_7_TDATA_blk_n = d_i_7_TVALID_int_regslice;
    end else begin
        d_i_7_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_i_7_TREADY_int_regslice = 1'b1;
    end else begin
        d_i_7_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        d_o_0_TDATA_blk_n = d_o_0_TREADY_int_regslice;
    end else begin
        d_o_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_o_0_TVALID_int_regslice = 1'b1;
    end else begin
        d_o_0_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        d_o_1_TDATA_blk_n = d_o_1_TREADY_int_regslice;
    end else begin
        d_o_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_o_1_TVALID_int_regslice = 1'b1;
    end else begin
        d_o_1_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        d_o_2_TDATA_blk_n = d_o_2_TREADY_int_regslice;
    end else begin
        d_o_2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_o_2_TVALID_int_regslice = 1'b1;
    end else begin
        d_o_2_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        d_o_3_TDATA_blk_n = d_o_3_TREADY_int_regslice;
    end else begin
        d_o_3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_o_3_TVALID_int_regslice = 1'b1;
    end else begin
        d_o_3_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        d_o_4_TDATA_blk_n = d_o_4_TREADY_int_regslice;
    end else begin
        d_o_4_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_o_4_TVALID_int_regslice = 1'b1;
    end else begin
        d_o_4_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        d_o_5_TDATA_blk_n = d_o_5_TREADY_int_regslice;
    end else begin
        d_o_5_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_o_5_TVALID_int_regslice = 1'b1;
    end else begin
        d_o_5_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        d_o_6_TDATA_blk_n = d_o_6_TREADY_int_regslice;
    end else begin
        d_o_6_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_o_6_TVALID_int_regslice = 1'b1;
    end else begin
        d_o_6_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        d_o_7_TDATA_blk_n = d_o_7_TREADY_int_regslice;
    end else begin
        d_o_7_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        d_o_7_TVALID_int_regslice = 1'b1;
    end else begin
        d_o_7_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln66_1_fu_499_p2 = ($signed(sext_ln66_1_fu_491_p1) + $signed(ap_phi_mux_add_1414_phi_fu_359_p4));

assign add_ln66_2_fu_520_p2 = ($signed(sext_ln66_2_fu_512_p1) + $signed(ap_phi_mux_add_2612_phi_fu_369_p4));

assign add_ln66_3_fu_541_p2 = ($signed(sext_ln66_3_fu_533_p1) + $signed(ap_phi_mux_add_3810_phi_fu_379_p4));

assign add_ln66_4_fu_562_p2 = ($signed(sext_ln66_4_fu_554_p1) + $signed(ap_phi_mux_add_4108_phi_fu_389_p4));

assign add_ln66_5_fu_583_p2 = ($signed(sext_ln66_5_fu_575_p1) + $signed(ap_phi_mux_add_5126_phi_fu_399_p4));

assign add_ln66_6_fu_604_p2 = ($signed(sext_ln66_6_fu_596_p1) + $signed(ap_phi_mux_add_6144_phi_fu_409_p4));

assign add_ln66_7_fu_625_p2 = ($signed(sext_ln66_7_fu_617_p1) + $signed(ap_phi_mux_add_7162_phi_fu_419_p4));

assign add_ln66_fu_478_p2 = ($signed(sext_ln66_fu_470_p1) + $signed(ap_phi_mux_add216_phi_fu_349_p4));

assign add_ln67_1_fu_505_p0 = d_i_1_TDATA_int_regslice;

assign add_ln67_2_fu_526_p0 = d_i_2_TDATA_int_regslice;

assign add_ln67_3_fu_547_p0 = d_i_3_TDATA_int_regslice;

assign add_ln67_4_fu_568_p0 = d_i_4_TDATA_int_regslice;

assign add_ln67_5_fu_589_p0 = d_i_5_TDATA_int_regslice;

assign add_ln67_6_fu_610_p0 = d_i_6_TDATA_int_regslice;

assign add_ln67_7_fu_631_p0 = d_i_7_TDATA_int_regslice;

assign add_ln67_fu_484_p0 = d_i_0_TDATA_int_regslice;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_start == 1'b1) & ((d_i_7_TVALID_int_regslice == 1'b0) | (d_i_6_TVALID_int_regslice == 1'b0) | (d_i_5_TVALID_int_regslice == 1'b0) | (d_i_4_TVALID_int_regslice == 1'b0) | (d_i_3_TVALID_int_regslice == 1'b0) | (d_i_2_TVALID_int_regslice == 1'b0) | (d_i_1_TVALID_int_regslice == 1'b0) | (d_i_0_TVALID_int_regslice == 1'b0) | (d_o_7_TREADY_int_regslice == 1'b0) | (d_o_6_TREADY_int_regslice == 1'b0) | (d_o_5_TREADY_int_regslice == 1'b0) | (d_o_4_TREADY_int_regslice == 1'b0) | (d_o_3_TREADY_int_regslice == 1'b0) | (d_o_2_TREADY_int_regslice == 1'b0) | (d_o_1_TREADY_int_regslice == 1'b0) | (d_o_0_TREADY_int_regslice == 1'b0))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((regslice_both_d_o_2_U_apdone_blk == 1'b1) | (regslice_both_d_o_1_U_apdone_blk == 1'b1) | (regslice_both_d_o_0_U_apdone_blk == 1'b1) | (d_o_7_TREADY_int_regslice == 1'b0) | (d_o_6_TREADY_int_regslice == 1'b0) | (d_o_5_TREADY_int_regslice == 1'b0) | (d_o_4_TREADY_int_regslice == 1'b0) | (d_o_3_TREADY_int_regslice == 1'b0) | (d_o_2_TREADY_int_regslice == 1'b0) | (d_o_1_TREADY_int_regslice == 1'b0) | (d_o_0_TREADY_int_regslice == 1'b0) | (regslice_both_d_o_7_U_apdone_blk == 1'b1) | (regslice_both_d_o_6_U_apdone_blk == 1'b1) | (regslice_both_d_o_5_U_apdone_blk == 1'b1) | (regslice_both_d_o_4_U_apdone_blk == 1'b1) | (regslice_both_d_o_3_U_apdone_blk == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_start == 1'b1) & ((d_i_7_TVALID_int_regslice == 1'b0) | (d_i_6_TVALID_int_regslice == 1'b0) | (d_i_5_TVALID_int_regslice == 1'b0) | (d_i_4_TVALID_int_regslice == 1'b0) | (d_i_3_TVALID_int_regslice == 1'b0) | (d_i_2_TVALID_int_regslice == 1'b0) | (d_i_1_TVALID_int_regslice == 1'b0) | (d_i_0_TVALID_int_regslice == 1'b0) | (d_o_7_TREADY_int_regslice == 1'b0) | (d_o_6_TREADY_int_regslice == 1'b0) | (d_o_5_TREADY_int_regslice == 1'b0) | (d_o_4_TREADY_int_regslice == 1'b0) | (d_o_3_TREADY_int_regslice == 1'b0) | (d_o_2_TREADY_int_regslice == 1'b0) | (d_o_1_TREADY_int_regslice == 1'b0) | (d_o_0_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state2_io))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((regslice_both_d_o_2_U_apdone_blk == 1'b1) | (regslice_both_d_o_1_U_apdone_blk == 1'b1) | (regslice_both_d_o_0_U_apdone_blk == 1'b1) | (d_o_7_TREADY_int_regslice == 1'b0) | (d_o_6_TREADY_int_regslice == 1'b0) | (d_o_5_TREADY_int_regslice == 1'b0) | (d_o_4_TREADY_int_regslice == 1'b0) | (d_o_3_TREADY_int_regslice == 1'b0) | (d_o_2_TREADY_int_regslice == 1'b0) | (d_o_1_TREADY_int_regslice == 1'b0) | (d_o_0_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state3_io) | (regslice_both_d_o_7_U_apdone_blk == 1'b1) | (regslice_both_d_o_6_U_apdone_blk == 1'b1) | (regslice_both_d_o_5_U_apdone_blk == 1'b1) | (regslice_both_d_o_4_U_apdone_blk == 1'b1) | (regslice_both_d_o_3_U_apdone_blk == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_start == 1'b1) & ((d_i_7_TVALID_int_regslice == 1'b0) | (d_i_6_TVALID_int_regslice == 1'b0) | (d_i_5_TVALID_int_regslice == 1'b0) | (d_i_4_TVALID_int_regslice == 1'b0) | (d_i_3_TVALID_int_regslice == 1'b0) | (d_i_2_TVALID_int_regslice == 1'b0) | (d_i_1_TVALID_int_regslice == 1'b0) | (d_i_0_TVALID_int_regslice == 1'b0) | (d_o_7_TREADY_int_regslice == 1'b0) | (d_o_6_TREADY_int_regslice == 1'b0) | (d_o_5_TREADY_int_regslice == 1'b0) | (d_o_4_TREADY_int_regslice == 1'b0) | (d_o_3_TREADY_int_regslice == 1'b0) | (d_o_2_TREADY_int_regslice == 1'b0) | (d_o_1_TREADY_int_regslice == 1'b0) | (d_o_0_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state2_io))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((regslice_both_d_o_2_U_apdone_blk == 1'b1) | (regslice_both_d_o_1_U_apdone_blk == 1'b1) | (regslice_both_d_o_0_U_apdone_blk == 1'b1) | (d_o_7_TREADY_int_regslice == 1'b0) | (d_o_6_TREADY_int_regslice == 1'b0) | (d_o_5_TREADY_int_regslice == 1'b0) | (d_o_4_TREADY_int_regslice == 1'b0) | (d_o_3_TREADY_int_regslice == 1'b0) | (d_o_2_TREADY_int_regslice == 1'b0) | (d_o_1_TREADY_int_regslice == 1'b0) | (d_o_0_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state3_io) | (regslice_both_d_o_7_U_apdone_blk == 1'b1) | (regslice_both_d_o_6_U_apdone_blk == 1'b1) | (regslice_both_d_o_5_U_apdone_blk == 1'b1) | (regslice_both_d_o_4_U_apdone_blk == 1'b1) | (regslice_both_d_o_3_U_apdone_blk == 1'b1))));
end

always @ (*) begin
    ap_block_state2_io = ((d_o_7_TREADY_int_regslice == 1'b0) | (d_o_6_TREADY_int_regslice == 1'b0) | (d_o_5_TREADY_int_regslice == 1'b0) | (d_o_4_TREADY_int_regslice == 1'b0) | (d_o_3_TREADY_int_regslice == 1'b0) | (d_o_2_TREADY_int_regslice == 1'b0) | (d_o_1_TREADY_int_regslice == 1'b0) | (d_o_0_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((d_i_7_TVALID_int_regslice == 1'b0) | (d_i_6_TVALID_int_regslice == 1'b0) | (d_i_5_TVALID_int_regslice == 1'b0) | (d_i_4_TVALID_int_regslice == 1'b0) | (d_i_3_TVALID_int_regslice == 1'b0) | (d_i_2_TVALID_int_regslice == 1'b0) | (d_i_1_TVALID_int_regslice == 1'b0) | (d_i_0_TVALID_int_regslice == 1'b0) | (d_o_7_TREADY_int_regslice == 1'b0) | (d_o_6_TREADY_int_regslice == 1'b0) | (d_o_5_TREADY_int_regslice == 1'b0) | (d_o_4_TREADY_int_regslice == 1'b0) | (d_o_3_TREADY_int_regslice == 1'b0) | (d_o_2_TREADY_int_regslice == 1'b0) | (d_o_1_TREADY_int_regslice == 1'b0) | (d_o_0_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = ((d_o_7_TREADY_int_regslice == 1'b0) | (d_o_6_TREADY_int_regslice == 1'b0) | (d_o_5_TREADY_int_regslice == 1'b0) | (d_o_4_TREADY_int_regslice == 1'b0) | (d_o_3_TREADY_int_regslice == 1'b0) | (d_o_2_TREADY_int_regslice == 1'b0) | (d_o_1_TREADY_int_regslice == 1'b0) | (d_o_0_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((regslice_both_d_o_2_U_apdone_blk == 1'b1) | (regslice_both_d_o_1_U_apdone_blk == 1'b1) | (regslice_both_d_o_0_U_apdone_blk == 1'b1) | (d_o_7_TREADY_int_regslice == 1'b0) | (d_o_6_TREADY_int_regslice == 1'b0) | (d_o_5_TREADY_int_regslice == 1'b0) | (d_o_4_TREADY_int_regslice == 1'b0) | (d_o_3_TREADY_int_regslice == 1'b0) | (d_o_2_TREADY_int_regslice == 1'b0) | (d_o_1_TREADY_int_regslice == 1'b0) | (d_o_0_TREADY_int_regslice == 1'b0) | (regslice_both_d_o_7_U_apdone_blk == 1'b1) | (regslice_both_d_o_6_U_apdone_blk == 1'b1) | (regslice_both_d_o_5_U_apdone_blk == 1'b1) | (regslice_both_d_o_4_U_apdone_blk == 1'b1) | (regslice_both_d_o_3_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_condition_178 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_add216_reg_346 = 'bx;

assign ap_phi_reg_pp0_iter0_add_1414_reg_356 = 'bx;

assign ap_phi_reg_pp0_iter0_add_2612_reg_366 = 'bx;

assign ap_phi_reg_pp0_iter0_add_3810_reg_376 = 'bx;

assign ap_phi_reg_pp0_iter0_add_4108_reg_386 = 'bx;

assign ap_phi_reg_pp0_iter0_add_5126_reg_396 = 'bx;

assign ap_phi_reg_pp0_iter0_add_6144_reg_406 = 'bx;

assign ap_phi_reg_pp0_iter0_add_7162_reg_416 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign d_i_0_TREADY = regslice_both_d_i_0_U_ack_in;

assign d_i_1_TREADY = regslice_both_d_i_1_U_ack_in;

assign d_i_2_TREADY = regslice_both_d_i_2_U_ack_in;

assign d_i_3_TREADY = regslice_both_d_i_3_U_ack_in;

assign d_i_4_TREADY = regslice_both_d_i_4_U_ack_in;

assign d_i_5_TREADY = regslice_both_d_i_5_U_ack_in;

assign d_i_6_TREADY = regslice_both_d_i_6_U_ack_in;

assign d_i_7_TREADY = regslice_both_d_i_7_U_ack_in;

assign d_o_0_TDATA_int_regslice = ($signed(add_ln67_fu_484_p0) + $signed(trunc_ln66_fu_474_p1));

assign d_o_0_TVALID = regslice_both_d_o_0_U_vld_out;

assign d_o_1_TDATA_int_regslice = ($signed(add_ln67_1_fu_505_p0) + $signed(trunc_ln66_1_fu_495_p1));

assign d_o_1_TVALID = regslice_both_d_o_1_U_vld_out;

assign d_o_2_TDATA_int_regslice = ($signed(add_ln67_2_fu_526_p0) + $signed(trunc_ln66_2_fu_516_p1));

assign d_o_2_TVALID = regslice_both_d_o_2_U_vld_out;

assign d_o_3_TDATA_int_regslice = ($signed(add_ln67_3_fu_547_p0) + $signed(trunc_ln66_3_fu_537_p1));

assign d_o_3_TVALID = regslice_both_d_o_3_U_vld_out;

assign d_o_4_TDATA_int_regslice = ($signed(add_ln67_4_fu_568_p0) + $signed(trunc_ln66_4_fu_558_p1));

assign d_o_4_TVALID = regslice_both_d_o_4_U_vld_out;

assign d_o_5_TDATA_int_regslice = ($signed(add_ln67_5_fu_589_p0) + $signed(trunc_ln66_5_fu_579_p1));

assign d_o_5_TVALID = regslice_both_d_o_5_U_vld_out;

assign d_o_6_TDATA_int_regslice = ($signed(add_ln67_6_fu_610_p0) + $signed(trunc_ln66_6_fu_600_p1));

assign d_o_6_TVALID = regslice_both_d_o_6_U_vld_out;

assign d_o_7_TDATA_int_regslice = ($signed(add_ln67_7_fu_631_p0) + $signed(trunc_ln66_7_fu_621_p1));

assign d_o_7_TVALID = regslice_both_d_o_7_U_vld_out;

assign i1_cast_fu_466_p1 = ap_phi_mux_i1_phi_fu_336_p6;

assign i_fu_638_p2 = (i1_cast_fu_466_p1 + 6'd8);

assign sext_ln66_1_fu_491_p0 = d_i_1_TDATA_int_regslice;

assign sext_ln66_1_fu_491_p1 = sext_ln66_1_fu_491_p0;

assign sext_ln66_2_fu_512_p0 = d_i_2_TDATA_int_regslice;

assign sext_ln66_2_fu_512_p1 = sext_ln66_2_fu_512_p0;

assign sext_ln66_3_fu_533_p0 = d_i_3_TDATA_int_regslice;

assign sext_ln66_3_fu_533_p1 = sext_ln66_3_fu_533_p0;

assign sext_ln66_4_fu_554_p0 = d_i_4_TDATA_int_regslice;

assign sext_ln66_4_fu_554_p1 = sext_ln66_4_fu_554_p0;

assign sext_ln66_5_fu_575_p0 = d_i_5_TDATA_int_regslice;

assign sext_ln66_5_fu_575_p1 = sext_ln66_5_fu_575_p0;

assign sext_ln66_6_fu_596_p0 = d_i_6_TDATA_int_regslice;

assign sext_ln66_6_fu_596_p1 = sext_ln66_6_fu_596_p0;

assign sext_ln66_7_fu_617_p0 = d_i_7_TDATA_int_regslice;

assign sext_ln66_7_fu_617_p1 = sext_ln66_7_fu_617_p0;

assign sext_ln66_fu_470_p0 = d_i_0_TDATA_int_regslice;

assign sext_ln66_fu_470_p1 = sext_ln66_fu_470_p0;

assign tmp_fu_648_p3 = i_fu_638_p2[32'd5];

assign trunc_ln64_fu_644_p1 = i_fu_638_p2[4:0];

assign trunc_ln66_1_fu_495_p1 = ap_phi_mux_add_1414_phi_fu_359_p4[15:0];

assign trunc_ln66_2_fu_516_p1 = ap_phi_mux_add_2612_phi_fu_369_p4[15:0];

assign trunc_ln66_3_fu_537_p1 = ap_phi_mux_add_3810_phi_fu_379_p4[15:0];

assign trunc_ln66_4_fu_558_p1 = ap_phi_mux_add_4108_phi_fu_389_p4[15:0];

assign trunc_ln66_5_fu_579_p1 = ap_phi_mux_add_5126_phi_fu_399_p4[15:0];

assign trunc_ln66_6_fu_600_p1 = ap_phi_mux_add_6144_phi_fu_409_p4[15:0];

assign trunc_ln66_7_fu_621_p1 = ap_phi_mux_add_7162_phi_fu_419_p4[15:0];

assign trunc_ln66_fu_474_p1 = ap_phi_mux_add216_phi_fu_349_p4[15:0];

endmodule //axi_interfaces
