module and_gate(
    input a,
    input b,
    output out
    );

    // Logic for AND gate
    assign out = a & b;

endmodule

